<stg><name>pynq_dsp_hls</name>


<trans_list>

<trans id="631" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="10" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln107" val="1"/>
</and_exp><and_exp><literal name="icmp_ln761" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
<literal name="or_ln107" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="37" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="37" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="39" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="59" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:5  %basePhysAddr_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %basePhysAddr_V)

]]></Node>
<StgValue><ssdm name="basePhysAddr_V_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:6  %lrclk_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %lrclk_V)

]]></Node>
<StgValue><ssdm name="lrclk_V_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:13  %r_V_3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %basePhysAddr_V_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="31" op_0_bw="30">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:14  %zext_ln215 = zext i30 %r_V_3 to i31

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:15  %ret_V = add i31 %zext_ln215, 4

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="64" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:6  %lrclk_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %lrclk_V)

]]></Node>
<StgValue><ssdm name="lrclk_V_read"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="31">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:16  %zext_ln544 = zext i31 %ret_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:17  %physMemPtr_V_addr = getelementptr i32* %physMemPtr_V, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:18  %status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="status_V_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="68" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:18  %status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="status_V_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="69" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:18  %status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="status_V_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="70" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:18  %status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="status_V_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="71" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:18  %status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="status_V_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="72" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:18  %status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="status_V_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="73" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:18  %status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="status_V_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="74" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:19  %status_V = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %physMemPtr_V_addr)

]]></Node>
<StgValue><ssdm name="status_V"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="75" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:0  call void (...)* @_ssdm_op_SpecBitsMap(i1 %lrclk_V), !map !137

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %physMemPtr_V), !map !143

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %basePhysAddr_V), !map !149

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:3  call void (...)* @_ssdm_op_SpecBitsMap([48 x i8]* %configReg), !map !153

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:4  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @pynq_dsp_hls_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln86"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:8  call void (...)* @_ssdm_op_SpecInterface(i1 %lrclk_V, [8 x i8]* @p_str6, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln87"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:9  call void (...)* @_ssdm_op_SpecInterface(i32* %physMemPtr_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 32, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln88"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:10  call void (...)* @_ssdm_op_SpecInterface(i32 %basePhysAddr_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln89"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:11  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([48 x i8]* %configReg, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:12  call void (...)* @_ssdm_op_SpecInterface([48 x i8]* %configReg, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="specinterface_ln90"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:20  %icmp_ln761 = icmp eq i32 %status_V, 0

]]></Node>
<StgValue><ssdm name="icmp_ln761"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:21  br i1 %icmp_ln761, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge, label %0

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1">
<![CDATA[
:0  %readyRch_load = load i1* @readyRch, align 1

]]></Node>
<StgValue><ssdm name="readyRch_load"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1">
<![CDATA[
:1  %readyLch_load = load i1* @readyLch, align 1

]]></Node>
<StgValue><ssdm name="readyLch_load"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %or_ln102 = or i1 %readyRch_load, %lrclk_V_read

]]></Node>
<StgValue><ssdm name="or_ln102"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %xor_ln102 = xor i1 %lrclk_V_read, true

]]></Node>
<StgValue><ssdm name="xor_ln102"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %xor_ln107 = xor i1 %readyLch_load, true

]]></Node>
<StgValue><ssdm name="xor_ln107"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %and_ln107 = and i1 %lrclk_V_read, %xor_ln107

]]></Node>
<StgValue><ssdm name="and_ln107"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %xor_ln107_1 = xor i1 %or_ln102, true

]]></Node>
<StgValue><ssdm name="xor_ln107_1"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %or_ln107 = or i1 %and_ln107, %xor_ln107_1

]]></Node>
<StgValue><ssdm name="or_ln107"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %or_ln107, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
<literal name="or_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:0  %p_Val2_s = alloca i32

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
<literal name="or_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:1  %p_Val2_1 = alloca i32

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
<literal name="or_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="30">
<![CDATA[
_ifconv:2  %zext_ln544_1 = zext i30 %r_V_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_1"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
<literal name="or_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
_ifconv:3  %physMemPtr_V_addr_1 = getelementptr i32* %physMemPtr_V, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_1"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
<literal name="or_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:4  %physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_1_s"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="102" st_id="11" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:4  %physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_1_s"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="103" st_id="12" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:4  %physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_1_s"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="104" st_id="13" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:4  %physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_1_s"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="105" st_id="14" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:4  %physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_1_s"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="106" st_id="15" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:4  %physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_1_s"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="107" st_id="16" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:4  %physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_1_s"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="108" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="32">
<![CDATA[
_ifconv:5  %lsignExt_V_2 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %physMemPtr_V_addr_1)

]]></Node>
<StgValue><ssdm name="lsignExt_V_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="109" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="32">
<![CDATA[
_ifconv:6  %rsignExt_V_2 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %physMemPtr_V_addr_1)

]]></Node>
<StgValue><ssdm name="rsignExt_V_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="110" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:7  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsignExt_V_2, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="111" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %ret_V_4 = or i32 %lsignExt_V_2, -16777216

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="112" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:9  %lsignExt_V_1 = select i1 %tmp_4, i32 %ret_V_4, i32 %lsignExt_V_2

]]></Node>
<StgValue><ssdm name="lsignExt_V_1"/></StgValue>
</operation>

<operation id="113" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %rsignExt_V_2, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="114" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11  %ret_V_5 = or i32 %rsignExt_V_2, -16777216

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="115" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:12  %rsignExt_V_1 = select i1 %tmp_10, i32 %ret_V_5, i32 %rsignExt_V_2

]]></Node>
<StgValue><ssdm name="rsignExt_V_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="116" st_id="20" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:13  %tmp = sitofp i32 %lsignExt_V_1 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="117" st_id="20" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:15  %tmp_1 = sitofp i32 %rsignExt_V_1 to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="118" st_id="21" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:13  %tmp = sitofp i32 %lsignExt_V_1 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="119" st_id="21" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:15  %tmp_1 = sitofp i32 %rsignExt_V_1 to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="120" st_id="22" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:13  %tmp = sitofp i32 %lsignExt_V_1 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="121" st_id="22" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:15  %tmp_1 = sitofp i32 %rsignExt_V_1 to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="122" st_id="23" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:13  %tmp = sitofp i32 %lsignExt_V_1 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="123" st_id="23" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:15  %tmp_1 = sitofp i32 %rsignExt_V_1 to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="124" st_id="24" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:13  %tmp = sitofp i32 %lsignExt_V_1 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="125" st_id="24" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:15  %tmp_1 = sitofp i32 %rsignExt_V_1 to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="126" st_id="25" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:13  %tmp = sitofp i32 %lsignExt_V_1 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="127" st_id="25" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:15  %tmp_1 = sitofp i32 %rsignExt_V_1 to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="128" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %lsrcf = fmul float %tmp, 0x3E80000000000000

]]></Node>
<StgValue><ssdm name="lsrcf"/></StgValue>
</operation>

<operation id="129" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %rsrcf = fmul float %tmp_1, 0x3E80000000000000

]]></Node>
<StgValue><ssdm name="rsrcf"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="130" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %lsrcf = fmul float %tmp, 0x3E80000000000000

]]></Node>
<StgValue><ssdm name="lsrcf"/></StgValue>
</operation>

<operation id="131" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %rsrcf = fmul float %tmp_1, 0x3E80000000000000

]]></Node>
<StgValue><ssdm name="rsrcf"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="132" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %lsrcf = fmul float %tmp, 0x3E80000000000000

]]></Node>
<StgValue><ssdm name="lsrcf"/></StgValue>
</operation>

<operation id="133" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %rsrcf = fmul float %tmp_1, 0x3E80000000000000

]]></Node>
<StgValue><ssdm name="rsrcf"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="134" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %lsrcf = fmul float %tmp, 0x3E80000000000000

]]></Node>
<StgValue><ssdm name="lsrcf"/></StgValue>
</operation>

<operation id="135" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %rsrcf = fmul float %tmp_1, 0x3E80000000000000

]]></Node>
<StgValue><ssdm name="rsrcf"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="136" st_id="30" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:17  %d_assign = fpext float %lsrcf to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="137" st_id="30" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:154  %d_assign_3 = fpext float %rsrcf to double

]]></Node>
<StgValue><ssdm name="d_assign_3"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="138" st_id="31" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:17  %d_assign = fpext float %lsrcf to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="139" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:18  %ireg_V = bitcast double %d_assign to i64

]]></Node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="140" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:19  %trunc_ln556 = trunc i64 %ireg_V to i63

]]></Node>
<StgValue><ssdm name="trunc_ln556"/></StgValue>
</operation>

<operation id="141" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:20  %p_Result_23 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_23"/></StgValue>
</operation>

<operation id="142" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:21  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="143" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:24  %trunc_ln565 = trunc i64 %ireg_V to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565"/></StgValue>
</operation>

<operation id="144" st_id="31" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:154  %d_assign_3 = fpext float %rsrcf to double

]]></Node>
<StgValue><ssdm name="d_assign_3"/></StgValue>
</operation>

<operation id="145" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:155  %ireg_V_1 = bitcast double %d_assign_3 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_1"/></StgValue>
</operation>

<operation id="146" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:156  %trunc_ln556_1 = trunc i64 %ireg_V_1 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln556_1"/></StgValue>
</operation>

<operation id="147" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:157  %p_Result_27 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_27"/></StgValue>
</operation>

<operation id="148" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:158  %exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_1"/></StgValue>
</operation>

<operation id="149" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:161  %trunc_ln565_1 = trunc i64 %ireg_V_1 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="150" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:22  %zext_ln461 = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="zext_ln461"/></StgValue>
</operation>

<operation id="151" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:25  %tmp_2 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="152" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="54" op_0_bw="53">
<![CDATA[
_ifconv:26  %p_Result_24 = zext i53 %tmp_2 to i54

]]></Node>
<StgValue><ssdm name="p_Result_24"/></StgValue>
</operation>

<operation id="153" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:27  %man_V_1 = sub i54 0, %p_Result_24

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="154" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:28  %p_Val2_27 = select i1 %p_Result_23, i54 %man_V_1, i54 %p_Result_24

]]></Node>
<StgValue><ssdm name="p_Val2_27"/></StgValue>
</operation>

<operation id="155" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:29  %icmp_ln571 = icmp eq i63 %trunc_ln556, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="156" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:30  %F2 = sub i12 1075, %zext_ln461

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="157" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:31  %QUAN_INC = icmp sgt i12 %F2, 23

]]></Node>
<StgValue><ssdm name="QUAN_INC"/></StgValue>
</operation>

<operation id="158" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:32  %add_ln581 = add i12 -23, %F2

]]></Node>
<StgValue><ssdm name="add_ln581"/></StgValue>
</operation>

<operation id="159" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:33  %sub_ln581 = sub i12 23, %F2

]]></Node>
<StgValue><ssdm name="sub_ln581"/></StgValue>
</operation>

<operation id="160" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:34  %sh_amt = select i1 %QUAN_INC, i12 %add_ln581, i12 %sub_ln581

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="161" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="54">
<![CDATA[
_ifconv:37  %trunc_ln583 = trunc i54 %p_Val2_27 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln583"/></StgValue>
</operation>

<operation id="162" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:39  %tmp_12 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="163" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:40  %icmp_ln603 = icmp eq i7 %tmp_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln603"/></StgValue>
</operation>

<operation id="164" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:49  %icmp_ln591 = icmp sgt i12 %add_ln581, 54

]]></Node>
<StgValue><ssdm name="icmp_ln591"/></StgValue>
</operation>

<operation id="165" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:159  %zext_ln461_1 = zext i11 %exp_tmp_V_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_1"/></StgValue>
</operation>

<operation id="166" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:162  %tmp_3 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_1)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="167" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="54" op_0_bw="53">
<![CDATA[
_ifconv:163  %p_Result_28 = zext i53 %tmp_3 to i54

]]></Node>
<StgValue><ssdm name="p_Result_28"/></StgValue>
</operation>

<operation id="168" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:164  %man_V_4 = sub i54 0, %p_Result_28

]]></Node>
<StgValue><ssdm name="man_V_4"/></StgValue>
</operation>

<operation id="169" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:165  %p_Val2_28 = select i1 %p_Result_27, i54 %man_V_4, i54 %p_Result_28

]]></Node>
<StgValue><ssdm name="p_Val2_28"/></StgValue>
</operation>

<operation id="170" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:166  %icmp_ln571_1 = icmp eq i63 %trunc_ln556_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_1"/></StgValue>
</operation>

<operation id="171" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:167  %F2_1 = sub i12 1075, %zext_ln461_1

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="172" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:168  %QUAN_INC_1 = icmp sgt i12 %F2_1, 23

]]></Node>
<StgValue><ssdm name="QUAN_INC_1"/></StgValue>
</operation>

<operation id="173" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:169  %add_ln581_1 = add i12 -23, %F2_1

]]></Node>
<StgValue><ssdm name="add_ln581_1"/></StgValue>
</operation>

<operation id="174" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:170  %sub_ln581_1 = sub i12 23, %F2_1

]]></Node>
<StgValue><ssdm name="sub_ln581_1"/></StgValue>
</operation>

<operation id="175" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:171  %sh_amt_1 = select i1 %QUAN_INC_1, i12 %add_ln581_1, i12 %sub_ln581_1

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="176" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="54">
<![CDATA[
_ifconv:174  %trunc_ln583_1 = trunc i54 %p_Val2_28 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln583_1"/></StgValue>
</operation>

<operation id="177" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:176  %tmp_21 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="178" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:177  %icmp_ln603_1 = icmp eq i7 %tmp_21, 0

]]></Node>
<StgValue><ssdm name="icmp_ln603_1"/></StgValue>
</operation>

<operation id="179" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:186  %icmp_ln591_1 = icmp sgt i12 %add_ln581_1, 54

]]></Node>
<StgValue><ssdm name="icmp_ln591_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="180" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:23  %exp_V = add i12 -1023, %zext_ln461

]]></Node>
<StgValue><ssdm name="exp_V"/></StgValue>
</operation>

<operation id="181" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:35  %sext_ln581 = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sext_ln581"/></StgValue>
</operation>

<operation id="182" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:38  %icmp_ln585 = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="183" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:41  %zext_ln586 = zext i32 %sext_ln581 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586"/></StgValue>
</operation>

<operation id="184" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:42  %ashr_ln586 = ashr i54 %p_Val2_27, %zext_ln586

]]></Node>
<StgValue><ssdm name="ashr_ln586"/></StgValue>
</operation>

<operation id="185" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="54">
<![CDATA[
_ifconv:43  %trunc_ln586 = trunc i54 %ashr_ln586 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln586"/></StgValue>
</operation>

<operation id="186" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:44  %bitcast_ln696 = bitcast float %lsrcf to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696"/></StgValue>
</operation>

<operation id="187" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:45  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="188" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:46  %select_ln588 = select i1 %tmp_13, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln588"/></StgValue>
</operation>

<operation id="189" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:48  %p_Val2_9 = select i1 %icmp_ln585, i32 %trunc_ln586, i32 %select_ln588

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="190" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:54  %p_Result_25 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_9, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_25"/></StgValue>
</operation>

<operation id="191" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:74  %tmp185_cast_cast = select i1 %QUAN_INC, i12 2, i12 1

]]></Node>
<StgValue><ssdm name="tmp185_cast_cast"/></StgValue>
</operation>

<operation id="192" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:75  %empty_15 = add i12 %tmp185_cast_cast, %exp_V

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="193" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:76  %empty_16 = icmp sgt i12 %empty_15, 8

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="194" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:77  %pos1 = add i12 9, %F2

]]></Node>
<StgValue><ssdm name="pos1"/></StgValue>
</operation>

<operation id="195" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:79  %pos2 = add i12 10, %F2

]]></Node>
<StgValue><ssdm name="pos2"/></StgValue>
</operation>

<operation id="196" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:80  %sext_ln619 = sext i12 %pos2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln619"/></StgValue>
</operation>

<operation id="197" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ifconv:83  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="198" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ifconv:90  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos2, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="199" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:92  %icmp_ln631 = icmp slt i12 %pos2, 54

]]></Node>
<StgValue><ssdm name="icmp_ln631"/></StgValue>
</operation>

<operation id="200" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:94  %zext_ln635 = zext i32 %sext_ln619 to i54

]]></Node>
<StgValue><ssdm name="zext_ln635"/></StgValue>
</operation>

<operation id="201" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:95  %Range2_V_1 = lshr i54 %p_Val2_27, %zext_ln635

]]></Node>
<StgValue><ssdm name="Range2_V_1"/></StgValue>
</operation>

<operation id="202" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:104  %icmp_ln642 = icmp eq i12 %pos2, 54

]]></Node>
<StgValue><ssdm name="icmp_ln642"/></StgValue>
</operation>

<operation id="203" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:160  %exp_V_1 = add i12 -1023, %zext_ln461_1

]]></Node>
<StgValue><ssdm name="exp_V_1"/></StgValue>
</operation>

<operation id="204" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:172  %sext_ln581_1 = sext i12 %sh_amt_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_1"/></StgValue>
</operation>

<operation id="205" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:175  %icmp_ln585_1 = icmp ult i12 %sh_amt_1, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_1"/></StgValue>
</operation>

<operation id="206" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:178  %zext_ln586_1 = zext i32 %sext_ln581_1 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_1"/></StgValue>
</operation>

<operation id="207" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:179  %ashr_ln586_1 = ashr i54 %p_Val2_28, %zext_ln586_1

]]></Node>
<StgValue><ssdm name="ashr_ln586_1"/></StgValue>
</operation>

<operation id="208" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="54">
<![CDATA[
_ifconv:180  %trunc_ln586_1 = trunc i54 %ashr_ln586_1 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln586_1"/></StgValue>
</operation>

<operation id="209" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:181  %bitcast_ln696_2 = bitcast float %rsrcf to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_2"/></StgValue>
</operation>

<operation id="210" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:182  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="211" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:183  %select_ln588_1 = select i1 %tmp_22, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln588_1"/></StgValue>
</operation>

<operation id="212" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:185  %p_Val2_18 = select i1 %icmp_ln585_1, i32 %trunc_ln586_1, i32 %select_ln588_1

]]></Node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>

<operation id="213" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:191  %p_Result_29 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_18, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_29"/></StgValue>
</operation>

<operation id="214" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:211  %tmp190_cast_cast = select i1 %QUAN_INC_1, i12 2, i12 1

]]></Node>
<StgValue><ssdm name="tmp190_cast_cast"/></StgValue>
</operation>

<operation id="215" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:212  %empty_18 = add i12 %tmp190_cast_cast, %exp_V_1

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="216" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:213  %empty_19 = icmp sgt i12 %empty_18, 8

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="217" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:214  %pos1_1 = add i12 9, %F2_1

]]></Node>
<StgValue><ssdm name="pos1_1"/></StgValue>
</operation>

<operation id="218" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:216  %pos2_1 = add i12 10, %F2_1

]]></Node>
<StgValue><ssdm name="pos2_1"/></StgValue>
</operation>

<operation id="219" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:217  %sext_ln619_1 = sext i12 %pos2_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln619_1"/></StgValue>
</operation>

<operation id="220" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ifconv:220  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="221" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ifconv:227  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos2_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="222" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:229  %icmp_ln631_1 = icmp slt i12 %pos2_1, 54

]]></Node>
<StgValue><ssdm name="icmp_ln631_1"/></StgValue>
</operation>

<operation id="223" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:231  %zext_ln635_1 = zext i32 %sext_ln619_1 to i54

]]></Node>
<StgValue><ssdm name="zext_ln635_1"/></StgValue>
</operation>

<operation id="224" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:232  %Range2_V_3 = lshr i54 %p_Val2_28, %zext_ln635_1

]]></Node>
<StgValue><ssdm name="Range2_V_3"/></StgValue>
</operation>

<operation id="225" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:241  %icmp_ln642_1 = icmp eq i12 %pos2_1, 54

]]></Node>
<StgValue><ssdm name="icmp_ln642_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="226" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:36  %icmp_ln582 = icmp eq i12 %F2, 23

]]></Node>
<StgValue><ssdm name="icmp_ln582"/></StgValue>
</operation>

<operation id="227" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln591" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:50  %add_ln591 = add i12 -24, %F2

]]></Node>
<StgValue><ssdm name="add_ln591"/></StgValue>
</operation>

<operation id="228" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln591" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:51  %sext_ln591 = sext i12 %add_ln591 to i32

]]></Node>
<StgValue><ssdm name="sext_ln591"/></StgValue>
</operation>

<operation id="229" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln591" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
_ifconv:52  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_27, i32 %sext_ln591) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="230" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:53  %qb = select i1 %icmp_ln591, i1 %p_Result_23, i1 %p_Result_s

]]></Node>
<StgValue><ssdm name="qb"/></StgValue>
</operation>

<operation id="231" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="1">
<![CDATA[
_ifconv:55  %zext_ln415 = zext i1 %qb to i32

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="232" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:56  %p_Val2_13 = add nsw i32 %p_Val2_9, %zext_ln415

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="233" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:57  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_13, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="234" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:58  %xor_ln416 = xor i1 %tmp_15, true

]]></Node>
<StgValue><ssdm name="xor_ln416"/></StgValue>
</operation>

<operation id="235" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:59  %select_ln582 = select i1 %icmp_ln582, i32 %trunc_ln583, i32 0

]]></Node>
<StgValue><ssdm name="select_ln582"/></StgValue>
</operation>

<operation id="236" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:60  %xor_ln582 = xor i1 %icmp_ln582, true

]]></Node>
<StgValue><ssdm name="xor_ln582"/></StgValue>
</operation>

<operation id="237" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:61  %and_ln578 = and i1 %QUAN_INC, %xor_ln582

]]></Node>
<StgValue><ssdm name="and_ln578"/></StgValue>
</operation>

<operation id="238" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:62  %and_ln403 = and i1 %and_ln578, %p_Result_25

]]></Node>
<StgValue><ssdm name="and_ln403"/></StgValue>
</operation>

<operation id="239" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:63  %select_ln403 = select i1 %and_ln403, i32 %p_Val2_13, i32 %select_ln582

]]></Node>
<StgValue><ssdm name="select_ln403"/></StgValue>
</operation>

<operation id="240" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:64  %xor_ln403 = xor i1 %p_Result_25, true

]]></Node>
<StgValue><ssdm name="xor_ln403"/></StgValue>
</operation>

<operation id="241" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:65  %and_ln403_1 = and i1 %and_ln578, %xor_ln403

]]></Node>
<StgValue><ssdm name="and_ln403_1"/></StgValue>
</operation>

<operation id="242" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:66  %select_ln403_1 = select i1 %and_ln403_1, i32 %p_Val2_13, i32 %select_ln403

]]></Node>
<StgValue><ssdm name="select_ln403_1"/></StgValue>
</operation>

<operation id="243" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:67  %icmp_ln578 = icmp slt i12 %F2, 23

]]></Node>
<StgValue><ssdm name="icmp_ln578"/></StgValue>
</operation>

<operation id="244" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:68  %and_ln603 = and i1 %icmp_ln578, %icmp_ln603

]]></Node>
<StgValue><ssdm name="and_ln603"/></StgValue>
</operation>

<operation id="245" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:70  %and_ln403_2 = and i1 %and_ln403, %xor_ln416

]]></Node>
<StgValue><ssdm name="and_ln403_2"/></StgValue>
</operation>

<operation id="246" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:71  %and_ln603_1 = and i1 %icmp_ln578, %icmp_ln603

]]></Node>
<StgValue><ssdm name="and_ln603_1"/></StgValue>
</operation>

<operation id="247" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:72  %xor_ln603 = xor i1 %and_ln603_1, true

]]></Node>
<StgValue><ssdm name="xor_ln603"/></StgValue>
</operation>

<operation id="248" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:73  %and_ln603_2 = and i1 %and_ln403_2, %xor_ln603

]]></Node>
<StgValue><ssdm name="and_ln603_2"/></StgValue>
</operation>

<operation id="249" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:78  %sext_ln618 = sext i12 %pos1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln618"/></StgValue>
</operation>

<operation id="250" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:82  %icmp_ln621 = icmp slt i12 %pos1, 54

]]></Node>
<StgValue><ssdm name="icmp_ln621"/></StgValue>
</operation>

<operation id="251" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:84  %xor_ln621_2 = xor i1 %tmp_17, true

]]></Node>
<StgValue><ssdm name="xor_ln621_2"/></StgValue>
</operation>

<operation id="252" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:85  %zext_ln623 = zext i32 %sext_ln618 to i54

]]></Node>
<StgValue><ssdm name="zext_ln623"/></StgValue>
</operation>

<operation id="253" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:86  %ashr_ln623 = ashr i54 %p_Val2_27, %zext_ln623

]]></Node>
<StgValue><ssdm name="ashr_ln623"/></StgValue>
</operation>

<operation id="254" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="54">
<![CDATA[
_ifconv:87  %lD = trunc i54 %ashr_ln623 to i1

]]></Node>
<StgValue><ssdm name="lD"/></StgValue>
</operation>

<operation id="255" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:88  %and_ln621 = and i1 %lD, %xor_ln621_2

]]></Node>
<StgValue><ssdm name="and_ln621"/></StgValue>
</operation>

<operation id="256" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:89  %Range1_all_ones_1 = and i1 %and_ln621, %icmp_ln621

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1"/></StgValue>
</operation>

<operation id="257" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:91  %xor_ln631 = xor i1 %tmp_18, true

]]></Node>
<StgValue><ssdm name="xor_ln631"/></StgValue>
</operation>

<operation id="258" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:93  %and_ln631 = and i1 %icmp_ln631, %xor_ln631

]]></Node>
<StgValue><ssdm name="and_ln631"/></StgValue>
</operation>

<operation id="259" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:96  %r_V = lshr i54 -1, %zext_ln635

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="260" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:97  %Range2_all_ones = icmp eq i54 %Range2_V_1, %r_V

]]></Node>
<StgValue><ssdm name="Range2_all_ones"/></StgValue>
</operation>

<operation id="261" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:98  %select_ln631 = select i1 %and_ln631, i1 %Range2_all_ones, i1 %xor_ln631

]]></Node>
<StgValue><ssdm name="select_ln631"/></StgValue>
</operation>

<operation id="262" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:101  %icmp_ln641 = icmp eq i54 %Range2_V_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln641"/></StgValue>
</operation>

<operation id="263" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:105  %Range1_all_zeros_1 = icmp eq i54 %p_Val2_27, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1"/></StgValue>
</operation>

<operation id="264" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:107  %xor_ln639_2 = xor i1 %icmp_ln631, true

]]></Node>
<StgValue><ssdm name="xor_ln639_2"/></StgValue>
</operation>

<operation id="265" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:108  %or_ln639 = or i1 %tmp_17, %xor_ln639_2

]]></Node>
<StgValue><ssdm name="or_ln639"/></StgValue>
</operation>

<operation id="266" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:109  %and_ln642 = and i1 %icmp_ln642, %or_ln639

]]></Node>
<StgValue><ssdm name="and_ln642"/></StgValue>
</operation>

<operation id="267" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:115  %xor_ln652_4 = xor i1 %and_ln403, true

]]></Node>
<StgValue><ssdm name="xor_ln652_4"/></StgValue>
</operation>

<operation id="268" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:116  %or_ln652_6 = or i1 %tmp_15, %xor_ln652_4

]]></Node>
<StgValue><ssdm name="or_ln652_6"/></StgValue>
</operation>

<operation id="269" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:117  %or_ln652_4 = or i1 %and_ln603, %or_ln652_6

]]></Node>
<StgValue><ssdm name="or_ln652_4"/></StgValue>
</operation>

<operation id="270" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:173  %icmp_ln582_1 = icmp eq i12 %F2_1, 23

]]></Node>
<StgValue><ssdm name="icmp_ln582_1"/></StgValue>
</operation>

<operation id="271" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln591_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:187  %add_ln591_1 = add i12 -24, %F2_1

]]></Node>
<StgValue><ssdm name="add_ln591_1"/></StgValue>
</operation>

<operation id="272" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln591_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:188  %sext_ln591_1 = sext i12 %add_ln591_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln591_1"/></StgValue>
</operation>

<operation id="273" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln591_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
_ifconv:189  %p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_28, i32 %sext_ln591_1) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="274" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:190  %qb_1 = select i1 %icmp_ln591_1, i1 %p_Result_27, i1 %p_Result_5

]]></Node>
<StgValue><ssdm name="qb_1"/></StgValue>
</operation>

<operation id="275" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="1">
<![CDATA[
_ifconv:192  %zext_ln415_1 = zext i1 %qb_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln415_1"/></StgValue>
</operation>

<operation id="276" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:193  %p_Val2_19 = add nsw i32 %p_Val2_18, %zext_ln415_1

]]></Node>
<StgValue><ssdm name="p_Val2_19"/></StgValue>
</operation>

<operation id="277" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:194  %tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_19, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="278" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:195  %xor_ln416_1 = xor i1 %tmp_24, true

]]></Node>
<StgValue><ssdm name="xor_ln416_1"/></StgValue>
</operation>

<operation id="279" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:196  %select_ln582_1 = select i1 %icmp_ln582_1, i32 %trunc_ln583_1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln582_1"/></StgValue>
</operation>

<operation id="280" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:197  %xor_ln582_1 = xor i1 %icmp_ln582_1, true

]]></Node>
<StgValue><ssdm name="xor_ln582_1"/></StgValue>
</operation>

<operation id="281" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:198  %and_ln578_1 = and i1 %QUAN_INC_1, %xor_ln582_1

]]></Node>
<StgValue><ssdm name="and_ln578_1"/></StgValue>
</operation>

<operation id="282" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:199  %and_ln403_3 = and i1 %and_ln578_1, %p_Result_29

]]></Node>
<StgValue><ssdm name="and_ln403_3"/></StgValue>
</operation>

<operation id="283" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:200  %select_ln403_2 = select i1 %and_ln403_3, i32 %p_Val2_19, i32 %select_ln582_1

]]></Node>
<StgValue><ssdm name="select_ln403_2"/></StgValue>
</operation>

<operation id="284" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:201  %xor_ln403_1 = xor i1 %p_Result_29, true

]]></Node>
<StgValue><ssdm name="xor_ln403_1"/></StgValue>
</operation>

<operation id="285" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:202  %and_ln403_4 = and i1 %and_ln578_1, %xor_ln403_1

]]></Node>
<StgValue><ssdm name="and_ln403_4"/></StgValue>
</operation>

<operation id="286" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:203  %select_ln403_3 = select i1 %and_ln403_4, i32 %p_Val2_19, i32 %select_ln403_2

]]></Node>
<StgValue><ssdm name="select_ln403_3"/></StgValue>
</operation>

<operation id="287" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:204  %icmp_ln578_2 = icmp slt i12 %F2_1, 23

]]></Node>
<StgValue><ssdm name="icmp_ln578_2"/></StgValue>
</operation>

<operation id="288" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:205  %and_ln603_3 = and i1 %icmp_ln578_2, %icmp_ln603_1

]]></Node>
<StgValue><ssdm name="and_ln603_3"/></StgValue>
</operation>

<operation id="289" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:207  %and_ln403_5 = and i1 %and_ln403_3, %xor_ln416_1

]]></Node>
<StgValue><ssdm name="and_ln403_5"/></StgValue>
</operation>

<operation id="290" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:208  %and_ln603_4 = and i1 %icmp_ln578_2, %icmp_ln603_1

]]></Node>
<StgValue><ssdm name="and_ln603_4"/></StgValue>
</operation>

<operation id="291" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:209  %xor_ln603_1 = xor i1 %and_ln603_4, true

]]></Node>
<StgValue><ssdm name="xor_ln603_1"/></StgValue>
</operation>

<operation id="292" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:210  %and_ln603_5 = and i1 %and_ln403_5, %xor_ln603_1

]]></Node>
<StgValue><ssdm name="and_ln603_5"/></StgValue>
</operation>

<operation id="293" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:215  %sext_ln618_1 = sext i12 %pos1_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln618_1"/></StgValue>
</operation>

<operation id="294" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:219  %icmp_ln621_1 = icmp slt i12 %pos1_1, 54

]]></Node>
<StgValue><ssdm name="icmp_ln621_1"/></StgValue>
</operation>

<operation id="295" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:221  %xor_ln621_3 = xor i1 %tmp_26, true

]]></Node>
<StgValue><ssdm name="xor_ln621_3"/></StgValue>
</operation>

<operation id="296" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:222  %zext_ln623_1 = zext i32 %sext_ln618_1 to i54

]]></Node>
<StgValue><ssdm name="zext_ln623_1"/></StgValue>
</operation>

<operation id="297" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:223  %ashr_ln623_1 = ashr i54 %p_Val2_28, %zext_ln623_1

]]></Node>
<StgValue><ssdm name="ashr_ln623_1"/></StgValue>
</operation>

<operation id="298" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="54">
<![CDATA[
_ifconv:224  %lD_1 = trunc i54 %ashr_ln623_1 to i1

]]></Node>
<StgValue><ssdm name="lD_1"/></StgValue>
</operation>

<operation id="299" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:225  %and_ln621_4 = and i1 %lD_1, %xor_ln621_3

]]></Node>
<StgValue><ssdm name="and_ln621_4"/></StgValue>
</operation>

<operation id="300" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:226  %Range1_all_ones_3 = and i1 %and_ln621_4, %icmp_ln621_1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3"/></StgValue>
</operation>

<operation id="301" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:228  %xor_ln631_1 = xor i1 %tmp_27, true

]]></Node>
<StgValue><ssdm name="xor_ln631_1"/></StgValue>
</operation>

<operation id="302" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:230  %and_ln631_1 = and i1 %icmp_ln631_1, %xor_ln631_1

]]></Node>
<StgValue><ssdm name="and_ln631_1"/></StgValue>
</operation>

<operation id="303" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:233  %r_V_1 = lshr i54 -1, %zext_ln635_1

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="304" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:234  %Range2_all_ones_1 = icmp eq i54 %Range2_V_3, %r_V_1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1"/></StgValue>
</operation>

<operation id="305" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:235  %select_ln631_1 = select i1 %and_ln631_1, i1 %Range2_all_ones_1, i1 %xor_ln631_1

]]></Node>
<StgValue><ssdm name="select_ln631_1"/></StgValue>
</operation>

<operation id="306" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:238  %icmp_ln641_1 = icmp eq i54 %Range2_V_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln641_1"/></StgValue>
</operation>

<operation id="307" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:242  %Range1_all_zeros_3 = icmp eq i54 %p_Val2_28, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3"/></StgValue>
</operation>

<operation id="308" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:244  %xor_ln639 = xor i1 %icmp_ln631_1, true

]]></Node>
<StgValue><ssdm name="xor_ln639"/></StgValue>
</operation>

<operation id="309" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:245  %or_ln639_1 = or i1 %tmp_26, %xor_ln639

]]></Node>
<StgValue><ssdm name="or_ln639_1"/></StgValue>
</operation>

<operation id="310" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:246  %and_ln642_1 = and i1 %icmp_ln642_1, %or_ln639_1

]]></Node>
<StgValue><ssdm name="and_ln642_1"/></StgValue>
</operation>

<operation id="311" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:252  %xor_ln652_5 = xor i1 %and_ln403_3, true

]]></Node>
<StgValue><ssdm name="xor_ln652_5"/></StgValue>
</operation>

<operation id="312" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:253  %or_ln652_7 = or i1 %tmp_24, %xor_ln652_5

]]></Node>
<StgValue><ssdm name="or_ln652_7"/></StgValue>
</operation>

<operation id="313" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:254  %or_ln652_5 = or i1 %and_ln603_3, %or_ln652_7

]]></Node>
<StgValue><ssdm name="or_ln652_5"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="314" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:47  %shl_ln604 = shl i32 %trunc_ln583, %sext_ln581

]]></Node>
<StgValue><ssdm name="shl_ln604"/></StgValue>
</operation>

<operation id="315" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:69  %p_Val2_14 = select i1 %and_ln603, i32 %shl_ln604, i32 %select_ln403_1

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="316" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:81  %p_Result_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_14, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_26"/></StgValue>
</operation>

<operation id="317" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:99  %and_ln639 = and i1 %icmp_ln631, %xor_ln621_2

]]></Node>
<StgValue><ssdm name="and_ln639"/></StgValue>
</operation>

<operation id="318" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:100  %Range1_all_ones = and i1 %select_ln631, %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="319" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:102  %Range1_all_zeros = xor i1 %Range1_all_ones_1, true

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="320" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:103  %and_ln641 = and i1 %icmp_ln641, %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="and_ln641"/></StgValue>
</operation>

<operation id="321" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln642" val="0"/>
<literal name="and_ln603_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:106  %or_ln645 = or i1 %Range1_all_zeros_1, %xor_ln621_2

]]></Node>
<StgValue><ssdm name="or_ln645"/></StgValue>
</operation>

<operation id="322" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:110  %select_ln642 = select i1 %and_ln642, i1 %Range1_all_ones_1, i1 %xor_ln621_2

]]></Node>
<StgValue><ssdm name="select_ln642"/></StgValue>
</operation>

<operation id="323" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:111  %select_ln639 = select i1 %and_ln639, i1 %Range1_all_ones, i1 %select_ln642

]]></Node>
<StgValue><ssdm name="select_ln639"/></StgValue>
</operation>

<operation id="324" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:112  %select_ln642_1 = select i1 %and_ln642, i1 %Range1_all_zeros, i1 %or_ln645

]]></Node>
<StgValue><ssdm name="select_ln642_1"/></StgValue>
</operation>

<operation id="325" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:113  %select_ln639_1 = select i1 %and_ln639, i1 %and_ln641, i1 %select_ln642_1

]]></Node>
<StgValue><ssdm name="select_ln639_1"/></StgValue>
</operation>

<operation id="326" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:114  %deleted_zeros = select i1 %and_ln603_2, i1 %select_ln639, i1 %select_ln639_1

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="327" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:118  %xor_ln652_1 = xor i1 %select_ln631, true

]]></Node>
<StgValue><ssdm name="xor_ln652_1"/></StgValue>
</operation>

<operation id="328" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:119  %or_ln652 = or i1 %or_ln652_4, %xor_ln652_1

]]></Node>
<StgValue><ssdm name="or_ln652"/></StgValue>
</operation>

<operation id="329" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:120  %and_ln652 = and i1 %select_ln639, %or_ln652_4

]]></Node>
<StgValue><ssdm name="and_ln652"/></StgValue>
</operation>

<operation id="330" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ifconv:121  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="331" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:122  %or_ln652_1 = or i1 %tmp_19, %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="or_ln652_1"/></StgValue>
</operation>

<operation id="332" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:123  %deleted_ones = select i1 %or_ln652, i1 %and_ln652, i1 %or_ln652_1

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="333" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:124  %and_ln654 = and i1 %and_ln603_2, %select_ln639

]]></Node>
<StgValue><ssdm name="and_ln654"/></StgValue>
</operation>

<operation id="334" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:125  %empty_17 = xor i1 %and_ln654, true

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="335" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:126  %xor_ln621 = xor i1 %icmp_ln621, true

]]></Node>
<StgValue><ssdm name="xor_ln621"/></StgValue>
</operation>

<operation id="336" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:127  %or_ln557 = or i1 %deleted_ones, %xor_ln621

]]></Node>
<StgValue><ssdm name="or_ln557"/></StgValue>
</operation>

<operation id="337" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:128  %and_ln621_2 = and i1 %p_Result_26, %xor_ln621

]]></Node>
<StgValue><ssdm name="and_ln621_2"/></StgValue>
</operation>

<operation id="338" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:129  %and_ln621_3 = and i1 %and_ln621_2, %p_Result_23

]]></Node>
<StgValue><ssdm name="and_ln621_3"/></StgValue>
</operation>

<operation id="339" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:130  %and_ln557 = and i1 %icmp_ln621, %p_Result_23

]]></Node>
<StgValue><ssdm name="and_ln557"/></StgValue>
</operation>

<operation id="340" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:131  %select_ln557 = select i1 %and_ln557, i1 %empty_17, i1 %and_ln621_3

]]></Node>
<StgValue><ssdm name="select_ln557"/></StgValue>
</operation>

<operation id="341" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:132  %xor_ln658_2 = xor i1 %deleted_zeros, true

]]></Node>
<StgValue><ssdm name="xor_ln658_2"/></StgValue>
</operation>

<operation id="342" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:133  %and_ln658 = and i1 %icmp_ln621, %xor_ln658_2

]]></Node>
<StgValue><ssdm name="and_ln658"/></StgValue>
</operation>

<operation id="343" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:134  %or_ln658 = or i1 %p_Result_26, %and_ln658

]]></Node>
<StgValue><ssdm name="or_ln658"/></StgValue>
</operation>

<operation id="344" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:135  %xor_ln658_1 = xor i1 %p_Result_23, true

]]></Node>
<StgValue><ssdm name="xor_ln658_1"/></StgValue>
</operation>

<operation id="345" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:136  %overflow = and i1 %or_ln658, %xor_ln658_1

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="346" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:137  %and_ln659 = and i1 %p_Result_26, %or_ln557

]]></Node>
<StgValue><ssdm name="and_ln659"/></StgValue>
</operation>

<operation id="347" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:184  %shl_ln604_1 = shl i32 %trunc_ln583_1, %sext_ln581_1

]]></Node>
<StgValue><ssdm name="shl_ln604_1"/></StgValue>
</operation>

<operation id="348" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:206  %p_Val2_20 = select i1 %and_ln603_3, i32 %shl_ln604_1, i32 %select_ln403_3

]]></Node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>

<operation id="349" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:218  %p_Result_30 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_20, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_30"/></StgValue>
</operation>

<operation id="350" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:236  %and_ln639_1 = and i1 %icmp_ln631_1, %xor_ln621_3

]]></Node>
<StgValue><ssdm name="and_ln639_1"/></StgValue>
</operation>

<operation id="351" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:237  %Range1_all_ones_2 = and i1 %select_ln631_1, %Range1_all_ones_3

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2"/></StgValue>
</operation>

<operation id="352" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:239  %Range1_all_zeros_2 = xor i1 %Range1_all_ones_3, true

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2"/></StgValue>
</operation>

<operation id="353" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:240  %and_ln641_1 = and i1 %icmp_ln641_1, %Range1_all_zeros_2

]]></Node>
<StgValue><ssdm name="and_ln641_1"/></StgValue>
</operation>

<operation id="354" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln642_1" val="0"/>
<literal name="and_ln603_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:243  %or_ln645_1 = or i1 %Range1_all_zeros_3, %xor_ln621_3

]]></Node>
<StgValue><ssdm name="or_ln645_1"/></StgValue>
</operation>

<operation id="355" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:247  %select_ln642_2 = select i1 %and_ln642_1, i1 %Range1_all_ones_3, i1 %xor_ln621_3

]]></Node>
<StgValue><ssdm name="select_ln642_2"/></StgValue>
</operation>

<operation id="356" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:248  %select_ln639_2 = select i1 %and_ln639_1, i1 %Range1_all_ones_2, i1 %select_ln642_2

]]></Node>
<StgValue><ssdm name="select_ln639_2"/></StgValue>
</operation>

<operation id="357" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:249  %select_ln642_3 = select i1 %and_ln642_1, i1 %Range1_all_zeros_2, i1 %or_ln645_1

]]></Node>
<StgValue><ssdm name="select_ln642_3"/></StgValue>
</operation>

<operation id="358" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:250  %select_ln639_3 = select i1 %and_ln639_1, i1 %and_ln641_1, i1 %select_ln642_3

]]></Node>
<StgValue><ssdm name="select_ln639_3"/></StgValue>
</operation>

<operation id="359" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:251  %deleted_zeros_1 = select i1 %and_ln603_5, i1 %select_ln639_2, i1 %select_ln639_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_1"/></StgValue>
</operation>

<operation id="360" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:255  %xor_ln652_3 = xor i1 %select_ln631_1, true

]]></Node>
<StgValue><ssdm name="xor_ln652_3"/></StgValue>
</operation>

<operation id="361" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:256  %or_ln652_2 = or i1 %or_ln652_5, %xor_ln652_3

]]></Node>
<StgValue><ssdm name="or_ln652_2"/></StgValue>
</operation>

<operation id="362" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:257  %and_ln652_1 = and i1 %select_ln639_2, %or_ln652_5

]]></Node>
<StgValue><ssdm name="and_ln652_1"/></StgValue>
</operation>

<operation id="363" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ifconv:258  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="364" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:259  %or_ln652_3 = or i1 %tmp_28, %Range1_all_zeros_2

]]></Node>
<StgValue><ssdm name="or_ln652_3"/></StgValue>
</operation>

<operation id="365" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:260  %deleted_ones_1 = select i1 %or_ln652_2, i1 %and_ln652_1, i1 %or_ln652_3

]]></Node>
<StgValue><ssdm name="deleted_ones_1"/></StgValue>
</operation>

<operation id="366" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:261  %and_ln654_1 = and i1 %and_ln603_5, %select_ln639_2

]]></Node>
<StgValue><ssdm name="and_ln654_1"/></StgValue>
</operation>

<operation id="367" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:262  %empty_20 = xor i1 %and_ln654_1, true

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="368" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:263  %xor_ln621_1 = xor i1 %icmp_ln621_1, true

]]></Node>
<StgValue><ssdm name="xor_ln621_1"/></StgValue>
</operation>

<operation id="369" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:264  %or_ln557_1 = or i1 %deleted_ones_1, %xor_ln621_1

]]></Node>
<StgValue><ssdm name="or_ln557_1"/></StgValue>
</operation>

<operation id="370" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:265  %and_ln621_6 = and i1 %p_Result_30, %xor_ln621_1

]]></Node>
<StgValue><ssdm name="and_ln621_6"/></StgValue>
</operation>

<operation id="371" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:266  %and_ln621_7 = and i1 %and_ln621_6, %p_Result_27

]]></Node>
<StgValue><ssdm name="and_ln621_7"/></StgValue>
</operation>

<operation id="372" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:267  %and_ln557_1 = and i1 %icmp_ln621_1, %p_Result_27

]]></Node>
<StgValue><ssdm name="and_ln557_1"/></StgValue>
</operation>

<operation id="373" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:268  %select_ln557_1 = select i1 %and_ln557_1, i1 %empty_20, i1 %and_ln621_7

]]></Node>
<StgValue><ssdm name="select_ln557_1"/></StgValue>
</operation>

<operation id="374" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:269  %xor_ln658 = xor i1 %deleted_zeros_1, true

]]></Node>
<StgValue><ssdm name="xor_ln658"/></StgValue>
</operation>

<operation id="375" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:270  %and_ln658_2 = and i1 %icmp_ln621_1, %xor_ln658

]]></Node>
<StgValue><ssdm name="and_ln658_2"/></StgValue>
</operation>

<operation id="376" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:271  %or_ln658_1 = or i1 %p_Result_30, %and_ln658_2

]]></Node>
<StgValue><ssdm name="or_ln658_1"/></StgValue>
</operation>

<operation id="377" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:272  %xor_ln658_3 = xor i1 %p_Result_27, true

]]></Node>
<StgValue><ssdm name="xor_ln658_3"/></StgValue>
</operation>

<operation id="378" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:273  %overflow_1 = and i1 %or_ln658_1, %xor_ln658_3

]]></Node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="379" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:274  %and_ln659_2 = and i1 %p_Result_30, %or_ln557_1

]]></Node>
<StgValue><ssdm name="and_ln659_2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="380" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:138  %xor_ln659 = xor i1 %and_ln659, true

]]></Node>
<StgValue><ssdm name="xor_ln659"/></StgValue>
</operation>

<operation id="381" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:139  %underflow = and i1 %select_ln557, %xor_ln659

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="382" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:140  %or_ln340 = or i1 %underflow, %overflow

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="383" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:141  %xor_ln340 = xor i1 %select_ln557, true

]]></Node>
<StgValue><ssdm name="xor_ln340"/></StgValue>
</operation>

<operation id="384" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:142  %or_ln340_2 = or i1 %overflow, %xor_ln340

]]></Node>
<StgValue><ssdm name="or_ln340_2"/></StgValue>
</operation>

<operation id="385" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:143  %or_ln340_3 = or i1 %or_ln340_2, %and_ln659

]]></Node>
<StgValue><ssdm name="or_ln340_3"/></StgValue>
</operation>

<operation id="386" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:144  %select_ln340 = select i1 %or_ln340, i32 2147483647, i32 %p_Val2_14

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="387" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:145  %select_ln571 = select i1 %icmp_ln571, i32 0, i32 -2147483648

]]></Node>
<StgValue><ssdm name="select_ln571"/></StgValue>
</operation>

<operation id="388" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:146  %or_ln571 = or i1 %icmp_ln571, %underflow

]]></Node>
<StgValue><ssdm name="or_ln571"/></StgValue>
</operation>

<operation id="389" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:147  %select_ln571_1 = select i1 %or_ln571, i32 %select_ln571, i32 %p_Val2_14

]]></Node>
<StgValue><ssdm name="select_ln571_1"/></StgValue>
</operation>

<operation id="390" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:148  %sel_tmp57_demorgan = or i1 %icmp_ln571, %empty_16

]]></Node>
<StgValue><ssdm name="sel_tmp57_demorgan"/></StgValue>
</operation>

<operation id="391" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:149  %sel_tmp58 = select i1 %sel_tmp57_demorgan, i32 %select_ln571_1, i32 %p_Val2_14

]]></Node>
<StgValue><ssdm name="sel_tmp58"/></StgValue>
</operation>

<operation id="392" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:150  %xor_ln571 = xor i1 %icmp_ln571, true

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="393" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:151  %and_ln340 = and i1 %or_ln340_3, %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln340"/></StgValue>
</operation>

<operation id="394" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:152  %and_ln340_1 = and i1 %and_ln340, %empty_16

]]></Node>
<StgValue><ssdm name="and_ln340_1"/></StgValue>
</operation>

<operation id="395" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:153  %currentData_lch_V = select i1 %and_ln340_1, i32 %select_ln340, i32 %sel_tmp58

]]></Node>
<StgValue><ssdm name="currentData_lch_V"/></StgValue>
</operation>

<operation id="396" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:275  %xor_ln659_1 = xor i1 %and_ln659_2, true

]]></Node>
<StgValue><ssdm name="xor_ln659_1"/></StgValue>
</operation>

<operation id="397" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:276  %underflow_1 = and i1 %select_ln557_1, %xor_ln659_1

]]></Node>
<StgValue><ssdm name="underflow_1"/></StgValue>
</operation>

<operation id="398" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:277  %or_ln340_1 = or i1 %underflow_1, %overflow_1

]]></Node>
<StgValue><ssdm name="or_ln340_1"/></StgValue>
</operation>

<operation id="399" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:278  %xor_ln340_1 = xor i1 %select_ln557_1, true

]]></Node>
<StgValue><ssdm name="xor_ln340_1"/></StgValue>
</operation>

<operation id="400" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:279  %or_ln340_4 = or i1 %overflow_1, %xor_ln340_1

]]></Node>
<StgValue><ssdm name="or_ln340_4"/></StgValue>
</operation>

<operation id="401" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:280  %or_ln340_5 = or i1 %or_ln340_4, %and_ln659_2

]]></Node>
<StgValue><ssdm name="or_ln340_5"/></StgValue>
</operation>

<operation id="402" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:281  %select_ln340_1 = select i1 %or_ln340_1, i32 2147483647, i32 %p_Val2_20

]]></Node>
<StgValue><ssdm name="select_ln340_1"/></StgValue>
</operation>

<operation id="403" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:282  %select_ln571_2 = select i1 %icmp_ln571_1, i32 0, i32 -2147483648

]]></Node>
<StgValue><ssdm name="select_ln571_2"/></StgValue>
</operation>

<operation id="404" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:283  %or_ln571_1 = or i1 %icmp_ln571_1, %underflow_1

]]></Node>
<StgValue><ssdm name="or_ln571_1"/></StgValue>
</operation>

<operation id="405" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:284  %select_ln571_3 = select i1 %or_ln571_1, i32 %select_ln571_2, i32 %p_Val2_20

]]></Node>
<StgValue><ssdm name="select_ln571_3"/></StgValue>
</operation>

<operation id="406" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:285  %sel_tmp122_demorgan = or i1 %icmp_ln571_1, %empty_19

]]></Node>
<StgValue><ssdm name="sel_tmp122_demorgan"/></StgValue>
</operation>

<operation id="407" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:286  %sel_tmp123 = select i1 %sel_tmp122_demorgan, i32 %select_ln571_3, i32 %p_Val2_20

]]></Node>
<StgValue><ssdm name="sel_tmp123"/></StgValue>
</operation>

<operation id="408" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:287  %xor_ln571_1 = xor i1 %icmp_ln571_1, true

]]></Node>
<StgValue><ssdm name="xor_ln571_1"/></StgValue>
</operation>

<operation id="409" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:288  %and_ln340_2 = and i1 %or_ln340_5, %xor_ln571_1

]]></Node>
<StgValue><ssdm name="and_ln340_2"/></StgValue>
</operation>

<operation id="410" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:289  %and_ln340_3 = and i1 %and_ln340_2, %empty_19

]]></Node>
<StgValue><ssdm name="and_ln340_3"/></StgValue>
</operation>

<operation id="411" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:290  %currentData_rch_V = select i1 %and_ln340_3, i32 %select_ln340_1, i32 %sel_tmp123

]]></Node>
<StgValue><ssdm name="currentData_rch_V"/></StgValue>
</operation>

<operation id="412" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:291  store i32 %currentData_rch_V, i32* %p_Val2_1

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="413" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:292  store i32 %currentData_lch_V, i32* %p_Val2_s

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="414" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:293  br label %ap_fixed_base.exit574

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="415" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
ap_fixed_base.exit574:0  %t_V = phi i3 [ 0, %_ifconv ], [ %stageIndex_V, %ap_fixed_base.exit574.backedge ]

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="416" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
ap_fixed_base.exit574:1  %icmp_ln887 = icmp eq i3 %t_V, -4

]]></Node>
<StgValue><ssdm name="icmp_ln887"/></StgValue>
</operation>

<operation id="417" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ap_fixed_base.exit574:2  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="418" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
ap_fixed_base.exit574:3  %stageIndex_V = add i3 %t_V, 1

]]></Node>
<StgValue><ssdm name="stageIndex_V"/></StgValue>
</operation>

<operation id="419" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ap_fixed_base.exit574:4  br i1 %icmp_ln887, label %_ifconv128, label %1

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="420" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:0  %tmp_6 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %t_V, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="421" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="5">
<![CDATA[
:1  %zext_ln129 = zext i5 %tmp_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="422" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %configRegAddr = getelementptr [48 x i8]* %configReg, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="configRegAddr"/></StgValue>
</operation>

<operation id="423" st_id="37" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="6">
<![CDATA[
:3  %configRegAddr_load = load i8* %configRegAddr, align 1

]]></Node>
<StgValue><ssdm name="configRegAddr_load"/></StgValue>
</operation>

<operation id="424" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv128:0  %p_Val2_load = load i32* %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_load"/></StgValue>
</operation>

<operation id="425" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv128:3  %p_Result_31 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_load, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_31"/></StgValue>
</operation>

<operation id="426" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:4  %tmp_V = sub nsw i32 0, %p_Val2_load

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="427" st_id="38" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="6">
<![CDATA[
:3  %configRegAddr_load = load i8* %configRegAddr, align 1

]]></Node>
<StgValue><ssdm name="configRegAddr_load"/></StgValue>
</operation>

<operation id="428" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="4" op_0_bw="8">
<![CDATA[
:4  %trunc_ln132 = trunc i8 %configRegAddr_load to i4

]]></Node>
<StgValue><ssdm name="trunc_ln132"/></StgValue>
</operation>

<operation id="429" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0">
<![CDATA[
:5  switch i4 %trunc_ln132, label %ap_fixed_base.exit574.backedge [
    i4 0, label %2
    i4 1, label %3
    i4 2, label %._crit_edge513
    i4 3, label %._crit_edge513
    i4 4, label %._crit_edge513
    i4 5, label %._crit_edge513
    i4 6, label %._crit_edge513
    i4 7, label %._crit_edge513
    i4 -8, label %._crit_edge513
    i4 -7, label %._crit_edge513
  ]

]]></Node>
<StgValue><ssdm name="switch_ln132"/></StgValue>
</operation>

<operation id="430" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %ap_fixed_base.exit574.backedge

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="431" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:0  store i32 %currentData_rch_V, i32* %p_Val2_1

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="432" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1  store i32 %currentData_lch_V, i32* %p_Val2_s

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="433" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %ap_fixed_base.exit574.backedge

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="434" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln132" val="-7"/>
</and_exp><and_exp><literal name="trunc_ln132" val="-8"/>
</and_exp><and_exp><literal name="trunc_ln132" val="7"/>
</and_exp><and_exp><literal name="trunc_ln132" val="6"/>
</and_exp><and_exp><literal name="trunc_ln132" val="5"/>
</and_exp><and_exp><literal name="trunc_ln132" val="4"/>
</and_exp><and_exp><literal name="trunc_ln132" val="3"/>
</and_exp><and_exp><literal name="trunc_ln132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge513:0  store i32 %currentData_rch_V, i32* %p_Val2_1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="435" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln132" val="-7"/>
</and_exp><and_exp><literal name="trunc_ln132" val="-8"/>
</and_exp><and_exp><literal name="trunc_ln132" val="7"/>
</and_exp><and_exp><literal name="trunc_ln132" val="6"/>
</and_exp><and_exp><literal name="trunc_ln132" val="5"/>
</and_exp><and_exp><literal name="trunc_ln132" val="4"/>
</and_exp><and_exp><literal name="trunc_ln132" val="3"/>
</and_exp><and_exp><literal name="trunc_ln132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge513:1  store i32 %currentData_lch_V, i32* %p_Val2_s

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="436" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln132" val="-7"/>
</and_exp><and_exp><literal name="trunc_ln132" val="-8"/>
</and_exp><and_exp><literal name="trunc_ln132" val="7"/>
</and_exp><and_exp><literal name="trunc_ln132" val="6"/>
</and_exp><and_exp><literal name="trunc_ln132" val="5"/>
</and_exp><and_exp><literal name="trunc_ln132" val="4"/>
</and_exp><and_exp><literal name="trunc_ln132" val="3"/>
</and_exp><and_exp><literal name="trunc_ln132" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge513:2  br label %ap_fixed_base.exit574.backedge

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="437" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.exit574.backedge:0  br label %ap_fixed_base.exit574

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="438" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv128:1  %p_Val2_1_load = load i32* %p_Val2_1

]]></Node>
<StgValue><ssdm name="p_Val2_1_load"/></StgValue>
</operation>

<operation id="439" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:2  %icmp_ln935 = icmp eq i32 %p_Val2_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln935"/></StgValue>
</operation>

<operation id="440" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv128:5  %tmp_V_4 = select i1 %p_Result_31, i32 %tmp_V, i32 %p_Val2_load

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="441" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv128:6  %p_Result_32 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %tmp_V_4, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="p_Result_32"/></StgValue>
</operation>

<operation id="442" st_id="40" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv128:7  %l = call i32 @llvm.cttz.i32(i32 %p_Result_32, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="443" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:8  %sub_ln944 = sub nsw i32 32, %l

]]></Node>
<StgValue><ssdm name="sub_ln944"/></StgValue>
</operation>

<operation id="444" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="6" op_0_bw="32">
<![CDATA[
_ifconv128:12  %trunc_ln947 = trunc i32 %sub_ln944 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln947"/></StgValue>
</operation>

<operation id="445" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="32">
<![CDATA[
_ifconv128:36  %trunc_ln943 = trunc i32 %l to i8

]]></Node>
<StgValue><ssdm name="trunc_ln943"/></StgValue>
</operation>

<operation id="446" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv128:44  %p_Result_34 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_1_load, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_34"/></StgValue>
</operation>

<operation id="447" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:45  %tmp_V_2 = sub nsw i32 0, %p_Val2_1_load

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="448" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:9  %lsb_index = add nsw i32 -24, %sub_ln944

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="449" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv128:10  %tmp_30 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="450" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv128:11  %icmp_ln947 = icmp sgt i31 %tmp_30, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947"/></StgValue>
</operation>

<operation id="451" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv128:13  %sub_ln947 = sub i6 -7, %trunc_ln947

]]></Node>
<StgValue><ssdm name="sub_ln947"/></StgValue>
</operation>

<operation id="452" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="6">
<![CDATA[
_ifconv128:14  %zext_ln947 = zext i6 %sub_ln947 to i32

]]></Node>
<StgValue><ssdm name="zext_ln947"/></StgValue>
</operation>

<operation id="453" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:15  %lshr_ln947 = lshr i32 -1, %zext_ln947

]]></Node>
<StgValue><ssdm name="lshr_ln947"/></StgValue>
</operation>

<operation id="454" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:16  %p_Result_12 = and i32 %tmp_V_4, %lshr_ln947

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="455" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:17  %icmp_ln947_1 = icmp ne i32 %p_Result_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947_1"/></StgValue>
</operation>

<operation id="456" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv128:18  %a = and i1 %icmp_ln947, %icmp_ln947_1

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="457" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv128:19  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="458" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv128:20  %xor_ln949 = xor i1 %tmp_31, true

]]></Node>
<StgValue><ssdm name="xor_ln949"/></StgValue>
</operation>

<operation id="459" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv128:21  %p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_4, i32 %lsb_index)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="460" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv128:22  %and_ln949 = and i1 %p_Result_6, %xor_ln949

]]></Node>
<StgValue><ssdm name="and_ln949"/></StgValue>
</operation>

<operation id="461" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv128:23  %or_ln949_2 = or i1 %and_ln949, %a

]]></Node>
<StgValue><ssdm name="or_ln949_2"/></StgValue>
</operation>

<operation id="462" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
_ifconv128:24  %or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_2)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="463" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:25  %icmp_ln958 = icmp sgt i32 %lsb_index, 0

]]></Node>
<StgValue><ssdm name="icmp_ln958"/></StgValue>
</operation>

<operation id="464" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:43  %icmp_ln935_1 = icmp eq i32 %p_Val2_1_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln935_1"/></StgValue>
</operation>

<operation id="465" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv128:46  %tmp_V_5 = select i1 %p_Result_34, i32 %tmp_V_2, i32 %p_Val2_1_load

]]></Node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="466" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv128:47  %p_Result_35 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %tmp_V_5, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="p_Result_35"/></StgValue>
</operation>

<operation id="467" st_id="41" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv128:48  %l_1 = call i32 @llvm.cttz.i32(i32 %p_Result_35, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="l_1"/></StgValue>
</operation>

<operation id="468" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:49  %sub_ln944_1 = sub nsw i32 32, %l_1

]]></Node>
<StgValue><ssdm name="sub_ln944_1"/></StgValue>
</operation>

<operation id="469" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="6" op_0_bw="32">
<![CDATA[
_ifconv128:53  %trunc_ln947_1 = trunc i32 %sub_ln944_1 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln947_1"/></StgValue>
</operation>

<operation id="470" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="32">
<![CDATA[
_ifconv128:77  %trunc_ln943_1 = trunc i32 %l_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln943_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="471" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:26  %add_ln958 = add nsw i32 -25, %sub_ln944

]]></Node>
<StgValue><ssdm name="add_ln958"/></StgValue>
</operation>

<operation id="472" st_id="42" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:27  %lshr_ln958 = lshr i32 %tmp_V_4, %add_ln958

]]></Node>
<StgValue><ssdm name="lshr_ln958"/></StgValue>
</operation>

<operation id="473" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:28  %sub_ln958 = sub i32 25, %sub_ln944

]]></Node>
<StgValue><ssdm name="sub_ln958"/></StgValue>
</operation>

<operation id="474" st_id="42" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:29  %shl_ln958 = shl i32 %tmp_V_4, %sub_ln958

]]></Node>
<StgValue><ssdm name="shl_ln958"/></StgValue>
</operation>

<operation id="475" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv128:30  %m_2 = select i1 %icmp_ln958, i32 %lshr_ln958, i32 %shl_ln958

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="476" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:31  %m_3 = add i32 %or_ln, %m_2

]]></Node>
<StgValue><ssdm name="m_3"/></StgValue>
</operation>

<operation id="477" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv128:32  %m = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_3, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="478" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv128:34  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_3, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="479" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:50  %lsb_index_1 = add nsw i32 -24, %sub_ln944_1

]]></Node>
<StgValue><ssdm name="lsb_index_1"/></StgValue>
</operation>

<operation id="480" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv128:51  %tmp_34 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index_1, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="481" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv128:52  %icmp_ln947_2 = icmp sgt i31 %tmp_34, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947_2"/></StgValue>
</operation>

<operation id="482" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv128:54  %sub_ln947_1 = sub i6 -7, %trunc_ln947_1

]]></Node>
<StgValue><ssdm name="sub_ln947_1"/></StgValue>
</operation>

<operation id="483" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="6">
<![CDATA[
_ifconv128:55  %zext_ln947_1 = zext i6 %sub_ln947_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln947_1"/></StgValue>
</operation>

<operation id="484" st_id="42" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:56  %lshr_ln947_1 = lshr i32 -1, %zext_ln947_1

]]></Node>
<StgValue><ssdm name="lshr_ln947_1"/></StgValue>
</operation>

<operation id="485" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:57  %p_Result_18 = and i32 %tmp_V_5, %lshr_ln947_1

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="486" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:58  %icmp_ln947_3 = icmp ne i32 %p_Result_18, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947_3"/></StgValue>
</operation>

<operation id="487" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv128:59  %a_1 = and i1 %icmp_ln947_2, %icmp_ln947_3

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="488" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv128:60  %tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="489" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv128:61  %xor_ln949_1 = xor i1 %tmp_35, true

]]></Node>
<StgValue><ssdm name="xor_ln949_1"/></StgValue>
</operation>

<operation id="490" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv128:62  %p_Result_19 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_5, i32 %lsb_index_1)

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="491" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv128:63  %and_ln949_1 = and i1 %p_Result_19, %xor_ln949_1

]]></Node>
<StgValue><ssdm name="and_ln949_1"/></StgValue>
</operation>

<operation id="492" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv128:64  %or_ln949 = or i1 %and_ln949_1, %a_1

]]></Node>
<StgValue><ssdm name="or_ln949"/></StgValue>
</operation>

<operation id="493" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
_ifconv128:65  %or_ln949_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)

]]></Node>
<StgValue><ssdm name="or_ln949_1"/></StgValue>
</operation>

<operation id="494" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:66  %icmp_ln958_1 = icmp sgt i32 %lsb_index_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln958_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="495" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="31">
<![CDATA[
_ifconv128:33  %m_11 = zext i31 %m to i32

]]></Node>
<StgValue><ssdm name="m_11"/></StgValue>
</operation>

<operation id="496" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv128:35  %select_ln964 = select i1 %tmp_32, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln964"/></StgValue>
</operation>

<operation id="497" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv128:37  %sub_ln964 = sub i8 9, %trunc_ln943

]]></Node>
<StgValue><ssdm name="sub_ln964"/></StgValue>
</operation>

<operation id="498" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv128:38  %add_ln964 = add i8 %sub_ln964, %select_ln964

]]></Node>
<StgValue><ssdm name="add_ln964"/></StgValue>
</operation>

<operation id="499" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv128:39  %tmp_5 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_31, i8 %add_ln964)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="500" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv128:40  %p_Result_33 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_11, i9 %tmp_5, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_33"/></StgValue>
</operation>

<operation id="501" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958_1" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:67  %add_ln958_1 = add nsw i32 -25, %sub_ln944_1

]]></Node>
<StgValue><ssdm name="add_ln958_1"/></StgValue>
</operation>

<operation id="502" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958_1" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:68  %lshr_ln958_1 = lshr i32 %tmp_V_5, %add_ln958_1

]]></Node>
<StgValue><ssdm name="lshr_ln958_1"/></StgValue>
</operation>

<operation id="503" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958_1" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:69  %sub_ln958_1 = sub i32 25, %sub_ln944_1

]]></Node>
<StgValue><ssdm name="sub_ln958_1"/></StgValue>
</operation>

<operation id="504" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958_1" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:70  %shl_ln958_1 = shl i32 %tmp_V_5, %sub_ln958_1

]]></Node>
<StgValue><ssdm name="shl_ln958_1"/></StgValue>
</operation>

<operation id="505" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv128:71  %m_7 = select i1 %icmp_ln958_1, i32 %lshr_ln958_1, i32 %shl_ln958_1

]]></Node>
<StgValue><ssdm name="m_7"/></StgValue>
</operation>

<operation id="506" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:72  %m_8 = add i32 %or_ln949_1, %m_7

]]></Node>
<StgValue><ssdm name="m_8"/></StgValue>
</operation>

<operation id="507" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv128:73  %m_s = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_8, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="m_s"/></StgValue>
</operation>

<operation id="508" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv128:75  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_8, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="509" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32">
<![CDATA[
_ifconv128:41  %bitcast_ln739 = bitcast i32 %p_Result_33 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln739"/></StgValue>
</operation>

<operation id="510" st_id="44" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:42  %phitmp = fmul float %bitcast_ln739, 8.388608e+06

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="511" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="31">
<![CDATA[
_ifconv128:74  %m_12 = zext i31 %m_s to i32

]]></Node>
<StgValue><ssdm name="m_12"/></StgValue>
</operation>

<operation id="512" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv128:76  %select_ln964_1 = select i1 %tmp_36, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln964_1"/></StgValue>
</operation>

<operation id="513" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv128:78  %sub_ln964_1 = sub i8 9, %trunc_ln943_1

]]></Node>
<StgValue><ssdm name="sub_ln964_1"/></StgValue>
</operation>

<operation id="514" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv128:79  %add_ln964_1 = add i8 %sub_ln964_1, %select_ln964_1

]]></Node>
<StgValue><ssdm name="add_ln964_1"/></StgValue>
</operation>

<operation id="515" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv128:80  %tmp_7 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_34, i8 %add_ln964_1)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="516" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv128:81  %p_Result_36 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_12, i9 %tmp_7, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_36"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="517" st_id="45" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:42  %phitmp = fmul float %bitcast_ln739, 8.388608e+06

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="518" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32">
<![CDATA[
_ifconv128:82  %bitcast_ln739_1 = bitcast i32 %p_Result_36 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln739_1"/></StgValue>
</operation>

<operation id="519" st_id="45" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:83  %phitmp1 = fmul float %bitcast_ln739_1, 8.388608e+06

]]></Node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="520" st_id="46" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:42  %phitmp = fmul float %bitcast_ln739, 8.388608e+06

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="521" st_id="46" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:83  %phitmp1 = fmul float %bitcast_ln739_1, 8.388608e+06

]]></Node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="522" st_id="47" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:42  %phitmp = fmul float %bitcast_ln739, 8.388608e+06

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="523" st_id="47" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:83  %phitmp1 = fmul float %bitcast_ln739_1, 8.388608e+06

]]></Node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="524" st_id="48" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:83  %phitmp1 = fmul float %bitcast_ln739_1, 8.388608e+06

]]></Node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>

<operation id="525" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32">
<![CDATA[
_ifconv128:84  %bitcast_ln705 = bitcast float %phitmp to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln705"/></StgValue>
</operation>

<operation id="526" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv128:85  %reg_V = select i1 %icmp_ln935, i32 0, i32 %bitcast_ln705

]]></Node>
<StgValue><ssdm name="reg_V"/></StgValue>
</operation>

<operation id="527" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="31" op_0_bw="32">
<![CDATA[
_ifconv128:86  %trunc_ln262 = trunc i32 %reg_V to i31

]]></Node>
<StgValue><ssdm name="trunc_ln262"/></StgValue>
</operation>

<operation id="528" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv128:87  %p_Result_37 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_37"/></StgValue>
</operation>

<operation id="529" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv128:88  %p_Result_s_22 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_s_22"/></StgValue>
</operation>

<operation id="530" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="9" op_0_bw="8">
<![CDATA[
_ifconv128:89  %exp_V_2 = zext i8 %p_Result_s_22 to i9

]]></Node>
<StgValue><ssdm name="exp_V_2"/></StgValue>
</operation>

<operation id="531" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="23" op_0_bw="32">
<![CDATA[
_ifconv128:90  %trunc_ln270 = trunc i32 %reg_V to i23

]]></Node>
<StgValue><ssdm name="trunc_ln270"/></StgValue>
</operation>

<operation id="532" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv128:92  %icmp_ln278 = icmp eq i31 %trunc_ln262, 0

]]></Node>
<StgValue><ssdm name="icmp_ln278"/></StgValue>
</operation>

<operation id="533" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv128:93  %sh_amt_2 = sub i9 150, %exp_V_2

]]></Node>
<StgValue><ssdm name="sh_amt_2"/></StgValue>
</operation>

<operation id="534" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv128:95  %icmp_ln282 = icmp eq i8 %p_Result_s_22, -106

]]></Node>
<StgValue><ssdm name="icmp_ln282"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="535" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
_ifconv128:91  %tmp_8 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="536" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="24" op_0_bw="9">
<![CDATA[
_ifconv128:94  %sext_ln281 = sext i9 %sh_amt_2 to i24

]]></Node>
<StgValue><ssdm name="sext_ln281"/></StgValue>
</operation>

<operation id="537" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv128:97  %icmp_ln284 = icmp sgt i9 %sh_amt_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln284"/></StgValue>
</operation>

<operation id="538" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv128:98  %icmp_ln285 = icmp slt i9 %sh_amt_2, 25

]]></Node>
<StgValue><ssdm name="icmp_ln285"/></StgValue>
</operation>

<operation id="539" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv128:99  %sh_amt_3 = sub i9 0, %sh_amt_2

]]></Node>
<StgValue><ssdm name="sh_amt_3"/></StgValue>
</operation>

<operation id="540" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="4" op_0_bw="4" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv128:101  %tmp_38 = call i4 @_ssdm_op_PartSelect.i4.i9.i32.i32(i9 %sh_amt_3, i32 5, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="541" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv128:102  %icmp_ln295 = icmp slt i4 %tmp_38, 1

]]></Node>
<StgValue><ssdm name="icmp_ln295"/></StgValue>
</operation>

<operation id="542" st_id="49" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv128:103  %lshr_ln286 = lshr i24 %tmp_8, %sext_ln281

]]></Node>
<StgValue><ssdm name="lshr_ln286"/></StgValue>
</operation>

<operation id="543" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv128:107  %xor_ln278 = xor i1 %icmp_ln278, true

]]></Node>
<StgValue><ssdm name="xor_ln278"/></StgValue>
</operation>

<operation id="544" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv128:108  %and_ln282 = and i1 %icmp_ln282, %xor_ln278

]]></Node>
<StgValue><ssdm name="and_ln282"/></StgValue>
</operation>

<operation id="545" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv128:109  %select_ln282 = select i1 %and_ln282, i24 %tmp_8, i24 0

]]></Node>
<StgValue><ssdm name="select_ln282"/></StgValue>
</operation>

<operation id="546" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv128:110  %or_ln282 = or i1 %icmp_ln278, %icmp_ln282

]]></Node>
<StgValue><ssdm name="or_ln282"/></StgValue>
</operation>

<operation id="547" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv128:111  %xor_ln282 = xor i1 %or_ln282, true

]]></Node>
<StgValue><ssdm name="xor_ln282"/></StgValue>
</operation>

<operation id="548" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv128:112  %and_ln284 = and i1 %icmp_ln284, %xor_ln282

]]></Node>
<StgValue><ssdm name="and_ln284"/></StgValue>
</operation>

<operation id="549" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv128:113  %and_ln285 = and i1 %and_ln284, %icmp_ln285

]]></Node>
<StgValue><ssdm name="and_ln285"/></StgValue>
</operation>

<operation id="550" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv128:114  %select_ln285 = select i1 %and_ln285, i24 %lshr_ln286, i24 %select_ln282

]]></Node>
<StgValue><ssdm name="select_ln285"/></StgValue>
</operation>

<operation id="551" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv128:116  %or_ln284 = or i1 %or_ln282, %icmp_ln284

]]></Node>
<StgValue><ssdm name="or_ln284"/></StgValue>
</operation>

<operation id="552" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv128:117  %xor_ln284 = xor i1 %or_ln284, true

]]></Node>
<StgValue><ssdm name="xor_ln284"/></StgValue>
</operation>

<operation id="553" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv128:118  %and_ln295 = and i1 %icmp_ln295, %xor_ln284

]]></Node>
<StgValue><ssdm name="and_ln295"/></StgValue>
</operation>

<operation id="554" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32">
<![CDATA[
_ifconv128:126  %bitcast_ln705_1 = bitcast float %phitmp1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln705_1"/></StgValue>
</operation>

<operation id="555" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv128:127  %reg_V_1 = select i1 %icmp_ln935_1, i32 0, i32 %bitcast_ln705_1

]]></Node>
<StgValue><ssdm name="reg_V_1"/></StgValue>
</operation>

<operation id="556" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="31" op_0_bw="32">
<![CDATA[
_ifconv128:128  %trunc_ln262_1 = trunc i32 %reg_V_1 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln262_1"/></StgValue>
</operation>

<operation id="557" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv128:129  %p_Result_38 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_1, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_38"/></StgValue>
</operation>

<operation id="558" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv128:130  %p_Result_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="559" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="9" op_0_bw="8">
<![CDATA[
_ifconv128:131  %exp_V_3 = zext i8 %p_Result_1 to i9

]]></Node>
<StgValue><ssdm name="exp_V_3"/></StgValue>
</operation>

<operation id="560" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="23" op_0_bw="32">
<![CDATA[
_ifconv128:132  %trunc_ln270_1 = trunc i32 %reg_V_1 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln270_1"/></StgValue>
</operation>

<operation id="561" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv128:134  %icmp_ln278_1 = icmp eq i31 %trunc_ln262_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln278_1"/></StgValue>
</operation>

<operation id="562" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv128:135  %sh_amt_4 = sub i9 150, %exp_V_3

]]></Node>
<StgValue><ssdm name="sh_amt_4"/></StgValue>
</operation>

<operation id="563" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv128:137  %icmp_ln282_1 = icmp eq i8 %p_Result_1, -106

]]></Node>
<StgValue><ssdm name="icmp_ln282_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="564" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295" val="1"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="24">
<![CDATA[
_ifconv128:96  %zext_ln283 = zext i24 %tmp_8 to i32

]]></Node>
<StgValue><ssdm name="zext_ln283"/></StgValue>
</operation>

<operation id="565" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295" val="1"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="9">
<![CDATA[
_ifconv128:100  %sext_ln294 = sext i9 %sh_amt_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln294"/></StgValue>
</operation>

<operation id="566" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv128:104  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="567" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv128:105  %select_ln288 = select i1 %tmp_39, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln288"/></StgValue>
</operation>

<operation id="568" st_id="50" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295" val="1"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:106  %shl_ln297 = shl i32 %zext_ln283, %sext_ln294

]]></Node>
<StgValue><ssdm name="shl_ln297"/></StgValue>
</operation>

<operation id="569" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295" val="0"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="24">
<![CDATA[
_ifconv128:115  %zext_ln285 = zext i24 %select_ln285 to i32

]]></Node>
<StgValue><ssdm name="zext_ln285"/></StgValue>
</operation>

<operation id="570" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv128:119  %select_ln295 = select i1 %and_ln295, i32 %shl_ln297, i32 %zext_ln285

]]></Node>
<StgValue><ssdm name="select_ln295"/></StgValue>
</operation>

<operation id="571" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv128:120  %select_ln278 = select i1 %icmp_ln278, i32 0, i32 %select_ln295

]]></Node>
<StgValue><ssdm name="select_ln278"/></StgValue>
</operation>

<operation id="572" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv128:121  %xor_ln285 = xor i1 %icmp_ln285, true

]]></Node>
<StgValue><ssdm name="xor_ln285"/></StgValue>
</operation>

<operation id="573" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv128:122  %and_ln285_1 = and i1 %and_ln284, %xor_ln285

]]></Node>
<StgValue><ssdm name="and_ln285_1"/></StgValue>
</operation>

<operation id="574" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv128:123  %select_ln285_1 = select i1 %and_ln285_1, i32 %select_ln288, i32 %select_ln278

]]></Node>
<StgValue><ssdm name="select_ln285_1"/></StgValue>
</operation>

<operation id="575" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
_ifconv128:133  %tmp_9 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270_1)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="576" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="24" op_0_bw="9">
<![CDATA[
_ifconv128:136  %sext_ln281_1 = sext i9 %sh_amt_4 to i24

]]></Node>
<StgValue><ssdm name="sext_ln281_1"/></StgValue>
</operation>

<operation id="577" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv128:139  %icmp_ln284_1 = icmp sgt i9 %sh_amt_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln284_1"/></StgValue>
</operation>

<operation id="578" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv128:140  %icmp_ln285_1 = icmp slt i9 %sh_amt_4, 25

]]></Node>
<StgValue><ssdm name="icmp_ln285_1"/></StgValue>
</operation>

<operation id="579" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv128:141  %sh_amt_5 = sub i9 0, %sh_amt_4

]]></Node>
<StgValue><ssdm name="sh_amt_5"/></StgValue>
</operation>

<operation id="580" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="4" op_0_bw="4" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv128:143  %tmp_41 = call i4 @_ssdm_op_PartSelect.i4.i9.i32.i32(i9 %sh_amt_5, i32 5, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="581" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv128:144  %icmp_ln295_1 = icmp slt i4 %tmp_41, 1

]]></Node>
<StgValue><ssdm name="icmp_ln295_1"/></StgValue>
</operation>

<operation id="582" st_id="50" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv128:145  %lshr_ln286_1 = lshr i24 %tmp_9, %sext_ln281_1

]]></Node>
<StgValue><ssdm name="lshr_ln286_1"/></StgValue>
</operation>

<operation id="583" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv128:149  %xor_ln278_1 = xor i1 %icmp_ln278_1, true

]]></Node>
<StgValue><ssdm name="xor_ln278_1"/></StgValue>
</operation>

<operation id="584" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv128:150  %and_ln282_1 = and i1 %icmp_ln282_1, %xor_ln278_1

]]></Node>
<StgValue><ssdm name="and_ln282_1"/></StgValue>
</operation>

<operation id="585" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv128:151  %select_ln282_1 = select i1 %and_ln282_1, i24 %tmp_9, i24 0

]]></Node>
<StgValue><ssdm name="select_ln282_1"/></StgValue>
</operation>

<operation id="586" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv128:152  %or_ln282_1 = or i1 %icmp_ln278_1, %icmp_ln282_1

]]></Node>
<StgValue><ssdm name="or_ln282_1"/></StgValue>
</operation>

<operation id="587" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv128:153  %xor_ln282_1 = xor i1 %or_ln282_1, true

]]></Node>
<StgValue><ssdm name="xor_ln282_1"/></StgValue>
</operation>

<operation id="588" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv128:154  %and_ln284_1 = and i1 %icmp_ln284_1, %xor_ln282_1

]]></Node>
<StgValue><ssdm name="and_ln284_1"/></StgValue>
</operation>

<operation id="589" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv128:155  %and_ln285_2 = and i1 %and_ln284_1, %icmp_ln285_1

]]></Node>
<StgValue><ssdm name="and_ln285_2"/></StgValue>
</operation>

<operation id="590" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv128:156  %select_ln285_2 = select i1 %and_ln285_2, i24 %lshr_ln286_1, i24 %select_ln282_1

]]></Node>
<StgValue><ssdm name="select_ln285_2"/></StgValue>
</operation>

<operation id="591" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv128:158  %or_ln284_1 = or i1 %or_ln282_1, %icmp_ln284_1

]]></Node>
<StgValue><ssdm name="or_ln284_1"/></StgValue>
</operation>

<operation id="592" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv128:159  %xor_ln284_1 = xor i1 %or_ln284_1, true

]]></Node>
<StgValue><ssdm name="xor_ln284_1"/></StgValue>
</operation>

<operation id="593" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv128:160  %and_ln295_1 = and i1 %icmp_ln295_1, %xor_ln284_1

]]></Node>
<StgValue><ssdm name="and_ln295_1"/></StgValue>
</operation>

<operation id="594" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv128:168  %ret_V_3 = add i31 2, %zext_ln215

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="595" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:124  %sub_ln461 = sub i32 0, %select_ln285_1

]]></Node>
<StgValue><ssdm name="sub_ln461"/></StgValue>
</operation>

<operation id="596" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv128:125  %select_ln303 = select i1 %p_Result_37, i32 %sub_ln461, i32 %select_ln285_1

]]></Node>
<StgValue><ssdm name="select_ln303"/></StgValue>
</operation>

<operation id="597" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295_1" val="1"/>
<literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="24">
<![CDATA[
_ifconv128:138  %zext_ln283_1 = zext i24 %tmp_9 to i32

]]></Node>
<StgValue><ssdm name="zext_ln283_1"/></StgValue>
</operation>

<operation id="598" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295_1" val="1"/>
<literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="9">
<![CDATA[
_ifconv128:142  %sext_ln294_1 = sext i9 %sh_amt_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln294_1"/></StgValue>
</operation>

<operation id="599" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv128:146  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="600" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv128:147  %select_ln288_1 = select i1 %tmp_42, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln288_1"/></StgValue>
</operation>

<operation id="601" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295_1" val="1"/>
<literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:148  %shl_ln297_1 = shl i32 %zext_ln283_1, %sext_ln294_1

]]></Node>
<StgValue><ssdm name="shl_ln297_1"/></StgValue>
</operation>

<operation id="602" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295_1" val="0"/>
<literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="24">
<![CDATA[
_ifconv128:157  %zext_ln285_1 = zext i24 %select_ln285_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln285_1"/></StgValue>
</operation>

<operation id="603" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv128:161  %select_ln295_1 = select i1 %and_ln295_1, i32 %shl_ln297_1, i32 %zext_ln285_1

]]></Node>
<StgValue><ssdm name="select_ln295_1"/></StgValue>
</operation>

<operation id="604" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv128:162  %select_ln278_1 = select i1 %icmp_ln278_1, i32 0, i32 %select_ln295_1

]]></Node>
<StgValue><ssdm name="select_ln278_1"/></StgValue>
</operation>

<operation id="605" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv128:163  %xor_ln285_1 = xor i1 %icmp_ln285_1, true

]]></Node>
<StgValue><ssdm name="xor_ln285_1"/></StgValue>
</operation>

<operation id="606" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv128:164  %and_ln285_3 = and i1 %and_ln284_1, %xor_ln285_1

]]></Node>
<StgValue><ssdm name="and_ln285_3"/></StgValue>
</operation>

<operation id="607" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv128:165  %select_ln285_3 = select i1 %and_ln285_3, i32 %select_ln288_1, i32 %select_ln278_1

]]></Node>
<StgValue><ssdm name="select_ln285_3"/></StgValue>
</operation>

<operation id="608" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="31">
<![CDATA[
_ifconv128:169  %zext_ln544_2 = zext i31 %ret_V_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_2"/></StgValue>
</operation>

<operation id="609" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
_ifconv128:170  %physMemPtr_V_addr_2 = getelementptr i32* %physMemPtr_V, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_2"/></StgValue>
</operation>

<operation id="610" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv128:171  %physMemPtr_V_addr_3_s = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %physMemPtr_V_addr_2, i32 2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_3_s"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="611" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv128:166  %sub_ln461_1 = sub i32 0, %select_ln285_3

]]></Node>
<StgValue><ssdm name="sub_ln461_1"/></StgValue>
</operation>

<operation id="612" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv128:167  %select_ln303_1 = select i1 %p_Result_38, i32 %sub_ln461_1, i32 %select_ln285_3

]]></Node>
<StgValue><ssdm name="select_ln303_1"/></StgValue>
</operation>

<operation id="613" st_id="52" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="32" op_7_bw="1" op_8_bw="32" op_9_bw="32">
<![CDATA[
_ifconv128:172  call void @_ssdm_op_Write.m_axi.i32P(i32* %physMemPtr_V_addr_2, i32 %select_ln303, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="614" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="1" op_6_bw="32" op_7_bw="1" op_8_bw="32" op_9_bw="32">
<![CDATA[
_ifconv128:173  call void @_ssdm_op_Write.m_axi.i32P(i32* %physMemPtr_V_addr_2, i32 %select_ln303_1, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln161"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="615" st_id="54" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ifconv128:174  %physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_3_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="616" st_id="55" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ifconv128:174  %physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_3_1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="617" st_id="56" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ifconv128:174  %physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_3_1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="618" st_id="57" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ifconv128:174  %physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_3_1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="619" st_id="58" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
<literal name="or_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ifconv128:174  %physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_3_1"/></StgValue>
</operation>

<operation id="620" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
<literal name="or_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0">
<![CDATA[
_ifconv128:175  br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="621" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge:0  %readyRch_flag_1 = phi i1 [ false, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ true, %_ifconv128 ], [ %lrclk_V_read, %0 ]

]]></Node>
<StgValue><ssdm name="readyRch_flag_1"/></StgValue>
</operation>

<operation id="622" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge:1  %readyRch_new_1 = phi i1 [ undef, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ false, %_ifconv128 ], [ true, %0 ]

]]></Node>
<StgValue><ssdm name="readyRch_new_1"/></StgValue>
</operation>

<operation id="623" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge:2  %readyLch_flag_1 = phi i1 [ false, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ true, %_ifconv128 ], [ %xor_ln102, %0 ]

]]></Node>
<StgValue><ssdm name="readyLch_flag_1"/></StgValue>
</operation>

<operation id="624" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge:3  br i1 %readyLch_flag_1, label %mergeST13, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new14

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="625" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readyLch_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
mergeST13:0  store i1 %readyRch_new_1, i1* @readyLch, align 1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="626" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readyLch_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
mergeST13:1  br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="627" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new14:0  br i1 %readyRch_flag_1, label %mergeST, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="628" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readyRch_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
mergeST:0  store i1 %readyRch_new_1, i1* @readyRch, align 1

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="629" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readyRch_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0">
<![CDATA[
mergeST:1  br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="630" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln162"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
