
Protocols.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002638  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000021c  080027c8  080027c8  000037c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080029e4  080029e4  0000405c  2**0
                  CONTENTS
  4 .ARM          00000008  080029e4  080029e4  000039e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080029ec  080029ec  0000405c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080029ec  080029ec  000039ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080029f0  080029f0  000039f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  080029f4  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000405c  2**0
                  CONTENTS
 10 .bss          000001ac  2000005c  2000005c  0000405c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000208  20000208  0000405c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000405c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000028cc  00000000  00000000  0000408c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000907  00000000  00000000  00006958  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000250  00000000  00000000  00007260  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000001bf  00000000  00000000  000074b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00003d2f  00000000  00000000  0000766f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00003879  00000000  00000000  0000b39e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000ca2b  00000000  00000000  0000ec17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0001b642  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000ff4  00000000  00000000  0001b688  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000054  00000000  00000000  0001c67c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080027b0 	.word	0x080027b0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	080027b0 	.word	0x080027b0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <Get_APB1_Clock_Speed>:
#include "stm32f4xx_cus.h"

uint32_t SystemClockSrc;
uint32_t APB1_Clock_Speed;

void Get_APB1_Clock_Speed() {
 8000270:	b4b0      	push	{r4, r5, r7}
 8000272:	b08f      	sub	sp, #60	@ 0x3c
 8000274:	af00      	add	r7, sp, #0
	uint32_t ahb_prescaler_table[] = { 2, 4, 8, 16, 64, 128, 256, 512 };
 8000276:	4b2c      	ldr	r3, [pc, #176]	@ (8000328 <Get_APB1_Clock_Speed+0xb8>)
 8000278:	f107 0410 	add.w	r4, r7, #16
 800027c:	461d      	mov	r5, r3
 800027e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000280:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000282:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000286:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint32_t apb1_prescaler_table[] = { 2, 4, 8, 16 };
 800028a:	4b28      	ldr	r3, [pc, #160]	@ (800032c <Get_APB1_Clock_Speed+0xbc>)
 800028c:	463c      	mov	r4, r7
 800028e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000290:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint8_t get_system_clock = (RCC->CFGR >> 2) & 0x3;
 8000294:	4b26      	ldr	r3, [pc, #152]	@ (8000330 <Get_APB1_Clock_Speed+0xc0>)
 8000296:	689b      	ldr	r3, [r3, #8]
 8000298:	089b      	lsrs	r3, r3, #2
 800029a:	b2db      	uxtb	r3, r3
 800029c:	f003 0303 	and.w	r3, r3, #3
 80002a0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	uint8_t get_ahb_pres = (RCC->CFGR >> 4) & 0xF;
 80002a4:	4b22      	ldr	r3, [pc, #136]	@ (8000330 <Get_APB1_Clock_Speed+0xc0>)
 80002a6:	689b      	ldr	r3, [r3, #8]
 80002a8:	091b      	lsrs	r3, r3, #4
 80002aa:	b2db      	uxtb	r3, r3
 80002ac:	f003 030f 	and.w	r3, r3, #15
 80002b0:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	uint8_t get_apb1_pres = (RCC->CFGR >> 10) & 0x7;
 80002b4:	4b1e      	ldr	r3, [pc, #120]	@ (8000330 <Get_APB1_Clock_Speed+0xc0>)
 80002b6:	689b      	ldr	r3, [r3, #8]
 80002b8:	0a9b      	lsrs	r3, r3, #10
 80002ba:	b2db      	uxtb	r3, r3
 80002bc:	f003 0307 	and.w	r3, r3, #7
 80002c0:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
	uint16_t ahb_pres = 1;
 80002c4:	2301      	movs	r3, #1
 80002c6:	86fb      	strh	r3, [r7, #54]	@ 0x36
	if (get_ahb_pres >= 8) {
 80002c8:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80002cc:	2b07      	cmp	r3, #7
 80002ce:	d908      	bls.n	80002e2 <Get_APB1_Clock_Speed+0x72>
		ahb_pres = ahb_prescaler_table[get_ahb_pres - 8];
 80002d0:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80002d4:	3b08      	subs	r3, #8
 80002d6:	009b      	lsls	r3, r3, #2
 80002d8:	3338      	adds	r3, #56	@ 0x38
 80002da:	443b      	add	r3, r7
 80002dc:	f853 3c28 	ldr.w	r3, [r3, #-40]
 80002e0:	86fb      	strh	r3, [r7, #54]	@ 0x36
	}
	uint16_t apb1_pres = 1;
 80002e2:	2301      	movs	r3, #1
 80002e4:	86bb      	strh	r3, [r7, #52]	@ 0x34
	if (get_apb1_pres >= 4) {
 80002e6:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80002ea:	2b03      	cmp	r3, #3
 80002ec:	d908      	bls.n	8000300 <Get_APB1_Clock_Speed+0x90>
		apb1_pres = apb1_prescaler_table[get_apb1_pres - 4];
 80002ee:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80002f2:	3b04      	subs	r3, #4
 80002f4:	009b      	lsls	r3, r3, #2
 80002f6:	3338      	adds	r3, #56	@ 0x38
 80002f8:	443b      	add	r3, r7
 80002fa:	f853 3c38 	ldr.w	r3, [r3, #-56]
 80002fe:	86bb      	strh	r3, [r7, #52]	@ 0x34
	}
	if (get_system_clock == 0) {
 8000300:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000304:	2b00      	cmp	r3, #0
 8000306:	d109      	bne.n	800031c <Get_APB1_Clock_Speed+0xac>
		// HSI System Clock
		SystemClockSrc = (Clock_SRC / ahb_pres) / apb1_pres;
 8000308:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800030a:	4a0a      	ldr	r2, [pc, #40]	@ (8000334 <Get_APB1_Clock_Speed+0xc4>)
 800030c:	fb92 f2f3 	sdiv	r2, r2, r3
 8000310:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8000312:	fb92 f3f3 	sdiv	r3, r2, r3
 8000316:	461a      	mov	r2, r3
 8000318:	4b07      	ldr	r3, [pc, #28]	@ (8000338 <Get_APB1_Clock_Speed+0xc8>)
 800031a:	601a      	str	r2, [r3, #0]
	} else if (get_system_clock == 1) {
// HSE System Clock
	} else if (get_system_clock == 2) {
// PLL System Clock
	}
}
 800031c:	bf00      	nop
 800031e:	373c      	adds	r7, #60	@ 0x3c
 8000320:	46bd      	mov	sp, r7
 8000322:	bcb0      	pop	{r4, r5, r7}
 8000324:	4770      	bx	lr
 8000326:	bf00      	nop
 8000328:	080027c8 	.word	0x080027c8
 800032c:	080027e8 	.word	0x080027e8
 8000330:	40023800 	.word	0x40023800
 8000334:	00f42400 	.word	0x00f42400
 8000338:	20000078 	.word	0x20000078

0800033c <CAN_ENTER_INIT_MODE>:

volatile uint8_t CAN_txCompl = LOW;
volatile uint8_t CAN_rxCompl = LOW;
uint32_t mailBoxBitIT[3] = { 0 };

static void CAN_ENTER_INIT_MODE(CAN_HandleTypedef *canHandleTypeDef) {
 800033c:	b480      	push	{r7}
 800033e:	b083      	sub	sp, #12
 8000340:	af00      	add	r7, sp, #0
 8000342:	6078      	str	r0, [r7, #4]
	// Enter INIT MODE
	canHandleTypeDef->CANx->MCR |= (HIGH << Shift_0_pos);
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	681b      	ldr	r3, [r3, #0]
 8000348:	681a      	ldr	r2, [r3, #0]
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	681b      	ldr	r3, [r3, #0]
 800034e:	f042 0201 	orr.w	r2, r2, #1
 8000352:	601a      	str	r2, [r3, #0]

	// Wait for enter INIT MODE
	while (!((canHandleTypeDef->CANx->MSR >> Shift_0_pos) & HIGH))
 8000354:	bf00      	nop
 8000356:	687b      	ldr	r3, [r7, #4]
 8000358:	681b      	ldr	r3, [r3, #0]
 800035a:	685b      	ldr	r3, [r3, #4]
 800035c:	f003 0301 	and.w	r3, r3, #1
 8000360:	2b00      	cmp	r3, #0
 8000362:	d0f8      	beq.n	8000356 <CAN_ENTER_INIT_MODE+0x1a>
		;
}
 8000364:	bf00      	nop
 8000366:	bf00      	nop
 8000368:	370c      	adds	r7, #12
 800036a:	46bd      	mov	sp, r7
 800036c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000370:	4770      	bx	lr

08000372 <CAN_EXIT_INIT_MODE>:

static void CAN_EXIT_INIT_MODE(CAN_HandleTypedef *canHandleTypeDef) {
 8000372:	b480      	push	{r7}
 8000374:	b083      	sub	sp, #12
 8000376:	af00      	add	r7, sp, #0
 8000378:	6078      	str	r0, [r7, #4]
	// Exit INIT MODE
	canHandleTypeDef->CANx->MCR &= ~(HIGH << Shift_0_pos);
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	681a      	ldr	r2, [r3, #0]
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	f022 0201 	bic.w	r2, r2, #1
 8000388:	601a      	str	r2, [r3, #0]

	// Wait for Exit INIT MODE
	while (((canHandleTypeDef->CANx->MSR >> Shift_0_pos) & HIGH))
 800038a:	bf00      	nop
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	681b      	ldr	r3, [r3, #0]
 8000390:	685b      	ldr	r3, [r3, #4]
 8000392:	f003 0301 	and.w	r3, r3, #1
 8000396:	2b00      	cmp	r3, #0
 8000398:	d1f8      	bne.n	800038c <CAN_EXIT_INIT_MODE+0x1a>
		;
}
 800039a:	bf00      	nop
 800039c:	bf00      	nop
 800039e:	370c      	adds	r7, #12
 80003a0:	46bd      	mov	sp, r7
 80003a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a6:	4770      	bx	lr

080003a8 <CAN_INIT>:

void CAN_INIT(CAN_HandleTypedef *canHandleTypeDef) {
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b08e      	sub	sp, #56	@ 0x38
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	6078      	str	r0, [r7, #4]

	// Enable CLOCK CAN
	if (canHandleTypeDef->CANx == CAN1) {
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	681b      	ldr	r3, [r3, #0]
 80003b4:	4a8e      	ldr	r2, [pc, #568]	@ (80005f0 <CAN_INIT+0x248>)
 80003b6:	4293      	cmp	r3, r2
 80003b8:	d106      	bne.n	80003c8 <CAN_INIT+0x20>
		CAN1_EN();
 80003ba:	4b8e      	ldr	r3, [pc, #568]	@ (80005f4 <CAN_INIT+0x24c>)
 80003bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80003be:	4a8d      	ldr	r2, [pc, #564]	@ (80005f4 <CAN_INIT+0x24c>)
 80003c0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80003c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80003c6:	e00a      	b.n	80003de <CAN_INIT+0x36>
	} else if (canHandleTypeDef->CANx == CAN2) {
 80003c8:	687b      	ldr	r3, [r7, #4]
 80003ca:	681b      	ldr	r3, [r3, #0]
 80003cc:	4a8a      	ldr	r2, [pc, #552]	@ (80005f8 <CAN_INIT+0x250>)
 80003ce:	4293      	cmp	r3, r2
 80003d0:	d105      	bne.n	80003de <CAN_INIT+0x36>
		CAN2_EN();
 80003d2:	4b88      	ldr	r3, [pc, #544]	@ (80005f4 <CAN_INIT+0x24c>)
 80003d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80003d6:	4a87      	ldr	r2, [pc, #540]	@ (80005f4 <CAN_INIT+0x24c>)
 80003d8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80003dc:	6413      	str	r3, [r2, #64]	@ 0x40
	}

	canHandleTypeDef->CANx->MCR &= ~(HIGH << Shift_1_pos);  // Clear SLEEP bit
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	681b      	ldr	r3, [r3, #0]
 80003e2:	681a      	ldr	r2, [r3, #0]
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	681b      	ldr	r3, [r3, #0]
 80003e8:	f022 0202 	bic.w	r2, r2, #2
 80003ec:	601a      	str	r2, [r3, #0]

	while (canHandleTypeDef->CANx->MSR & (HIGH << Shift_1_pos))
 80003ee:	bf00      	nop
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	681b      	ldr	r3, [r3, #0]
 80003f4:	685b      	ldr	r3, [r3, #4]
 80003f6:	f003 0302 	and.w	r3, r3, #2
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d1f8      	bne.n	80003f0 <CAN_INIT+0x48>
		;

	// Enter INIT MODE
	CAN_ENTER_INIT_MODE(canHandleTypeDef);
 80003fe:	6878      	ldr	r0, [r7, #4]
 8000400:	f7ff ff9c 	bl	800033c <CAN_ENTER_INIT_MODE>

	// Priority mode
	canHandleTypeDef->CANx->MCR &= ~(HIGH << Shift_2_pos);
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	681b      	ldr	r3, [r3, #0]
 8000408:	681a      	ldr	r2, [r3, #0]
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	681b      	ldr	r3, [r3, #0]
 800040e:	f022 0204 	bic.w	r2, r2, #4
 8000412:	601a      	str	r2, [r3, #0]
	canHandleTypeDef->CANx->MCR |= (canHandleTypeDef->transmitPriority
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	6819      	ldr	r1, [r3, #0]
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	791b      	ldrb	r3, [r3, #4]
			<< Shift_2_pos);
 800041e:	009a      	lsls	r2, r3, #2
	canHandleTypeDef->CANx->MCR |= (canHandleTypeDef->transmitPriority
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	681b      	ldr	r3, [r3, #0]
 8000424:	430a      	orrs	r2, r1
 8000426:	601a      	str	r2, [r3, #0]

	// Receive FIFO locked mode
	canHandleTypeDef->CANx->MCR &= ~(HIGH << Shift_3_pos);
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	681a      	ldr	r2, [r3, #0]
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	681b      	ldr	r3, [r3, #0]
 8000432:	f022 0208 	bic.w	r2, r2, #8
 8000436:	601a      	str	r2, [r3, #0]
	canHandleTypeDef->CANx->MCR |= (canHandleTypeDef->receiveFIFOLockedMode
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	6819      	ldr	r1, [r3, #0]
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	795b      	ldrb	r3, [r3, #5]
			<< Shift_3_pos);
 8000442:	00da      	lsls	r2, r3, #3
	canHandleTypeDef->CANx->MCR |= (canHandleTypeDef->receiveFIFOLockedMode
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	430a      	orrs	r2, r1
 800044a:	601a      	str	r2, [r3, #0]

	// No automatic retransmission
	canHandleTypeDef->CANx->MCR &= ~(HIGH << Shift_4_pos);
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	681a      	ldr	r2, [r3, #0]
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	681b      	ldr	r3, [r3, #0]
 8000456:	f022 0210 	bic.w	r2, r2, #16
 800045a:	601a      	str	r2, [r3, #0]
	canHandleTypeDef->CANx->MCR |= (canHandleTypeDef->autoReTransmit
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	6819      	ldr	r1, [r3, #0]
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	799b      	ldrb	r3, [r3, #6]
			<< Shift_4_pos);
 8000466:	011a      	lsls	r2, r3, #4
	canHandleTypeDef->CANx->MCR |= (canHandleTypeDef->autoReTransmit
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	430a      	orrs	r2, r1
 800046e:	601a      	str	r2, [r3, #0]

	// Automatic bus-off management
	/*
	 * If ABOM is set, the bxCAN starts the recovering sequence automatically after it has entered Bus-Off state.
	 * If ABOM is cleared, the software must initiate the recovering sequence by requesting bxCAN to enter and to leave initialization mode.*/
	canHandleTypeDef->CANx->MCR &= ~(HIGH << Shift_6_pos);
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	681a      	ldr	r2, [r3, #0]
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	681b      	ldr	r3, [r3, #0]
 800047a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800047e:	601a      	str	r2, [r3, #0]
	canHandleTypeDef->CANx->MCR |=
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	6819      	ldr	r1, [r3, #0]
			(canHandleTypeDef->autoBusOff << Shift_6_pos);
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	79db      	ldrb	r3, [r3, #7]
 800048a:	019a      	lsls	r2, r3, #6
	canHandleTypeDef->CANx->MCR |=
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	430a      	orrs	r2, r1
 8000492:	601a      	str	r2, [r3, #0]

	// CAN BIT TIMING
	Get_APB1_Clock_Speed();
 8000494:	f7ff feec 	bl	8000270 <Get_APB1_Clock_Speed>

	uint32_t target_sample_point = 875; // 87.5% in tenths of percent
 8000498:	f240 336b 	movw	r3, #875	@ 0x36b
 800049c:	61fb      	str	r3, [r7, #28]
	uint32_t best_prescaler = 0;
 800049e:	2300      	movs	r3, #0
 80004a0:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t best_ntq = 0;
 80004a2:	2300      	movs	r3, #0
 80004a4:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t best_error = 0xFFFFFFFF;
 80004a6:	f04f 33ff 	mov.w	r3, #4294967295
 80004aa:	62fb      	str	r3, [r7, #44]	@ 0x2c

	// Search for best prescaler and Ntq combination
	for (uint16_t prescaler = 1; prescaler <= 1024; prescaler++) {
 80004ac:	2301      	movs	r3, #1
 80004ae:	857b      	strh	r3, [r7, #42]	@ 0x2a
 80004b0:	e03e      	b.n	8000530 <CAN_INIT+0x188>
		// Step 1: Calculate tq frequency
		uint32_t tq_frequency = SystemClockSrc / prescaler;
 80004b2:	4b52      	ldr	r3, [pc, #328]	@ (80005fc <CAN_INIT+0x254>)
 80004b4:	681a      	ldr	r2, [r3, #0]
 80004b6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80004b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80004bc:	61bb      	str	r3, [r7, #24]

		// Step 2: Calculate required Ntq
		uint32_t ntq = tq_frequency / canHandleTypeDef->bitrate;
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	689b      	ldr	r3, [r3, #8]
 80004c2:	69ba      	ldr	r2, [r7, #24]
 80004c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80004c8:	617b      	str	r3, [r7, #20]

		// Step 3: Check if Ntq is in valid range (8-25 for bxCAN)
		if (ntq >= 8 && ntq <= 25) {
 80004ca:	697b      	ldr	r3, [r7, #20]
 80004cc:	2b07      	cmp	r3, #7
 80004ce:	d92c      	bls.n	800052a <CAN_INIT+0x182>
 80004d0:	697b      	ldr	r3, [r7, #20]
 80004d2:	2b19      	cmp	r3, #25
 80004d4:	d829      	bhi.n	800052a <CAN_INIT+0x182>
			// Step 4: Calculate actual bit rate and error
			uint32_t actual_bit_rate = tq_frequency / ntq;
 80004d6:	69ba      	ldr	r2, [r7, #24]
 80004d8:	697b      	ldr	r3, [r7, #20]
 80004da:	fbb2 f3f3 	udiv	r3, r2, r3
 80004de:	613b      	str	r3, [r7, #16]
			uint32_t error =
					(actual_bit_rate > canHandleTypeDef->bitrate) ?
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	689b      	ldr	r3, [r3, #8]
							(actual_bit_rate - canHandleTypeDef->bitrate) :
 80004e4:	693a      	ldr	r2, [r7, #16]
 80004e6:	429a      	cmp	r2, r3
 80004e8:	d904      	bls.n	80004f4 <CAN_INIT+0x14c>
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	689b      	ldr	r3, [r3, #8]
 80004ee:	693a      	ldr	r2, [r7, #16]
 80004f0:	1ad3      	subs	r3, r2, r3
 80004f2:	e003      	b.n	80004fc <CAN_INIT+0x154>
							(canHandleTypeDef->bitrate - actual_bit_rate);
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	689a      	ldr	r2, [r3, #8]
							(actual_bit_rate - canHandleTypeDef->bitrate) :
 80004f8:	693b      	ldr	r3, [r7, #16]
 80004fa:	1ad3      	subs	r3, r2, r3
			uint32_t error =
 80004fc:	60fb      	str	r3, [r7, #12]

			// Step 5: Keep track of best solution (prefer Ntq=16 if error is same)
			if (error < best_error || (error == 0 && ntq == 16)) {
 80004fe:	68fa      	ldr	r2, [r7, #12]
 8000500:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000502:	429a      	cmp	r2, r3
 8000504:	d305      	bcc.n	8000512 <CAN_INIT+0x16a>
 8000506:	68fb      	ldr	r3, [r7, #12]
 8000508:	2b00      	cmp	r3, #0
 800050a:	d108      	bne.n	800051e <CAN_INIT+0x176>
 800050c:	697b      	ldr	r3, [r7, #20]
 800050e:	2b10      	cmp	r3, #16
 8000510:	d105      	bne.n	800051e <CAN_INIT+0x176>
				best_error = error;
 8000512:	68fb      	ldr	r3, [r7, #12]
 8000514:	62fb      	str	r3, [r7, #44]	@ 0x2c
				best_ntq = ntq;
 8000516:	697b      	ldr	r3, [r7, #20]
 8000518:	633b      	str	r3, [r7, #48]	@ 0x30
				best_prescaler = prescaler;
 800051a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800051c:	637b      	str	r3, [r7, #52]	@ 0x34
			}

			// If perfect match found with Ntq=16, stop searching
			if (error == 0 && ntq == 16) {
 800051e:	68fb      	ldr	r3, [r7, #12]
 8000520:	2b00      	cmp	r3, #0
 8000522:	d102      	bne.n	800052a <CAN_INIT+0x182>
 8000524:	697b      	ldr	r3, [r7, #20]
 8000526:	2b10      	cmp	r3, #16
 8000528:	d007      	beq.n	800053a <CAN_INIT+0x192>
	for (uint16_t prescaler = 1; prescaler <= 1024; prescaler++) {
 800052a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800052c:	3301      	adds	r3, #1
 800052e:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8000530:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8000532:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000536:	d9bc      	bls.n	80004b2 <CAN_INIT+0x10a>
 8000538:	e000      	b.n	800053c <CAN_INIT+0x194>
				break;
 800053a:	bf00      	nop
	// Step 6: Calculate Seg1 and Seg2 for 87.5% sample point
	// Sample Point = (SYNC_SEG + Seg1) / Ntq
	// SYNC_SEG is always 1 tq
	// 87.5% = (1 + Seg1) / Ntq
	// Seg1 = (Ntq * 0.875) - 1
	uint32_t seg1 = ((best_ntq * target_sample_point) / 1000) - 1;
 800053c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800053e:	69fa      	ldr	r2, [r7, #28]
 8000540:	fb02 f303 	mul.w	r3, r2, r3
 8000544:	4a2e      	ldr	r2, [pc, #184]	@ (8000600 <CAN_INIT+0x258>)
 8000546:	fba2 2303 	umull	r2, r3, r2, r3
 800054a:	099b      	lsrs	r3, r3, #6
 800054c:	3b01      	subs	r3, #1
 800054e:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t seg2 = best_ntq - 1 - seg1;
 8000550:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000554:	1ad3      	subs	r3, r2, r3
 8000556:	3b01      	subs	r3, #1
 8000558:	623b      	str	r3, [r7, #32]

	// Ensure constraints are met
	if (seg1 > 16)
 800055a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800055c:	2b10      	cmp	r3, #16
 800055e:	d901      	bls.n	8000564 <CAN_INIT+0x1bc>
		seg1 = 16;  // Max for bxCAN
 8000560:	2310      	movs	r3, #16
 8000562:	627b      	str	r3, [r7, #36]	@ 0x24
	if (seg1 < 1)
 8000564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000566:	2b00      	cmp	r3, #0
 8000568:	d101      	bne.n	800056e <CAN_INIT+0x1c6>
		seg1 = 1;    // Min value
 800056a:	2301      	movs	r3, #1
 800056c:	627b      	str	r3, [r7, #36]	@ 0x24
	if (seg2 > 8)
 800056e:	6a3b      	ldr	r3, [r7, #32]
 8000570:	2b08      	cmp	r3, #8
 8000572:	d901      	bls.n	8000578 <CAN_INIT+0x1d0>
		seg2 = 8;    // Max for bxCAN
 8000574:	2308      	movs	r3, #8
 8000576:	623b      	str	r3, [r7, #32]
	if (seg2 < 1)
 8000578:	6a3b      	ldr	r3, [r7, #32]
 800057a:	2b00      	cmp	r3, #0
 800057c:	d101      	bne.n	8000582 <CAN_INIT+0x1da>
		seg2 = 1;    // Min value (must be >= SJW)
 800057e:	2301      	movs	r3, #1
 8000580:	623b      	str	r3, [r7, #32]

	uint32_t btr_value = 0;
 8000582:	2300      	movs	r3, #0
 8000584:	60bb      	str	r3, [r7, #8]
	btr_value |= ((best_prescaler - 1) & 0x3FF);      // BRP bits 0-9
 8000586:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000588:	3b01      	subs	r3, #1
 800058a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800058e:	68ba      	ldr	r2, [r7, #8]
 8000590:	4313      	orrs	r3, r2
 8000592:	60bb      	str	r3, [r7, #8]
	btr_value |= (((seg1 - 1) & 0x0F) << 16);         // TS1 bits 16-19
 8000594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000596:	3b01      	subs	r3, #1
 8000598:	041b      	lsls	r3, r3, #16
 800059a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800059e:	68ba      	ldr	r2, [r7, #8]
 80005a0:	4313      	orrs	r3, r2
 80005a2:	60bb      	str	r3, [r7, #8]
	btr_value |= (((seg2 - 1) & 0x07) << 20);         // TS2 bits 20-22
 80005a4:	6a3b      	ldr	r3, [r7, #32]
 80005a6:	3b01      	subs	r3, #1
 80005a8:	051b      	lsls	r3, r3, #20
 80005aa:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 80005ae:	68ba      	ldr	r2, [r7, #8]
 80005b0:	4313      	orrs	r3, r2
 80005b2:	60bb      	str	r3, [r7, #8]
	btr_value |= (0 << 24);                      // SJW = 1 (SJW-1=0) bits 24-25

	canHandleTypeDef->CANx->BTR = btr_value;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	68ba      	ldr	r2, [r7, #8]
 80005ba:	61da      	str	r2, [r3, #28]

	canHandleTypeDef->CANx->BTR &= ~(GPIO_BIT_11_Mask << Shift_30_pos);
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	69da      	ldr	r2, [r3, #28]
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 80005ca:	61da      	str	r2, [r3, #28]
	canHandleTypeDef->CANx->BTR |= (canHandleTypeDef->testModeSelected
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	69d9      	ldr	r1, [r3, #28]
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	7b1b      	ldrb	r3, [r3, #12]
			<< Shift_30_pos);
 80005d6:	079a      	lsls	r2, r3, #30
	canHandleTypeDef->CANx->BTR |= (canHandleTypeDef->testModeSelected
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	430a      	orrs	r2, r1
 80005de:	61da      	str	r2, [r3, #28]

	// Exit INIT Mode
	CAN_EXIT_INIT_MODE(canHandleTypeDef);
 80005e0:	6878      	ldr	r0, [r7, #4]
 80005e2:	f7ff fec6 	bl	8000372 <CAN_EXIT_INIT_MODE>
}
 80005e6:	bf00      	nop
 80005e8:	3738      	adds	r7, #56	@ 0x38
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	bf00      	nop
 80005f0:	40006400 	.word	0x40006400
 80005f4:	40023800 	.word	0x40023800
 80005f8:	40006800 	.word	0x40006800
 80005fc:	20000078 	.word	0x20000078
 8000600:	10624dd3 	.word	0x10624dd3

08000604 <CAN_TX_FREE_LEVEL>:

uint8_t CAN_TX_FREE_LEVEL(CAN_HandleTypedef *canHandleTypeDef) {
 8000604:	b480      	push	{r7}
 8000606:	b085      	sub	sp, #20
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
	uint8_t freeLevel = 0;
 800060c:	2300      	movs	r3, #0
 800060e:	73fb      	strb	r3, [r7, #15]
	if ((canHandleTypeDef->CANx->TSR >> Shift_26_pos) & 0x1) {
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	689b      	ldr	r3, [r3, #8]
 8000616:	0e9b      	lsrs	r3, r3, #26
 8000618:	f003 0301 	and.w	r3, r3, #1
 800061c:	2b00      	cmp	r3, #0
 800061e:	d002      	beq.n	8000626 <CAN_TX_FREE_LEVEL+0x22>
		freeLevel++;
 8000620:	7bfb      	ldrb	r3, [r7, #15]
 8000622:	3301      	adds	r3, #1
 8000624:	73fb      	strb	r3, [r7, #15]
	}
	if ((canHandleTypeDef->CANx->TSR >> Shift_27_pos) & 0x1) {
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	689b      	ldr	r3, [r3, #8]
 800062c:	0edb      	lsrs	r3, r3, #27
 800062e:	f003 0301 	and.w	r3, r3, #1
 8000632:	2b00      	cmp	r3, #0
 8000634:	d002      	beq.n	800063c <CAN_TX_FREE_LEVEL+0x38>
		freeLevel++;
 8000636:	7bfb      	ldrb	r3, [r7, #15]
 8000638:	3301      	adds	r3, #1
 800063a:	73fb      	strb	r3, [r7, #15]
	}
	if ((canHandleTypeDef->CANx->TSR >> Shift_28_pos) & 0x1) {
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	689b      	ldr	r3, [r3, #8]
 8000642:	0f1b      	lsrs	r3, r3, #28
 8000644:	f003 0301 	and.w	r3, r3, #1
 8000648:	2b00      	cmp	r3, #0
 800064a:	d002      	beq.n	8000652 <CAN_TX_FREE_LEVEL+0x4e>
		freeLevel++;
 800064c:	7bfb      	ldrb	r3, [r7, #15]
 800064e:	3301      	adds	r3, #1
 8000650:	73fb      	strb	r3, [r7, #15]
	}
	return freeLevel;
 8000652:	7bfb      	ldrb	r3, [r7, #15]
}
 8000654:	4618      	mov	r0, r3
 8000656:	3714      	adds	r7, #20
 8000658:	46bd      	mov	sp, r7
 800065a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065e:	4770      	bx	lr

08000660 <CAN_TX_CHECK_NEXT_MAILBOX_FREE>:

uint8_t CAN_TX_CHECK_NEXT_MAILBOX_FREE(CAN_HandleTypedef *canHandleTypeDef) {
 8000660:	b480      	push	{r7}
 8000662:	b085      	sub	sp, #20
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
	/*
	 * CODE[1:0]: Mailbox code
	 In case at least one transmit mailbox is free, the code value is equal to the number of the next transmit mailbox free.
	 In case all transmit mailboxes are pending, the code value is equal to the number of the transmit mailbox with the lowest priority.*/
	uint8_t mailBox = (canHandleTypeDef->CANx->TSR >> Shift_24_pos)
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	689b      	ldr	r3, [r3, #8]
 800066e:	0e1b      	lsrs	r3, r3, #24
			& GPIO_BIT_11_Mask;
 8000670:	b2db      	uxtb	r3, r3
	uint8_t mailBox = (canHandleTypeDef->CANx->TSR >> Shift_24_pos)
 8000672:	f003 0303 	and.w	r3, r3, #3
 8000676:	73fb      	strb	r3, [r7, #15]
	return mailBox;
 8000678:	7bfb      	ldrb	r3, [r7, #15]
}
 800067a:	4618      	mov	r0, r3
 800067c:	3714      	adds	r7, #20
 800067e:	46bd      	mov	sp, r7
 8000680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000684:	4770      	bx	lr

08000686 <CAN_FILTER_CONFIG>:
 * Both registers = Identifiers
 * Accepts exactly those IDs, nothing else
 * Example: FR1=0x123, FR2=0x456 accepts only 0x123 OR 0x456*/

void CAN_FILTER_CONFIG(CAN_HandleTypedef *canHandleTypeDef,
		CAN_FilterHandleTypeDef *canFilterHandleTypedef) {
 8000686:	b480      	push	{r7}
 8000688:	b087      	sub	sp, #28
 800068a:	af00      	add	r7, sp, #0
 800068c:	6078      	str	r0, [r7, #4]
 800068e:	6039      	str	r1, [r7, #0]
	// Enter filter init mode
	canHandleTypeDef->CANx->FMR |= (HIGH << Shift_0_pos);
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	f042 0201 	orr.w	r2, r2, #1
 80006a0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

	// Deactivated filter bank first
	canHandleTypeDef->CANx->FA1R &=
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
			~(HIGH << canFilterHandleTypedef->filterBank);
 80006ac:	683b      	ldr	r3, [r7, #0]
 80006ae:	781b      	ldrb	r3, [r3, #0]
 80006b0:	4619      	mov	r1, r3
 80006b2:	2301      	movs	r3, #1
 80006b4:	408b      	lsls	r3, r1
 80006b6:	43db      	mvns	r3, r3
 80006b8:	4619      	mov	r1, r3
	canHandleTypeDef->CANx->FA1R &=
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	400a      	ands	r2, r1
 80006c0:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
	// Configure filter scale
	/*
	 * FSCx: Filter scale configuration
	 These bits define the scale configuration of Filters 13-0. 0: Dual 16-bit scale configuration
	 1: Single 32-bit scale configuration*/
	canHandleTypeDef->CANx->FS1R &=
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
			~(HIGH << canFilterHandleTypedef->filterBank);
 80006cc:	683b      	ldr	r3, [r7, #0]
 80006ce:	781b      	ldrb	r3, [r3, #0]
 80006d0:	4619      	mov	r1, r3
 80006d2:	2301      	movs	r3, #1
 80006d4:	408b      	lsls	r3, r1
 80006d6:	43db      	mvns	r3, r3
 80006d8:	4619      	mov	r1, r3
	canHandleTypeDef->CANx->FS1R &=
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	400a      	ands	r2, r1
 80006e0:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
	canHandleTypeDef->CANx->FS1R |= (canFilterHandleTypedef->filterScale
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80006ec:	683b      	ldr	r3, [r7, #0]
 80006ee:	7b5b      	ldrb	r3, [r3, #13]
 80006f0:	4619      	mov	r1, r3
			<< canFilterHandleTypedef->filterBank);
 80006f2:	683b      	ldr	r3, [r7, #0]
 80006f4:	781b      	ldrb	r3, [r3, #0]
 80006f6:	fa01 f303 	lsl.w	r3, r1, r3
 80006fa:	4619      	mov	r1, r3
	canHandleTypeDef->CANx->FS1R |= (canFilterHandleTypedef->filterScale
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	430a      	orrs	r2, r1
 8000702:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

	// Mask mode or List mode
	canHandleTypeDef->CANx->FM1R &=
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
			~(HIGH << canFilterHandleTypedef->filterBank);
 800070e:	683b      	ldr	r3, [r7, #0]
 8000710:	781b      	ldrb	r3, [r3, #0]
 8000712:	4619      	mov	r1, r3
 8000714:	2301      	movs	r3, #1
 8000716:	408b      	lsls	r3, r1
 8000718:	43db      	mvns	r3, r3
 800071a:	4619      	mov	r1, r3
	canHandleTypeDef->CANx->FM1R &=
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	400a      	ands	r2, r1
 8000722:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
	canHandleTypeDef->CANx->FM1R |= (canFilterHandleTypedef->filterMaskListMode
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800072e:	683b      	ldr	r3, [r7, #0]
 8000730:	7b9b      	ldrb	r3, [r3, #14]
 8000732:	4619      	mov	r1, r3
			<< canFilterHandleTypedef->filterBank);
 8000734:	683b      	ldr	r3, [r7, #0]
 8000736:	781b      	ldrb	r3, [r3, #0]
 8000738:	fa01 f303 	lsl.w	r3, r1, r3
 800073c:	4619      	mov	r1, r3
	canHandleTypeDef->CANx->FM1R |= (canFilterHandleTypedef->filterMaskListMode
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	430a      	orrs	r2, r1
 8000744:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

	if (canFilterHandleTypedef->filterScale == CAN_FILTER_16_BIT_SCALE) {
 8000748:	683b      	ldr	r3, [r7, #0]
 800074a:	7b5b      	ldrb	r3, [r3, #13]
 800074c:	2b00      	cmp	r3, #0
 800074e:	d15c      	bne.n	800080a <CAN_FILTER_CONFIG+0x184>
		if (canFilterHandleTypedef->filterMaskListMode == CAN_ID_LIST_MODE) {
 8000750:	683b      	ldr	r3, [r7, #0]
 8000752:	7b9b      	ldrb	r3, [r3, #14]
 8000754:	2b01      	cmp	r3, #1
 8000756:	d129      	bne.n	80007ac <CAN_FILTER_CONFIG+0x126>
			/*
			 * Bits:  15  14  13  12  11  10   9   8   7   6   5   4   3   2   1   0
			 * |--------STID[10:0]--------|RTR|IDE|EXID[17:15]|  (don't care)  |
			 * |<------- 11 bits -------->|*/
			uint16_t idBit1 =
					((canFilterHandleTypedef->CAN_Filter16BitListHandleTypeDef.id1)
 8000758:	683b      	ldr	r3, [r7, #0]
 800075a:	8a1b      	ldrh	r3, [r3, #16]
			uint16_t idBit1 =
 800075c:	015b      	lsls	r3, r3, #5
 800075e:	81fb      	strh	r3, [r7, #14]
							<< Shift_5_pos);
			uint16_t idBit2 =
					((canFilterHandleTypedef->CAN_Filter16BitListHandleTypeDef.id2)
 8000760:	683b      	ldr	r3, [r7, #0]
 8000762:	8a5b      	ldrh	r3, [r3, #18]
			uint16_t idBit2 =
 8000764:	015b      	lsls	r3, r3, #5
 8000766:	81bb      	strh	r3, [r7, #12]
							<< Shift_5_pos);
			uint16_t idBit3 =
					((canFilterHandleTypedef->CAN_Filter16BitListHandleTypeDef.id3)
 8000768:	683b      	ldr	r3, [r7, #0]
 800076a:	8a9b      	ldrh	r3, [r3, #20]
			uint16_t idBit3 =
 800076c:	015b      	lsls	r3, r3, #5
 800076e:	817b      	strh	r3, [r7, #10]
							<< Shift_5_pos);
			uint16_t idBit4 =
					((canFilterHandleTypedef->CAN_Filter16BitListHandleTypeDef.id4)
 8000770:	683b      	ldr	r3, [r7, #0]
 8000772:	8adb      	ldrh	r3, [r3, #22]
			uint16_t idBit4 =
 8000774:	015b      	lsls	r3, r3, #5
 8000776:	813b      	strh	r3, [r7, #8]
							<< Shift_5_pos);
			canHandleTypeDef->CANx->sFilterRegister[canFilterHandleTypedef->filterBank].FR1 =
					((idBit1) | (idBit2 << Shift_16_pos));
 8000778:	89fa      	ldrh	r2, [r7, #14]
 800077a:	89bb      	ldrh	r3, [r7, #12]
 800077c:	041b      	lsls	r3, r3, #16
 800077e:	ea42 0103 	orr.w	r1, r2, r3
			canHandleTypeDef->CANx->sFilterRegister[canFilterHandleTypedef->filterBank].FR1 =
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	683a      	ldr	r2, [r7, #0]
 8000788:	7812      	ldrb	r2, [r2, #0]
 800078a:	3248      	adds	r2, #72	@ 0x48
 800078c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
			canHandleTypeDef->CANx->sFilterRegister[canFilterHandleTypedef->filterBank].FR2 =
					((idBit3) | (idBit4 << Shift_16_pos));
 8000790:	897a      	ldrh	r2, [r7, #10]
 8000792:	893b      	ldrh	r3, [r7, #8]
 8000794:	041b      	lsls	r3, r3, #16
 8000796:	ea42 0103 	orr.w	r1, r2, r3
			canHandleTypeDef->CANx->sFilterRegister[canFilterHandleTypedef->filterBank].FR2 =
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	681a      	ldr	r2, [r3, #0]
 800079e:	683b      	ldr	r3, [r7, #0]
 80007a0:	781b      	ldrb	r3, [r3, #0]
 80007a2:	3348      	adds	r3, #72	@ 0x48
 80007a4:	00db      	lsls	r3, r3, #3
 80007a6:	4413      	add	r3, r2
 80007a8:	6059      	str	r1, [r3, #4]
 80007aa:	e0ba      	b.n	8000922 <CAN_FILTER_CONFIG+0x29c>
		} else if (canFilterHandleTypedef->filterMaskListMode
 80007ac:	683b      	ldr	r3, [r7, #0]
 80007ae:	7b9b      	ldrb	r3, [r3, #14]
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	f040 80b6 	bne.w	8000922 <CAN_FILTER_CONFIG+0x29c>
				== CAN_ID_MASK_MODE) {
			uint16_t maskBit1 =
					((canFilterHandleTypedef->CAN_Filter16BitMaskHandleTypeDef.mask1)
 80007b6:	683b      	ldr	r3, [r7, #0]
 80007b8:	8b1b      	ldrh	r3, [r3, #24]
			uint16_t maskBit1 =
 80007ba:	015b      	lsls	r3, r3, #5
 80007bc:	82fb      	strh	r3, [r7, #22]
							<< Shift_5_pos);
			uint16_t idBit1 =
					((canFilterHandleTypedef->CAN_Filter16BitMaskHandleTypeDef.id1)
 80007be:	683b      	ldr	r3, [r7, #0]
 80007c0:	8b5b      	ldrh	r3, [r3, #26]
			uint16_t idBit1 =
 80007c2:	015b      	lsls	r3, r3, #5
 80007c4:	82bb      	strh	r3, [r7, #20]
							<< Shift_5_pos);
			uint16_t maskBit2 =
					((canFilterHandleTypedef->CAN_Filter16BitMaskHandleTypeDef.mask2)
 80007c6:	683b      	ldr	r3, [r7, #0]
 80007c8:	8b9b      	ldrh	r3, [r3, #28]
			uint16_t maskBit2 =
 80007ca:	015b      	lsls	r3, r3, #5
 80007cc:	827b      	strh	r3, [r7, #18]
							<< Shift_5_pos);
			uint16_t idBit2 =
					((canFilterHandleTypedef->CAN_Filter16BitMaskHandleTypeDef.id2)
 80007ce:	683b      	ldr	r3, [r7, #0]
 80007d0:	8bdb      	ldrh	r3, [r3, #30]
			uint16_t idBit2 =
 80007d2:	015b      	lsls	r3, r3, #5
 80007d4:	823b      	strh	r3, [r7, #16]
							<< Shift_5_pos);

			canHandleTypeDef->CANx->sFilterRegister[canFilterHandleTypedef->filterBank].FR1 =
					((idBit1) | (maskBit1 << Shift_16_pos));
 80007d6:	8aba      	ldrh	r2, [r7, #20]
 80007d8:	8afb      	ldrh	r3, [r7, #22]
 80007da:	041b      	lsls	r3, r3, #16
 80007dc:	ea42 0103 	orr.w	r1, r2, r3
			canHandleTypeDef->CANx->sFilterRegister[canFilterHandleTypedef->filterBank].FR1 =
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	683a      	ldr	r2, [r7, #0]
 80007e6:	7812      	ldrb	r2, [r2, #0]
 80007e8:	3248      	adds	r2, #72	@ 0x48
 80007ea:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
			canHandleTypeDef->CANx->sFilterRegister[canFilterHandleTypedef->filterBank].FR2 =
					((idBit2) | (maskBit2 << Shift_16_pos));
 80007ee:	8a3a      	ldrh	r2, [r7, #16]
 80007f0:	8a7b      	ldrh	r3, [r7, #18]
 80007f2:	041b      	lsls	r3, r3, #16
 80007f4:	ea42 0103 	orr.w	r1, r2, r3
			canHandleTypeDef->CANx->sFilterRegister[canFilterHandleTypedef->filterBank].FR2 =
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	681a      	ldr	r2, [r3, #0]
 80007fc:	683b      	ldr	r3, [r7, #0]
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	3348      	adds	r3, #72	@ 0x48
 8000802:	00db      	lsls	r3, r3, #3
 8000804:	4413      	add	r3, r2
 8000806:	6059      	str	r1, [r3, #4]
 8000808:	e08b      	b.n	8000922 <CAN_FILTER_CONFIG+0x29c>
		}
	} else if (canFilterHandleTypedef->filterScale == CAN_FILTER_32_BIT_SCALE) {
 800080a:	683b      	ldr	r3, [r7, #0]
 800080c:	7b5b      	ldrb	r3, [r3, #13]
 800080e:	2b01      	cmp	r3, #1
 8000810:	f040 8087 	bne.w	8000922 <CAN_FILTER_CONFIG+0x29c>
		if (canFilterHandleTypedef->filterMaskListMode == CAN_ID_LIST_MODE) {
 8000814:	683b      	ldr	r3, [r7, #0]
 8000816:	7b9b      	ldrb	r3, [r3, #14]
 8000818:	2b01      	cmp	r3, #1
 800081a:	d13f      	bne.n	800089c <CAN_FILTER_CONFIG+0x216>
			if (canFilterHandleTypedef->extd == CAN_STANDARD_IDE) {
 800081c:	683b      	ldr	r3, [r7, #0]
 800081e:	7bdb      	ldrb	r3, [r3, #15]
 8000820:	2b00      	cmp	r3, #0
 8000822:	d119      	bne.n	8000858 <CAN_FILTER_CONFIG+0x1d2>
				canHandleTypeDef->CANx->sFilterRegister[canFilterHandleTypedef->filterBank].FR1 =
						(canFilterHandleTypedef->CAN_Filter32BitListHandleTypeDef.id1
 8000824:	683b      	ldr	r3, [r7, #0]
 8000826:	6a1a      	ldr	r2, [r3, #32]
				canHandleTypeDef->CANx->sFilterRegister[canFilterHandleTypedef->filterBank].FR1 =
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	6839      	ldr	r1, [r7, #0]
 800082e:	7809      	ldrb	r1, [r1, #0]
 8000830:	4608      	mov	r0, r1
								<< Shift_21_pos);
 8000832:	0551      	lsls	r1, r2, #21
				canHandleTypeDef->CANx->sFilterRegister[canFilterHandleTypedef->filterBank].FR1 =
 8000834:	f100 0248 	add.w	r2, r0, #72	@ 0x48
 8000838:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
				canHandleTypeDef->CANx->sFilterRegister[canFilterHandleTypedef->filterBank].FR2 =
						(canFilterHandleTypedef->CAN_Filter32BitListHandleTypeDef.id2
 800083c:	683b      	ldr	r3, [r7, #0]
 800083e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
				canHandleTypeDef->CANx->sFilterRegister[canFilterHandleTypedef->filterBank].FR2 =
 8000840:	687a      	ldr	r2, [r7, #4]
 8000842:	6811      	ldr	r1, [r2, #0]
 8000844:	683a      	ldr	r2, [r7, #0]
 8000846:	7812      	ldrb	r2, [r2, #0]
 8000848:	4610      	mov	r0, r2
								<< Shift_21_pos);
 800084a:	055a      	lsls	r2, r3, #21
				canHandleTypeDef->CANx->sFilterRegister[canFilterHandleTypedef->filterBank].FR2 =
 800084c:	f100 0348 	add.w	r3, r0, #72	@ 0x48
 8000850:	00db      	lsls	r3, r3, #3
 8000852:	440b      	add	r3, r1
 8000854:	605a      	str	r2, [r3, #4]
 8000856:	e064      	b.n	8000922 <CAN_FILTER_CONFIG+0x29c>
			} else if (canFilterHandleTypedef->extd == CAN_EXTENDED_IDE) {
 8000858:	683b      	ldr	r3, [r7, #0]
 800085a:	7bdb      	ldrb	r3, [r3, #15]
 800085c:	2b01      	cmp	r3, #1
 800085e:	d160      	bne.n	8000922 <CAN_FILTER_CONFIG+0x29c>
				canHandleTypeDef->CANx->sFilterRegister[canFilterHandleTypedef->filterBank].FR1 =
						((canFilterHandleTypedef->CAN_Filter32BitListHandleTypeDef.id1
 8000860:	683b      	ldr	r3, [r7, #0]
 8000862:	6a1b      	ldr	r3, [r3, #32]
								<< Shift_3_pos) | (HIGH << Shift_2_pos));
 8000864:	00da      	lsls	r2, r3, #3
				canHandleTypeDef->CANx->sFilterRegister[canFilterHandleTypedef->filterBank].FR1 =
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	6839      	ldr	r1, [r7, #0]
 800086c:	7809      	ldrb	r1, [r1, #0]
 800086e:	4608      	mov	r0, r1
								<< Shift_3_pos) | (HIGH << Shift_2_pos));
 8000870:	f042 0104 	orr.w	r1, r2, #4
				canHandleTypeDef->CANx->sFilterRegister[canFilterHandleTypedef->filterBank].FR1 =
 8000874:	f100 0248 	add.w	r2, r0, #72	@ 0x48
 8000878:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
				canHandleTypeDef->CANx->sFilterRegister[canFilterHandleTypedef->filterBank].FR2 =
						((canFilterHandleTypedef->CAN_Filter32BitListHandleTypeDef.id2
 800087c:	683b      	ldr	r3, [r7, #0]
 800087e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
								<< Shift_3_pos) | (HIGH << Shift_2_pos));
 8000880:	00db      	lsls	r3, r3, #3
				canHandleTypeDef->CANx->sFilterRegister[canFilterHandleTypedef->filterBank].FR2 =
 8000882:	687a      	ldr	r2, [r7, #4]
 8000884:	6811      	ldr	r1, [r2, #0]
 8000886:	683a      	ldr	r2, [r7, #0]
 8000888:	7812      	ldrb	r2, [r2, #0]
 800088a:	4610      	mov	r0, r2
								<< Shift_3_pos) | (HIGH << Shift_2_pos));
 800088c:	f043 0204 	orr.w	r2, r3, #4
				canHandleTypeDef->CANx->sFilterRegister[canFilterHandleTypedef->filterBank].FR2 =
 8000890:	f100 0348 	add.w	r3, r0, #72	@ 0x48
 8000894:	00db      	lsls	r3, r3, #3
 8000896:	440b      	add	r3, r1
 8000898:	605a      	str	r2, [r3, #4]
 800089a:	e042      	b.n	8000922 <CAN_FILTER_CONFIG+0x29c>
			}
		} else if (canFilterHandleTypedef->filterMaskListMode
 800089c:	683b      	ldr	r3, [r7, #0]
 800089e:	7b9b      	ldrb	r3, [r3, #14]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d13e      	bne.n	8000922 <CAN_FILTER_CONFIG+0x29c>
				== CAN_ID_MASK_MODE) {
			if (canFilterHandleTypedef->extd == CAN_STANDARD_IDE) {
 80008a4:	683b      	ldr	r3, [r7, #0]
 80008a6:	7bdb      	ldrb	r3, [r3, #15]
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d119      	bne.n	80008e0 <CAN_FILTER_CONFIG+0x25a>
				canHandleTypeDef->CANx->sFilterRegister[canFilterHandleTypedef->filterBank].FR1 =
						(canFilterHandleTypedef->CAN_Filter32BitMaskHandleTypeDef.id1
 80008ac:	683b      	ldr	r3, [r7, #0]
 80008ae:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
				canHandleTypeDef->CANx->sFilterRegister[canFilterHandleTypedef->filterBank].FR1 =
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	6839      	ldr	r1, [r7, #0]
 80008b6:	7809      	ldrb	r1, [r1, #0]
 80008b8:	4608      	mov	r0, r1
								<< Shift_21_pos);
 80008ba:	0551      	lsls	r1, r2, #21
				canHandleTypeDef->CANx->sFilterRegister[canFilterHandleTypedef->filterBank].FR1 =
 80008bc:	f100 0248 	add.w	r2, r0, #72	@ 0x48
 80008c0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
				canHandleTypeDef->CANx->sFilterRegister[canFilterHandleTypedef->filterBank].FR2 =
						(canFilterHandleTypedef->CAN_Filter32BitMaskHandleTypeDef.mask1
 80008c4:	683b      	ldr	r3, [r7, #0]
 80008c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
				canHandleTypeDef->CANx->sFilterRegister[canFilterHandleTypedef->filterBank].FR2 =
 80008c8:	687a      	ldr	r2, [r7, #4]
 80008ca:	6811      	ldr	r1, [r2, #0]
 80008cc:	683a      	ldr	r2, [r7, #0]
 80008ce:	7812      	ldrb	r2, [r2, #0]
 80008d0:	4610      	mov	r0, r2
								<< Shift_21_pos);
 80008d2:	055a      	lsls	r2, r3, #21
				canHandleTypeDef->CANx->sFilterRegister[canFilterHandleTypedef->filterBank].FR2 =
 80008d4:	f100 0348 	add.w	r3, r0, #72	@ 0x48
 80008d8:	00db      	lsls	r3, r3, #3
 80008da:	440b      	add	r3, r1
 80008dc:	605a      	str	r2, [r3, #4]
 80008de:	e020      	b.n	8000922 <CAN_FILTER_CONFIG+0x29c>
			} else if (canFilterHandleTypedef->extd == CAN_EXTENDED_IDE) {
 80008e0:	683b      	ldr	r3, [r7, #0]
 80008e2:	7bdb      	ldrb	r3, [r3, #15]
 80008e4:	2b01      	cmp	r3, #1
 80008e6:	d11c      	bne.n	8000922 <CAN_FILTER_CONFIG+0x29c>
				canHandleTypeDef->CANx->sFilterRegister[canFilterHandleTypedef->filterBank].FR1 =
						((canFilterHandleTypedef->CAN_Filter32BitMaskHandleTypeDef.id1
 80008e8:	683b      	ldr	r3, [r7, #0]
 80008ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
								<< Shift_3_pos) | (HIGH << Shift_2_pos));
 80008ec:	00da      	lsls	r2, r3, #3
				canHandleTypeDef->CANx->sFilterRegister[canFilterHandleTypedef->filterBank].FR1 =
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	6839      	ldr	r1, [r7, #0]
 80008f4:	7809      	ldrb	r1, [r1, #0]
 80008f6:	4608      	mov	r0, r1
								<< Shift_3_pos) | (HIGH << Shift_2_pos));
 80008f8:	f042 0104 	orr.w	r1, r2, #4
				canHandleTypeDef->CANx->sFilterRegister[canFilterHandleTypedef->filterBank].FR1 =
 80008fc:	f100 0248 	add.w	r2, r0, #72	@ 0x48
 8000900:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
				canHandleTypeDef->CANx->sFilterRegister[canFilterHandleTypedef->filterBank].FR2 =
						((canFilterHandleTypedef->CAN_Filter32BitMaskHandleTypeDef.mask1
 8000904:	683b      	ldr	r3, [r7, #0]
 8000906:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
								<< Shift_3_pos) | (HIGH << Shift_2_pos));
 8000908:	00db      	lsls	r3, r3, #3
				canHandleTypeDef->CANx->sFilterRegister[canFilterHandleTypedef->filterBank].FR2 =
 800090a:	687a      	ldr	r2, [r7, #4]
 800090c:	6811      	ldr	r1, [r2, #0]
 800090e:	683a      	ldr	r2, [r7, #0]
 8000910:	7812      	ldrb	r2, [r2, #0]
 8000912:	4610      	mov	r0, r2
								<< Shift_3_pos) | (HIGH << Shift_2_pos));
 8000914:	f043 0204 	orr.w	r2, r3, #4
				canHandleTypeDef->CANx->sFilterRegister[canFilterHandleTypedef->filterBank].FR2 =
 8000918:	f100 0348 	add.w	r3, r0, #72	@ 0x48
 800091c:	00db      	lsls	r3, r3, #3
 800091e:	440b      	add	r3, r1
 8000920:	605a      	str	r2, [r3, #4]
			}
		}
	}

	if (canFilterHandleTypedef->fifoAssignment == CAN_FIFO_0) {
 8000922:	683b      	ldr	r3, [r7, #0]
 8000924:	7b1b      	ldrb	r3, [r3, #12]
 8000926:	2b00      	cmp	r3, #0
 8000928:	d110      	bne.n	800094c <CAN_FILTER_CONFIG+0x2c6>
		canHandleTypeDef->CANx->FFA1R &= ~(HIGH
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
				<< canFilterHandleTypedef->filterBank);
 8000932:	683b      	ldr	r3, [r7, #0]
 8000934:	781b      	ldrb	r3, [r3, #0]
 8000936:	4619      	mov	r1, r3
 8000938:	2301      	movs	r3, #1
 800093a:	408b      	lsls	r3, r1
		canHandleTypeDef->CANx->FFA1R &= ~(HIGH
 800093c:	43db      	mvns	r3, r3
 800093e:	4619      	mov	r1, r3
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	400a      	ands	r2, r1
 8000946:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 800094a:	e012      	b.n	8000972 <CAN_FILTER_CONFIG+0x2ec>
	} else if (canFilterHandleTypedef->fifoAssignment == CAN_FIFO_1) {
 800094c:	683b      	ldr	r3, [r7, #0]
 800094e:	7b1b      	ldrb	r3, [r3, #12]
 8000950:	2b01      	cmp	r3, #1
 8000952:	d10e      	bne.n	8000972 <CAN_FILTER_CONFIG+0x2ec>
		canHandleTypeDef->CANx->FFA1R |= (HIGH
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
				<< canFilterHandleTypedef->filterBank);
 800095c:	683b      	ldr	r3, [r7, #0]
 800095e:	781b      	ldrb	r3, [r3, #0]
 8000960:	4619      	mov	r1, r3
 8000962:	2301      	movs	r3, #1
 8000964:	408b      	lsls	r3, r1
 8000966:	4619      	mov	r1, r3
		canHandleTypeDef->CANx->FFA1R |= (HIGH
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	430a      	orrs	r2, r1
 800096e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
	}

	// Activate the filter bank
	canHandleTypeDef->CANx->FA1R |=
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
			(HIGH << canFilterHandleTypedef->filterBank);
 800097a:	683b      	ldr	r3, [r7, #0]
 800097c:	781b      	ldrb	r3, [r3, #0]
 800097e:	4619      	mov	r1, r3
 8000980:	2301      	movs	r3, #1
 8000982:	408b      	lsls	r3, r1
 8000984:	4619      	mov	r1, r3
	canHandleTypeDef->CANx->FA1R |=
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	430a      	orrs	r2, r1
 800098c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

	// Exit filter init mode
	canHandleTypeDef->CANx->FMR &= ~(HIGH << Shift_0_pos);
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	f022 0201 	bic.w	r2, r2, #1
 80009a0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 80009a4:	bf00      	nop
 80009a6:	371c      	adds	r7, #28
 80009a8:	46bd      	mov	sp, r7
 80009aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ae:	4770      	bx	lr

080009b0 <CAN_RX_FREE_LEVEL>:

uint8_t CAN_RX_FREE_LEVEL(CAN_HandleTypedef *canHandleTypeDef, uint8_t fifo) {
 80009b0:	b480      	push	{r7}
 80009b2:	b083      	sub	sp, #12
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
 80009b8:	460b      	mov	r3, r1
 80009ba:	70fb      	strb	r3, [r7, #3]
	if (fifo == CAN_FIFO_0) {
 80009bc:	78fb      	ldrb	r3, [r7, #3]
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d107      	bne.n	80009d2 <CAN_RX_FREE_LEVEL+0x22>
		return (canHandleTypeDef->CANx->RFxR[CAN_FIFO_0] & GPIO_BIT_11_Mask);
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	68db      	ldr	r3, [r3, #12]
 80009c8:	b2db      	uxtb	r3, r3
 80009ca:	f003 0303 	and.w	r3, r3, #3
 80009ce:	b2db      	uxtb	r3, r3
 80009d0:	e00b      	b.n	80009ea <CAN_RX_FREE_LEVEL+0x3a>
	} else if (fifo == CAN_FIFO_1) {
 80009d2:	78fb      	ldrb	r3, [r7, #3]
 80009d4:	2b01      	cmp	r3, #1
 80009d6:	d107      	bne.n	80009e8 <CAN_RX_FREE_LEVEL+0x38>
		return (canHandleTypeDef->CANx->RFxR[CAN_FIFO_1] & GPIO_BIT_11_Mask);
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	691b      	ldr	r3, [r3, #16]
 80009de:	b2db      	uxtb	r3, r3
 80009e0:	f003 0303 	and.w	r3, r3, #3
 80009e4:	b2db      	uxtb	r3, r3
 80009e6:	e000      	b.n	80009ea <CAN_RX_FREE_LEVEL+0x3a>
	}

	return CAN_INVALID_FIFO;
 80009e8:	2300      	movs	r3, #0
}
 80009ea:	4618      	mov	r0, r3
 80009ec:	370c      	adds	r7, #12
 80009ee:	46bd      	mov	sp, r7
 80009f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f4:	4770      	bx	lr
	...

080009f8 <CAN_ADD_MESSAGE_IT>:
	canHandleTypeDef->CANx->RFxR[fifo] |= (HIGH << Shift_5_pos);
	return CAN_RCV_SUCCESS;
}

void CAN_ADD_MESSAGE_IT(CAN_HandleTypedef *canHandleTypeDef,
		CAN_TXHandleTypeDef *canTXHandleTypeDef, uint8_t mailbox) {
 80009f8:	b480      	push	{r7}
 80009fa:	b087      	sub	sp, #28
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	60f8      	str	r0, [r7, #12]
 8000a00:	60b9      	str	r1, [r7, #8]
 8000a02:	4613      	mov	r3, r2
 8000a04:	71fb      	strb	r3, [r7, #7]

	canHandleTypeDef->CANx->sTxMailBox[mailbox].TIR &= ~(HIGH << Shift_1_pos);
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	681a      	ldr	r2, [r3, #0]
 8000a0a:	79fb      	ldrb	r3, [r7, #7]
 8000a0c:	3318      	adds	r3, #24
 8000a0e:	011b      	lsls	r3, r3, #4
 8000a10:	4413      	add	r3, r2
 8000a12:	681a      	ldr	r2, [r3, #0]
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	6819      	ldr	r1, [r3, #0]
 8000a18:	79fb      	ldrb	r3, [r7, #7]
 8000a1a:	f022 0202 	bic.w	r2, r2, #2
 8000a1e:	3318      	adds	r3, #24
 8000a20:	011b      	lsls	r3, r3, #4
 8000a22:	440b      	add	r3, r1
 8000a24:	601a      	str	r2, [r3, #0]
	canHandleTypeDef->CANx->sTxMailBox[mailbox].TIR |=
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	681a      	ldr	r2, [r3, #0]
 8000a2a:	79fb      	ldrb	r3, [r7, #7]
 8000a2c:	3318      	adds	r3, #24
 8000a2e:	011b      	lsls	r3, r3, #4
 8000a30:	4413      	add	r3, r2
 8000a32:	6818      	ldr	r0, [r3, #0]
			(canTXHandleTypeDef->frameType << Shift_1_pos);
 8000a34:	68bb      	ldr	r3, [r7, #8]
 8000a36:	7b9b      	ldrb	r3, [r3, #14]
 8000a38:	005a      	lsls	r2, r3, #1
	canHandleTypeDef->CANx->sTxMailBox[mailbox].TIR |=
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	6819      	ldr	r1, [r3, #0]
 8000a3e:	79fb      	ldrb	r3, [r7, #7]
 8000a40:	4302      	orrs	r2, r0
 8000a42:	3318      	adds	r3, #24
 8000a44:	011b      	lsls	r3, r3, #4
 8000a46:	440b      	add	r3, r1
 8000a48:	601a      	str	r2, [r3, #0]

	canHandleTypeDef->CANx->sTxMailBox[mailbox].TIR &= ~(HIGH << Shift_2_pos);
 8000a4a:	68fb      	ldr	r3, [r7, #12]
 8000a4c:	681a      	ldr	r2, [r3, #0]
 8000a4e:	79fb      	ldrb	r3, [r7, #7]
 8000a50:	3318      	adds	r3, #24
 8000a52:	011b      	lsls	r3, r3, #4
 8000a54:	4413      	add	r3, r2
 8000a56:	681a      	ldr	r2, [r3, #0]
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	6819      	ldr	r1, [r3, #0]
 8000a5c:	79fb      	ldrb	r3, [r7, #7]
 8000a5e:	f022 0204 	bic.w	r2, r2, #4
 8000a62:	3318      	adds	r3, #24
 8000a64:	011b      	lsls	r3, r3, #4
 8000a66:	440b      	add	r3, r1
 8000a68:	601a      	str	r2, [r3, #0]
	canHandleTypeDef->CANx->sTxMailBox[mailbox].TIR |= (canTXHandleTypeDef->extd
 8000a6a:	68fb      	ldr	r3, [r7, #12]
 8000a6c:	681a      	ldr	r2, [r3, #0]
 8000a6e:	79fb      	ldrb	r3, [r7, #7]
 8000a70:	3318      	adds	r3, #24
 8000a72:	011b      	lsls	r3, r3, #4
 8000a74:	4413      	add	r3, r2
 8000a76:	6818      	ldr	r0, [r3, #0]
 8000a78:	68bb      	ldr	r3, [r7, #8]
 8000a7a:	7b1b      	ldrb	r3, [r3, #12]
			<< Shift_2_pos);
 8000a7c:	009a      	lsls	r2, r3, #2
	canHandleTypeDef->CANx->sTxMailBox[mailbox].TIR |= (canTXHandleTypeDef->extd
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	6819      	ldr	r1, [r3, #0]
 8000a82:	79fb      	ldrb	r3, [r7, #7]
 8000a84:	4302      	orrs	r2, r0
 8000a86:	3318      	adds	r3, #24
 8000a88:	011b      	lsls	r3, r3, #4
 8000a8a:	440b      	add	r3, r1
 8000a8c:	601a      	str	r2, [r3, #0]

	if (canTXHandleTypeDef->extd == CAN_STANDARD_IDE) {
 8000a8e:	68bb      	ldr	r3, [r7, #8]
 8000a90:	7b1b      	ldrb	r3, [r3, #12]
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d122      	bne.n	8000adc <CAN_ADD_MESSAGE_IT+0xe4>
		canHandleTypeDef->CANx->sTxMailBox[mailbox].TIR &= ~(0x7FF
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	681a      	ldr	r2, [r3, #0]
 8000a9a:	79fb      	ldrb	r3, [r7, #7]
 8000a9c:	3318      	adds	r3, #24
 8000a9e:	011b      	lsls	r3, r3, #4
 8000aa0:	4413      	add	r3, r2
 8000aa2:	681a      	ldr	r2, [r3, #0]
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	6819      	ldr	r1, [r3, #0]
 8000aa8:	79fb      	ldrb	r3, [r7, #7]
 8000aaa:	f3c2 0214 	ubfx	r2, r2, #0, #21
 8000aae:	3318      	adds	r3, #24
 8000ab0:	011b      	lsls	r3, r3, #4
 8000ab2:	440b      	add	r3, r1
 8000ab4:	601a      	str	r2, [r3, #0]
				<< Shift_21_pos);
		canHandleTypeDef->CANx->sTxMailBox[mailbox].TIR |=
 8000ab6:	68fb      	ldr	r3, [r7, #12]
 8000ab8:	681a      	ldr	r2, [r3, #0]
 8000aba:	79fb      	ldrb	r3, [r7, #7]
 8000abc:	3318      	adds	r3, #24
 8000abe:	011b      	lsls	r3, r3, #4
 8000ac0:	4413      	add	r3, r2
 8000ac2:	6818      	ldr	r0, [r3, #0]
				(canTXHandleTypeDef->identifier << Shift_21_pos);
 8000ac4:	68bb      	ldr	r3, [r7, #8]
 8000ac6:	689b      	ldr	r3, [r3, #8]
 8000ac8:	055a      	lsls	r2, r3, #21
		canHandleTypeDef->CANx->sTxMailBox[mailbox].TIR |=
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	6819      	ldr	r1, [r3, #0]
 8000ace:	79fb      	ldrb	r3, [r7, #7]
 8000ad0:	4302      	orrs	r2, r0
 8000ad2:	3318      	adds	r3, #24
 8000ad4:	011b      	lsls	r3, r3, #4
 8000ad6:	440b      	add	r3, r1
 8000ad8:	601a      	str	r2, [r3, #0]
 8000ada:	e025      	b.n	8000b28 <CAN_ADD_MESSAGE_IT+0x130>
	} else if (canTXHandleTypeDef->extd == CAN_EXTENDED_IDE) {
 8000adc:	68bb      	ldr	r3, [r7, #8]
 8000ade:	7b1b      	ldrb	r3, [r3, #12]
 8000ae0:	2b01      	cmp	r3, #1
 8000ae2:	d121      	bne.n	8000b28 <CAN_ADD_MESSAGE_IT+0x130>
		canHandleTypeDef->CANx->sTxMailBox[mailbox].TIR &= ~(0x1FFFFFFF
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	681a      	ldr	r2, [r3, #0]
 8000ae8:	79fb      	ldrb	r3, [r7, #7]
 8000aea:	3318      	adds	r3, #24
 8000aec:	011b      	lsls	r3, r3, #4
 8000aee:	4413      	add	r3, r2
 8000af0:	681a      	ldr	r2, [r3, #0]
 8000af2:	68fb      	ldr	r3, [r7, #12]
 8000af4:	6819      	ldr	r1, [r3, #0]
 8000af6:	79fb      	ldrb	r3, [r7, #7]
 8000af8:	f002 0207 	and.w	r2, r2, #7
 8000afc:	3318      	adds	r3, #24
 8000afe:	011b      	lsls	r3, r3, #4
 8000b00:	440b      	add	r3, r1
 8000b02:	601a      	str	r2, [r3, #0]
				<< Shift_3_pos);
		canHandleTypeDef->CANx->sTxMailBox[mailbox].TIR |=
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	681a      	ldr	r2, [r3, #0]
 8000b08:	79fb      	ldrb	r3, [r7, #7]
 8000b0a:	3318      	adds	r3, #24
 8000b0c:	011b      	lsls	r3, r3, #4
 8000b0e:	4413      	add	r3, r2
 8000b10:	6818      	ldr	r0, [r3, #0]
				(canTXHandleTypeDef->identifier << Shift_3_pos);
 8000b12:	68bb      	ldr	r3, [r7, #8]
 8000b14:	689b      	ldr	r3, [r3, #8]
 8000b16:	00da      	lsls	r2, r3, #3
		canHandleTypeDef->CANx->sTxMailBox[mailbox].TIR |=
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	6819      	ldr	r1, [r3, #0]
 8000b1c:	79fb      	ldrb	r3, [r7, #7]
 8000b1e:	4302      	orrs	r2, r0
 8000b20:	3318      	adds	r3, #24
 8000b22:	011b      	lsls	r3, r3, #4
 8000b24:	440b      	add	r3, r1
 8000b26:	601a      	str	r2, [r3, #0]
	}

	canHandleTypeDef->CANx->sTxMailBox[mailbox].TDTR &= ~(0xF << Shift_0_pos);
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	681a      	ldr	r2, [r3, #0]
 8000b2c:	79fb      	ldrb	r3, [r7, #7]
 8000b2e:	3318      	adds	r3, #24
 8000b30:	011b      	lsls	r3, r3, #4
 8000b32:	4413      	add	r3, r2
 8000b34:	3304      	adds	r3, #4
 8000b36:	681a      	ldr	r2, [r3, #0]
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	6819      	ldr	r1, [r3, #0]
 8000b3c:	79fb      	ldrb	r3, [r7, #7]
 8000b3e:	f022 020f 	bic.w	r2, r2, #15
 8000b42:	3318      	adds	r3, #24
 8000b44:	011b      	lsls	r3, r3, #4
 8000b46:	440b      	add	r3, r1
 8000b48:	3304      	adds	r3, #4
 8000b4a:	601a      	str	r2, [r3, #0]
	canHandleTypeDef->CANx->sTxMailBox[mailbox].TDTR |=
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	681a      	ldr	r2, [r3, #0]
 8000b50:	79fb      	ldrb	r3, [r7, #7]
 8000b52:	3318      	adds	r3, #24
 8000b54:	011b      	lsls	r3, r3, #4
 8000b56:	4413      	add	r3, r2
 8000b58:	3304      	adds	r3, #4
 8000b5a:	681a      	ldr	r2, [r3, #0]
			(canTXHandleTypeDef->dataLengthCode << Shift_0_pos);
 8000b5c:	68bb      	ldr	r3, [r7, #8]
 8000b5e:	7b5b      	ldrb	r3, [r3, #13]
 8000b60:	4618      	mov	r0, r3
	canHandleTypeDef->CANx->sTxMailBox[mailbox].TDTR |=
 8000b62:	68fb      	ldr	r3, [r7, #12]
 8000b64:	6819      	ldr	r1, [r3, #0]
 8000b66:	79fb      	ldrb	r3, [r7, #7]
 8000b68:	4302      	orrs	r2, r0
 8000b6a:	3318      	adds	r3, #24
 8000b6c:	011b      	lsls	r3, r3, #4
 8000b6e:	440b      	add	r3, r1
 8000b70:	3304      	adds	r3, #4
 8000b72:	601a      	str	r2, [r3, #0]

	// Clear TDLR and TDHR completely before writing data
	canHandleTypeDef->CANx->sTxMailBox[mailbox].TDLR = 0;
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	681a      	ldr	r2, [r3, #0]
 8000b78:	79fb      	ldrb	r3, [r7, #7]
 8000b7a:	011b      	lsls	r3, r3, #4
 8000b7c:	4413      	add	r3, r2
 8000b7e:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8000b82:	2200      	movs	r2, #0
 8000b84:	601a      	str	r2, [r3, #0]
	canHandleTypeDef->CANx->sTxMailBox[mailbox].TDHR = 0;
 8000b86:	68fb      	ldr	r3, [r7, #12]
 8000b88:	681a      	ldr	r2, [r3, #0]
 8000b8a:	79fb      	ldrb	r3, [r7, #7]
 8000b8c:	011b      	lsls	r3, r3, #4
 8000b8e:	4413      	add	r3, r2
 8000b90:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8000b94:	2200      	movs	r2, #0
 8000b96:	601a      	str	r2, [r3, #0]
	for (uint8_t i = 0; i < canTXHandleTypeDef->dataLengthCode; i++) {
 8000b98:	2300      	movs	r3, #0
 8000b9a:	75fb      	strb	r3, [r7, #23]
 8000b9c:	e03b      	b.n	8000c16 <CAN_ADD_MESSAGE_IT+0x21e>
		if (i < 4) {
 8000b9e:	7dfb      	ldrb	r3, [r7, #23]
 8000ba0:	2b03      	cmp	r3, #3
 8000ba2:	d81a      	bhi.n	8000bda <CAN_ADD_MESSAGE_IT+0x1e2>
			canHandleTypeDef->CANx->sTxMailBox[mailbox].TDLR |=
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	681a      	ldr	r2, [r3, #0]
 8000ba8:	79fb      	ldrb	r3, [r7, #7]
 8000baa:	011b      	lsls	r3, r3, #4
 8000bac:	4413      	add	r3, r2
 8000bae:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8000bb2:	681a      	ldr	r2, [r3, #0]
					(canTXHandleTypeDef->data[i] << (i * 8));
 8000bb4:	7dfb      	ldrb	r3, [r7, #23]
 8000bb6:	68b9      	ldr	r1, [r7, #8]
 8000bb8:	5ccb      	ldrb	r3, [r1, r3]
 8000bba:	4619      	mov	r1, r3
 8000bbc:	7dfb      	ldrb	r3, [r7, #23]
 8000bbe:	00db      	lsls	r3, r3, #3
 8000bc0:	fa01 f303 	lsl.w	r3, r1, r3
 8000bc4:	4618      	mov	r0, r3
			canHandleTypeDef->CANx->sTxMailBox[mailbox].TDLR |=
 8000bc6:	68fb      	ldr	r3, [r7, #12]
 8000bc8:	6819      	ldr	r1, [r3, #0]
 8000bca:	79fb      	ldrb	r3, [r7, #7]
 8000bcc:	4302      	orrs	r2, r0
 8000bce:	011b      	lsls	r3, r3, #4
 8000bd0:	440b      	add	r3, r1
 8000bd2:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8000bd6:	601a      	str	r2, [r3, #0]
 8000bd8:	e01a      	b.n	8000c10 <CAN_ADD_MESSAGE_IT+0x218>
		} else {
			canHandleTypeDef->CANx->sTxMailBox[mailbox].TDHR |=
 8000bda:	68fb      	ldr	r3, [r7, #12]
 8000bdc:	681a      	ldr	r2, [r3, #0]
 8000bde:	79fb      	ldrb	r3, [r7, #7]
 8000be0:	011b      	lsls	r3, r3, #4
 8000be2:	4413      	add	r3, r2
 8000be4:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8000be8:	681a      	ldr	r2, [r3, #0]
					(canTXHandleTypeDef->data[i] << ((i - 4) * 8));
 8000bea:	7dfb      	ldrb	r3, [r7, #23]
 8000bec:	68b9      	ldr	r1, [r7, #8]
 8000bee:	5ccb      	ldrb	r3, [r1, r3]
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	7dfb      	ldrb	r3, [r7, #23]
 8000bf4:	3b04      	subs	r3, #4
 8000bf6:	00db      	lsls	r3, r3, #3
 8000bf8:	fa01 f303 	lsl.w	r3, r1, r3
 8000bfc:	4618      	mov	r0, r3
			canHandleTypeDef->CANx->sTxMailBox[mailbox].TDHR |=
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	6819      	ldr	r1, [r3, #0]
 8000c02:	79fb      	ldrb	r3, [r7, #7]
 8000c04:	4302      	orrs	r2, r0
 8000c06:	011b      	lsls	r3, r3, #4
 8000c08:	440b      	add	r3, r1
 8000c0a:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8000c0e:	601a      	str	r2, [r3, #0]
	for (uint8_t i = 0; i < canTXHandleTypeDef->dataLengthCode; i++) {
 8000c10:	7dfb      	ldrb	r3, [r7, #23]
 8000c12:	3301      	adds	r3, #1
 8000c14:	75fb      	strb	r3, [r7, #23]
 8000c16:	68bb      	ldr	r3, [r7, #8]
 8000c18:	7b5b      	ldrb	r3, [r3, #13]
 8000c1a:	7dfa      	ldrb	r2, [r7, #23]
 8000c1c:	429a      	cmp	r2, r3
 8000c1e:	d3be      	bcc.n	8000b9e <CAN_ADD_MESSAGE_IT+0x1a6>
		}
	}

	canHandleTypeDef->CANx->sTxMailBox[mailbox].TIR |= (HIGH << Shift_0_pos);
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	681a      	ldr	r2, [r3, #0]
 8000c24:	79fb      	ldrb	r3, [r7, #7]
 8000c26:	3318      	adds	r3, #24
 8000c28:	011b      	lsls	r3, r3, #4
 8000c2a:	4413      	add	r3, r2
 8000c2c:	681a      	ldr	r2, [r3, #0]
 8000c2e:	68fb      	ldr	r3, [r7, #12]
 8000c30:	6819      	ldr	r1, [r3, #0]
 8000c32:	79fb      	ldrb	r3, [r7, #7]
 8000c34:	f042 0201 	orr.w	r2, r2, #1
 8000c38:	3318      	adds	r3, #24
 8000c3a:	011b      	lsls	r3, r3, #4
 8000c3c:	440b      	add	r3, r1
 8000c3e:	601a      	str	r2, [r3, #0]

	mailBoxBitIT[mailbox] = mailbox * 8;
 8000c40:	79fb      	ldrb	r3, [r7, #7]
 8000c42:	00da      	lsls	r2, r3, #3
 8000c44:	79fb      	ldrb	r3, [r7, #7]
 8000c46:	4611      	mov	r1, r2
 8000c48:	4a04      	ldr	r2, [pc, #16]	@ (8000c5c <CAN_ADD_MESSAGE_IT+0x264>)
 8000c4a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

}
 8000c4e:	bf00      	nop
 8000c50:	371c      	adds	r7, #28
 8000c52:	46bd      	mov	sp, r7
 8000c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop
 8000c5c:	20000080 	.word	0x20000080

08000c60 <CAN_SEND_IT>:

void CAN_SEND_IT(CAN_HandleTypedef *canHandleTypeDef,
		CAN_TXHandleTypeDef *canTXHandleTypeDef) {
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b084      	sub	sp, #16
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
 8000c68:	6039      	str	r1, [r7, #0]
	uint8_t mailBox;
	mailBox = CAN_TX_CHECK_NEXT_MAILBOX_FREE(canHandleTypeDef);
 8000c6a:	6878      	ldr	r0, [r7, #4]
 8000c6c:	f7ff fcf8 	bl	8000660 <CAN_TX_CHECK_NEXT_MAILBOX_FREE>
 8000c70:	4603      	mov	r3, r0
 8000c72:	73fb      	strb	r3, [r7, #15]
	if (CAN_TX_FREE_LEVEL(canHandleTypeDef) > 0) {
 8000c74:	6878      	ldr	r0, [r7, #4]
 8000c76:	f7ff fcc5 	bl	8000604 <CAN_TX_FREE_LEVEL>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d00d      	beq.n	8000c9c <CAN_SEND_IT+0x3c>
		canHandleTypeDef->CANx->IER |= (HIGH << Shift_0_pos);
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	695a      	ldr	r2, [r3, #20]
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	f042 0201 	orr.w	r2, r2, #1
 8000c8e:	615a      	str	r2, [r3, #20]
		CAN_ADD_MESSAGE_IT(canHandleTypeDef, canTXHandleTypeDef, mailBox);
 8000c90:	7bfb      	ldrb	r3, [r7, #15]
 8000c92:	461a      	mov	r2, r3
 8000c94:	6839      	ldr	r1, [r7, #0]
 8000c96:	6878      	ldr	r0, [r7, #4]
 8000c98:	f7ff feae 	bl	80009f8 <CAN_ADD_MESSAGE_IT>
	}
}
 8000c9c:	bf00      	nop
 8000c9e:	3710      	adds	r7, #16
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}

08000ca4 <CAN_TX_Handling>:

void CAN_TX_Handling(CAN_HandleTypedef *canHandleTypeDef) {
 8000ca4:	b480      	push	{r7}
 8000ca6:	b085      	sub	sp, #20
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
	// Check all 3 mailboxes
	for (uint8_t mailbox = 0; mailbox < 3; mailbox++) {
 8000cac:	2300      	movs	r3, #0
 8000cae:	73fb      	strb	r3, [r7, #15]
 8000cb0:	e02a      	b.n	8000d08 <CAN_TX_Handling+0x64>
		if ((canHandleTypeDef->CANx->TSR >> mailBoxBitIT[mailbox]) & 0x1) {
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	689a      	ldr	r2, [r3, #8]
 8000cb8:	7bfb      	ldrb	r3, [r7, #15]
 8000cba:	4918      	ldr	r1, [pc, #96]	@ (8000d1c <CAN_TX_Handling+0x78>)
 8000cbc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000cc0:	fa22 f303 	lsr.w	r3, r2, r3
 8000cc4:	f003 0301 	and.w	r3, r3, #1
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d01a      	beq.n	8000d02 <CAN_TX_Handling+0x5e>
			CAN_txCompl = HIGH;
 8000ccc:	4b14      	ldr	r3, [pc, #80]	@ (8000d20 <CAN_TX_Handling+0x7c>)
 8000cce:	2201      	movs	r2, #1
 8000cd0:	701a      	strb	r2, [r3, #0]
			// Clear Interrupt Transmit
			canHandleTypeDef->CANx->IER &= ~(HIGH << Shift_0_pos);
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	695a      	ldr	r2, [r3, #20]
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	f022 0201 	bic.w	r2, r2, #1
 8000ce0:	615a      	str	r2, [r3, #20]
			// Clear the RQCP flag by writing 1 to it
			canHandleTypeDef->CANx->TSR |= (0x1 << mailBoxBitIT[mailbox]);
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	689a      	ldr	r2, [r3, #8]
 8000ce8:	7bfb      	ldrb	r3, [r7, #15]
 8000cea:	490c      	ldr	r1, [pc, #48]	@ (8000d1c <CAN_TX_Handling+0x78>)
 8000cec:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000cf0:	2101      	movs	r1, #1
 8000cf2:	fa01 f303 	lsl.w	r3, r1, r3
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	430a      	orrs	r2, r1
 8000cfe:	609a      	str	r2, [r3, #8]
			break;  // Exit after handling first completed mailbox
 8000d00:	e006      	b.n	8000d10 <CAN_TX_Handling+0x6c>
	for (uint8_t mailbox = 0; mailbox < 3; mailbox++) {
 8000d02:	7bfb      	ldrb	r3, [r7, #15]
 8000d04:	3301      	adds	r3, #1
 8000d06:	73fb      	strb	r3, [r7, #15]
 8000d08:	7bfb      	ldrb	r3, [r7, #15]
 8000d0a:	2b02      	cmp	r3, #2
 8000d0c:	d9d1      	bls.n	8000cb2 <CAN_TX_Handling+0xe>
		}
	}
}
 8000d0e:	bf00      	nop
 8000d10:	bf00      	nop
 8000d12:	3714      	adds	r7, #20
 8000d14:	46bd      	mov	sp, r7
 8000d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1a:	4770      	bx	lr
 8000d1c:	20000080 	.word	0x20000080
 8000d20:	2000007c 	.word	0x2000007c

08000d24 <CAN_RECEIVE_IT>:

void CAN_RECEIVE_IT(CAN_HandleTypedef *canHandleTypeDef,
		CAN_RXHandleTypeDef *can_RXHandleTypeDef, uint8_t fifo) {
 8000d24:	b480      	push	{r7}
 8000d26:	b085      	sub	sp, #20
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	60f8      	str	r0, [r7, #12]
 8000d2c:	60b9      	str	r1, [r7, #8]
 8000d2e:	4613      	mov	r3, r2
 8000d30:	71fb      	strb	r3, [r7, #7]
	// Enable FIFO message pending interrupt
	if (fifo == CAN_FIFO_0) {
 8000d32:	79fb      	ldrb	r3, [r7, #7]
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d108      	bne.n	8000d4a <CAN_RECEIVE_IT+0x26>
		// Enable FIFO 0 message pending interrupt (FMPIE0)
		canHandleTypeDef->CANx->IER |= (HIGH << Shift_1_pos);
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	695a      	ldr	r2, [r3, #20]
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	f042 0202 	orr.w	r2, r2, #2
 8000d46:	615a      	str	r2, [r3, #20]
	} else if (fifo == CAN_FIFO_1) {
		// Enable FIFO 1 message pending interrupt (FMPIE1)
		canHandleTypeDef->CANx->IER |= (HIGH << Shift_4_pos);
	}
}
 8000d48:	e00a      	b.n	8000d60 <CAN_RECEIVE_IT+0x3c>
	} else if (fifo == CAN_FIFO_1) {
 8000d4a:	79fb      	ldrb	r3, [r7, #7]
 8000d4c:	2b01      	cmp	r3, #1
 8000d4e:	d107      	bne.n	8000d60 <CAN_RECEIVE_IT+0x3c>
		canHandleTypeDef->CANx->IER |= (HIGH << Shift_4_pos);
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	695a      	ldr	r2, [r3, #20]
 8000d56:	68fb      	ldr	r3, [r7, #12]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	f042 0210 	orr.w	r2, r2, #16
 8000d5e:	615a      	str	r2, [r3, #20]
}
 8000d60:	bf00      	nop
 8000d62:	3714      	adds	r7, #20
 8000d64:	46bd      	mov	sp, r7
 8000d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6a:	4770      	bx	lr

08000d6c <CAN_RX_Handling>:
void CAN_RX_Handling(CAN_HandleTypedef *canHandleTypeDef,
		CAN_RXHandleTypeDef *can_RXHandleTypeDef, uint8_t fifo) {
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b086      	sub	sp, #24
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	60f8      	str	r0, [r7, #12]
 8000d74:	60b9      	str	r1, [r7, #8]
 8000d76:	4613      	mov	r3, r2
 8000d78:	71fb      	strb	r3, [r7, #7]

	// Check if FIFO has pending messages
	uint8_t messagePending = CAN_RX_FREE_LEVEL(canHandleTypeDef, fifo);
 8000d7a:	79fb      	ldrb	r3, [r7, #7]
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	68f8      	ldr	r0, [r7, #12]
 8000d80:	f7ff fe16 	bl	80009b0 <CAN_RX_FREE_LEVEL>
 8000d84:	4603      	mov	r3, r0
 8000d86:	757b      	strb	r3, [r7, #21]

	if (messagePending > 0) {
 8000d88:	7d7b      	ldrb	r3, [r7, #21]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	f000 8093 	beq.w	8000eb6 <CAN_RX_Handling+0x14a>
		// Read RTR bit
		can_RXHandleTypeDef->rtr =
				(canHandleTypeDef->CANx->sFIFOMailBox[fifo].RIR >> Shift_1_pos)
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	681a      	ldr	r2, [r3, #0]
 8000d94:	79fb      	ldrb	r3, [r7, #7]
 8000d96:	331b      	adds	r3, #27
 8000d98:	011b      	lsls	r3, r3, #4
 8000d9a:	4413      	add	r3, r2
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	085b      	lsrs	r3, r3, #1
						& HIGH;
 8000da0:	b2db      	uxtb	r3, r3
 8000da2:	f003 0301 	and.w	r3, r3, #1
 8000da6:	b2da      	uxtb	r2, r3
		can_RXHandleTypeDef->rtr =
 8000da8:	68bb      	ldr	r3, [r7, #8]
 8000daa:	73da      	strb	r2, [r3, #15]

		// Read IDE bit (Standard or Extended)
		can_RXHandleTypeDef->extd =
				((canHandleTypeDef->CANx->sFIFOMailBox[fifo].RIR >> Shift_2_pos)
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	681a      	ldr	r2, [r3, #0]
 8000db0:	79fb      	ldrb	r3, [r7, #7]
 8000db2:	331b      	adds	r3, #27
 8000db4:	011b      	lsls	r3, r3, #4
 8000db6:	4413      	add	r3, r2
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	089b      	lsrs	r3, r3, #2
						& HIGH);
 8000dbc:	b2db      	uxtb	r3, r3
 8000dbe:	f003 0301 	and.w	r3, r3, #1
 8000dc2:	b2da      	uxtb	r2, r3
		can_RXHandleTypeDef->extd =
 8000dc4:	68bb      	ldr	r3, [r7, #8]
 8000dc6:	731a      	strb	r2, [r3, #12]

		// Read Identifier
		if (can_RXHandleTypeDef->extd == CAN_STANDARD_IDE) {
 8000dc8:	68bb      	ldr	r3, [r7, #8]
 8000dca:	7b1b      	ldrb	r3, [r3, #12]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d10c      	bne.n	8000dea <CAN_RX_Handling+0x7e>
			can_RXHandleTypeDef->identifier =
					((canHandleTypeDef->CANx->sFIFOMailBox[fifo].RIR
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	681a      	ldr	r2, [r3, #0]
 8000dd4:	79fb      	ldrb	r3, [r7, #7]
 8000dd6:	331b      	adds	r3, #27
 8000dd8:	011b      	lsls	r3, r3, #4
 8000dda:	4413      	add	r3, r2
 8000ddc:	681b      	ldr	r3, [r3, #0]
							>> Shift_21_pos) & 0x7FF);
 8000dde:	0d5b      	lsrs	r3, r3, #21
 8000de0:	f3c3 020a 	ubfx	r2, r3, #0, #11
			can_RXHandleTypeDef->identifier =
 8000de4:	68bb      	ldr	r3, [r7, #8]
 8000de6:	609a      	str	r2, [r3, #8]
 8000de8:	e00f      	b.n	8000e0a <CAN_RX_Handling+0x9e>
		} else if (can_RXHandleTypeDef->extd == CAN_EXTENDED_IDE) {
 8000dea:	68bb      	ldr	r3, [r7, #8]
 8000dec:	7b1b      	ldrb	r3, [r3, #12]
 8000dee:	2b01      	cmp	r3, #1
 8000df0:	d10b      	bne.n	8000e0a <CAN_RX_Handling+0x9e>
			can_RXHandleTypeDef->identifier =
					((canHandleTypeDef->CANx->sFIFOMailBox[fifo].RIR
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	681a      	ldr	r2, [r3, #0]
 8000df6:	79fb      	ldrb	r3, [r7, #7]
 8000df8:	331b      	adds	r3, #27
 8000dfa:	011b      	lsls	r3, r3, #4
 8000dfc:	4413      	add	r3, r2
 8000dfe:	681b      	ldr	r3, [r3, #0]
							>> Shift_3_pos) & 0x1FFFFFFF);
 8000e00:	08db      	lsrs	r3, r3, #3
 8000e02:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
			can_RXHandleTypeDef->identifier =
 8000e06:	68bb      	ldr	r3, [r7, #8]
 8000e08:	609a      	str	r2, [r3, #8]
		}

		// Read Data Length Code
		can_RXHandleTypeDef->dataLengthCode =
				((canHandleTypeDef->CANx->sFIFOMailBox[fifo].RDTR >> Shift_0_pos)
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	681a      	ldr	r2, [r3, #0]
 8000e0e:	79fb      	ldrb	r3, [r7, #7]
 8000e10:	331b      	adds	r3, #27
 8000e12:	011b      	lsls	r3, r3, #4
 8000e14:	4413      	add	r3, r2
 8000e16:	3304      	adds	r3, #4
 8000e18:	681b      	ldr	r3, [r3, #0]
						& 0xF);
 8000e1a:	b2db      	uxtb	r3, r3
 8000e1c:	f003 030f 	and.w	r3, r3, #15
 8000e20:	b2da      	uxtb	r2, r3
		can_RXHandleTypeDef->dataLengthCode =
 8000e22:	68bb      	ldr	r3, [r7, #8]
 8000e24:	735a      	strb	r2, [r3, #13]

		// Read Data bytes
		uint8_t j = 0;
 8000e26:	2300      	movs	r3, #0
 8000e28:	75fb      	strb	r3, [r7, #23]
		for (uint8_t i = 0; i < can_RXHandleTypeDef->dataLengthCode && i < 8;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	75bb      	strb	r3, [r7, #22]
 8000e2e:	e027      	b.n	8000e80 <CAN_RX_Handling+0x114>
				i++) {
			if (i < 4) {
 8000e30:	7dbb      	ldrb	r3, [r7, #22]
 8000e32:	2b03      	cmp	r3, #3
 8000e34:	d80f      	bhi.n	8000e56 <CAN_RX_Handling+0xea>
				can_RXHandleTypeDef->data[i] =
						((canHandleTypeDef->CANx->sFIFOMailBox[fifo].RDLR
 8000e36:	68fb      	ldr	r3, [r7, #12]
 8000e38:	681a      	ldr	r2, [r3, #0]
 8000e3a:	79fb      	ldrb	r3, [r7, #7]
 8000e3c:	011b      	lsls	r3, r3, #4
 8000e3e:	4413      	add	r3, r2
 8000e40:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8000e44:	681a      	ldr	r2, [r3, #0]
								>> (i * 8)) & 0xFF);
 8000e46:	7dbb      	ldrb	r3, [r7, #22]
 8000e48:	00db      	lsls	r3, r3, #3
 8000e4a:	40da      	lsrs	r2, r3
				can_RXHandleTypeDef->data[i] =
 8000e4c:	7dbb      	ldrb	r3, [r7, #22]
 8000e4e:	b2d1      	uxtb	r1, r2
 8000e50:	68ba      	ldr	r2, [r7, #8]
 8000e52:	54d1      	strb	r1, [r2, r3]
 8000e54:	e011      	b.n	8000e7a <CAN_RX_Handling+0x10e>
			} else {
				can_RXHandleTypeDef->data[i] =
						((canHandleTypeDef->CANx->sFIFOMailBox[fifo].RDHR
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	681a      	ldr	r2, [r3, #0]
 8000e5a:	79fb      	ldrb	r3, [r7, #7]
 8000e5c:	011b      	lsls	r3, r3, #4
 8000e5e:	4413      	add	r3, r2
 8000e60:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8000e64:	681a      	ldr	r2, [r3, #0]
								>> (j * 8)) & 0xFF);
 8000e66:	7dfb      	ldrb	r3, [r7, #23]
 8000e68:	00db      	lsls	r3, r3, #3
 8000e6a:	40da      	lsrs	r2, r3
				can_RXHandleTypeDef->data[i] =
 8000e6c:	7dbb      	ldrb	r3, [r7, #22]
 8000e6e:	b2d1      	uxtb	r1, r2
 8000e70:	68ba      	ldr	r2, [r7, #8]
 8000e72:	54d1      	strb	r1, [r2, r3]
				j++;
 8000e74:	7dfb      	ldrb	r3, [r7, #23]
 8000e76:	3301      	adds	r3, #1
 8000e78:	75fb      	strb	r3, [r7, #23]
				i++) {
 8000e7a:	7dbb      	ldrb	r3, [r7, #22]
 8000e7c:	3301      	adds	r3, #1
 8000e7e:	75bb      	strb	r3, [r7, #22]
		for (uint8_t i = 0; i < can_RXHandleTypeDef->dataLengthCode && i < 8;
 8000e80:	68bb      	ldr	r3, [r7, #8]
 8000e82:	7b5b      	ldrb	r3, [r3, #13]
 8000e84:	7dba      	ldrb	r2, [r7, #22]
 8000e86:	429a      	cmp	r2, r3
 8000e88:	d202      	bcs.n	8000e90 <CAN_RX_Handling+0x124>
 8000e8a:	7dbb      	ldrb	r3, [r7, #22]
 8000e8c:	2b07      	cmp	r3, #7
 8000e8e:	d9cf      	bls.n	8000e30 <CAN_RX_Handling+0xc4>
			}
		}

		// Set completion flag
		CAN_rxCompl = HIGH;
 8000e90:	4b0b      	ldr	r3, [pc, #44]	@ (8000ec0 <CAN_RX_Handling+0x154>)
 8000e92:	2201      	movs	r2, #1
 8000e94:	701a      	strb	r2, [r3, #0]

		// Release FIFO by setting RFOM bit
		canHandleTypeDef->CANx->RFxR[fifo] |= (HIGH << Shift_5_pos);
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	681a      	ldr	r2, [r3, #0]
 8000e9a:	79fb      	ldrb	r3, [r7, #7]
 8000e9c:	3302      	adds	r3, #2
 8000e9e:	009b      	lsls	r3, r3, #2
 8000ea0:	4413      	add	r3, r2
 8000ea2:	685a      	ldr	r2, [r3, #4]
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	6819      	ldr	r1, [r3, #0]
 8000ea8:	79fb      	ldrb	r3, [r7, #7]
 8000eaa:	f042 0220 	orr.w	r2, r2, #32
 8000eae:	3302      	adds	r3, #2
 8000eb0:	009b      	lsls	r3, r3, #2
 8000eb2:	440b      	add	r3, r1
 8000eb4:	605a      	str	r2, [r3, #4]
	}
}
 8000eb6:	bf00      	nop
 8000eb8:	3718      	adds	r7, #24
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	2000007d 	.word	0x2000007d

08000ec4 <GPIO_INIT>:
#include "stm32f4xx_cus_gpio.h"

void GPIO_INIT(GPIO_Handle_TypeDef *gpioHandle) {
 8000ec4:	b480      	push	{r7}
 8000ec6:	b085      	sub	sp, #20
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
	// Enable clock source
	if (gpioHandle->GPIOX == GPIOA) {
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	4a90      	ldr	r2, [pc, #576]	@ (8001114 <GPIO_INIT+0x250>)
 8000ed2:	4293      	cmp	r3, r2
 8000ed4:	d106      	bne.n	8000ee4 <GPIO_INIT+0x20>
		GPIOA_EN();
 8000ed6:	4b90      	ldr	r3, [pc, #576]	@ (8001118 <GPIO_INIT+0x254>)
 8000ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eda:	4a8f      	ldr	r2, [pc, #572]	@ (8001118 <GPIO_INIT+0x254>)
 8000edc:	f043 0301 	orr.w	r3, r3, #1
 8000ee0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ee2:	e05e      	b.n	8000fa2 <GPIO_INIT+0xde>
	} else if (gpioHandle->GPIOX == GPIOB) {
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4a8c      	ldr	r2, [pc, #560]	@ (800111c <GPIO_INIT+0x258>)
 8000eea:	4293      	cmp	r3, r2
 8000eec:	d106      	bne.n	8000efc <GPIO_INIT+0x38>
		GPIOB_EN();
 8000eee:	4b8a      	ldr	r3, [pc, #552]	@ (8001118 <GPIO_INIT+0x254>)
 8000ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef2:	4a89      	ldr	r2, [pc, #548]	@ (8001118 <GPIO_INIT+0x254>)
 8000ef4:	f043 0302 	orr.w	r3, r3, #2
 8000ef8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000efa:	e052      	b.n	8000fa2 <GPIO_INIT+0xde>
	} else if (gpioHandle->GPIOX == GPIOC) {
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4a87      	ldr	r2, [pc, #540]	@ (8001120 <GPIO_INIT+0x25c>)
 8000f02:	4293      	cmp	r3, r2
 8000f04:	d106      	bne.n	8000f14 <GPIO_INIT+0x50>
		GPIOC_EN();
 8000f06:	4b84      	ldr	r3, [pc, #528]	@ (8001118 <GPIO_INIT+0x254>)
 8000f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0a:	4a83      	ldr	r2, [pc, #524]	@ (8001118 <GPIO_INIT+0x254>)
 8000f0c:	f043 0304 	orr.w	r3, r3, #4
 8000f10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f12:	e046      	b.n	8000fa2 <GPIO_INIT+0xde>
	} else if (gpioHandle->GPIOX == GPIOD) {
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	4a82      	ldr	r2, [pc, #520]	@ (8001124 <GPIO_INIT+0x260>)
 8000f1a:	4293      	cmp	r3, r2
 8000f1c:	d106      	bne.n	8000f2c <GPIO_INIT+0x68>
		GPIOD_EN();
 8000f1e:	4b7e      	ldr	r3, [pc, #504]	@ (8001118 <GPIO_INIT+0x254>)
 8000f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f22:	4a7d      	ldr	r2, [pc, #500]	@ (8001118 <GPIO_INIT+0x254>)
 8000f24:	f043 0308 	orr.w	r3, r3, #8
 8000f28:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f2a:	e03a      	b.n	8000fa2 <GPIO_INIT+0xde>
	} else if (gpioHandle->GPIOX == GPIOE) {
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4a7d      	ldr	r2, [pc, #500]	@ (8001128 <GPIO_INIT+0x264>)
 8000f32:	4293      	cmp	r3, r2
 8000f34:	d106      	bne.n	8000f44 <GPIO_INIT+0x80>
		GPIOE_EN();
 8000f36:	4b78      	ldr	r3, [pc, #480]	@ (8001118 <GPIO_INIT+0x254>)
 8000f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3a:	4a77      	ldr	r2, [pc, #476]	@ (8001118 <GPIO_INIT+0x254>)
 8000f3c:	f043 0310 	orr.w	r3, r3, #16
 8000f40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f42:	e02e      	b.n	8000fa2 <GPIO_INIT+0xde>
	} else if (gpioHandle->GPIOX == GPIOF) {
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	4a78      	ldr	r2, [pc, #480]	@ (800112c <GPIO_INIT+0x268>)
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d106      	bne.n	8000f5c <GPIO_INIT+0x98>
		GPIOF_EN();
 8000f4e:	4b72      	ldr	r3, [pc, #456]	@ (8001118 <GPIO_INIT+0x254>)
 8000f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f52:	4a71      	ldr	r2, [pc, #452]	@ (8001118 <GPIO_INIT+0x254>)
 8000f54:	f043 0320 	orr.w	r3, r3, #32
 8000f58:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f5a:	e022      	b.n	8000fa2 <GPIO_INIT+0xde>
	} else if (gpioHandle->GPIOX == GPIOG) {
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4a73      	ldr	r2, [pc, #460]	@ (8001130 <GPIO_INIT+0x26c>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d106      	bne.n	8000f74 <GPIO_INIT+0xb0>
		GPIOG_EN();
 8000f66:	4b6c      	ldr	r3, [pc, #432]	@ (8001118 <GPIO_INIT+0x254>)
 8000f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f6a:	4a6b      	ldr	r2, [pc, #428]	@ (8001118 <GPIO_INIT+0x254>)
 8000f6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f72:	e016      	b.n	8000fa2 <GPIO_INIT+0xde>
	} else if (gpioHandle->GPIOX == GPIOH) {
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	4a6e      	ldr	r2, [pc, #440]	@ (8001134 <GPIO_INIT+0x270>)
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	d106      	bne.n	8000f8c <GPIO_INIT+0xc8>
		GPIOH_EN();
 8000f7e:	4b66      	ldr	r3, [pc, #408]	@ (8001118 <GPIO_INIT+0x254>)
 8000f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f82:	4a65      	ldr	r2, [pc, #404]	@ (8001118 <GPIO_INIT+0x254>)
 8000f84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f8a:	e00a      	b.n	8000fa2 <GPIO_INIT+0xde>
	} else if (gpioHandle->GPIOX == GPIOI) {
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4a69      	ldr	r2, [pc, #420]	@ (8001138 <GPIO_INIT+0x274>)
 8000f92:	4293      	cmp	r3, r2
 8000f94:	d105      	bne.n	8000fa2 <GPIO_INIT+0xde>
		GPIOI_EN();
 8000f96:	4b60      	ldr	r3, [pc, #384]	@ (8001118 <GPIO_INIT+0x254>)
 8000f98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9a:	4a5f      	ldr	r2, [pc, #380]	@ (8001118 <GPIO_INIT+0x254>)
 8000f9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fa0:	6313      	str	r3, [r2, #48]	@ 0x30
	}

	// Reset mode
	gpioHandle->GPIOX->MODER &= ~(GPIO_BIT_11_Mask
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	681a      	ldr	r2, [r3, #0]
			<< (Shift_2_pos * gpioHandle->pin_number));
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	791b      	ldrb	r3, [r3, #4]
 8000fac:	005b      	lsls	r3, r3, #1
 8000fae:	2103      	movs	r1, #3
 8000fb0:	fa01 f303 	lsl.w	r3, r1, r3
	gpioHandle->GPIOX->MODER &= ~(GPIO_BIT_11_Mask
 8000fb4:	43db      	mvns	r3, r3
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	400a      	ands	r2, r1
 8000fbe:	601a      	str	r2, [r3, #0]

	// Pull-up or Pull-down
	gpioHandle->GPIOX->PUPDR &= ~(GPIO_BIT_11_Mask
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	68da      	ldr	r2, [r3, #12]
			<< (Shift_2_pos * gpioHandle->pin_number));
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	791b      	ldrb	r3, [r3, #4]
 8000fca:	005b      	lsls	r3, r3, #1
 8000fcc:	2103      	movs	r1, #3
 8000fce:	fa01 f303 	lsl.w	r3, r1, r3
	gpioHandle->GPIOX->PUPDR &= ~(GPIO_BIT_11_Mask
 8000fd2:	43db      	mvns	r3, r3
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	400a      	ands	r2, r1
 8000fdc:	60da      	str	r2, [r3, #12]

	gpioHandle->GPIOX->PUPDR |= (gpioHandle->pull_up_pull_down
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	68da      	ldr	r2, [r3, #12]
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	799b      	ldrb	r3, [r3, #6]
 8000fe8:	4619      	mov	r1, r3
			<< (Shift_2_pos * gpioHandle->pin_number));
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	791b      	ldrb	r3, [r3, #4]
 8000fee:	005b      	lsls	r3, r3, #1
 8000ff0:	fa01 f303 	lsl.w	r3, r1, r3
 8000ff4:	4619      	mov	r1, r3
	gpioHandle->GPIOX->PUPDR |= (gpioHandle->pull_up_pull_down
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	430a      	orrs	r2, r1
 8000ffc:	60da      	str	r2, [r3, #12]
//	// Handle input mode
//	if (gpioHandle->mode == GPIO_MODE_INPUT) {
//
//	}
// Handle output mode
	if (gpioHandle->mode <= GPIO_MODE_AF) {
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	795b      	ldrb	r3, [r3, #5]
 8001002:	2b02      	cmp	r3, #2
 8001004:	f200 809a 	bhi.w	800113c <GPIO_INIT+0x278>
		// Set output mode
		gpioHandle->GPIOX->MODER |= (gpioHandle->mode
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	681a      	ldr	r2, [r3, #0]
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	795b      	ldrb	r3, [r3, #5]
 8001012:	4619      	mov	r1, r3
				<< (Shift_2_pos * gpioHandle->pin_number));
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	791b      	ldrb	r3, [r3, #4]
 8001018:	005b      	lsls	r3, r3, #1
 800101a:	fa01 f303 	lsl.w	r3, r1, r3
 800101e:	4619      	mov	r1, r3
		gpioHandle->GPIOX->MODER |= (gpioHandle->mode
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	430a      	orrs	r2, r1
 8001026:	601a      	str	r2, [r3, #0]
		// Set output type
		gpioHandle->GPIOX->OTYPER &= ~(GPIO_BIT_11_Mask
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	685a      	ldr	r2, [r3, #4]
				<< (gpioHandle->pin_number));
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	791b      	ldrb	r3, [r3, #4]
 8001032:	4619      	mov	r1, r3
 8001034:	2303      	movs	r3, #3
 8001036:	408b      	lsls	r3, r1
		gpioHandle->GPIOX->OTYPER &= ~(GPIO_BIT_11_Mask
 8001038:	43db      	mvns	r3, r3
 800103a:	4619      	mov	r1, r3
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	400a      	ands	r2, r1
 8001042:	605a      	str	r2, [r3, #4]
		gpioHandle->GPIOX->OTYPER |= (gpioHandle->output_type)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	685a      	ldr	r2, [r3, #4]
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	7a1b      	ldrb	r3, [r3, #8]
 800104e:	4619      	mov	r1, r3
				<< (gpioHandle->pin_number);
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	791b      	ldrb	r3, [r3, #4]
 8001054:	fa01 f303 	lsl.w	r3, r1, r3
 8001058:	4619      	mov	r1, r3
		gpioHandle->GPIOX->OTYPER |= (gpioHandle->output_type)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	430a      	orrs	r2, r1
 8001060:	605a      	str	r2, [r3, #4]

		// Set output speed
		gpioHandle->GPIOX->OSPEEDR &= ~(GPIO_BIT_11_Mask
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	689a      	ldr	r2, [r3, #8]
				<< (Shift_2_pos * gpioHandle->pin_number));
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	791b      	ldrb	r3, [r3, #4]
 800106c:	005b      	lsls	r3, r3, #1
 800106e:	2103      	movs	r1, #3
 8001070:	fa01 f303 	lsl.w	r3, r1, r3
		gpioHandle->GPIOX->OSPEEDR &= ~(GPIO_BIT_11_Mask
 8001074:	43db      	mvns	r3, r3
 8001076:	4619      	mov	r1, r3
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	400a      	ands	r2, r1
 800107e:	609a      	str	r2, [r3, #8]
		gpioHandle->GPIOX->OSPEEDR |= (gpioHandle->output_speed)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	689a      	ldr	r2, [r3, #8]
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	79db      	ldrb	r3, [r3, #7]
 800108a:	4619      	mov	r1, r3
				<< (Shift_2_pos * gpioHandle->pin_number);
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	791b      	ldrb	r3, [r3, #4]
 8001090:	005b      	lsls	r3, r3, #1
 8001092:	fa01 f303 	lsl.w	r3, r1, r3
 8001096:	4619      	mov	r1, r3
		gpioHandle->GPIOX->OSPEEDR |= (gpioHandle->output_speed)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	430a      	orrs	r2, r1
 800109e:	609a      	str	r2, [r3, #8]
		if (gpioHandle->mode == GPIO_MODE_AF) {
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	795b      	ldrb	r3, [r3, #5]
 80010a4:	2b02      	cmp	r3, #2
 80010a6:	f040 80ec 	bne.w	8001282 <GPIO_INIT+0x3be>
			uint8_t ALT_low_high =
					(gpioHandle->pin_number / Divide_ALT_Function);
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	791b      	ldrb	r3, [r3, #4]
			uint8_t ALT_low_high =
 80010ae:	08db      	lsrs	r3, r3, #3
 80010b0:	737b      	strb	r3, [r7, #13]
			uint8_t ALT_bit = (gpioHandle->pin_number % Divide_ALT_Function);
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	791b      	ldrb	r3, [r3, #4]
 80010b6:	f003 0307 	and.w	r3, r3, #7
 80010ba:	733b      	strb	r3, [r7, #12]
			gpioHandle->GPIOX->AFR[ALT_low_high] &= ~(GPIO_BIT_11_Mask
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	7b7a      	ldrb	r2, [r7, #13]
 80010c2:	3208      	adds	r2, #8
 80010c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
					<< Shift_4_pos * gpioHandle->pin_number);
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	791b      	ldrb	r3, [r3, #4]
 80010cc:	009b      	lsls	r3, r3, #2
 80010ce:	2203      	movs	r2, #3
 80010d0:	fa02 f303 	lsl.w	r3, r2, r3
			gpioHandle->GPIOX->AFR[ALT_low_high] &= ~(GPIO_BIT_11_Mask
 80010d4:	43db      	mvns	r3, r3
 80010d6:	4618      	mov	r0, r3
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	7b7a      	ldrb	r2, [r7, #13]
 80010de:	4001      	ands	r1, r0
 80010e0:	3208      	adds	r2, #8
 80010e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			gpioHandle->GPIOX->AFR[ALT_low_high] |=
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	7b7a      	ldrb	r2, [r7, #13]
 80010ec:	3208      	adds	r2, #8
 80010ee:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
					(gpioHandle->alternate_function_select
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	7a5b      	ldrb	r3, [r3, #9]
 80010f6:	461a      	mov	r2, r3
							<< Shift_4_pos * ALT_bit);
 80010f8:	7b3b      	ldrb	r3, [r7, #12]
 80010fa:	009b      	lsls	r3, r3, #2
 80010fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001100:	4618      	mov	r0, r3
			gpioHandle->GPIOX->AFR[ALT_low_high] |=
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	7b7a      	ldrb	r2, [r7, #13]
 8001108:	4301      	orrs	r1, r0
 800110a:	3208      	adds	r2, #8
 800110c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

		// Config Mask bit (Enable EXTI line)
		EXTI->IMR &= ~(HIGH << gpioHandle->pin_number);
		EXTI->IMR |= (HIGH << gpioHandle->pin_number);
	}
}
 8001110:	e0b7      	b.n	8001282 <GPIO_INIT+0x3be>
 8001112:	bf00      	nop
 8001114:	40020000 	.word	0x40020000
 8001118:	40023800 	.word	0x40023800
 800111c:	40020400 	.word	0x40020400
 8001120:	40020800 	.word	0x40020800
 8001124:	40020c00 	.word	0x40020c00
 8001128:	40021000 	.word	0x40021000
 800112c:	40021400 	.word	0x40021400
 8001130:	40021800 	.word	0x40021800
 8001134:	40021c00 	.word	0x40021c00
 8001138:	40022000 	.word	0x40022000
		SYSCFG_EN();
 800113c:	4b54      	ldr	r3, [pc, #336]	@ (8001290 <GPIO_INIT+0x3cc>)
 800113e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001140:	4a53      	ldr	r2, [pc, #332]	@ (8001290 <GPIO_INIT+0x3cc>)
 8001142:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001146:	6453      	str	r3, [r2, #68]	@ 0x44
		if (gpioHandle->mode == GPIO_MODE_INTERRUPT_CHANGE) {
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	795b      	ldrb	r3, [r3, #5]
 800114c:	2b06      	cmp	r3, #6
 800114e:	d12e      	bne.n	80011ae <GPIO_INIT+0x2ea>
			EXTI->RTSR &= ~(HIGH << gpioHandle->pin_number);
 8001150:	4b50      	ldr	r3, [pc, #320]	@ (8001294 <GPIO_INIT+0x3d0>)
 8001152:	689b      	ldr	r3, [r3, #8]
 8001154:	687a      	ldr	r2, [r7, #4]
 8001156:	7912      	ldrb	r2, [r2, #4]
 8001158:	4611      	mov	r1, r2
 800115a:	2201      	movs	r2, #1
 800115c:	408a      	lsls	r2, r1
 800115e:	43d2      	mvns	r2, r2
 8001160:	4611      	mov	r1, r2
 8001162:	4a4c      	ldr	r2, [pc, #304]	@ (8001294 <GPIO_INIT+0x3d0>)
 8001164:	400b      	ands	r3, r1
 8001166:	6093      	str	r3, [r2, #8]
			EXTI->FTSR &= ~(HIGH << gpioHandle->pin_number);
 8001168:	4b4a      	ldr	r3, [pc, #296]	@ (8001294 <GPIO_INIT+0x3d0>)
 800116a:	68db      	ldr	r3, [r3, #12]
 800116c:	687a      	ldr	r2, [r7, #4]
 800116e:	7912      	ldrb	r2, [r2, #4]
 8001170:	4611      	mov	r1, r2
 8001172:	2201      	movs	r2, #1
 8001174:	408a      	lsls	r2, r1
 8001176:	43d2      	mvns	r2, r2
 8001178:	4611      	mov	r1, r2
 800117a:	4a46      	ldr	r2, [pc, #280]	@ (8001294 <GPIO_INIT+0x3d0>)
 800117c:	400b      	ands	r3, r1
 800117e:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR |= (HIGH << gpioHandle->pin_number);
 8001180:	4b44      	ldr	r3, [pc, #272]	@ (8001294 <GPIO_INIT+0x3d0>)
 8001182:	689b      	ldr	r3, [r3, #8]
 8001184:	687a      	ldr	r2, [r7, #4]
 8001186:	7912      	ldrb	r2, [r2, #4]
 8001188:	4611      	mov	r1, r2
 800118a:	2201      	movs	r2, #1
 800118c:	408a      	lsls	r2, r1
 800118e:	4611      	mov	r1, r2
 8001190:	4a40      	ldr	r2, [pc, #256]	@ (8001294 <GPIO_INIT+0x3d0>)
 8001192:	430b      	orrs	r3, r1
 8001194:	6093      	str	r3, [r2, #8]
			EXTI->FTSR |= (HIGH << gpioHandle->pin_number);
 8001196:	4b3f      	ldr	r3, [pc, #252]	@ (8001294 <GPIO_INIT+0x3d0>)
 8001198:	68db      	ldr	r3, [r3, #12]
 800119a:	687a      	ldr	r2, [r7, #4]
 800119c:	7912      	ldrb	r2, [r2, #4]
 800119e:	4611      	mov	r1, r2
 80011a0:	2201      	movs	r2, #1
 80011a2:	408a      	lsls	r2, r1
 80011a4:	4611      	mov	r1, r2
 80011a6:	4a3b      	ldr	r2, [pc, #236]	@ (8001294 <GPIO_INIT+0x3d0>)
 80011a8:	430b      	orrs	r3, r1
 80011aa:	60d3      	str	r3, [r2, #12]
 80011ac:	e036      	b.n	800121c <GPIO_INIT+0x358>
		} else if (gpioHandle->mode == GPIO_MODE_INTERRUPT_FALLING) {
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	795b      	ldrb	r3, [r3, #5]
 80011b2:	2b05      	cmp	r3, #5
 80011b4:	d117      	bne.n	80011e6 <GPIO_INIT+0x322>
			EXTI->FTSR &= ~(HIGH << gpioHandle->pin_number);
 80011b6:	4b37      	ldr	r3, [pc, #220]	@ (8001294 <GPIO_INIT+0x3d0>)
 80011b8:	68db      	ldr	r3, [r3, #12]
 80011ba:	687a      	ldr	r2, [r7, #4]
 80011bc:	7912      	ldrb	r2, [r2, #4]
 80011be:	4611      	mov	r1, r2
 80011c0:	2201      	movs	r2, #1
 80011c2:	408a      	lsls	r2, r1
 80011c4:	43d2      	mvns	r2, r2
 80011c6:	4611      	mov	r1, r2
 80011c8:	4a32      	ldr	r2, [pc, #200]	@ (8001294 <GPIO_INIT+0x3d0>)
 80011ca:	400b      	ands	r3, r1
 80011cc:	60d3      	str	r3, [r2, #12]
			EXTI->FTSR |= (HIGH << gpioHandle->pin_number);
 80011ce:	4b31      	ldr	r3, [pc, #196]	@ (8001294 <GPIO_INIT+0x3d0>)
 80011d0:	68db      	ldr	r3, [r3, #12]
 80011d2:	687a      	ldr	r2, [r7, #4]
 80011d4:	7912      	ldrb	r2, [r2, #4]
 80011d6:	4611      	mov	r1, r2
 80011d8:	2201      	movs	r2, #1
 80011da:	408a      	lsls	r2, r1
 80011dc:	4611      	mov	r1, r2
 80011de:	4a2d      	ldr	r2, [pc, #180]	@ (8001294 <GPIO_INIT+0x3d0>)
 80011e0:	430b      	orrs	r3, r1
 80011e2:	60d3      	str	r3, [r2, #12]
 80011e4:	e01a      	b.n	800121c <GPIO_INIT+0x358>
		} else if (gpioHandle->mode == GPIO_MODE_INTERRUPT_RISING) {
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	795b      	ldrb	r3, [r3, #5]
 80011ea:	2b04      	cmp	r3, #4
 80011ec:	d116      	bne.n	800121c <GPIO_INIT+0x358>
			EXTI->RTSR &= ~(HIGH << gpioHandle->pin_number);
 80011ee:	4b29      	ldr	r3, [pc, #164]	@ (8001294 <GPIO_INIT+0x3d0>)
 80011f0:	689b      	ldr	r3, [r3, #8]
 80011f2:	687a      	ldr	r2, [r7, #4]
 80011f4:	7912      	ldrb	r2, [r2, #4]
 80011f6:	4611      	mov	r1, r2
 80011f8:	2201      	movs	r2, #1
 80011fa:	408a      	lsls	r2, r1
 80011fc:	43d2      	mvns	r2, r2
 80011fe:	4611      	mov	r1, r2
 8001200:	4a24      	ldr	r2, [pc, #144]	@ (8001294 <GPIO_INIT+0x3d0>)
 8001202:	400b      	ands	r3, r1
 8001204:	6093      	str	r3, [r2, #8]
			EXTI->RTSR |= (HIGH << gpioHandle->pin_number);
 8001206:	4b23      	ldr	r3, [pc, #140]	@ (8001294 <GPIO_INIT+0x3d0>)
 8001208:	689b      	ldr	r3, [r3, #8]
 800120a:	687a      	ldr	r2, [r7, #4]
 800120c:	7912      	ldrb	r2, [r2, #4]
 800120e:	4611      	mov	r1, r2
 8001210:	2201      	movs	r2, #1
 8001212:	408a      	lsls	r2, r1
 8001214:	4611      	mov	r1, r2
 8001216:	4a1f      	ldr	r2, [pc, #124]	@ (8001294 <GPIO_INIT+0x3d0>)
 8001218:	430b      	orrs	r3, r1
 800121a:	6093      	str	r3, [r2, #8]
		uint8_t cal_reg = (gpioHandle->pin_number / 4);
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	791b      	ldrb	r3, [r3, #4]
 8001220:	089b      	lsrs	r3, r3, #2
 8001222:	73fb      	strb	r3, [r7, #15]
		uint8_t cal_bit = (gpioHandle->pin_number % 4);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	791b      	ldrb	r3, [r3, #4]
 8001228:	f003 0303 	and.w	r3, r3, #3
 800122c:	73bb      	strb	r3, [r7, #14]
		SYSCFG->EXTICR[cal_reg] |= (gpioHandle->exti_select << 4 * cal_bit);
 800122e:	4a1a      	ldr	r2, [pc, #104]	@ (8001298 <GPIO_INIT+0x3d4>)
 8001230:	7bfb      	ldrb	r3, [r7, #15]
 8001232:	3302      	adds	r3, #2
 8001234:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	7a9b      	ldrb	r3, [r3, #10]
 800123c:	4619      	mov	r1, r3
 800123e:	7bbb      	ldrb	r3, [r7, #14]
 8001240:	009b      	lsls	r3, r3, #2
 8001242:	fa01 f303 	lsl.w	r3, r1, r3
 8001246:	4618      	mov	r0, r3
 8001248:	4913      	ldr	r1, [pc, #76]	@ (8001298 <GPIO_INIT+0x3d4>)
 800124a:	7bfb      	ldrb	r3, [r7, #15]
 800124c:	4302      	orrs	r2, r0
 800124e:	3302      	adds	r3, #2
 8001250:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		EXTI->IMR &= ~(HIGH << gpioHandle->pin_number);
 8001254:	4b0f      	ldr	r3, [pc, #60]	@ (8001294 <GPIO_INIT+0x3d0>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	687a      	ldr	r2, [r7, #4]
 800125a:	7912      	ldrb	r2, [r2, #4]
 800125c:	4611      	mov	r1, r2
 800125e:	2201      	movs	r2, #1
 8001260:	408a      	lsls	r2, r1
 8001262:	43d2      	mvns	r2, r2
 8001264:	4611      	mov	r1, r2
 8001266:	4a0b      	ldr	r2, [pc, #44]	@ (8001294 <GPIO_INIT+0x3d0>)
 8001268:	400b      	ands	r3, r1
 800126a:	6013      	str	r3, [r2, #0]
		EXTI->IMR |= (HIGH << gpioHandle->pin_number);
 800126c:	4b09      	ldr	r3, [pc, #36]	@ (8001294 <GPIO_INIT+0x3d0>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	687a      	ldr	r2, [r7, #4]
 8001272:	7912      	ldrb	r2, [r2, #4]
 8001274:	4611      	mov	r1, r2
 8001276:	2201      	movs	r2, #1
 8001278:	408a      	lsls	r2, r1
 800127a:	4611      	mov	r1, r2
 800127c:	4a05      	ldr	r2, [pc, #20]	@ (8001294 <GPIO_INIT+0x3d0>)
 800127e:	430b      	orrs	r3, r1
 8001280:	6013      	str	r3, [r2, #0]
}
 8001282:	bf00      	nop
 8001284:	3714      	adds	r7, #20
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr
 800128e:	bf00      	nop
 8001290:	40023800 	.word	0x40023800
 8001294:	40013c00 	.word	0x40013c00
 8001298:	40013800 	.word	0x40013800

0800129c <IRQ_Config>:
	} else {
		gpiox->BSRR |= (HIGH << (Shift_16_pos + gpio_pins));
	}
}

void IRQ_Config(uint8_t IRQn, uint8_t EN) {
 800129c:	b480      	push	{r7}
 800129e:	b087      	sub	sp, #28
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	4603      	mov	r3, r0
 80012a4:	460a      	mov	r2, r1
 80012a6:	71fb      	strb	r3, [r7, #7]
 80012a8:	4613      	mov	r3, r2
 80012aa:	71bb      	strb	r3, [r7, #6]
	uint8_t cal_reg = IRQn / Shift_32_pos;
 80012ac:	79fb      	ldrb	r3, [r7, #7]
 80012ae:	095b      	lsrs	r3, r3, #5
 80012b0:	75fb      	strb	r3, [r7, #23]
//	volatile uint32_t *cal_address_ICER = (volatile uint32_t*) (ICER_BASE_ADDR
//			+ Shift_4_pos * cal_reg);

// This is true because the pointer is uint32_t (4 bytes), so this is move cal_reg positions (each positions is 4 bytes)
	volatile uint32_t *cal_address_ISER = (volatile uint32_t*) (ISER_BASE_ADDR
			+ cal_reg);
 80012b2:	7dfb      	ldrb	r3, [r7, #23]
 80012b4:	009b      	lsls	r3, r3, #2
	volatile uint32_t *cal_address_ISER = (volatile uint32_t*) (ISER_BASE_ADDR
 80012b6:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 80012ba:	f503 4361 	add.w	r3, r3, #57600	@ 0xe100
 80012be:	613b      	str	r3, [r7, #16]
	volatile uint32_t *cal_address_ICER = (volatile uint32_t*) (ICER_BASE_ADDR
			+ cal_reg);
 80012c0:	7dfb      	ldrb	r3, [r7, #23]
 80012c2:	009a      	lsls	r2, r3, #2
	volatile uint32_t *cal_address_ICER = (volatile uint32_t*) (ICER_BASE_ADDR
 80012c4:	4b12      	ldr	r3, [pc, #72]	@ (8001310 <IRQ_Config+0x74>)
 80012c6:	4413      	add	r3, r2
 80012c8:	60fb      	str	r3, [r7, #12]
// Enable the NVIC
	if (EN == ENABLE) {
 80012ca:	79bb      	ldrb	r3, [r7, #6]
 80012cc:	2b01      	cmp	r3, #1
 80012ce:	d10b      	bne.n	80012e8 <IRQ_Config+0x4c>
		*cal_address_ISER |= (HIGH << IRQn % 32);
 80012d0:	693b      	ldr	r3, [r7, #16]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	79fa      	ldrb	r2, [r7, #7]
 80012d6:	f002 021f 	and.w	r2, r2, #31
 80012da:	2101      	movs	r1, #1
 80012dc:	fa01 f202 	lsl.w	r2, r1, r2
 80012e0:	431a      	orrs	r2, r3
 80012e2:	693b      	ldr	r3, [r7, #16]
 80012e4:	601a      	str	r2, [r3, #0]
	} else if (EN == DISABLE) {
		*cal_address_ICER |= (HIGH << IRQn % 32);
	}

}
 80012e6:	e00d      	b.n	8001304 <IRQ_Config+0x68>
	} else if (EN == DISABLE) {
 80012e8:	79bb      	ldrb	r3, [r7, #6]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d10a      	bne.n	8001304 <IRQ_Config+0x68>
		*cal_address_ICER |= (HIGH << IRQn % 32);
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	79fa      	ldrb	r2, [r7, #7]
 80012f4:	f002 021f 	and.w	r2, r2, #31
 80012f8:	2101      	movs	r1, #1
 80012fa:	fa01 f202 	lsl.w	r2, r1, r2
 80012fe:	431a      	orrs	r2, r3
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	601a      	str	r2, [r3, #0]
}
 8001304:	bf00      	nop
 8001306:	371c      	adds	r7, #28
 8001308:	46bd      	mov	sp, r7
 800130a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130e:	4770      	bx	lr
 8001310:	e000e180 	.word	0xe000e180

08001314 <main>:
CAN_HandleTypedef canHandle;
CAN_RXHandleTypeDef rxMsg;
GPIO_Handle_TypeDef GPIO_Handle;
uint8_t readInput;

int main(void) {
 8001314:	b580      	push	{r7, lr}
 8001316:	b08a      	sub	sp, #40	@ 0x28
 8001318:	af00      	add	r7, sp, #0
	// Initialize GPIO (button)
	GPIO_USER_INIT();
 800131a:	f000 f977 	bl	800160c <GPIO_USER_INIT>

	// Enable CAN1 TX and RX0 interrupts
	IRQ_Config(CAN1_TX_IRQ19, ENABLE);
 800131e:	2101      	movs	r1, #1
 8001320:	2013      	movs	r0, #19
 8001322:	f7ff ffbb 	bl	800129c <IRQ_Config>
	IRQ_Config(CAN1_RX0_IRQ20, ENABLE);
 8001326:	2101      	movs	r1, #1
 8001328:	2014      	movs	r0, #20
 800132a:	f7ff ffb7 	bl	800129c <IRQ_Config>

	// Initialize CAN in interrupt mode
	CAN_IT_Mode_Init();
 800132e:	f000 f921 	bl	8001574 <CAN_IT_Mode_Init>

	// Enable RX interrupt for FIFO 0
	CAN_RECEIVE_IT(&canHandle, &rxMsg, CAN_FIFO_0);
 8001332:	2200      	movs	r2, #0
 8001334:	4963      	ldr	r1, [pc, #396]	@ (80014c4 <main+0x1b0>)
 8001336:	4864      	ldr	r0, [pc, #400]	@ (80014c8 <main+0x1b4>)
 8001338:	f7ff fcf4 	bl	8000d24 <CAN_RECEIVE_IT>

	printf("STM32 CAN TX/RX Interrupt Mode Started\r\n");
 800133c:	4863      	ldr	r0, [pc, #396]	@ (80014cc <main+0x1b8>)
 800133e:	f000 fbd5 	bl	8001aec <puts>
	printf("Press button to send CAN message\r\n");
 8001342:	4863      	ldr	r0, [pc, #396]	@ (80014d0 <main+0x1bc>)
 8001344:	f000 fbd2 	bl	8001aec <puts>
	printf("==============================\r\n\r\n");
 8001348:	4862      	ldr	r0, [pc, #392]	@ (80014d4 <main+0x1c0>)
 800134a:	f000 fbcf 	bl	8001aec <puts>

	uint32_t messageCount = 0;
 800134e:	2300      	movs	r3, #0
 8001350:	627b      	str	r3, [r7, #36]	@ 0x24

	// Prepare TX message
	CAN_TXHandleTypeDef txMsg;
	txMsg.identifier = 0x123;
 8001352:	f240 1323 	movw	r3, #291	@ 0x123
 8001356:	61bb      	str	r3, [r7, #24]
	txMsg.extd = CAN_STANDARD_IDE;
 8001358:	2300      	movs	r3, #0
 800135a:	773b      	strb	r3, [r7, #28]
	txMsg.frameType = CAN_DATA_FRAME;
 800135c:	2300      	movs	r3, #0
 800135e:	77bb      	strb	r3, [r7, #30]
	txMsg.dataLengthCode = 8;
 8001360:	2308      	movs	r3, #8
 8001362:	777b      	strb	r3, [r7, #29]

	// Fill data pattern
	txMsg.data[0] = 0xAA;
 8001364:	23aa      	movs	r3, #170	@ 0xaa
 8001366:	743b      	strb	r3, [r7, #16]
	txMsg.data[1] = 0xBB;
 8001368:	23bb      	movs	r3, #187	@ 0xbb
 800136a:	747b      	strb	r3, [r7, #17]
	txMsg.data[2] = 0xCC;
 800136c:	23cc      	movs	r3, #204	@ 0xcc
 800136e:	74bb      	strb	r3, [r7, #18]
	txMsg.data[3] = 0xDD;
 8001370:	23dd      	movs	r3, #221	@ 0xdd
 8001372:	74fb      	strb	r3, [r7, #19]
	txMsg.data[4] = (messageCount >> 24) & 0xFF;
 8001374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001376:	0e1b      	lsrs	r3, r3, #24
 8001378:	b2db      	uxtb	r3, r3
 800137a:	753b      	strb	r3, [r7, #20]
	txMsg.data[5] = (messageCount >> 16) & 0xFF;
 800137c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800137e:	0c1b      	lsrs	r3, r3, #16
 8001380:	b2db      	uxtb	r3, r3
 8001382:	757b      	strb	r3, [r7, #21]
	txMsg.data[6] = (messageCount >> 8) & 0xFF;
 8001384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001386:	0a1b      	lsrs	r3, r3, #8
 8001388:	b2db      	uxtb	r3, r3
 800138a:	75bb      	strb	r3, [r7, #22]
	txMsg.data[7] = messageCount & 0xFF;
 800138c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800138e:	b2db      	uxtb	r3, r3
 8001390:	75fb      	strb	r3, [r7, #23]

	printf("Sending CAN message #%lu...\r\n", ++messageCount);
 8001392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001394:	3301      	adds	r3, #1
 8001396:	627b      	str	r3, [r7, #36]	@ 0x24
 8001398:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800139a:	484f      	ldr	r0, [pc, #316]	@ (80014d8 <main+0x1c4>)
 800139c:	f000 fb3e 	bl	8001a1c <iprintf>

	// Reset completion flag
	CAN_txCompl = LOW;
 80013a0:	4b4e      	ldr	r3, [pc, #312]	@ (80014dc <main+0x1c8>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	701a      	strb	r2, [r3, #0]

	// Send using interrupt mode
	CAN_SEND_IT(&canHandle, &txMsg);
 80013a6:	f107 0310 	add.w	r3, r7, #16
 80013aa:	4619      	mov	r1, r3
 80013ac:	4846      	ldr	r0, [pc, #280]	@ (80014c8 <main+0x1b4>)
 80013ae:	f7ff fc57 	bl	8000c60 <CAN_SEND_IT>

	printf("Message sent successfully!\r\n\r\n");
 80013b2:	484b      	ldr	r0, [pc, #300]	@ (80014e0 <main+0x1cc>)
 80013b4:	f000 fb9a 	bl	8001aec <puts>

	while (1) {

		if (CAN_txCompl == HIGH) {
 80013b8:	4b48      	ldr	r3, [pc, #288]	@ (80014dc <main+0x1c8>)
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	b2db      	uxtb	r3, r3
 80013be:	2b01      	cmp	r3, #1
 80013c0:	d131      	bne.n	8001426 <main+0x112>
			// Prepare TX message
			CAN_TXHandleTypeDef txMsg;
			txMsg.identifier = 0x123;
 80013c2:	f240 1323 	movw	r3, #291	@ 0x123
 80013c6:	60bb      	str	r3, [r7, #8]
			txMsg.extd = CAN_STANDARD_IDE;
 80013c8:	2300      	movs	r3, #0
 80013ca:	733b      	strb	r3, [r7, #12]
			txMsg.frameType = CAN_DATA_FRAME;
 80013cc:	2300      	movs	r3, #0
 80013ce:	73bb      	strb	r3, [r7, #14]
			txMsg.dataLengthCode = 8;
 80013d0:	2308      	movs	r3, #8
 80013d2:	737b      	strb	r3, [r7, #13]

			// Fill data pattern
			txMsg.data[0] = 0xAA;
 80013d4:	23aa      	movs	r3, #170	@ 0xaa
 80013d6:	703b      	strb	r3, [r7, #0]
			txMsg.data[1] = 0xBB;
 80013d8:	23bb      	movs	r3, #187	@ 0xbb
 80013da:	707b      	strb	r3, [r7, #1]
			txMsg.data[2] = 0xCC;
 80013dc:	23cc      	movs	r3, #204	@ 0xcc
 80013de:	70bb      	strb	r3, [r7, #2]
			txMsg.data[3] = 0xDD;
 80013e0:	23dd      	movs	r3, #221	@ 0xdd
 80013e2:	70fb      	strb	r3, [r7, #3]
			txMsg.data[4] = (messageCount >> 24) & 0xFF;
 80013e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013e6:	0e1b      	lsrs	r3, r3, #24
 80013e8:	b2db      	uxtb	r3, r3
 80013ea:	713b      	strb	r3, [r7, #4]
			txMsg.data[5] = (messageCount >> 16) & 0xFF;
 80013ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013ee:	0c1b      	lsrs	r3, r3, #16
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	717b      	strb	r3, [r7, #5]
			txMsg.data[6] = (messageCount >> 8) & 0xFF;
 80013f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013f6:	0a1b      	lsrs	r3, r3, #8
 80013f8:	b2db      	uxtb	r3, r3
 80013fa:	71bb      	strb	r3, [r7, #6]
			txMsg.data[7] = messageCount & 0xFF;
 80013fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013fe:	b2db      	uxtb	r3, r3
 8001400:	71fb      	strb	r3, [r7, #7]

			printf("Sending CAN message #%lu...\r\n", ++messageCount);
 8001402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001404:	3301      	adds	r3, #1
 8001406:	627b      	str	r3, [r7, #36]	@ 0x24
 8001408:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800140a:	4833      	ldr	r0, [pc, #204]	@ (80014d8 <main+0x1c4>)
 800140c:	f000 fb06 	bl	8001a1c <iprintf>

			// Reset completion flag
			CAN_txCompl = LOW;
 8001410:	4b32      	ldr	r3, [pc, #200]	@ (80014dc <main+0x1c8>)
 8001412:	2200      	movs	r2, #0
 8001414:	701a      	strb	r2, [r3, #0]

			// Send using interrupt mode
			CAN_SEND_IT(&canHandle, &txMsg);
 8001416:	463b      	mov	r3, r7
 8001418:	4619      	mov	r1, r3
 800141a:	482b      	ldr	r0, [pc, #172]	@ (80014c8 <main+0x1b4>)
 800141c:	f7ff fc20 	bl	8000c60 <CAN_SEND_IT>

			printf("Message sent successfully!\r\n\r\n");
 8001420:	482f      	ldr	r0, [pc, #188]	@ (80014e0 <main+0x1cc>)
 8001422:	f000 fb63 	bl	8001aec <puts>
		}

		// ========== RECEIVE ==========
		if (CAN_rxCompl == HIGH) {
 8001426:	4b2f      	ldr	r3, [pc, #188]	@ (80014e4 <main+0x1d0>)
 8001428:	781b      	ldrb	r3, [r3, #0]
 800142a:	b2db      	uxtb	r3, r3
 800142c:	2b01      	cmp	r3, #1
 800142e:	d144      	bne.n	80014ba <main+0x1a6>
			printf("CAN Message Received (Interrupt)!\r\n");
 8001430:	482d      	ldr	r0, [pc, #180]	@ (80014e8 <main+0x1d4>)
 8001432:	f000 fb5b 	bl	8001aec <puts>
			printf("  ID: 0x%03lX\r\n", rxMsg.identifier);
 8001436:	4b23      	ldr	r3, [pc, #140]	@ (80014c4 <main+0x1b0>)
 8001438:	689b      	ldr	r3, [r3, #8]
 800143a:	4619      	mov	r1, r3
 800143c:	482b      	ldr	r0, [pc, #172]	@ (80014ec <main+0x1d8>)
 800143e:	f000 faed 	bl	8001a1c <iprintf>
			printf("  Type: %s\r\n",
					rxMsg.extd == CAN_STANDARD_IDE ? "Standard" : "Extended");
 8001442:	4b20      	ldr	r3, [pc, #128]	@ (80014c4 <main+0x1b0>)
 8001444:	7b1b      	ldrb	r3, [r3, #12]
			printf("  Type: %s\r\n",
 8001446:	2b00      	cmp	r3, #0
 8001448:	d101      	bne.n	800144e <main+0x13a>
 800144a:	4b29      	ldr	r3, [pc, #164]	@ (80014f0 <main+0x1dc>)
 800144c:	e000      	b.n	8001450 <main+0x13c>
 800144e:	4b29      	ldr	r3, [pc, #164]	@ (80014f4 <main+0x1e0>)
 8001450:	4619      	mov	r1, r3
 8001452:	4829      	ldr	r0, [pc, #164]	@ (80014f8 <main+0x1e4>)
 8001454:	f000 fae2 	bl	8001a1c <iprintf>
			printf("  Frame: %s\r\n", rxMsg.rtr ? "Remote" : "Data");
 8001458:	4b1a      	ldr	r3, [pc, #104]	@ (80014c4 <main+0x1b0>)
 800145a:	7bdb      	ldrb	r3, [r3, #15]
 800145c:	2b00      	cmp	r3, #0
 800145e:	d001      	beq.n	8001464 <main+0x150>
 8001460:	4b26      	ldr	r3, [pc, #152]	@ (80014fc <main+0x1e8>)
 8001462:	e000      	b.n	8001466 <main+0x152>
 8001464:	4b26      	ldr	r3, [pc, #152]	@ (8001500 <main+0x1ec>)
 8001466:	4619      	mov	r1, r3
 8001468:	4826      	ldr	r0, [pc, #152]	@ (8001504 <main+0x1f0>)
 800146a:	f000 fad7 	bl	8001a1c <iprintf>
			printf("  DLC: %d\r\n", rxMsg.dataLengthCode);
 800146e:	4b15      	ldr	r3, [pc, #84]	@ (80014c4 <main+0x1b0>)
 8001470:	7b5b      	ldrb	r3, [r3, #13]
 8001472:	4619      	mov	r1, r3
 8001474:	4824      	ldr	r0, [pc, #144]	@ (8001508 <main+0x1f4>)
 8001476:	f000 fad1 	bl	8001a1c <iprintf>
			printf("  Data: ");
 800147a:	4824      	ldr	r0, [pc, #144]	@ (800150c <main+0x1f8>)
 800147c:	f000 face 	bl	8001a1c <iprintf>
			for (uint8_t i = 0; i < rxMsg.dataLengthCode; i++) {
 8001480:	2300      	movs	r3, #0
 8001482:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001486:	e00c      	b.n	80014a2 <main+0x18e>
				printf("0x%02X ", rxMsg.data[i]);
 8001488:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800148c:	4a0d      	ldr	r2, [pc, #52]	@ (80014c4 <main+0x1b0>)
 800148e:	5cd3      	ldrb	r3, [r2, r3]
 8001490:	4619      	mov	r1, r3
 8001492:	481f      	ldr	r0, [pc, #124]	@ (8001510 <main+0x1fc>)
 8001494:	f000 fac2 	bl	8001a1c <iprintf>
			for (uint8_t i = 0; i < rxMsg.dataLengthCode; i++) {
 8001498:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800149c:	3301      	adds	r3, #1
 800149e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80014a2:	4b08      	ldr	r3, [pc, #32]	@ (80014c4 <main+0x1b0>)
 80014a4:	7b5b      	ldrb	r3, [r3, #13]
 80014a6:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80014aa:	429a      	cmp	r2, r3
 80014ac:	d3ec      	bcc.n	8001488 <main+0x174>
			}
			printf("\r\n==============================\r\n\r\n");
 80014ae:	4819      	ldr	r0, [pc, #100]	@ (8001514 <main+0x200>)
 80014b0:	f000 fb1c 	bl	8001aec <puts>

			// Reset completion flag
			CAN_rxCompl = LOW;
 80014b4:	4b0b      	ldr	r3, [pc, #44]	@ (80014e4 <main+0x1d0>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	701a      	strb	r2, [r3, #0]

		}

		delay_ms(200);
 80014ba:	20c8      	movs	r0, #200	@ 0xc8
 80014bc:	f000 f8d6 	bl	800166c <delay_ms>
		if (CAN_txCompl == HIGH) {
 80014c0:	e77a      	b.n	80013b8 <main+0xa4>
 80014c2:	bf00      	nop
 80014c4:	2000009c 	.word	0x2000009c
 80014c8:	2000008c 	.word	0x2000008c
 80014cc:	080027f8 	.word	0x080027f8
 80014d0:	08002820 	.word	0x08002820
 80014d4:	08002844 	.word	0x08002844
 80014d8:	08002868 	.word	0x08002868
 80014dc:	2000007c 	.word	0x2000007c
 80014e0:	08002888 	.word	0x08002888
 80014e4:	2000007d 	.word	0x2000007d
 80014e8:	080028a8 	.word	0x080028a8
 80014ec:	080028cc 	.word	0x080028cc
 80014f0:	080028dc 	.word	0x080028dc
 80014f4:	080028e8 	.word	0x080028e8
 80014f8:	080028f4 	.word	0x080028f4
 80014fc:	08002904 	.word	0x08002904
 8001500:	0800290c 	.word	0x0800290c
 8001504:	08002914 	.word	0x08002914
 8001508:	08002924 	.word	0x08002924
 800150c:	08002930 	.word	0x08002930
 8001510:	0800293c 	.word	0x0800293c
 8001514:	08002944 	.word	0x08002944

08001518 <CAN_GPIO_Init>:
	}
}
// =============================
// GPIO Configuration for CAN (PD0, PD1)
// =============================
void CAN_GPIO_Init(void) {
 8001518:	b580      	push	{r7, lr}
 800151a:	b086      	sub	sp, #24
 800151c:	af00      	add	r7, sp, #0
	GPIO_Handle_TypeDef canTxPin;
	canTxPin.GPIOX = GPIOD;
 800151e:	4b14      	ldr	r3, [pc, #80]	@ (8001570 <CAN_GPIO_Init+0x58>)
 8001520:	60fb      	str	r3, [r7, #12]
	canTxPin.pin_number = GPIO_PIN_1;              // CAN1_TX = PD1
 8001522:	2301      	movs	r3, #1
 8001524:	743b      	strb	r3, [r7, #16]
	canTxPin.mode = GPIO_MODE_AF;
 8001526:	2302      	movs	r3, #2
 8001528:	747b      	strb	r3, [r7, #17]
	canTxPin.alternate_function_select = GPIO_AF9; // AF9 = CAN1
 800152a:	2309      	movs	r3, #9
 800152c:	757b      	strb	r3, [r7, #21]
	canTxPin.output_type = GPIO_OUTPUT_TYPE_PP;
 800152e:	2300      	movs	r3, #0
 8001530:	753b      	strb	r3, [r7, #20]
	canTxPin.output_speed = GPIO_OUTPUT_SPEED_VERY_HIGH;
 8001532:	2303      	movs	r3, #3
 8001534:	74fb      	strb	r3, [r7, #19]
	canTxPin.pull_up_pull_down = GPIO_PUPD_NONE;
 8001536:	2300      	movs	r3, #0
 8001538:	74bb      	strb	r3, [r7, #18]
	GPIO_INIT(&canTxPin);
 800153a:	f107 030c 	add.w	r3, r7, #12
 800153e:	4618      	mov	r0, r3
 8001540:	f7ff fcc0 	bl	8000ec4 <GPIO_INIT>

	GPIO_Handle_TypeDef canRxPin;
	canRxPin.GPIOX = GPIOD;
 8001544:	4b0a      	ldr	r3, [pc, #40]	@ (8001570 <CAN_GPIO_Init+0x58>)
 8001546:	603b      	str	r3, [r7, #0]
	canRxPin.pin_number = GPIO_PIN_0;              // CAN1_RX = PD0
 8001548:	2300      	movs	r3, #0
 800154a:	713b      	strb	r3, [r7, #4]
	canRxPin.mode = GPIO_MODE_AF;
 800154c:	2302      	movs	r3, #2
 800154e:	717b      	strb	r3, [r7, #5]
	canRxPin.alternate_function_select = GPIO_AF9; // AF9 = CAN1
 8001550:	2309      	movs	r3, #9
 8001552:	727b      	strb	r3, [r7, #9]
	canRxPin.output_type = GPIO_OUTPUT_TYPE_PP;
 8001554:	2300      	movs	r3, #0
 8001556:	723b      	strb	r3, [r7, #8]
	canRxPin.output_speed = GPIO_OUTPUT_SPEED_VERY_HIGH;
 8001558:	2303      	movs	r3, #3
 800155a:	71fb      	strb	r3, [r7, #7]
	canRxPin.pull_up_pull_down = GPIO_PUPD_NONE;
 800155c:	2300      	movs	r3, #0
 800155e:	71bb      	strb	r3, [r7, #6]
	GPIO_INIT(&canRxPin);
 8001560:	463b      	mov	r3, r7
 8001562:	4618      	mov	r0, r3
 8001564:	f7ff fcae 	bl	8000ec4 <GPIO_INIT>
}
 8001568:	bf00      	nop
 800156a:	3718      	adds	r7, #24
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	40020c00 	.word	0x40020c00

08001574 <CAN_IT_Mode_Init>:

// =============================
// CAN Interrupt Mode Initialization
// =============================
void CAN_IT_Mode_Init(void) {
 8001574:	b580      	push	{r7, lr}
 8001576:	b08c      	sub	sp, #48	@ 0x30
 8001578:	af00      	add	r7, sp, #0
	// Step 1: Init GPIO
	CAN_GPIO_Init();
 800157a:	f7ff ffcd 	bl	8001518 <CAN_GPIO_Init>

	// Step 2: Configure CAN parameters
	canHandle.CANx = CAN1;
 800157e:	4b1d      	ldr	r3, [pc, #116]	@ (80015f4 <CAN_IT_Mode_Init+0x80>)
 8001580:	4a1d      	ldr	r2, [pc, #116]	@ (80015f8 <CAN_IT_Mode_Init+0x84>)
 8001582:	601a      	str	r2, [r3, #0]
	canHandle.transmitPriority = 0;
 8001584:	4b1b      	ldr	r3, [pc, #108]	@ (80015f4 <CAN_IT_Mode_Init+0x80>)
 8001586:	2200      	movs	r2, #0
 8001588:	711a      	strb	r2, [r3, #4]
	canHandle.receiveFIFOLockedMode = 0;
 800158a:	4b1a      	ldr	r3, [pc, #104]	@ (80015f4 <CAN_IT_Mode_Init+0x80>)
 800158c:	2200      	movs	r2, #0
 800158e:	715a      	strb	r2, [r3, #5]
	canHandle.autoReTransmit = 1;
 8001590:	4b18      	ldr	r3, [pc, #96]	@ (80015f4 <CAN_IT_Mode_Init+0x80>)
 8001592:	2201      	movs	r2, #1
 8001594:	719a      	strb	r2, [r3, #6]
	canHandle.autoBusOff = 1;
 8001596:	4b17      	ldr	r3, [pc, #92]	@ (80015f4 <CAN_IT_Mode_Init+0x80>)
 8001598:	2201      	movs	r2, #1
 800159a:	71da      	strb	r2, [r3, #7]
	canHandle.bitrate = 1000000;                      // 1000 kbps
 800159c:	4b15      	ldr	r3, [pc, #84]	@ (80015f4 <CAN_IT_Mode_Init+0x80>)
 800159e:	4a17      	ldr	r2, [pc, #92]	@ (80015fc <CAN_IT_Mode_Init+0x88>)
 80015a0:	609a      	str	r2, [r3, #8]
	canHandle.testModeSelected = CAN_NORMAL_MODE; // Normal mode
 80015a2:	4b14      	ldr	r3, [pc, #80]	@ (80015f4 <CAN_IT_Mode_Init+0x80>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	731a      	strb	r2, [r3, #12]

	// Step 3: Init CAN
	CAN_INIT(&canHandle);
 80015a8:	4812      	ldr	r0, [pc, #72]	@ (80015f4 <CAN_IT_Mode_Init+0x80>)
 80015aa:	f7fe fefd 	bl	80003a8 <CAN_INIT>

	// Step 4: Configure filter to accept all frames
	CAN_FilterHandleTypeDef filterConfig;
	filterConfig.filterBank = 0;
 80015ae:	2300      	movs	r3, #0
 80015b0:	703b      	strb	r3, [r7, #0]
	filterConfig.extd = CAN_STANDARD_IDE;
 80015b2:	2300      	movs	r3, #0
 80015b4:	73fb      	strb	r3, [r7, #15]
	filterConfig.fifoAssignment = CAN_FIFO_0;
 80015b6:	2300      	movs	r3, #0
 80015b8:	733b      	strb	r3, [r7, #12]
	filterConfig.filterScale = CAN_FILTER_32_BIT_SCALE;
 80015ba:	2301      	movs	r3, #1
 80015bc:	737b      	strb	r3, [r7, #13]
	filterConfig.filterMaskListMode = CAN_ID_LIST_MODE;
 80015be:	2301      	movs	r3, #1
 80015c0:	73bb      	strb	r3, [r7, #14]
	filterConfig.CAN_Filter32BitListHandleTypeDef.id1 = 0x456;
 80015c2:	f240 4356 	movw	r3, #1110	@ 0x456
 80015c6:	623b      	str	r3, [r7, #32]
	filterConfig.CAN_Filter32BitListHandleTypeDef.id2 = 0x458;
 80015c8:	f44f 638b 	mov.w	r3, #1112	@ 0x458
 80015cc:	627b      	str	r3, [r7, #36]	@ 0x24

	CAN_FILTER_CONFIG(&canHandle, &filterConfig);
 80015ce:	463b      	mov	r3, r7
 80015d0:	4619      	mov	r1, r3
 80015d2:	4808      	ldr	r0, [pc, #32]	@ (80015f4 <CAN_IT_Mode_Init+0x80>)
 80015d4:	f7ff f857 	bl	8000686 <CAN_FILTER_CONFIG>

	printf("CAN initialized in INTERRUPT mode\r\n");
 80015d8:	4809      	ldr	r0, [pc, #36]	@ (8001600 <CAN_IT_Mode_Init+0x8c>)
 80015da:	f000 fa87 	bl	8001aec <puts>
	printf("Bitrate: 1000 kbps\r\n");
 80015de:	4809      	ldr	r0, [pc, #36]	@ (8001604 <CAN_IT_Mode_Init+0x90>)
 80015e0:	f000 fa84 	bl	8001aec <puts>
	printf("Mode: Normal\r\n\r\n");
 80015e4:	4808      	ldr	r0, [pc, #32]	@ (8001608 <CAN_IT_Mode_Init+0x94>)
 80015e6:	f000 fa81 	bl	8001aec <puts>
}
 80015ea:	bf00      	nop
 80015ec:	3730      	adds	r7, #48	@ 0x30
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	2000008c 	.word	0x2000008c
 80015f8:	40006400 	.word	0x40006400
 80015fc:	000f4240 	.word	0x000f4240
 8001600:	08002968 	.word	0x08002968
 8001604:	0800298c 	.word	0x0800298c
 8001608:	080029a0 	.word	0x080029a0

0800160c <GPIO_USER_INIT>:

// =============================
// GPIO Button Configuration (PA0)
// =============================
void GPIO_USER_INIT(void) {
 800160c:	b580      	push	{r7, lr}
 800160e:	af00      	add	r7, sp, #0
// PA0 - USER BUTTON
	GPIO_Handle.GPIOX = GPIOA;
 8001610:	4b08      	ldr	r3, [pc, #32]	@ (8001634 <GPIO_USER_INIT+0x28>)
 8001612:	4a09      	ldr	r2, [pc, #36]	@ (8001638 <GPIO_USER_INIT+0x2c>)
 8001614:	601a      	str	r2, [r3, #0]
	GPIO_Handle.mode = GPIO_MODE_INPUT;
 8001616:	4b07      	ldr	r3, [pc, #28]	@ (8001634 <GPIO_USER_INIT+0x28>)
 8001618:	2200      	movs	r2, #0
 800161a:	715a      	strb	r2, [r3, #5]
	GPIO_Handle.pin_number = GPIO_PIN_0;
 800161c:	4b05      	ldr	r3, [pc, #20]	@ (8001634 <GPIO_USER_INIT+0x28>)
 800161e:	2200      	movs	r2, #0
 8001620:	711a      	strb	r2, [r3, #4]
	GPIO_Handle.pull_up_pull_down = GPIO_PUPD_NONE;
 8001622:	4b04      	ldr	r3, [pc, #16]	@ (8001634 <GPIO_USER_INIT+0x28>)
 8001624:	2200      	movs	r2, #0
 8001626:	719a      	strb	r2, [r3, #6]
	GPIO_INIT(&GPIO_Handle);
 8001628:	4802      	ldr	r0, [pc, #8]	@ (8001634 <GPIO_USER_INIT+0x28>)
 800162a:	f7ff fc4b 	bl	8000ec4 <GPIO_INIT>
}
 800162e:	bf00      	nop
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	200000ac 	.word	0x200000ac
 8001638:	40020000 	.word	0x40020000

0800163c <CAN1_TX_IRQHandler>:

// =============================
// CAN1 TX Interrupt Handler
// =============================
void CAN1_TX_IRQHandler(void) {
 800163c:	b580      	push	{r7, lr}
 800163e:	af00      	add	r7, sp, #0
	CAN_TX_Handling(&canHandle);
 8001640:	4802      	ldr	r0, [pc, #8]	@ (800164c <CAN1_TX_IRQHandler+0x10>)
 8001642:	f7ff fb2f 	bl	8000ca4 <CAN_TX_Handling>
}
 8001646:	bf00      	nop
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	2000008c 	.word	0x2000008c

08001650 <CAN1_RX0_IRQHandler>:

// =============================
// CAN1 RX0 Interrupt Handler
// =============================
void CAN1_RX0_IRQHandler(void) {
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
	CAN_RX_Handling(&canHandle, &rxMsg, CAN_FIFO_0);
 8001654:	2200      	movs	r2, #0
 8001656:	4903      	ldr	r1, [pc, #12]	@ (8001664 <CAN1_RX0_IRQHandler+0x14>)
 8001658:	4803      	ldr	r0, [pc, #12]	@ (8001668 <CAN1_RX0_IRQHandler+0x18>)
 800165a:	f7ff fb87 	bl	8000d6c <CAN_RX_Handling>
}
 800165e:	bf00      	nop
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	2000009c 	.word	0x2000009c
 8001668:	2000008c 	.word	0x2000008c

0800166c <delay_ms>:
// =============================
// Simple delay
// =============================
void delay_ms(uint32_t ms) {
 800166c:	b480      	push	{r7}
 800166e:	b085      	sub	sp, #20
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
	for (uint32_t i = 0; i < ms; i++) {
 8001674:	2300      	movs	r3, #0
 8001676:	60fb      	str	r3, [r7, #12]
 8001678:	e00c      	b.n	8001694 <delay_ms+0x28>
		for (volatile uint32_t j = 0; j < 4000; j++)
 800167a:	2300      	movs	r3, #0
 800167c:	60bb      	str	r3, [r7, #8]
 800167e:	e002      	b.n	8001686 <delay_ms+0x1a>
 8001680:	68bb      	ldr	r3, [r7, #8]
 8001682:	3301      	adds	r3, #1
 8001684:	60bb      	str	r3, [r7, #8]
 8001686:	68bb      	ldr	r3, [r7, #8]
 8001688:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 800168c:	d3f8      	bcc.n	8001680 <delay_ms+0x14>
	for (uint32_t i = 0; i < ms; i++) {
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	3301      	adds	r3, #1
 8001692:	60fb      	str	r3, [r7, #12]
 8001694:	68fa      	ldr	r2, [r7, #12]
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	429a      	cmp	r2, r3
 800169a:	d3ee      	bcc.n	800167a <delay_ms+0xe>
			;
	}
}
 800169c:	bf00      	nop
 800169e:	bf00      	nop
 80016a0:	3714      	adds	r7, #20
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr
	...

080016ac <ITM_SendChar>:

/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch) {
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	4603      	mov	r3, r0
 80016b4:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= (1 << 24);
 80016b6:	4b0f      	ldr	r3, [pc, #60]	@ (80016f4 <ITM_SendChar+0x48>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4a0e      	ldr	r2, [pc, #56]	@ (80016f4 <ITM_SendChar+0x48>)
 80016bc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80016c0:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= (1 << 0);
 80016c2:	4b0d      	ldr	r3, [pc, #52]	@ (80016f8 <ITM_SendChar+0x4c>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a0c      	ldr	r2, [pc, #48]	@ (80016f8 <ITM_SendChar+0x4c>)
 80016c8:	f043 0301 	orr.w	r3, r3, #1
 80016cc:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while (!(ITM_STIMULUS_PORT0 & 1))
 80016ce:	bf00      	nop
 80016d0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f003 0301 	and.w	r3, r3, #1
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d0f8      	beq.n	80016d0 <ITM_SendChar+0x24>
		;

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 80016de:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 80016e2:	79fb      	ldrb	r3, [r7, #7]
 80016e4:	6013      	str	r3, [r2, #0]
}
 80016e6:	bf00      	nop
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	e000edfc 	.word	0xe000edfc
 80016f8:	e0000e00 	.word	0xe0000e00

080016fc <_read>:
	_kill(status, -1);
	while (1) {
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b086      	sub	sp, #24
 8001700:	af00      	add	r7, sp, #0
 8001702:	60f8      	str	r0, [r7, #12]
 8001704:	60b9      	str	r1, [r7, #8]
 8001706:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001708:	2300      	movs	r3, #0
 800170a:	617b      	str	r3, [r7, #20]
 800170c:	e00a      	b.n	8001724 <_read+0x28>
		*ptr++ = __io_getchar();
 800170e:	f3af 8000 	nop.w
 8001712:	4601      	mov	r1, r0
 8001714:	68bb      	ldr	r3, [r7, #8]
 8001716:	1c5a      	adds	r2, r3, #1
 8001718:	60ba      	str	r2, [r7, #8]
 800171a:	b2ca      	uxtb	r2, r1
 800171c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800171e:	697b      	ldr	r3, [r7, #20]
 8001720:	3301      	adds	r3, #1
 8001722:	617b      	str	r3, [r7, #20]
 8001724:	697a      	ldr	r2, [r7, #20]
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	429a      	cmp	r2, r3
 800172a:	dbf0      	blt.n	800170e <_read+0x12>
	}

	return len;
 800172c:	687b      	ldr	r3, [r7, #4]
}
 800172e:	4618      	mov	r0, r3
 8001730:	3718      	adds	r7, #24
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}

08001736 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len) {
 8001736:	b580      	push	{r7, lr}
 8001738:	b086      	sub	sp, #24
 800173a:	af00      	add	r7, sp, #0
 800173c:	60f8      	str	r0, [r7, #12]
 800173e:	60b9      	str	r1, [r7, #8]
 8001740:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001742:	2300      	movs	r3, #0
 8001744:	617b      	str	r3, [r7, #20]
 8001746:	e009      	b.n	800175c <_write+0x26>
//		__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 8001748:	68bb      	ldr	r3, [r7, #8]
 800174a:	1c5a      	adds	r2, r3, #1
 800174c:	60ba      	str	r2, [r7, #8]
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	4618      	mov	r0, r3
 8001752:	f7ff ffab 	bl	80016ac <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001756:	697b      	ldr	r3, [r7, #20]
 8001758:	3301      	adds	r3, #1
 800175a:	617b      	str	r3, [r7, #20]
 800175c:	697a      	ldr	r2, [r7, #20]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	429a      	cmp	r2, r3
 8001762:	dbf1      	blt.n	8001748 <_write+0x12>
	}
	return len;
 8001764:	687b      	ldr	r3, [r7, #4]
}
 8001766:	4618      	mov	r0, r3
 8001768:	3718      	adds	r7, #24
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}

0800176e <_close>:

int _close(int file) {
 800176e:	b480      	push	{r7}
 8001770:	b083      	sub	sp, #12
 8001772:	af00      	add	r7, sp, #0
 8001774:	6078      	str	r0, [r7, #4]
	(void) file;
	return -1;
 8001776:	f04f 33ff 	mov.w	r3, #4294967295
}
 800177a:	4618      	mov	r0, r3
 800177c:	370c      	adds	r7, #12
 800177e:	46bd      	mov	sp, r7
 8001780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001784:	4770      	bx	lr

08001786 <_fstat>:

int _fstat(int file, struct stat *st) {
 8001786:	b480      	push	{r7}
 8001788:	b083      	sub	sp, #12
 800178a:	af00      	add	r7, sp, #0
 800178c:	6078      	str	r0, [r7, #4]
 800178e:	6039      	str	r1, [r7, #0]
	(void) file;
	st->st_mode = S_IFCHR;
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001796:	605a      	str	r2, [r3, #4]
	return 0;
 8001798:	2300      	movs	r3, #0
}
 800179a:	4618      	mov	r0, r3
 800179c:	370c      	adds	r7, #12
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr

080017a6 <_isatty>:

int _isatty(int file) {
 80017a6:	b480      	push	{r7}
 80017a8:	b083      	sub	sp, #12
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	6078      	str	r0, [r7, #4]
	(void) file;
	return 1;
 80017ae:	2301      	movs	r3, #1
}
 80017b0:	4618      	mov	r0, r3
 80017b2:	370c      	adds	r7, #12
 80017b4:	46bd      	mov	sp, r7
 80017b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ba:	4770      	bx	lr

080017bc <_lseek>:

int _lseek(int file, int ptr, int dir) {
 80017bc:	b480      	push	{r7}
 80017be:	b085      	sub	sp, #20
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	60f8      	str	r0, [r7, #12]
 80017c4:	60b9      	str	r1, [r7, #8]
 80017c6:	607a      	str	r2, [r7, #4]
	(void) file;
	(void) ptr;
	(void) dir;
	return 0;
 80017c8:	2300      	movs	r3, #0
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	3714      	adds	r7, #20
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr
	...

080017d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b086      	sub	sp, #24
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017e0:	4a14      	ldr	r2, [pc, #80]	@ (8001834 <_sbrk+0x5c>)
 80017e2:	4b15      	ldr	r3, [pc, #84]	@ (8001838 <_sbrk+0x60>)
 80017e4:	1ad3      	subs	r3, r2, r3
 80017e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017e8:	697b      	ldr	r3, [r7, #20]
 80017ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017ec:	4b13      	ldr	r3, [pc, #76]	@ (800183c <_sbrk+0x64>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d102      	bne.n	80017fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017f4:	4b11      	ldr	r3, [pc, #68]	@ (800183c <_sbrk+0x64>)
 80017f6:	4a12      	ldr	r2, [pc, #72]	@ (8001840 <_sbrk+0x68>)
 80017f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017fa:	4b10      	ldr	r3, [pc, #64]	@ (800183c <_sbrk+0x64>)
 80017fc:	681a      	ldr	r2, [r3, #0]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4413      	add	r3, r2
 8001802:	693a      	ldr	r2, [r7, #16]
 8001804:	429a      	cmp	r2, r3
 8001806:	d207      	bcs.n	8001818 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001808:	f000 fa9e 	bl	8001d48 <__errno>
 800180c:	4603      	mov	r3, r0
 800180e:	220c      	movs	r2, #12
 8001810:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001812:	f04f 33ff 	mov.w	r3, #4294967295
 8001816:	e009      	b.n	800182c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001818:	4b08      	ldr	r3, [pc, #32]	@ (800183c <_sbrk+0x64>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800181e:	4b07      	ldr	r3, [pc, #28]	@ (800183c <_sbrk+0x64>)
 8001820:	681a      	ldr	r2, [r3, #0]
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	4413      	add	r3, r2
 8001826:	4a05      	ldr	r2, [pc, #20]	@ (800183c <_sbrk+0x64>)
 8001828:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800182a:	68fb      	ldr	r3, [r7, #12]
}
 800182c:	4618      	mov	r0, r3
 800182e:	3718      	adds	r7, #24
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	20020000 	.word	0x20020000
 8001838:	00000400 	.word	0x00000400
 800183c:	200000b8 	.word	0x200000b8
 8001840:	20000208 	.word	0x20000208

08001844 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001844:	480d      	ldr	r0, [pc, #52]	@ (800187c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001846:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001848:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800184c:	480c      	ldr	r0, [pc, #48]	@ (8001880 <LoopForever+0x6>)
  ldr r1, =_edata
 800184e:	490d      	ldr	r1, [pc, #52]	@ (8001884 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001850:	4a0d      	ldr	r2, [pc, #52]	@ (8001888 <LoopForever+0xe>)
  movs r3, #0
 8001852:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001854:	e002      	b.n	800185c <LoopCopyDataInit>

08001856 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001856:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001858:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800185a:	3304      	adds	r3, #4

0800185c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800185c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800185e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001860:	d3f9      	bcc.n	8001856 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001862:	4a0a      	ldr	r2, [pc, #40]	@ (800188c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001864:	4c0a      	ldr	r4, [pc, #40]	@ (8001890 <LoopForever+0x16>)
  movs r3, #0
 8001866:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001868:	e001      	b.n	800186e <LoopFillZerobss>

0800186a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800186a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800186c:	3204      	adds	r2, #4

0800186e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800186e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001870:	d3fb      	bcc.n	800186a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001872:	f000 fa6f 	bl	8001d54 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001876:	f7ff fd4d 	bl	8001314 <main>

0800187a <LoopForever>:

LoopForever:
  b LoopForever
 800187a:	e7fe      	b.n	800187a <LoopForever>
  ldr   r0, =_estack
 800187c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001880:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001884:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001888:	080029f4 	.word	0x080029f4
  ldr r2, =_sbss
 800188c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001890:	20000208 	.word	0x20000208

08001894 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001894:	e7fe      	b.n	8001894 <ADC_IRQHandler>
	...

08001898 <std>:
 8001898:	2300      	movs	r3, #0
 800189a:	b510      	push	{r4, lr}
 800189c:	4604      	mov	r4, r0
 800189e:	e9c0 3300 	strd	r3, r3, [r0]
 80018a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80018a6:	6083      	str	r3, [r0, #8]
 80018a8:	8181      	strh	r1, [r0, #12]
 80018aa:	6643      	str	r3, [r0, #100]	@ 0x64
 80018ac:	81c2      	strh	r2, [r0, #14]
 80018ae:	6183      	str	r3, [r0, #24]
 80018b0:	4619      	mov	r1, r3
 80018b2:	2208      	movs	r2, #8
 80018b4:	305c      	adds	r0, #92	@ 0x5c
 80018b6:	f000 f9f9 	bl	8001cac <memset>
 80018ba:	4b0d      	ldr	r3, [pc, #52]	@ (80018f0 <std+0x58>)
 80018bc:	6263      	str	r3, [r4, #36]	@ 0x24
 80018be:	4b0d      	ldr	r3, [pc, #52]	@ (80018f4 <std+0x5c>)
 80018c0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80018c2:	4b0d      	ldr	r3, [pc, #52]	@ (80018f8 <std+0x60>)
 80018c4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80018c6:	4b0d      	ldr	r3, [pc, #52]	@ (80018fc <std+0x64>)
 80018c8:	6323      	str	r3, [r4, #48]	@ 0x30
 80018ca:	4b0d      	ldr	r3, [pc, #52]	@ (8001900 <std+0x68>)
 80018cc:	6224      	str	r4, [r4, #32]
 80018ce:	429c      	cmp	r4, r3
 80018d0:	d006      	beq.n	80018e0 <std+0x48>
 80018d2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80018d6:	4294      	cmp	r4, r2
 80018d8:	d002      	beq.n	80018e0 <std+0x48>
 80018da:	33d0      	adds	r3, #208	@ 0xd0
 80018dc:	429c      	cmp	r4, r3
 80018de:	d105      	bne.n	80018ec <std+0x54>
 80018e0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80018e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80018e8:	f000 ba58 	b.w	8001d9c <__retarget_lock_init_recursive>
 80018ec:	bd10      	pop	{r4, pc}
 80018ee:	bf00      	nop
 80018f0:	08001afd 	.word	0x08001afd
 80018f4:	08001b1f 	.word	0x08001b1f
 80018f8:	08001b57 	.word	0x08001b57
 80018fc:	08001b7b 	.word	0x08001b7b
 8001900:	200000bc 	.word	0x200000bc

08001904 <stdio_exit_handler>:
 8001904:	4a02      	ldr	r2, [pc, #8]	@ (8001910 <stdio_exit_handler+0xc>)
 8001906:	4903      	ldr	r1, [pc, #12]	@ (8001914 <stdio_exit_handler+0x10>)
 8001908:	4803      	ldr	r0, [pc, #12]	@ (8001918 <stdio_exit_handler+0x14>)
 800190a:	f000 b869 	b.w	80019e0 <_fwalk_sglue>
 800190e:	bf00      	nop
 8001910:	20000000 	.word	0x20000000
 8001914:	08002639 	.word	0x08002639
 8001918:	20000010 	.word	0x20000010

0800191c <cleanup_stdio>:
 800191c:	6841      	ldr	r1, [r0, #4]
 800191e:	4b0c      	ldr	r3, [pc, #48]	@ (8001950 <cleanup_stdio+0x34>)
 8001920:	4299      	cmp	r1, r3
 8001922:	b510      	push	{r4, lr}
 8001924:	4604      	mov	r4, r0
 8001926:	d001      	beq.n	800192c <cleanup_stdio+0x10>
 8001928:	f000 fe86 	bl	8002638 <_fflush_r>
 800192c:	68a1      	ldr	r1, [r4, #8]
 800192e:	4b09      	ldr	r3, [pc, #36]	@ (8001954 <cleanup_stdio+0x38>)
 8001930:	4299      	cmp	r1, r3
 8001932:	d002      	beq.n	800193a <cleanup_stdio+0x1e>
 8001934:	4620      	mov	r0, r4
 8001936:	f000 fe7f 	bl	8002638 <_fflush_r>
 800193a:	68e1      	ldr	r1, [r4, #12]
 800193c:	4b06      	ldr	r3, [pc, #24]	@ (8001958 <cleanup_stdio+0x3c>)
 800193e:	4299      	cmp	r1, r3
 8001940:	d004      	beq.n	800194c <cleanup_stdio+0x30>
 8001942:	4620      	mov	r0, r4
 8001944:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001948:	f000 be76 	b.w	8002638 <_fflush_r>
 800194c:	bd10      	pop	{r4, pc}
 800194e:	bf00      	nop
 8001950:	200000bc 	.word	0x200000bc
 8001954:	20000124 	.word	0x20000124
 8001958:	2000018c 	.word	0x2000018c

0800195c <global_stdio_init.part.0>:
 800195c:	b510      	push	{r4, lr}
 800195e:	4b0b      	ldr	r3, [pc, #44]	@ (800198c <global_stdio_init.part.0+0x30>)
 8001960:	4c0b      	ldr	r4, [pc, #44]	@ (8001990 <global_stdio_init.part.0+0x34>)
 8001962:	4a0c      	ldr	r2, [pc, #48]	@ (8001994 <global_stdio_init.part.0+0x38>)
 8001964:	601a      	str	r2, [r3, #0]
 8001966:	4620      	mov	r0, r4
 8001968:	2200      	movs	r2, #0
 800196a:	2104      	movs	r1, #4
 800196c:	f7ff ff94 	bl	8001898 <std>
 8001970:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8001974:	2201      	movs	r2, #1
 8001976:	2109      	movs	r1, #9
 8001978:	f7ff ff8e 	bl	8001898 <std>
 800197c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8001980:	2202      	movs	r2, #2
 8001982:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001986:	2112      	movs	r1, #18
 8001988:	f7ff bf86 	b.w	8001898 <std>
 800198c:	200001f4 	.word	0x200001f4
 8001990:	200000bc 	.word	0x200000bc
 8001994:	08001905 	.word	0x08001905

08001998 <__sfp_lock_acquire>:
 8001998:	4801      	ldr	r0, [pc, #4]	@ (80019a0 <__sfp_lock_acquire+0x8>)
 800199a:	f000 ba00 	b.w	8001d9e <__retarget_lock_acquire_recursive>
 800199e:	bf00      	nop
 80019a0:	200001fd 	.word	0x200001fd

080019a4 <__sfp_lock_release>:
 80019a4:	4801      	ldr	r0, [pc, #4]	@ (80019ac <__sfp_lock_release+0x8>)
 80019a6:	f000 b9fb 	b.w	8001da0 <__retarget_lock_release_recursive>
 80019aa:	bf00      	nop
 80019ac:	200001fd 	.word	0x200001fd

080019b0 <__sinit>:
 80019b0:	b510      	push	{r4, lr}
 80019b2:	4604      	mov	r4, r0
 80019b4:	f7ff fff0 	bl	8001998 <__sfp_lock_acquire>
 80019b8:	6a23      	ldr	r3, [r4, #32]
 80019ba:	b11b      	cbz	r3, 80019c4 <__sinit+0x14>
 80019bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80019c0:	f7ff bff0 	b.w	80019a4 <__sfp_lock_release>
 80019c4:	4b04      	ldr	r3, [pc, #16]	@ (80019d8 <__sinit+0x28>)
 80019c6:	6223      	str	r3, [r4, #32]
 80019c8:	4b04      	ldr	r3, [pc, #16]	@ (80019dc <__sinit+0x2c>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d1f5      	bne.n	80019bc <__sinit+0xc>
 80019d0:	f7ff ffc4 	bl	800195c <global_stdio_init.part.0>
 80019d4:	e7f2      	b.n	80019bc <__sinit+0xc>
 80019d6:	bf00      	nop
 80019d8:	0800191d 	.word	0x0800191d
 80019dc:	200001f4 	.word	0x200001f4

080019e0 <_fwalk_sglue>:
 80019e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80019e4:	4607      	mov	r7, r0
 80019e6:	4688      	mov	r8, r1
 80019e8:	4614      	mov	r4, r2
 80019ea:	2600      	movs	r6, #0
 80019ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80019f0:	f1b9 0901 	subs.w	r9, r9, #1
 80019f4:	d505      	bpl.n	8001a02 <_fwalk_sglue+0x22>
 80019f6:	6824      	ldr	r4, [r4, #0]
 80019f8:	2c00      	cmp	r4, #0
 80019fa:	d1f7      	bne.n	80019ec <_fwalk_sglue+0xc>
 80019fc:	4630      	mov	r0, r6
 80019fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001a02:	89ab      	ldrh	r3, [r5, #12]
 8001a04:	2b01      	cmp	r3, #1
 8001a06:	d907      	bls.n	8001a18 <_fwalk_sglue+0x38>
 8001a08:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001a0c:	3301      	adds	r3, #1
 8001a0e:	d003      	beq.n	8001a18 <_fwalk_sglue+0x38>
 8001a10:	4629      	mov	r1, r5
 8001a12:	4638      	mov	r0, r7
 8001a14:	47c0      	blx	r8
 8001a16:	4306      	orrs	r6, r0
 8001a18:	3568      	adds	r5, #104	@ 0x68
 8001a1a:	e7e9      	b.n	80019f0 <_fwalk_sglue+0x10>

08001a1c <iprintf>:
 8001a1c:	b40f      	push	{r0, r1, r2, r3}
 8001a1e:	b507      	push	{r0, r1, r2, lr}
 8001a20:	4906      	ldr	r1, [pc, #24]	@ (8001a3c <iprintf+0x20>)
 8001a22:	ab04      	add	r3, sp, #16
 8001a24:	6808      	ldr	r0, [r1, #0]
 8001a26:	f853 2b04 	ldr.w	r2, [r3], #4
 8001a2a:	6881      	ldr	r1, [r0, #8]
 8001a2c:	9301      	str	r3, [sp, #4]
 8001a2e:	f000 fadb 	bl	8001fe8 <_vfiprintf_r>
 8001a32:	b003      	add	sp, #12
 8001a34:	f85d eb04 	ldr.w	lr, [sp], #4
 8001a38:	b004      	add	sp, #16
 8001a3a:	4770      	bx	lr
 8001a3c:	2000000c 	.word	0x2000000c

08001a40 <_puts_r>:
 8001a40:	6a03      	ldr	r3, [r0, #32]
 8001a42:	b570      	push	{r4, r5, r6, lr}
 8001a44:	6884      	ldr	r4, [r0, #8]
 8001a46:	4605      	mov	r5, r0
 8001a48:	460e      	mov	r6, r1
 8001a4a:	b90b      	cbnz	r3, 8001a50 <_puts_r+0x10>
 8001a4c:	f7ff ffb0 	bl	80019b0 <__sinit>
 8001a50:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8001a52:	07db      	lsls	r3, r3, #31
 8001a54:	d405      	bmi.n	8001a62 <_puts_r+0x22>
 8001a56:	89a3      	ldrh	r3, [r4, #12]
 8001a58:	0598      	lsls	r0, r3, #22
 8001a5a:	d402      	bmi.n	8001a62 <_puts_r+0x22>
 8001a5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001a5e:	f000 f99e 	bl	8001d9e <__retarget_lock_acquire_recursive>
 8001a62:	89a3      	ldrh	r3, [r4, #12]
 8001a64:	0719      	lsls	r1, r3, #28
 8001a66:	d502      	bpl.n	8001a6e <_puts_r+0x2e>
 8001a68:	6923      	ldr	r3, [r4, #16]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d135      	bne.n	8001ada <_puts_r+0x9a>
 8001a6e:	4621      	mov	r1, r4
 8001a70:	4628      	mov	r0, r5
 8001a72:	f000 f8c5 	bl	8001c00 <__swsetup_r>
 8001a76:	b380      	cbz	r0, 8001ada <_puts_r+0x9a>
 8001a78:	f04f 35ff 	mov.w	r5, #4294967295
 8001a7c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8001a7e:	07da      	lsls	r2, r3, #31
 8001a80:	d405      	bmi.n	8001a8e <_puts_r+0x4e>
 8001a82:	89a3      	ldrh	r3, [r4, #12]
 8001a84:	059b      	lsls	r3, r3, #22
 8001a86:	d402      	bmi.n	8001a8e <_puts_r+0x4e>
 8001a88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001a8a:	f000 f989 	bl	8001da0 <__retarget_lock_release_recursive>
 8001a8e:	4628      	mov	r0, r5
 8001a90:	bd70      	pop	{r4, r5, r6, pc}
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	da04      	bge.n	8001aa0 <_puts_r+0x60>
 8001a96:	69a2      	ldr	r2, [r4, #24]
 8001a98:	429a      	cmp	r2, r3
 8001a9a:	dc17      	bgt.n	8001acc <_puts_r+0x8c>
 8001a9c:	290a      	cmp	r1, #10
 8001a9e:	d015      	beq.n	8001acc <_puts_r+0x8c>
 8001aa0:	6823      	ldr	r3, [r4, #0]
 8001aa2:	1c5a      	adds	r2, r3, #1
 8001aa4:	6022      	str	r2, [r4, #0]
 8001aa6:	7019      	strb	r1, [r3, #0]
 8001aa8:	68a3      	ldr	r3, [r4, #8]
 8001aaa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8001aae:	3b01      	subs	r3, #1
 8001ab0:	60a3      	str	r3, [r4, #8]
 8001ab2:	2900      	cmp	r1, #0
 8001ab4:	d1ed      	bne.n	8001a92 <_puts_r+0x52>
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	da11      	bge.n	8001ade <_puts_r+0x9e>
 8001aba:	4622      	mov	r2, r4
 8001abc:	210a      	movs	r1, #10
 8001abe:	4628      	mov	r0, r5
 8001ac0:	f000 f85f 	bl	8001b82 <__swbuf_r>
 8001ac4:	3001      	adds	r0, #1
 8001ac6:	d0d7      	beq.n	8001a78 <_puts_r+0x38>
 8001ac8:	250a      	movs	r5, #10
 8001aca:	e7d7      	b.n	8001a7c <_puts_r+0x3c>
 8001acc:	4622      	mov	r2, r4
 8001ace:	4628      	mov	r0, r5
 8001ad0:	f000 f857 	bl	8001b82 <__swbuf_r>
 8001ad4:	3001      	adds	r0, #1
 8001ad6:	d1e7      	bne.n	8001aa8 <_puts_r+0x68>
 8001ad8:	e7ce      	b.n	8001a78 <_puts_r+0x38>
 8001ada:	3e01      	subs	r6, #1
 8001adc:	e7e4      	b.n	8001aa8 <_puts_r+0x68>
 8001ade:	6823      	ldr	r3, [r4, #0]
 8001ae0:	1c5a      	adds	r2, r3, #1
 8001ae2:	6022      	str	r2, [r4, #0]
 8001ae4:	220a      	movs	r2, #10
 8001ae6:	701a      	strb	r2, [r3, #0]
 8001ae8:	e7ee      	b.n	8001ac8 <_puts_r+0x88>
	...

08001aec <puts>:
 8001aec:	4b02      	ldr	r3, [pc, #8]	@ (8001af8 <puts+0xc>)
 8001aee:	4601      	mov	r1, r0
 8001af0:	6818      	ldr	r0, [r3, #0]
 8001af2:	f7ff bfa5 	b.w	8001a40 <_puts_r>
 8001af6:	bf00      	nop
 8001af8:	2000000c 	.word	0x2000000c

08001afc <__sread>:
 8001afc:	b510      	push	{r4, lr}
 8001afe:	460c      	mov	r4, r1
 8001b00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001b04:	f000 f8fc 	bl	8001d00 <_read_r>
 8001b08:	2800      	cmp	r0, #0
 8001b0a:	bfab      	itete	ge
 8001b0c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8001b0e:	89a3      	ldrhlt	r3, [r4, #12]
 8001b10:	181b      	addge	r3, r3, r0
 8001b12:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8001b16:	bfac      	ite	ge
 8001b18:	6563      	strge	r3, [r4, #84]	@ 0x54
 8001b1a:	81a3      	strhlt	r3, [r4, #12]
 8001b1c:	bd10      	pop	{r4, pc}

08001b1e <__swrite>:
 8001b1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001b22:	461f      	mov	r7, r3
 8001b24:	898b      	ldrh	r3, [r1, #12]
 8001b26:	05db      	lsls	r3, r3, #23
 8001b28:	4605      	mov	r5, r0
 8001b2a:	460c      	mov	r4, r1
 8001b2c:	4616      	mov	r6, r2
 8001b2e:	d505      	bpl.n	8001b3c <__swrite+0x1e>
 8001b30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001b34:	2302      	movs	r3, #2
 8001b36:	2200      	movs	r2, #0
 8001b38:	f000 f8d0 	bl	8001cdc <_lseek_r>
 8001b3c:	89a3      	ldrh	r3, [r4, #12]
 8001b3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001b42:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001b46:	81a3      	strh	r3, [r4, #12]
 8001b48:	4632      	mov	r2, r6
 8001b4a:	463b      	mov	r3, r7
 8001b4c:	4628      	mov	r0, r5
 8001b4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001b52:	f000 b8e7 	b.w	8001d24 <_write_r>

08001b56 <__sseek>:
 8001b56:	b510      	push	{r4, lr}
 8001b58:	460c      	mov	r4, r1
 8001b5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001b5e:	f000 f8bd 	bl	8001cdc <_lseek_r>
 8001b62:	1c43      	adds	r3, r0, #1
 8001b64:	89a3      	ldrh	r3, [r4, #12]
 8001b66:	bf15      	itete	ne
 8001b68:	6560      	strne	r0, [r4, #84]	@ 0x54
 8001b6a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8001b6e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8001b72:	81a3      	strheq	r3, [r4, #12]
 8001b74:	bf18      	it	ne
 8001b76:	81a3      	strhne	r3, [r4, #12]
 8001b78:	bd10      	pop	{r4, pc}

08001b7a <__sclose>:
 8001b7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001b7e:	f000 b89d 	b.w	8001cbc <_close_r>

08001b82 <__swbuf_r>:
 8001b82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b84:	460e      	mov	r6, r1
 8001b86:	4614      	mov	r4, r2
 8001b88:	4605      	mov	r5, r0
 8001b8a:	b118      	cbz	r0, 8001b94 <__swbuf_r+0x12>
 8001b8c:	6a03      	ldr	r3, [r0, #32]
 8001b8e:	b90b      	cbnz	r3, 8001b94 <__swbuf_r+0x12>
 8001b90:	f7ff ff0e 	bl	80019b0 <__sinit>
 8001b94:	69a3      	ldr	r3, [r4, #24]
 8001b96:	60a3      	str	r3, [r4, #8]
 8001b98:	89a3      	ldrh	r3, [r4, #12]
 8001b9a:	071a      	lsls	r2, r3, #28
 8001b9c:	d501      	bpl.n	8001ba2 <__swbuf_r+0x20>
 8001b9e:	6923      	ldr	r3, [r4, #16]
 8001ba0:	b943      	cbnz	r3, 8001bb4 <__swbuf_r+0x32>
 8001ba2:	4621      	mov	r1, r4
 8001ba4:	4628      	mov	r0, r5
 8001ba6:	f000 f82b 	bl	8001c00 <__swsetup_r>
 8001baa:	b118      	cbz	r0, 8001bb4 <__swbuf_r+0x32>
 8001bac:	f04f 37ff 	mov.w	r7, #4294967295
 8001bb0:	4638      	mov	r0, r7
 8001bb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001bb4:	6823      	ldr	r3, [r4, #0]
 8001bb6:	6922      	ldr	r2, [r4, #16]
 8001bb8:	1a98      	subs	r0, r3, r2
 8001bba:	6963      	ldr	r3, [r4, #20]
 8001bbc:	b2f6      	uxtb	r6, r6
 8001bbe:	4283      	cmp	r3, r0
 8001bc0:	4637      	mov	r7, r6
 8001bc2:	dc05      	bgt.n	8001bd0 <__swbuf_r+0x4e>
 8001bc4:	4621      	mov	r1, r4
 8001bc6:	4628      	mov	r0, r5
 8001bc8:	f000 fd36 	bl	8002638 <_fflush_r>
 8001bcc:	2800      	cmp	r0, #0
 8001bce:	d1ed      	bne.n	8001bac <__swbuf_r+0x2a>
 8001bd0:	68a3      	ldr	r3, [r4, #8]
 8001bd2:	3b01      	subs	r3, #1
 8001bd4:	60a3      	str	r3, [r4, #8]
 8001bd6:	6823      	ldr	r3, [r4, #0]
 8001bd8:	1c5a      	adds	r2, r3, #1
 8001bda:	6022      	str	r2, [r4, #0]
 8001bdc:	701e      	strb	r6, [r3, #0]
 8001bde:	6962      	ldr	r2, [r4, #20]
 8001be0:	1c43      	adds	r3, r0, #1
 8001be2:	429a      	cmp	r2, r3
 8001be4:	d004      	beq.n	8001bf0 <__swbuf_r+0x6e>
 8001be6:	89a3      	ldrh	r3, [r4, #12]
 8001be8:	07db      	lsls	r3, r3, #31
 8001bea:	d5e1      	bpl.n	8001bb0 <__swbuf_r+0x2e>
 8001bec:	2e0a      	cmp	r6, #10
 8001bee:	d1df      	bne.n	8001bb0 <__swbuf_r+0x2e>
 8001bf0:	4621      	mov	r1, r4
 8001bf2:	4628      	mov	r0, r5
 8001bf4:	f000 fd20 	bl	8002638 <_fflush_r>
 8001bf8:	2800      	cmp	r0, #0
 8001bfa:	d0d9      	beq.n	8001bb0 <__swbuf_r+0x2e>
 8001bfc:	e7d6      	b.n	8001bac <__swbuf_r+0x2a>
	...

08001c00 <__swsetup_r>:
 8001c00:	b538      	push	{r3, r4, r5, lr}
 8001c02:	4b29      	ldr	r3, [pc, #164]	@ (8001ca8 <__swsetup_r+0xa8>)
 8001c04:	4605      	mov	r5, r0
 8001c06:	6818      	ldr	r0, [r3, #0]
 8001c08:	460c      	mov	r4, r1
 8001c0a:	b118      	cbz	r0, 8001c14 <__swsetup_r+0x14>
 8001c0c:	6a03      	ldr	r3, [r0, #32]
 8001c0e:	b90b      	cbnz	r3, 8001c14 <__swsetup_r+0x14>
 8001c10:	f7ff fece 	bl	80019b0 <__sinit>
 8001c14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001c18:	0719      	lsls	r1, r3, #28
 8001c1a:	d422      	bmi.n	8001c62 <__swsetup_r+0x62>
 8001c1c:	06da      	lsls	r2, r3, #27
 8001c1e:	d407      	bmi.n	8001c30 <__swsetup_r+0x30>
 8001c20:	2209      	movs	r2, #9
 8001c22:	602a      	str	r2, [r5, #0]
 8001c24:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001c28:	81a3      	strh	r3, [r4, #12]
 8001c2a:	f04f 30ff 	mov.w	r0, #4294967295
 8001c2e:	e033      	b.n	8001c98 <__swsetup_r+0x98>
 8001c30:	0758      	lsls	r0, r3, #29
 8001c32:	d512      	bpl.n	8001c5a <__swsetup_r+0x5a>
 8001c34:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8001c36:	b141      	cbz	r1, 8001c4a <__swsetup_r+0x4a>
 8001c38:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8001c3c:	4299      	cmp	r1, r3
 8001c3e:	d002      	beq.n	8001c46 <__swsetup_r+0x46>
 8001c40:	4628      	mov	r0, r5
 8001c42:	f000 f8af 	bl	8001da4 <_free_r>
 8001c46:	2300      	movs	r3, #0
 8001c48:	6363      	str	r3, [r4, #52]	@ 0x34
 8001c4a:	89a3      	ldrh	r3, [r4, #12]
 8001c4c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8001c50:	81a3      	strh	r3, [r4, #12]
 8001c52:	2300      	movs	r3, #0
 8001c54:	6063      	str	r3, [r4, #4]
 8001c56:	6923      	ldr	r3, [r4, #16]
 8001c58:	6023      	str	r3, [r4, #0]
 8001c5a:	89a3      	ldrh	r3, [r4, #12]
 8001c5c:	f043 0308 	orr.w	r3, r3, #8
 8001c60:	81a3      	strh	r3, [r4, #12]
 8001c62:	6923      	ldr	r3, [r4, #16]
 8001c64:	b94b      	cbnz	r3, 8001c7a <__swsetup_r+0x7a>
 8001c66:	89a3      	ldrh	r3, [r4, #12]
 8001c68:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8001c6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001c70:	d003      	beq.n	8001c7a <__swsetup_r+0x7a>
 8001c72:	4621      	mov	r1, r4
 8001c74:	4628      	mov	r0, r5
 8001c76:	f000 fd2d 	bl	80026d4 <__smakebuf_r>
 8001c7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001c7e:	f013 0201 	ands.w	r2, r3, #1
 8001c82:	d00a      	beq.n	8001c9a <__swsetup_r+0x9a>
 8001c84:	2200      	movs	r2, #0
 8001c86:	60a2      	str	r2, [r4, #8]
 8001c88:	6962      	ldr	r2, [r4, #20]
 8001c8a:	4252      	negs	r2, r2
 8001c8c:	61a2      	str	r2, [r4, #24]
 8001c8e:	6922      	ldr	r2, [r4, #16]
 8001c90:	b942      	cbnz	r2, 8001ca4 <__swsetup_r+0xa4>
 8001c92:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8001c96:	d1c5      	bne.n	8001c24 <__swsetup_r+0x24>
 8001c98:	bd38      	pop	{r3, r4, r5, pc}
 8001c9a:	0799      	lsls	r1, r3, #30
 8001c9c:	bf58      	it	pl
 8001c9e:	6962      	ldrpl	r2, [r4, #20]
 8001ca0:	60a2      	str	r2, [r4, #8]
 8001ca2:	e7f4      	b.n	8001c8e <__swsetup_r+0x8e>
 8001ca4:	2000      	movs	r0, #0
 8001ca6:	e7f7      	b.n	8001c98 <__swsetup_r+0x98>
 8001ca8:	2000000c 	.word	0x2000000c

08001cac <memset>:
 8001cac:	4402      	add	r2, r0
 8001cae:	4603      	mov	r3, r0
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d100      	bne.n	8001cb6 <memset+0xa>
 8001cb4:	4770      	bx	lr
 8001cb6:	f803 1b01 	strb.w	r1, [r3], #1
 8001cba:	e7f9      	b.n	8001cb0 <memset+0x4>

08001cbc <_close_r>:
 8001cbc:	b538      	push	{r3, r4, r5, lr}
 8001cbe:	4d06      	ldr	r5, [pc, #24]	@ (8001cd8 <_close_r+0x1c>)
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	4604      	mov	r4, r0
 8001cc4:	4608      	mov	r0, r1
 8001cc6:	602b      	str	r3, [r5, #0]
 8001cc8:	f7ff fd51 	bl	800176e <_close>
 8001ccc:	1c43      	adds	r3, r0, #1
 8001cce:	d102      	bne.n	8001cd6 <_close_r+0x1a>
 8001cd0:	682b      	ldr	r3, [r5, #0]
 8001cd2:	b103      	cbz	r3, 8001cd6 <_close_r+0x1a>
 8001cd4:	6023      	str	r3, [r4, #0]
 8001cd6:	bd38      	pop	{r3, r4, r5, pc}
 8001cd8:	200001f8 	.word	0x200001f8

08001cdc <_lseek_r>:
 8001cdc:	b538      	push	{r3, r4, r5, lr}
 8001cde:	4d07      	ldr	r5, [pc, #28]	@ (8001cfc <_lseek_r+0x20>)
 8001ce0:	4604      	mov	r4, r0
 8001ce2:	4608      	mov	r0, r1
 8001ce4:	4611      	mov	r1, r2
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	602a      	str	r2, [r5, #0]
 8001cea:	461a      	mov	r2, r3
 8001cec:	f7ff fd66 	bl	80017bc <_lseek>
 8001cf0:	1c43      	adds	r3, r0, #1
 8001cf2:	d102      	bne.n	8001cfa <_lseek_r+0x1e>
 8001cf4:	682b      	ldr	r3, [r5, #0]
 8001cf6:	b103      	cbz	r3, 8001cfa <_lseek_r+0x1e>
 8001cf8:	6023      	str	r3, [r4, #0]
 8001cfa:	bd38      	pop	{r3, r4, r5, pc}
 8001cfc:	200001f8 	.word	0x200001f8

08001d00 <_read_r>:
 8001d00:	b538      	push	{r3, r4, r5, lr}
 8001d02:	4d07      	ldr	r5, [pc, #28]	@ (8001d20 <_read_r+0x20>)
 8001d04:	4604      	mov	r4, r0
 8001d06:	4608      	mov	r0, r1
 8001d08:	4611      	mov	r1, r2
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	602a      	str	r2, [r5, #0]
 8001d0e:	461a      	mov	r2, r3
 8001d10:	f7ff fcf4 	bl	80016fc <_read>
 8001d14:	1c43      	adds	r3, r0, #1
 8001d16:	d102      	bne.n	8001d1e <_read_r+0x1e>
 8001d18:	682b      	ldr	r3, [r5, #0]
 8001d1a:	b103      	cbz	r3, 8001d1e <_read_r+0x1e>
 8001d1c:	6023      	str	r3, [r4, #0]
 8001d1e:	bd38      	pop	{r3, r4, r5, pc}
 8001d20:	200001f8 	.word	0x200001f8

08001d24 <_write_r>:
 8001d24:	b538      	push	{r3, r4, r5, lr}
 8001d26:	4d07      	ldr	r5, [pc, #28]	@ (8001d44 <_write_r+0x20>)
 8001d28:	4604      	mov	r4, r0
 8001d2a:	4608      	mov	r0, r1
 8001d2c:	4611      	mov	r1, r2
 8001d2e:	2200      	movs	r2, #0
 8001d30:	602a      	str	r2, [r5, #0]
 8001d32:	461a      	mov	r2, r3
 8001d34:	f7ff fcff 	bl	8001736 <_write>
 8001d38:	1c43      	adds	r3, r0, #1
 8001d3a:	d102      	bne.n	8001d42 <_write_r+0x1e>
 8001d3c:	682b      	ldr	r3, [r5, #0]
 8001d3e:	b103      	cbz	r3, 8001d42 <_write_r+0x1e>
 8001d40:	6023      	str	r3, [r4, #0]
 8001d42:	bd38      	pop	{r3, r4, r5, pc}
 8001d44:	200001f8 	.word	0x200001f8

08001d48 <__errno>:
 8001d48:	4b01      	ldr	r3, [pc, #4]	@ (8001d50 <__errno+0x8>)
 8001d4a:	6818      	ldr	r0, [r3, #0]
 8001d4c:	4770      	bx	lr
 8001d4e:	bf00      	nop
 8001d50:	2000000c 	.word	0x2000000c

08001d54 <__libc_init_array>:
 8001d54:	b570      	push	{r4, r5, r6, lr}
 8001d56:	4d0d      	ldr	r5, [pc, #52]	@ (8001d8c <__libc_init_array+0x38>)
 8001d58:	4c0d      	ldr	r4, [pc, #52]	@ (8001d90 <__libc_init_array+0x3c>)
 8001d5a:	1b64      	subs	r4, r4, r5
 8001d5c:	10a4      	asrs	r4, r4, #2
 8001d5e:	2600      	movs	r6, #0
 8001d60:	42a6      	cmp	r6, r4
 8001d62:	d109      	bne.n	8001d78 <__libc_init_array+0x24>
 8001d64:	4d0b      	ldr	r5, [pc, #44]	@ (8001d94 <__libc_init_array+0x40>)
 8001d66:	4c0c      	ldr	r4, [pc, #48]	@ (8001d98 <__libc_init_array+0x44>)
 8001d68:	f000 fd22 	bl	80027b0 <_init>
 8001d6c:	1b64      	subs	r4, r4, r5
 8001d6e:	10a4      	asrs	r4, r4, #2
 8001d70:	2600      	movs	r6, #0
 8001d72:	42a6      	cmp	r6, r4
 8001d74:	d105      	bne.n	8001d82 <__libc_init_array+0x2e>
 8001d76:	bd70      	pop	{r4, r5, r6, pc}
 8001d78:	f855 3b04 	ldr.w	r3, [r5], #4
 8001d7c:	4798      	blx	r3
 8001d7e:	3601      	adds	r6, #1
 8001d80:	e7ee      	b.n	8001d60 <__libc_init_array+0xc>
 8001d82:	f855 3b04 	ldr.w	r3, [r5], #4
 8001d86:	4798      	blx	r3
 8001d88:	3601      	adds	r6, #1
 8001d8a:	e7f2      	b.n	8001d72 <__libc_init_array+0x1e>
 8001d8c:	080029ec 	.word	0x080029ec
 8001d90:	080029ec 	.word	0x080029ec
 8001d94:	080029ec 	.word	0x080029ec
 8001d98:	080029f0 	.word	0x080029f0

08001d9c <__retarget_lock_init_recursive>:
 8001d9c:	4770      	bx	lr

08001d9e <__retarget_lock_acquire_recursive>:
 8001d9e:	4770      	bx	lr

08001da0 <__retarget_lock_release_recursive>:
 8001da0:	4770      	bx	lr
	...

08001da4 <_free_r>:
 8001da4:	b538      	push	{r3, r4, r5, lr}
 8001da6:	4605      	mov	r5, r0
 8001da8:	2900      	cmp	r1, #0
 8001daa:	d041      	beq.n	8001e30 <_free_r+0x8c>
 8001dac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001db0:	1f0c      	subs	r4, r1, #4
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	bfb8      	it	lt
 8001db6:	18e4      	addlt	r4, r4, r3
 8001db8:	f000 f8e0 	bl	8001f7c <__malloc_lock>
 8001dbc:	4a1d      	ldr	r2, [pc, #116]	@ (8001e34 <_free_r+0x90>)
 8001dbe:	6813      	ldr	r3, [r2, #0]
 8001dc0:	b933      	cbnz	r3, 8001dd0 <_free_r+0x2c>
 8001dc2:	6063      	str	r3, [r4, #4]
 8001dc4:	6014      	str	r4, [r2, #0]
 8001dc6:	4628      	mov	r0, r5
 8001dc8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001dcc:	f000 b8dc 	b.w	8001f88 <__malloc_unlock>
 8001dd0:	42a3      	cmp	r3, r4
 8001dd2:	d908      	bls.n	8001de6 <_free_r+0x42>
 8001dd4:	6820      	ldr	r0, [r4, #0]
 8001dd6:	1821      	adds	r1, r4, r0
 8001dd8:	428b      	cmp	r3, r1
 8001dda:	bf01      	itttt	eq
 8001ddc:	6819      	ldreq	r1, [r3, #0]
 8001dde:	685b      	ldreq	r3, [r3, #4]
 8001de0:	1809      	addeq	r1, r1, r0
 8001de2:	6021      	streq	r1, [r4, #0]
 8001de4:	e7ed      	b.n	8001dc2 <_free_r+0x1e>
 8001de6:	461a      	mov	r2, r3
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	b10b      	cbz	r3, 8001df0 <_free_r+0x4c>
 8001dec:	42a3      	cmp	r3, r4
 8001dee:	d9fa      	bls.n	8001de6 <_free_r+0x42>
 8001df0:	6811      	ldr	r1, [r2, #0]
 8001df2:	1850      	adds	r0, r2, r1
 8001df4:	42a0      	cmp	r0, r4
 8001df6:	d10b      	bne.n	8001e10 <_free_r+0x6c>
 8001df8:	6820      	ldr	r0, [r4, #0]
 8001dfa:	4401      	add	r1, r0
 8001dfc:	1850      	adds	r0, r2, r1
 8001dfe:	4283      	cmp	r3, r0
 8001e00:	6011      	str	r1, [r2, #0]
 8001e02:	d1e0      	bne.n	8001dc6 <_free_r+0x22>
 8001e04:	6818      	ldr	r0, [r3, #0]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	6053      	str	r3, [r2, #4]
 8001e0a:	4408      	add	r0, r1
 8001e0c:	6010      	str	r0, [r2, #0]
 8001e0e:	e7da      	b.n	8001dc6 <_free_r+0x22>
 8001e10:	d902      	bls.n	8001e18 <_free_r+0x74>
 8001e12:	230c      	movs	r3, #12
 8001e14:	602b      	str	r3, [r5, #0]
 8001e16:	e7d6      	b.n	8001dc6 <_free_r+0x22>
 8001e18:	6820      	ldr	r0, [r4, #0]
 8001e1a:	1821      	adds	r1, r4, r0
 8001e1c:	428b      	cmp	r3, r1
 8001e1e:	bf04      	itt	eq
 8001e20:	6819      	ldreq	r1, [r3, #0]
 8001e22:	685b      	ldreq	r3, [r3, #4]
 8001e24:	6063      	str	r3, [r4, #4]
 8001e26:	bf04      	itt	eq
 8001e28:	1809      	addeq	r1, r1, r0
 8001e2a:	6021      	streq	r1, [r4, #0]
 8001e2c:	6054      	str	r4, [r2, #4]
 8001e2e:	e7ca      	b.n	8001dc6 <_free_r+0x22>
 8001e30:	bd38      	pop	{r3, r4, r5, pc}
 8001e32:	bf00      	nop
 8001e34:	20000204 	.word	0x20000204

08001e38 <sbrk_aligned>:
 8001e38:	b570      	push	{r4, r5, r6, lr}
 8001e3a:	4e0f      	ldr	r6, [pc, #60]	@ (8001e78 <sbrk_aligned+0x40>)
 8001e3c:	460c      	mov	r4, r1
 8001e3e:	6831      	ldr	r1, [r6, #0]
 8001e40:	4605      	mov	r5, r0
 8001e42:	b911      	cbnz	r1, 8001e4a <sbrk_aligned+0x12>
 8001e44:	f000 fca4 	bl	8002790 <_sbrk_r>
 8001e48:	6030      	str	r0, [r6, #0]
 8001e4a:	4621      	mov	r1, r4
 8001e4c:	4628      	mov	r0, r5
 8001e4e:	f000 fc9f 	bl	8002790 <_sbrk_r>
 8001e52:	1c43      	adds	r3, r0, #1
 8001e54:	d103      	bne.n	8001e5e <sbrk_aligned+0x26>
 8001e56:	f04f 34ff 	mov.w	r4, #4294967295
 8001e5a:	4620      	mov	r0, r4
 8001e5c:	bd70      	pop	{r4, r5, r6, pc}
 8001e5e:	1cc4      	adds	r4, r0, #3
 8001e60:	f024 0403 	bic.w	r4, r4, #3
 8001e64:	42a0      	cmp	r0, r4
 8001e66:	d0f8      	beq.n	8001e5a <sbrk_aligned+0x22>
 8001e68:	1a21      	subs	r1, r4, r0
 8001e6a:	4628      	mov	r0, r5
 8001e6c:	f000 fc90 	bl	8002790 <_sbrk_r>
 8001e70:	3001      	adds	r0, #1
 8001e72:	d1f2      	bne.n	8001e5a <sbrk_aligned+0x22>
 8001e74:	e7ef      	b.n	8001e56 <sbrk_aligned+0x1e>
 8001e76:	bf00      	nop
 8001e78:	20000200 	.word	0x20000200

08001e7c <_malloc_r>:
 8001e7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001e80:	1ccd      	adds	r5, r1, #3
 8001e82:	f025 0503 	bic.w	r5, r5, #3
 8001e86:	3508      	adds	r5, #8
 8001e88:	2d0c      	cmp	r5, #12
 8001e8a:	bf38      	it	cc
 8001e8c:	250c      	movcc	r5, #12
 8001e8e:	2d00      	cmp	r5, #0
 8001e90:	4606      	mov	r6, r0
 8001e92:	db01      	blt.n	8001e98 <_malloc_r+0x1c>
 8001e94:	42a9      	cmp	r1, r5
 8001e96:	d904      	bls.n	8001ea2 <_malloc_r+0x26>
 8001e98:	230c      	movs	r3, #12
 8001e9a:	6033      	str	r3, [r6, #0]
 8001e9c:	2000      	movs	r0, #0
 8001e9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001ea2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001f78 <_malloc_r+0xfc>
 8001ea6:	f000 f869 	bl	8001f7c <__malloc_lock>
 8001eaa:	f8d8 3000 	ldr.w	r3, [r8]
 8001eae:	461c      	mov	r4, r3
 8001eb0:	bb44      	cbnz	r4, 8001f04 <_malloc_r+0x88>
 8001eb2:	4629      	mov	r1, r5
 8001eb4:	4630      	mov	r0, r6
 8001eb6:	f7ff ffbf 	bl	8001e38 <sbrk_aligned>
 8001eba:	1c43      	adds	r3, r0, #1
 8001ebc:	4604      	mov	r4, r0
 8001ebe:	d158      	bne.n	8001f72 <_malloc_r+0xf6>
 8001ec0:	f8d8 4000 	ldr.w	r4, [r8]
 8001ec4:	4627      	mov	r7, r4
 8001ec6:	2f00      	cmp	r7, #0
 8001ec8:	d143      	bne.n	8001f52 <_malloc_r+0xd6>
 8001eca:	2c00      	cmp	r4, #0
 8001ecc:	d04b      	beq.n	8001f66 <_malloc_r+0xea>
 8001ece:	6823      	ldr	r3, [r4, #0]
 8001ed0:	4639      	mov	r1, r7
 8001ed2:	4630      	mov	r0, r6
 8001ed4:	eb04 0903 	add.w	r9, r4, r3
 8001ed8:	f000 fc5a 	bl	8002790 <_sbrk_r>
 8001edc:	4581      	cmp	r9, r0
 8001ede:	d142      	bne.n	8001f66 <_malloc_r+0xea>
 8001ee0:	6821      	ldr	r1, [r4, #0]
 8001ee2:	1a6d      	subs	r5, r5, r1
 8001ee4:	4629      	mov	r1, r5
 8001ee6:	4630      	mov	r0, r6
 8001ee8:	f7ff ffa6 	bl	8001e38 <sbrk_aligned>
 8001eec:	3001      	adds	r0, #1
 8001eee:	d03a      	beq.n	8001f66 <_malloc_r+0xea>
 8001ef0:	6823      	ldr	r3, [r4, #0]
 8001ef2:	442b      	add	r3, r5
 8001ef4:	6023      	str	r3, [r4, #0]
 8001ef6:	f8d8 3000 	ldr.w	r3, [r8]
 8001efa:	685a      	ldr	r2, [r3, #4]
 8001efc:	bb62      	cbnz	r2, 8001f58 <_malloc_r+0xdc>
 8001efe:	f8c8 7000 	str.w	r7, [r8]
 8001f02:	e00f      	b.n	8001f24 <_malloc_r+0xa8>
 8001f04:	6822      	ldr	r2, [r4, #0]
 8001f06:	1b52      	subs	r2, r2, r5
 8001f08:	d420      	bmi.n	8001f4c <_malloc_r+0xd0>
 8001f0a:	2a0b      	cmp	r2, #11
 8001f0c:	d917      	bls.n	8001f3e <_malloc_r+0xc2>
 8001f0e:	1961      	adds	r1, r4, r5
 8001f10:	42a3      	cmp	r3, r4
 8001f12:	6025      	str	r5, [r4, #0]
 8001f14:	bf18      	it	ne
 8001f16:	6059      	strne	r1, [r3, #4]
 8001f18:	6863      	ldr	r3, [r4, #4]
 8001f1a:	bf08      	it	eq
 8001f1c:	f8c8 1000 	streq.w	r1, [r8]
 8001f20:	5162      	str	r2, [r4, r5]
 8001f22:	604b      	str	r3, [r1, #4]
 8001f24:	4630      	mov	r0, r6
 8001f26:	f000 f82f 	bl	8001f88 <__malloc_unlock>
 8001f2a:	f104 000b 	add.w	r0, r4, #11
 8001f2e:	1d23      	adds	r3, r4, #4
 8001f30:	f020 0007 	bic.w	r0, r0, #7
 8001f34:	1ac2      	subs	r2, r0, r3
 8001f36:	bf1c      	itt	ne
 8001f38:	1a1b      	subne	r3, r3, r0
 8001f3a:	50a3      	strne	r3, [r4, r2]
 8001f3c:	e7af      	b.n	8001e9e <_malloc_r+0x22>
 8001f3e:	6862      	ldr	r2, [r4, #4]
 8001f40:	42a3      	cmp	r3, r4
 8001f42:	bf0c      	ite	eq
 8001f44:	f8c8 2000 	streq.w	r2, [r8]
 8001f48:	605a      	strne	r2, [r3, #4]
 8001f4a:	e7eb      	b.n	8001f24 <_malloc_r+0xa8>
 8001f4c:	4623      	mov	r3, r4
 8001f4e:	6864      	ldr	r4, [r4, #4]
 8001f50:	e7ae      	b.n	8001eb0 <_malloc_r+0x34>
 8001f52:	463c      	mov	r4, r7
 8001f54:	687f      	ldr	r7, [r7, #4]
 8001f56:	e7b6      	b.n	8001ec6 <_malloc_r+0x4a>
 8001f58:	461a      	mov	r2, r3
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	42a3      	cmp	r3, r4
 8001f5e:	d1fb      	bne.n	8001f58 <_malloc_r+0xdc>
 8001f60:	2300      	movs	r3, #0
 8001f62:	6053      	str	r3, [r2, #4]
 8001f64:	e7de      	b.n	8001f24 <_malloc_r+0xa8>
 8001f66:	230c      	movs	r3, #12
 8001f68:	6033      	str	r3, [r6, #0]
 8001f6a:	4630      	mov	r0, r6
 8001f6c:	f000 f80c 	bl	8001f88 <__malloc_unlock>
 8001f70:	e794      	b.n	8001e9c <_malloc_r+0x20>
 8001f72:	6005      	str	r5, [r0, #0]
 8001f74:	e7d6      	b.n	8001f24 <_malloc_r+0xa8>
 8001f76:	bf00      	nop
 8001f78:	20000204 	.word	0x20000204

08001f7c <__malloc_lock>:
 8001f7c:	4801      	ldr	r0, [pc, #4]	@ (8001f84 <__malloc_lock+0x8>)
 8001f7e:	f7ff bf0e 	b.w	8001d9e <__retarget_lock_acquire_recursive>
 8001f82:	bf00      	nop
 8001f84:	200001fc 	.word	0x200001fc

08001f88 <__malloc_unlock>:
 8001f88:	4801      	ldr	r0, [pc, #4]	@ (8001f90 <__malloc_unlock+0x8>)
 8001f8a:	f7ff bf09 	b.w	8001da0 <__retarget_lock_release_recursive>
 8001f8e:	bf00      	nop
 8001f90:	200001fc 	.word	0x200001fc

08001f94 <__sfputc_r>:
 8001f94:	6893      	ldr	r3, [r2, #8]
 8001f96:	3b01      	subs	r3, #1
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	b410      	push	{r4}
 8001f9c:	6093      	str	r3, [r2, #8]
 8001f9e:	da08      	bge.n	8001fb2 <__sfputc_r+0x1e>
 8001fa0:	6994      	ldr	r4, [r2, #24]
 8001fa2:	42a3      	cmp	r3, r4
 8001fa4:	db01      	blt.n	8001faa <__sfputc_r+0x16>
 8001fa6:	290a      	cmp	r1, #10
 8001fa8:	d103      	bne.n	8001fb2 <__sfputc_r+0x1e>
 8001faa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001fae:	f7ff bde8 	b.w	8001b82 <__swbuf_r>
 8001fb2:	6813      	ldr	r3, [r2, #0]
 8001fb4:	1c58      	adds	r0, r3, #1
 8001fb6:	6010      	str	r0, [r2, #0]
 8001fb8:	7019      	strb	r1, [r3, #0]
 8001fba:	4608      	mov	r0, r1
 8001fbc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001fc0:	4770      	bx	lr

08001fc2 <__sfputs_r>:
 8001fc2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fc4:	4606      	mov	r6, r0
 8001fc6:	460f      	mov	r7, r1
 8001fc8:	4614      	mov	r4, r2
 8001fca:	18d5      	adds	r5, r2, r3
 8001fcc:	42ac      	cmp	r4, r5
 8001fce:	d101      	bne.n	8001fd4 <__sfputs_r+0x12>
 8001fd0:	2000      	movs	r0, #0
 8001fd2:	e007      	b.n	8001fe4 <__sfputs_r+0x22>
 8001fd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001fd8:	463a      	mov	r2, r7
 8001fda:	4630      	mov	r0, r6
 8001fdc:	f7ff ffda 	bl	8001f94 <__sfputc_r>
 8001fe0:	1c43      	adds	r3, r0, #1
 8001fe2:	d1f3      	bne.n	8001fcc <__sfputs_r+0xa>
 8001fe4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001fe8 <_vfiprintf_r>:
 8001fe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001fec:	460d      	mov	r5, r1
 8001fee:	b09d      	sub	sp, #116	@ 0x74
 8001ff0:	4614      	mov	r4, r2
 8001ff2:	4698      	mov	r8, r3
 8001ff4:	4606      	mov	r6, r0
 8001ff6:	b118      	cbz	r0, 8002000 <_vfiprintf_r+0x18>
 8001ff8:	6a03      	ldr	r3, [r0, #32]
 8001ffa:	b90b      	cbnz	r3, 8002000 <_vfiprintf_r+0x18>
 8001ffc:	f7ff fcd8 	bl	80019b0 <__sinit>
 8002000:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002002:	07d9      	lsls	r1, r3, #31
 8002004:	d405      	bmi.n	8002012 <_vfiprintf_r+0x2a>
 8002006:	89ab      	ldrh	r3, [r5, #12]
 8002008:	059a      	lsls	r2, r3, #22
 800200a:	d402      	bmi.n	8002012 <_vfiprintf_r+0x2a>
 800200c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800200e:	f7ff fec6 	bl	8001d9e <__retarget_lock_acquire_recursive>
 8002012:	89ab      	ldrh	r3, [r5, #12]
 8002014:	071b      	lsls	r3, r3, #28
 8002016:	d501      	bpl.n	800201c <_vfiprintf_r+0x34>
 8002018:	692b      	ldr	r3, [r5, #16]
 800201a:	b99b      	cbnz	r3, 8002044 <_vfiprintf_r+0x5c>
 800201c:	4629      	mov	r1, r5
 800201e:	4630      	mov	r0, r6
 8002020:	f7ff fdee 	bl	8001c00 <__swsetup_r>
 8002024:	b170      	cbz	r0, 8002044 <_vfiprintf_r+0x5c>
 8002026:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002028:	07dc      	lsls	r4, r3, #31
 800202a:	d504      	bpl.n	8002036 <_vfiprintf_r+0x4e>
 800202c:	f04f 30ff 	mov.w	r0, #4294967295
 8002030:	b01d      	add	sp, #116	@ 0x74
 8002032:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002036:	89ab      	ldrh	r3, [r5, #12]
 8002038:	0598      	lsls	r0, r3, #22
 800203a:	d4f7      	bmi.n	800202c <_vfiprintf_r+0x44>
 800203c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800203e:	f7ff feaf 	bl	8001da0 <__retarget_lock_release_recursive>
 8002042:	e7f3      	b.n	800202c <_vfiprintf_r+0x44>
 8002044:	2300      	movs	r3, #0
 8002046:	9309      	str	r3, [sp, #36]	@ 0x24
 8002048:	2320      	movs	r3, #32
 800204a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800204e:	f8cd 800c 	str.w	r8, [sp, #12]
 8002052:	2330      	movs	r3, #48	@ 0x30
 8002054:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8002204 <_vfiprintf_r+0x21c>
 8002058:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800205c:	f04f 0901 	mov.w	r9, #1
 8002060:	4623      	mov	r3, r4
 8002062:	469a      	mov	sl, r3
 8002064:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002068:	b10a      	cbz	r2, 800206e <_vfiprintf_r+0x86>
 800206a:	2a25      	cmp	r2, #37	@ 0x25
 800206c:	d1f9      	bne.n	8002062 <_vfiprintf_r+0x7a>
 800206e:	ebba 0b04 	subs.w	fp, sl, r4
 8002072:	d00b      	beq.n	800208c <_vfiprintf_r+0xa4>
 8002074:	465b      	mov	r3, fp
 8002076:	4622      	mov	r2, r4
 8002078:	4629      	mov	r1, r5
 800207a:	4630      	mov	r0, r6
 800207c:	f7ff ffa1 	bl	8001fc2 <__sfputs_r>
 8002080:	3001      	adds	r0, #1
 8002082:	f000 80a7 	beq.w	80021d4 <_vfiprintf_r+0x1ec>
 8002086:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002088:	445a      	add	r2, fp
 800208a:	9209      	str	r2, [sp, #36]	@ 0x24
 800208c:	f89a 3000 	ldrb.w	r3, [sl]
 8002090:	2b00      	cmp	r3, #0
 8002092:	f000 809f 	beq.w	80021d4 <_vfiprintf_r+0x1ec>
 8002096:	2300      	movs	r3, #0
 8002098:	f04f 32ff 	mov.w	r2, #4294967295
 800209c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80020a0:	f10a 0a01 	add.w	sl, sl, #1
 80020a4:	9304      	str	r3, [sp, #16]
 80020a6:	9307      	str	r3, [sp, #28]
 80020a8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80020ac:	931a      	str	r3, [sp, #104]	@ 0x68
 80020ae:	4654      	mov	r4, sl
 80020b0:	2205      	movs	r2, #5
 80020b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80020b6:	4853      	ldr	r0, [pc, #332]	@ (8002204 <_vfiprintf_r+0x21c>)
 80020b8:	f7fe f88a 	bl	80001d0 <memchr>
 80020bc:	9a04      	ldr	r2, [sp, #16]
 80020be:	b9d8      	cbnz	r0, 80020f8 <_vfiprintf_r+0x110>
 80020c0:	06d1      	lsls	r1, r2, #27
 80020c2:	bf44      	itt	mi
 80020c4:	2320      	movmi	r3, #32
 80020c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80020ca:	0713      	lsls	r3, r2, #28
 80020cc:	bf44      	itt	mi
 80020ce:	232b      	movmi	r3, #43	@ 0x2b
 80020d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80020d4:	f89a 3000 	ldrb.w	r3, [sl]
 80020d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80020da:	d015      	beq.n	8002108 <_vfiprintf_r+0x120>
 80020dc:	9a07      	ldr	r2, [sp, #28]
 80020de:	4654      	mov	r4, sl
 80020e0:	2000      	movs	r0, #0
 80020e2:	f04f 0c0a 	mov.w	ip, #10
 80020e6:	4621      	mov	r1, r4
 80020e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80020ec:	3b30      	subs	r3, #48	@ 0x30
 80020ee:	2b09      	cmp	r3, #9
 80020f0:	d94b      	bls.n	800218a <_vfiprintf_r+0x1a2>
 80020f2:	b1b0      	cbz	r0, 8002122 <_vfiprintf_r+0x13a>
 80020f4:	9207      	str	r2, [sp, #28]
 80020f6:	e014      	b.n	8002122 <_vfiprintf_r+0x13a>
 80020f8:	eba0 0308 	sub.w	r3, r0, r8
 80020fc:	fa09 f303 	lsl.w	r3, r9, r3
 8002100:	4313      	orrs	r3, r2
 8002102:	9304      	str	r3, [sp, #16]
 8002104:	46a2      	mov	sl, r4
 8002106:	e7d2      	b.n	80020ae <_vfiprintf_r+0xc6>
 8002108:	9b03      	ldr	r3, [sp, #12]
 800210a:	1d19      	adds	r1, r3, #4
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	9103      	str	r1, [sp, #12]
 8002110:	2b00      	cmp	r3, #0
 8002112:	bfbb      	ittet	lt
 8002114:	425b      	neglt	r3, r3
 8002116:	f042 0202 	orrlt.w	r2, r2, #2
 800211a:	9307      	strge	r3, [sp, #28]
 800211c:	9307      	strlt	r3, [sp, #28]
 800211e:	bfb8      	it	lt
 8002120:	9204      	strlt	r2, [sp, #16]
 8002122:	7823      	ldrb	r3, [r4, #0]
 8002124:	2b2e      	cmp	r3, #46	@ 0x2e
 8002126:	d10a      	bne.n	800213e <_vfiprintf_r+0x156>
 8002128:	7863      	ldrb	r3, [r4, #1]
 800212a:	2b2a      	cmp	r3, #42	@ 0x2a
 800212c:	d132      	bne.n	8002194 <_vfiprintf_r+0x1ac>
 800212e:	9b03      	ldr	r3, [sp, #12]
 8002130:	1d1a      	adds	r2, r3, #4
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	9203      	str	r2, [sp, #12]
 8002136:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800213a:	3402      	adds	r4, #2
 800213c:	9305      	str	r3, [sp, #20]
 800213e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8002214 <_vfiprintf_r+0x22c>
 8002142:	7821      	ldrb	r1, [r4, #0]
 8002144:	2203      	movs	r2, #3
 8002146:	4650      	mov	r0, sl
 8002148:	f7fe f842 	bl	80001d0 <memchr>
 800214c:	b138      	cbz	r0, 800215e <_vfiprintf_r+0x176>
 800214e:	9b04      	ldr	r3, [sp, #16]
 8002150:	eba0 000a 	sub.w	r0, r0, sl
 8002154:	2240      	movs	r2, #64	@ 0x40
 8002156:	4082      	lsls	r2, r0
 8002158:	4313      	orrs	r3, r2
 800215a:	3401      	adds	r4, #1
 800215c:	9304      	str	r3, [sp, #16]
 800215e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002162:	4829      	ldr	r0, [pc, #164]	@ (8002208 <_vfiprintf_r+0x220>)
 8002164:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002168:	2206      	movs	r2, #6
 800216a:	f7fe f831 	bl	80001d0 <memchr>
 800216e:	2800      	cmp	r0, #0
 8002170:	d03f      	beq.n	80021f2 <_vfiprintf_r+0x20a>
 8002172:	4b26      	ldr	r3, [pc, #152]	@ (800220c <_vfiprintf_r+0x224>)
 8002174:	bb1b      	cbnz	r3, 80021be <_vfiprintf_r+0x1d6>
 8002176:	9b03      	ldr	r3, [sp, #12]
 8002178:	3307      	adds	r3, #7
 800217a:	f023 0307 	bic.w	r3, r3, #7
 800217e:	3308      	adds	r3, #8
 8002180:	9303      	str	r3, [sp, #12]
 8002182:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002184:	443b      	add	r3, r7
 8002186:	9309      	str	r3, [sp, #36]	@ 0x24
 8002188:	e76a      	b.n	8002060 <_vfiprintf_r+0x78>
 800218a:	fb0c 3202 	mla	r2, ip, r2, r3
 800218e:	460c      	mov	r4, r1
 8002190:	2001      	movs	r0, #1
 8002192:	e7a8      	b.n	80020e6 <_vfiprintf_r+0xfe>
 8002194:	2300      	movs	r3, #0
 8002196:	3401      	adds	r4, #1
 8002198:	9305      	str	r3, [sp, #20]
 800219a:	4619      	mov	r1, r3
 800219c:	f04f 0c0a 	mov.w	ip, #10
 80021a0:	4620      	mov	r0, r4
 80021a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80021a6:	3a30      	subs	r2, #48	@ 0x30
 80021a8:	2a09      	cmp	r2, #9
 80021aa:	d903      	bls.n	80021b4 <_vfiprintf_r+0x1cc>
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d0c6      	beq.n	800213e <_vfiprintf_r+0x156>
 80021b0:	9105      	str	r1, [sp, #20]
 80021b2:	e7c4      	b.n	800213e <_vfiprintf_r+0x156>
 80021b4:	fb0c 2101 	mla	r1, ip, r1, r2
 80021b8:	4604      	mov	r4, r0
 80021ba:	2301      	movs	r3, #1
 80021bc:	e7f0      	b.n	80021a0 <_vfiprintf_r+0x1b8>
 80021be:	ab03      	add	r3, sp, #12
 80021c0:	9300      	str	r3, [sp, #0]
 80021c2:	462a      	mov	r2, r5
 80021c4:	4b12      	ldr	r3, [pc, #72]	@ (8002210 <_vfiprintf_r+0x228>)
 80021c6:	a904      	add	r1, sp, #16
 80021c8:	4630      	mov	r0, r6
 80021ca:	f3af 8000 	nop.w
 80021ce:	4607      	mov	r7, r0
 80021d0:	1c78      	adds	r0, r7, #1
 80021d2:	d1d6      	bne.n	8002182 <_vfiprintf_r+0x19a>
 80021d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80021d6:	07d9      	lsls	r1, r3, #31
 80021d8:	d405      	bmi.n	80021e6 <_vfiprintf_r+0x1fe>
 80021da:	89ab      	ldrh	r3, [r5, #12]
 80021dc:	059a      	lsls	r2, r3, #22
 80021de:	d402      	bmi.n	80021e6 <_vfiprintf_r+0x1fe>
 80021e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80021e2:	f7ff fddd 	bl	8001da0 <__retarget_lock_release_recursive>
 80021e6:	89ab      	ldrh	r3, [r5, #12]
 80021e8:	065b      	lsls	r3, r3, #25
 80021ea:	f53f af1f 	bmi.w	800202c <_vfiprintf_r+0x44>
 80021ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80021f0:	e71e      	b.n	8002030 <_vfiprintf_r+0x48>
 80021f2:	ab03      	add	r3, sp, #12
 80021f4:	9300      	str	r3, [sp, #0]
 80021f6:	462a      	mov	r2, r5
 80021f8:	4b05      	ldr	r3, [pc, #20]	@ (8002210 <_vfiprintf_r+0x228>)
 80021fa:	a904      	add	r1, sp, #16
 80021fc:	4630      	mov	r0, r6
 80021fe:	f000 f879 	bl	80022f4 <_printf_i>
 8002202:	e7e4      	b.n	80021ce <_vfiprintf_r+0x1e6>
 8002204:	080029b0 	.word	0x080029b0
 8002208:	080029ba 	.word	0x080029ba
 800220c:	00000000 	.word	0x00000000
 8002210:	08001fc3 	.word	0x08001fc3
 8002214:	080029b6 	.word	0x080029b6

08002218 <_printf_common>:
 8002218:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800221c:	4616      	mov	r6, r2
 800221e:	4698      	mov	r8, r3
 8002220:	688a      	ldr	r2, [r1, #8]
 8002222:	690b      	ldr	r3, [r1, #16]
 8002224:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002228:	4293      	cmp	r3, r2
 800222a:	bfb8      	it	lt
 800222c:	4613      	movlt	r3, r2
 800222e:	6033      	str	r3, [r6, #0]
 8002230:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002234:	4607      	mov	r7, r0
 8002236:	460c      	mov	r4, r1
 8002238:	b10a      	cbz	r2, 800223e <_printf_common+0x26>
 800223a:	3301      	adds	r3, #1
 800223c:	6033      	str	r3, [r6, #0]
 800223e:	6823      	ldr	r3, [r4, #0]
 8002240:	0699      	lsls	r1, r3, #26
 8002242:	bf42      	ittt	mi
 8002244:	6833      	ldrmi	r3, [r6, #0]
 8002246:	3302      	addmi	r3, #2
 8002248:	6033      	strmi	r3, [r6, #0]
 800224a:	6825      	ldr	r5, [r4, #0]
 800224c:	f015 0506 	ands.w	r5, r5, #6
 8002250:	d106      	bne.n	8002260 <_printf_common+0x48>
 8002252:	f104 0a19 	add.w	sl, r4, #25
 8002256:	68e3      	ldr	r3, [r4, #12]
 8002258:	6832      	ldr	r2, [r6, #0]
 800225a:	1a9b      	subs	r3, r3, r2
 800225c:	42ab      	cmp	r3, r5
 800225e:	dc26      	bgt.n	80022ae <_printf_common+0x96>
 8002260:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002264:	6822      	ldr	r2, [r4, #0]
 8002266:	3b00      	subs	r3, #0
 8002268:	bf18      	it	ne
 800226a:	2301      	movne	r3, #1
 800226c:	0692      	lsls	r2, r2, #26
 800226e:	d42b      	bmi.n	80022c8 <_printf_common+0xb0>
 8002270:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002274:	4641      	mov	r1, r8
 8002276:	4638      	mov	r0, r7
 8002278:	47c8      	blx	r9
 800227a:	3001      	adds	r0, #1
 800227c:	d01e      	beq.n	80022bc <_printf_common+0xa4>
 800227e:	6823      	ldr	r3, [r4, #0]
 8002280:	6922      	ldr	r2, [r4, #16]
 8002282:	f003 0306 	and.w	r3, r3, #6
 8002286:	2b04      	cmp	r3, #4
 8002288:	bf02      	ittt	eq
 800228a:	68e5      	ldreq	r5, [r4, #12]
 800228c:	6833      	ldreq	r3, [r6, #0]
 800228e:	1aed      	subeq	r5, r5, r3
 8002290:	68a3      	ldr	r3, [r4, #8]
 8002292:	bf0c      	ite	eq
 8002294:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002298:	2500      	movne	r5, #0
 800229a:	4293      	cmp	r3, r2
 800229c:	bfc4      	itt	gt
 800229e:	1a9b      	subgt	r3, r3, r2
 80022a0:	18ed      	addgt	r5, r5, r3
 80022a2:	2600      	movs	r6, #0
 80022a4:	341a      	adds	r4, #26
 80022a6:	42b5      	cmp	r5, r6
 80022a8:	d11a      	bne.n	80022e0 <_printf_common+0xc8>
 80022aa:	2000      	movs	r0, #0
 80022ac:	e008      	b.n	80022c0 <_printf_common+0xa8>
 80022ae:	2301      	movs	r3, #1
 80022b0:	4652      	mov	r2, sl
 80022b2:	4641      	mov	r1, r8
 80022b4:	4638      	mov	r0, r7
 80022b6:	47c8      	blx	r9
 80022b8:	3001      	adds	r0, #1
 80022ba:	d103      	bne.n	80022c4 <_printf_common+0xac>
 80022bc:	f04f 30ff 	mov.w	r0, #4294967295
 80022c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80022c4:	3501      	adds	r5, #1
 80022c6:	e7c6      	b.n	8002256 <_printf_common+0x3e>
 80022c8:	18e1      	adds	r1, r4, r3
 80022ca:	1c5a      	adds	r2, r3, #1
 80022cc:	2030      	movs	r0, #48	@ 0x30
 80022ce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80022d2:	4422      	add	r2, r4
 80022d4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80022d8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80022dc:	3302      	adds	r3, #2
 80022de:	e7c7      	b.n	8002270 <_printf_common+0x58>
 80022e0:	2301      	movs	r3, #1
 80022e2:	4622      	mov	r2, r4
 80022e4:	4641      	mov	r1, r8
 80022e6:	4638      	mov	r0, r7
 80022e8:	47c8      	blx	r9
 80022ea:	3001      	adds	r0, #1
 80022ec:	d0e6      	beq.n	80022bc <_printf_common+0xa4>
 80022ee:	3601      	adds	r6, #1
 80022f0:	e7d9      	b.n	80022a6 <_printf_common+0x8e>
	...

080022f4 <_printf_i>:
 80022f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80022f8:	7e0f      	ldrb	r7, [r1, #24]
 80022fa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80022fc:	2f78      	cmp	r7, #120	@ 0x78
 80022fe:	4691      	mov	r9, r2
 8002300:	4680      	mov	r8, r0
 8002302:	460c      	mov	r4, r1
 8002304:	469a      	mov	sl, r3
 8002306:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800230a:	d807      	bhi.n	800231c <_printf_i+0x28>
 800230c:	2f62      	cmp	r7, #98	@ 0x62
 800230e:	d80a      	bhi.n	8002326 <_printf_i+0x32>
 8002310:	2f00      	cmp	r7, #0
 8002312:	f000 80d1 	beq.w	80024b8 <_printf_i+0x1c4>
 8002316:	2f58      	cmp	r7, #88	@ 0x58
 8002318:	f000 80b8 	beq.w	800248c <_printf_i+0x198>
 800231c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002320:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002324:	e03a      	b.n	800239c <_printf_i+0xa8>
 8002326:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800232a:	2b15      	cmp	r3, #21
 800232c:	d8f6      	bhi.n	800231c <_printf_i+0x28>
 800232e:	a101      	add	r1, pc, #4	@ (adr r1, 8002334 <_printf_i+0x40>)
 8002330:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002334:	0800238d 	.word	0x0800238d
 8002338:	080023a1 	.word	0x080023a1
 800233c:	0800231d 	.word	0x0800231d
 8002340:	0800231d 	.word	0x0800231d
 8002344:	0800231d 	.word	0x0800231d
 8002348:	0800231d 	.word	0x0800231d
 800234c:	080023a1 	.word	0x080023a1
 8002350:	0800231d 	.word	0x0800231d
 8002354:	0800231d 	.word	0x0800231d
 8002358:	0800231d 	.word	0x0800231d
 800235c:	0800231d 	.word	0x0800231d
 8002360:	0800249f 	.word	0x0800249f
 8002364:	080023cb 	.word	0x080023cb
 8002368:	08002459 	.word	0x08002459
 800236c:	0800231d 	.word	0x0800231d
 8002370:	0800231d 	.word	0x0800231d
 8002374:	080024c1 	.word	0x080024c1
 8002378:	0800231d 	.word	0x0800231d
 800237c:	080023cb 	.word	0x080023cb
 8002380:	0800231d 	.word	0x0800231d
 8002384:	0800231d 	.word	0x0800231d
 8002388:	08002461 	.word	0x08002461
 800238c:	6833      	ldr	r3, [r6, #0]
 800238e:	1d1a      	adds	r2, r3, #4
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	6032      	str	r2, [r6, #0]
 8002394:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002398:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800239c:	2301      	movs	r3, #1
 800239e:	e09c      	b.n	80024da <_printf_i+0x1e6>
 80023a0:	6833      	ldr	r3, [r6, #0]
 80023a2:	6820      	ldr	r0, [r4, #0]
 80023a4:	1d19      	adds	r1, r3, #4
 80023a6:	6031      	str	r1, [r6, #0]
 80023a8:	0606      	lsls	r6, r0, #24
 80023aa:	d501      	bpl.n	80023b0 <_printf_i+0xbc>
 80023ac:	681d      	ldr	r5, [r3, #0]
 80023ae:	e003      	b.n	80023b8 <_printf_i+0xc4>
 80023b0:	0645      	lsls	r5, r0, #25
 80023b2:	d5fb      	bpl.n	80023ac <_printf_i+0xb8>
 80023b4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80023b8:	2d00      	cmp	r5, #0
 80023ba:	da03      	bge.n	80023c4 <_printf_i+0xd0>
 80023bc:	232d      	movs	r3, #45	@ 0x2d
 80023be:	426d      	negs	r5, r5
 80023c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80023c4:	4858      	ldr	r0, [pc, #352]	@ (8002528 <_printf_i+0x234>)
 80023c6:	230a      	movs	r3, #10
 80023c8:	e011      	b.n	80023ee <_printf_i+0xfa>
 80023ca:	6821      	ldr	r1, [r4, #0]
 80023cc:	6833      	ldr	r3, [r6, #0]
 80023ce:	0608      	lsls	r0, r1, #24
 80023d0:	f853 5b04 	ldr.w	r5, [r3], #4
 80023d4:	d402      	bmi.n	80023dc <_printf_i+0xe8>
 80023d6:	0649      	lsls	r1, r1, #25
 80023d8:	bf48      	it	mi
 80023da:	b2ad      	uxthmi	r5, r5
 80023dc:	2f6f      	cmp	r7, #111	@ 0x6f
 80023de:	4852      	ldr	r0, [pc, #328]	@ (8002528 <_printf_i+0x234>)
 80023e0:	6033      	str	r3, [r6, #0]
 80023e2:	bf14      	ite	ne
 80023e4:	230a      	movne	r3, #10
 80023e6:	2308      	moveq	r3, #8
 80023e8:	2100      	movs	r1, #0
 80023ea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80023ee:	6866      	ldr	r6, [r4, #4]
 80023f0:	60a6      	str	r6, [r4, #8]
 80023f2:	2e00      	cmp	r6, #0
 80023f4:	db05      	blt.n	8002402 <_printf_i+0x10e>
 80023f6:	6821      	ldr	r1, [r4, #0]
 80023f8:	432e      	orrs	r6, r5
 80023fa:	f021 0104 	bic.w	r1, r1, #4
 80023fe:	6021      	str	r1, [r4, #0]
 8002400:	d04b      	beq.n	800249a <_printf_i+0x1a6>
 8002402:	4616      	mov	r6, r2
 8002404:	fbb5 f1f3 	udiv	r1, r5, r3
 8002408:	fb03 5711 	mls	r7, r3, r1, r5
 800240c:	5dc7      	ldrb	r7, [r0, r7]
 800240e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002412:	462f      	mov	r7, r5
 8002414:	42bb      	cmp	r3, r7
 8002416:	460d      	mov	r5, r1
 8002418:	d9f4      	bls.n	8002404 <_printf_i+0x110>
 800241a:	2b08      	cmp	r3, #8
 800241c:	d10b      	bne.n	8002436 <_printf_i+0x142>
 800241e:	6823      	ldr	r3, [r4, #0]
 8002420:	07df      	lsls	r7, r3, #31
 8002422:	d508      	bpl.n	8002436 <_printf_i+0x142>
 8002424:	6923      	ldr	r3, [r4, #16]
 8002426:	6861      	ldr	r1, [r4, #4]
 8002428:	4299      	cmp	r1, r3
 800242a:	bfde      	ittt	le
 800242c:	2330      	movle	r3, #48	@ 0x30
 800242e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002432:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002436:	1b92      	subs	r2, r2, r6
 8002438:	6122      	str	r2, [r4, #16]
 800243a:	f8cd a000 	str.w	sl, [sp]
 800243e:	464b      	mov	r3, r9
 8002440:	aa03      	add	r2, sp, #12
 8002442:	4621      	mov	r1, r4
 8002444:	4640      	mov	r0, r8
 8002446:	f7ff fee7 	bl	8002218 <_printf_common>
 800244a:	3001      	adds	r0, #1
 800244c:	d14a      	bne.n	80024e4 <_printf_i+0x1f0>
 800244e:	f04f 30ff 	mov.w	r0, #4294967295
 8002452:	b004      	add	sp, #16
 8002454:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002458:	6823      	ldr	r3, [r4, #0]
 800245a:	f043 0320 	orr.w	r3, r3, #32
 800245e:	6023      	str	r3, [r4, #0]
 8002460:	4832      	ldr	r0, [pc, #200]	@ (800252c <_printf_i+0x238>)
 8002462:	2778      	movs	r7, #120	@ 0x78
 8002464:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002468:	6823      	ldr	r3, [r4, #0]
 800246a:	6831      	ldr	r1, [r6, #0]
 800246c:	061f      	lsls	r7, r3, #24
 800246e:	f851 5b04 	ldr.w	r5, [r1], #4
 8002472:	d402      	bmi.n	800247a <_printf_i+0x186>
 8002474:	065f      	lsls	r7, r3, #25
 8002476:	bf48      	it	mi
 8002478:	b2ad      	uxthmi	r5, r5
 800247a:	6031      	str	r1, [r6, #0]
 800247c:	07d9      	lsls	r1, r3, #31
 800247e:	bf44      	itt	mi
 8002480:	f043 0320 	orrmi.w	r3, r3, #32
 8002484:	6023      	strmi	r3, [r4, #0]
 8002486:	b11d      	cbz	r5, 8002490 <_printf_i+0x19c>
 8002488:	2310      	movs	r3, #16
 800248a:	e7ad      	b.n	80023e8 <_printf_i+0xf4>
 800248c:	4826      	ldr	r0, [pc, #152]	@ (8002528 <_printf_i+0x234>)
 800248e:	e7e9      	b.n	8002464 <_printf_i+0x170>
 8002490:	6823      	ldr	r3, [r4, #0]
 8002492:	f023 0320 	bic.w	r3, r3, #32
 8002496:	6023      	str	r3, [r4, #0]
 8002498:	e7f6      	b.n	8002488 <_printf_i+0x194>
 800249a:	4616      	mov	r6, r2
 800249c:	e7bd      	b.n	800241a <_printf_i+0x126>
 800249e:	6833      	ldr	r3, [r6, #0]
 80024a0:	6825      	ldr	r5, [r4, #0]
 80024a2:	6961      	ldr	r1, [r4, #20]
 80024a4:	1d18      	adds	r0, r3, #4
 80024a6:	6030      	str	r0, [r6, #0]
 80024a8:	062e      	lsls	r6, r5, #24
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	d501      	bpl.n	80024b2 <_printf_i+0x1be>
 80024ae:	6019      	str	r1, [r3, #0]
 80024b0:	e002      	b.n	80024b8 <_printf_i+0x1c4>
 80024b2:	0668      	lsls	r0, r5, #25
 80024b4:	d5fb      	bpl.n	80024ae <_printf_i+0x1ba>
 80024b6:	8019      	strh	r1, [r3, #0]
 80024b8:	2300      	movs	r3, #0
 80024ba:	6123      	str	r3, [r4, #16]
 80024bc:	4616      	mov	r6, r2
 80024be:	e7bc      	b.n	800243a <_printf_i+0x146>
 80024c0:	6833      	ldr	r3, [r6, #0]
 80024c2:	1d1a      	adds	r2, r3, #4
 80024c4:	6032      	str	r2, [r6, #0]
 80024c6:	681e      	ldr	r6, [r3, #0]
 80024c8:	6862      	ldr	r2, [r4, #4]
 80024ca:	2100      	movs	r1, #0
 80024cc:	4630      	mov	r0, r6
 80024ce:	f7fd fe7f 	bl	80001d0 <memchr>
 80024d2:	b108      	cbz	r0, 80024d8 <_printf_i+0x1e4>
 80024d4:	1b80      	subs	r0, r0, r6
 80024d6:	6060      	str	r0, [r4, #4]
 80024d8:	6863      	ldr	r3, [r4, #4]
 80024da:	6123      	str	r3, [r4, #16]
 80024dc:	2300      	movs	r3, #0
 80024de:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80024e2:	e7aa      	b.n	800243a <_printf_i+0x146>
 80024e4:	6923      	ldr	r3, [r4, #16]
 80024e6:	4632      	mov	r2, r6
 80024e8:	4649      	mov	r1, r9
 80024ea:	4640      	mov	r0, r8
 80024ec:	47d0      	blx	sl
 80024ee:	3001      	adds	r0, #1
 80024f0:	d0ad      	beq.n	800244e <_printf_i+0x15a>
 80024f2:	6823      	ldr	r3, [r4, #0]
 80024f4:	079b      	lsls	r3, r3, #30
 80024f6:	d413      	bmi.n	8002520 <_printf_i+0x22c>
 80024f8:	68e0      	ldr	r0, [r4, #12]
 80024fa:	9b03      	ldr	r3, [sp, #12]
 80024fc:	4298      	cmp	r0, r3
 80024fe:	bfb8      	it	lt
 8002500:	4618      	movlt	r0, r3
 8002502:	e7a6      	b.n	8002452 <_printf_i+0x15e>
 8002504:	2301      	movs	r3, #1
 8002506:	4632      	mov	r2, r6
 8002508:	4649      	mov	r1, r9
 800250a:	4640      	mov	r0, r8
 800250c:	47d0      	blx	sl
 800250e:	3001      	adds	r0, #1
 8002510:	d09d      	beq.n	800244e <_printf_i+0x15a>
 8002512:	3501      	adds	r5, #1
 8002514:	68e3      	ldr	r3, [r4, #12]
 8002516:	9903      	ldr	r1, [sp, #12]
 8002518:	1a5b      	subs	r3, r3, r1
 800251a:	42ab      	cmp	r3, r5
 800251c:	dcf2      	bgt.n	8002504 <_printf_i+0x210>
 800251e:	e7eb      	b.n	80024f8 <_printf_i+0x204>
 8002520:	2500      	movs	r5, #0
 8002522:	f104 0619 	add.w	r6, r4, #25
 8002526:	e7f5      	b.n	8002514 <_printf_i+0x220>
 8002528:	080029c1 	.word	0x080029c1
 800252c:	080029d2 	.word	0x080029d2

08002530 <__sflush_r>:
 8002530:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002534:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002538:	0716      	lsls	r6, r2, #28
 800253a:	4605      	mov	r5, r0
 800253c:	460c      	mov	r4, r1
 800253e:	d454      	bmi.n	80025ea <__sflush_r+0xba>
 8002540:	684b      	ldr	r3, [r1, #4]
 8002542:	2b00      	cmp	r3, #0
 8002544:	dc02      	bgt.n	800254c <__sflush_r+0x1c>
 8002546:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002548:	2b00      	cmp	r3, #0
 800254a:	dd48      	ble.n	80025de <__sflush_r+0xae>
 800254c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800254e:	2e00      	cmp	r6, #0
 8002550:	d045      	beq.n	80025de <__sflush_r+0xae>
 8002552:	2300      	movs	r3, #0
 8002554:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8002558:	682f      	ldr	r7, [r5, #0]
 800255a:	6a21      	ldr	r1, [r4, #32]
 800255c:	602b      	str	r3, [r5, #0]
 800255e:	d030      	beq.n	80025c2 <__sflush_r+0x92>
 8002560:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002562:	89a3      	ldrh	r3, [r4, #12]
 8002564:	0759      	lsls	r1, r3, #29
 8002566:	d505      	bpl.n	8002574 <__sflush_r+0x44>
 8002568:	6863      	ldr	r3, [r4, #4]
 800256a:	1ad2      	subs	r2, r2, r3
 800256c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800256e:	b10b      	cbz	r3, 8002574 <__sflush_r+0x44>
 8002570:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002572:	1ad2      	subs	r2, r2, r3
 8002574:	2300      	movs	r3, #0
 8002576:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002578:	6a21      	ldr	r1, [r4, #32]
 800257a:	4628      	mov	r0, r5
 800257c:	47b0      	blx	r6
 800257e:	1c43      	adds	r3, r0, #1
 8002580:	89a3      	ldrh	r3, [r4, #12]
 8002582:	d106      	bne.n	8002592 <__sflush_r+0x62>
 8002584:	6829      	ldr	r1, [r5, #0]
 8002586:	291d      	cmp	r1, #29
 8002588:	d82b      	bhi.n	80025e2 <__sflush_r+0xb2>
 800258a:	4a2a      	ldr	r2, [pc, #168]	@ (8002634 <__sflush_r+0x104>)
 800258c:	40ca      	lsrs	r2, r1
 800258e:	07d6      	lsls	r6, r2, #31
 8002590:	d527      	bpl.n	80025e2 <__sflush_r+0xb2>
 8002592:	2200      	movs	r2, #0
 8002594:	6062      	str	r2, [r4, #4]
 8002596:	04d9      	lsls	r1, r3, #19
 8002598:	6922      	ldr	r2, [r4, #16]
 800259a:	6022      	str	r2, [r4, #0]
 800259c:	d504      	bpl.n	80025a8 <__sflush_r+0x78>
 800259e:	1c42      	adds	r2, r0, #1
 80025a0:	d101      	bne.n	80025a6 <__sflush_r+0x76>
 80025a2:	682b      	ldr	r3, [r5, #0]
 80025a4:	b903      	cbnz	r3, 80025a8 <__sflush_r+0x78>
 80025a6:	6560      	str	r0, [r4, #84]	@ 0x54
 80025a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80025aa:	602f      	str	r7, [r5, #0]
 80025ac:	b1b9      	cbz	r1, 80025de <__sflush_r+0xae>
 80025ae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80025b2:	4299      	cmp	r1, r3
 80025b4:	d002      	beq.n	80025bc <__sflush_r+0x8c>
 80025b6:	4628      	mov	r0, r5
 80025b8:	f7ff fbf4 	bl	8001da4 <_free_r>
 80025bc:	2300      	movs	r3, #0
 80025be:	6363      	str	r3, [r4, #52]	@ 0x34
 80025c0:	e00d      	b.n	80025de <__sflush_r+0xae>
 80025c2:	2301      	movs	r3, #1
 80025c4:	4628      	mov	r0, r5
 80025c6:	47b0      	blx	r6
 80025c8:	4602      	mov	r2, r0
 80025ca:	1c50      	adds	r0, r2, #1
 80025cc:	d1c9      	bne.n	8002562 <__sflush_r+0x32>
 80025ce:	682b      	ldr	r3, [r5, #0]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d0c6      	beq.n	8002562 <__sflush_r+0x32>
 80025d4:	2b1d      	cmp	r3, #29
 80025d6:	d001      	beq.n	80025dc <__sflush_r+0xac>
 80025d8:	2b16      	cmp	r3, #22
 80025da:	d11e      	bne.n	800261a <__sflush_r+0xea>
 80025dc:	602f      	str	r7, [r5, #0]
 80025de:	2000      	movs	r0, #0
 80025e0:	e022      	b.n	8002628 <__sflush_r+0xf8>
 80025e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80025e6:	b21b      	sxth	r3, r3
 80025e8:	e01b      	b.n	8002622 <__sflush_r+0xf2>
 80025ea:	690f      	ldr	r7, [r1, #16]
 80025ec:	2f00      	cmp	r7, #0
 80025ee:	d0f6      	beq.n	80025de <__sflush_r+0xae>
 80025f0:	0793      	lsls	r3, r2, #30
 80025f2:	680e      	ldr	r6, [r1, #0]
 80025f4:	bf08      	it	eq
 80025f6:	694b      	ldreq	r3, [r1, #20]
 80025f8:	600f      	str	r7, [r1, #0]
 80025fa:	bf18      	it	ne
 80025fc:	2300      	movne	r3, #0
 80025fe:	eba6 0807 	sub.w	r8, r6, r7
 8002602:	608b      	str	r3, [r1, #8]
 8002604:	f1b8 0f00 	cmp.w	r8, #0
 8002608:	dde9      	ble.n	80025de <__sflush_r+0xae>
 800260a:	6a21      	ldr	r1, [r4, #32]
 800260c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800260e:	4643      	mov	r3, r8
 8002610:	463a      	mov	r2, r7
 8002612:	4628      	mov	r0, r5
 8002614:	47b0      	blx	r6
 8002616:	2800      	cmp	r0, #0
 8002618:	dc08      	bgt.n	800262c <__sflush_r+0xfc>
 800261a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800261e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002622:	81a3      	strh	r3, [r4, #12]
 8002624:	f04f 30ff 	mov.w	r0, #4294967295
 8002628:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800262c:	4407      	add	r7, r0
 800262e:	eba8 0800 	sub.w	r8, r8, r0
 8002632:	e7e7      	b.n	8002604 <__sflush_r+0xd4>
 8002634:	20400001 	.word	0x20400001

08002638 <_fflush_r>:
 8002638:	b538      	push	{r3, r4, r5, lr}
 800263a:	690b      	ldr	r3, [r1, #16]
 800263c:	4605      	mov	r5, r0
 800263e:	460c      	mov	r4, r1
 8002640:	b913      	cbnz	r3, 8002648 <_fflush_r+0x10>
 8002642:	2500      	movs	r5, #0
 8002644:	4628      	mov	r0, r5
 8002646:	bd38      	pop	{r3, r4, r5, pc}
 8002648:	b118      	cbz	r0, 8002652 <_fflush_r+0x1a>
 800264a:	6a03      	ldr	r3, [r0, #32]
 800264c:	b90b      	cbnz	r3, 8002652 <_fflush_r+0x1a>
 800264e:	f7ff f9af 	bl	80019b0 <__sinit>
 8002652:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d0f3      	beq.n	8002642 <_fflush_r+0xa>
 800265a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800265c:	07d0      	lsls	r0, r2, #31
 800265e:	d404      	bmi.n	800266a <_fflush_r+0x32>
 8002660:	0599      	lsls	r1, r3, #22
 8002662:	d402      	bmi.n	800266a <_fflush_r+0x32>
 8002664:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002666:	f7ff fb9a 	bl	8001d9e <__retarget_lock_acquire_recursive>
 800266a:	4628      	mov	r0, r5
 800266c:	4621      	mov	r1, r4
 800266e:	f7ff ff5f 	bl	8002530 <__sflush_r>
 8002672:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002674:	07da      	lsls	r2, r3, #31
 8002676:	4605      	mov	r5, r0
 8002678:	d4e4      	bmi.n	8002644 <_fflush_r+0xc>
 800267a:	89a3      	ldrh	r3, [r4, #12]
 800267c:	059b      	lsls	r3, r3, #22
 800267e:	d4e1      	bmi.n	8002644 <_fflush_r+0xc>
 8002680:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002682:	f7ff fb8d 	bl	8001da0 <__retarget_lock_release_recursive>
 8002686:	e7dd      	b.n	8002644 <_fflush_r+0xc>

08002688 <__swhatbuf_r>:
 8002688:	b570      	push	{r4, r5, r6, lr}
 800268a:	460c      	mov	r4, r1
 800268c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002690:	2900      	cmp	r1, #0
 8002692:	b096      	sub	sp, #88	@ 0x58
 8002694:	4615      	mov	r5, r2
 8002696:	461e      	mov	r6, r3
 8002698:	da0d      	bge.n	80026b6 <__swhatbuf_r+0x2e>
 800269a:	89a3      	ldrh	r3, [r4, #12]
 800269c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80026a0:	f04f 0100 	mov.w	r1, #0
 80026a4:	bf14      	ite	ne
 80026a6:	2340      	movne	r3, #64	@ 0x40
 80026a8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80026ac:	2000      	movs	r0, #0
 80026ae:	6031      	str	r1, [r6, #0]
 80026b0:	602b      	str	r3, [r5, #0]
 80026b2:	b016      	add	sp, #88	@ 0x58
 80026b4:	bd70      	pop	{r4, r5, r6, pc}
 80026b6:	466a      	mov	r2, sp
 80026b8:	f000 f848 	bl	800274c <_fstat_r>
 80026bc:	2800      	cmp	r0, #0
 80026be:	dbec      	blt.n	800269a <__swhatbuf_r+0x12>
 80026c0:	9901      	ldr	r1, [sp, #4]
 80026c2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80026c6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80026ca:	4259      	negs	r1, r3
 80026cc:	4159      	adcs	r1, r3
 80026ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80026d2:	e7eb      	b.n	80026ac <__swhatbuf_r+0x24>

080026d4 <__smakebuf_r>:
 80026d4:	898b      	ldrh	r3, [r1, #12]
 80026d6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80026d8:	079d      	lsls	r5, r3, #30
 80026da:	4606      	mov	r6, r0
 80026dc:	460c      	mov	r4, r1
 80026de:	d507      	bpl.n	80026f0 <__smakebuf_r+0x1c>
 80026e0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80026e4:	6023      	str	r3, [r4, #0]
 80026e6:	6123      	str	r3, [r4, #16]
 80026e8:	2301      	movs	r3, #1
 80026ea:	6163      	str	r3, [r4, #20]
 80026ec:	b003      	add	sp, #12
 80026ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80026f0:	ab01      	add	r3, sp, #4
 80026f2:	466a      	mov	r2, sp
 80026f4:	f7ff ffc8 	bl	8002688 <__swhatbuf_r>
 80026f8:	9f00      	ldr	r7, [sp, #0]
 80026fa:	4605      	mov	r5, r0
 80026fc:	4639      	mov	r1, r7
 80026fe:	4630      	mov	r0, r6
 8002700:	f7ff fbbc 	bl	8001e7c <_malloc_r>
 8002704:	b948      	cbnz	r0, 800271a <__smakebuf_r+0x46>
 8002706:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800270a:	059a      	lsls	r2, r3, #22
 800270c:	d4ee      	bmi.n	80026ec <__smakebuf_r+0x18>
 800270e:	f023 0303 	bic.w	r3, r3, #3
 8002712:	f043 0302 	orr.w	r3, r3, #2
 8002716:	81a3      	strh	r3, [r4, #12]
 8002718:	e7e2      	b.n	80026e0 <__smakebuf_r+0xc>
 800271a:	89a3      	ldrh	r3, [r4, #12]
 800271c:	6020      	str	r0, [r4, #0]
 800271e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002722:	81a3      	strh	r3, [r4, #12]
 8002724:	9b01      	ldr	r3, [sp, #4]
 8002726:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800272a:	b15b      	cbz	r3, 8002744 <__smakebuf_r+0x70>
 800272c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002730:	4630      	mov	r0, r6
 8002732:	f000 f81d 	bl	8002770 <_isatty_r>
 8002736:	b128      	cbz	r0, 8002744 <__smakebuf_r+0x70>
 8002738:	89a3      	ldrh	r3, [r4, #12]
 800273a:	f023 0303 	bic.w	r3, r3, #3
 800273e:	f043 0301 	orr.w	r3, r3, #1
 8002742:	81a3      	strh	r3, [r4, #12]
 8002744:	89a3      	ldrh	r3, [r4, #12]
 8002746:	431d      	orrs	r5, r3
 8002748:	81a5      	strh	r5, [r4, #12]
 800274a:	e7cf      	b.n	80026ec <__smakebuf_r+0x18>

0800274c <_fstat_r>:
 800274c:	b538      	push	{r3, r4, r5, lr}
 800274e:	4d07      	ldr	r5, [pc, #28]	@ (800276c <_fstat_r+0x20>)
 8002750:	2300      	movs	r3, #0
 8002752:	4604      	mov	r4, r0
 8002754:	4608      	mov	r0, r1
 8002756:	4611      	mov	r1, r2
 8002758:	602b      	str	r3, [r5, #0]
 800275a:	f7ff f814 	bl	8001786 <_fstat>
 800275e:	1c43      	adds	r3, r0, #1
 8002760:	d102      	bne.n	8002768 <_fstat_r+0x1c>
 8002762:	682b      	ldr	r3, [r5, #0]
 8002764:	b103      	cbz	r3, 8002768 <_fstat_r+0x1c>
 8002766:	6023      	str	r3, [r4, #0]
 8002768:	bd38      	pop	{r3, r4, r5, pc}
 800276a:	bf00      	nop
 800276c:	200001f8 	.word	0x200001f8

08002770 <_isatty_r>:
 8002770:	b538      	push	{r3, r4, r5, lr}
 8002772:	4d06      	ldr	r5, [pc, #24]	@ (800278c <_isatty_r+0x1c>)
 8002774:	2300      	movs	r3, #0
 8002776:	4604      	mov	r4, r0
 8002778:	4608      	mov	r0, r1
 800277a:	602b      	str	r3, [r5, #0]
 800277c:	f7ff f813 	bl	80017a6 <_isatty>
 8002780:	1c43      	adds	r3, r0, #1
 8002782:	d102      	bne.n	800278a <_isatty_r+0x1a>
 8002784:	682b      	ldr	r3, [r5, #0]
 8002786:	b103      	cbz	r3, 800278a <_isatty_r+0x1a>
 8002788:	6023      	str	r3, [r4, #0]
 800278a:	bd38      	pop	{r3, r4, r5, pc}
 800278c:	200001f8 	.word	0x200001f8

08002790 <_sbrk_r>:
 8002790:	b538      	push	{r3, r4, r5, lr}
 8002792:	4d06      	ldr	r5, [pc, #24]	@ (80027ac <_sbrk_r+0x1c>)
 8002794:	2300      	movs	r3, #0
 8002796:	4604      	mov	r4, r0
 8002798:	4608      	mov	r0, r1
 800279a:	602b      	str	r3, [r5, #0]
 800279c:	f7ff f81c 	bl	80017d8 <_sbrk>
 80027a0:	1c43      	adds	r3, r0, #1
 80027a2:	d102      	bne.n	80027aa <_sbrk_r+0x1a>
 80027a4:	682b      	ldr	r3, [r5, #0]
 80027a6:	b103      	cbz	r3, 80027aa <_sbrk_r+0x1a>
 80027a8:	6023      	str	r3, [r4, #0]
 80027aa:	bd38      	pop	{r3, r4, r5, pc}
 80027ac:	200001f8 	.word	0x200001f8

080027b0 <_init>:
 80027b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027b2:	bf00      	nop
 80027b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027b6:	bc08      	pop	{r3}
 80027b8:	469e      	mov	lr, r3
 80027ba:	4770      	bx	lr

080027bc <_fini>:
 80027bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027be:	bf00      	nop
 80027c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027c2:	bc08      	pop	{r3}
 80027c4:	469e      	mov	lr, r3
 80027c6:	4770      	bx	lr
