Analysis & Synthesis report for main
Fri Feb  4 13:05:24 2022
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. General Register Statistics
  8. Post-Synthesis Netlist Statistics for Top Partition
  9. Elapsed Time Per Partition
 10. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Feb  4 13:05:24 2022      ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; main                                       ;
; Top-level Entity Name              ; main                                       ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 64                                         ;
;     Total combinational functions  ; 63                                         ;
;     Dedicated logic registers      ; 28                                         ;
; Total registers                    ; 28                                         ;
; Total pins                         ; 43                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; main               ; main               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Synthesis Effort                                                           ; Fast               ; Auto               ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                 ;
+----------------------------------+-----------------+-----------------+---------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path          ; Library ;
+----------------------------------+-----------------+-----------------+---------------------------------------+---------+
; main.vhd                         ; yes             ; User VHDL File  ; /home/ek31/gdra-lab/aufgabe0/main.vhd ;         ;
+----------------------------------+-----------------+-----------------+---------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 64             ;
;                                             ;                ;
; Total combinational functions               ; 63             ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 8              ;
;     -- 3 input functions                    ; 0              ;
;     -- <=2 input functions                  ; 55             ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 38             ;
;     -- arithmetic mode                      ; 25             ;
;                                             ;                ;
; Total registers                             ; 28             ;
;     -- Dedicated logic registers            ; 28             ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 43             ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; clock_50~input ;
; Maximum fan-out                             ; 27             ;
; Total fan-out                               ; 275            ;
; Average fan-out                             ; 1.37           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |main                      ; 63 (63)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 43   ; 0            ; |main               ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 28    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 43                          ;
; cycloneiii_ff         ; 28                          ;
;     plain             ; 28                          ;
; cycloneiii_io_obuf    ; 24                          ;
; cycloneiii_lcell_comb ; 63                          ;
;     arith             ; 25                          ;
;         2 data inputs ; 25                          ;
;     normal            ; 38                          ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 28                          ;
;         4 data inputs ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 4.50                        ;
; Average LUT depth     ; 3.01                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus II License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Fri Feb  4 13:04:54 2022
Info: Command: quartus_map main --write_settings_files=off
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file main.vhd
    Info (12022): Found design unit 1: main-dummy
    Info (12023): Found entity 1: main
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at main.vhd(39): used implicit default value for signal "d_in" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at main.vhd(40): object "d_out" assigned a value but never read
Warning (286029): Timing-Driven Synthesis is skipped because the Synthesis Effort is set to Fast
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "p_out[7]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "p_out[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "p_out[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "p_out[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "led[0]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "led[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "led[2]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "led[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "led[4]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "led[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "led[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "led[7]" and its non-tri-state driver.
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "p_out[16]" has no driver
    Warning (13040): bidirectional pin "p_out[15]" has no driver
    Warning (13040): bidirectional pin "p_out[14]" has no driver
    Warning (13040): bidirectional pin "p_out[13]" has no driver
    Warning (13040): bidirectional pin "p_out[12]" has no driver
    Warning (13040): bidirectional pin "p_out[11]" has no driver
    Warning (13040): bidirectional pin "p_out[10]" has no driver
    Warning (13040): bidirectional pin "p_out[9]" has no driver
    Warning (13040): bidirectional pin "p_out[8]" has no driver
    Warning (13040): bidirectional pin "p_out[4]" has no driver
    Warning (13040): bidirectional pin "p_out[2]" has no driver
    Warning (13040): bidirectional pin "p_out[1]" has no driver
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "p_out[7]~synth"
    Warning (13010): Node "p_out[6]~synth"
    Warning (13010): Node "p_out[5]~synth"
    Warning (13010): Node "p_out[3]~synth"
    Warning (13010): Node "led[0]~synth"
    Warning (13010): Node "led[1]~synth"
    Warning (13010): Node "led[2]~synth"
    Warning (13010): Node "led[3]~synth"
    Warning (13010): Node "led[4]~synth"
    Warning (13010): Node "led[5]~synth"
    Warning (13010): Node "led[6]~synth"
    Warning (13010): Node "led[7]~synth"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "p_in[16]"
    Warning (15610): No output dependent on input pin "p_in[15]"
    Warning (15610): No output dependent on input pin "p_in[14]"
    Warning (15610): No output dependent on input pin "p_in[13]"
    Warning (15610): No output dependent on input pin "p_in[12]"
    Warning (15610): No output dependent on input pin "p_in[11]"
    Warning (15610): No output dependent on input pin "p_in[10]"
    Warning (15610): No output dependent on input pin "p_in[9]"
    Warning (15610): No output dependent on input pin "p_in[8]"
    Warning (15610): No output dependent on input pin "p_in[7]"
    Warning (15610): No output dependent on input pin "p_in[5]"
    Warning (15610): No output dependent on input pin "p_in[4]"
    Warning (15610): No output dependent on input pin "p_in[2]"
    Warning (15610): No output dependent on input pin "p_in[1]"
Info (21057): Implemented 108 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 0 output pins
    Info (21060): Implemented 24 bidirectional pins
    Info (21061): Implemented 65 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 58 warnings
    Info: Peak virtual memory: 966 megabytes
    Info: Processing ended: Fri Feb  4 13:05:24 2022
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:27


