{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711714803398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711714803399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 19:20:02 2024 " "Processing started: Fri Mar 29 19:20:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711714803399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714803399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off century_clock -c century_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off century_clock -c century_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714803399 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711714803674 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711714803674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "seven_segment.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714810064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714810064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_second_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file one_second_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_second_pulse " "Found entity 1: one_second_pulse" {  } { { "one_second_pulse.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/one_second_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714810065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714810065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_second_pulse_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file one_second_pulse_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_second_pulse_tb " "Found entity 1: one_second_pulse_tb" {  } { { "one_second_pulse_tb.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/one_second_pulse_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714810065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714810065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_60s.v 1 1 " "Found 1 design units, including 1 entities, in source file count_60s.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_60s " "Found entity 1: count_60s" {  } { { "count_60s.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/count_60s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714810066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714810066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "century_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file century_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 century_clock " "Found entity 1: century_clock" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714810067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714810067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 2 2 " "Found 2 design units, including 2 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714810068 ""} { "Info" "ISGN_ENTITY_NAME" "2 bcd_tb " "Found entity 2: bcd_tb" {  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714810068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714810068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/count_60_min.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/count_60_min.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_60_min " "Found entity 1: count_60_min" {  } { { "output_files/count_60_min.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_60_min.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714810069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714810069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/count_24_hours.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/count_24_hours.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_24_hours " "Found entity 1: count_24_hours" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714810070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714810070 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/count_day.v " "Can't analyze file -- file output_files/count_day.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711714810072 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "count_month.v " "Can't analyze file -- file count_month.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711714810074 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "count_year.v " "Can't analyze file -- file count_year.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711714810077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "date.v 2 2 " "Found 2 design units, including 2 entities, in source file date.v" { { "Info" "ISGN_ENTITY_NAME" "1 date " "Found entity 1: date" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714810078 ""} { "Info" "ISGN_ENTITY_NAME" "2 date_tb " "Found entity 2: date_tb" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714810078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714810078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714810079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714810079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "century_clock_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file century_clock_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 century_clock_tb " "Found entity 1: century_clock_tb" {  } { { "century_clock_tb.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714810080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714810080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_time.v 2 2 " "Found 2 design units, including 2 entities, in source file _time.v" { { "Info" "ISGN_ENTITY_NAME" "1 _time " "Found entity 1: _time" {  } { { "_time.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/_time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714810081 ""} { "Info" "ISGN_ENTITY_NAME" "2 _time_tb " "Found entity 2: _time_tb" {  } { { "_time.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/_time.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714810081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714810081 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(14) " "Verilog HDL Parameter Declaration warning at century_clock.v(14): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711714810081 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(15) " "Verilog HDL Parameter Declaration warning at century_clock.v(15): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711714810081 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(17) " "Verilog HDL Parameter Declaration warning at century_clock.v(17): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711714810081 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(18) " "Verilog HDL Parameter Declaration warning at century_clock.v(18): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711714810081 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(19) " "Verilog HDL Parameter Declaration warning at century_clock.v(19): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711714810081 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(21) " "Verilog HDL Parameter Declaration warning at century_clock.v(21): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711714810081 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(22) " "Verilog HDL Parameter Declaration warning at century_clock.v(22): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711714810081 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(23) " "Verilog HDL Parameter Declaration warning at century_clock.v(23): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711714810081 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "_time _time.v(18) " "Verilog HDL Parameter Declaration warning at _time.v(18): Parameter Declaration in module \"_time\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "_time.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/_time.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711714810082 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "_time _time.v(19) " "Verilog HDL Parameter Declaration warning at _time.v(19): Parameter Declaration in module \"_time\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "_time.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/_time.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711714810082 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "_time _time.v(20) " "Verilog HDL Parameter Declaration warning at _time.v(20): Parameter Declaration in module \"_time\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "_time.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/_time.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711714810082 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "date date.v(20) " "Verilog HDL Parameter Declaration warning at date.v(20): Parameter Declaration in module \"date\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711714810082 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "date date.v(21) " "Verilog HDL Parameter Declaration warning at date.v(21): Parameter Declaration in module \"date\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711714810082 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "date date.v(22) " "Verilog HDL Parameter Declaration warning at date.v(22): Parameter Declaration in module \"date\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711714810082 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "count_24_hours count_24_hours.v(18) " "Verilog HDL Parameter Declaration warning at count_24_hours.v(18): Parameter Declaration in module \"count_24_hours\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711714810082 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "count_24_hours count_24_hours.v(19) " "Verilog HDL Parameter Declaration warning at count_24_hours.v(19): Parameter Declaration in module \"count_24_hours\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711714810082 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "count_24_hours count_24_hours.v(20) " "Verilog HDL Parameter Declaration warning at count_24_hours.v(20): Parameter Declaration in module \"count_24_hours\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711714810083 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "century_clock " "Elaborating entity \"century_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711714810119 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 century_clock.v(53) " "Verilog HDL assignment warning at century_clock.v(53): truncated value with size 32 to match size of target (3)" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714810119 "|century_clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_second_pulse one_second_pulse:one_second_pulse " "Elaborating entity \"one_second_pulse\" for hierarchy \"one_second_pulse:one_second_pulse\"" {  } { { "century_clock.v" "one_second_pulse" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711714810120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd bcd:bcd_sec " "Elaborating entity \"bcd\" for hierarchy \"bcd:bcd_sec\"" {  } { { "century_clock.v" "bcd_sec" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711714810121 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd.v(20) " "Verilog HDL assignment warning at bcd.v(20): truncated value with size 32 to match size of target (4)" {  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714810121 "|century_clock|bcd:bcd_sec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd.v(21) " "Verilog HDL assignment warning at bcd.v(21): truncated value with size 32 to match size of target (4)" {  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714810121 "|century_clock|bcd:bcd_sec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_time _time:_time " "Elaborating entity \"_time\" for hierarchy \"_time:_time\"" {  } { { "century_clock.v" "_time" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711714810129 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 _time.v(42) " "Verilog HDL assignment warning at _time.v(42): truncated value with size 32 to match size of target (5)" {  } { { "_time.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/_time.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714810130 "|century_clock|_time:_time"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 _time.v(48) " "Verilog HDL assignment warning at _time.v(48): truncated value with size 32 to match size of target (6)" {  } { { "_time.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/_time.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714810130 "|century_clock|_time:_time"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 _time.v(54) " "Verilog HDL assignment warning at _time.v(54): truncated value with size 32 to match size of target (6)" {  } { { "_time.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/_time.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714810130 "|century_clock|_time:_time"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 _time.v(68) " "Verilog HDL assignment warning at _time.v(68): truncated value with size 32 to match size of target (6)" {  } { { "_time.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/_time.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714810130 "|century_clock|_time:_time"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 _time.v(71) " "Verilog HDL assignment warning at _time.v(71): truncated value with size 32 to match size of target (6)" {  } { { "_time.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/_time.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714810131 "|century_clock|_time:_time"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 _time.v(75) " "Verilog HDL assignment warning at _time.v(75): truncated value with size 32 to match size of target (5)" {  } { { "_time.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/_time.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714810131 "|century_clock|_time:_time"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "date date:date " "Elaborating entity \"date\" for hierarchy \"date:date\"" {  } { { "century_clock.v" "date" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711714810131 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 date.v(44) " "Verilog HDL assignment warning at date.v(44): truncated value with size 32 to match size of target (6)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714810132 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 date.v(59) " "Verilog HDL assignment warning at date.v(59): truncated value with size 32 to match size of target (4)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714810132 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 date.v(65) " "Verilog HDL assignment warning at date.v(65): truncated value with size 32 to match size of target (7)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714810132 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 date.v(80) " "Verilog HDL assignment warning at date.v(80): truncated value with size 32 to match size of target (6)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714810132 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 date.v(83) " "Verilog HDL assignment warning at date.v(83): truncated value with size 32 to match size of target (4)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714810132 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 date.v(87) " "Verilog HDL assignment warning at date.v(87): truncated value with size 32 to match size of target (4)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714810132 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 date.v(91) " "Verilog HDL assignment warning at date.v(91): truncated value with size 32 to match size of target (4)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714810132 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 date.v(95) " "Verilog HDL assignment warning at date.v(95): truncated value with size 32 to match size of target (4)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714810132 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 date.v(99) " "Verilog HDL assignment warning at date.v(99): truncated value with size 32 to match size of target (7)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711714810132 "|century_clock|date:date"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:display " "Elaborating entity \"display\" for hierarchy \"display:display\"" {  } { { "century_clock.v" "display" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711714810132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment display:display\|seven_segment:led_0 " "Elaborating entity \"seven_segment\" for hierarchy \"display:display\|seven_segment:led_0\"" {  } { { "display.v" "led_0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/display.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711714810133 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:bcd_year\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:bcd_year\|Mod0\"" {  } { { "bcd.v" "Mod0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711714810351 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:bcd_year\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:bcd_year\|Div0\"" {  } { { "bcd.v" "Div0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711714810351 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:bcd_sec\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:bcd_sec\|Mod0\"" {  } { { "bcd.v" "Mod0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711714810351 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:bcd_sec\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:bcd_sec\|Div0\"" {  } { { "bcd.v" "Div0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711714810351 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:bcd_min\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:bcd_min\|Mod0\"" {  } { { "bcd.v" "Mod0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711714810351 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:bcd_mon\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:bcd_mon\|Mod0\"" {  } { { "bcd.v" "Mod0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711714810351 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:bcd_min\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:bcd_min\|Div0\"" {  } { { "bcd.v" "Div0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711714810351 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:bcd_mon\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:bcd_mon\|Div0\"" {  } { { "bcd.v" "Div0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711714810351 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:bcd_hour\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:bcd_hour\|Mod0\"" {  } { { "bcd.v" "Mod0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711714810351 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:bcd_day\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:bcd_day\|Mod0\"" {  } { { "bcd.v" "Mod0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711714810351 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:bcd_hour\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:bcd_hour\|Div0\"" {  } { { "bcd.v" "Div0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711714810351 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:bcd_day\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:bcd_day\|Div0\"" {  } { { "bcd.v" "Div0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711714810351 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1711714810351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:bcd_year\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bcd:bcd_year\|lpm_divide:Mod0\"" {  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711714810407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:bcd_year\|lpm_divide:Mod0 " "Instantiated megafunction \"bcd:bcd_year\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711714810407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711714810407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711714810407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711714810407 ""}  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711714810407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/db/lpm_divide_k9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714810444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714810444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714810455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714810455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/db/alt_u_div_64f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714810466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714810466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714810496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714810496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714810523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714810523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:bcd_year\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bcd:bcd_year\|lpm_divide:Div0\"" {  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711714810535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:bcd_year\|lpm_divide:Div0 " "Instantiated megafunction \"bcd:bcd_year\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711714810535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711714810535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711714810535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711714810535 ""}  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711714810535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hhm " "Found entity 1: lpm_divide_hhm" {  } { { "db/lpm_divide_hhm.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/db/lpm_divide_hhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711714810564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714810564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:bcd_mon\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bcd:bcd_mon\|lpm_divide:Mod0\"" {  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711714810582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:bcd_mon\|lpm_divide:Mod0 " "Instantiated megafunction \"bcd:bcd_mon\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711714810582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711714810582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711714810582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711714810582 ""}  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711714810582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:bcd_mon\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bcd:bcd_mon\|lpm_divide:Div0\"" {  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711714810591 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:bcd_mon\|lpm_divide:Div0 " "Instantiated megafunction \"bcd:bcd_mon\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711714810591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711714810591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711714810591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711714810591 ""}  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711714810591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:bcd_hour\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bcd:bcd_hour\|lpm_divide:Mod0\"" {  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711714810598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:bcd_hour\|lpm_divide:Mod0 " "Instantiated megafunction \"bcd:bcd_hour\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711714810598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711714810598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711714810598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711714810598 ""}  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711714810598 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:bcd_hour\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bcd:bcd_hour\|lpm_divide:Div0\"" {  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711714810610 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:bcd_hour\|lpm_divide:Div0 " "Instantiated megafunction \"bcd:bcd_hour\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711714810610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711714810610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711714810610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711714810610 ""}  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711714810610 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1711714810776 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 41 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1711714810783 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1711714810783 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711714810961 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711714811509 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711714811509 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "590 " "Implemented 590 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711714811557 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711714811557 ""} { "Info" "ICUT_CUT_TM_LCELLS" "530 " "Implemented 530 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711714811557 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711714811557 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711714811571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 19:20:11 2024 " "Processing ended: Fri Mar 29 19:20:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711714811571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711714811571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711714811571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711714811571 ""}
