// Seed: 3922680724
module module_0 (
    output tri id_0,
    output supply1 id_1,
    input wor id_2,
    output wand id_3,
    input wire id_4
    , id_18,
    output supply1 id_5,
    input supply1 id_6,
    output supply0 id_7,
    input wire id_8,
    input wire id_9,
    output wire id_10,
    output supply1 id_11,
    input tri0 id_12,
    input tri1 id_13
    , id_19,
    input tri id_14,
    input wire id_15,
    output wire id_16
);
  wire id_20;
  assign module_1.id_18 = 0;
endmodule
module module_1 #(
    parameter id_13 = 32'd6,
    parameter id_15 = 32'd7
) (
    output uwire id_0,
    input tri1 id_1,
    output uwire id_2,
    input tri1 id_3,
    input wor id_4,
    input tri1 id_5,
    input tri0 id_6,
    output tri1 id_7,
    output tri0 id_8,
    input supply1 id_9,
    input wor id_10,
    input supply1 id_11,
    input supply1 id_12,
    input supply1 _id_13,
    input tri0 id_14,
    input uwire _id_15,
    input supply1 id_16,
    input supply0 id_17,
    input supply1 id_18,
    input supply0 id_19,
    output tri0 id_20
);
  assign id_7 = 1 ? 1 : 1;
  wire [id_13 : -1  <=  1] id_22;
  module_0 modCall_1 (
      id_20,
      id_7,
      id_6,
      id_0,
      id_6,
      id_20,
      id_6,
      id_8,
      id_17,
      id_9,
      id_20,
      id_0,
      id_10,
      id_12,
      id_18,
      id_3,
      id_2
  );
  wire id_23;
  logic [id_15 : id_13] id_24;
endmodule
