INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ECE_440/project11/project_11/project_11.sim/sim_1/synth/func/tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial
INFO: [VRFC 10-311] analyzing module handshake_wrapper
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ECE_440/project11/project_11/project_11.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
