
NUCLEO-G474RET6-Inverter_Base.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000915c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000034c  0800933c  0800933c  0000a33c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009688  08009688  0000b05c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009688  08009688  0000a688  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009690  08009690  0000b05c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009690  08009690  0000a690  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009694  08009694  0000a694  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08009698  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007e8  2000005c  080096f4  0000b05c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000844  080096f4  0000b844  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b05c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b187  00000000  00000000  0000b08c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b17  00000000  00000000  00026213  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001660  00000000  00000000  00029d30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001145  00000000  00000000  0002b390  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000299b5  00000000  00000000  0002c4d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c528  00000000  00000000  00055e8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001139e3  00000000  00000000  000723b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00185d95  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000063d4  00000000  00000000  00185dd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  0018c1ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000005c 	.word	0x2000005c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009324 	.word	0x08009324

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000060 	.word	0x20000060
 800021c:	08009324 	.word	0x08009324

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b988 	b.w	8000608 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b08c      	sub	sp, #48	@ 0x30
 8000610:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000612:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000616:	2200      	movs	r2, #0
 8000618:	601a      	str	r2, [r3, #0]
 800061a:	605a      	str	r2, [r3, #4]
 800061c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800061e:	1d3b      	adds	r3, r7, #4
 8000620:	2220      	movs	r2, #32
 8000622:	2100      	movs	r1, #0
 8000624:	4618      	mov	r0, r3
 8000626:	f008 f9ff 	bl	8008a28 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800062a:	4b32      	ldr	r3, [pc, #200]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 800062c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000630:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000632:	4b30      	ldr	r3, [pc, #192]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000634:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000638:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800063a:	4b2e      	ldr	r3, [pc, #184]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 800063c:	2200      	movs	r2, #0
 800063e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000640:	4b2c      	ldr	r3, [pc, #176]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000642:	2200      	movs	r2, #0
 8000644:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000646:	4b2b      	ldr	r3, [pc, #172]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000648:	2200      	movs	r2, #0
 800064a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800064c:	4b29      	ldr	r3, [pc, #164]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 800064e:	2200      	movs	r2, #0
 8000650:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000652:	4b28      	ldr	r3, [pc, #160]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000654:	2204      	movs	r2, #4
 8000656:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000658:	4b26      	ldr	r3, [pc, #152]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 800065a:	2200      	movs	r2, #0
 800065c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800065e:	4b25      	ldr	r3, [pc, #148]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000660:	2200      	movs	r2, #0
 8000662:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000664:	4b23      	ldr	r3, [pc, #140]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000666:	2201      	movs	r2, #1
 8000668:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800066a:	4b22      	ldr	r3, [pc, #136]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 800066c:	2200      	movs	r2, #0
 800066e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000672:	4b20      	ldr	r3, [pc, #128]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000674:	2200      	movs	r2, #0
 8000676:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000678:	4b1e      	ldr	r3, [pc, #120]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 800067a:	2200      	movs	r2, #0
 800067c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800067e:	4b1d      	ldr	r3, [pc, #116]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000680:	2200      	movs	r2, #0
 8000682:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000686:	4b1b      	ldr	r3, [pc, #108]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000688:	2200      	movs	r2, #0
 800068a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800068c:	4b19      	ldr	r3, [pc, #100]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 800068e:	2200      	movs	r2, #0
 8000690:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000694:	4817      	ldr	r0, [pc, #92]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000696:	f001 fdab 	bl	80021f0 <HAL_ADC_Init>
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d001      	beq.n	80006a4 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80006a0:	f000 fb02 	bl	8000ca8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80006a4:	2300      	movs	r3, #0
 80006a6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80006a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006ac:	4619      	mov	r1, r3
 80006ae:	4811      	ldr	r0, [pc, #68]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 80006b0:	f002 fbc0 	bl	8002e34 <HAL_ADCEx_MultiModeConfigChannel>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80006ba:	f000 faf5 	bl	8000ca8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80006be:	4b0e      	ldr	r3, [pc, #56]	@ (80006f8 <MX_ADC1_Init+0xec>)
 80006c0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80006c2:	2306      	movs	r3, #6
 80006c4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80006c6:	2300      	movs	r3, #0
 80006c8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80006ca:	237f      	movs	r3, #127	@ 0x7f
 80006cc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80006ce:	2304      	movs	r3, #4
 80006d0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80006d2:	2300      	movs	r3, #0
 80006d4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006d6:	1d3b      	adds	r3, r7, #4
 80006d8:	4619      	mov	r1, r3
 80006da:	4806      	ldr	r0, [pc, #24]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 80006dc:	f001 ff44 	bl	8002568 <HAL_ADC_ConfigChannel>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80006e6:	f000 fadf 	bl	8000ca8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006ea:	bf00      	nop
 80006ec:	3730      	adds	r7, #48	@ 0x30
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	20000078 	.word	0x20000078
 80006f8:	21800100 	.word	0x21800100

080006fc <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b088      	sub	sp, #32
 8000700:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000702:	463b      	mov	r3, r7
 8000704:	2220      	movs	r2, #32
 8000706:	2100      	movs	r1, #0
 8000708:	4618      	mov	r0, r3
 800070a:	f008 f98d 	bl	8008a28 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800070e:	4b2b      	ldr	r3, [pc, #172]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000710:	4a2b      	ldr	r2, [pc, #172]	@ (80007c0 <MX_ADC2_Init+0xc4>)
 8000712:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000714:	4b29      	ldr	r3, [pc, #164]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000716:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800071a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800071c:	4b27      	ldr	r3, [pc, #156]	@ (80007bc <MX_ADC2_Init+0xc0>)
 800071e:	2200      	movs	r2, #0
 8000720:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000722:	4b26      	ldr	r3, [pc, #152]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000724:	2200      	movs	r2, #0
 8000726:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000728:	4b24      	ldr	r3, [pc, #144]	@ (80007bc <MX_ADC2_Init+0xc0>)
 800072a:	2200      	movs	r2, #0
 800072c:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800072e:	4b23      	ldr	r3, [pc, #140]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000730:	2200      	movs	r2, #0
 8000732:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000734:	4b21      	ldr	r3, [pc, #132]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000736:	2204      	movs	r2, #4
 8000738:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800073a:	4b20      	ldr	r3, [pc, #128]	@ (80007bc <MX_ADC2_Init+0xc0>)
 800073c:	2200      	movs	r2, #0
 800073e:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000740:	4b1e      	ldr	r3, [pc, #120]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000742:	2200      	movs	r2, #0
 8000744:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8000746:	4b1d      	ldr	r3, [pc, #116]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000748:	2201      	movs	r2, #1
 800074a:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800074c:	4b1b      	ldr	r3, [pc, #108]	@ (80007bc <MX_ADC2_Init+0xc0>)
 800074e:	2200      	movs	r2, #0
 8000750:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000754:	4b19      	ldr	r3, [pc, #100]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000756:	2200      	movs	r2, #0
 8000758:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800075a:	4b18      	ldr	r3, [pc, #96]	@ (80007bc <MX_ADC2_Init+0xc0>)
 800075c:	2200      	movs	r2, #0
 800075e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000760:	4b16      	ldr	r3, [pc, #88]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000762:	2200      	movs	r2, #0
 8000764:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000768:	4b14      	ldr	r3, [pc, #80]	@ (80007bc <MX_ADC2_Init+0xc0>)
 800076a:	2200      	movs	r2, #0
 800076c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800076e:	4b13      	ldr	r3, [pc, #76]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000770:	2200      	movs	r2, #0
 8000772:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000776:	4811      	ldr	r0, [pc, #68]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000778:	f001 fd3a 	bl	80021f0 <HAL_ADC_Init>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d001      	beq.n	8000786 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8000782:	f000 fa91 	bl	8000ca8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000786:	4b0f      	ldr	r3, [pc, #60]	@ (80007c4 <MX_ADC2_Init+0xc8>)
 8000788:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800078a:	2306      	movs	r3, #6
 800078c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800078e:	2300      	movs	r3, #0
 8000790:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000792:	237f      	movs	r3, #127	@ 0x7f
 8000794:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000796:	2304      	movs	r3, #4
 8000798:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800079a:	2300      	movs	r3, #0
 800079c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800079e:	463b      	mov	r3, r7
 80007a0:	4619      	mov	r1, r3
 80007a2:	4806      	ldr	r0, [pc, #24]	@ (80007bc <MX_ADC2_Init+0xc0>)
 80007a4:	f001 fee0 	bl	8002568 <HAL_ADC_ConfigChannel>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 80007ae:	f000 fa7b 	bl	8000ca8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80007b2:	bf00      	nop
 80007b4:	3720      	adds	r7, #32
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	200000e4 	.word	0x200000e4
 80007c0:	50000100 	.word	0x50000100
 80007c4:	19200040 	.word	0x19200040

080007c8 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b0a4      	sub	sp, #144	@ 0x90
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d0:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80007d4:	2200      	movs	r2, #0
 80007d6:	601a      	str	r2, [r3, #0]
 80007d8:	605a      	str	r2, [r3, #4]
 80007da:	609a      	str	r2, [r3, #8]
 80007dc:	60da      	str	r2, [r3, #12]
 80007de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007e0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80007e4:	2254      	movs	r2, #84	@ 0x54
 80007e6:	2100      	movs	r1, #0
 80007e8:	4618      	mov	r0, r3
 80007ea:	f008 f91d 	bl	8008a28 <memset>
  if(adcHandle->Instance==ADC1)
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80007f6:	d174      	bne.n	80008e2 <HAL_ADC_MspInit+0x11a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80007f8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80007fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80007fe:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000802:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000804:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000808:	4618      	mov	r0, r3
 800080a:	f003 fda7 	bl	800435c <HAL_RCCEx_PeriphCLKConfig>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d001      	beq.n	8000818 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000814:	f000 fa48 	bl	8000ca8 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000818:	4b63      	ldr	r3, [pc, #396]	@ (80009a8 <HAL_ADC_MspInit+0x1e0>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	3301      	adds	r3, #1
 800081e:	4a62      	ldr	r2, [pc, #392]	@ (80009a8 <HAL_ADC_MspInit+0x1e0>)
 8000820:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000822:	4b61      	ldr	r3, [pc, #388]	@ (80009a8 <HAL_ADC_MspInit+0x1e0>)
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	2b01      	cmp	r3, #1
 8000828:	d10b      	bne.n	8000842 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800082a:	4b60      	ldr	r3, [pc, #384]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 800082c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800082e:	4a5f      	ldr	r2, [pc, #380]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000830:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000834:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000836:	4b5d      	ldr	r3, [pc, #372]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800083a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800083e:	627b      	str	r3, [r7, #36]	@ 0x24
 8000840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000842:	4b5a      	ldr	r3, [pc, #360]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000844:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000846:	4a59      	ldr	r2, [pc, #356]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000848:	f043 0304 	orr.w	r3, r3, #4
 800084c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800084e:	4b57      	ldr	r3, [pc, #348]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000850:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000852:	f003 0304 	and.w	r3, r3, #4
 8000856:	623b      	str	r3, [r7, #32]
 8000858:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800085a:	4b54      	ldr	r3, [pc, #336]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 800085c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800085e:	4a53      	ldr	r2, [pc, #332]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000860:	f043 0301 	orr.w	r3, r3, #1
 8000864:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000866:	4b51      	ldr	r3, [pc, #324]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000868:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800086a:	f003 0301 	and.w	r3, r3, #1
 800086e:	61fb      	str	r3, [r7, #28]
 8000870:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000872:	4b4e      	ldr	r3, [pc, #312]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000874:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000876:	4a4d      	ldr	r2, [pc, #308]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000878:	f043 0302 	orr.w	r3, r3, #2
 800087c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800087e:	4b4b      	ldr	r3, [pc, #300]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000880:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000882:	f003 0302 	and.w	r3, r3, #2
 8000886:	61bb      	str	r3, [r7, #24]
 8000888:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> ADC1_IN8
    PA1     ------> ADC1_IN2
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = Bus_Imes_Pin;
 800088a:	2304      	movs	r3, #4
 800088c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800088e:	2303      	movs	r3, #3
 8000890:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000894:	2300      	movs	r3, #0
 8000896:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_Imes_GPIO_Port, &GPIO_InitStruct);
 800089a:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800089e:	4619      	mov	r1, r3
 80008a0:	4843      	ldr	r0, [pc, #268]	@ (80009b0 <HAL_ADC_MspInit+0x1e8>)
 80008a2:	f002 fd6f 	bl	8003384 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_Imes_Pin;
 80008a6:	2302      	movs	r3, #2
 80008a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008aa:	2303      	movs	r3, #3
 80008ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b0:	2300      	movs	r3, #0
 80008b2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(U_Imes_GPIO_Port, &GPIO_InitStruct);
 80008b6:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80008ba:	4619      	mov	r1, r3
 80008bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008c0:	f002 fd60 	bl	8003384 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80008c4:	2303      	movs	r3, #3
 80008c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008c8:	2303      	movs	r3, #3
 80008ca:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ce:	2300      	movs	r3, #0
 80008d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008d4:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80008d8:	4619      	mov	r1, r3
 80008da:	4836      	ldr	r0, [pc, #216]	@ (80009b4 <HAL_ADC_MspInit+0x1ec>)
 80008dc:	f002 fd52 	bl	8003384 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80008e0:	e05e      	b.n	80009a0 <HAL_ADC_MspInit+0x1d8>
  else if(adcHandle->Instance==ADC2)
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	4a34      	ldr	r2, [pc, #208]	@ (80009b8 <HAL_ADC_MspInit+0x1f0>)
 80008e8:	4293      	cmp	r3, r2
 80008ea:	d159      	bne.n	80009a0 <HAL_ADC_MspInit+0x1d8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80008ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80008f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80008f2:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80008f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008f8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008fc:	4618      	mov	r0, r3
 80008fe:	f003 fd2d 	bl	800435c <HAL_RCCEx_PeriphCLKConfig>
 8000902:	4603      	mov	r3, r0
 8000904:	2b00      	cmp	r3, #0
 8000906:	d001      	beq.n	800090c <HAL_ADC_MspInit+0x144>
      Error_Handler();
 8000908:	f000 f9ce 	bl	8000ca8 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800090c:	4b26      	ldr	r3, [pc, #152]	@ (80009a8 <HAL_ADC_MspInit+0x1e0>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	3301      	adds	r3, #1
 8000912:	4a25      	ldr	r2, [pc, #148]	@ (80009a8 <HAL_ADC_MspInit+0x1e0>)
 8000914:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000916:	4b24      	ldr	r3, [pc, #144]	@ (80009a8 <HAL_ADC_MspInit+0x1e0>)
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	2b01      	cmp	r3, #1
 800091c:	d10b      	bne.n	8000936 <HAL_ADC_MspInit+0x16e>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800091e:	4b23      	ldr	r3, [pc, #140]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000922:	4a22      	ldr	r2, [pc, #136]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000924:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000928:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800092a:	4b20      	ldr	r3, [pc, #128]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 800092c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800092e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000932:	617b      	str	r3, [r7, #20]
 8000934:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000936:	4b1d      	ldr	r3, [pc, #116]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000938:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800093a:	4a1c      	ldr	r2, [pc, #112]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 800093c:	f043 0304 	orr.w	r3, r3, #4
 8000940:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000942:	4b1a      	ldr	r3, [pc, #104]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000944:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000946:	f003 0304 	and.w	r3, r3, #4
 800094a:	613b      	str	r3, [r7, #16]
 800094c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800094e:	4b17      	ldr	r3, [pc, #92]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000950:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000952:	4a16      	ldr	r2, [pc, #88]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000954:	f043 0301 	orr.w	r3, r3, #1
 8000958:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800095a:	4b14      	ldr	r3, [pc, #80]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 800095c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800095e:	f003 0301 	and.w	r3, r3, #1
 8000962:	60fb      	str	r3, [r7, #12]
 8000964:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = U_VPh_Pin|W_VPh_Pin|V_VPh_Pin;
 8000966:	230b      	movs	r3, #11
 8000968:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800096a:	2303      	movs	r3, #3
 800096c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000970:	2300      	movs	r3, #0
 8000972:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000976:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800097a:	4619      	mov	r1, r3
 800097c:	480c      	ldr	r0, [pc, #48]	@ (80009b0 <HAL_ADC_MspInit+0x1e8>)
 800097e:	f002 fd01 	bl	8003384 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Bus_V_Pin;
 8000982:	2301      	movs	r3, #1
 8000984:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000986:	2303      	movs	r3, #3
 8000988:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098c:	2300      	movs	r3, #0
 800098e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_V_GPIO_Port, &GPIO_InitStruct);
 8000992:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000996:	4619      	mov	r1, r3
 8000998:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800099c:	f002 fcf2 	bl	8003384 <HAL_GPIO_Init>
}
 80009a0:	bf00      	nop
 80009a2:	3790      	adds	r7, #144	@ 0x90
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	20000150 	.word	0x20000150
 80009ac:	40021000 	.word	0x40021000
 80009b0:	48000800 	.word	0x48000800
 80009b4:	48000400 	.word	0x48000400
 80009b8:	50000100 	.word	0x50000100

080009bc <init_device>:

#include "user_interface/shell.h"

static char shell_uart2_received_char;

void init_device(void){
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
// Initialisation user interface
	// SHELL
	hshell1.drv.transmit = shell_uart2_transmit;
 80009c0:	4b0a      	ldr	r3, [pc, #40]	@ (80009ec <init_device+0x30>)
 80009c2:	4a0b      	ldr	r2, [pc, #44]	@ (80009f0 <init_device+0x34>)
 80009c4:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
	hshell1.drv.receive = shell_uart2_receive;
 80009c8:	4b08      	ldr	r3, [pc, #32]	@ (80009ec <init_device+0x30>)
 80009ca:	4a0a      	ldr	r2, [pc, #40]	@ (80009f4 <init_device+0x38>)
 80009cc:	f8c3 2388 	str.w	r2, [r3, #904]	@ 0x388
	shell_init(&hshell1);
 80009d0:	4806      	ldr	r0, [pc, #24]	@ (80009ec <init_device+0x30>)
 80009d2:	f001 f83f 	bl	8001a54 <shell_init>
	HAL_UART_Receive_IT(&huart2, (uint8_t *)&shell_uart2_received_char, 1);
 80009d6:	2201      	movs	r2, #1
 80009d8:	4907      	ldr	r1, [pc, #28]	@ (80009f8 <init_device+0x3c>)
 80009da:	4808      	ldr	r0, [pc, #32]	@ (80009fc <init_device+0x40>)
 80009dc:	f005 fefa 	bl	80067d4 <HAL_UART_Receive_IT>

	// LED
	led_init();
 80009e0:	f000 fe52 	bl	8001688 <led_init>
	// BUTTON
//	button_init();
//
// Initialisation motor control
	// MOTOR
	motor_init();
 80009e4:	f000 fdf2 	bl	80015cc <motor_init>
// Initialisation data acquistion
	// ANALOG INPUT
//	input_analog_init();
	// ENCODER INPUT
//	input_encoder_init();
}
 80009e8:	bf00      	nop
 80009ea:	bd80      	pop	{r7, pc}
 80009ec:	20000368 	.word	0x20000368
 80009f0:	08000a01 	.word	0x08000a01
 80009f4:	08000a2d 	.word	0x08000a2d
 80009f8:	20000154 	.word	0x20000154
 80009fc:	20000240 	.word	0x20000240

08000a00 <shell_uart2_transmit>:

uint8_t shell_uart2_transmit(const char *pData, uint16_t size)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b082      	sub	sp, #8
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
 8000a08:	460b      	mov	r3, r1
 8000a0a:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t *)pData, size, HAL_MAX_DELAY);
 8000a0c:	887a      	ldrh	r2, [r7, #2]
 8000a0e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a12:	6879      	ldr	r1, [r7, #4]
 8000a14:	4804      	ldr	r0, [pc, #16]	@ (8000a28 <shell_uart2_transmit+0x28>)
 8000a16:	f005 fe4e 	bl	80066b6 <HAL_UART_Transmit>
	return size;
 8000a1a:	887b      	ldrh	r3, [r7, #2]
 8000a1c:	b2db      	uxtb	r3, r3
}
 8000a1e:	4618      	mov	r0, r3
 8000a20:	3708      	adds	r7, #8
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	20000240 	.word	0x20000240

08000a2c <shell_uart2_receive>:

uint8_t shell_uart2_receive(char *pData, uint16_t size)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	b083      	sub	sp, #12
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
 8000a34:	460b      	mov	r3, r1
 8000a36:	807b      	strh	r3, [r7, #2]
	*pData = shell_uart2_received_char;
 8000a38:	4b05      	ldr	r3, [pc, #20]	@ (8000a50 <shell_uart2_receive+0x24>)
 8000a3a:	781a      	ldrb	r2, [r3, #0]
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	701a      	strb	r2, [r3, #0]
	return 1;
 8000a40:	2301      	movs	r3, #1
}
 8000a42:	4618      	mov	r0, r3
 8000a44:	370c      	adds	r7, #12
 8000a46:	46bd      	mov	sp, r7
 8000a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop
 8000a50:	20000154 	.word	0x20000154

08000a54 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b082      	sub	sp, #8
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	4a07      	ldr	r2, [pc, #28]	@ (8000a80 <HAL_UART_RxCpltCallback+0x2c>)
 8000a62:	4293      	cmp	r3, r2
 8000a64:	d107      	bne.n	8000a76 <HAL_UART_RxCpltCallback+0x22>
		//		HAL_UART_Transmit(&huart2, (uint8_t *)&shell_uart2_received_char, 1, HAL_MAX_DELAY);
		HAL_UART_Receive_IT(&huart2, (uint8_t *)&shell_uart2_received_char, 1);
 8000a66:	2201      	movs	r2, #1
 8000a68:	4906      	ldr	r1, [pc, #24]	@ (8000a84 <HAL_UART_RxCpltCallback+0x30>)
 8000a6a:	4807      	ldr	r0, [pc, #28]	@ (8000a88 <HAL_UART_RxCpltCallback+0x34>)
 8000a6c:	f005 feb2 	bl	80067d4 <HAL_UART_Receive_IT>
		shell_run(&hshell1);
 8000a70:	4806      	ldr	r0, [pc, #24]	@ (8000a8c <HAL_UART_RxCpltCallback+0x38>)
 8000a72:	f001 f903 	bl	8001c7c <shell_run>
	}
}
 8000a76:	bf00      	nop
 8000a78:	3708      	adds	r7, #8
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	40004400 	.word	0x40004400
 8000a84:	20000154 	.word	0x20000154
 8000a88:	20000240 	.word	0x20000240
 8000a8c:	20000368 	.word	0x20000368

08000a90 <loop>:

void loop(){
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0

}
 8000a94:	bf00      	nop
 8000a96:	46bd      	mov	sp, r7
 8000a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9c:	4770      	bx	lr
	...

08000aa0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b08a      	sub	sp, #40	@ 0x28
 8000aa4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aa6:	f107 0314 	add.w	r3, r7, #20
 8000aaa:	2200      	movs	r2, #0
 8000aac:	601a      	str	r2, [r3, #0]
 8000aae:	605a      	str	r2, [r3, #4]
 8000ab0:	609a      	str	r2, [r3, #8]
 8000ab2:	60da      	str	r2, [r3, #12]
 8000ab4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ab6:	4b3f      	ldr	r3, [pc, #252]	@ (8000bb4 <MX_GPIO_Init+0x114>)
 8000ab8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aba:	4a3e      	ldr	r2, [pc, #248]	@ (8000bb4 <MX_GPIO_Init+0x114>)
 8000abc:	f043 0304 	orr.w	r3, r3, #4
 8000ac0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ac2:	4b3c      	ldr	r3, [pc, #240]	@ (8000bb4 <MX_GPIO_Init+0x114>)
 8000ac4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ac6:	f003 0304 	and.w	r3, r3, #4
 8000aca:	613b      	str	r3, [r7, #16]
 8000acc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ace:	4b39      	ldr	r3, [pc, #228]	@ (8000bb4 <MX_GPIO_Init+0x114>)
 8000ad0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ad2:	4a38      	ldr	r2, [pc, #224]	@ (8000bb4 <MX_GPIO_Init+0x114>)
 8000ad4:	f043 0320 	orr.w	r3, r3, #32
 8000ad8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ada:	4b36      	ldr	r3, [pc, #216]	@ (8000bb4 <MX_GPIO_Init+0x114>)
 8000adc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ade:	f003 0320 	and.w	r3, r3, #32
 8000ae2:	60fb      	str	r3, [r7, #12]
 8000ae4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ae6:	4b33      	ldr	r3, [pc, #204]	@ (8000bb4 <MX_GPIO_Init+0x114>)
 8000ae8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aea:	4a32      	ldr	r2, [pc, #200]	@ (8000bb4 <MX_GPIO_Init+0x114>)
 8000aec:	f043 0301 	orr.w	r3, r3, #1
 8000af0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000af2:	4b30      	ldr	r3, [pc, #192]	@ (8000bb4 <MX_GPIO_Init+0x114>)
 8000af4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000af6:	f003 0301 	and.w	r3, r3, #1
 8000afa:	60bb      	str	r3, [r7, #8]
 8000afc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000afe:	4b2d      	ldr	r3, [pc, #180]	@ (8000bb4 <MX_GPIO_Init+0x114>)
 8000b00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b02:	4a2c      	ldr	r2, [pc, #176]	@ (8000bb4 <MX_GPIO_Init+0x114>)
 8000b04:	f043 0302 	orr.w	r3, r3, #2
 8000b08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b0a:	4b2a      	ldr	r3, [pc, #168]	@ (8000bb4 <MX_GPIO_Init+0x114>)
 8000b0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b0e:	f003 0302 	and.w	r3, r3, #2
 8000b12:	607b      	str	r3, [r7, #4]
 8000b14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b16:	4b27      	ldr	r3, [pc, #156]	@ (8000bb4 <MX_GPIO_Init+0x114>)
 8000b18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b1a:	4a26      	ldr	r2, [pc, #152]	@ (8000bb4 <MX_GPIO_Init+0x114>)
 8000b1c:	f043 0308 	orr.w	r3, r3, #8
 8000b20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b22:	4b24      	ldr	r3, [pc, #144]	@ (8000bb4 <MX_GPIO_Init+0x114>)
 8000b24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b26:	f003 0308 	and.w	r3, r3, #8
 8000b2a:	603b      	str	r3, [r7, #0]
 8000b2c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
 8000b2e:	2200      	movs	r2, #0
 8000b30:	2120      	movs	r1, #32
 8000b32:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b36:	f002 fda7 	bl	8003688 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRST_SafetyUC_GPIO_Port, NRST_SafetyUC_Pin, GPIO_PIN_RESET);
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	2104      	movs	r1, #4
 8000b3e:	481e      	ldr	r0, [pc, #120]	@ (8000bb8 <MX_GPIO_Init+0x118>)
 8000b40:	f002 fda2 	bl	8003688 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USR_BTN_Pin */
  GPIO_InitStruct.Pin = USR_BTN_Pin;
 8000b44:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b4a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000b4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b50:	2300      	movs	r3, #0
 8000b52:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USR_BTN_GPIO_Port, &GPIO_InitStruct);
 8000b54:	f107 0314 	add.w	r3, r7, #20
 8000b58:	4619      	mov	r1, r3
 8000b5a:	4818      	ldr	r0, [pc, #96]	@ (8000bbc <MX_GPIO_Init+0x11c>)
 8000b5c:	f002 fc12 	bl	8003384 <HAL_GPIO_Init>

  /*Configure GPIO pin : USR_LED_Pin */
  GPIO_InitStruct.Pin = USR_LED_Pin;
 8000b60:	2320      	movs	r3, #32
 8000b62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b64:	2301      	movs	r3, #1
 8000b66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USR_LED_GPIO_Port, &GPIO_InitStruct);
 8000b70:	f107 0314 	add.w	r3, r7, #20
 8000b74:	4619      	mov	r1, r3
 8000b76:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b7a:	f002 fc03 	bl	8003384 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRST_SafetyUC_Pin */
  GPIO_InitStruct.Pin = NRST_SafetyUC_Pin;
 8000b7e:	2304      	movs	r3, #4
 8000b80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b82:	2301      	movs	r3, #1
 8000b84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b86:	2300      	movs	r3, #0
 8000b88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRST_SafetyUC_GPIO_Port, &GPIO_InitStruct);
 8000b8e:	f107 0314 	add.w	r3, r7, #20
 8000b92:	4619      	mov	r1, r3
 8000b94:	4808      	ldr	r0, [pc, #32]	@ (8000bb8 <MX_GPIO_Init+0x118>)
 8000b96:	f002 fbf5 	bl	8003384 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	2028      	movs	r0, #40	@ 0x28
 8000ba0:	f002 fb08 	bl	80031b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000ba4:	2028      	movs	r0, #40	@ 0x28
 8000ba6:	f002 fb1f 	bl	80031e8 <HAL_NVIC_EnableIRQ>

}
 8000baa:	bf00      	nop
 8000bac:	3728      	adds	r7, #40	@ 0x28
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	40021000 	.word	0x40021000
 8000bb8:	48000c00 	.word	0x48000c00
 8000bbc:	48000800 	.word	0x48000800

08000bc0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bc4:	f001 f907 	bl	8001dd6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bc8:	f000 f813 	bl	8000bf2 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bcc:	f7ff ff68 	bl	8000aa0 <MX_GPIO_Init>
  MX_ADC2_Init();
 8000bd0:	f7ff fd94 	bl	80006fc <MX_ADC2_Init>
  MX_ADC1_Init();
 8000bd4:	f7ff fd1a 	bl	800060c <MX_ADC1_Init>
  MX_TIM1_Init();
 8000bd8:	f000 f990 	bl	8000efc <MX_TIM1_Init>
  MX_TIM3_Init();
 8000bdc:	f000 fa56 	bl	800108c <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8000be0:	f000 fb8a 	bl	80012f8 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000be4:	f000 fbd4 	bl	8001390 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
	init_device();
 8000be8:	f7ff fee8 	bl	80009bc <init_device>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		loop();
 8000bec:	f7ff ff50 	bl	8000a90 <loop>
 8000bf0:	e7fc      	b.n	8000bec <main+0x2c>

08000bf2 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bf2:	b580      	push	{r7, lr}
 8000bf4:	b094      	sub	sp, #80	@ 0x50
 8000bf6:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bf8:	f107 0318 	add.w	r3, r7, #24
 8000bfc:	2238      	movs	r2, #56	@ 0x38
 8000bfe:	2100      	movs	r1, #0
 8000c00:	4618      	mov	r0, r3
 8000c02:	f007 ff11 	bl	8008a28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c06:	1d3b      	adds	r3, r7, #4
 8000c08:	2200      	movs	r2, #0
 8000c0a:	601a      	str	r2, [r3, #0]
 8000c0c:	605a      	str	r2, [r3, #4]
 8000c0e:	609a      	str	r2, [r3, #8]
 8000c10:	60da      	str	r2, [r3, #12]
 8000c12:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000c14:	2000      	movs	r0, #0
 8000c16:	f002 fd8d 	bl	8003734 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c1e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000c22:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c24:	2302      	movs	r3, #2
 8000c26:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c28:	2303      	movs	r3, #3
 8000c2a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8000c2c:	2306      	movs	r3, #6
 8000c2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000c30:	2355      	movs	r3, #85	@ 0x55
 8000c32:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c34:	2302      	movs	r3, #2
 8000c36:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c38:	2302      	movs	r3, #2
 8000c3a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c3c:	2302      	movs	r3, #2
 8000c3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c40:	f107 0318 	add.w	r3, r7, #24
 8000c44:	4618      	mov	r0, r3
 8000c46:	f002 fe29 	bl	800389c <HAL_RCC_OscConfig>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d001      	beq.n	8000c54 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000c50:	f000 f82a 	bl	8000ca8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c54:	230f      	movs	r3, #15
 8000c56:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c58:	2303      	movs	r3, #3
 8000c5a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c60:	2300      	movs	r3, #0
 8000c62:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c64:	2300      	movs	r3, #0
 8000c66:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c68:	1d3b      	adds	r3, r7, #4
 8000c6a:	2104      	movs	r1, #4
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f003 f927 	bl	8003ec0 <HAL_RCC_ClockConfig>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d001      	beq.n	8000c7c <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000c78:	f000 f816 	bl	8000ca8 <Error_Handler>
  }
}
 8000c7c:	bf00      	nop
 8000c7e:	3750      	adds	r7, #80	@ 0x50
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}

08000c84 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b082      	sub	sp, #8
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4a04      	ldr	r2, [pc, #16]	@ (8000ca4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c92:	4293      	cmp	r3, r2
 8000c94:	d101      	bne.n	8000c9a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000c96:	f001 f8b7 	bl	8001e08 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000c9a:	bf00      	nop
 8000c9c:	3708      	adds	r7, #8
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	40001000 	.word	0x40001000

08000ca8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cac:	b672      	cpsid	i
}
 8000cae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000cb0:	bf00      	nop
 8000cb2:	e7fd      	b.n	8000cb0 <Error_Handler+0x8>

08000cb4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b082      	sub	sp, #8
 8000cb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cba:	4b0f      	ldr	r3, [pc, #60]	@ (8000cf8 <HAL_MspInit+0x44>)
 8000cbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cbe:	4a0e      	ldr	r2, [pc, #56]	@ (8000cf8 <HAL_MspInit+0x44>)
 8000cc0:	f043 0301 	orr.w	r3, r3, #1
 8000cc4:	6613      	str	r3, [r2, #96]	@ 0x60
 8000cc6:	4b0c      	ldr	r3, [pc, #48]	@ (8000cf8 <HAL_MspInit+0x44>)
 8000cc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cca:	f003 0301 	and.w	r3, r3, #1
 8000cce:	607b      	str	r3, [r7, #4]
 8000cd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cd2:	4b09      	ldr	r3, [pc, #36]	@ (8000cf8 <HAL_MspInit+0x44>)
 8000cd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cd6:	4a08      	ldr	r2, [pc, #32]	@ (8000cf8 <HAL_MspInit+0x44>)
 8000cd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000cdc:	6593      	str	r3, [r2, #88]	@ 0x58
 8000cde:	4b06      	ldr	r3, [pc, #24]	@ (8000cf8 <HAL_MspInit+0x44>)
 8000ce0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ce2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ce6:	603b      	str	r3, [r7, #0]
 8000ce8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000cea:	f002 fdc7 	bl	800387c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cee:	bf00      	nop
 8000cf0:	3708      	adds	r7, #8
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	40021000 	.word	0x40021000

08000cfc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b08c      	sub	sp, #48	@ 0x30
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000d04:	2300      	movs	r3, #0
 8000d06:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000d0c:	4b2c      	ldr	r3, [pc, #176]	@ (8000dc0 <HAL_InitTick+0xc4>)
 8000d0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d10:	4a2b      	ldr	r2, [pc, #172]	@ (8000dc0 <HAL_InitTick+0xc4>)
 8000d12:	f043 0310 	orr.w	r3, r3, #16
 8000d16:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d18:	4b29      	ldr	r3, [pc, #164]	@ (8000dc0 <HAL_InitTick+0xc4>)
 8000d1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d1c:	f003 0310 	and.w	r3, r3, #16
 8000d20:	60bb      	str	r3, [r7, #8]
 8000d22:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000d24:	f107 020c 	add.w	r2, r7, #12
 8000d28:	f107 0310 	add.w	r3, r7, #16
 8000d2c:	4611      	mov	r1, r2
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f003 fa9c 	bl	800426c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000d34:	f003 fa6e 	bl	8004214 <HAL_RCC_GetPCLK1Freq>
 8000d38:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d3c:	4a21      	ldr	r2, [pc, #132]	@ (8000dc4 <HAL_InitTick+0xc8>)
 8000d3e:	fba2 2303 	umull	r2, r3, r2, r3
 8000d42:	0c9b      	lsrs	r3, r3, #18
 8000d44:	3b01      	subs	r3, #1
 8000d46:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000d48:	4b1f      	ldr	r3, [pc, #124]	@ (8000dc8 <HAL_InitTick+0xcc>)
 8000d4a:	4a20      	ldr	r2, [pc, #128]	@ (8000dcc <HAL_InitTick+0xd0>)
 8000d4c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000d4e:	4b1e      	ldr	r3, [pc, #120]	@ (8000dc8 <HAL_InitTick+0xcc>)
 8000d50:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000d54:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000d56:	4a1c      	ldr	r2, [pc, #112]	@ (8000dc8 <HAL_InitTick+0xcc>)
 8000d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d5a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000d5c:	4b1a      	ldr	r3, [pc, #104]	@ (8000dc8 <HAL_InitTick+0xcc>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d62:	4b19      	ldr	r3, [pc, #100]	@ (8000dc8 <HAL_InitTick+0xcc>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8000d68:	4817      	ldr	r0, [pc, #92]	@ (8000dc8 <HAL_InitTick+0xcc>)
 8000d6a:	f003 fd45 	bl	80047f8 <HAL_TIM_Base_Init>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000d74:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d11b      	bne.n	8000db4 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000d7c:	4812      	ldr	r0, [pc, #72]	@ (8000dc8 <HAL_InitTick+0xcc>)
 8000d7e:	f003 fd93 	bl	80048a8 <HAL_TIM_Base_Start_IT>
 8000d82:	4603      	mov	r3, r0
 8000d84:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000d88:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d111      	bne.n	8000db4 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000d90:	2036      	movs	r0, #54	@ 0x36
 8000d92:	f002 fa29 	bl	80031e8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	2b0f      	cmp	r3, #15
 8000d9a:	d808      	bhi.n	8000dae <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	6879      	ldr	r1, [r7, #4]
 8000da0:	2036      	movs	r0, #54	@ 0x36
 8000da2:	f002 fa07 	bl	80031b4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000da6:	4a0a      	ldr	r2, [pc, #40]	@ (8000dd0 <HAL_InitTick+0xd4>)
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	6013      	str	r3, [r2, #0]
 8000dac:	e002      	b.n	8000db4 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8000dae:	2301      	movs	r3, #1
 8000db0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000db4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000db8:	4618      	mov	r0, r3
 8000dba:	3730      	adds	r7, #48	@ 0x30
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	40021000 	.word	0x40021000
 8000dc4:	431bde83 	.word	0x431bde83
 8000dc8:	20000158 	.word	0x20000158
 8000dcc:	40001000 	.word	0x40001000
 8000dd0:	20000004 	.word	0x20000004

08000dd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000dd8:	bf00      	nop
 8000dda:	e7fd      	b.n	8000dd8 <NMI_Handler+0x4>

08000ddc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000de0:	bf00      	nop
 8000de2:	e7fd      	b.n	8000de0 <HardFault_Handler+0x4>

08000de4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000de8:	bf00      	nop
 8000dea:	e7fd      	b.n	8000de8 <MemManage_Handler+0x4>

08000dec <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000df0:	bf00      	nop
 8000df2:	e7fd      	b.n	8000df0 <BusFault_Handler+0x4>

08000df4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000df8:	bf00      	nop
 8000dfa:	e7fd      	b.n	8000df8 <UsageFault_Handler+0x4>

08000dfc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e00:	bf00      	nop
 8000e02:	46bd      	mov	sp, r7
 8000e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e08:	4770      	bx	lr

08000e0a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e0a:	b480      	push	{r7}
 8000e0c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e0e:	bf00      	nop
 8000e10:	46bd      	mov	sp, r7
 8000e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e16:	4770      	bx	lr

08000e18 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e1c:	bf00      	nop
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e24:	4770      	bx	lr

08000e26 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e26:	b480      	push	{r7}
 8000e28:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e2a:	bf00      	nop
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e32:	4770      	bx	lr

08000e34 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000e38:	4802      	ldr	r0, [pc, #8]	@ (8000e44 <USART2_IRQHandler+0x10>)
 8000e3a:	f005 fd17 	bl	800686c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000e3e:	bf00      	nop
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	20000240 	.word	0x20000240

08000e48 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USR_BTN_Pin);
 8000e4c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000e50:	f002 fc4c 	bl	80036ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000e54:	bf00      	nop
 8000e56:	bd80      	pop	{r7, pc}

08000e58 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000e5c:	4802      	ldr	r0, [pc, #8]	@ (8000e68 <TIM6_DAC_IRQHandler+0x10>)
 8000e5e:	f003 ffab 	bl	8004db8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000e62:	bf00      	nop
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	bf00      	nop
 8000e68:	20000158 	.word	0x20000158

08000e6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b086      	sub	sp, #24
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e74:	4a14      	ldr	r2, [pc, #80]	@ (8000ec8 <_sbrk+0x5c>)
 8000e76:	4b15      	ldr	r3, [pc, #84]	@ (8000ecc <_sbrk+0x60>)
 8000e78:	1ad3      	subs	r3, r2, r3
 8000e7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e7c:	697b      	ldr	r3, [r7, #20]
 8000e7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e80:	4b13      	ldr	r3, [pc, #76]	@ (8000ed0 <_sbrk+0x64>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d102      	bne.n	8000e8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e88:	4b11      	ldr	r3, [pc, #68]	@ (8000ed0 <_sbrk+0x64>)
 8000e8a:	4a12      	ldr	r2, [pc, #72]	@ (8000ed4 <_sbrk+0x68>)
 8000e8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e8e:	4b10      	ldr	r3, [pc, #64]	@ (8000ed0 <_sbrk+0x64>)
 8000e90:	681a      	ldr	r2, [r3, #0]
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	4413      	add	r3, r2
 8000e96:	693a      	ldr	r2, [r7, #16]
 8000e98:	429a      	cmp	r2, r3
 8000e9a:	d207      	bcs.n	8000eac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e9c:	f007 fdcc 	bl	8008a38 <__errno>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	220c      	movs	r2, #12
 8000ea4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ea6:	f04f 33ff 	mov.w	r3, #4294967295
 8000eaa:	e009      	b.n	8000ec0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000eac:	4b08      	ldr	r3, [pc, #32]	@ (8000ed0 <_sbrk+0x64>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000eb2:	4b07      	ldr	r3, [pc, #28]	@ (8000ed0 <_sbrk+0x64>)
 8000eb4:	681a      	ldr	r2, [r3, #0]
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	4413      	add	r3, r2
 8000eba:	4a05      	ldr	r2, [pc, #20]	@ (8000ed0 <_sbrk+0x64>)
 8000ebc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ebe:	68fb      	ldr	r3, [r7, #12]
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	3718      	adds	r7, #24
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	20020000 	.word	0x20020000
 8000ecc:	00000400 	.word	0x00000400
 8000ed0:	200001a4 	.word	0x200001a4
 8000ed4:	20000848 	.word	0x20000848

08000ed8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000edc:	4b06      	ldr	r3, [pc, #24]	@ (8000ef8 <SystemInit+0x20>)
 8000ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ee2:	4a05      	ldr	r2, [pc, #20]	@ (8000ef8 <SystemInit+0x20>)
 8000ee4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ee8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000eec:	bf00      	nop
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	e000ed00 	.word	0xe000ed00

08000efc <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b09c      	sub	sp, #112	@ 0x70
 8000f00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f02:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000f06:	2200      	movs	r2, #0
 8000f08:	601a      	str	r2, [r3, #0]
 8000f0a:	605a      	str	r2, [r3, #4]
 8000f0c:	609a      	str	r2, [r3, #8]
 8000f0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f10:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000f14:	2200      	movs	r2, #0
 8000f16:	601a      	str	r2, [r3, #0]
 8000f18:	605a      	str	r2, [r3, #4]
 8000f1a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f1c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000f20:	2200      	movs	r2, #0
 8000f22:	601a      	str	r2, [r3, #0]
 8000f24:	605a      	str	r2, [r3, #4]
 8000f26:	609a      	str	r2, [r3, #8]
 8000f28:	60da      	str	r2, [r3, #12]
 8000f2a:	611a      	str	r2, [r3, #16]
 8000f2c:	615a      	str	r2, [r3, #20]
 8000f2e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000f30:	1d3b      	adds	r3, r7, #4
 8000f32:	2234      	movs	r2, #52	@ 0x34
 8000f34:	2100      	movs	r1, #0
 8000f36:	4618      	mov	r0, r3
 8000f38:	f007 fd76 	bl	8008a28 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000f3c:	4b51      	ldr	r3, [pc, #324]	@ (8001084 <MX_TIM1_Init+0x188>)
 8000f3e:	4a52      	ldr	r2, [pc, #328]	@ (8001088 <MX_TIM1_Init+0x18c>)
 8000f40:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000f42:	4b50      	ldr	r3, [pc, #320]	@ (8001084 <MX_TIM1_Init+0x188>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8000f48:	4b4e      	ldr	r3, [pc, #312]	@ (8001084 <MX_TIM1_Init+0x188>)
 8000f4a:	2220      	movs	r2, #32
 8000f4c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 8499;
 8000f4e:	4b4d      	ldr	r3, [pc, #308]	@ (8001084 <MX_TIM1_Init+0x188>)
 8000f50:	f242 1233 	movw	r2, #8499	@ 0x2133
 8000f54:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f56:	4b4b      	ldr	r3, [pc, #300]	@ (8001084 <MX_TIM1_Init+0x188>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000f5c:	4b49      	ldr	r3, [pc, #292]	@ (8001084 <MX_TIM1_Init+0x188>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000f62:	4b48      	ldr	r3, [pc, #288]	@ (8001084 <MX_TIM1_Init+0x188>)
 8000f64:	2280      	movs	r2, #128	@ 0x80
 8000f66:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000f68:	4846      	ldr	r0, [pc, #280]	@ (8001084 <MX_TIM1_Init+0x188>)
 8000f6a:	f003 fc45 	bl	80047f8 <HAL_TIM_Base_Init>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d001      	beq.n	8000f78 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000f74:	f7ff fe98 	bl	8000ca8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f78:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f7c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000f7e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000f82:	4619      	mov	r1, r3
 8000f84:	483f      	ldr	r0, [pc, #252]	@ (8001084 <MX_TIM1_Init+0x188>)
 8000f86:	f004 f97b 	bl	8005280 <HAL_TIM_ConfigClockSource>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d001      	beq.n	8000f94 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000f90:	f7ff fe8a 	bl	8000ca8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000f94:	483b      	ldr	r0, [pc, #236]	@ (8001084 <MX_TIM1_Init+0x188>)
 8000f96:	f003 fcff 	bl	8004998 <HAL_TIM_PWM_Init>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d001      	beq.n	8000fa4 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8000fa0:	f7ff fe82 	bl	8000ca8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fac:	2300      	movs	r3, #0
 8000fae:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000fb0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	4833      	ldr	r0, [pc, #204]	@ (8001084 <MX_TIM1_Init+0x188>)
 8000fb8:	f005 f982 	bl	80062c0 <HAL_TIMEx_MasterConfigSynchronization>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d001      	beq.n	8000fc6 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8000fc2:	f7ff fe71 	bl	8000ca8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fc6:	2360      	movs	r3, #96	@ 0x60
 8000fc8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000fe2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	4619      	mov	r1, r3
 8000fea:	4826      	ldr	r0, [pc, #152]	@ (8001084 <MX_TIM1_Init+0x188>)
 8000fec:	f004 f834 	bl	8005058 <HAL_TIM_PWM_ConfigChannel>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d001      	beq.n	8000ffa <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8000ff6:	f7ff fe57 	bl	8000ca8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000ffa:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000ffe:	2204      	movs	r2, #4
 8001000:	4619      	mov	r1, r3
 8001002:	4820      	ldr	r0, [pc, #128]	@ (8001084 <MX_TIM1_Init+0x188>)
 8001004:	f004 f828 	bl	8005058 <HAL_TIM_PWM_ConfigChannel>
 8001008:	4603      	mov	r3, r0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d001      	beq.n	8001012 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 800100e:	f7ff fe4b 	bl	8000ca8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001012:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001016:	2208      	movs	r2, #8
 8001018:	4619      	mov	r1, r3
 800101a:	481a      	ldr	r0, [pc, #104]	@ (8001084 <MX_TIM1_Init+0x188>)
 800101c:	f004 f81c 	bl	8005058 <HAL_TIM_PWM_ConfigChannel>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d001      	beq.n	800102a <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8001026:	f7ff fe3f 	bl	8000ca8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800102a:	2300      	movs	r3, #0
 800102c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800102e:	2300      	movs	r3, #0
 8001030:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001032:	2300      	movs	r3, #0
 8001034:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001036:	2300      	movs	r3, #0
 8001038:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800103a:	2300      	movs	r3, #0
 800103c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800103e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001042:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001044:	2300      	movs	r3, #0
 8001046:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001048:	2300      	movs	r3, #0
 800104a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800104c:	2300      	movs	r3, #0
 800104e:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001050:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001054:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001056:	2300      	movs	r3, #0
 8001058:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800105a:	2300      	movs	r3, #0
 800105c:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800105e:	2300      	movs	r3, #0
 8001060:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001062:	1d3b      	adds	r3, r7, #4
 8001064:	4619      	mov	r1, r3
 8001066:	4807      	ldr	r0, [pc, #28]	@ (8001084 <MX_TIM1_Init+0x188>)
 8001068:	f005 f9c0 	bl	80063ec <HAL_TIMEx_ConfigBreakDeadTime>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d001      	beq.n	8001076 <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 8001072:	f7ff fe19 	bl	8000ca8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001076:	4803      	ldr	r0, [pc, #12]	@ (8001084 <MX_TIM1_Init+0x188>)
 8001078:	f000 f8d6 	bl	8001228 <HAL_TIM_MspPostInit>

}
 800107c:	bf00      	nop
 800107e:	3770      	adds	r7, #112	@ 0x70
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	200001a8 	.word	0x200001a8
 8001088:	40012c00 	.word	0x40012c00

0800108c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b088      	sub	sp, #32
 8001090:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_HallSensor_InitTypeDef sConfig = {0};
 8001092:	f107 0310 	add.w	r3, r7, #16
 8001096:	2200      	movs	r2, #0
 8001098:	601a      	str	r2, [r3, #0]
 800109a:	605a      	str	r2, [r3, #4]
 800109c:	609a      	str	r2, [r3, #8]
 800109e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010a0:	1d3b      	adds	r3, r7, #4
 80010a2:	2200      	movs	r2, #0
 80010a4:	601a      	str	r2, [r3, #0]
 80010a6:	605a      	str	r2, [r3, #4]
 80010a8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80010aa:	4b1c      	ldr	r3, [pc, #112]	@ (800111c <MX_TIM3_Init+0x90>)
 80010ac:	4a1c      	ldr	r2, [pc, #112]	@ (8001120 <MX_TIM3_Init+0x94>)
 80010ae:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80010b0:	4b1a      	ldr	r3, [pc, #104]	@ (800111c <MX_TIM3_Init+0x90>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010b6:	4b19      	ldr	r3, [pc, #100]	@ (800111c <MX_TIM3_Init+0x90>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80010bc:	4b17      	ldr	r3, [pc, #92]	@ (800111c <MX_TIM3_Init+0x90>)
 80010be:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80010c2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010c4:	4b15      	ldr	r3, [pc, #84]	@ (800111c <MX_TIM3_Init+0x90>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010ca:	4b14      	ldr	r3, [pc, #80]	@ (800111c <MX_TIM3_Init+0x90>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	619a      	str	r2, [r3, #24]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80010d0:	2300      	movs	r3, #0
 80010d2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80010d4:	2300      	movs	r3, #0
 80010d6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Filter = 0;
 80010d8:	2300      	movs	r3, #0
 80010da:	61bb      	str	r3, [r7, #24]
  sConfig.Commutation_Delay = 0;
 80010dc:	2300      	movs	r3, #0
 80010de:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_HallSensor_Init(&htim3, &sConfig) != HAL_OK)
 80010e0:	f107 0310 	add.w	r3, r7, #16
 80010e4:	4619      	mov	r1, r3
 80010e6:	480d      	ldr	r0, [pc, #52]	@ (800111c <MX_TIM3_Init+0x90>)
 80010e8:	f004 ff1b 	bl	8005f22 <HAL_TIMEx_HallSensor_Init>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 80010f2:	f7ff fdd9 	bl	8000ca8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 80010f6:	2350      	movs	r3, #80	@ 0x50
 80010f8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010fa:	2300      	movs	r3, #0
 80010fc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80010fe:	1d3b      	adds	r3, r7, #4
 8001100:	4619      	mov	r1, r3
 8001102:	4806      	ldr	r0, [pc, #24]	@ (800111c <MX_TIM3_Init+0x90>)
 8001104:	f005 f8dc 	bl	80062c0 <HAL_TIMEx_MasterConfigSynchronization>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 800110e:	f7ff fdcb 	bl	8000ca8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001112:	bf00      	nop
 8001114:	3720      	adds	r7, #32
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	200001f4 	.word	0x200001f4
 8001120:	40000400 	.word	0x40000400

08001124 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001124:	b480      	push	{r7}
 8001126:	b085      	sub	sp, #20
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a0a      	ldr	r2, [pc, #40]	@ (800115c <HAL_TIM_Base_MspInit+0x38>)
 8001132:	4293      	cmp	r3, r2
 8001134:	d10b      	bne.n	800114e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001136:	4b0a      	ldr	r3, [pc, #40]	@ (8001160 <HAL_TIM_Base_MspInit+0x3c>)
 8001138:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800113a:	4a09      	ldr	r2, [pc, #36]	@ (8001160 <HAL_TIM_Base_MspInit+0x3c>)
 800113c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001140:	6613      	str	r3, [r2, #96]	@ 0x60
 8001142:	4b07      	ldr	r3, [pc, #28]	@ (8001160 <HAL_TIM_Base_MspInit+0x3c>)
 8001144:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001146:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800114a:	60fb      	str	r3, [r7, #12]
 800114c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800114e:	bf00      	nop
 8001150:	3714      	adds	r7, #20
 8001152:	46bd      	mov	sp, r7
 8001154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001158:	4770      	bx	lr
 800115a:	bf00      	nop
 800115c:	40012c00 	.word	0x40012c00
 8001160:	40021000 	.word	0x40021000

08001164 <HAL_TIMEx_HallSensor_MspInit>:

void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef* timex_hallsensorHandle)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b08a      	sub	sp, #40	@ 0x28
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800116c:	f107 0314 	add.w	r3, r7, #20
 8001170:	2200      	movs	r2, #0
 8001172:	601a      	str	r2, [r3, #0]
 8001174:	605a      	str	r2, [r3, #4]
 8001176:	609a      	str	r2, [r3, #8]
 8001178:	60da      	str	r2, [r3, #12]
 800117a:	611a      	str	r2, [r3, #16]
  if(timex_hallsensorHandle->Instance==TIM3)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a26      	ldr	r2, [pc, #152]	@ (800121c <HAL_TIMEx_HallSensor_MspInit+0xb8>)
 8001182:	4293      	cmp	r3, r2
 8001184:	d145      	bne.n	8001212 <HAL_TIMEx_HallSensor_MspInit+0xae>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001186:	4b26      	ldr	r3, [pc, #152]	@ (8001220 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001188:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800118a:	4a25      	ldr	r2, [pc, #148]	@ (8001220 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 800118c:	f043 0302 	orr.w	r3, r3, #2
 8001190:	6593      	str	r3, [r2, #88]	@ 0x58
 8001192:	4b23      	ldr	r3, [pc, #140]	@ (8001220 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001194:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001196:	f003 0302 	and.w	r3, r3, #2
 800119a:	613b      	str	r3, [r7, #16]
 800119c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800119e:	4b20      	ldr	r3, [pc, #128]	@ (8001220 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011a2:	4a1f      	ldr	r2, [pc, #124]	@ (8001220 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011a4:	f043 0301 	orr.w	r3, r3, #1
 80011a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011aa:	4b1d      	ldr	r3, [pc, #116]	@ (8001220 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ae:	f003 0301 	and.w	r3, r3, #1
 80011b2:	60fb      	str	r3, [r7, #12]
 80011b4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011b6:	4b1a      	ldr	r3, [pc, #104]	@ (8001220 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ba:	4a19      	ldr	r2, [pc, #100]	@ (8001220 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011bc:	f043 0304 	orr.w	r3, r3, #4
 80011c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011c2:	4b17      	ldr	r3, [pc, #92]	@ (8001220 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011c6:	f003 0304 	and.w	r3, r3, #4
 80011ca:	60bb      	str	r3, [r7, #8]
 80011cc:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 80011ce:	2350      	movs	r3, #80	@ 0x50
 80011d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011d2:	2302      	movs	r3, #2
 80011d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d6:	2300      	movs	r3, #0
 80011d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011da:	2300      	movs	r3, #0
 80011dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80011de:	2302      	movs	r3, #2
 80011e0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011e2:	f107 0314 	add.w	r3, r7, #20
 80011e6:	4619      	mov	r1, r3
 80011e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011ec:	f002 f8ca 	bl	8003384 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80011f0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80011f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011f6:	2302      	movs	r3, #2
 80011f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fa:	2300      	movs	r3, #0
 80011fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011fe:	2300      	movs	r3, #0
 8001200:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001202:	2302      	movs	r3, #2
 8001204:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001206:	f107 0314 	add.w	r3, r7, #20
 800120a:	4619      	mov	r1, r3
 800120c:	4805      	ldr	r0, [pc, #20]	@ (8001224 <HAL_TIMEx_HallSensor_MspInit+0xc0>)
 800120e:	f002 f8b9 	bl	8003384 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001212:	bf00      	nop
 8001214:	3728      	adds	r7, #40	@ 0x28
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	40000400 	.word	0x40000400
 8001220:	40021000 	.word	0x40021000
 8001224:	48000800 	.word	0x48000800

08001228 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b08a      	sub	sp, #40	@ 0x28
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001230:	f107 0314 	add.w	r3, r7, #20
 8001234:	2200      	movs	r2, #0
 8001236:	601a      	str	r2, [r3, #0]
 8001238:	605a      	str	r2, [r3, #4]
 800123a:	609a      	str	r2, [r3, #8]
 800123c:	60da      	str	r2, [r3, #12]
 800123e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a29      	ldr	r2, [pc, #164]	@ (80012ec <HAL_TIM_MspPostInit+0xc4>)
 8001246:	4293      	cmp	r3, r2
 8001248:	d14b      	bne.n	80012e2 <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800124a:	4b29      	ldr	r3, [pc, #164]	@ (80012f0 <HAL_TIM_MspPostInit+0xc8>)
 800124c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800124e:	4a28      	ldr	r2, [pc, #160]	@ (80012f0 <HAL_TIM_MspPostInit+0xc8>)
 8001250:	f043 0302 	orr.w	r3, r3, #2
 8001254:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001256:	4b26      	ldr	r3, [pc, #152]	@ (80012f0 <HAL_TIM_MspPostInit+0xc8>)
 8001258:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800125a:	f003 0302 	and.w	r3, r3, #2
 800125e:	613b      	str	r3, [r7, #16]
 8001260:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001262:	4b23      	ldr	r3, [pc, #140]	@ (80012f0 <HAL_TIM_MspPostInit+0xc8>)
 8001264:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001266:	4a22      	ldr	r2, [pc, #136]	@ (80012f0 <HAL_TIM_MspPostInit+0xc8>)
 8001268:	f043 0301 	orr.w	r3, r3, #1
 800126c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800126e:	4b20      	ldr	r3, [pc, #128]	@ (80012f0 <HAL_TIM_MspPostInit+0xc8>)
 8001270:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001272:	f003 0301 	and.w	r3, r3, #1
 8001276:	60fb      	str	r3, [r7, #12]
 8001278:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = U_PWM_L_Pin|V_PWM_L_Pin;
 800127a:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800127e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001280:	2302      	movs	r3, #2
 8001282:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001284:	2300      	movs	r3, #0
 8001286:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001288:	2300      	movs	r3, #0
 800128a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800128c:	2306      	movs	r3, #6
 800128e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001290:	f107 0314 	add.w	r3, r7, #20
 8001294:	4619      	mov	r1, r3
 8001296:	4817      	ldr	r0, [pc, #92]	@ (80012f4 <HAL_TIM_MspPostInit+0xcc>)
 8001298:	f002 f874 	bl	8003384 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = W_PWM_L_Pin;
 800129c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80012a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012a2:	2302      	movs	r3, #2
 80012a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a6:	2300      	movs	r3, #0
 80012a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012aa:	2300      	movs	r3, #0
 80012ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 80012ae:	2304      	movs	r3, #4
 80012b0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(W_PWM_L_GPIO_Port, &GPIO_InitStruct);
 80012b2:	f107 0314 	add.w	r3, r7, #20
 80012b6:	4619      	mov	r1, r3
 80012b8:	480e      	ldr	r0, [pc, #56]	@ (80012f4 <HAL_TIM_MspPostInit+0xcc>)
 80012ba:	f002 f863 	bl	8003384 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_PWM_H_Pin|V_PWM_H_Pin|W_PWM_H_Pin;
 80012be:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80012c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c4:	2302      	movs	r3, #2
 80012c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c8:	2300      	movs	r3, #0
 80012ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012cc:	2300      	movs	r3, #0
 80012ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80012d0:	2306      	movs	r3, #6
 80012d2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012d4:	f107 0314 	add.w	r3, r7, #20
 80012d8:	4619      	mov	r1, r3
 80012da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012de:	f002 f851 	bl	8003384 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80012e2:	bf00      	nop
 80012e4:	3728      	adds	r7, #40	@ 0x28
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	40012c00 	.word	0x40012c00
 80012f0:	40021000 	.word	0x40021000
 80012f4:	48000400 	.word	0x48000400

080012f8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012fc:	4b22      	ldr	r3, [pc, #136]	@ (8001388 <MX_USART2_UART_Init+0x90>)
 80012fe:	4a23      	ldr	r2, [pc, #140]	@ (800138c <MX_USART2_UART_Init+0x94>)
 8001300:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001302:	4b21      	ldr	r3, [pc, #132]	@ (8001388 <MX_USART2_UART_Init+0x90>)
 8001304:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001308:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800130a:	4b1f      	ldr	r3, [pc, #124]	@ (8001388 <MX_USART2_UART_Init+0x90>)
 800130c:	2200      	movs	r2, #0
 800130e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001310:	4b1d      	ldr	r3, [pc, #116]	@ (8001388 <MX_USART2_UART_Init+0x90>)
 8001312:	2200      	movs	r2, #0
 8001314:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001316:	4b1c      	ldr	r3, [pc, #112]	@ (8001388 <MX_USART2_UART_Init+0x90>)
 8001318:	2200      	movs	r2, #0
 800131a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800131c:	4b1a      	ldr	r3, [pc, #104]	@ (8001388 <MX_USART2_UART_Init+0x90>)
 800131e:	220c      	movs	r2, #12
 8001320:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001322:	4b19      	ldr	r3, [pc, #100]	@ (8001388 <MX_USART2_UART_Init+0x90>)
 8001324:	2200      	movs	r2, #0
 8001326:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001328:	4b17      	ldr	r3, [pc, #92]	@ (8001388 <MX_USART2_UART_Init+0x90>)
 800132a:	2200      	movs	r2, #0
 800132c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800132e:	4b16      	ldr	r3, [pc, #88]	@ (8001388 <MX_USART2_UART_Init+0x90>)
 8001330:	2200      	movs	r2, #0
 8001332:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001334:	4b14      	ldr	r3, [pc, #80]	@ (8001388 <MX_USART2_UART_Init+0x90>)
 8001336:	2200      	movs	r2, #0
 8001338:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800133a:	4b13      	ldr	r3, [pc, #76]	@ (8001388 <MX_USART2_UART_Init+0x90>)
 800133c:	2200      	movs	r2, #0
 800133e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001340:	4811      	ldr	r0, [pc, #68]	@ (8001388 <MX_USART2_UART_Init+0x90>)
 8001342:	f005 f968 	bl	8006616 <HAL_UART_Init>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800134c:	f7ff fcac 	bl	8000ca8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001350:	2100      	movs	r1, #0
 8001352:	480d      	ldr	r0, [pc, #52]	@ (8001388 <MX_USART2_UART_Init+0x90>)
 8001354:	f007 f9df 	bl	8008716 <HAL_UARTEx_SetTxFifoThreshold>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d001      	beq.n	8001362 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800135e:	f7ff fca3 	bl	8000ca8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001362:	2100      	movs	r1, #0
 8001364:	4808      	ldr	r0, [pc, #32]	@ (8001388 <MX_USART2_UART_Init+0x90>)
 8001366:	f007 fa14 	bl	8008792 <HAL_UARTEx_SetRxFifoThreshold>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001370:	f7ff fc9a 	bl	8000ca8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001374:	4804      	ldr	r0, [pc, #16]	@ (8001388 <MX_USART2_UART_Init+0x90>)
 8001376:	f007 f995 	bl	80086a4 <HAL_UARTEx_DisableFifoMode>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d001      	beq.n	8001384 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001380:	f7ff fc92 	bl	8000ca8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001384:	bf00      	nop
 8001386:	bd80      	pop	{r7, pc}
 8001388:	20000240 	.word	0x20000240
 800138c:	40004400 	.word	0x40004400

08001390 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001394:	4b22      	ldr	r3, [pc, #136]	@ (8001420 <MX_USART3_UART_Init+0x90>)
 8001396:	4a23      	ldr	r2, [pc, #140]	@ (8001424 <MX_USART3_UART_Init+0x94>)
 8001398:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800139a:	4b21      	ldr	r3, [pc, #132]	@ (8001420 <MX_USART3_UART_Init+0x90>)
 800139c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013a0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80013a2:	4b1f      	ldr	r3, [pc, #124]	@ (8001420 <MX_USART3_UART_Init+0x90>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80013a8:	4b1d      	ldr	r3, [pc, #116]	@ (8001420 <MX_USART3_UART_Init+0x90>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80013ae:	4b1c      	ldr	r3, [pc, #112]	@ (8001420 <MX_USART3_UART_Init+0x90>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80013b4:	4b1a      	ldr	r3, [pc, #104]	@ (8001420 <MX_USART3_UART_Init+0x90>)
 80013b6:	220c      	movs	r2, #12
 80013b8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013ba:	4b19      	ldr	r3, [pc, #100]	@ (8001420 <MX_USART3_UART_Init+0x90>)
 80013bc:	2200      	movs	r2, #0
 80013be:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80013c0:	4b17      	ldr	r3, [pc, #92]	@ (8001420 <MX_USART3_UART_Init+0x90>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013c6:	4b16      	ldr	r3, [pc, #88]	@ (8001420 <MX_USART3_UART_Init+0x90>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80013cc:	4b14      	ldr	r3, [pc, #80]	@ (8001420 <MX_USART3_UART_Init+0x90>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013d2:	4b13      	ldr	r3, [pc, #76]	@ (8001420 <MX_USART3_UART_Init+0x90>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80013d8:	4811      	ldr	r0, [pc, #68]	@ (8001420 <MX_USART3_UART_Init+0x90>)
 80013da:	f005 f91c 	bl	8006616 <HAL_UART_Init>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80013e4:	f7ff fc60 	bl	8000ca8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013e8:	2100      	movs	r1, #0
 80013ea:	480d      	ldr	r0, [pc, #52]	@ (8001420 <MX_USART3_UART_Init+0x90>)
 80013ec:	f007 f993 	bl	8008716 <HAL_UARTEx_SetTxFifoThreshold>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d001      	beq.n	80013fa <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80013f6:	f7ff fc57 	bl	8000ca8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013fa:	2100      	movs	r1, #0
 80013fc:	4808      	ldr	r0, [pc, #32]	@ (8001420 <MX_USART3_UART_Init+0x90>)
 80013fe:	f007 f9c8 	bl	8008792 <HAL_UARTEx_SetRxFifoThreshold>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d001      	beq.n	800140c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001408:	f7ff fc4e 	bl	8000ca8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800140c:	4804      	ldr	r0, [pc, #16]	@ (8001420 <MX_USART3_UART_Init+0x90>)
 800140e:	f007 f949 	bl	80086a4 <HAL_UARTEx_DisableFifoMode>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d001      	beq.n	800141c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001418:	f7ff fc46 	bl	8000ca8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800141c:	bf00      	nop
 800141e:	bd80      	pop	{r7, pc}
 8001420:	200002d4 	.word	0x200002d4
 8001424:	40004800 	.word	0x40004800

08001428 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b0a0      	sub	sp, #128	@ 0x80
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001430:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001434:	2200      	movs	r2, #0
 8001436:	601a      	str	r2, [r3, #0]
 8001438:	605a      	str	r2, [r3, #4]
 800143a:	609a      	str	r2, [r3, #8]
 800143c:	60da      	str	r2, [r3, #12]
 800143e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001440:	f107 0318 	add.w	r3, r7, #24
 8001444:	2254      	movs	r2, #84	@ 0x54
 8001446:	2100      	movs	r1, #0
 8001448:	4618      	mov	r0, r3
 800144a:	f007 faed 	bl	8008a28 <memset>
  if(uartHandle->Instance==USART2)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4a41      	ldr	r2, [pc, #260]	@ (8001558 <HAL_UART_MspInit+0x130>)
 8001454:	4293      	cmp	r3, r2
 8001456:	d13f      	bne.n	80014d8 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001458:	2302      	movs	r3, #2
 800145a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800145c:	2300      	movs	r3, #0
 800145e:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001460:	f107 0318 	add.w	r3, r7, #24
 8001464:	4618      	mov	r0, r3
 8001466:	f002 ff79 	bl	800435c <HAL_RCCEx_PeriphCLKConfig>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d001      	beq.n	8001474 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001470:	f7ff fc1a 	bl	8000ca8 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001474:	4b39      	ldr	r3, [pc, #228]	@ (800155c <HAL_UART_MspInit+0x134>)
 8001476:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001478:	4a38      	ldr	r2, [pc, #224]	@ (800155c <HAL_UART_MspInit+0x134>)
 800147a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800147e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001480:	4b36      	ldr	r3, [pc, #216]	@ (800155c <HAL_UART_MspInit+0x134>)
 8001482:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001484:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001488:	617b      	str	r3, [r7, #20]
 800148a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800148c:	4b33      	ldr	r3, [pc, #204]	@ (800155c <HAL_UART_MspInit+0x134>)
 800148e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001490:	4a32      	ldr	r2, [pc, #200]	@ (800155c <HAL_UART_MspInit+0x134>)
 8001492:	f043 0301 	orr.w	r3, r3, #1
 8001496:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001498:	4b30      	ldr	r3, [pc, #192]	@ (800155c <HAL_UART_MspInit+0x134>)
 800149a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800149c:	f003 0301 	and.w	r3, r3, #1
 80014a0:	613b      	str	r3, [r7, #16]
 80014a2:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80014a4:	230c      	movs	r3, #12
 80014a6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a8:	2302      	movs	r3, #2
 80014aa:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ac:	2300      	movs	r3, #0
 80014ae:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b0:	2300      	movs	r3, #0
 80014b2:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80014b4:	2307      	movs	r3, #7
 80014b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014b8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80014bc:	4619      	mov	r1, r3
 80014be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014c2:	f001 ff5f 	bl	8003384 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80014c6:	2200      	movs	r2, #0
 80014c8:	2100      	movs	r1, #0
 80014ca:	2026      	movs	r0, #38	@ 0x26
 80014cc:	f001 fe72 	bl	80031b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80014d0:	2026      	movs	r0, #38	@ 0x26
 80014d2:	f001 fe89 	bl	80031e8 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80014d6:	e03b      	b.n	8001550 <HAL_UART_MspInit+0x128>
  else if(uartHandle->Instance==USART3)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a20      	ldr	r2, [pc, #128]	@ (8001560 <HAL_UART_MspInit+0x138>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d136      	bne.n	8001550 <HAL_UART_MspInit+0x128>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80014e2:	2304      	movs	r3, #4
 80014e4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80014e6:	2300      	movs	r3, #0
 80014e8:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014ea:	f107 0318 	add.w	r3, r7, #24
 80014ee:	4618      	mov	r0, r3
 80014f0:	f002 ff34 	bl	800435c <HAL_RCCEx_PeriphCLKConfig>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <HAL_UART_MspInit+0xd6>
      Error_Handler();
 80014fa:	f7ff fbd5 	bl	8000ca8 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80014fe:	4b17      	ldr	r3, [pc, #92]	@ (800155c <HAL_UART_MspInit+0x134>)
 8001500:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001502:	4a16      	ldr	r2, [pc, #88]	@ (800155c <HAL_UART_MspInit+0x134>)
 8001504:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001508:	6593      	str	r3, [r2, #88]	@ 0x58
 800150a:	4b14      	ldr	r3, [pc, #80]	@ (800155c <HAL_UART_MspInit+0x134>)
 800150c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800150e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001512:	60fb      	str	r3, [r7, #12]
 8001514:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001516:	4b11      	ldr	r3, [pc, #68]	@ (800155c <HAL_UART_MspInit+0x134>)
 8001518:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800151a:	4a10      	ldr	r2, [pc, #64]	@ (800155c <HAL_UART_MspInit+0x134>)
 800151c:	f043 0304 	orr.w	r3, r3, #4
 8001520:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001522:	4b0e      	ldr	r3, [pc, #56]	@ (800155c <HAL_UART_MspInit+0x134>)
 8001524:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001526:	f003 0304 	and.w	r3, r3, #4
 800152a:	60bb      	str	r3, [r7, #8]
 800152c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800152e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001532:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001534:	2302      	movs	r3, #2
 8001536:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001538:	2300      	movs	r3, #0
 800153a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800153c:	2300      	movs	r3, #0
 800153e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001540:	2307      	movs	r3, #7
 8001542:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001544:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001548:	4619      	mov	r1, r3
 800154a:	4806      	ldr	r0, [pc, #24]	@ (8001564 <HAL_UART_MspInit+0x13c>)
 800154c:	f001 ff1a 	bl	8003384 <HAL_GPIO_Init>
}
 8001550:	bf00      	nop
 8001552:	3780      	adds	r7, #128	@ 0x80
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	40004400 	.word	0x40004400
 800155c:	40021000 	.word	0x40021000
 8001560:	40004800 	.word	0x40004800
 8001564:	48000800 	.word	0x48000800

08001568 <motor_set_duty_cycle>:
//#define CCR                 ARR * DUTY_CYCLE_TEST // = 5100 pour 60%
#define MAX_SPEED			1000.0



void motor_set_duty_cycle(float duty_cycle) {
 8001568:	b480      	push	{r7}
 800156a:	b085      	sub	sp, #20
 800156c:	af00      	add	r7, sp, #0
 800156e:	ed87 0a01 	vstr	s0, [r7, #4]
	int ccr1 = ARR * duty_cycle;
 8001572:	edd7 7a01 	vldr	s15, [r7, #4]
 8001576:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80015c4 <motor_set_duty_cycle+0x5c>
 800157a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800157e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001582:	ee17 3a90 	vmov	r3, s15
 8001586:	60fb      	str	r3, [r7, #12]
	int ccr2 = ARR * (1 - duty_cycle);
 8001588:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800158c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001590:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001594:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80015c4 <motor_set_duty_cycle+0x5c>
 8001598:	ee67 7a87 	vmul.f32	s15, s15, s14
 800159c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80015a0:	ee17 3a90 	vmov	r3, s15
 80015a4:	60bb      	str	r3, [r7, #8]
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1, ccr1);
 80015a6:	4b08      	ldr	r3, [pc, #32]	@ (80015c8 <motor_set_duty_cycle+0x60>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	68fa      	ldr	r2, [r7, #12]
 80015ac:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2, ccr2);
 80015ae:	4b06      	ldr	r3, [pc, #24]	@ (80015c8 <motor_set_duty_cycle+0x60>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	68ba      	ldr	r2, [r7, #8]
 80015b4:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80015b6:	bf00      	nop
 80015b8:	3714      	adds	r7, #20
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr
 80015c2:	bf00      	nop
 80015c4:	4604d000 	.word	0x4604d000
 80015c8:	200001a8 	.word	0x200001a8

080015cc <motor_init>:

void motor_init(void) {
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Init(&htim1);
 80015d0:	4804      	ldr	r0, [pc, #16]	@ (80015e4 <motor_init+0x18>)
 80015d2:	f003 f9e1 	bl	8004998 <HAL_TIM_PWM_Init>
	HAL_TIMEx_ConfigDeadTime(&htim1, DEAD_TIME_NS);
 80015d6:	2127      	movs	r1, #39	@ 0x27
 80015d8:	4802      	ldr	r0, [pc, #8]	@ (80015e4 <motor_init+0x18>)
 80015da:	f004 ff9b 	bl	8006514 <HAL_TIMEx_ConfigDeadTime>
}
 80015de:	bf00      	nop
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	200001a8 	.word	0x200001a8

080015e8 <motor_start>:

void motor_start() {
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 80015ec:	2100      	movs	r1, #0
 80015ee:	480a      	ldr	r0, [pc, #40]	@ (8001618 <motor_start+0x30>)
 80015f0:	f003 fa34 	bl	8004a5c <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 80015f4:	2100      	movs	r1, #0
 80015f6:	4808      	ldr	r0, [pc, #32]	@ (8001618 <motor_start+0x30>)
 80015f8:	f004 fd42 	bl	8006080 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80015fc:	2104      	movs	r1, #4
 80015fe:	4806      	ldr	r0, [pc, #24]	@ (8001618 <motor_start+0x30>)
 8001600:	f003 fa2c 	bl	8004a5c <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8001604:	2104      	movs	r1, #4
 8001606:	4804      	ldr	r0, [pc, #16]	@ (8001618 <motor_start+0x30>)
 8001608:	f004 fd3a 	bl	8006080 <HAL_TIMEx_PWMN_Start>
	motor_set_duty_cycle(DUTY_CYCLE_STOP);
 800160c:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 8001610:	f7ff ffaa 	bl	8001568 <motor_set_duty_cycle>
}
 8001614:	bf00      	nop
 8001616:	bd80      	pop	{r7, pc}
 8001618:	200001a8 	.word	0x200001a8

0800161c <motor_stop>:

void motor_stop() {
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_1);
 8001620:	2100      	movs	r1, #0
 8001622:	4808      	ldr	r0, [pc, #32]	@ (8001644 <motor_stop+0x28>)
 8001624:	f003 fb2c 	bl	8004c80 <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 8001628:	2100      	movs	r1, #0
 800162a:	4806      	ldr	r0, [pc, #24]	@ (8001644 <motor_stop+0x28>)
 800162c:	f004 fdea 	bl	8006204 <HAL_TIMEx_PWMN_Stop>
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8001630:	2104      	movs	r1, #4
 8001632:	4804      	ldr	r0, [pc, #16]	@ (8001644 <motor_stop+0x28>)
 8001634:	f003 fb24 	bl	8004c80 <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 8001638:	2104      	movs	r1, #4
 800163a:	4802      	ldr	r0, [pc, #8]	@ (8001644 <motor_stop+0x28>)
 800163c:	f004 fde2 	bl	8006204 <HAL_TIMEx_PWMN_Stop>
}
 8001640:	bf00      	nop
 8001642:	bd80      	pop	{r7, pc}
 8001644:	200001a8 	.word	0x200001a8

08001648 <set_speed>:

void set_speed(int speed) {
 8001648:	b580      	push	{r7, lr}
 800164a:	b084      	sub	sp, #16
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
	if (speed > MAX_SPEED) {
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001656:	dd02      	ble.n	800165e <set_speed+0x16>
		speed = MAX_SPEED;
 8001658:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800165c:	607b      	str	r3, [r7, #4]
	}
	float duty_cycle = (float) speed / MAX_SPEED;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	ee07 3a90 	vmov	s15, r3
 8001664:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001668:	eddf 6a06 	vldr	s13, [pc, #24]	@ 8001684 <set_speed+0x3c>
 800166c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001670:	edc7 7a03 	vstr	s15, [r7, #12]
	//duty_cycle = DUTY_CYCLE_STOP + ((duty_cycle / MAX_SPEED) * DUTY_CYCLE_RANGE);
	motor_set_duty_cycle(duty_cycle);
 8001674:	ed97 0a03 	vldr	s0, [r7, #12]
 8001678:	f7ff ff76 	bl	8001568 <motor_set_duty_cycle>
}
 800167c:	bf00      	nop
 800167e:	3710      	adds	r7, #16
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	447a0000 	.word	0x447a0000

08001688 <led_init>:
 *      Author: nicolas
 */

#include "user_interface/led.h"

int led_init(){
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
	return shell_add(&hshell1, "led", led_control, "Control LED");
 800168c:	4b04      	ldr	r3, [pc, #16]	@ (80016a0 <led_init+0x18>)
 800168e:	4a05      	ldr	r2, [pc, #20]	@ (80016a4 <led_init+0x1c>)
 8001690:	4905      	ldr	r1, [pc, #20]	@ (80016a8 <led_init+0x20>)
 8001692:	4806      	ldr	r0, [pc, #24]	@ (80016ac <led_init+0x24>)
 8001694:	f000 fa44 	bl	8001b20 <shell_add>
 8001698:	4603      	mov	r3, r0
}
 800169a:	4618      	mov	r0, r3
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	0800933c 	.word	0x0800933c
 80016a4:	080016b1 	.word	0x080016b1
 80016a8:	08009348 	.word	0x08009348
 80016ac:	20000368 	.word	0x20000368

080016b0 <led_control>:

int led_control(h_shell_t* h_shell, int argc, char** argv)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b086      	sub	sp, #24
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	60f8      	str	r0, [r7, #12]
 80016b8:	60b9      	str	r1, [r7, #8]
 80016ba:	607a      	str	r2, [r7, #4]
	int size;

	if(argc!=2){
 80016bc:	68bb      	ldr	r3, [r7, #8]
 80016be:	2b02      	cmp	r3, #2
 80016c0:	d014      	beq.n	80016ec <led_control+0x3c>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Need 2 arguments : LED on/off/toggle\r\n");
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80016c8:	4a4b      	ldr	r2, [pc, #300]	@ (80017f8 <led_control+0x148>)
 80016ca:	2140      	movs	r1, #64	@ 0x40
 80016cc:	4618      	mov	r0, r3
 80016ce:	f007 f975 	bl	80089bc <sniprintf>
 80016d2:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80016da:	68fa      	ldr	r2, [r7, #12]
 80016dc:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80016e0:	6979      	ldr	r1, [r7, #20]
 80016e2:	b289      	uxth	r1, r1
 80016e4:	4610      	mov	r0, r2
 80016e6:	4798      	blx	r3
		return HAL_ERROR;
 80016e8:	2301      	movs	r3, #1
 80016ea:	e081      	b.n	80017f0 <led_control+0x140>
	}
	if(strcmp(argv[1],"on")==0){
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	3304      	adds	r3, #4
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	4942      	ldr	r1, [pc, #264]	@ (80017fc <led_control+0x14c>)
 80016f4:	4618      	mov	r0, r3
 80016f6:	f7fe fd93 	bl	8000220 <strcmp>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d11a      	bne.n	8001736 <led_control+0x86>
		HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, SET);
 8001700:	2201      	movs	r2, #1
 8001702:	2120      	movs	r1, #32
 8001704:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001708:	f001 ffbe 	bl	8003688 <HAL_GPIO_WritePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED ON\r\n");
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001712:	4a3b      	ldr	r2, [pc, #236]	@ (8001800 <led_control+0x150>)
 8001714:	2140      	movs	r1, #64	@ 0x40
 8001716:	4618      	mov	r0, r3
 8001718:	f007 f950 	bl	80089bc <sniprintf>
 800171c:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001724:	68fa      	ldr	r2, [r7, #12]
 8001726:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800172a:	6979      	ldr	r1, [r7, #20]
 800172c:	b289      	uxth	r1, r1
 800172e:	4610      	mov	r0, r2
 8001730:	4798      	blx	r3
		return HAL_OK;
 8001732:	2300      	movs	r3, #0
 8001734:	e05c      	b.n	80017f0 <led_control+0x140>
	}
	else if(strcmp(argv[1],"off")==0){
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	3304      	adds	r3, #4
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4931      	ldr	r1, [pc, #196]	@ (8001804 <led_control+0x154>)
 800173e:	4618      	mov	r0, r3
 8001740:	f7fe fd6e 	bl	8000220 <strcmp>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d11a      	bne.n	8001780 <led_control+0xd0>
		HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, RESET);
 800174a:	2200      	movs	r2, #0
 800174c:	2120      	movs	r1, #32
 800174e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001752:	f001 ff99 	bl	8003688 <HAL_GPIO_WritePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED OFF\r\n");
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800175c:	4a2a      	ldr	r2, [pc, #168]	@ (8001808 <led_control+0x158>)
 800175e:	2140      	movs	r1, #64	@ 0x40
 8001760:	4618      	mov	r0, r3
 8001762:	f007 f92b 	bl	80089bc <sniprintf>
 8001766:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800176e:	68fa      	ldr	r2, [r7, #12]
 8001770:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001774:	6979      	ldr	r1, [r7, #20]
 8001776:	b289      	uxth	r1, r1
 8001778:	4610      	mov	r0, r2
 800177a:	4798      	blx	r3
		return HAL_OK;
 800177c:	2300      	movs	r3, #0
 800177e:	e037      	b.n	80017f0 <led_control+0x140>
	}
	else if(strcmp(argv[1],"toggle")==0){
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	3304      	adds	r3, #4
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4921      	ldr	r1, [pc, #132]	@ (800180c <led_control+0x15c>)
 8001788:	4618      	mov	r0, r3
 800178a:	f7fe fd49 	bl	8000220 <strcmp>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d119      	bne.n	80017c8 <led_control+0x118>
		HAL_GPIO_TogglePin(USR_LED_GPIO_Port, USR_LED_Pin);
 8001794:	2120      	movs	r1, #32
 8001796:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800179a:	f001 ff8d 	bl	80036b8 <HAL_GPIO_TogglePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED TOGGLE\r\n");
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80017a4:	4a1a      	ldr	r2, [pc, #104]	@ (8001810 <led_control+0x160>)
 80017a6:	2140      	movs	r1, #64	@ 0x40
 80017a8:	4618      	mov	r0, r3
 80017aa:	f007 f907 	bl	80089bc <sniprintf>
 80017ae:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80017b6:	68fa      	ldr	r2, [r7, #12]
 80017b8:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80017bc:	6979      	ldr	r1, [r7, #20]
 80017be:	b289      	uxth	r1, r1
 80017c0:	4610      	mov	r0, r2
 80017c2:	4798      	blx	r3
		return HAL_OK;
 80017c4:	2300      	movs	r3, #0
 80017c6:	e013      	b.n	80017f0 <led_control+0x140>
	}

	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Need 2 arguments : LED on/off/toggle\r\n");
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80017ce:	4a0a      	ldr	r2, [pc, #40]	@ (80017f8 <led_control+0x148>)
 80017d0:	2140      	movs	r1, #64	@ 0x40
 80017d2:	4618      	mov	r0, r3
 80017d4:	f007 f8f2 	bl	80089bc <sniprintf>
 80017d8:	6178      	str	r0, [r7, #20]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80017e0:	68fa      	ldr	r2, [r7, #12]
 80017e2:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80017e6:	6979      	ldr	r1, [r7, #20]
 80017e8:	b289      	uxth	r1, r1
 80017ea:	4610      	mov	r0, r2
 80017ec:	4798      	blx	r3
	return HAL_ERROR;
 80017ee:	2301      	movs	r3, #1
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	3718      	adds	r7, #24
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	0800934c 	.word	0x0800934c
 80017fc:	08009374 	.word	0x08009374
 8001800:	08009378 	.word	0x08009378
 8001804:	08009384 	.word	0x08009384
 8001808:	08009388 	.word	0x08009388
 800180c:	08009394 	.word	0x08009394
 8001810:	0800939c 	.word	0x0800939c

08001814 <is_character_valid>:
 *
 * @param c The character to check.
 * @return 1 if the character is valid, 0 otherwise.
 */
static int is_character_valid(char c)
{
 8001814:	b480      	push	{r7}
 8001816:	b083      	sub	sp, #12
 8001818:	af00      	add	r7, sp, #0
 800181a:	4603      	mov	r3, r0
 800181c:	71fb      	strb	r3, [r7, #7]
	return (c >= 'a' && c <= 'z') || (c >= 'A' && c <= 'Z') || (c >= '0' && c <= '9') || (c == ' ') || (c == '=');
 800181e:	79fb      	ldrb	r3, [r7, #7]
 8001820:	2b60      	cmp	r3, #96	@ 0x60
 8001822:	d902      	bls.n	800182a <is_character_valid+0x16>
 8001824:	79fb      	ldrb	r3, [r7, #7]
 8001826:	2b7a      	cmp	r3, #122	@ 0x7a
 8001828:	d911      	bls.n	800184e <is_character_valid+0x3a>
 800182a:	79fb      	ldrb	r3, [r7, #7]
 800182c:	2b40      	cmp	r3, #64	@ 0x40
 800182e:	d902      	bls.n	8001836 <is_character_valid+0x22>
 8001830:	79fb      	ldrb	r3, [r7, #7]
 8001832:	2b5a      	cmp	r3, #90	@ 0x5a
 8001834:	d90b      	bls.n	800184e <is_character_valid+0x3a>
 8001836:	79fb      	ldrb	r3, [r7, #7]
 8001838:	2b2f      	cmp	r3, #47	@ 0x2f
 800183a:	d902      	bls.n	8001842 <is_character_valid+0x2e>
 800183c:	79fb      	ldrb	r3, [r7, #7]
 800183e:	2b39      	cmp	r3, #57	@ 0x39
 8001840:	d905      	bls.n	800184e <is_character_valid+0x3a>
 8001842:	79fb      	ldrb	r3, [r7, #7]
 8001844:	2b20      	cmp	r3, #32
 8001846:	d002      	beq.n	800184e <is_character_valid+0x3a>
 8001848:	79fb      	ldrb	r3, [r7, #7]
 800184a:	2b3d      	cmp	r3, #61	@ 0x3d
 800184c:	d101      	bne.n	8001852 <is_character_valid+0x3e>
 800184e:	2301      	movs	r3, #1
 8001850:	e000      	b.n	8001854 <is_character_valid+0x40>
 8001852:	2300      	movs	r3, #0
}
 8001854:	4618      	mov	r0, r3
 8001856:	370c      	adds	r7, #12
 8001858:	46bd      	mov	sp, r7
 800185a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185e:	4770      	bx	lr

08001860 <is_string_valid>:

static int is_string_valid(char* str)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b084      	sub	sp, #16
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
	int reading_head = 0;
 8001868:	2300      	movs	r3, #0
 800186a:	60fb      	str	r3, [r7, #12]
	while(str[reading_head] != '\0'){
 800186c:	e018      	b.n	80018a0 <is_string_valid+0x40>
		//		char c = str[reading_head];
		if(!is_character_valid(str[reading_head])){
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	687a      	ldr	r2, [r7, #4]
 8001872:	4413      	add	r3, r2
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	4618      	mov	r0, r3
 8001878:	f7ff ffcc 	bl	8001814 <is_character_valid>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d10b      	bne.n	800189a <is_string_valid+0x3a>
			if(reading_head == 0){
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d101      	bne.n	800188c <is_string_valid+0x2c>
				return 0;
 8001888:	2300      	movs	r3, #0
 800188a:	e010      	b.n	80018ae <is_string_valid+0x4e>
			}
			else{
				str[reading_head] = '\0';
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	687a      	ldr	r2, [r7, #4]
 8001890:	4413      	add	r3, r2
 8001892:	2200      	movs	r2, #0
 8001894:	701a      	strb	r2, [r3, #0]
				return 1;
 8001896:	2301      	movs	r3, #1
 8001898:	e009      	b.n	80018ae <is_string_valid+0x4e>
			}
		}
		reading_head++;
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	3301      	adds	r3, #1
 800189e:	60fb      	str	r3, [r7, #12]
	while(str[reading_head] != '\0'){
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	687a      	ldr	r2, [r7, #4]
 80018a4:	4413      	add	r3, r2
 80018a6:	781b      	ldrb	r3, [r3, #0]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d1e0      	bne.n	800186e <is_string_valid+0xe>
	}
	return 1;
 80018ac:	2301      	movs	r3, #1
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3710      	adds	r7, #16
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
	...

080018b8 <sh_help>:
 * @param argc The number of command arguments.
 * @param argv The array of command arguments.
 * @return 0 on success.
 */
static int sh_help(h_shell_t* h_shell, int argc, char** argv)
{
 80018b8:	b590      	push	{r4, r7, lr}
 80018ba:	b089      	sub	sp, #36	@ 0x24
 80018bc:	af02      	add	r7, sp, #8
 80018be:	60f8      	str	r0, [r7, #12]
 80018c0:	60b9      	str	r1, [r7, #8]
 80018c2:	607a      	str	r2, [r7, #4]
	int i, size;
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Code \t | Description \r\n");
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80018ca:	4a2c      	ldr	r2, [pc, #176]	@ (800197c <sh_help+0xc4>)
 80018cc:	2140      	movs	r1, #64	@ 0x40
 80018ce:	4618      	mov	r0, r3
 80018d0:	f007 f874 	bl	80089bc <sniprintf>
 80018d4:	6138      	str	r0, [r7, #16]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80018dc:	68fa      	ldr	r2, [r7, #12]
 80018de:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80018e2:	6939      	ldr	r1, [r7, #16]
 80018e4:	b289      	uxth	r1, r1
 80018e6:	4610      	mov	r0, r2
 80018e8:	4798      	blx	r3
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "----------------------\r\n");
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80018f0:	4a23      	ldr	r2, [pc, #140]	@ (8001980 <sh_help+0xc8>)
 80018f2:	2140      	movs	r1, #64	@ 0x40
 80018f4:	4618      	mov	r0, r3
 80018f6:	f007 f861 	bl	80089bc <sniprintf>
 80018fa:	6138      	str	r0, [r7, #16]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001902:	68fa      	ldr	r2, [r7, #12]
 8001904:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001908:	6939      	ldr	r1, [r7, #16]
 800190a:	b289      	uxth	r1, r1
 800190c:	4610      	mov	r0, r2
 800190e:	4798      	blx	r3

	for (i = 0; i < h_shell->func_list_size; i++){
 8001910:	2300      	movs	r3, #0
 8001912:	617b      	str	r3, [r7, #20]
 8001914:	e028      	b.n	8001968 <sh_help+0xb0>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "%s \t | %s\r\n", h_shell->func_list[i].string_func_code, h_shell->func_list[i].description);
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 800191c:	68f9      	ldr	r1, [r7, #12]
 800191e:	697a      	ldr	r2, [r7, #20]
 8001920:	4613      	mov	r3, r2
 8001922:	005b      	lsls	r3, r3, #1
 8001924:	4413      	add	r3, r2
 8001926:	009b      	lsls	r3, r3, #2
 8001928:	440b      	add	r3, r1
 800192a:	3304      	adds	r3, #4
 800192c:	681c      	ldr	r4, [r3, #0]
 800192e:	68f9      	ldr	r1, [r7, #12]
 8001930:	697a      	ldr	r2, [r7, #20]
 8001932:	4613      	mov	r3, r2
 8001934:	005b      	lsls	r3, r3, #1
 8001936:	4413      	add	r3, r2
 8001938:	009b      	lsls	r3, r3, #2
 800193a:	440b      	add	r3, r1
 800193c:	330c      	adds	r3, #12
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	9300      	str	r3, [sp, #0]
 8001942:	4623      	mov	r3, r4
 8001944:	4a0f      	ldr	r2, [pc, #60]	@ (8001984 <sh_help+0xcc>)
 8001946:	2140      	movs	r1, #64	@ 0x40
 8001948:	f007 f838 	bl	80089bc <sniprintf>
 800194c:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001954:	68fa      	ldr	r2, [r7, #12]
 8001956:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800195a:	6939      	ldr	r1, [r7, #16]
 800195c:	b289      	uxth	r1, r1
 800195e:	4610      	mov	r0, r2
 8001960:	4798      	blx	r3
	for (i = 0; i < h_shell->func_list_size; i++){
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	3301      	adds	r3, #1
 8001966:	617b      	str	r3, [r7, #20]
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	697a      	ldr	r2, [r7, #20]
 800196e:	429a      	cmp	r2, r3
 8001970:	dbd1      	blt.n	8001916 <sh_help+0x5e>
	}
	return 0;
 8001972:	2300      	movs	r3, #0
}
 8001974:	4618      	mov	r0, r3
 8001976:	371c      	adds	r7, #28
 8001978:	46bd      	mov	sp, r7
 800197a:	bd90      	pop	{r4, r7, pc}
 800197c:	080093ac 	.word	0x080093ac
 8001980:	080093c4 	.word	0x080093c4
 8001984:	080093e0 	.word	0x080093e0

08001988 <sh_test_list>:

static int sh_test_list(h_shell_t* h_shell, int argc, char** argv)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b088      	sub	sp, #32
 800198c:	af02      	add	r7, sp, #8
 800198e:	60f8      	str	r0, [r7, #12]
 8001990:	60b9      	str	r1, [r7, #8]
 8001992:	607a      	str	r2, [r7, #4]
	int size;
	for(int arg=0; arg<argc; arg++){
 8001994:	2300      	movs	r3, #0
 8001996:	617b      	str	r3, [r7, #20]
 8001998:	e01b      	b.n	80019d2 <sh_test_list+0x4a>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Arg %d \t %s\r\n", arg, argv[arg]);
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 80019a0:	697b      	ldr	r3, [r7, #20]
 80019a2:	009b      	lsls	r3, r3, #2
 80019a4:	687a      	ldr	r2, [r7, #4]
 80019a6:	4413      	add	r3, r2
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	9300      	str	r3, [sp, #0]
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	4a0d      	ldr	r2, [pc, #52]	@ (80019e4 <sh_test_list+0x5c>)
 80019b0:	2140      	movs	r1, #64	@ 0x40
 80019b2:	f007 f803 	bl	80089bc <sniprintf>
 80019b6:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80019be:	68fa      	ldr	r2, [r7, #12]
 80019c0:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80019c4:	6939      	ldr	r1, [r7, #16]
 80019c6:	b289      	uxth	r1, r1
 80019c8:	4610      	mov	r0, r2
 80019ca:	4798      	blx	r3
	for(int arg=0; arg<argc; arg++){
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	3301      	adds	r3, #1
 80019d0:	617b      	str	r3, [r7, #20]
 80019d2:	697a      	ldr	r2, [r7, #20]
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	429a      	cmp	r2, r3
 80019d8:	dbdf      	blt.n	800199a <sh_test_list+0x12>
	}
	return 0;
 80019da:	2300      	movs	r3, #0
}
 80019dc:	4618      	mov	r0, r3
 80019de:	3718      	adds	r7, #24
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	080093ec 	.word	0x080093ec

080019e8 <sh_start>:


static int sh_start(h_shell_t* h_shell, int argc, char ** argv) {
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b084      	sub	sp, #16
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	60f8      	str	r0, [r7, #12]
 80019f0:	60b9      	str	r1, [r7, #8]
 80019f2:	607a      	str	r2, [r7, #4]
	motor_start();
 80019f4:	f7ff fdf8 	bl	80015e8 <motor_start>
	return 0;
 80019f8:	2300      	movs	r3, #0
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3710      	adds	r7, #16
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}

08001a02 <sh_stop>:

static int sh_stop(h_shell_t* h_shell, int argc, char ** argv) {
 8001a02:	b580      	push	{r7, lr}
 8001a04:	b084      	sub	sp, #16
 8001a06:	af00      	add	r7, sp, #0
 8001a08:	60f8      	str	r0, [r7, #12]
 8001a0a:	60b9      	str	r1, [r7, #8]
 8001a0c:	607a      	str	r2, [r7, #4]
	motor_stop();
 8001a0e:	f7ff fe05 	bl	800161c <motor_stop>
	return 0;
 8001a12:	2300      	movs	r3, #0
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	3710      	adds	r7, #16
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}

08001a1c <sh_speed>:

static int sh_speed(h_shell_t* h_shell, int argc, char ** argv) {
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b086      	sub	sp, #24
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	60f8      	str	r0, [r7, #12]
 8001a24:	60b9      	str	r1, [r7, #8]
 8001a26:	607a      	str	r2, [r7, #4]
	if (argc < 1) {
 8001a28:	68bb      	ldr	r3, [r7, #8]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	dc02      	bgt.n	8001a34 <sh_speed+0x18>
		return -1;
 8001a2e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a32:	e00a      	b.n	8001a4a <sh_speed+0x2e>
	}
	int speed = atoi(argv[1]);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	3304      	adds	r3, #4
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f006 ff36 	bl	80088ac <atoi>
 8001a40:	6178      	str	r0, [r7, #20]
	set_speed(speed);
 8001a42:	6978      	ldr	r0, [r7, #20]
 8001a44:	f7ff fe00 	bl	8001648 <set_speed>
	return 0;
 8001a48:	2300      	movs	r3, #0
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	3718      	adds	r7, #24
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
	...

08001a54 <shell_init>:
 * This function initializes the shell instance by setting up the internal data structures and registering the help command.
 *
 * @param h_shell The pointer to the shell instance.
 */
void shell_init(h_shell_t* h_shell)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b084      	sub	sp, #16
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
	int size = 0;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	60fb      	str	r3, [r7, #12]

	h_shell->func_list_size = 0;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2200      	movs	r2, #0
 8001a64:	601a      	str	r2, [r3, #0]

	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "\r\n=> Monsieur Shell v0.2.2 without FreeRTOS <=\r\n");
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001a6c:	4a1b      	ldr	r2, [pc, #108]	@ (8001adc <shell_init+0x88>)
 8001a6e:	2140      	movs	r1, #64	@ 0x40
 8001a70:	4618      	mov	r0, r3
 8001a72:	f006 ffa3 	bl	80089bc <sniprintf>
 8001a76:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001a7e:	687a      	ldr	r2, [r7, #4]
 8001a80:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001a84:	68f9      	ldr	r1, [r7, #12]
 8001a86:	b289      	uxth	r1, r1
 8001a88:	4610      	mov	r0, r2
 8001a8a:	4798      	blx	r3
	h_shell->drv.transmit(PROMPT, sizeof(PROMPT));
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001a92:	210d      	movs	r1, #13
 8001a94:	4812      	ldr	r0, [pc, #72]	@ (8001ae0 <shell_init+0x8c>)
 8001a96:	4798      	blx	r3

	shell_add(h_shell, "help", sh_help, "Help");
 8001a98:	4b12      	ldr	r3, [pc, #72]	@ (8001ae4 <shell_init+0x90>)
 8001a9a:	4a13      	ldr	r2, [pc, #76]	@ (8001ae8 <shell_init+0x94>)
 8001a9c:	4913      	ldr	r1, [pc, #76]	@ (8001aec <shell_init+0x98>)
 8001a9e:	6878      	ldr	r0, [r7, #4]
 8001aa0:	f000 f83e 	bl	8001b20 <shell_add>
	shell_add(h_shell, "test", sh_test_list, "Test list");
 8001aa4:	4b12      	ldr	r3, [pc, #72]	@ (8001af0 <shell_init+0x9c>)
 8001aa6:	4a13      	ldr	r2, [pc, #76]	@ (8001af4 <shell_init+0xa0>)
 8001aa8:	4913      	ldr	r1, [pc, #76]	@ (8001af8 <shell_init+0xa4>)
 8001aaa:	6878      	ldr	r0, [r7, #4]
 8001aac:	f000 f838 	bl	8001b20 <shell_add>
	shell_add(h_shell, "start", sh_start, "Vitesse nulle et activer la gnration des PWM");
 8001ab0:	4b12      	ldr	r3, [pc, #72]	@ (8001afc <shell_init+0xa8>)
 8001ab2:	4a13      	ldr	r2, [pc, #76]	@ (8001b00 <shell_init+0xac>)
 8001ab4:	4913      	ldr	r1, [pc, #76]	@ (8001b04 <shell_init+0xb0>)
 8001ab6:	6878      	ldr	r0, [r7, #4]
 8001ab8:	f000 f832 	bl	8001b20 <shell_add>
	shell_add(h_shell, "stop", sh_stop, "Dsactiver la gnration des PWM");
 8001abc:	4b12      	ldr	r3, [pc, #72]	@ (8001b08 <shell_init+0xb4>)
 8001abe:	4a13      	ldr	r2, [pc, #76]	@ (8001b0c <shell_init+0xb8>)
 8001ac0:	4913      	ldr	r1, [pc, #76]	@ (8001b10 <shell_init+0xbc>)
 8001ac2:	6878      	ldr	r0, [r7, #4]
 8001ac4:	f000 f82c 	bl	8001b20 <shell_add>
	shell_add(h_shell, "speed", sh_speed, "Dfinit une vitesse au moteur");
 8001ac8:	4b12      	ldr	r3, [pc, #72]	@ (8001b14 <shell_init+0xc0>)
 8001aca:	4a13      	ldr	r2, [pc, #76]	@ (8001b18 <shell_init+0xc4>)
 8001acc:	4913      	ldr	r1, [pc, #76]	@ (8001b1c <shell_init+0xc8>)
 8001ace:	6878      	ldr	r0, [r7, #4]
 8001ad0:	f000 f826 	bl	8001b20 <shell_add>
}
 8001ad4:	bf00      	nop
 8001ad6:	3710      	adds	r7, #16
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	080093fc 	.word	0x080093fc
 8001ae0:	08009430 	.word	0x08009430
 8001ae4:	08009440 	.word	0x08009440
 8001ae8:	080018b9 	.word	0x080018b9
 8001aec:	08009448 	.word	0x08009448
 8001af0:	08009450 	.word	0x08009450
 8001af4:	08001989 	.word	0x08001989
 8001af8:	0800945c 	.word	0x0800945c
 8001afc:	08009464 	.word	0x08009464
 8001b00:	080019e9 	.word	0x080019e9
 8001b04:	08009498 	.word	0x08009498
 8001b08:	080094a0 	.word	0x080094a0
 8001b0c:	08001a03 	.word	0x08001a03
 8001b10:	080094c4 	.word	0x080094c4
 8001b14:	080094cc 	.word	0x080094cc
 8001b18:	08001a1d 	.word	0x08001a1d
 8001b1c:	080094ec 	.word	0x080094ec

08001b20 <shell_add>:
 * @param pfunc Pointer to the function implementing the command.
 * @param description The description of the command.
 * @return 0 on success, or a negative error code on failure.
 */
int shell_add(h_shell_t* h_shell, char* string_func_code, shell_func_pointer_t pfunc, char* description)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b084      	sub	sp, #16
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	60f8      	str	r0, [r7, #12]
 8001b28:	60b9      	str	r1, [r7, #8]
 8001b2a:	607a      	str	r2, [r7, #4]
 8001b2c:	603b      	str	r3, [r7, #0]
	if(is_string_valid(string_func_code))
 8001b2e:	68b8      	ldr	r0, [r7, #8]
 8001b30:	f7ff fe96 	bl	8001860 <is_string_valid>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d02b      	beq.n	8001b92 <shell_add+0x72>
	{
		if (h_shell->func_list_size < SHELL_FUNC_LIST_MAX_SIZE)
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001b40:	dc27      	bgt.n	8001b92 <shell_add+0x72>
		{
			h_shell->func_list[h_shell->func_list_size].string_func_code = string_func_code;
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	681a      	ldr	r2, [r3, #0]
 8001b46:	68f9      	ldr	r1, [r7, #12]
 8001b48:	4613      	mov	r3, r2
 8001b4a:	005b      	lsls	r3, r3, #1
 8001b4c:	4413      	add	r3, r2
 8001b4e:	009b      	lsls	r3, r3, #2
 8001b50:	440b      	add	r3, r1
 8001b52:	3304      	adds	r3, #4
 8001b54:	68ba      	ldr	r2, [r7, #8]
 8001b56:	601a      	str	r2, [r3, #0]
			h_shell->func_list[h_shell->func_list_size].func = pfunc;
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	68f9      	ldr	r1, [r7, #12]
 8001b5e:	4613      	mov	r3, r2
 8001b60:	005b      	lsls	r3, r3, #1
 8001b62:	4413      	add	r3, r2
 8001b64:	009b      	lsls	r3, r3, #2
 8001b66:	440b      	add	r3, r1
 8001b68:	3308      	adds	r3, #8
 8001b6a:	687a      	ldr	r2, [r7, #4]
 8001b6c:	601a      	str	r2, [r3, #0]
			h_shell->func_list[h_shell->func_list_size].description = description;
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	681a      	ldr	r2, [r3, #0]
 8001b72:	68f9      	ldr	r1, [r7, #12]
 8001b74:	4613      	mov	r3, r2
 8001b76:	005b      	lsls	r3, r3, #1
 8001b78:	4413      	add	r3, r2
 8001b7a:	009b      	lsls	r3, r3, #2
 8001b7c:	440b      	add	r3, r1
 8001b7e:	330c      	adds	r3, #12
 8001b80:	683a      	ldr	r2, [r7, #0]
 8001b82:	601a      	str	r2, [r3, #0]
			h_shell->func_list_size++;
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	1c5a      	adds	r2, r3, #1
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	601a      	str	r2, [r3, #0]
			return 0;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	e001      	b.n	8001b96 <shell_add+0x76>
		}
	}
	return -1;
 8001b92:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3710      	adds	r7, #16
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
	...

08001ba0 <shell_exec>:
 * @param h_shell The pointer to the shell instance.
 * @param buf The input buffer containing the command.
 * @return 0 on success, or a negative error code on failure.
 */
static int shell_exec(h_shell_t* h_shell, char* buf)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b08e      	sub	sp, #56	@ 0x38
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
 8001ba8:	6039      	str	r1, [r7, #0]
	int i, argc;
	char* argv[SHELL_ARGC_MAX];
	char* p;

	// Create argc, argv**
	argc = 1;
 8001baa:	2301      	movs	r3, #1
 8001bac:	633b      	str	r3, [r7, #48]	@ 0x30
	argv[0] = buf;
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	60bb      	str	r3, [r7, #8]
	for (p = buf; *p != '\0' && argc < SHELL_ARGC_MAX; p++)
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001bb6:	e013      	b.n	8001be0 <shell_exec+0x40>
	{
		if (*p == ' ')
 8001bb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	2b20      	cmp	r3, #32
 8001bbe:	d10c      	bne.n	8001bda <shell_exec+0x3a>
		{
			*p = '\0';
 8001bc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	701a      	strb	r2, [r3, #0]
			argv[argc++] = p + 1;
 8001bc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001bc8:	1c5a      	adds	r2, r3, #1
 8001bca:	633a      	str	r2, [r7, #48]	@ 0x30
 8001bcc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001bce:	3201      	adds	r2, #1
 8001bd0:	009b      	lsls	r3, r3, #2
 8001bd2:	3338      	adds	r3, #56	@ 0x38
 8001bd4:	443b      	add	r3, r7
 8001bd6:	f843 2c30 	str.w	r2, [r3, #-48]
	for (p = buf; *p != '\0' && argc < SHELL_ARGC_MAX; p++)
 8001bda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bdc:	3301      	adds	r3, #1
 8001bde:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001be0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001be2:	781b      	ldrb	r3, [r3, #0]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d002      	beq.n	8001bee <shell_exec+0x4e>
 8001be8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001bea:	2b07      	cmp	r3, #7
 8001bec:	dde4      	ble.n	8001bb8 <shell_exec+0x18>
		}
	}

	for (i = 0; i < h_shell->func_list_size; i++)
 8001bee:	2300      	movs	r3, #0
 8001bf0:	637b      	str	r3, [r7, #52]	@ 0x34
 8001bf2:	e023      	b.n	8001c3c <shell_exec+0x9c>
	{
		if(strcmp(h_shell->func_list[i].string_func_code, argv[0])==0)
 8001bf4:	6879      	ldr	r1, [r7, #4]
 8001bf6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001bf8:	4613      	mov	r3, r2
 8001bfa:	005b      	lsls	r3, r3, #1
 8001bfc:	4413      	add	r3, r2
 8001bfe:	009b      	lsls	r3, r3, #2
 8001c00:	440b      	add	r3, r1
 8001c02:	3304      	adds	r3, #4
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	68ba      	ldr	r2, [r7, #8]
 8001c08:	4611      	mov	r1, r2
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f7fe fb08 	bl	8000220 <strcmp>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d10f      	bne.n	8001c36 <shell_exec+0x96>
		{

			return h_shell->func_list[i].func(h_shell, argc, argv);
 8001c16:	6879      	ldr	r1, [r7, #4]
 8001c18:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001c1a:	4613      	mov	r3, r2
 8001c1c:	005b      	lsls	r3, r3, #1
 8001c1e:	4413      	add	r3, r2
 8001c20:	009b      	lsls	r3, r3, #2
 8001c22:	440b      	add	r3, r1
 8001c24:	3308      	adds	r3, #8
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f107 0208 	add.w	r2, r7, #8
 8001c2c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001c2e:	6878      	ldr	r0, [r7, #4]
 8001c30:	4798      	blx	r3
 8001c32:	4603      	mov	r3, r0
 8001c34:	e01c      	b.n	8001c70 <shell_exec+0xd0>
	for (i = 0; i < h_shell->func_list_size; i++)
 8001c36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c38:	3301      	adds	r3, #1
 8001c3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001c42:	429a      	cmp	r2, r3
 8001c44:	dbd6      	blt.n	8001bf4 <shell_exec+0x54>
		}
	}

	int size;
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "%s : no such command\r\n", argv[0]);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001c4c:	68bb      	ldr	r3, [r7, #8]
 8001c4e:	4a0a      	ldr	r2, [pc, #40]	@ (8001c78 <shell_exec+0xd8>)
 8001c50:	2140      	movs	r1, #64	@ 0x40
 8001c52:	f006 feb3 	bl	80089bc <sniprintf>
 8001c56:	62b8      	str	r0, [r7, #40]	@ 0x28
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001c5e:	687a      	ldr	r2, [r7, #4]
 8001c60:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001c64:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001c66:	b289      	uxth	r1, r1
 8001c68:	4610      	mov	r0, r2
 8001c6a:	4798      	blx	r3
	return -1;
 8001c6c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	3738      	adds	r7, #56	@ 0x38
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	080094f4 	.word	0x080094f4

08001c7c <shell_run>:
 *
 * @param h_shell The pointer to the shell instance.
 * @return Never returns, it's an infinite loop.
 */
int shell_run(h_shell_t* h_shell)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b084      	sub	sp, #16
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
	static int cmd_buffer_index;
	char c;
	int size;

	h_shell->drv.receive(&c, 1);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8001c8a:	f107 020b 	add.w	r2, r7, #11
 8001c8e:	2101      	movs	r1, #1
 8001c90:	4610      	mov	r0, r2
 8001c92:	4798      	blx	r3

	switch(c)
 8001c94:	7afb      	ldrb	r3, [r7, #11]
 8001c96:	2b08      	cmp	r3, #8
 8001c98:	d02f      	beq.n	8001cfa <shell_run+0x7e>
 8001c9a:	2b0d      	cmp	r3, #13
 8001c9c:	d144      	bne.n	8001d28 <shell_run+0xac>
	{
	case '\r': // Process RETURN key
		//case '\n':
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "\r\n");
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001ca4:	4a33      	ldr	r2, [pc, #204]	@ (8001d74 <shell_run+0xf8>)
 8001ca6:	2140      	movs	r1, #64	@ 0x40
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f006 fe87 	bl	80089bc <sniprintf>
 8001cae:	60f8      	str	r0, [r7, #12]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001cb6:	687a      	ldr	r2, [r7, #4]
 8001cb8:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001cbc:	68f9      	ldr	r1, [r7, #12]
 8001cbe:	b289      	uxth	r1, r1
 8001cc0:	4610      	mov	r0, r2
 8001cc2:	4798      	blx	r3
		h_shell->cmd_buffer[cmd_buffer_index++] = 0; // Add '\0' char at the end of the string
 8001cc4:	4b2c      	ldr	r3, [pc, #176]	@ (8001d78 <shell_run+0xfc>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	1c5a      	adds	r2, r3, #1
 8001cca:	492b      	ldr	r1, [pc, #172]	@ (8001d78 <shell_run+0xfc>)
 8001ccc:	600a      	str	r2, [r1, #0]
 8001cce:	687a      	ldr	r2, [r7, #4]
 8001cd0:	4413      	add	r3, r2
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
		//		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
		//		h_shell->drv.transmit(h_shell->print_buffer, size);
		cmd_buffer_index = 0; // Reset buffer
 8001cd8:	4b27      	ldr	r3, [pc, #156]	@ (8001d78 <shell_run+0xfc>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	601a      	str	r2, [r3, #0]
		shell_exec(h_shell, h_shell->cmd_buffer);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	f503 7351 	add.w	r3, r3, #836	@ 0x344
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	6878      	ldr	r0, [r7, #4]
 8001ce8:	f7ff ff5a 	bl	8001ba0 <shell_exec>
		h_shell->drv.transmit(PROMPT, sizeof(PROMPT));
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001cf2:	210d      	movs	r1, #13
 8001cf4:	4821      	ldr	r0, [pc, #132]	@ (8001d7c <shell_run+0x100>)
 8001cf6:	4798      	blx	r3
		break;
 8001cf8:	e036      	b.n	8001d68 <shell_run+0xec>

	case '\b': // Backspace
		if (cmd_buffer_index > 0) // Is there a character to delete?
 8001cfa:	4b1f      	ldr	r3, [pc, #124]	@ (8001d78 <shell_run+0xfc>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	dd31      	ble.n	8001d66 <shell_run+0xea>
		{
			h_shell->cmd_buffer[cmd_buffer_index] = '\0'; // Removes character from the buffer, '\0' character is required for shell_exec to work
 8001d02:	4b1d      	ldr	r3, [pc, #116]	@ (8001d78 <shell_run+0xfc>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	687a      	ldr	r2, [r7, #4]
 8001d08:	4413      	add	r3, r2
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
			cmd_buffer_index--;
 8001d10:	4b19      	ldr	r3, [pc, #100]	@ (8001d78 <shell_run+0xfc>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	3b01      	subs	r3, #1
 8001d16:	4a18      	ldr	r2, [pc, #96]	@ (8001d78 <shell_run+0xfc>)
 8001d18:	6013      	str	r3, [r2, #0]
			h_shell->drv.transmit("\b \b", 3); // "Deletes" the character on the terminal
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001d20:	2103      	movs	r1, #3
 8001d22:	4817      	ldr	r0, [pc, #92]	@ (8001d80 <shell_run+0x104>)
 8001d24:	4798      	blx	r3
		}
		break;
 8001d26:	e01e      	b.n	8001d66 <shell_run+0xea>

	default: // Other characters
		// Only store characters if the buffer has space
		if (cmd_buffer_index < SHELL_CMD_BUFFER_SIZE)
 8001d28:	4b13      	ldr	r3, [pc, #76]	@ (8001d78 <shell_run+0xfc>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	2b3f      	cmp	r3, #63	@ 0x3f
 8001d2e:	dc1b      	bgt.n	8001d68 <shell_run+0xec>
		{
			if (is_character_valid(c))
 8001d30:	7afb      	ldrb	r3, [r7, #11]
 8001d32:	4618      	mov	r0, r3
 8001d34:	f7ff fd6e 	bl	8001814 <is_character_valid>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d014      	beq.n	8001d68 <shell_run+0xec>
			{
				h_shell->drv.transmit(&c, 1); // echo
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001d44:	f107 020b 	add.w	r2, r7, #11
 8001d48:	2101      	movs	r1, #1
 8001d4a:	4610      	mov	r0, r2
 8001d4c:	4798      	blx	r3
				h_shell->cmd_buffer[cmd_buffer_index++] = c; // Store
 8001d4e:	4b0a      	ldr	r3, [pc, #40]	@ (8001d78 <shell_run+0xfc>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	1c5a      	adds	r2, r3, #1
 8001d54:	4908      	ldr	r1, [pc, #32]	@ (8001d78 <shell_run+0xfc>)
 8001d56:	600a      	str	r2, [r1, #0]
 8001d58:	7af9      	ldrb	r1, [r7, #11]
 8001d5a:	687a      	ldr	r2, [r7, #4]
 8001d5c:	4413      	add	r3, r2
 8001d5e:	460a      	mov	r2, r1
 8001d60:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
 8001d64:	e000      	b.n	8001d68 <shell_run+0xec>
		break;
 8001d66:	bf00      	nop
			}
		}
	}
	return 0;
 8001d68:	2300      	movs	r3, #0
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	3710      	adds	r7, #16
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	0800950c 	.word	0x0800950c
 8001d78:	200006f4 	.word	0x200006f4
 8001d7c:	08009430 	.word	0x08009430
 8001d80:	08009510 	.word	0x08009510

08001d84 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001d84:	480d      	ldr	r0, [pc, #52]	@ (8001dbc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001d86:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d88:	f7ff f8a6 	bl	8000ed8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d8c:	480c      	ldr	r0, [pc, #48]	@ (8001dc0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001d8e:	490d      	ldr	r1, [pc, #52]	@ (8001dc4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d90:	4a0d      	ldr	r2, [pc, #52]	@ (8001dc8 <LoopForever+0xe>)
  movs r3, #0
 8001d92:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001d94:	e002      	b.n	8001d9c <LoopCopyDataInit>

08001d96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d9a:	3304      	adds	r3, #4

08001d9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001da0:	d3f9      	bcc.n	8001d96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001da2:	4a0a      	ldr	r2, [pc, #40]	@ (8001dcc <LoopForever+0x12>)
  ldr r4, =_ebss
 8001da4:	4c0a      	ldr	r4, [pc, #40]	@ (8001dd0 <LoopForever+0x16>)
  movs r3, #0
 8001da6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001da8:	e001      	b.n	8001dae <LoopFillZerobss>

08001daa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001daa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001dac:	3204      	adds	r2, #4

08001dae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001db0:	d3fb      	bcc.n	8001daa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001db2:	f006 fe47 	bl	8008a44 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001db6:	f7fe ff03 	bl	8000bc0 <main>

08001dba <LoopForever>:

LoopForever:
    b LoopForever
 8001dba:	e7fe      	b.n	8001dba <LoopForever>
  ldr   r0, =_estack
 8001dbc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001dc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001dc4:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001dc8:	08009698 	.word	0x08009698
  ldr r2, =_sbss
 8001dcc:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001dd0:	20000844 	.word	0x20000844

08001dd4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001dd4:	e7fe      	b.n	8001dd4 <ADC1_2_IRQHandler>

08001dd6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dd6:	b580      	push	{r7, lr}
 8001dd8:	b082      	sub	sp, #8
 8001dda:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001de0:	2003      	movs	r0, #3
 8001de2:	f001 f9dc 	bl	800319e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001de6:	200f      	movs	r0, #15
 8001de8:	f7fe ff88 	bl	8000cfc <HAL_InitTick>
 8001dec:	4603      	mov	r3, r0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d002      	beq.n	8001df8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001df2:	2301      	movs	r3, #1
 8001df4:	71fb      	strb	r3, [r7, #7]
 8001df6:	e001      	b.n	8001dfc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001df8:	f7fe ff5c 	bl	8000cb4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001dfc:	79fb      	ldrb	r3, [r7, #7]

}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	3708      	adds	r7, #8
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
	...

08001e08 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e0c:	4b05      	ldr	r3, [pc, #20]	@ (8001e24 <HAL_IncTick+0x1c>)
 8001e0e:	681a      	ldr	r2, [r3, #0]
 8001e10:	4b05      	ldr	r3, [pc, #20]	@ (8001e28 <HAL_IncTick+0x20>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4413      	add	r3, r2
 8001e16:	4a03      	ldr	r2, [pc, #12]	@ (8001e24 <HAL_IncTick+0x1c>)
 8001e18:	6013      	str	r3, [r2, #0]
}
 8001e1a:	bf00      	nop
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e22:	4770      	bx	lr
 8001e24:	200006f8 	.word	0x200006f8
 8001e28:	20000008 	.word	0x20000008

08001e2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  return uwTick;
 8001e30:	4b03      	ldr	r3, [pc, #12]	@ (8001e40 <HAL_GetTick+0x14>)
 8001e32:	681b      	ldr	r3, [r3, #0]
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr
 8001e3e:	bf00      	nop
 8001e40:	200006f8 	.word	0x200006f8

08001e44 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	431a      	orrs	r2, r3
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	609a      	str	r2, [r3, #8]
}
 8001e5e:	bf00      	nop
 8001e60:	370c      	adds	r7, #12
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr

08001e6a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001e6a:	b480      	push	{r7}
 8001e6c:	b083      	sub	sp, #12
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	6078      	str	r0, [r7, #4]
 8001e72:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	689b      	ldr	r3, [r3, #8]
 8001e78:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	431a      	orrs	r2, r3
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	609a      	str	r2, [r3, #8]
}
 8001e84:	bf00      	nop
 8001e86:	370c      	adds	r7, #12
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr

08001e90 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b083      	sub	sp, #12
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	689b      	ldr	r3, [r3, #8]
 8001e9c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	370c      	adds	r7, #12
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eaa:	4770      	bx	lr

08001eac <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b087      	sub	sp, #28
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	60f8      	str	r0, [r7, #12]
 8001eb4:	60b9      	str	r1, [r7, #8]
 8001eb6:	607a      	str	r2, [r7, #4]
 8001eb8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	3360      	adds	r3, #96	@ 0x60
 8001ebe:	461a      	mov	r2, r3
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	009b      	lsls	r3, r3, #2
 8001ec4:	4413      	add	r3, r2
 8001ec6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	4b08      	ldr	r3, [pc, #32]	@ (8001ef0 <LL_ADC_SetOffset+0x44>)
 8001ece:	4013      	ands	r3, r2
 8001ed0:	687a      	ldr	r2, [r7, #4]
 8001ed2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001ed6:	683a      	ldr	r2, [r7, #0]
 8001ed8:	430a      	orrs	r2, r1
 8001eda:	4313      	orrs	r3, r2
 8001edc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001ee4:	bf00      	nop
 8001ee6:	371c      	adds	r7, #28
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eee:	4770      	bx	lr
 8001ef0:	03fff000 	.word	0x03fff000

08001ef4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b085      	sub	sp, #20
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
 8001efc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	3360      	adds	r3, #96	@ 0x60
 8001f02:	461a      	mov	r2, r3
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	009b      	lsls	r3, r3, #2
 8001f08:	4413      	add	r3, r2
 8001f0a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	3714      	adds	r7, #20
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr

08001f20 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b087      	sub	sp, #28
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	60f8      	str	r0, [r7, #12]
 8001f28:	60b9      	str	r1, [r7, #8]
 8001f2a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	3360      	adds	r3, #96	@ 0x60
 8001f30:	461a      	mov	r2, r3
 8001f32:	68bb      	ldr	r3, [r7, #8]
 8001f34:	009b      	lsls	r3, r3, #2
 8001f36:	4413      	add	r3, r2
 8001f38:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	431a      	orrs	r2, r3
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001f4a:	bf00      	nop
 8001f4c:	371c      	adds	r7, #28
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f54:	4770      	bx	lr

08001f56 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001f56:	b480      	push	{r7}
 8001f58:	b087      	sub	sp, #28
 8001f5a:	af00      	add	r7, sp, #0
 8001f5c:	60f8      	str	r0, [r7, #12]
 8001f5e:	60b9      	str	r1, [r7, #8]
 8001f60:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	3360      	adds	r3, #96	@ 0x60
 8001f66:	461a      	mov	r2, r3
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	009b      	lsls	r3, r3, #2
 8001f6c:	4413      	add	r3, r2
 8001f6e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	431a      	orrs	r2, r3
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001f80:	bf00      	nop
 8001f82:	371c      	adds	r7, #28
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr

08001f8c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b087      	sub	sp, #28
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	60f8      	str	r0, [r7, #12]
 8001f94:	60b9      	str	r1, [r7, #8]
 8001f96:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	3360      	adds	r3, #96	@ 0x60
 8001f9c:	461a      	mov	r2, r3
 8001f9e:	68bb      	ldr	r3, [r7, #8]
 8001fa0:	009b      	lsls	r3, r3, #2
 8001fa2:	4413      	add	r3, r2
 8001fa4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	431a      	orrs	r2, r3
 8001fb2:	697b      	ldr	r3, [r7, #20]
 8001fb4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001fb6:	bf00      	nop
 8001fb8:	371c      	adds	r7, #28
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr

08001fc2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001fc2:	b480      	push	{r7}
 8001fc4:	b083      	sub	sp, #12
 8001fc6:	af00      	add	r7, sp, #0
 8001fc8:	6078      	str	r0, [r7, #4]
 8001fca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	695b      	ldr	r3, [r3, #20]
 8001fd0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	431a      	orrs	r2, r3
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	615a      	str	r2, [r3, #20]
}
 8001fdc:	bf00      	nop
 8001fde:	370c      	adds	r7, #12
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe6:	4770      	bx	lr

08001fe8 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b087      	sub	sp, #28
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	60f8      	str	r0, [r7, #12]
 8001ff0:	60b9      	str	r1, [r7, #8]
 8001ff2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	3330      	adds	r3, #48	@ 0x30
 8001ff8:	461a      	mov	r2, r3
 8001ffa:	68bb      	ldr	r3, [r7, #8]
 8001ffc:	0a1b      	lsrs	r3, r3, #8
 8001ffe:	009b      	lsls	r3, r3, #2
 8002000:	f003 030c 	and.w	r3, r3, #12
 8002004:	4413      	add	r3, r2
 8002006:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	68bb      	ldr	r3, [r7, #8]
 800200e:	f003 031f 	and.w	r3, r3, #31
 8002012:	211f      	movs	r1, #31
 8002014:	fa01 f303 	lsl.w	r3, r1, r3
 8002018:	43db      	mvns	r3, r3
 800201a:	401a      	ands	r2, r3
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	0e9b      	lsrs	r3, r3, #26
 8002020:	f003 011f 	and.w	r1, r3, #31
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	f003 031f 	and.w	r3, r3, #31
 800202a:	fa01 f303 	lsl.w	r3, r1, r3
 800202e:	431a      	orrs	r2, r3
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002034:	bf00      	nop
 8002036:	371c      	adds	r7, #28
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr

08002040 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002040:	b480      	push	{r7}
 8002042:	b087      	sub	sp, #28
 8002044:	af00      	add	r7, sp, #0
 8002046:	60f8      	str	r0, [r7, #12]
 8002048:	60b9      	str	r1, [r7, #8]
 800204a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	3314      	adds	r3, #20
 8002050:	461a      	mov	r2, r3
 8002052:	68bb      	ldr	r3, [r7, #8]
 8002054:	0e5b      	lsrs	r3, r3, #25
 8002056:	009b      	lsls	r3, r3, #2
 8002058:	f003 0304 	and.w	r3, r3, #4
 800205c:	4413      	add	r3, r2
 800205e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002060:	697b      	ldr	r3, [r7, #20]
 8002062:	681a      	ldr	r2, [r3, #0]
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	0d1b      	lsrs	r3, r3, #20
 8002068:	f003 031f 	and.w	r3, r3, #31
 800206c:	2107      	movs	r1, #7
 800206e:	fa01 f303 	lsl.w	r3, r1, r3
 8002072:	43db      	mvns	r3, r3
 8002074:	401a      	ands	r2, r3
 8002076:	68bb      	ldr	r3, [r7, #8]
 8002078:	0d1b      	lsrs	r3, r3, #20
 800207a:	f003 031f 	and.w	r3, r3, #31
 800207e:	6879      	ldr	r1, [r7, #4]
 8002080:	fa01 f303 	lsl.w	r3, r1, r3
 8002084:	431a      	orrs	r2, r3
 8002086:	697b      	ldr	r3, [r7, #20]
 8002088:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800208a:	bf00      	nop
 800208c:	371c      	adds	r7, #28
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr
	...

08002098 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002098:	b480      	push	{r7}
 800209a:	b085      	sub	sp, #20
 800209c:	af00      	add	r7, sp, #0
 800209e:	60f8      	str	r0, [r7, #12]
 80020a0:	60b9      	str	r1, [r7, #8]
 80020a2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80020aa:	68bb      	ldr	r3, [r7, #8]
 80020ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020b0:	43db      	mvns	r3, r3
 80020b2:	401a      	ands	r2, r3
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	f003 0318 	and.w	r3, r3, #24
 80020ba:	4908      	ldr	r1, [pc, #32]	@ (80020dc <LL_ADC_SetChannelSingleDiff+0x44>)
 80020bc:	40d9      	lsrs	r1, r3
 80020be:	68bb      	ldr	r3, [r7, #8]
 80020c0:	400b      	ands	r3, r1
 80020c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020c6:	431a      	orrs	r2, r3
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80020ce:	bf00      	nop
 80020d0:	3714      	adds	r7, #20
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr
 80020da:	bf00      	nop
 80020dc:	0007ffff 	.word	0x0007ffff

080020e0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	689b      	ldr	r3, [r3, #8]
 80020ec:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80020f0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80020f4:	687a      	ldr	r2, [r7, #4]
 80020f6:	6093      	str	r3, [r2, #8]
}
 80020f8:	bf00      	nop
 80020fa:	370c      	adds	r7, #12
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr

08002104 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002114:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002118:	d101      	bne.n	800211e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800211a:	2301      	movs	r3, #1
 800211c:	e000      	b.n	8002120 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800211e:	2300      	movs	r3, #0
}
 8002120:	4618      	mov	r0, r3
 8002122:	370c      	adds	r7, #12
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr

0800212c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800212c:	b480      	push	{r7}
 800212e:	b083      	sub	sp, #12
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	689b      	ldr	r3, [r3, #8]
 8002138:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800213c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002140:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002148:	bf00      	nop
 800214a:	370c      	adds	r7, #12
 800214c:	46bd      	mov	sp, r7
 800214e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002152:	4770      	bx	lr

08002154 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	689b      	ldr	r3, [r3, #8]
 8002160:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002164:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002168:	d101      	bne.n	800216e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800216a:	2301      	movs	r3, #1
 800216c:	e000      	b.n	8002170 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800216e:	2300      	movs	r3, #0
}
 8002170:	4618      	mov	r0, r3
 8002172:	370c      	adds	r7, #12
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr

0800217c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800217c:	b480      	push	{r7}
 800217e:	b083      	sub	sp, #12
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	f003 0301 	and.w	r3, r3, #1
 800218c:	2b01      	cmp	r3, #1
 800218e:	d101      	bne.n	8002194 <LL_ADC_IsEnabled+0x18>
 8002190:	2301      	movs	r3, #1
 8002192:	e000      	b.n	8002196 <LL_ADC_IsEnabled+0x1a>
 8002194:	2300      	movs	r3, #0
}
 8002196:	4618      	mov	r0, r3
 8002198:	370c      	adds	r7, #12
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr

080021a2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80021a2:	b480      	push	{r7}
 80021a4:	b083      	sub	sp, #12
 80021a6:	af00      	add	r7, sp, #0
 80021a8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	f003 0304 	and.w	r3, r3, #4
 80021b2:	2b04      	cmp	r3, #4
 80021b4:	d101      	bne.n	80021ba <LL_ADC_REG_IsConversionOngoing+0x18>
 80021b6:	2301      	movs	r3, #1
 80021b8:	e000      	b.n	80021bc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80021ba:	2300      	movs	r3, #0
}
 80021bc:	4618      	mov	r0, r3
 80021be:	370c      	adds	r7, #12
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr

080021c8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b083      	sub	sp, #12
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	f003 0308 	and.w	r3, r3, #8
 80021d8:	2b08      	cmp	r3, #8
 80021da:	d101      	bne.n	80021e0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80021dc:	2301      	movs	r3, #1
 80021de:	e000      	b.n	80021e2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80021e0:	2300      	movs	r3, #0
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	370c      	adds	r7, #12
 80021e6:	46bd      	mov	sp, r7
 80021e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ec:	4770      	bx	lr
	...

080021f0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80021f0:	b590      	push	{r4, r7, lr}
 80021f2:	b089      	sub	sp, #36	@ 0x24
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021f8:	2300      	movs	r3, #0
 80021fa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80021fc:	2300      	movs	r3, #0
 80021fe:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d101      	bne.n	800220a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002206:	2301      	movs	r3, #1
 8002208:	e1a9      	b.n	800255e <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	695b      	ldr	r3, [r3, #20]
 800220e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002214:	2b00      	cmp	r3, #0
 8002216:	d109      	bne.n	800222c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002218:	6878      	ldr	r0, [r7, #4]
 800221a:	f7fe fad5 	bl	80007c8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2200      	movs	r2, #0
 8002222:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2200      	movs	r2, #0
 8002228:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4618      	mov	r0, r3
 8002232:	f7ff ff67 	bl	8002104 <LL_ADC_IsDeepPowerDownEnabled>
 8002236:	4603      	mov	r3, r0
 8002238:	2b00      	cmp	r3, #0
 800223a:	d004      	beq.n	8002246 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4618      	mov	r0, r3
 8002242:	f7ff ff4d 	bl	80020e0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4618      	mov	r0, r3
 800224c:	f7ff ff82 	bl	8002154 <LL_ADC_IsInternalRegulatorEnabled>
 8002250:	4603      	mov	r3, r0
 8002252:	2b00      	cmp	r3, #0
 8002254:	d115      	bne.n	8002282 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4618      	mov	r0, r3
 800225c:	f7ff ff66 	bl	800212c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002260:	4b9c      	ldr	r3, [pc, #624]	@ (80024d4 <HAL_ADC_Init+0x2e4>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	099b      	lsrs	r3, r3, #6
 8002266:	4a9c      	ldr	r2, [pc, #624]	@ (80024d8 <HAL_ADC_Init+0x2e8>)
 8002268:	fba2 2303 	umull	r2, r3, r2, r3
 800226c:	099b      	lsrs	r3, r3, #6
 800226e:	3301      	adds	r3, #1
 8002270:	005b      	lsls	r3, r3, #1
 8002272:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002274:	e002      	b.n	800227c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	3b01      	subs	r3, #1
 800227a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d1f9      	bne.n	8002276 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4618      	mov	r0, r3
 8002288:	f7ff ff64 	bl	8002154 <LL_ADC_IsInternalRegulatorEnabled>
 800228c:	4603      	mov	r3, r0
 800228e:	2b00      	cmp	r3, #0
 8002290:	d10d      	bne.n	80022ae <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002296:	f043 0210 	orr.w	r2, r3, #16
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022a2:	f043 0201 	orr.w	r2, r3, #1
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
 80022ac:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4618      	mov	r0, r3
 80022b4:	f7ff ff75 	bl	80021a2 <LL_ADC_REG_IsConversionOngoing>
 80022b8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022be:	f003 0310 	and.w	r3, r3, #16
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	f040 8142 	bne.w	800254c <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	f040 813e 	bne.w	800254c <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022d4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80022d8:	f043 0202 	orr.w	r2, r3, #2
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4618      	mov	r0, r3
 80022e6:	f7ff ff49 	bl	800217c <LL_ADC_IsEnabled>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d141      	bne.n	8002374 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80022f8:	d004      	beq.n	8002304 <HAL_ADC_Init+0x114>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4a77      	ldr	r2, [pc, #476]	@ (80024dc <HAL_ADC_Init+0x2ec>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d10f      	bne.n	8002324 <HAL_ADC_Init+0x134>
 8002304:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002308:	f7ff ff38 	bl	800217c <LL_ADC_IsEnabled>
 800230c:	4604      	mov	r4, r0
 800230e:	4873      	ldr	r0, [pc, #460]	@ (80024dc <HAL_ADC_Init+0x2ec>)
 8002310:	f7ff ff34 	bl	800217c <LL_ADC_IsEnabled>
 8002314:	4603      	mov	r3, r0
 8002316:	4323      	orrs	r3, r4
 8002318:	2b00      	cmp	r3, #0
 800231a:	bf0c      	ite	eq
 800231c:	2301      	moveq	r3, #1
 800231e:	2300      	movne	r3, #0
 8002320:	b2db      	uxtb	r3, r3
 8002322:	e012      	b.n	800234a <HAL_ADC_Init+0x15a>
 8002324:	486e      	ldr	r0, [pc, #440]	@ (80024e0 <HAL_ADC_Init+0x2f0>)
 8002326:	f7ff ff29 	bl	800217c <LL_ADC_IsEnabled>
 800232a:	4604      	mov	r4, r0
 800232c:	486d      	ldr	r0, [pc, #436]	@ (80024e4 <HAL_ADC_Init+0x2f4>)
 800232e:	f7ff ff25 	bl	800217c <LL_ADC_IsEnabled>
 8002332:	4603      	mov	r3, r0
 8002334:	431c      	orrs	r4, r3
 8002336:	486c      	ldr	r0, [pc, #432]	@ (80024e8 <HAL_ADC_Init+0x2f8>)
 8002338:	f7ff ff20 	bl	800217c <LL_ADC_IsEnabled>
 800233c:	4603      	mov	r3, r0
 800233e:	4323      	orrs	r3, r4
 8002340:	2b00      	cmp	r3, #0
 8002342:	bf0c      	ite	eq
 8002344:	2301      	moveq	r3, #1
 8002346:	2300      	movne	r3, #0
 8002348:	b2db      	uxtb	r3, r3
 800234a:	2b00      	cmp	r3, #0
 800234c:	d012      	beq.n	8002374 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002356:	d004      	beq.n	8002362 <HAL_ADC_Init+0x172>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a5f      	ldr	r2, [pc, #380]	@ (80024dc <HAL_ADC_Init+0x2ec>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d101      	bne.n	8002366 <HAL_ADC_Init+0x176>
 8002362:	4a62      	ldr	r2, [pc, #392]	@ (80024ec <HAL_ADC_Init+0x2fc>)
 8002364:	e000      	b.n	8002368 <HAL_ADC_Init+0x178>
 8002366:	4a62      	ldr	r2, [pc, #392]	@ (80024f0 <HAL_ADC_Init+0x300>)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	4619      	mov	r1, r3
 800236e:	4610      	mov	r0, r2
 8002370:	f7ff fd68 	bl	8001e44 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	7f5b      	ldrb	r3, [r3, #29]
 8002378:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800237e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002384:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800238a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002392:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002394:	4313      	orrs	r3, r2
 8002396:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800239e:	2b01      	cmp	r3, #1
 80023a0:	d106      	bne.n	80023b0 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023a6:	3b01      	subs	r3, #1
 80023a8:	045b      	lsls	r3, r3, #17
 80023aa:	69ba      	ldr	r2, [r7, #24]
 80023ac:	4313      	orrs	r3, r2
 80023ae:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d009      	beq.n	80023cc <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023bc:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023c4:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80023c6:	69ba      	ldr	r2, [r7, #24]
 80023c8:	4313      	orrs	r3, r2
 80023ca:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	68da      	ldr	r2, [r3, #12]
 80023d2:	4b48      	ldr	r3, [pc, #288]	@ (80024f4 <HAL_ADC_Init+0x304>)
 80023d4:	4013      	ands	r3, r2
 80023d6:	687a      	ldr	r2, [r7, #4]
 80023d8:	6812      	ldr	r2, [r2, #0]
 80023da:	69b9      	ldr	r1, [r7, #24]
 80023dc:	430b      	orrs	r3, r1
 80023de:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	691b      	ldr	r3, [r3, #16]
 80023e6:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	430a      	orrs	r2, r1
 80023f4:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4618      	mov	r0, r3
 80023fc:	f7ff fee4 	bl	80021c8 <LL_ADC_INJ_IsConversionOngoing>
 8002400:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d17f      	bne.n	8002508 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002408:	693b      	ldr	r3, [r7, #16]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d17c      	bne.n	8002508 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002412:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800241a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800241c:	4313      	orrs	r3, r2
 800241e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	68db      	ldr	r3, [r3, #12]
 8002426:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800242a:	f023 0302 	bic.w	r3, r3, #2
 800242e:	687a      	ldr	r2, [r7, #4]
 8002430:	6812      	ldr	r2, [r2, #0]
 8002432:	69b9      	ldr	r1, [r7, #24]
 8002434:	430b      	orrs	r3, r1
 8002436:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	691b      	ldr	r3, [r3, #16]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d017      	beq.n	8002470 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	691a      	ldr	r2, [r3, #16]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800244e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002458:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800245c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002460:	687a      	ldr	r2, [r7, #4]
 8002462:	6911      	ldr	r1, [r2, #16]
 8002464:	687a      	ldr	r2, [r7, #4]
 8002466:	6812      	ldr	r2, [r2, #0]
 8002468:	430b      	orrs	r3, r1
 800246a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800246e:	e013      	b.n	8002498 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	691a      	ldr	r2, [r3, #16]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800247e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002488:	687a      	ldr	r2, [r7, #4]
 800248a:	6812      	ldr	r2, [r2, #0]
 800248c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002490:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002494:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800249e:	2b01      	cmp	r3, #1
 80024a0:	d12a      	bne.n	80024f8 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	691b      	ldr	r3, [r3, #16]
 80024a8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80024ac:	f023 0304 	bic.w	r3, r3, #4
 80024b0:	687a      	ldr	r2, [r7, #4]
 80024b2:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80024b4:	687a      	ldr	r2, [r7, #4]
 80024b6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80024b8:	4311      	orrs	r1, r2
 80024ba:	687a      	ldr	r2, [r7, #4]
 80024bc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80024be:	4311      	orrs	r1, r2
 80024c0:	687a      	ldr	r2, [r7, #4]
 80024c2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80024c4:	430a      	orrs	r2, r1
 80024c6:	431a      	orrs	r2, r3
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f042 0201 	orr.w	r2, r2, #1
 80024d0:	611a      	str	r2, [r3, #16]
 80024d2:	e019      	b.n	8002508 <HAL_ADC_Init+0x318>
 80024d4:	20000000 	.word	0x20000000
 80024d8:	053e2d63 	.word	0x053e2d63
 80024dc:	50000100 	.word	0x50000100
 80024e0:	50000400 	.word	0x50000400
 80024e4:	50000500 	.word	0x50000500
 80024e8:	50000600 	.word	0x50000600
 80024ec:	50000300 	.word	0x50000300
 80024f0:	50000700 	.word	0x50000700
 80024f4:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	691a      	ldr	r2, [r3, #16]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f022 0201 	bic.w	r2, r2, #1
 8002506:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	695b      	ldr	r3, [r3, #20]
 800250c:	2b01      	cmp	r3, #1
 800250e:	d10c      	bne.n	800252a <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002516:	f023 010f 	bic.w	r1, r3, #15
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6a1b      	ldr	r3, [r3, #32]
 800251e:	1e5a      	subs	r2, r3, #1
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	430a      	orrs	r2, r1
 8002526:	631a      	str	r2, [r3, #48]	@ 0x30
 8002528:	e007      	b.n	800253a <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f022 020f 	bic.w	r2, r2, #15
 8002538:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800253e:	f023 0303 	bic.w	r3, r3, #3
 8002542:	f043 0201 	orr.w	r2, r3, #1
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	65da      	str	r2, [r3, #92]	@ 0x5c
 800254a:	e007      	b.n	800255c <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002550:	f043 0210 	orr.w	r2, r3, #16
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002558:	2301      	movs	r3, #1
 800255a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800255c:	7ffb      	ldrb	r3, [r7, #31]
}
 800255e:	4618      	mov	r0, r3
 8002560:	3724      	adds	r7, #36	@ 0x24
 8002562:	46bd      	mov	sp, r7
 8002564:	bd90      	pop	{r4, r7, pc}
 8002566:	bf00      	nop

08002568 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b0b6      	sub	sp, #216	@ 0xd8
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
 8002570:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002572:	2300      	movs	r3, #0
 8002574:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002578:	2300      	movs	r3, #0
 800257a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002582:	2b01      	cmp	r3, #1
 8002584:	d102      	bne.n	800258c <HAL_ADC_ConfigChannel+0x24>
 8002586:	2302      	movs	r3, #2
 8002588:	f000 bc13 	b.w	8002db2 <HAL_ADC_ConfigChannel+0x84a>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2201      	movs	r2, #1
 8002590:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4618      	mov	r0, r3
 800259a:	f7ff fe02 	bl	80021a2 <LL_ADC_REG_IsConversionOngoing>
 800259e:	4603      	mov	r3, r0
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	f040 83f3 	bne.w	8002d8c <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6818      	ldr	r0, [r3, #0]
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	6859      	ldr	r1, [r3, #4]
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	461a      	mov	r2, r3
 80025b4:	f7ff fd18 	bl	8001fe8 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4618      	mov	r0, r3
 80025be:	f7ff fdf0 	bl	80021a2 <LL_ADC_REG_IsConversionOngoing>
 80025c2:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4618      	mov	r0, r3
 80025cc:	f7ff fdfc 	bl	80021c8 <LL_ADC_INJ_IsConversionOngoing>
 80025d0:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80025d4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	f040 81d9 	bne.w	8002990 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80025de:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	f040 81d4 	bne.w	8002990 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80025f0:	d10f      	bne.n	8002612 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6818      	ldr	r0, [r3, #0]
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	2200      	movs	r2, #0
 80025fc:	4619      	mov	r1, r3
 80025fe:	f7ff fd1f 	bl	8002040 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800260a:	4618      	mov	r0, r3
 800260c:	f7ff fcd9 	bl	8001fc2 <LL_ADC_SetSamplingTimeCommonConfig>
 8002610:	e00e      	b.n	8002630 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6818      	ldr	r0, [r3, #0]
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	6819      	ldr	r1, [r3, #0]
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	461a      	mov	r2, r3
 8002620:	f7ff fd0e 	bl	8002040 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	2100      	movs	r1, #0
 800262a:	4618      	mov	r0, r3
 800262c:	f7ff fcc9 	bl	8001fc2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	695a      	ldr	r2, [r3, #20]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	68db      	ldr	r3, [r3, #12]
 800263a:	08db      	lsrs	r3, r3, #3
 800263c:	f003 0303 	and.w	r3, r3, #3
 8002640:	005b      	lsls	r3, r3, #1
 8002642:	fa02 f303 	lsl.w	r3, r2, r3
 8002646:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	691b      	ldr	r3, [r3, #16]
 800264e:	2b04      	cmp	r3, #4
 8002650:	d022      	beq.n	8002698 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6818      	ldr	r0, [r3, #0]
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	6919      	ldr	r1, [r3, #16]
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	681a      	ldr	r2, [r3, #0]
 800265e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002662:	f7ff fc23 	bl	8001eac <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6818      	ldr	r0, [r3, #0]
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	6919      	ldr	r1, [r3, #16]
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	699b      	ldr	r3, [r3, #24]
 8002672:	461a      	mov	r2, r3
 8002674:	f7ff fc6f 	bl	8001f56 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6818      	ldr	r0, [r3, #0]
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002684:	2b01      	cmp	r3, #1
 8002686:	d102      	bne.n	800268e <HAL_ADC_ConfigChannel+0x126>
 8002688:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800268c:	e000      	b.n	8002690 <HAL_ADC_ConfigChannel+0x128>
 800268e:	2300      	movs	r3, #0
 8002690:	461a      	mov	r2, r3
 8002692:	f7ff fc7b 	bl	8001f8c <LL_ADC_SetOffsetSaturation>
 8002696:	e17b      	b.n	8002990 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	2100      	movs	r1, #0
 800269e:	4618      	mov	r0, r3
 80026a0:	f7ff fc28 	bl	8001ef4 <LL_ADC_GetOffsetChannel>
 80026a4:	4603      	mov	r3, r0
 80026a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d10a      	bne.n	80026c4 <HAL_ADC_ConfigChannel+0x15c>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	2100      	movs	r1, #0
 80026b4:	4618      	mov	r0, r3
 80026b6:	f7ff fc1d 	bl	8001ef4 <LL_ADC_GetOffsetChannel>
 80026ba:	4603      	mov	r3, r0
 80026bc:	0e9b      	lsrs	r3, r3, #26
 80026be:	f003 021f 	and.w	r2, r3, #31
 80026c2:	e01e      	b.n	8002702 <HAL_ADC_ConfigChannel+0x19a>
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	2100      	movs	r1, #0
 80026ca:	4618      	mov	r0, r3
 80026cc:	f7ff fc12 	bl	8001ef4 <LL_ADC_GetOffsetChannel>
 80026d0:	4603      	mov	r3, r0
 80026d2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026d6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80026da:	fa93 f3a3 	rbit	r3, r3
 80026de:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80026e2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80026e6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80026ea:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d101      	bne.n	80026f6 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 80026f2:	2320      	movs	r3, #32
 80026f4:	e004      	b.n	8002700 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 80026f6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80026fa:	fab3 f383 	clz	r3, r3
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800270a:	2b00      	cmp	r3, #0
 800270c:	d105      	bne.n	800271a <HAL_ADC_ConfigChannel+0x1b2>
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	0e9b      	lsrs	r3, r3, #26
 8002714:	f003 031f 	and.w	r3, r3, #31
 8002718:	e018      	b.n	800274c <HAL_ADC_ConfigChannel+0x1e4>
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002722:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002726:	fa93 f3a3 	rbit	r3, r3
 800272a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800272e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002732:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002736:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800273a:	2b00      	cmp	r3, #0
 800273c:	d101      	bne.n	8002742 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800273e:	2320      	movs	r3, #32
 8002740:	e004      	b.n	800274c <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8002742:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002746:	fab3 f383 	clz	r3, r3
 800274a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800274c:	429a      	cmp	r2, r3
 800274e:	d106      	bne.n	800275e <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	2200      	movs	r2, #0
 8002756:	2100      	movs	r1, #0
 8002758:	4618      	mov	r0, r3
 800275a:	f7ff fbe1 	bl	8001f20 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	2101      	movs	r1, #1
 8002764:	4618      	mov	r0, r3
 8002766:	f7ff fbc5 	bl	8001ef4 <LL_ADC_GetOffsetChannel>
 800276a:	4603      	mov	r3, r0
 800276c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002770:	2b00      	cmp	r3, #0
 8002772:	d10a      	bne.n	800278a <HAL_ADC_ConfigChannel+0x222>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	2101      	movs	r1, #1
 800277a:	4618      	mov	r0, r3
 800277c:	f7ff fbba 	bl	8001ef4 <LL_ADC_GetOffsetChannel>
 8002780:	4603      	mov	r3, r0
 8002782:	0e9b      	lsrs	r3, r3, #26
 8002784:	f003 021f 	and.w	r2, r3, #31
 8002788:	e01e      	b.n	80027c8 <HAL_ADC_ConfigChannel+0x260>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	2101      	movs	r1, #1
 8002790:	4618      	mov	r0, r3
 8002792:	f7ff fbaf 	bl	8001ef4 <LL_ADC_GetOffsetChannel>
 8002796:	4603      	mov	r3, r0
 8002798:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800279c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80027a0:	fa93 f3a3 	rbit	r3, r3
 80027a4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80027a8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80027ac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80027b0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d101      	bne.n	80027bc <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80027b8:	2320      	movs	r3, #32
 80027ba:	e004      	b.n	80027c6 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80027bc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80027c0:	fab3 f383 	clz	r3, r3
 80027c4:	b2db      	uxtb	r3, r3
 80027c6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d105      	bne.n	80027e0 <HAL_ADC_ConfigChannel+0x278>
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	0e9b      	lsrs	r3, r3, #26
 80027da:	f003 031f 	and.w	r3, r3, #31
 80027de:	e018      	b.n	8002812 <HAL_ADC_ConfigChannel+0x2aa>
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80027ec:	fa93 f3a3 	rbit	r3, r3
 80027f0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80027f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80027f8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80027fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002800:	2b00      	cmp	r3, #0
 8002802:	d101      	bne.n	8002808 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002804:	2320      	movs	r3, #32
 8002806:	e004      	b.n	8002812 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002808:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800280c:	fab3 f383 	clz	r3, r3
 8002810:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002812:	429a      	cmp	r2, r3
 8002814:	d106      	bne.n	8002824 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	2200      	movs	r2, #0
 800281c:	2101      	movs	r1, #1
 800281e:	4618      	mov	r0, r3
 8002820:	f7ff fb7e 	bl	8001f20 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	2102      	movs	r1, #2
 800282a:	4618      	mov	r0, r3
 800282c:	f7ff fb62 	bl	8001ef4 <LL_ADC_GetOffsetChannel>
 8002830:	4603      	mov	r3, r0
 8002832:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002836:	2b00      	cmp	r3, #0
 8002838:	d10a      	bne.n	8002850 <HAL_ADC_ConfigChannel+0x2e8>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	2102      	movs	r1, #2
 8002840:	4618      	mov	r0, r3
 8002842:	f7ff fb57 	bl	8001ef4 <LL_ADC_GetOffsetChannel>
 8002846:	4603      	mov	r3, r0
 8002848:	0e9b      	lsrs	r3, r3, #26
 800284a:	f003 021f 	and.w	r2, r3, #31
 800284e:	e01e      	b.n	800288e <HAL_ADC_ConfigChannel+0x326>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	2102      	movs	r1, #2
 8002856:	4618      	mov	r0, r3
 8002858:	f7ff fb4c 	bl	8001ef4 <LL_ADC_GetOffsetChannel>
 800285c:	4603      	mov	r3, r0
 800285e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002862:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002866:	fa93 f3a3 	rbit	r3, r3
 800286a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800286e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002872:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002876:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800287a:	2b00      	cmp	r3, #0
 800287c:	d101      	bne.n	8002882 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800287e:	2320      	movs	r3, #32
 8002880:	e004      	b.n	800288c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8002882:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002886:	fab3 f383 	clz	r3, r3
 800288a:	b2db      	uxtb	r3, r3
 800288c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002896:	2b00      	cmp	r3, #0
 8002898:	d105      	bne.n	80028a6 <HAL_ADC_ConfigChannel+0x33e>
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	0e9b      	lsrs	r3, r3, #26
 80028a0:	f003 031f 	and.w	r3, r3, #31
 80028a4:	e016      	b.n	80028d4 <HAL_ADC_ConfigChannel+0x36c>
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ae:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80028b2:	fa93 f3a3 	rbit	r3, r3
 80028b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80028b8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80028ba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80028be:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d101      	bne.n	80028ca <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80028c6:	2320      	movs	r3, #32
 80028c8:	e004      	b.n	80028d4 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80028ca:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80028ce:	fab3 f383 	clz	r3, r3
 80028d2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80028d4:	429a      	cmp	r2, r3
 80028d6:	d106      	bne.n	80028e6 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	2200      	movs	r2, #0
 80028de:	2102      	movs	r1, #2
 80028e0:	4618      	mov	r0, r3
 80028e2:	f7ff fb1d 	bl	8001f20 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	2103      	movs	r1, #3
 80028ec:	4618      	mov	r0, r3
 80028ee:	f7ff fb01 	bl	8001ef4 <LL_ADC_GetOffsetChannel>
 80028f2:	4603      	mov	r3, r0
 80028f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d10a      	bne.n	8002912 <HAL_ADC_ConfigChannel+0x3aa>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	2103      	movs	r1, #3
 8002902:	4618      	mov	r0, r3
 8002904:	f7ff faf6 	bl	8001ef4 <LL_ADC_GetOffsetChannel>
 8002908:	4603      	mov	r3, r0
 800290a:	0e9b      	lsrs	r3, r3, #26
 800290c:	f003 021f 	and.w	r2, r3, #31
 8002910:	e017      	b.n	8002942 <HAL_ADC_ConfigChannel+0x3da>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	2103      	movs	r1, #3
 8002918:	4618      	mov	r0, r3
 800291a:	f7ff faeb 	bl	8001ef4 <LL_ADC_GetOffsetChannel>
 800291e:	4603      	mov	r3, r0
 8002920:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002922:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002924:	fa93 f3a3 	rbit	r3, r3
 8002928:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800292a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800292c:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800292e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002930:	2b00      	cmp	r3, #0
 8002932:	d101      	bne.n	8002938 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8002934:	2320      	movs	r3, #32
 8002936:	e003      	b.n	8002940 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8002938:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800293a:	fab3 f383 	clz	r3, r3
 800293e:	b2db      	uxtb	r3, r3
 8002940:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800294a:	2b00      	cmp	r3, #0
 800294c:	d105      	bne.n	800295a <HAL_ADC_ConfigChannel+0x3f2>
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	0e9b      	lsrs	r3, r3, #26
 8002954:	f003 031f 	and.w	r3, r3, #31
 8002958:	e011      	b.n	800297e <HAL_ADC_ConfigChannel+0x416>
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002960:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002962:	fa93 f3a3 	rbit	r3, r3
 8002966:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002968:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800296a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800296c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800296e:	2b00      	cmp	r3, #0
 8002970:	d101      	bne.n	8002976 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8002972:	2320      	movs	r3, #32
 8002974:	e003      	b.n	800297e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8002976:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002978:	fab3 f383 	clz	r3, r3
 800297c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800297e:	429a      	cmp	r2, r3
 8002980:	d106      	bne.n	8002990 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	2200      	movs	r2, #0
 8002988:	2103      	movs	r1, #3
 800298a:	4618      	mov	r0, r3
 800298c:	f7ff fac8 	bl	8001f20 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4618      	mov	r0, r3
 8002996:	f7ff fbf1 	bl	800217c <LL_ADC_IsEnabled>
 800299a:	4603      	mov	r3, r0
 800299c:	2b00      	cmp	r3, #0
 800299e:	f040 813d 	bne.w	8002c1c <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6818      	ldr	r0, [r3, #0]
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	6819      	ldr	r1, [r3, #0]
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	68db      	ldr	r3, [r3, #12]
 80029ae:	461a      	mov	r2, r3
 80029b0:	f7ff fb72 	bl	8002098 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	4aa2      	ldr	r2, [pc, #648]	@ (8002c44 <HAL_ADC_ConfigChannel+0x6dc>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	f040 812e 	bne.w	8002c1c <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d10b      	bne.n	80029e8 <HAL_ADC_ConfigChannel+0x480>
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	0e9b      	lsrs	r3, r3, #26
 80029d6:	3301      	adds	r3, #1
 80029d8:	f003 031f 	and.w	r3, r3, #31
 80029dc:	2b09      	cmp	r3, #9
 80029de:	bf94      	ite	ls
 80029e0:	2301      	movls	r3, #1
 80029e2:	2300      	movhi	r3, #0
 80029e4:	b2db      	uxtb	r3, r3
 80029e6:	e019      	b.n	8002a1c <HAL_ADC_ConfigChannel+0x4b4>
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80029f0:	fa93 f3a3 	rbit	r3, r3
 80029f4:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80029f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80029f8:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80029fa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d101      	bne.n	8002a04 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002a00:	2320      	movs	r3, #32
 8002a02:	e003      	b.n	8002a0c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002a04:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002a06:	fab3 f383 	clz	r3, r3
 8002a0a:	b2db      	uxtb	r3, r3
 8002a0c:	3301      	adds	r3, #1
 8002a0e:	f003 031f 	and.w	r3, r3, #31
 8002a12:	2b09      	cmp	r3, #9
 8002a14:	bf94      	ite	ls
 8002a16:	2301      	movls	r3, #1
 8002a18:	2300      	movhi	r3, #0
 8002a1a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d079      	beq.n	8002b14 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d107      	bne.n	8002a3c <HAL_ADC_ConfigChannel+0x4d4>
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	0e9b      	lsrs	r3, r3, #26
 8002a32:	3301      	adds	r3, #1
 8002a34:	069b      	lsls	r3, r3, #26
 8002a36:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002a3a:	e015      	b.n	8002a68 <HAL_ADC_ConfigChannel+0x500>
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002a44:	fa93 f3a3 	rbit	r3, r3
 8002a48:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002a4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a4c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002a4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d101      	bne.n	8002a58 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8002a54:	2320      	movs	r3, #32
 8002a56:	e003      	b.n	8002a60 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8002a58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a5a:	fab3 f383 	clz	r3, r3
 8002a5e:	b2db      	uxtb	r3, r3
 8002a60:	3301      	adds	r3, #1
 8002a62:	069b      	lsls	r3, r3, #26
 8002a64:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d109      	bne.n	8002a88 <HAL_ADC_ConfigChannel+0x520>
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	0e9b      	lsrs	r3, r3, #26
 8002a7a:	3301      	adds	r3, #1
 8002a7c:	f003 031f 	and.w	r3, r3, #31
 8002a80:	2101      	movs	r1, #1
 8002a82:	fa01 f303 	lsl.w	r3, r1, r3
 8002a86:	e017      	b.n	8002ab8 <HAL_ADC_ConfigChannel+0x550>
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a8e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a90:	fa93 f3a3 	rbit	r3, r3
 8002a94:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002a96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a98:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002a9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d101      	bne.n	8002aa4 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8002aa0:	2320      	movs	r3, #32
 8002aa2:	e003      	b.n	8002aac <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8002aa4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002aa6:	fab3 f383 	clz	r3, r3
 8002aaa:	b2db      	uxtb	r3, r3
 8002aac:	3301      	adds	r3, #1
 8002aae:	f003 031f 	and.w	r3, r3, #31
 8002ab2:	2101      	movs	r1, #1
 8002ab4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ab8:	ea42 0103 	orr.w	r1, r2, r3
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d10a      	bne.n	8002ade <HAL_ADC_ConfigChannel+0x576>
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	0e9b      	lsrs	r3, r3, #26
 8002ace:	3301      	adds	r3, #1
 8002ad0:	f003 021f 	and.w	r2, r3, #31
 8002ad4:	4613      	mov	r3, r2
 8002ad6:	005b      	lsls	r3, r3, #1
 8002ad8:	4413      	add	r3, r2
 8002ada:	051b      	lsls	r3, r3, #20
 8002adc:	e018      	b.n	8002b10 <HAL_ADC_ConfigChannel+0x5a8>
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ae4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ae6:	fa93 f3a3 	rbit	r3, r3
 8002aea:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002aec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002aee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002af0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d101      	bne.n	8002afa <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8002af6:	2320      	movs	r3, #32
 8002af8:	e003      	b.n	8002b02 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8002afa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002afc:	fab3 f383 	clz	r3, r3
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	3301      	adds	r3, #1
 8002b04:	f003 021f 	and.w	r2, r3, #31
 8002b08:	4613      	mov	r3, r2
 8002b0a:	005b      	lsls	r3, r3, #1
 8002b0c:	4413      	add	r3, r2
 8002b0e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b10:	430b      	orrs	r3, r1
 8002b12:	e07e      	b.n	8002c12 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d107      	bne.n	8002b30 <HAL_ADC_ConfigChannel+0x5c8>
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	0e9b      	lsrs	r3, r3, #26
 8002b26:	3301      	adds	r3, #1
 8002b28:	069b      	lsls	r3, r3, #26
 8002b2a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002b2e:	e015      	b.n	8002b5c <HAL_ADC_ConfigChannel+0x5f4>
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b38:	fa93 f3a3 	rbit	r3, r3
 8002b3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002b3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b40:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d101      	bne.n	8002b4c <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8002b48:	2320      	movs	r3, #32
 8002b4a:	e003      	b.n	8002b54 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8002b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b4e:	fab3 f383 	clz	r3, r3
 8002b52:	b2db      	uxtb	r3, r3
 8002b54:	3301      	adds	r3, #1
 8002b56:	069b      	lsls	r3, r3, #26
 8002b58:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d109      	bne.n	8002b7c <HAL_ADC_ConfigChannel+0x614>
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	0e9b      	lsrs	r3, r3, #26
 8002b6e:	3301      	adds	r3, #1
 8002b70:	f003 031f 	and.w	r3, r3, #31
 8002b74:	2101      	movs	r1, #1
 8002b76:	fa01 f303 	lsl.w	r3, r1, r3
 8002b7a:	e017      	b.n	8002bac <HAL_ADC_ConfigChannel+0x644>
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b82:	6a3b      	ldr	r3, [r7, #32]
 8002b84:	fa93 f3a3 	rbit	r3, r3
 8002b88:	61fb      	str	r3, [r7, #28]
  return result;
 8002b8a:	69fb      	ldr	r3, [r7, #28]
 8002b8c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d101      	bne.n	8002b98 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8002b94:	2320      	movs	r3, #32
 8002b96:	e003      	b.n	8002ba0 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8002b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b9a:	fab3 f383 	clz	r3, r3
 8002b9e:	b2db      	uxtb	r3, r3
 8002ba0:	3301      	adds	r3, #1
 8002ba2:	f003 031f 	and.w	r3, r3, #31
 8002ba6:	2101      	movs	r1, #1
 8002ba8:	fa01 f303 	lsl.w	r3, r1, r3
 8002bac:	ea42 0103 	orr.w	r1, r2, r3
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d10d      	bne.n	8002bd8 <HAL_ADC_ConfigChannel+0x670>
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	0e9b      	lsrs	r3, r3, #26
 8002bc2:	3301      	adds	r3, #1
 8002bc4:	f003 021f 	and.w	r2, r3, #31
 8002bc8:	4613      	mov	r3, r2
 8002bca:	005b      	lsls	r3, r3, #1
 8002bcc:	4413      	add	r3, r2
 8002bce:	3b1e      	subs	r3, #30
 8002bd0:	051b      	lsls	r3, r3, #20
 8002bd2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002bd6:	e01b      	b.n	8002c10 <HAL_ADC_ConfigChannel+0x6a8>
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bde:	697b      	ldr	r3, [r7, #20]
 8002be0:	fa93 f3a3 	rbit	r3, r3
 8002be4:	613b      	str	r3, [r7, #16]
  return result;
 8002be6:	693b      	ldr	r3, [r7, #16]
 8002be8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002bea:	69bb      	ldr	r3, [r7, #24]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d101      	bne.n	8002bf4 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8002bf0:	2320      	movs	r3, #32
 8002bf2:	e003      	b.n	8002bfc <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8002bf4:	69bb      	ldr	r3, [r7, #24]
 8002bf6:	fab3 f383 	clz	r3, r3
 8002bfa:	b2db      	uxtb	r3, r3
 8002bfc:	3301      	adds	r3, #1
 8002bfe:	f003 021f 	and.w	r2, r3, #31
 8002c02:	4613      	mov	r3, r2
 8002c04:	005b      	lsls	r3, r3, #1
 8002c06:	4413      	add	r3, r2
 8002c08:	3b1e      	subs	r3, #30
 8002c0a:	051b      	lsls	r3, r3, #20
 8002c0c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c10:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002c12:	683a      	ldr	r2, [r7, #0]
 8002c14:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c16:	4619      	mov	r1, r3
 8002c18:	f7ff fa12 	bl	8002040 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	681a      	ldr	r2, [r3, #0]
 8002c20:	4b09      	ldr	r3, [pc, #36]	@ (8002c48 <HAL_ADC_ConfigChannel+0x6e0>)
 8002c22:	4013      	ands	r3, r2
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	f000 80be 	beq.w	8002da6 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002c32:	d004      	beq.n	8002c3e <HAL_ADC_ConfigChannel+0x6d6>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a04      	ldr	r2, [pc, #16]	@ (8002c4c <HAL_ADC_ConfigChannel+0x6e4>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d10a      	bne.n	8002c54 <HAL_ADC_ConfigChannel+0x6ec>
 8002c3e:	4b04      	ldr	r3, [pc, #16]	@ (8002c50 <HAL_ADC_ConfigChannel+0x6e8>)
 8002c40:	e009      	b.n	8002c56 <HAL_ADC_ConfigChannel+0x6ee>
 8002c42:	bf00      	nop
 8002c44:	407f0000 	.word	0x407f0000
 8002c48:	80080000 	.word	0x80080000
 8002c4c:	50000100 	.word	0x50000100
 8002c50:	50000300 	.word	0x50000300
 8002c54:	4b59      	ldr	r3, [pc, #356]	@ (8002dbc <HAL_ADC_ConfigChannel+0x854>)
 8002c56:	4618      	mov	r0, r3
 8002c58:	f7ff f91a 	bl	8001e90 <LL_ADC_GetCommonPathInternalCh>
 8002c5c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a56      	ldr	r2, [pc, #344]	@ (8002dc0 <HAL_ADC_ConfigChannel+0x858>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d004      	beq.n	8002c74 <HAL_ADC_ConfigChannel+0x70c>
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a55      	ldr	r2, [pc, #340]	@ (8002dc4 <HAL_ADC_ConfigChannel+0x85c>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d13a      	bne.n	8002cea <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002c74:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002c78:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d134      	bne.n	8002cea <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002c88:	d005      	beq.n	8002c96 <HAL_ADC_ConfigChannel+0x72e>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a4e      	ldr	r2, [pc, #312]	@ (8002dc8 <HAL_ADC_ConfigChannel+0x860>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	f040 8085 	bne.w	8002da0 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002c9e:	d004      	beq.n	8002caa <HAL_ADC_ConfigChannel+0x742>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a49      	ldr	r2, [pc, #292]	@ (8002dcc <HAL_ADC_ConfigChannel+0x864>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d101      	bne.n	8002cae <HAL_ADC_ConfigChannel+0x746>
 8002caa:	4a49      	ldr	r2, [pc, #292]	@ (8002dd0 <HAL_ADC_ConfigChannel+0x868>)
 8002cac:	e000      	b.n	8002cb0 <HAL_ADC_ConfigChannel+0x748>
 8002cae:	4a43      	ldr	r2, [pc, #268]	@ (8002dbc <HAL_ADC_ConfigChannel+0x854>)
 8002cb0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002cb4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002cb8:	4619      	mov	r1, r3
 8002cba:	4610      	mov	r0, r2
 8002cbc:	f7ff f8d5 	bl	8001e6a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002cc0:	4b44      	ldr	r3, [pc, #272]	@ (8002dd4 <HAL_ADC_ConfigChannel+0x86c>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	099b      	lsrs	r3, r3, #6
 8002cc6:	4a44      	ldr	r2, [pc, #272]	@ (8002dd8 <HAL_ADC_ConfigChannel+0x870>)
 8002cc8:	fba2 2303 	umull	r2, r3, r2, r3
 8002ccc:	099b      	lsrs	r3, r3, #6
 8002cce:	1c5a      	adds	r2, r3, #1
 8002cd0:	4613      	mov	r3, r2
 8002cd2:	005b      	lsls	r3, r3, #1
 8002cd4:	4413      	add	r3, r2
 8002cd6:	009b      	lsls	r3, r3, #2
 8002cd8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002cda:	e002      	b.n	8002ce2 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	3b01      	subs	r3, #1
 8002ce0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d1f9      	bne.n	8002cdc <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002ce8:	e05a      	b.n	8002da0 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4a3b      	ldr	r2, [pc, #236]	@ (8002ddc <HAL_ADC_ConfigChannel+0x874>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d125      	bne.n	8002d40 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002cf4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002cf8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d11f      	bne.n	8002d40 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a31      	ldr	r2, [pc, #196]	@ (8002dcc <HAL_ADC_ConfigChannel+0x864>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d104      	bne.n	8002d14 <HAL_ADC_ConfigChannel+0x7ac>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4a34      	ldr	r2, [pc, #208]	@ (8002de0 <HAL_ADC_ConfigChannel+0x878>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d047      	beq.n	8002da4 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002d1c:	d004      	beq.n	8002d28 <HAL_ADC_ConfigChannel+0x7c0>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a2a      	ldr	r2, [pc, #168]	@ (8002dcc <HAL_ADC_ConfigChannel+0x864>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d101      	bne.n	8002d2c <HAL_ADC_ConfigChannel+0x7c4>
 8002d28:	4a29      	ldr	r2, [pc, #164]	@ (8002dd0 <HAL_ADC_ConfigChannel+0x868>)
 8002d2a:	e000      	b.n	8002d2e <HAL_ADC_ConfigChannel+0x7c6>
 8002d2c:	4a23      	ldr	r2, [pc, #140]	@ (8002dbc <HAL_ADC_ConfigChannel+0x854>)
 8002d2e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002d32:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d36:	4619      	mov	r1, r3
 8002d38:	4610      	mov	r0, r2
 8002d3a:	f7ff f896 	bl	8001e6a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002d3e:	e031      	b.n	8002da4 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a27      	ldr	r2, [pc, #156]	@ (8002de4 <HAL_ADC_ConfigChannel+0x87c>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d12d      	bne.n	8002da6 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002d4a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002d4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d127      	bne.n	8002da6 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a1c      	ldr	r2, [pc, #112]	@ (8002dcc <HAL_ADC_ConfigChannel+0x864>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d022      	beq.n	8002da6 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002d68:	d004      	beq.n	8002d74 <HAL_ADC_ConfigChannel+0x80c>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a17      	ldr	r2, [pc, #92]	@ (8002dcc <HAL_ADC_ConfigChannel+0x864>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d101      	bne.n	8002d78 <HAL_ADC_ConfigChannel+0x810>
 8002d74:	4a16      	ldr	r2, [pc, #88]	@ (8002dd0 <HAL_ADC_ConfigChannel+0x868>)
 8002d76:	e000      	b.n	8002d7a <HAL_ADC_ConfigChannel+0x812>
 8002d78:	4a10      	ldr	r2, [pc, #64]	@ (8002dbc <HAL_ADC_ConfigChannel+0x854>)
 8002d7a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002d7e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002d82:	4619      	mov	r1, r3
 8002d84:	4610      	mov	r0, r2
 8002d86:	f7ff f870 	bl	8001e6a <LL_ADC_SetCommonPathInternalCh>
 8002d8a:	e00c      	b.n	8002da6 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d90:	f043 0220 	orr.w	r2, r3, #32
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8002d9e:	e002      	b.n	8002da6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002da0:	bf00      	nop
 8002da2:	e000      	b.n	8002da6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002da4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2200      	movs	r2, #0
 8002daa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002dae:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	37d8      	adds	r7, #216	@ 0xd8
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
 8002dba:	bf00      	nop
 8002dbc:	50000700 	.word	0x50000700
 8002dc0:	c3210000 	.word	0xc3210000
 8002dc4:	90c00010 	.word	0x90c00010
 8002dc8:	50000600 	.word	0x50000600
 8002dcc:	50000100 	.word	0x50000100
 8002dd0:	50000300 	.word	0x50000300
 8002dd4:	20000000 	.word	0x20000000
 8002dd8:	053e2d63 	.word	0x053e2d63
 8002ddc:	c7520000 	.word	0xc7520000
 8002de0:	50000500 	.word	0x50000500
 8002de4:	cb840000 	.word	0xcb840000

08002de8 <LL_ADC_IsEnabled>:
{
 8002de8:	b480      	push	{r7}
 8002dea:	b083      	sub	sp, #12
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	f003 0301 	and.w	r3, r3, #1
 8002df8:	2b01      	cmp	r3, #1
 8002dfa:	d101      	bne.n	8002e00 <LL_ADC_IsEnabled+0x18>
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	e000      	b.n	8002e02 <LL_ADC_IsEnabled+0x1a>
 8002e00:	2300      	movs	r3, #0
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	370c      	adds	r7, #12
 8002e06:	46bd      	mov	sp, r7
 8002e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0c:	4770      	bx	lr

08002e0e <LL_ADC_REG_IsConversionOngoing>:
{
 8002e0e:	b480      	push	{r7}
 8002e10:	b083      	sub	sp, #12
 8002e12:	af00      	add	r7, sp, #0
 8002e14:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	689b      	ldr	r3, [r3, #8]
 8002e1a:	f003 0304 	and.w	r3, r3, #4
 8002e1e:	2b04      	cmp	r3, #4
 8002e20:	d101      	bne.n	8002e26 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002e22:	2301      	movs	r3, #1
 8002e24:	e000      	b.n	8002e28 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002e26:	2300      	movs	r3, #0
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	370c      	adds	r7, #12
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e32:	4770      	bx	lr

08002e34 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002e34:	b590      	push	{r4, r7, lr}
 8002e36:	b0a1      	sub	sp, #132	@ 0x84
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
 8002e3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002e4a:	2b01      	cmp	r3, #1
 8002e4c:	d101      	bne.n	8002e52 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002e4e:	2302      	movs	r3, #2
 8002e50:	e0e7      	b.n	8003022 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2201      	movs	r2, #1
 8002e56:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002e5e:	2300      	movs	r3, #0
 8002e60:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002e6a:	d102      	bne.n	8002e72 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002e6c:	4b6f      	ldr	r3, [pc, #444]	@ (800302c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002e6e:	60bb      	str	r3, [r7, #8]
 8002e70:	e009      	b.n	8002e86 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4a6e      	ldr	r2, [pc, #440]	@ (8003030 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d102      	bne.n	8002e82 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8002e7c:	4b6d      	ldr	r3, [pc, #436]	@ (8003034 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8002e7e:	60bb      	str	r3, [r7, #8]
 8002e80:	e001      	b.n	8002e86 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002e82:	2300      	movs	r3, #0
 8002e84:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d10b      	bne.n	8002ea4 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e90:	f043 0220 	orr.w	r2, r3, #32
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	e0be      	b.n	8003022 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f7ff ffb1 	bl	8002e0e <LL_ADC_REG_IsConversionOngoing>
 8002eac:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f7ff ffab 	bl	8002e0e <LL_ADC_REG_IsConversionOngoing>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	f040 80a0 	bne.w	8003000 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002ec0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	f040 809c 	bne.w	8003000 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002ed0:	d004      	beq.n	8002edc <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a55      	ldr	r2, [pc, #340]	@ (800302c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d101      	bne.n	8002ee0 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8002edc:	4b56      	ldr	r3, [pc, #344]	@ (8003038 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8002ede:	e000      	b.n	8002ee2 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8002ee0:	4b56      	ldr	r3, [pc, #344]	@ (800303c <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8002ee2:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d04b      	beq.n	8002f84 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002eec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	6859      	ldr	r1, [r3, #4]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002efe:	035b      	lsls	r3, r3, #13
 8002f00:	430b      	orrs	r3, r1
 8002f02:	431a      	orrs	r2, r3
 8002f04:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f06:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002f10:	d004      	beq.n	8002f1c <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4a45      	ldr	r2, [pc, #276]	@ (800302c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d10f      	bne.n	8002f3c <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8002f1c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002f20:	f7ff ff62 	bl	8002de8 <LL_ADC_IsEnabled>
 8002f24:	4604      	mov	r4, r0
 8002f26:	4841      	ldr	r0, [pc, #260]	@ (800302c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002f28:	f7ff ff5e 	bl	8002de8 <LL_ADC_IsEnabled>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	4323      	orrs	r3, r4
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	bf0c      	ite	eq
 8002f34:	2301      	moveq	r3, #1
 8002f36:	2300      	movne	r3, #0
 8002f38:	b2db      	uxtb	r3, r3
 8002f3a:	e012      	b.n	8002f62 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8002f3c:	483c      	ldr	r0, [pc, #240]	@ (8003030 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002f3e:	f7ff ff53 	bl	8002de8 <LL_ADC_IsEnabled>
 8002f42:	4604      	mov	r4, r0
 8002f44:	483b      	ldr	r0, [pc, #236]	@ (8003034 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8002f46:	f7ff ff4f 	bl	8002de8 <LL_ADC_IsEnabled>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	431c      	orrs	r4, r3
 8002f4e:	483c      	ldr	r0, [pc, #240]	@ (8003040 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8002f50:	f7ff ff4a 	bl	8002de8 <LL_ADC_IsEnabled>
 8002f54:	4603      	mov	r3, r0
 8002f56:	4323      	orrs	r3, r4
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	bf0c      	ite	eq
 8002f5c:	2301      	moveq	r3, #1
 8002f5e:	2300      	movne	r3, #0
 8002f60:	b2db      	uxtb	r3, r3
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d056      	beq.n	8003014 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002f66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f68:	689b      	ldr	r3, [r3, #8]
 8002f6a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002f6e:	f023 030f 	bic.w	r3, r3, #15
 8002f72:	683a      	ldr	r2, [r7, #0]
 8002f74:	6811      	ldr	r1, [r2, #0]
 8002f76:	683a      	ldr	r2, [r7, #0]
 8002f78:	6892      	ldr	r2, [r2, #8]
 8002f7a:	430a      	orrs	r2, r1
 8002f7c:	431a      	orrs	r2, r3
 8002f7e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f80:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002f82:	e047      	b.n	8003014 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002f84:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002f8c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f8e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002f98:	d004      	beq.n	8002fa4 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a23      	ldr	r2, [pc, #140]	@ (800302c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d10f      	bne.n	8002fc4 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8002fa4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002fa8:	f7ff ff1e 	bl	8002de8 <LL_ADC_IsEnabled>
 8002fac:	4604      	mov	r4, r0
 8002fae:	481f      	ldr	r0, [pc, #124]	@ (800302c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002fb0:	f7ff ff1a 	bl	8002de8 <LL_ADC_IsEnabled>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	4323      	orrs	r3, r4
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	bf0c      	ite	eq
 8002fbc:	2301      	moveq	r3, #1
 8002fbe:	2300      	movne	r3, #0
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	e012      	b.n	8002fea <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8002fc4:	481a      	ldr	r0, [pc, #104]	@ (8003030 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002fc6:	f7ff ff0f 	bl	8002de8 <LL_ADC_IsEnabled>
 8002fca:	4604      	mov	r4, r0
 8002fcc:	4819      	ldr	r0, [pc, #100]	@ (8003034 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8002fce:	f7ff ff0b 	bl	8002de8 <LL_ADC_IsEnabled>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	431c      	orrs	r4, r3
 8002fd6:	481a      	ldr	r0, [pc, #104]	@ (8003040 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8002fd8:	f7ff ff06 	bl	8002de8 <LL_ADC_IsEnabled>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	4323      	orrs	r3, r4
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	bf0c      	ite	eq
 8002fe4:	2301      	moveq	r3, #1
 8002fe6:	2300      	movne	r3, #0
 8002fe8:	b2db      	uxtb	r3, r3
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d012      	beq.n	8003014 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002fee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002ff6:	f023 030f 	bic.w	r3, r3, #15
 8002ffa:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002ffc:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002ffe:	e009      	b.n	8003014 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003004:	f043 0220 	orr.w	r2, r3, #32
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800300c:	2301      	movs	r3, #1
 800300e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003012:	e000      	b.n	8003016 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003014:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2200      	movs	r2, #0
 800301a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800301e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003022:	4618      	mov	r0, r3
 8003024:	3784      	adds	r7, #132	@ 0x84
 8003026:	46bd      	mov	sp, r7
 8003028:	bd90      	pop	{r4, r7, pc}
 800302a:	bf00      	nop
 800302c:	50000100 	.word	0x50000100
 8003030:	50000400 	.word	0x50000400
 8003034:	50000500 	.word	0x50000500
 8003038:	50000300 	.word	0x50000300
 800303c:	50000700 	.word	0x50000700
 8003040:	50000600 	.word	0x50000600

08003044 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003044:	b480      	push	{r7}
 8003046:	b085      	sub	sp, #20
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	f003 0307 	and.w	r3, r3, #7
 8003052:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003054:	4b0c      	ldr	r3, [pc, #48]	@ (8003088 <__NVIC_SetPriorityGrouping+0x44>)
 8003056:	68db      	ldr	r3, [r3, #12]
 8003058:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800305a:	68ba      	ldr	r2, [r7, #8]
 800305c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003060:	4013      	ands	r3, r2
 8003062:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003068:	68bb      	ldr	r3, [r7, #8]
 800306a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800306c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003070:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003074:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003076:	4a04      	ldr	r2, [pc, #16]	@ (8003088 <__NVIC_SetPriorityGrouping+0x44>)
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	60d3      	str	r3, [r2, #12]
}
 800307c:	bf00      	nop
 800307e:	3714      	adds	r7, #20
 8003080:	46bd      	mov	sp, r7
 8003082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003086:	4770      	bx	lr
 8003088:	e000ed00 	.word	0xe000ed00

0800308c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800308c:	b480      	push	{r7}
 800308e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003090:	4b04      	ldr	r3, [pc, #16]	@ (80030a4 <__NVIC_GetPriorityGrouping+0x18>)
 8003092:	68db      	ldr	r3, [r3, #12]
 8003094:	0a1b      	lsrs	r3, r3, #8
 8003096:	f003 0307 	and.w	r3, r3, #7
}
 800309a:	4618      	mov	r0, r3
 800309c:	46bd      	mov	sp, r7
 800309e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a2:	4770      	bx	lr
 80030a4:	e000ed00 	.word	0xe000ed00

080030a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030a8:	b480      	push	{r7}
 80030aa:	b083      	sub	sp, #12
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	4603      	mov	r3, r0
 80030b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	db0b      	blt.n	80030d2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030ba:	79fb      	ldrb	r3, [r7, #7]
 80030bc:	f003 021f 	and.w	r2, r3, #31
 80030c0:	4907      	ldr	r1, [pc, #28]	@ (80030e0 <__NVIC_EnableIRQ+0x38>)
 80030c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030c6:	095b      	lsrs	r3, r3, #5
 80030c8:	2001      	movs	r0, #1
 80030ca:	fa00 f202 	lsl.w	r2, r0, r2
 80030ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80030d2:	bf00      	nop
 80030d4:	370c      	adds	r7, #12
 80030d6:	46bd      	mov	sp, r7
 80030d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030dc:	4770      	bx	lr
 80030de:	bf00      	nop
 80030e0:	e000e100 	.word	0xe000e100

080030e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b083      	sub	sp, #12
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	4603      	mov	r3, r0
 80030ec:	6039      	str	r1, [r7, #0]
 80030ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	db0a      	blt.n	800310e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	b2da      	uxtb	r2, r3
 80030fc:	490c      	ldr	r1, [pc, #48]	@ (8003130 <__NVIC_SetPriority+0x4c>)
 80030fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003102:	0112      	lsls	r2, r2, #4
 8003104:	b2d2      	uxtb	r2, r2
 8003106:	440b      	add	r3, r1
 8003108:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800310c:	e00a      	b.n	8003124 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	b2da      	uxtb	r2, r3
 8003112:	4908      	ldr	r1, [pc, #32]	@ (8003134 <__NVIC_SetPriority+0x50>)
 8003114:	79fb      	ldrb	r3, [r7, #7]
 8003116:	f003 030f 	and.w	r3, r3, #15
 800311a:	3b04      	subs	r3, #4
 800311c:	0112      	lsls	r2, r2, #4
 800311e:	b2d2      	uxtb	r2, r2
 8003120:	440b      	add	r3, r1
 8003122:	761a      	strb	r2, [r3, #24]
}
 8003124:	bf00      	nop
 8003126:	370c      	adds	r7, #12
 8003128:	46bd      	mov	sp, r7
 800312a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312e:	4770      	bx	lr
 8003130:	e000e100 	.word	0xe000e100
 8003134:	e000ed00 	.word	0xe000ed00

08003138 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003138:	b480      	push	{r7}
 800313a:	b089      	sub	sp, #36	@ 0x24
 800313c:	af00      	add	r7, sp, #0
 800313e:	60f8      	str	r0, [r7, #12]
 8003140:	60b9      	str	r1, [r7, #8]
 8003142:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	f003 0307 	and.w	r3, r3, #7
 800314a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800314c:	69fb      	ldr	r3, [r7, #28]
 800314e:	f1c3 0307 	rsb	r3, r3, #7
 8003152:	2b04      	cmp	r3, #4
 8003154:	bf28      	it	cs
 8003156:	2304      	movcs	r3, #4
 8003158:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800315a:	69fb      	ldr	r3, [r7, #28]
 800315c:	3304      	adds	r3, #4
 800315e:	2b06      	cmp	r3, #6
 8003160:	d902      	bls.n	8003168 <NVIC_EncodePriority+0x30>
 8003162:	69fb      	ldr	r3, [r7, #28]
 8003164:	3b03      	subs	r3, #3
 8003166:	e000      	b.n	800316a <NVIC_EncodePriority+0x32>
 8003168:	2300      	movs	r3, #0
 800316a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800316c:	f04f 32ff 	mov.w	r2, #4294967295
 8003170:	69bb      	ldr	r3, [r7, #24]
 8003172:	fa02 f303 	lsl.w	r3, r2, r3
 8003176:	43da      	mvns	r2, r3
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	401a      	ands	r2, r3
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003180:	f04f 31ff 	mov.w	r1, #4294967295
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	fa01 f303 	lsl.w	r3, r1, r3
 800318a:	43d9      	mvns	r1, r3
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003190:	4313      	orrs	r3, r2
         );
}
 8003192:	4618      	mov	r0, r3
 8003194:	3724      	adds	r7, #36	@ 0x24
 8003196:	46bd      	mov	sp, r7
 8003198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319c:	4770      	bx	lr

0800319e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800319e:	b580      	push	{r7, lr}
 80031a0:	b082      	sub	sp, #8
 80031a2:	af00      	add	r7, sp, #0
 80031a4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031a6:	6878      	ldr	r0, [r7, #4]
 80031a8:	f7ff ff4c 	bl	8003044 <__NVIC_SetPriorityGrouping>
}
 80031ac:	bf00      	nop
 80031ae:	3708      	adds	r7, #8
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}

080031b4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b086      	sub	sp, #24
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	4603      	mov	r3, r0
 80031bc:	60b9      	str	r1, [r7, #8]
 80031be:	607a      	str	r2, [r7, #4]
 80031c0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80031c2:	f7ff ff63 	bl	800308c <__NVIC_GetPriorityGrouping>
 80031c6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031c8:	687a      	ldr	r2, [r7, #4]
 80031ca:	68b9      	ldr	r1, [r7, #8]
 80031cc:	6978      	ldr	r0, [r7, #20]
 80031ce:	f7ff ffb3 	bl	8003138 <NVIC_EncodePriority>
 80031d2:	4602      	mov	r2, r0
 80031d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031d8:	4611      	mov	r1, r2
 80031da:	4618      	mov	r0, r3
 80031dc:	f7ff ff82 	bl	80030e4 <__NVIC_SetPriority>
}
 80031e0:	bf00      	nop
 80031e2:	3718      	adds	r7, #24
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bd80      	pop	{r7, pc}

080031e8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b082      	sub	sp, #8
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	4603      	mov	r3, r0
 80031f0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031f6:	4618      	mov	r0, r3
 80031f8:	f7ff ff56 	bl	80030a8 <__NVIC_EnableIRQ>
}
 80031fc:	bf00      	nop
 80031fe:	3708      	adds	r7, #8
 8003200:	46bd      	mov	sp, r7
 8003202:	bd80      	pop	{r7, pc}

08003204 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003204:	b480      	push	{r7}
 8003206:	b085      	sub	sp, #20
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800320c:	2300      	movs	r3, #0
 800320e:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003216:	b2db      	uxtb	r3, r3
 8003218:	2b02      	cmp	r3, #2
 800321a:	d005      	beq.n	8003228 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2204      	movs	r2, #4
 8003220:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	73fb      	strb	r3, [r7, #15]
 8003226:	e037      	b.n	8003298 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f022 020e 	bic.w	r2, r2, #14
 8003236:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003242:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003246:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	681a      	ldr	r2, [r3, #0]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f022 0201 	bic.w	r2, r2, #1
 8003256:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800325c:	f003 021f 	and.w	r2, r3, #31
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003264:	2101      	movs	r1, #1
 8003266:	fa01 f202 	lsl.w	r2, r1, r2
 800326a:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003270:	687a      	ldr	r2, [r7, #4]
 8003272:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003274:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800327a:	2b00      	cmp	r3, #0
 800327c:	d00c      	beq.n	8003298 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003288:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800328c:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003292:	687a      	ldr	r2, [r7, #4]
 8003294:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003296:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2201      	movs	r2, #1
 800329c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2200      	movs	r2, #0
 80032a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80032a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	3714      	adds	r7, #20
 80032ae:	46bd      	mov	sp, r7
 80032b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b4:	4770      	bx	lr

080032b6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80032b6:	b580      	push	{r7, lr}
 80032b8:	b084      	sub	sp, #16
 80032ba:	af00      	add	r7, sp, #0
 80032bc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032be:	2300      	movs	r3, #0
 80032c0:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	2b02      	cmp	r3, #2
 80032cc:	d00d      	beq.n	80032ea <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2204      	movs	r2, #4
 80032d2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2201      	movs	r2, #1
 80032d8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2200      	movs	r2, #0
 80032e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80032e4:	2301      	movs	r3, #1
 80032e6:	73fb      	strb	r3, [r7, #15]
 80032e8:	e047      	b.n	800337a <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f022 020e 	bic.w	r2, r2, #14
 80032f8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f022 0201 	bic.w	r2, r2, #1
 8003308:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003314:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003318:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800331e:	f003 021f 	and.w	r2, r3, #31
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003326:	2101      	movs	r1, #1
 8003328:	fa01 f202 	lsl.w	r2, r1, r2
 800332c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003332:	687a      	ldr	r2, [r7, #4]
 8003334:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003336:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800333c:	2b00      	cmp	r3, #0
 800333e:	d00c      	beq.n	800335a <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003344:	681a      	ldr	r2, [r3, #0]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800334a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800334e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003354:	687a      	ldr	r2, [r7, #4]
 8003356:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003358:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2201      	movs	r2, #1
 800335e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2200      	movs	r2, #0
 8003366:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800336e:	2b00      	cmp	r3, #0
 8003370:	d003      	beq.n	800337a <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003376:	6878      	ldr	r0, [r7, #4]
 8003378:	4798      	blx	r3
    }
  }
  return status;
 800337a:	7bfb      	ldrb	r3, [r7, #15]
}
 800337c:	4618      	mov	r0, r3
 800337e:	3710      	adds	r7, #16
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}

08003384 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003384:	b480      	push	{r7}
 8003386:	b087      	sub	sp, #28
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
 800338c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800338e:	2300      	movs	r3, #0
 8003390:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003392:	e15a      	b.n	800364a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	681a      	ldr	r2, [r3, #0]
 8003398:	2101      	movs	r1, #1
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	fa01 f303 	lsl.w	r3, r1, r3
 80033a0:	4013      	ands	r3, r2
 80033a2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	f000 814c 	beq.w	8003644 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	f003 0303 	and.w	r3, r3, #3
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	d005      	beq.n	80033c4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80033c0:	2b02      	cmp	r3, #2
 80033c2:	d130      	bne.n	8003426 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80033ca:	697b      	ldr	r3, [r7, #20]
 80033cc:	005b      	lsls	r3, r3, #1
 80033ce:	2203      	movs	r2, #3
 80033d0:	fa02 f303 	lsl.w	r3, r2, r3
 80033d4:	43db      	mvns	r3, r3
 80033d6:	693a      	ldr	r2, [r7, #16]
 80033d8:	4013      	ands	r3, r2
 80033da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	68da      	ldr	r2, [r3, #12]
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	005b      	lsls	r3, r3, #1
 80033e4:	fa02 f303 	lsl.w	r3, r2, r3
 80033e8:	693a      	ldr	r2, [r7, #16]
 80033ea:	4313      	orrs	r3, r2
 80033ec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	693a      	ldr	r2, [r7, #16]
 80033f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80033fa:	2201      	movs	r2, #1
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003402:	43db      	mvns	r3, r3
 8003404:	693a      	ldr	r2, [r7, #16]
 8003406:	4013      	ands	r3, r2
 8003408:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	091b      	lsrs	r3, r3, #4
 8003410:	f003 0201 	and.w	r2, r3, #1
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	fa02 f303 	lsl.w	r3, r2, r3
 800341a:	693a      	ldr	r2, [r7, #16]
 800341c:	4313      	orrs	r3, r2
 800341e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	693a      	ldr	r2, [r7, #16]
 8003424:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	f003 0303 	and.w	r3, r3, #3
 800342e:	2b03      	cmp	r3, #3
 8003430:	d017      	beq.n	8003462 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	68db      	ldr	r3, [r3, #12]
 8003436:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003438:	697b      	ldr	r3, [r7, #20]
 800343a:	005b      	lsls	r3, r3, #1
 800343c:	2203      	movs	r2, #3
 800343e:	fa02 f303 	lsl.w	r3, r2, r3
 8003442:	43db      	mvns	r3, r3
 8003444:	693a      	ldr	r2, [r7, #16]
 8003446:	4013      	ands	r3, r2
 8003448:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	689a      	ldr	r2, [r3, #8]
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	005b      	lsls	r3, r3, #1
 8003452:	fa02 f303 	lsl.w	r3, r2, r3
 8003456:	693a      	ldr	r2, [r7, #16]
 8003458:	4313      	orrs	r3, r2
 800345a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	693a      	ldr	r2, [r7, #16]
 8003460:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	f003 0303 	and.w	r3, r3, #3
 800346a:	2b02      	cmp	r3, #2
 800346c:	d123      	bne.n	80034b6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	08da      	lsrs	r2, r3, #3
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	3208      	adds	r2, #8
 8003476:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800347a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	f003 0307 	and.w	r3, r3, #7
 8003482:	009b      	lsls	r3, r3, #2
 8003484:	220f      	movs	r2, #15
 8003486:	fa02 f303 	lsl.w	r3, r2, r3
 800348a:	43db      	mvns	r3, r3
 800348c:	693a      	ldr	r2, [r7, #16]
 800348e:	4013      	ands	r3, r2
 8003490:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	691a      	ldr	r2, [r3, #16]
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	f003 0307 	and.w	r3, r3, #7
 800349c:	009b      	lsls	r3, r3, #2
 800349e:	fa02 f303 	lsl.w	r3, r2, r3
 80034a2:	693a      	ldr	r2, [r7, #16]
 80034a4:	4313      	orrs	r3, r2
 80034a6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80034a8:	697b      	ldr	r3, [r7, #20]
 80034aa:	08da      	lsrs	r2, r3, #3
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	3208      	adds	r2, #8
 80034b0:	6939      	ldr	r1, [r7, #16]
 80034b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	005b      	lsls	r3, r3, #1
 80034c0:	2203      	movs	r2, #3
 80034c2:	fa02 f303 	lsl.w	r3, r2, r3
 80034c6:	43db      	mvns	r3, r3
 80034c8:	693a      	ldr	r2, [r7, #16]
 80034ca:	4013      	ands	r3, r2
 80034cc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	f003 0203 	and.w	r2, r3, #3
 80034d6:	697b      	ldr	r3, [r7, #20]
 80034d8:	005b      	lsls	r3, r3, #1
 80034da:	fa02 f303 	lsl.w	r3, r2, r3
 80034de:	693a      	ldr	r2, [r7, #16]
 80034e0:	4313      	orrs	r3, r2
 80034e2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	693a      	ldr	r2, [r7, #16]
 80034e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	f000 80a6 	beq.w	8003644 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034f8:	4b5b      	ldr	r3, [pc, #364]	@ (8003668 <HAL_GPIO_Init+0x2e4>)
 80034fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034fc:	4a5a      	ldr	r2, [pc, #360]	@ (8003668 <HAL_GPIO_Init+0x2e4>)
 80034fe:	f043 0301 	orr.w	r3, r3, #1
 8003502:	6613      	str	r3, [r2, #96]	@ 0x60
 8003504:	4b58      	ldr	r3, [pc, #352]	@ (8003668 <HAL_GPIO_Init+0x2e4>)
 8003506:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003508:	f003 0301 	and.w	r3, r3, #1
 800350c:	60bb      	str	r3, [r7, #8]
 800350e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003510:	4a56      	ldr	r2, [pc, #344]	@ (800366c <HAL_GPIO_Init+0x2e8>)
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	089b      	lsrs	r3, r3, #2
 8003516:	3302      	adds	r3, #2
 8003518:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800351c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800351e:	697b      	ldr	r3, [r7, #20]
 8003520:	f003 0303 	and.w	r3, r3, #3
 8003524:	009b      	lsls	r3, r3, #2
 8003526:	220f      	movs	r2, #15
 8003528:	fa02 f303 	lsl.w	r3, r2, r3
 800352c:	43db      	mvns	r3, r3
 800352e:	693a      	ldr	r2, [r7, #16]
 8003530:	4013      	ands	r3, r2
 8003532:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800353a:	d01f      	beq.n	800357c <HAL_GPIO_Init+0x1f8>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	4a4c      	ldr	r2, [pc, #304]	@ (8003670 <HAL_GPIO_Init+0x2ec>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d019      	beq.n	8003578 <HAL_GPIO_Init+0x1f4>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	4a4b      	ldr	r2, [pc, #300]	@ (8003674 <HAL_GPIO_Init+0x2f0>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d013      	beq.n	8003574 <HAL_GPIO_Init+0x1f0>
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	4a4a      	ldr	r2, [pc, #296]	@ (8003678 <HAL_GPIO_Init+0x2f4>)
 8003550:	4293      	cmp	r3, r2
 8003552:	d00d      	beq.n	8003570 <HAL_GPIO_Init+0x1ec>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	4a49      	ldr	r2, [pc, #292]	@ (800367c <HAL_GPIO_Init+0x2f8>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d007      	beq.n	800356c <HAL_GPIO_Init+0x1e8>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	4a48      	ldr	r2, [pc, #288]	@ (8003680 <HAL_GPIO_Init+0x2fc>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d101      	bne.n	8003568 <HAL_GPIO_Init+0x1e4>
 8003564:	2305      	movs	r3, #5
 8003566:	e00a      	b.n	800357e <HAL_GPIO_Init+0x1fa>
 8003568:	2306      	movs	r3, #6
 800356a:	e008      	b.n	800357e <HAL_GPIO_Init+0x1fa>
 800356c:	2304      	movs	r3, #4
 800356e:	e006      	b.n	800357e <HAL_GPIO_Init+0x1fa>
 8003570:	2303      	movs	r3, #3
 8003572:	e004      	b.n	800357e <HAL_GPIO_Init+0x1fa>
 8003574:	2302      	movs	r3, #2
 8003576:	e002      	b.n	800357e <HAL_GPIO_Init+0x1fa>
 8003578:	2301      	movs	r3, #1
 800357a:	e000      	b.n	800357e <HAL_GPIO_Init+0x1fa>
 800357c:	2300      	movs	r3, #0
 800357e:	697a      	ldr	r2, [r7, #20]
 8003580:	f002 0203 	and.w	r2, r2, #3
 8003584:	0092      	lsls	r2, r2, #2
 8003586:	4093      	lsls	r3, r2
 8003588:	693a      	ldr	r2, [r7, #16]
 800358a:	4313      	orrs	r3, r2
 800358c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800358e:	4937      	ldr	r1, [pc, #220]	@ (800366c <HAL_GPIO_Init+0x2e8>)
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	089b      	lsrs	r3, r3, #2
 8003594:	3302      	adds	r3, #2
 8003596:	693a      	ldr	r2, [r7, #16]
 8003598:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800359c:	4b39      	ldr	r3, [pc, #228]	@ (8003684 <HAL_GPIO_Init+0x300>)
 800359e:	689b      	ldr	r3, [r3, #8]
 80035a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	43db      	mvns	r3, r3
 80035a6:	693a      	ldr	r2, [r7, #16]
 80035a8:	4013      	ands	r3, r2
 80035aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d003      	beq.n	80035c0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80035b8:	693a      	ldr	r2, [r7, #16]
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	4313      	orrs	r3, r2
 80035be:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80035c0:	4a30      	ldr	r2, [pc, #192]	@ (8003684 <HAL_GPIO_Init+0x300>)
 80035c2:	693b      	ldr	r3, [r7, #16]
 80035c4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80035c6:	4b2f      	ldr	r3, [pc, #188]	@ (8003684 <HAL_GPIO_Init+0x300>)
 80035c8:	68db      	ldr	r3, [r3, #12]
 80035ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	43db      	mvns	r3, r3
 80035d0:	693a      	ldr	r2, [r7, #16]
 80035d2:	4013      	ands	r3, r2
 80035d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d003      	beq.n	80035ea <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80035e2:	693a      	ldr	r2, [r7, #16]
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	4313      	orrs	r3, r2
 80035e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80035ea:	4a26      	ldr	r2, [pc, #152]	@ (8003684 <HAL_GPIO_Init+0x300>)
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80035f0:	4b24      	ldr	r3, [pc, #144]	@ (8003684 <HAL_GPIO_Init+0x300>)
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	43db      	mvns	r3, r3
 80035fa:	693a      	ldr	r2, [r7, #16]
 80035fc:	4013      	ands	r3, r2
 80035fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003608:	2b00      	cmp	r3, #0
 800360a:	d003      	beq.n	8003614 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800360c:	693a      	ldr	r2, [r7, #16]
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	4313      	orrs	r3, r2
 8003612:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003614:	4a1b      	ldr	r2, [pc, #108]	@ (8003684 <HAL_GPIO_Init+0x300>)
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800361a:	4b1a      	ldr	r3, [pc, #104]	@ (8003684 <HAL_GPIO_Init+0x300>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	43db      	mvns	r3, r3
 8003624:	693a      	ldr	r2, [r7, #16]
 8003626:	4013      	ands	r3, r2
 8003628:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003632:	2b00      	cmp	r3, #0
 8003634:	d003      	beq.n	800363e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003636:	693a      	ldr	r2, [r7, #16]
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	4313      	orrs	r3, r2
 800363c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800363e:	4a11      	ldr	r2, [pc, #68]	@ (8003684 <HAL_GPIO_Init+0x300>)
 8003640:	693b      	ldr	r3, [r7, #16]
 8003642:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	3301      	adds	r3, #1
 8003648:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	697b      	ldr	r3, [r7, #20]
 8003650:	fa22 f303 	lsr.w	r3, r2, r3
 8003654:	2b00      	cmp	r3, #0
 8003656:	f47f ae9d 	bne.w	8003394 <HAL_GPIO_Init+0x10>
  }
}
 800365a:	bf00      	nop
 800365c:	bf00      	nop
 800365e:	371c      	adds	r7, #28
 8003660:	46bd      	mov	sp, r7
 8003662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003666:	4770      	bx	lr
 8003668:	40021000 	.word	0x40021000
 800366c:	40010000 	.word	0x40010000
 8003670:	48000400 	.word	0x48000400
 8003674:	48000800 	.word	0x48000800
 8003678:	48000c00 	.word	0x48000c00
 800367c:	48001000 	.word	0x48001000
 8003680:	48001400 	.word	0x48001400
 8003684:	40010400 	.word	0x40010400

08003688 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003688:	b480      	push	{r7}
 800368a:	b083      	sub	sp, #12
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
 8003690:	460b      	mov	r3, r1
 8003692:	807b      	strh	r3, [r7, #2]
 8003694:	4613      	mov	r3, r2
 8003696:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003698:	787b      	ldrb	r3, [r7, #1]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d003      	beq.n	80036a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800369e:	887a      	ldrh	r2, [r7, #2]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80036a4:	e002      	b.n	80036ac <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80036a6:	887a      	ldrh	r2, [r7, #2]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80036ac:	bf00      	nop
 80036ae:	370c      	adds	r7, #12
 80036b0:	46bd      	mov	sp, r7
 80036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b6:	4770      	bx	lr

080036b8 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80036b8:	b480      	push	{r7}
 80036ba:	b085      	sub	sp, #20
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
 80036c0:	460b      	mov	r3, r1
 80036c2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	695b      	ldr	r3, [r3, #20]
 80036c8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80036ca:	887a      	ldrh	r2, [r7, #2]
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	4013      	ands	r3, r2
 80036d0:	041a      	lsls	r2, r3, #16
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	43d9      	mvns	r1, r3
 80036d6:	887b      	ldrh	r3, [r7, #2]
 80036d8:	400b      	ands	r3, r1
 80036da:	431a      	orrs	r2, r3
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	619a      	str	r2, [r3, #24]
}
 80036e0:	bf00      	nop
 80036e2:	3714      	adds	r7, #20
 80036e4:	46bd      	mov	sp, r7
 80036e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ea:	4770      	bx	lr

080036ec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b082      	sub	sp, #8
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	4603      	mov	r3, r0
 80036f4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80036f6:	4b08      	ldr	r3, [pc, #32]	@ (8003718 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80036f8:	695a      	ldr	r2, [r3, #20]
 80036fa:	88fb      	ldrh	r3, [r7, #6]
 80036fc:	4013      	ands	r3, r2
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d006      	beq.n	8003710 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003702:	4a05      	ldr	r2, [pc, #20]	@ (8003718 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003704:	88fb      	ldrh	r3, [r7, #6]
 8003706:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003708:	88fb      	ldrh	r3, [r7, #6]
 800370a:	4618      	mov	r0, r3
 800370c:	f000 f806 	bl	800371c <HAL_GPIO_EXTI_Callback>
  }
}
 8003710:	bf00      	nop
 8003712:	3708      	adds	r7, #8
 8003714:	46bd      	mov	sp, r7
 8003716:	bd80      	pop	{r7, pc}
 8003718:	40010400 	.word	0x40010400

0800371c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800371c:	b480      	push	{r7}
 800371e:	b083      	sub	sp, #12
 8003720:	af00      	add	r7, sp, #0
 8003722:	4603      	mov	r3, r0
 8003724:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003726:	bf00      	nop
 8003728:	370c      	adds	r7, #12
 800372a:	46bd      	mov	sp, r7
 800372c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003730:	4770      	bx	lr
	...

08003734 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003734:	b480      	push	{r7}
 8003736:	b085      	sub	sp, #20
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d141      	bne.n	80037c6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003742:	4b4b      	ldr	r3, [pc, #300]	@ (8003870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800374a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800374e:	d131      	bne.n	80037b4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003750:	4b47      	ldr	r3, [pc, #284]	@ (8003870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003752:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003756:	4a46      	ldr	r2, [pc, #280]	@ (8003870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003758:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800375c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003760:	4b43      	ldr	r3, [pc, #268]	@ (8003870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003768:	4a41      	ldr	r2, [pc, #260]	@ (8003870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800376a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800376e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003770:	4b40      	ldr	r3, [pc, #256]	@ (8003874 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	2232      	movs	r2, #50	@ 0x32
 8003776:	fb02 f303 	mul.w	r3, r2, r3
 800377a:	4a3f      	ldr	r2, [pc, #252]	@ (8003878 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800377c:	fba2 2303 	umull	r2, r3, r2, r3
 8003780:	0c9b      	lsrs	r3, r3, #18
 8003782:	3301      	adds	r3, #1
 8003784:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003786:	e002      	b.n	800378e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	3b01      	subs	r3, #1
 800378c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800378e:	4b38      	ldr	r3, [pc, #224]	@ (8003870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003790:	695b      	ldr	r3, [r3, #20]
 8003792:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003796:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800379a:	d102      	bne.n	80037a2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d1f2      	bne.n	8003788 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80037a2:	4b33      	ldr	r3, [pc, #204]	@ (8003870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037a4:	695b      	ldr	r3, [r3, #20]
 80037a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037ae:	d158      	bne.n	8003862 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80037b0:	2303      	movs	r3, #3
 80037b2:	e057      	b.n	8003864 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80037b4:	4b2e      	ldr	r3, [pc, #184]	@ (8003870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037ba:	4a2d      	ldr	r2, [pc, #180]	@ (8003870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80037c0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80037c4:	e04d      	b.n	8003862 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80037cc:	d141      	bne.n	8003852 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80037ce:	4b28      	ldr	r3, [pc, #160]	@ (8003870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80037d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037da:	d131      	bne.n	8003840 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80037dc:	4b24      	ldr	r3, [pc, #144]	@ (8003870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037e2:	4a23      	ldr	r2, [pc, #140]	@ (8003870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037e8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80037ec:	4b20      	ldr	r3, [pc, #128]	@ (8003870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80037f4:	4a1e      	ldr	r2, [pc, #120]	@ (8003870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80037fa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80037fc:	4b1d      	ldr	r3, [pc, #116]	@ (8003874 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	2232      	movs	r2, #50	@ 0x32
 8003802:	fb02 f303 	mul.w	r3, r2, r3
 8003806:	4a1c      	ldr	r2, [pc, #112]	@ (8003878 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003808:	fba2 2303 	umull	r2, r3, r2, r3
 800380c:	0c9b      	lsrs	r3, r3, #18
 800380e:	3301      	adds	r3, #1
 8003810:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003812:	e002      	b.n	800381a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	3b01      	subs	r3, #1
 8003818:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800381a:	4b15      	ldr	r3, [pc, #84]	@ (8003870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800381c:	695b      	ldr	r3, [r3, #20]
 800381e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003822:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003826:	d102      	bne.n	800382e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d1f2      	bne.n	8003814 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800382e:	4b10      	ldr	r3, [pc, #64]	@ (8003870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003830:	695b      	ldr	r3, [r3, #20]
 8003832:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003836:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800383a:	d112      	bne.n	8003862 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800383c:	2303      	movs	r3, #3
 800383e:	e011      	b.n	8003864 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003840:	4b0b      	ldr	r3, [pc, #44]	@ (8003870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003842:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003846:	4a0a      	ldr	r2, [pc, #40]	@ (8003870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003848:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800384c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003850:	e007      	b.n	8003862 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003852:	4b07      	ldr	r3, [pc, #28]	@ (8003870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800385a:	4a05      	ldr	r2, [pc, #20]	@ (8003870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800385c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003860:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003862:	2300      	movs	r3, #0
}
 8003864:	4618      	mov	r0, r3
 8003866:	3714      	adds	r7, #20
 8003868:	46bd      	mov	sp, r7
 800386a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386e:	4770      	bx	lr
 8003870:	40007000 	.word	0x40007000
 8003874:	20000000 	.word	0x20000000
 8003878:	431bde83 	.word	0x431bde83

0800387c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800387c:	b480      	push	{r7}
 800387e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003880:	4b05      	ldr	r3, [pc, #20]	@ (8003898 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003882:	689b      	ldr	r3, [r3, #8]
 8003884:	4a04      	ldr	r2, [pc, #16]	@ (8003898 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003886:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800388a:	6093      	str	r3, [r2, #8]
}
 800388c:	bf00      	nop
 800388e:	46bd      	mov	sp, r7
 8003890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003894:	4770      	bx	lr
 8003896:	bf00      	nop
 8003898:	40007000 	.word	0x40007000

0800389c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b088      	sub	sp, #32
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d101      	bne.n	80038ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e2fe      	b.n	8003eac <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f003 0301 	and.w	r3, r3, #1
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d075      	beq.n	80039a6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80038ba:	4b97      	ldr	r3, [pc, #604]	@ (8003b18 <HAL_RCC_OscConfig+0x27c>)
 80038bc:	689b      	ldr	r3, [r3, #8]
 80038be:	f003 030c 	and.w	r3, r3, #12
 80038c2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80038c4:	4b94      	ldr	r3, [pc, #592]	@ (8003b18 <HAL_RCC_OscConfig+0x27c>)
 80038c6:	68db      	ldr	r3, [r3, #12]
 80038c8:	f003 0303 	and.w	r3, r3, #3
 80038cc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80038ce:	69bb      	ldr	r3, [r7, #24]
 80038d0:	2b0c      	cmp	r3, #12
 80038d2:	d102      	bne.n	80038da <HAL_RCC_OscConfig+0x3e>
 80038d4:	697b      	ldr	r3, [r7, #20]
 80038d6:	2b03      	cmp	r3, #3
 80038d8:	d002      	beq.n	80038e0 <HAL_RCC_OscConfig+0x44>
 80038da:	69bb      	ldr	r3, [r7, #24]
 80038dc:	2b08      	cmp	r3, #8
 80038de:	d10b      	bne.n	80038f8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038e0:	4b8d      	ldr	r3, [pc, #564]	@ (8003b18 <HAL_RCC_OscConfig+0x27c>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d05b      	beq.n	80039a4 <HAL_RCC_OscConfig+0x108>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d157      	bne.n	80039a4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	e2d9      	b.n	8003eac <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003900:	d106      	bne.n	8003910 <HAL_RCC_OscConfig+0x74>
 8003902:	4b85      	ldr	r3, [pc, #532]	@ (8003b18 <HAL_RCC_OscConfig+0x27c>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a84      	ldr	r2, [pc, #528]	@ (8003b18 <HAL_RCC_OscConfig+0x27c>)
 8003908:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800390c:	6013      	str	r3, [r2, #0]
 800390e:	e01d      	b.n	800394c <HAL_RCC_OscConfig+0xb0>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003918:	d10c      	bne.n	8003934 <HAL_RCC_OscConfig+0x98>
 800391a:	4b7f      	ldr	r3, [pc, #508]	@ (8003b18 <HAL_RCC_OscConfig+0x27c>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a7e      	ldr	r2, [pc, #504]	@ (8003b18 <HAL_RCC_OscConfig+0x27c>)
 8003920:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003924:	6013      	str	r3, [r2, #0]
 8003926:	4b7c      	ldr	r3, [pc, #496]	@ (8003b18 <HAL_RCC_OscConfig+0x27c>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a7b      	ldr	r2, [pc, #492]	@ (8003b18 <HAL_RCC_OscConfig+0x27c>)
 800392c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003930:	6013      	str	r3, [r2, #0]
 8003932:	e00b      	b.n	800394c <HAL_RCC_OscConfig+0xb0>
 8003934:	4b78      	ldr	r3, [pc, #480]	@ (8003b18 <HAL_RCC_OscConfig+0x27c>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a77      	ldr	r2, [pc, #476]	@ (8003b18 <HAL_RCC_OscConfig+0x27c>)
 800393a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800393e:	6013      	str	r3, [r2, #0]
 8003940:	4b75      	ldr	r3, [pc, #468]	@ (8003b18 <HAL_RCC_OscConfig+0x27c>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a74      	ldr	r2, [pc, #464]	@ (8003b18 <HAL_RCC_OscConfig+0x27c>)
 8003946:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800394a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d013      	beq.n	800397c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003954:	f7fe fa6a 	bl	8001e2c <HAL_GetTick>
 8003958:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800395a:	e008      	b.n	800396e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800395c:	f7fe fa66 	bl	8001e2c <HAL_GetTick>
 8003960:	4602      	mov	r2, r0
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	1ad3      	subs	r3, r2, r3
 8003966:	2b64      	cmp	r3, #100	@ 0x64
 8003968:	d901      	bls.n	800396e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800396a:	2303      	movs	r3, #3
 800396c:	e29e      	b.n	8003eac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800396e:	4b6a      	ldr	r3, [pc, #424]	@ (8003b18 <HAL_RCC_OscConfig+0x27c>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003976:	2b00      	cmp	r3, #0
 8003978:	d0f0      	beq.n	800395c <HAL_RCC_OscConfig+0xc0>
 800397a:	e014      	b.n	80039a6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800397c:	f7fe fa56 	bl	8001e2c <HAL_GetTick>
 8003980:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003982:	e008      	b.n	8003996 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003984:	f7fe fa52 	bl	8001e2c <HAL_GetTick>
 8003988:	4602      	mov	r2, r0
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	1ad3      	subs	r3, r2, r3
 800398e:	2b64      	cmp	r3, #100	@ 0x64
 8003990:	d901      	bls.n	8003996 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003992:	2303      	movs	r3, #3
 8003994:	e28a      	b.n	8003eac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003996:	4b60      	ldr	r3, [pc, #384]	@ (8003b18 <HAL_RCC_OscConfig+0x27c>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d1f0      	bne.n	8003984 <HAL_RCC_OscConfig+0xe8>
 80039a2:	e000      	b.n	80039a6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f003 0302 	and.w	r3, r3, #2
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d075      	beq.n	8003a9e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80039b2:	4b59      	ldr	r3, [pc, #356]	@ (8003b18 <HAL_RCC_OscConfig+0x27c>)
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	f003 030c 	and.w	r3, r3, #12
 80039ba:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80039bc:	4b56      	ldr	r3, [pc, #344]	@ (8003b18 <HAL_RCC_OscConfig+0x27c>)
 80039be:	68db      	ldr	r3, [r3, #12]
 80039c0:	f003 0303 	and.w	r3, r3, #3
 80039c4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80039c6:	69bb      	ldr	r3, [r7, #24]
 80039c8:	2b0c      	cmp	r3, #12
 80039ca:	d102      	bne.n	80039d2 <HAL_RCC_OscConfig+0x136>
 80039cc:	697b      	ldr	r3, [r7, #20]
 80039ce:	2b02      	cmp	r3, #2
 80039d0:	d002      	beq.n	80039d8 <HAL_RCC_OscConfig+0x13c>
 80039d2:	69bb      	ldr	r3, [r7, #24]
 80039d4:	2b04      	cmp	r3, #4
 80039d6:	d11f      	bne.n	8003a18 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80039d8:	4b4f      	ldr	r3, [pc, #316]	@ (8003b18 <HAL_RCC_OscConfig+0x27c>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d005      	beq.n	80039f0 <HAL_RCC_OscConfig+0x154>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	68db      	ldr	r3, [r3, #12]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d101      	bne.n	80039f0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	e25d      	b.n	8003eac <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039f0:	4b49      	ldr	r3, [pc, #292]	@ (8003b18 <HAL_RCC_OscConfig+0x27c>)
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	691b      	ldr	r3, [r3, #16]
 80039fc:	061b      	lsls	r3, r3, #24
 80039fe:	4946      	ldr	r1, [pc, #280]	@ (8003b18 <HAL_RCC_OscConfig+0x27c>)
 8003a00:	4313      	orrs	r3, r2
 8003a02:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003a04:	4b45      	ldr	r3, [pc, #276]	@ (8003b1c <HAL_RCC_OscConfig+0x280>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4618      	mov	r0, r3
 8003a0a:	f7fd f977 	bl	8000cfc <HAL_InitTick>
 8003a0e:	4603      	mov	r3, r0
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d043      	beq.n	8003a9c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	e249      	b.n	8003eac <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d023      	beq.n	8003a68 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a20:	4b3d      	ldr	r3, [pc, #244]	@ (8003b18 <HAL_RCC_OscConfig+0x27c>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a3c      	ldr	r2, [pc, #240]	@ (8003b18 <HAL_RCC_OscConfig+0x27c>)
 8003a26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a2c:	f7fe f9fe 	bl	8001e2c <HAL_GetTick>
 8003a30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a32:	e008      	b.n	8003a46 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a34:	f7fe f9fa 	bl	8001e2c <HAL_GetTick>
 8003a38:	4602      	mov	r2, r0
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	1ad3      	subs	r3, r2, r3
 8003a3e:	2b02      	cmp	r3, #2
 8003a40:	d901      	bls.n	8003a46 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003a42:	2303      	movs	r3, #3
 8003a44:	e232      	b.n	8003eac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a46:	4b34      	ldr	r3, [pc, #208]	@ (8003b18 <HAL_RCC_OscConfig+0x27c>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d0f0      	beq.n	8003a34 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a52:	4b31      	ldr	r3, [pc, #196]	@ (8003b18 <HAL_RCC_OscConfig+0x27c>)
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	691b      	ldr	r3, [r3, #16]
 8003a5e:	061b      	lsls	r3, r3, #24
 8003a60:	492d      	ldr	r1, [pc, #180]	@ (8003b18 <HAL_RCC_OscConfig+0x27c>)
 8003a62:	4313      	orrs	r3, r2
 8003a64:	604b      	str	r3, [r1, #4]
 8003a66:	e01a      	b.n	8003a9e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a68:	4b2b      	ldr	r3, [pc, #172]	@ (8003b18 <HAL_RCC_OscConfig+0x27c>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a2a      	ldr	r2, [pc, #168]	@ (8003b18 <HAL_RCC_OscConfig+0x27c>)
 8003a6e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a74:	f7fe f9da 	bl	8001e2c <HAL_GetTick>
 8003a78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a7a:	e008      	b.n	8003a8e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a7c:	f7fe f9d6 	bl	8001e2c <HAL_GetTick>
 8003a80:	4602      	mov	r2, r0
 8003a82:	693b      	ldr	r3, [r7, #16]
 8003a84:	1ad3      	subs	r3, r2, r3
 8003a86:	2b02      	cmp	r3, #2
 8003a88:	d901      	bls.n	8003a8e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003a8a:	2303      	movs	r3, #3
 8003a8c:	e20e      	b.n	8003eac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a8e:	4b22      	ldr	r3, [pc, #136]	@ (8003b18 <HAL_RCC_OscConfig+0x27c>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d1f0      	bne.n	8003a7c <HAL_RCC_OscConfig+0x1e0>
 8003a9a:	e000      	b.n	8003a9e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a9c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f003 0308 	and.w	r3, r3, #8
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d041      	beq.n	8003b2e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	695b      	ldr	r3, [r3, #20]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d01c      	beq.n	8003aec <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ab2:	4b19      	ldr	r3, [pc, #100]	@ (8003b18 <HAL_RCC_OscConfig+0x27c>)
 8003ab4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ab8:	4a17      	ldr	r2, [pc, #92]	@ (8003b18 <HAL_RCC_OscConfig+0x27c>)
 8003aba:	f043 0301 	orr.w	r3, r3, #1
 8003abe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ac2:	f7fe f9b3 	bl	8001e2c <HAL_GetTick>
 8003ac6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ac8:	e008      	b.n	8003adc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003aca:	f7fe f9af 	bl	8001e2c <HAL_GetTick>
 8003ace:	4602      	mov	r2, r0
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	1ad3      	subs	r3, r2, r3
 8003ad4:	2b02      	cmp	r3, #2
 8003ad6:	d901      	bls.n	8003adc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003ad8:	2303      	movs	r3, #3
 8003ada:	e1e7      	b.n	8003eac <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003adc:	4b0e      	ldr	r3, [pc, #56]	@ (8003b18 <HAL_RCC_OscConfig+0x27c>)
 8003ade:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ae2:	f003 0302 	and.w	r3, r3, #2
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d0ef      	beq.n	8003aca <HAL_RCC_OscConfig+0x22e>
 8003aea:	e020      	b.n	8003b2e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003aec:	4b0a      	ldr	r3, [pc, #40]	@ (8003b18 <HAL_RCC_OscConfig+0x27c>)
 8003aee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003af2:	4a09      	ldr	r2, [pc, #36]	@ (8003b18 <HAL_RCC_OscConfig+0x27c>)
 8003af4:	f023 0301 	bic.w	r3, r3, #1
 8003af8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003afc:	f7fe f996 	bl	8001e2c <HAL_GetTick>
 8003b00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b02:	e00d      	b.n	8003b20 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b04:	f7fe f992 	bl	8001e2c <HAL_GetTick>
 8003b08:	4602      	mov	r2, r0
 8003b0a:	693b      	ldr	r3, [r7, #16]
 8003b0c:	1ad3      	subs	r3, r2, r3
 8003b0e:	2b02      	cmp	r3, #2
 8003b10:	d906      	bls.n	8003b20 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003b12:	2303      	movs	r3, #3
 8003b14:	e1ca      	b.n	8003eac <HAL_RCC_OscConfig+0x610>
 8003b16:	bf00      	nop
 8003b18:	40021000 	.word	0x40021000
 8003b1c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b20:	4b8c      	ldr	r3, [pc, #560]	@ (8003d54 <HAL_RCC_OscConfig+0x4b8>)
 8003b22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b26:	f003 0302 	and.w	r3, r3, #2
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d1ea      	bne.n	8003b04 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 0304 	and.w	r3, r3, #4
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	f000 80a6 	beq.w	8003c88 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003b40:	4b84      	ldr	r3, [pc, #528]	@ (8003d54 <HAL_RCC_OscConfig+0x4b8>)
 8003b42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d101      	bne.n	8003b50 <HAL_RCC_OscConfig+0x2b4>
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	e000      	b.n	8003b52 <HAL_RCC_OscConfig+0x2b6>
 8003b50:	2300      	movs	r3, #0
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d00d      	beq.n	8003b72 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b56:	4b7f      	ldr	r3, [pc, #508]	@ (8003d54 <HAL_RCC_OscConfig+0x4b8>)
 8003b58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b5a:	4a7e      	ldr	r2, [pc, #504]	@ (8003d54 <HAL_RCC_OscConfig+0x4b8>)
 8003b5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b60:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b62:	4b7c      	ldr	r3, [pc, #496]	@ (8003d54 <HAL_RCC_OscConfig+0x4b8>)
 8003b64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b6a:	60fb      	str	r3, [r7, #12]
 8003b6c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b72:	4b79      	ldr	r3, [pc, #484]	@ (8003d58 <HAL_RCC_OscConfig+0x4bc>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d118      	bne.n	8003bb0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b7e:	4b76      	ldr	r3, [pc, #472]	@ (8003d58 <HAL_RCC_OscConfig+0x4bc>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a75      	ldr	r2, [pc, #468]	@ (8003d58 <HAL_RCC_OscConfig+0x4bc>)
 8003b84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b8a:	f7fe f94f 	bl	8001e2c <HAL_GetTick>
 8003b8e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b90:	e008      	b.n	8003ba4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b92:	f7fe f94b 	bl	8001e2c <HAL_GetTick>
 8003b96:	4602      	mov	r2, r0
 8003b98:	693b      	ldr	r3, [r7, #16]
 8003b9a:	1ad3      	subs	r3, r2, r3
 8003b9c:	2b02      	cmp	r3, #2
 8003b9e:	d901      	bls.n	8003ba4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003ba0:	2303      	movs	r3, #3
 8003ba2:	e183      	b.n	8003eac <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ba4:	4b6c      	ldr	r3, [pc, #432]	@ (8003d58 <HAL_RCC_OscConfig+0x4bc>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d0f0      	beq.n	8003b92 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	689b      	ldr	r3, [r3, #8]
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	d108      	bne.n	8003bca <HAL_RCC_OscConfig+0x32e>
 8003bb8:	4b66      	ldr	r3, [pc, #408]	@ (8003d54 <HAL_RCC_OscConfig+0x4b8>)
 8003bba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bbe:	4a65      	ldr	r2, [pc, #404]	@ (8003d54 <HAL_RCC_OscConfig+0x4b8>)
 8003bc0:	f043 0301 	orr.w	r3, r3, #1
 8003bc4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003bc8:	e024      	b.n	8003c14 <HAL_RCC_OscConfig+0x378>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	689b      	ldr	r3, [r3, #8]
 8003bce:	2b05      	cmp	r3, #5
 8003bd0:	d110      	bne.n	8003bf4 <HAL_RCC_OscConfig+0x358>
 8003bd2:	4b60      	ldr	r3, [pc, #384]	@ (8003d54 <HAL_RCC_OscConfig+0x4b8>)
 8003bd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bd8:	4a5e      	ldr	r2, [pc, #376]	@ (8003d54 <HAL_RCC_OscConfig+0x4b8>)
 8003bda:	f043 0304 	orr.w	r3, r3, #4
 8003bde:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003be2:	4b5c      	ldr	r3, [pc, #368]	@ (8003d54 <HAL_RCC_OscConfig+0x4b8>)
 8003be4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003be8:	4a5a      	ldr	r2, [pc, #360]	@ (8003d54 <HAL_RCC_OscConfig+0x4b8>)
 8003bea:	f043 0301 	orr.w	r3, r3, #1
 8003bee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003bf2:	e00f      	b.n	8003c14 <HAL_RCC_OscConfig+0x378>
 8003bf4:	4b57      	ldr	r3, [pc, #348]	@ (8003d54 <HAL_RCC_OscConfig+0x4b8>)
 8003bf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bfa:	4a56      	ldr	r2, [pc, #344]	@ (8003d54 <HAL_RCC_OscConfig+0x4b8>)
 8003bfc:	f023 0301 	bic.w	r3, r3, #1
 8003c00:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003c04:	4b53      	ldr	r3, [pc, #332]	@ (8003d54 <HAL_RCC_OscConfig+0x4b8>)
 8003c06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c0a:	4a52      	ldr	r2, [pc, #328]	@ (8003d54 <HAL_RCC_OscConfig+0x4b8>)
 8003c0c:	f023 0304 	bic.w	r3, r3, #4
 8003c10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	689b      	ldr	r3, [r3, #8]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d016      	beq.n	8003c4a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c1c:	f7fe f906 	bl	8001e2c <HAL_GetTick>
 8003c20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c22:	e00a      	b.n	8003c3a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c24:	f7fe f902 	bl	8001e2c <HAL_GetTick>
 8003c28:	4602      	mov	r2, r0
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	1ad3      	subs	r3, r2, r3
 8003c2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d901      	bls.n	8003c3a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003c36:	2303      	movs	r3, #3
 8003c38:	e138      	b.n	8003eac <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c3a:	4b46      	ldr	r3, [pc, #280]	@ (8003d54 <HAL_RCC_OscConfig+0x4b8>)
 8003c3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c40:	f003 0302 	and.w	r3, r3, #2
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d0ed      	beq.n	8003c24 <HAL_RCC_OscConfig+0x388>
 8003c48:	e015      	b.n	8003c76 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c4a:	f7fe f8ef 	bl	8001e2c <HAL_GetTick>
 8003c4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003c50:	e00a      	b.n	8003c68 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c52:	f7fe f8eb 	bl	8001e2c <HAL_GetTick>
 8003c56:	4602      	mov	r2, r0
 8003c58:	693b      	ldr	r3, [r7, #16]
 8003c5a:	1ad3      	subs	r3, r2, r3
 8003c5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d901      	bls.n	8003c68 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003c64:	2303      	movs	r3, #3
 8003c66:	e121      	b.n	8003eac <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003c68:	4b3a      	ldr	r3, [pc, #232]	@ (8003d54 <HAL_RCC_OscConfig+0x4b8>)
 8003c6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c6e:	f003 0302 	and.w	r3, r3, #2
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d1ed      	bne.n	8003c52 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003c76:	7ffb      	ldrb	r3, [r7, #31]
 8003c78:	2b01      	cmp	r3, #1
 8003c7a:	d105      	bne.n	8003c88 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c7c:	4b35      	ldr	r3, [pc, #212]	@ (8003d54 <HAL_RCC_OscConfig+0x4b8>)
 8003c7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c80:	4a34      	ldr	r2, [pc, #208]	@ (8003d54 <HAL_RCC_OscConfig+0x4b8>)
 8003c82:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c86:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f003 0320 	and.w	r3, r3, #32
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d03c      	beq.n	8003d0e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	699b      	ldr	r3, [r3, #24]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d01c      	beq.n	8003cd6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003c9c:	4b2d      	ldr	r3, [pc, #180]	@ (8003d54 <HAL_RCC_OscConfig+0x4b8>)
 8003c9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003ca2:	4a2c      	ldr	r2, [pc, #176]	@ (8003d54 <HAL_RCC_OscConfig+0x4b8>)
 8003ca4:	f043 0301 	orr.w	r3, r3, #1
 8003ca8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cac:	f7fe f8be 	bl	8001e2c <HAL_GetTick>
 8003cb0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003cb2:	e008      	b.n	8003cc6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003cb4:	f7fe f8ba 	bl	8001e2c <HAL_GetTick>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	1ad3      	subs	r3, r2, r3
 8003cbe:	2b02      	cmp	r3, #2
 8003cc0:	d901      	bls.n	8003cc6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003cc2:	2303      	movs	r3, #3
 8003cc4:	e0f2      	b.n	8003eac <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003cc6:	4b23      	ldr	r3, [pc, #140]	@ (8003d54 <HAL_RCC_OscConfig+0x4b8>)
 8003cc8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003ccc:	f003 0302 	and.w	r3, r3, #2
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d0ef      	beq.n	8003cb4 <HAL_RCC_OscConfig+0x418>
 8003cd4:	e01b      	b.n	8003d0e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003cd6:	4b1f      	ldr	r3, [pc, #124]	@ (8003d54 <HAL_RCC_OscConfig+0x4b8>)
 8003cd8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003cdc:	4a1d      	ldr	r2, [pc, #116]	@ (8003d54 <HAL_RCC_OscConfig+0x4b8>)
 8003cde:	f023 0301 	bic.w	r3, r3, #1
 8003ce2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ce6:	f7fe f8a1 	bl	8001e2c <HAL_GetTick>
 8003cea:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003cec:	e008      	b.n	8003d00 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003cee:	f7fe f89d 	bl	8001e2c <HAL_GetTick>
 8003cf2:	4602      	mov	r2, r0
 8003cf4:	693b      	ldr	r3, [r7, #16]
 8003cf6:	1ad3      	subs	r3, r2, r3
 8003cf8:	2b02      	cmp	r3, #2
 8003cfa:	d901      	bls.n	8003d00 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003cfc:	2303      	movs	r3, #3
 8003cfe:	e0d5      	b.n	8003eac <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003d00:	4b14      	ldr	r3, [pc, #80]	@ (8003d54 <HAL_RCC_OscConfig+0x4b8>)
 8003d02:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003d06:	f003 0302 	and.w	r3, r3, #2
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d1ef      	bne.n	8003cee <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	69db      	ldr	r3, [r3, #28]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	f000 80c9 	beq.w	8003eaa <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003d18:	4b0e      	ldr	r3, [pc, #56]	@ (8003d54 <HAL_RCC_OscConfig+0x4b8>)
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	f003 030c 	and.w	r3, r3, #12
 8003d20:	2b0c      	cmp	r3, #12
 8003d22:	f000 8083 	beq.w	8003e2c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	69db      	ldr	r3, [r3, #28]
 8003d2a:	2b02      	cmp	r3, #2
 8003d2c:	d15e      	bne.n	8003dec <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d2e:	4b09      	ldr	r3, [pc, #36]	@ (8003d54 <HAL_RCC_OscConfig+0x4b8>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a08      	ldr	r2, [pc, #32]	@ (8003d54 <HAL_RCC_OscConfig+0x4b8>)
 8003d34:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003d38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d3a:	f7fe f877 	bl	8001e2c <HAL_GetTick>
 8003d3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d40:	e00c      	b.n	8003d5c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d42:	f7fe f873 	bl	8001e2c <HAL_GetTick>
 8003d46:	4602      	mov	r2, r0
 8003d48:	693b      	ldr	r3, [r7, #16]
 8003d4a:	1ad3      	subs	r3, r2, r3
 8003d4c:	2b02      	cmp	r3, #2
 8003d4e:	d905      	bls.n	8003d5c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003d50:	2303      	movs	r3, #3
 8003d52:	e0ab      	b.n	8003eac <HAL_RCC_OscConfig+0x610>
 8003d54:	40021000 	.word	0x40021000
 8003d58:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d5c:	4b55      	ldr	r3, [pc, #340]	@ (8003eb4 <HAL_RCC_OscConfig+0x618>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d1ec      	bne.n	8003d42 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d68:	4b52      	ldr	r3, [pc, #328]	@ (8003eb4 <HAL_RCC_OscConfig+0x618>)
 8003d6a:	68da      	ldr	r2, [r3, #12]
 8003d6c:	4b52      	ldr	r3, [pc, #328]	@ (8003eb8 <HAL_RCC_OscConfig+0x61c>)
 8003d6e:	4013      	ands	r3, r2
 8003d70:	687a      	ldr	r2, [r7, #4]
 8003d72:	6a11      	ldr	r1, [r2, #32]
 8003d74:	687a      	ldr	r2, [r7, #4]
 8003d76:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003d78:	3a01      	subs	r2, #1
 8003d7a:	0112      	lsls	r2, r2, #4
 8003d7c:	4311      	orrs	r1, r2
 8003d7e:	687a      	ldr	r2, [r7, #4]
 8003d80:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003d82:	0212      	lsls	r2, r2, #8
 8003d84:	4311      	orrs	r1, r2
 8003d86:	687a      	ldr	r2, [r7, #4]
 8003d88:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003d8a:	0852      	lsrs	r2, r2, #1
 8003d8c:	3a01      	subs	r2, #1
 8003d8e:	0552      	lsls	r2, r2, #21
 8003d90:	4311      	orrs	r1, r2
 8003d92:	687a      	ldr	r2, [r7, #4]
 8003d94:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003d96:	0852      	lsrs	r2, r2, #1
 8003d98:	3a01      	subs	r2, #1
 8003d9a:	0652      	lsls	r2, r2, #25
 8003d9c:	4311      	orrs	r1, r2
 8003d9e:	687a      	ldr	r2, [r7, #4]
 8003da0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003da2:	06d2      	lsls	r2, r2, #27
 8003da4:	430a      	orrs	r2, r1
 8003da6:	4943      	ldr	r1, [pc, #268]	@ (8003eb4 <HAL_RCC_OscConfig+0x618>)
 8003da8:	4313      	orrs	r3, r2
 8003daa:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003dac:	4b41      	ldr	r3, [pc, #260]	@ (8003eb4 <HAL_RCC_OscConfig+0x618>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a40      	ldr	r2, [pc, #256]	@ (8003eb4 <HAL_RCC_OscConfig+0x618>)
 8003db2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003db6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003db8:	4b3e      	ldr	r3, [pc, #248]	@ (8003eb4 <HAL_RCC_OscConfig+0x618>)
 8003dba:	68db      	ldr	r3, [r3, #12]
 8003dbc:	4a3d      	ldr	r2, [pc, #244]	@ (8003eb4 <HAL_RCC_OscConfig+0x618>)
 8003dbe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003dc2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dc4:	f7fe f832 	bl	8001e2c <HAL_GetTick>
 8003dc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003dca:	e008      	b.n	8003dde <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dcc:	f7fe f82e 	bl	8001e2c <HAL_GetTick>
 8003dd0:	4602      	mov	r2, r0
 8003dd2:	693b      	ldr	r3, [r7, #16]
 8003dd4:	1ad3      	subs	r3, r2, r3
 8003dd6:	2b02      	cmp	r3, #2
 8003dd8:	d901      	bls.n	8003dde <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003dda:	2303      	movs	r3, #3
 8003ddc:	e066      	b.n	8003eac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003dde:	4b35      	ldr	r3, [pc, #212]	@ (8003eb4 <HAL_RCC_OscConfig+0x618>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d0f0      	beq.n	8003dcc <HAL_RCC_OscConfig+0x530>
 8003dea:	e05e      	b.n	8003eaa <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dec:	4b31      	ldr	r3, [pc, #196]	@ (8003eb4 <HAL_RCC_OscConfig+0x618>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a30      	ldr	r2, [pc, #192]	@ (8003eb4 <HAL_RCC_OscConfig+0x618>)
 8003df2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003df6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003df8:	f7fe f818 	bl	8001e2c <HAL_GetTick>
 8003dfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003dfe:	e008      	b.n	8003e12 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e00:	f7fe f814 	bl	8001e2c <HAL_GetTick>
 8003e04:	4602      	mov	r2, r0
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	1ad3      	subs	r3, r2, r3
 8003e0a:	2b02      	cmp	r3, #2
 8003e0c:	d901      	bls.n	8003e12 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	e04c      	b.n	8003eac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e12:	4b28      	ldr	r3, [pc, #160]	@ (8003eb4 <HAL_RCC_OscConfig+0x618>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d1f0      	bne.n	8003e00 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003e1e:	4b25      	ldr	r3, [pc, #148]	@ (8003eb4 <HAL_RCC_OscConfig+0x618>)
 8003e20:	68da      	ldr	r2, [r3, #12]
 8003e22:	4924      	ldr	r1, [pc, #144]	@ (8003eb4 <HAL_RCC_OscConfig+0x618>)
 8003e24:	4b25      	ldr	r3, [pc, #148]	@ (8003ebc <HAL_RCC_OscConfig+0x620>)
 8003e26:	4013      	ands	r3, r2
 8003e28:	60cb      	str	r3, [r1, #12]
 8003e2a:	e03e      	b.n	8003eaa <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	69db      	ldr	r3, [r3, #28]
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	d101      	bne.n	8003e38 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003e34:	2301      	movs	r3, #1
 8003e36:	e039      	b.n	8003eac <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003e38:	4b1e      	ldr	r3, [pc, #120]	@ (8003eb4 <HAL_RCC_OscConfig+0x618>)
 8003e3a:	68db      	ldr	r3, [r3, #12]
 8003e3c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	f003 0203 	and.w	r2, r3, #3
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6a1b      	ldr	r3, [r3, #32]
 8003e48:	429a      	cmp	r2, r3
 8003e4a:	d12c      	bne.n	8003ea6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003e4c:	697b      	ldr	r3, [r7, #20]
 8003e4e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e56:	3b01      	subs	r3, #1
 8003e58:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e5a:	429a      	cmp	r2, r3
 8003e5c:	d123      	bne.n	8003ea6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e5e:	697b      	ldr	r3, [r7, #20]
 8003e60:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e68:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003e6a:	429a      	cmp	r2, r3
 8003e6c:	d11b      	bne.n	8003ea6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e78:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e7a:	429a      	cmp	r2, r3
 8003e7c:	d113      	bne.n	8003ea6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e88:	085b      	lsrs	r3, r3, #1
 8003e8a:	3b01      	subs	r3, #1
 8003e8c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003e8e:	429a      	cmp	r2, r3
 8003e90:	d109      	bne.n	8003ea6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e9c:	085b      	lsrs	r3, r3, #1
 8003e9e:	3b01      	subs	r3, #1
 8003ea0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ea2:	429a      	cmp	r2, r3
 8003ea4:	d001      	beq.n	8003eaa <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e000      	b.n	8003eac <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003eaa:	2300      	movs	r3, #0
}
 8003eac:	4618      	mov	r0, r3
 8003eae:	3720      	adds	r7, #32
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bd80      	pop	{r7, pc}
 8003eb4:	40021000 	.word	0x40021000
 8003eb8:	019f800c 	.word	0x019f800c
 8003ebc:	feeefffc 	.word	0xfeeefffc

08003ec0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b086      	sub	sp, #24
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
 8003ec8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003eca:	2300      	movs	r3, #0
 8003ecc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d101      	bne.n	8003ed8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	e11e      	b.n	8004116 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ed8:	4b91      	ldr	r3, [pc, #580]	@ (8004120 <HAL_RCC_ClockConfig+0x260>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f003 030f 	and.w	r3, r3, #15
 8003ee0:	683a      	ldr	r2, [r7, #0]
 8003ee2:	429a      	cmp	r2, r3
 8003ee4:	d910      	bls.n	8003f08 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ee6:	4b8e      	ldr	r3, [pc, #568]	@ (8004120 <HAL_RCC_ClockConfig+0x260>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f023 020f 	bic.w	r2, r3, #15
 8003eee:	498c      	ldr	r1, [pc, #560]	@ (8004120 <HAL_RCC_ClockConfig+0x260>)
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ef6:	4b8a      	ldr	r3, [pc, #552]	@ (8004120 <HAL_RCC_ClockConfig+0x260>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f003 030f 	and.w	r3, r3, #15
 8003efe:	683a      	ldr	r2, [r7, #0]
 8003f00:	429a      	cmp	r2, r3
 8003f02:	d001      	beq.n	8003f08 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003f04:	2301      	movs	r3, #1
 8003f06:	e106      	b.n	8004116 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f003 0301 	and.w	r3, r3, #1
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d073      	beq.n	8003ffc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	2b03      	cmp	r3, #3
 8003f1a:	d129      	bne.n	8003f70 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f1c:	4b81      	ldr	r3, [pc, #516]	@ (8004124 <HAL_RCC_ClockConfig+0x264>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d101      	bne.n	8003f2c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	e0f4      	b.n	8004116 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003f2c:	f000 f9d0 	bl	80042d0 <RCC_GetSysClockFreqFromPLLSource>
 8003f30:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003f32:	693b      	ldr	r3, [r7, #16]
 8003f34:	4a7c      	ldr	r2, [pc, #496]	@ (8004128 <HAL_RCC_ClockConfig+0x268>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d93f      	bls.n	8003fba <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003f3a:	4b7a      	ldr	r3, [pc, #488]	@ (8004124 <HAL_RCC_ClockConfig+0x264>)
 8003f3c:	689b      	ldr	r3, [r3, #8]
 8003f3e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d009      	beq.n	8003f5a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d033      	beq.n	8003fba <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d12f      	bne.n	8003fba <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003f5a:	4b72      	ldr	r3, [pc, #456]	@ (8004124 <HAL_RCC_ClockConfig+0x264>)
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003f62:	4a70      	ldr	r2, [pc, #448]	@ (8004124 <HAL_RCC_ClockConfig+0x264>)
 8003f64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f68:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003f6a:	2380      	movs	r3, #128	@ 0x80
 8003f6c:	617b      	str	r3, [r7, #20]
 8003f6e:	e024      	b.n	8003fba <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	2b02      	cmp	r3, #2
 8003f76:	d107      	bne.n	8003f88 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f78:	4b6a      	ldr	r3, [pc, #424]	@ (8004124 <HAL_RCC_ClockConfig+0x264>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d109      	bne.n	8003f98 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003f84:	2301      	movs	r3, #1
 8003f86:	e0c6      	b.n	8004116 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f88:	4b66      	ldr	r3, [pc, #408]	@ (8004124 <HAL_RCC_ClockConfig+0x264>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d101      	bne.n	8003f98 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003f94:	2301      	movs	r3, #1
 8003f96:	e0be      	b.n	8004116 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003f98:	f000 f8ce 	bl	8004138 <HAL_RCC_GetSysClockFreq>
 8003f9c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003f9e:	693b      	ldr	r3, [r7, #16]
 8003fa0:	4a61      	ldr	r2, [pc, #388]	@ (8004128 <HAL_RCC_ClockConfig+0x268>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d909      	bls.n	8003fba <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003fa6:	4b5f      	ldr	r3, [pc, #380]	@ (8004124 <HAL_RCC_ClockConfig+0x264>)
 8003fa8:	689b      	ldr	r3, [r3, #8]
 8003faa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003fae:	4a5d      	ldr	r2, [pc, #372]	@ (8004124 <HAL_RCC_ClockConfig+0x264>)
 8003fb0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003fb4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003fb6:	2380      	movs	r3, #128	@ 0x80
 8003fb8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003fba:	4b5a      	ldr	r3, [pc, #360]	@ (8004124 <HAL_RCC_ClockConfig+0x264>)
 8003fbc:	689b      	ldr	r3, [r3, #8]
 8003fbe:	f023 0203 	bic.w	r2, r3, #3
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	4957      	ldr	r1, [pc, #348]	@ (8004124 <HAL_RCC_ClockConfig+0x264>)
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003fcc:	f7fd ff2e 	bl	8001e2c <HAL_GetTick>
 8003fd0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fd2:	e00a      	b.n	8003fea <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fd4:	f7fd ff2a 	bl	8001e2c <HAL_GetTick>
 8003fd8:	4602      	mov	r2, r0
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	1ad3      	subs	r3, r2, r3
 8003fde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d901      	bls.n	8003fea <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003fe6:	2303      	movs	r3, #3
 8003fe8:	e095      	b.n	8004116 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fea:	4b4e      	ldr	r3, [pc, #312]	@ (8004124 <HAL_RCC_ClockConfig+0x264>)
 8003fec:	689b      	ldr	r3, [r3, #8]
 8003fee:	f003 020c 	and.w	r2, r3, #12
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	009b      	lsls	r3, r3, #2
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d1eb      	bne.n	8003fd4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f003 0302 	and.w	r3, r3, #2
 8004004:	2b00      	cmp	r3, #0
 8004006:	d023      	beq.n	8004050 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f003 0304 	and.w	r3, r3, #4
 8004010:	2b00      	cmp	r3, #0
 8004012:	d005      	beq.n	8004020 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004014:	4b43      	ldr	r3, [pc, #268]	@ (8004124 <HAL_RCC_ClockConfig+0x264>)
 8004016:	689b      	ldr	r3, [r3, #8]
 8004018:	4a42      	ldr	r2, [pc, #264]	@ (8004124 <HAL_RCC_ClockConfig+0x264>)
 800401a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800401e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f003 0308 	and.w	r3, r3, #8
 8004028:	2b00      	cmp	r3, #0
 800402a:	d007      	beq.n	800403c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800402c:	4b3d      	ldr	r3, [pc, #244]	@ (8004124 <HAL_RCC_ClockConfig+0x264>)
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004034:	4a3b      	ldr	r2, [pc, #236]	@ (8004124 <HAL_RCC_ClockConfig+0x264>)
 8004036:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800403a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800403c:	4b39      	ldr	r3, [pc, #228]	@ (8004124 <HAL_RCC_ClockConfig+0x264>)
 800403e:	689b      	ldr	r3, [r3, #8]
 8004040:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	689b      	ldr	r3, [r3, #8]
 8004048:	4936      	ldr	r1, [pc, #216]	@ (8004124 <HAL_RCC_ClockConfig+0x264>)
 800404a:	4313      	orrs	r3, r2
 800404c:	608b      	str	r3, [r1, #8]
 800404e:	e008      	b.n	8004062 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004050:	697b      	ldr	r3, [r7, #20]
 8004052:	2b80      	cmp	r3, #128	@ 0x80
 8004054:	d105      	bne.n	8004062 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004056:	4b33      	ldr	r3, [pc, #204]	@ (8004124 <HAL_RCC_ClockConfig+0x264>)
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	4a32      	ldr	r2, [pc, #200]	@ (8004124 <HAL_RCC_ClockConfig+0x264>)
 800405c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004060:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004062:	4b2f      	ldr	r3, [pc, #188]	@ (8004120 <HAL_RCC_ClockConfig+0x260>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f003 030f 	and.w	r3, r3, #15
 800406a:	683a      	ldr	r2, [r7, #0]
 800406c:	429a      	cmp	r2, r3
 800406e:	d21d      	bcs.n	80040ac <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004070:	4b2b      	ldr	r3, [pc, #172]	@ (8004120 <HAL_RCC_ClockConfig+0x260>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f023 020f 	bic.w	r2, r3, #15
 8004078:	4929      	ldr	r1, [pc, #164]	@ (8004120 <HAL_RCC_ClockConfig+0x260>)
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	4313      	orrs	r3, r2
 800407e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004080:	f7fd fed4 	bl	8001e2c <HAL_GetTick>
 8004084:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004086:	e00a      	b.n	800409e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004088:	f7fd fed0 	bl	8001e2c <HAL_GetTick>
 800408c:	4602      	mov	r2, r0
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	1ad3      	subs	r3, r2, r3
 8004092:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004096:	4293      	cmp	r3, r2
 8004098:	d901      	bls.n	800409e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800409a:	2303      	movs	r3, #3
 800409c:	e03b      	b.n	8004116 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800409e:	4b20      	ldr	r3, [pc, #128]	@ (8004120 <HAL_RCC_ClockConfig+0x260>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f003 030f 	and.w	r3, r3, #15
 80040a6:	683a      	ldr	r2, [r7, #0]
 80040a8:	429a      	cmp	r2, r3
 80040aa:	d1ed      	bne.n	8004088 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f003 0304 	and.w	r3, r3, #4
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d008      	beq.n	80040ca <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80040b8:	4b1a      	ldr	r3, [pc, #104]	@ (8004124 <HAL_RCC_ClockConfig+0x264>)
 80040ba:	689b      	ldr	r3, [r3, #8]
 80040bc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	68db      	ldr	r3, [r3, #12]
 80040c4:	4917      	ldr	r1, [pc, #92]	@ (8004124 <HAL_RCC_ClockConfig+0x264>)
 80040c6:	4313      	orrs	r3, r2
 80040c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f003 0308 	and.w	r3, r3, #8
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d009      	beq.n	80040ea <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80040d6:	4b13      	ldr	r3, [pc, #76]	@ (8004124 <HAL_RCC_ClockConfig+0x264>)
 80040d8:	689b      	ldr	r3, [r3, #8]
 80040da:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	691b      	ldr	r3, [r3, #16]
 80040e2:	00db      	lsls	r3, r3, #3
 80040e4:	490f      	ldr	r1, [pc, #60]	@ (8004124 <HAL_RCC_ClockConfig+0x264>)
 80040e6:	4313      	orrs	r3, r2
 80040e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80040ea:	f000 f825 	bl	8004138 <HAL_RCC_GetSysClockFreq>
 80040ee:	4602      	mov	r2, r0
 80040f0:	4b0c      	ldr	r3, [pc, #48]	@ (8004124 <HAL_RCC_ClockConfig+0x264>)
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	091b      	lsrs	r3, r3, #4
 80040f6:	f003 030f 	and.w	r3, r3, #15
 80040fa:	490c      	ldr	r1, [pc, #48]	@ (800412c <HAL_RCC_ClockConfig+0x26c>)
 80040fc:	5ccb      	ldrb	r3, [r1, r3]
 80040fe:	f003 031f 	and.w	r3, r3, #31
 8004102:	fa22 f303 	lsr.w	r3, r2, r3
 8004106:	4a0a      	ldr	r2, [pc, #40]	@ (8004130 <HAL_RCC_ClockConfig+0x270>)
 8004108:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800410a:	4b0a      	ldr	r3, [pc, #40]	@ (8004134 <HAL_RCC_ClockConfig+0x274>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4618      	mov	r0, r3
 8004110:	f7fc fdf4 	bl	8000cfc <HAL_InitTick>
 8004114:	4603      	mov	r3, r0
}
 8004116:	4618      	mov	r0, r3
 8004118:	3718      	adds	r7, #24
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}
 800411e:	bf00      	nop
 8004120:	40022000 	.word	0x40022000
 8004124:	40021000 	.word	0x40021000
 8004128:	04c4b400 	.word	0x04c4b400
 800412c:	08009514 	.word	0x08009514
 8004130:	20000000 	.word	0x20000000
 8004134:	20000004 	.word	0x20000004

08004138 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004138:	b480      	push	{r7}
 800413a:	b087      	sub	sp, #28
 800413c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800413e:	4b2c      	ldr	r3, [pc, #176]	@ (80041f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004140:	689b      	ldr	r3, [r3, #8]
 8004142:	f003 030c 	and.w	r3, r3, #12
 8004146:	2b04      	cmp	r3, #4
 8004148:	d102      	bne.n	8004150 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800414a:	4b2a      	ldr	r3, [pc, #168]	@ (80041f4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800414c:	613b      	str	r3, [r7, #16]
 800414e:	e047      	b.n	80041e0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004150:	4b27      	ldr	r3, [pc, #156]	@ (80041f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004152:	689b      	ldr	r3, [r3, #8]
 8004154:	f003 030c 	and.w	r3, r3, #12
 8004158:	2b08      	cmp	r3, #8
 800415a:	d102      	bne.n	8004162 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800415c:	4b26      	ldr	r3, [pc, #152]	@ (80041f8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800415e:	613b      	str	r3, [r7, #16]
 8004160:	e03e      	b.n	80041e0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004162:	4b23      	ldr	r3, [pc, #140]	@ (80041f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004164:	689b      	ldr	r3, [r3, #8]
 8004166:	f003 030c 	and.w	r3, r3, #12
 800416a:	2b0c      	cmp	r3, #12
 800416c:	d136      	bne.n	80041dc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800416e:	4b20      	ldr	r3, [pc, #128]	@ (80041f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004170:	68db      	ldr	r3, [r3, #12]
 8004172:	f003 0303 	and.w	r3, r3, #3
 8004176:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004178:	4b1d      	ldr	r3, [pc, #116]	@ (80041f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800417a:	68db      	ldr	r3, [r3, #12]
 800417c:	091b      	lsrs	r3, r3, #4
 800417e:	f003 030f 	and.w	r3, r3, #15
 8004182:	3301      	adds	r3, #1
 8004184:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	2b03      	cmp	r3, #3
 800418a:	d10c      	bne.n	80041a6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800418c:	4a1a      	ldr	r2, [pc, #104]	@ (80041f8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	fbb2 f3f3 	udiv	r3, r2, r3
 8004194:	4a16      	ldr	r2, [pc, #88]	@ (80041f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004196:	68d2      	ldr	r2, [r2, #12]
 8004198:	0a12      	lsrs	r2, r2, #8
 800419a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800419e:	fb02 f303 	mul.w	r3, r2, r3
 80041a2:	617b      	str	r3, [r7, #20]
      break;
 80041a4:	e00c      	b.n	80041c0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80041a6:	4a13      	ldr	r2, [pc, #76]	@ (80041f4 <HAL_RCC_GetSysClockFreq+0xbc>)
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80041ae:	4a10      	ldr	r2, [pc, #64]	@ (80041f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80041b0:	68d2      	ldr	r2, [r2, #12]
 80041b2:	0a12      	lsrs	r2, r2, #8
 80041b4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80041b8:	fb02 f303 	mul.w	r3, r2, r3
 80041bc:	617b      	str	r3, [r7, #20]
      break;
 80041be:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80041c0:	4b0b      	ldr	r3, [pc, #44]	@ (80041f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80041c2:	68db      	ldr	r3, [r3, #12]
 80041c4:	0e5b      	lsrs	r3, r3, #25
 80041c6:	f003 0303 	and.w	r3, r3, #3
 80041ca:	3301      	adds	r3, #1
 80041cc:	005b      	lsls	r3, r3, #1
 80041ce:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80041d0:	697a      	ldr	r2, [r7, #20]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80041d8:	613b      	str	r3, [r7, #16]
 80041da:	e001      	b.n	80041e0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80041dc:	2300      	movs	r3, #0
 80041de:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80041e0:	693b      	ldr	r3, [r7, #16]
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	371c      	adds	r7, #28
 80041e6:	46bd      	mov	sp, r7
 80041e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ec:	4770      	bx	lr
 80041ee:	bf00      	nop
 80041f0:	40021000 	.word	0x40021000
 80041f4:	00f42400 	.word	0x00f42400
 80041f8:	016e3600 	.word	0x016e3600

080041fc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041fc:	b480      	push	{r7}
 80041fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004200:	4b03      	ldr	r3, [pc, #12]	@ (8004210 <HAL_RCC_GetHCLKFreq+0x14>)
 8004202:	681b      	ldr	r3, [r3, #0]
}
 8004204:	4618      	mov	r0, r3
 8004206:	46bd      	mov	sp, r7
 8004208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420c:	4770      	bx	lr
 800420e:	bf00      	nop
 8004210:	20000000 	.word	0x20000000

08004214 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004218:	f7ff fff0 	bl	80041fc <HAL_RCC_GetHCLKFreq>
 800421c:	4602      	mov	r2, r0
 800421e:	4b06      	ldr	r3, [pc, #24]	@ (8004238 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004220:	689b      	ldr	r3, [r3, #8]
 8004222:	0a1b      	lsrs	r3, r3, #8
 8004224:	f003 0307 	and.w	r3, r3, #7
 8004228:	4904      	ldr	r1, [pc, #16]	@ (800423c <HAL_RCC_GetPCLK1Freq+0x28>)
 800422a:	5ccb      	ldrb	r3, [r1, r3]
 800422c:	f003 031f 	and.w	r3, r3, #31
 8004230:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004234:	4618      	mov	r0, r3
 8004236:	bd80      	pop	{r7, pc}
 8004238:	40021000 	.word	0x40021000
 800423c:	08009524 	.word	0x08009524

08004240 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004244:	f7ff ffda 	bl	80041fc <HAL_RCC_GetHCLKFreq>
 8004248:	4602      	mov	r2, r0
 800424a:	4b06      	ldr	r3, [pc, #24]	@ (8004264 <HAL_RCC_GetPCLK2Freq+0x24>)
 800424c:	689b      	ldr	r3, [r3, #8]
 800424e:	0adb      	lsrs	r3, r3, #11
 8004250:	f003 0307 	and.w	r3, r3, #7
 8004254:	4904      	ldr	r1, [pc, #16]	@ (8004268 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004256:	5ccb      	ldrb	r3, [r1, r3]
 8004258:	f003 031f 	and.w	r3, r3, #31
 800425c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004260:	4618      	mov	r0, r3
 8004262:	bd80      	pop	{r7, pc}
 8004264:	40021000 	.word	0x40021000
 8004268:	08009524 	.word	0x08009524

0800426c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800426c:	b480      	push	{r7}
 800426e:	b083      	sub	sp, #12
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
 8004274:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	220f      	movs	r2, #15
 800427a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800427c:	4b12      	ldr	r3, [pc, #72]	@ (80042c8 <HAL_RCC_GetClockConfig+0x5c>)
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	f003 0203 	and.w	r2, r3, #3
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004288:	4b0f      	ldr	r3, [pc, #60]	@ (80042c8 <HAL_RCC_GetClockConfig+0x5c>)
 800428a:	689b      	ldr	r3, [r3, #8]
 800428c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004294:	4b0c      	ldr	r3, [pc, #48]	@ (80042c8 <HAL_RCC_GetClockConfig+0x5c>)
 8004296:	689b      	ldr	r3, [r3, #8]
 8004298:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80042a0:	4b09      	ldr	r3, [pc, #36]	@ (80042c8 <HAL_RCC_GetClockConfig+0x5c>)
 80042a2:	689b      	ldr	r3, [r3, #8]
 80042a4:	08db      	lsrs	r3, r3, #3
 80042a6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80042ae:	4b07      	ldr	r3, [pc, #28]	@ (80042cc <HAL_RCC_GetClockConfig+0x60>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f003 020f 	and.w	r2, r3, #15
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	601a      	str	r2, [r3, #0]
}
 80042ba:	bf00      	nop
 80042bc:	370c      	adds	r7, #12
 80042be:	46bd      	mov	sp, r7
 80042c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c4:	4770      	bx	lr
 80042c6:	bf00      	nop
 80042c8:	40021000 	.word	0x40021000
 80042cc:	40022000 	.word	0x40022000

080042d0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b087      	sub	sp, #28
 80042d4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80042d6:	4b1e      	ldr	r3, [pc, #120]	@ (8004350 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80042d8:	68db      	ldr	r3, [r3, #12]
 80042da:	f003 0303 	and.w	r3, r3, #3
 80042de:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80042e0:	4b1b      	ldr	r3, [pc, #108]	@ (8004350 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80042e2:	68db      	ldr	r3, [r3, #12]
 80042e4:	091b      	lsrs	r3, r3, #4
 80042e6:	f003 030f 	and.w	r3, r3, #15
 80042ea:	3301      	adds	r3, #1
 80042ec:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	2b03      	cmp	r3, #3
 80042f2:	d10c      	bne.n	800430e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80042f4:	4a17      	ldr	r2, [pc, #92]	@ (8004354 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80042fc:	4a14      	ldr	r2, [pc, #80]	@ (8004350 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80042fe:	68d2      	ldr	r2, [r2, #12]
 8004300:	0a12      	lsrs	r2, r2, #8
 8004302:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004306:	fb02 f303 	mul.w	r3, r2, r3
 800430a:	617b      	str	r3, [r7, #20]
    break;
 800430c:	e00c      	b.n	8004328 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800430e:	4a12      	ldr	r2, [pc, #72]	@ (8004358 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	fbb2 f3f3 	udiv	r3, r2, r3
 8004316:	4a0e      	ldr	r2, [pc, #56]	@ (8004350 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004318:	68d2      	ldr	r2, [r2, #12]
 800431a:	0a12      	lsrs	r2, r2, #8
 800431c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004320:	fb02 f303 	mul.w	r3, r2, r3
 8004324:	617b      	str	r3, [r7, #20]
    break;
 8004326:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004328:	4b09      	ldr	r3, [pc, #36]	@ (8004350 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	0e5b      	lsrs	r3, r3, #25
 800432e:	f003 0303 	and.w	r3, r3, #3
 8004332:	3301      	adds	r3, #1
 8004334:	005b      	lsls	r3, r3, #1
 8004336:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004338:	697a      	ldr	r2, [r7, #20]
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004340:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004342:	687b      	ldr	r3, [r7, #4]
}
 8004344:	4618      	mov	r0, r3
 8004346:	371c      	adds	r7, #28
 8004348:	46bd      	mov	sp, r7
 800434a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434e:	4770      	bx	lr
 8004350:	40021000 	.word	0x40021000
 8004354:	016e3600 	.word	0x016e3600
 8004358:	00f42400 	.word	0x00f42400

0800435c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b086      	sub	sp, #24
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004364:	2300      	movs	r3, #0
 8004366:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004368:	2300      	movs	r3, #0
 800436a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004374:	2b00      	cmp	r3, #0
 8004376:	f000 8098 	beq.w	80044aa <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800437a:	2300      	movs	r3, #0
 800437c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800437e:	4b43      	ldr	r3, [pc, #268]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004380:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004382:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004386:	2b00      	cmp	r3, #0
 8004388:	d10d      	bne.n	80043a6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800438a:	4b40      	ldr	r3, [pc, #256]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800438c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800438e:	4a3f      	ldr	r2, [pc, #252]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004390:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004394:	6593      	str	r3, [r2, #88]	@ 0x58
 8004396:	4b3d      	ldr	r3, [pc, #244]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004398:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800439a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800439e:	60bb      	str	r3, [r7, #8]
 80043a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043a2:	2301      	movs	r3, #1
 80043a4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80043a6:	4b3a      	ldr	r3, [pc, #232]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4a39      	ldr	r2, [pc, #228]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80043ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043b0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80043b2:	f7fd fd3b 	bl	8001e2c <HAL_GetTick>
 80043b6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80043b8:	e009      	b.n	80043ce <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043ba:	f7fd fd37 	bl	8001e2c <HAL_GetTick>
 80043be:	4602      	mov	r2, r0
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	1ad3      	subs	r3, r2, r3
 80043c4:	2b02      	cmp	r3, #2
 80043c6:	d902      	bls.n	80043ce <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80043c8:	2303      	movs	r3, #3
 80043ca:	74fb      	strb	r3, [r7, #19]
        break;
 80043cc:	e005      	b.n	80043da <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80043ce:	4b30      	ldr	r3, [pc, #192]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d0ef      	beq.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80043da:	7cfb      	ldrb	r3, [r7, #19]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d159      	bne.n	8004494 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80043e0:	4b2a      	ldr	r3, [pc, #168]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80043e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80043ea:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80043ec:	697b      	ldr	r3, [r7, #20]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d01e      	beq.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043f6:	697a      	ldr	r2, [r7, #20]
 80043f8:	429a      	cmp	r2, r3
 80043fa:	d019      	beq.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80043fc:	4b23      	ldr	r3, [pc, #140]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80043fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004402:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004406:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004408:	4b20      	ldr	r3, [pc, #128]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800440a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800440e:	4a1f      	ldr	r2, [pc, #124]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004410:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004414:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004418:	4b1c      	ldr	r3, [pc, #112]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800441a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800441e:	4a1b      	ldr	r2, [pc, #108]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004420:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004424:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004428:	4a18      	ldr	r2, [pc, #96]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004430:	697b      	ldr	r3, [r7, #20]
 8004432:	f003 0301 	and.w	r3, r3, #1
 8004436:	2b00      	cmp	r3, #0
 8004438:	d016      	beq.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800443a:	f7fd fcf7 	bl	8001e2c <HAL_GetTick>
 800443e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004440:	e00b      	b.n	800445a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004442:	f7fd fcf3 	bl	8001e2c <HAL_GetTick>
 8004446:	4602      	mov	r2, r0
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	1ad3      	subs	r3, r2, r3
 800444c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004450:	4293      	cmp	r3, r2
 8004452:	d902      	bls.n	800445a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004454:	2303      	movs	r3, #3
 8004456:	74fb      	strb	r3, [r7, #19]
            break;
 8004458:	e006      	b.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800445a:	4b0c      	ldr	r3, [pc, #48]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800445c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004460:	f003 0302 	and.w	r3, r3, #2
 8004464:	2b00      	cmp	r3, #0
 8004466:	d0ec      	beq.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004468:	7cfb      	ldrb	r3, [r7, #19]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d10b      	bne.n	8004486 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800446e:	4b07      	ldr	r3, [pc, #28]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004470:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004474:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800447c:	4903      	ldr	r1, [pc, #12]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800447e:	4313      	orrs	r3, r2
 8004480:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004484:	e008      	b.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004486:	7cfb      	ldrb	r3, [r7, #19]
 8004488:	74bb      	strb	r3, [r7, #18]
 800448a:	e005      	b.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800448c:	40021000 	.word	0x40021000
 8004490:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004494:	7cfb      	ldrb	r3, [r7, #19]
 8004496:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004498:	7c7b      	ldrb	r3, [r7, #17]
 800449a:	2b01      	cmp	r3, #1
 800449c:	d105      	bne.n	80044aa <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800449e:	4ba7      	ldr	r3, [pc, #668]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044a2:	4aa6      	ldr	r2, [pc, #664]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80044a8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f003 0301 	and.w	r3, r3, #1
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d00a      	beq.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80044b6:	4ba1      	ldr	r3, [pc, #644]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044bc:	f023 0203 	bic.w	r2, r3, #3
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	499d      	ldr	r1, [pc, #628]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044c6:	4313      	orrs	r3, r2
 80044c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f003 0302 	and.w	r3, r3, #2
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d00a      	beq.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80044d8:	4b98      	ldr	r3, [pc, #608]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044de:	f023 020c 	bic.w	r2, r3, #12
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	689b      	ldr	r3, [r3, #8]
 80044e6:	4995      	ldr	r1, [pc, #596]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044e8:	4313      	orrs	r3, r2
 80044ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f003 0304 	and.w	r3, r3, #4
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d00a      	beq.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80044fa:	4b90      	ldr	r3, [pc, #576]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004500:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	68db      	ldr	r3, [r3, #12]
 8004508:	498c      	ldr	r1, [pc, #560]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800450a:	4313      	orrs	r3, r2
 800450c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f003 0308 	and.w	r3, r3, #8
 8004518:	2b00      	cmp	r3, #0
 800451a:	d00a      	beq.n	8004532 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800451c:	4b87      	ldr	r3, [pc, #540]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800451e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004522:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	691b      	ldr	r3, [r3, #16]
 800452a:	4984      	ldr	r1, [pc, #528]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800452c:	4313      	orrs	r3, r2
 800452e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f003 0310 	and.w	r3, r3, #16
 800453a:	2b00      	cmp	r3, #0
 800453c:	d00a      	beq.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800453e:	4b7f      	ldr	r3, [pc, #508]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004540:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004544:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	695b      	ldr	r3, [r3, #20]
 800454c:	497b      	ldr	r1, [pc, #492]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800454e:	4313      	orrs	r3, r2
 8004550:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f003 0320 	and.w	r3, r3, #32
 800455c:	2b00      	cmp	r3, #0
 800455e:	d00a      	beq.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004560:	4b76      	ldr	r3, [pc, #472]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004562:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004566:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	699b      	ldr	r3, [r3, #24]
 800456e:	4973      	ldr	r1, [pc, #460]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004570:	4313      	orrs	r3, r2
 8004572:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800457e:	2b00      	cmp	r3, #0
 8004580:	d00a      	beq.n	8004598 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004582:	4b6e      	ldr	r3, [pc, #440]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004584:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004588:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	69db      	ldr	r3, [r3, #28]
 8004590:	496a      	ldr	r1, [pc, #424]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004592:	4313      	orrs	r3, r2
 8004594:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d00a      	beq.n	80045ba <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80045a4:	4b65      	ldr	r3, [pc, #404]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045aa:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6a1b      	ldr	r3, [r3, #32]
 80045b2:	4962      	ldr	r1, [pc, #392]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045b4:	4313      	orrs	r3, r2
 80045b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d00a      	beq.n	80045dc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80045c6:	4b5d      	ldr	r3, [pc, #372]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045cc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045d4:	4959      	ldr	r1, [pc, #356]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045d6:	4313      	orrs	r3, r2
 80045d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d00a      	beq.n	80045fe <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80045e8:	4b54      	ldr	r3, [pc, #336]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045ea:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80045ee:	f023 0203 	bic.w	r2, r3, #3
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045f6:	4951      	ldr	r1, [pc, #324]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045f8:	4313      	orrs	r3, r2
 80045fa:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004606:	2b00      	cmp	r3, #0
 8004608:	d00a      	beq.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800460a:	4b4c      	ldr	r3, [pc, #304]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800460c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004610:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004618:	4948      	ldr	r1, [pc, #288]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800461a:	4313      	orrs	r3, r2
 800461c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004628:	2b00      	cmp	r3, #0
 800462a:	d015      	beq.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800462c:	4b43      	ldr	r3, [pc, #268]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800462e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004632:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800463a:	4940      	ldr	r1, [pc, #256]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800463c:	4313      	orrs	r3, r2
 800463e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004646:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800464a:	d105      	bne.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800464c:	4b3b      	ldr	r3, [pc, #236]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800464e:	68db      	ldr	r3, [r3, #12]
 8004650:	4a3a      	ldr	r2, [pc, #232]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004652:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004656:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004660:	2b00      	cmp	r3, #0
 8004662:	d015      	beq.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004664:	4b35      	ldr	r3, [pc, #212]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004666:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800466a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004672:	4932      	ldr	r1, [pc, #200]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004674:	4313      	orrs	r3, r2
 8004676:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800467e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004682:	d105      	bne.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004684:	4b2d      	ldr	r3, [pc, #180]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004686:	68db      	ldr	r3, [r3, #12]
 8004688:	4a2c      	ldr	r2, [pc, #176]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800468a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800468e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004698:	2b00      	cmp	r3, #0
 800469a:	d015      	beq.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800469c:	4b27      	ldr	r3, [pc, #156]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800469e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046a2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046aa:	4924      	ldr	r1, [pc, #144]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046ac:	4313      	orrs	r3, r2
 80046ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046b6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80046ba:	d105      	bne.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046bc:	4b1f      	ldr	r3, [pc, #124]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046be:	68db      	ldr	r3, [r3, #12]
 80046c0:	4a1e      	ldr	r2, [pc, #120]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80046c6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d015      	beq.n	8004700 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80046d4:	4b19      	ldr	r3, [pc, #100]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046da:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046e2:	4916      	ldr	r1, [pc, #88]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046e4:	4313      	orrs	r3, r2
 80046e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80046f2:	d105      	bne.n	8004700 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046f4:	4b11      	ldr	r3, [pc, #68]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046f6:	68db      	ldr	r3, [r3, #12]
 80046f8:	4a10      	ldr	r2, [pc, #64]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80046fe:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004708:	2b00      	cmp	r3, #0
 800470a:	d019      	beq.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800470c:	4b0b      	ldr	r3, [pc, #44]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800470e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004712:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800471a:	4908      	ldr	r1, [pc, #32]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800471c:	4313      	orrs	r3, r2
 800471e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004726:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800472a:	d109      	bne.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800472c:	4b03      	ldr	r3, [pc, #12]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800472e:	68db      	ldr	r3, [r3, #12]
 8004730:	4a02      	ldr	r2, [pc, #8]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004732:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004736:	60d3      	str	r3, [r2, #12]
 8004738:	e002      	b.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800473a:	bf00      	nop
 800473c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004748:	2b00      	cmp	r3, #0
 800474a:	d015      	beq.n	8004778 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800474c:	4b29      	ldr	r3, [pc, #164]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800474e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004752:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800475a:	4926      	ldr	r1, [pc, #152]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800475c:	4313      	orrs	r3, r2
 800475e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004766:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800476a:	d105      	bne.n	8004778 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800476c:	4b21      	ldr	r3, [pc, #132]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800476e:	68db      	ldr	r3, [r3, #12]
 8004770:	4a20      	ldr	r2, [pc, #128]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004772:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004776:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004780:	2b00      	cmp	r3, #0
 8004782:	d015      	beq.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004784:	4b1b      	ldr	r3, [pc, #108]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004786:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800478a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004792:	4918      	ldr	r1, [pc, #96]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004794:	4313      	orrs	r3, r2
 8004796:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800479e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047a2:	d105      	bne.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80047a4:	4b13      	ldr	r3, [pc, #76]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80047a6:	68db      	ldr	r3, [r3, #12]
 80047a8:	4a12      	ldr	r2, [pc, #72]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80047aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047ae:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d015      	beq.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80047bc:	4b0d      	ldr	r3, [pc, #52]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80047be:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80047c2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047ca:	490a      	ldr	r1, [pc, #40]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80047cc:	4313      	orrs	r3, r2
 80047ce:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047d6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80047da:	d105      	bne.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80047dc:	4b05      	ldr	r3, [pc, #20]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80047de:	68db      	ldr	r3, [r3, #12]
 80047e0:	4a04      	ldr	r2, [pc, #16]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80047e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80047e6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80047e8:	7cbb      	ldrb	r3, [r7, #18]
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	3718      	adds	r7, #24
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}
 80047f2:	bf00      	nop
 80047f4:	40021000 	.word	0x40021000

080047f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b082      	sub	sp, #8
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d101      	bne.n	800480a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004806:	2301      	movs	r3, #1
 8004808:	e049      	b.n	800489e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004810:	b2db      	uxtb	r3, r3
 8004812:	2b00      	cmp	r3, #0
 8004814:	d106      	bne.n	8004824 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2200      	movs	r2, #0
 800481a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800481e:	6878      	ldr	r0, [r7, #4]
 8004820:	f7fc fc80 	bl	8001124 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2202      	movs	r2, #2
 8004828:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681a      	ldr	r2, [r3, #0]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	3304      	adds	r3, #4
 8004834:	4619      	mov	r1, r3
 8004836:	4610      	mov	r0, r2
 8004838:	f000 fe60 	bl	80054fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2201      	movs	r2, #1
 8004840:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2201      	movs	r2, #1
 8004848:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2201      	movs	r2, #1
 8004850:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2201      	movs	r2, #1
 8004858:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2201      	movs	r2, #1
 8004860:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2201      	movs	r2, #1
 8004868:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2201      	movs	r2, #1
 8004870:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2201      	movs	r2, #1
 8004878:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2201      	movs	r2, #1
 8004880:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2201      	movs	r2, #1
 8004888:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2201      	movs	r2, #1
 8004890:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2201      	movs	r2, #1
 8004898:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800489c:	2300      	movs	r3, #0
}
 800489e:	4618      	mov	r0, r3
 80048a0:	3708      	adds	r7, #8
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bd80      	pop	{r7, pc}
	...

080048a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80048a8:	b480      	push	{r7}
 80048aa:	b085      	sub	sp, #20
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048b6:	b2db      	uxtb	r3, r3
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	d001      	beq.n	80048c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80048bc:	2301      	movs	r3, #1
 80048be:	e054      	b.n	800496a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2202      	movs	r2, #2
 80048c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	68da      	ldr	r2, [r3, #12]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f042 0201 	orr.w	r2, r2, #1
 80048d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a26      	ldr	r2, [pc, #152]	@ (8004978 <HAL_TIM_Base_Start_IT+0xd0>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d022      	beq.n	8004928 <HAL_TIM_Base_Start_IT+0x80>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048ea:	d01d      	beq.n	8004928 <HAL_TIM_Base_Start_IT+0x80>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4a22      	ldr	r2, [pc, #136]	@ (800497c <HAL_TIM_Base_Start_IT+0xd4>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d018      	beq.n	8004928 <HAL_TIM_Base_Start_IT+0x80>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4a21      	ldr	r2, [pc, #132]	@ (8004980 <HAL_TIM_Base_Start_IT+0xd8>)
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d013      	beq.n	8004928 <HAL_TIM_Base_Start_IT+0x80>
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4a1f      	ldr	r2, [pc, #124]	@ (8004984 <HAL_TIM_Base_Start_IT+0xdc>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d00e      	beq.n	8004928 <HAL_TIM_Base_Start_IT+0x80>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	4a1e      	ldr	r2, [pc, #120]	@ (8004988 <HAL_TIM_Base_Start_IT+0xe0>)
 8004910:	4293      	cmp	r3, r2
 8004912:	d009      	beq.n	8004928 <HAL_TIM_Base_Start_IT+0x80>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4a1c      	ldr	r2, [pc, #112]	@ (800498c <HAL_TIM_Base_Start_IT+0xe4>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d004      	beq.n	8004928 <HAL_TIM_Base_Start_IT+0x80>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	4a1b      	ldr	r2, [pc, #108]	@ (8004990 <HAL_TIM_Base_Start_IT+0xe8>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d115      	bne.n	8004954 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	689a      	ldr	r2, [r3, #8]
 800492e:	4b19      	ldr	r3, [pc, #100]	@ (8004994 <HAL_TIM_Base_Start_IT+0xec>)
 8004930:	4013      	ands	r3, r2
 8004932:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2b06      	cmp	r3, #6
 8004938:	d015      	beq.n	8004966 <HAL_TIM_Base_Start_IT+0xbe>
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004940:	d011      	beq.n	8004966 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	681a      	ldr	r2, [r3, #0]
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f042 0201 	orr.w	r2, r2, #1
 8004950:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004952:	e008      	b.n	8004966 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	681a      	ldr	r2, [r3, #0]
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f042 0201 	orr.w	r2, r2, #1
 8004962:	601a      	str	r2, [r3, #0]
 8004964:	e000      	b.n	8004968 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004966:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004968:	2300      	movs	r3, #0
}
 800496a:	4618      	mov	r0, r3
 800496c:	3714      	adds	r7, #20
 800496e:	46bd      	mov	sp, r7
 8004970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004974:	4770      	bx	lr
 8004976:	bf00      	nop
 8004978:	40012c00 	.word	0x40012c00
 800497c:	40000400 	.word	0x40000400
 8004980:	40000800 	.word	0x40000800
 8004984:	40000c00 	.word	0x40000c00
 8004988:	40013400 	.word	0x40013400
 800498c:	40014000 	.word	0x40014000
 8004990:	40015000 	.word	0x40015000
 8004994:	00010007 	.word	0x00010007

08004998 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b082      	sub	sp, #8
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d101      	bne.n	80049aa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80049a6:	2301      	movs	r3, #1
 80049a8:	e049      	b.n	8004a3e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049b0:	b2db      	uxtb	r3, r3
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d106      	bne.n	80049c4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2200      	movs	r2, #0
 80049ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80049be:	6878      	ldr	r0, [r7, #4]
 80049c0:	f000 f841 	bl	8004a46 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2202      	movs	r2, #2
 80049c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681a      	ldr	r2, [r3, #0]
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	3304      	adds	r3, #4
 80049d4:	4619      	mov	r1, r3
 80049d6:	4610      	mov	r0, r2
 80049d8:	f000 fd90 	bl	80054fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2201      	movs	r2, #1
 80049e0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2201      	movs	r2, #1
 80049e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2201      	movs	r2, #1
 80049f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2201      	movs	r2, #1
 80049f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2201      	movs	r2, #1
 8004a00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2201      	movs	r2, #1
 8004a08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2201      	movs	r2, #1
 8004a10:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2201      	movs	r2, #1
 8004a18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2201      	movs	r2, #1
 8004a20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2201      	movs	r2, #1
 8004a28:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2201      	movs	r2, #1
 8004a30:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2201      	movs	r2, #1
 8004a38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a3c:	2300      	movs	r3, #0
}
 8004a3e:	4618      	mov	r0, r3
 8004a40:	3708      	adds	r7, #8
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bd80      	pop	{r7, pc}

08004a46 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004a46:	b480      	push	{r7}
 8004a48:	b083      	sub	sp, #12
 8004a4a:	af00      	add	r7, sp, #0
 8004a4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004a4e:	bf00      	nop
 8004a50:	370c      	adds	r7, #12
 8004a52:	46bd      	mov	sp, r7
 8004a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a58:	4770      	bx	lr
	...

08004a5c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b084      	sub	sp, #16
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
 8004a64:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d109      	bne.n	8004a80 <HAL_TIM_PWM_Start+0x24>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004a72:	b2db      	uxtb	r3, r3
 8004a74:	2b01      	cmp	r3, #1
 8004a76:	bf14      	ite	ne
 8004a78:	2301      	movne	r3, #1
 8004a7a:	2300      	moveq	r3, #0
 8004a7c:	b2db      	uxtb	r3, r3
 8004a7e:	e03c      	b.n	8004afa <HAL_TIM_PWM_Start+0x9e>
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	2b04      	cmp	r3, #4
 8004a84:	d109      	bne.n	8004a9a <HAL_TIM_PWM_Start+0x3e>
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004a8c:	b2db      	uxtb	r3, r3
 8004a8e:	2b01      	cmp	r3, #1
 8004a90:	bf14      	ite	ne
 8004a92:	2301      	movne	r3, #1
 8004a94:	2300      	moveq	r3, #0
 8004a96:	b2db      	uxtb	r3, r3
 8004a98:	e02f      	b.n	8004afa <HAL_TIM_PWM_Start+0x9e>
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	2b08      	cmp	r3, #8
 8004a9e:	d109      	bne.n	8004ab4 <HAL_TIM_PWM_Start+0x58>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004aa6:	b2db      	uxtb	r3, r3
 8004aa8:	2b01      	cmp	r3, #1
 8004aaa:	bf14      	ite	ne
 8004aac:	2301      	movne	r3, #1
 8004aae:	2300      	moveq	r3, #0
 8004ab0:	b2db      	uxtb	r3, r3
 8004ab2:	e022      	b.n	8004afa <HAL_TIM_PWM_Start+0x9e>
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	2b0c      	cmp	r3, #12
 8004ab8:	d109      	bne.n	8004ace <HAL_TIM_PWM_Start+0x72>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ac0:	b2db      	uxtb	r3, r3
 8004ac2:	2b01      	cmp	r3, #1
 8004ac4:	bf14      	ite	ne
 8004ac6:	2301      	movne	r3, #1
 8004ac8:	2300      	moveq	r3, #0
 8004aca:	b2db      	uxtb	r3, r3
 8004acc:	e015      	b.n	8004afa <HAL_TIM_PWM_Start+0x9e>
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	2b10      	cmp	r3, #16
 8004ad2:	d109      	bne.n	8004ae8 <HAL_TIM_PWM_Start+0x8c>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004ada:	b2db      	uxtb	r3, r3
 8004adc:	2b01      	cmp	r3, #1
 8004ade:	bf14      	ite	ne
 8004ae0:	2301      	movne	r3, #1
 8004ae2:	2300      	moveq	r3, #0
 8004ae4:	b2db      	uxtb	r3, r3
 8004ae6:	e008      	b.n	8004afa <HAL_TIM_PWM_Start+0x9e>
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004aee:	b2db      	uxtb	r3, r3
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	bf14      	ite	ne
 8004af4:	2301      	movne	r3, #1
 8004af6:	2300      	moveq	r3, #0
 8004af8:	b2db      	uxtb	r3, r3
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d001      	beq.n	8004b02 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	e0a6      	b.n	8004c50 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d104      	bne.n	8004b12 <HAL_TIM_PWM_Start+0xb6>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2202      	movs	r2, #2
 8004b0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b10:	e023      	b.n	8004b5a <HAL_TIM_PWM_Start+0xfe>
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	2b04      	cmp	r3, #4
 8004b16:	d104      	bne.n	8004b22 <HAL_TIM_PWM_Start+0xc6>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2202      	movs	r2, #2
 8004b1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b20:	e01b      	b.n	8004b5a <HAL_TIM_PWM_Start+0xfe>
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	2b08      	cmp	r3, #8
 8004b26:	d104      	bne.n	8004b32 <HAL_TIM_PWM_Start+0xd6>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2202      	movs	r2, #2
 8004b2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b30:	e013      	b.n	8004b5a <HAL_TIM_PWM_Start+0xfe>
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	2b0c      	cmp	r3, #12
 8004b36:	d104      	bne.n	8004b42 <HAL_TIM_PWM_Start+0xe6>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2202      	movs	r2, #2
 8004b3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004b40:	e00b      	b.n	8004b5a <HAL_TIM_PWM_Start+0xfe>
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	2b10      	cmp	r3, #16
 8004b46:	d104      	bne.n	8004b52 <HAL_TIM_PWM_Start+0xf6>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2202      	movs	r2, #2
 8004b4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b50:	e003      	b.n	8004b5a <HAL_TIM_PWM_Start+0xfe>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2202      	movs	r2, #2
 8004b56:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	2201      	movs	r2, #1
 8004b60:	6839      	ldr	r1, [r7, #0]
 8004b62:	4618      	mov	r0, r3
 8004b64:	f001 f9b8 	bl	8005ed8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a3a      	ldr	r2, [pc, #232]	@ (8004c58 <HAL_TIM_PWM_Start+0x1fc>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d018      	beq.n	8004ba4 <HAL_TIM_PWM_Start+0x148>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a39      	ldr	r2, [pc, #228]	@ (8004c5c <HAL_TIM_PWM_Start+0x200>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d013      	beq.n	8004ba4 <HAL_TIM_PWM_Start+0x148>
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4a37      	ldr	r2, [pc, #220]	@ (8004c60 <HAL_TIM_PWM_Start+0x204>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d00e      	beq.n	8004ba4 <HAL_TIM_PWM_Start+0x148>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	4a36      	ldr	r2, [pc, #216]	@ (8004c64 <HAL_TIM_PWM_Start+0x208>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	d009      	beq.n	8004ba4 <HAL_TIM_PWM_Start+0x148>
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4a34      	ldr	r2, [pc, #208]	@ (8004c68 <HAL_TIM_PWM_Start+0x20c>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d004      	beq.n	8004ba4 <HAL_TIM_PWM_Start+0x148>
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4a33      	ldr	r2, [pc, #204]	@ (8004c6c <HAL_TIM_PWM_Start+0x210>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d101      	bne.n	8004ba8 <HAL_TIM_PWM_Start+0x14c>
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	e000      	b.n	8004baa <HAL_TIM_PWM_Start+0x14e>
 8004ba8:	2300      	movs	r3, #0
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d007      	beq.n	8004bbe <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004bbc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4a25      	ldr	r2, [pc, #148]	@ (8004c58 <HAL_TIM_PWM_Start+0x1fc>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d022      	beq.n	8004c0e <HAL_TIM_PWM_Start+0x1b2>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bd0:	d01d      	beq.n	8004c0e <HAL_TIM_PWM_Start+0x1b2>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4a26      	ldr	r2, [pc, #152]	@ (8004c70 <HAL_TIM_PWM_Start+0x214>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d018      	beq.n	8004c0e <HAL_TIM_PWM_Start+0x1b2>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a24      	ldr	r2, [pc, #144]	@ (8004c74 <HAL_TIM_PWM_Start+0x218>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d013      	beq.n	8004c0e <HAL_TIM_PWM_Start+0x1b2>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4a23      	ldr	r2, [pc, #140]	@ (8004c78 <HAL_TIM_PWM_Start+0x21c>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d00e      	beq.n	8004c0e <HAL_TIM_PWM_Start+0x1b2>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4a19      	ldr	r2, [pc, #100]	@ (8004c5c <HAL_TIM_PWM_Start+0x200>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d009      	beq.n	8004c0e <HAL_TIM_PWM_Start+0x1b2>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4a18      	ldr	r2, [pc, #96]	@ (8004c60 <HAL_TIM_PWM_Start+0x204>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d004      	beq.n	8004c0e <HAL_TIM_PWM_Start+0x1b2>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a18      	ldr	r2, [pc, #96]	@ (8004c6c <HAL_TIM_PWM_Start+0x210>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d115      	bne.n	8004c3a <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	689a      	ldr	r2, [r3, #8]
 8004c14:	4b19      	ldr	r3, [pc, #100]	@ (8004c7c <HAL_TIM_PWM_Start+0x220>)
 8004c16:	4013      	ands	r3, r2
 8004c18:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	2b06      	cmp	r3, #6
 8004c1e:	d015      	beq.n	8004c4c <HAL_TIM_PWM_Start+0x1f0>
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c26:	d011      	beq.n	8004c4c <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f042 0201 	orr.w	r2, r2, #1
 8004c36:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c38:	e008      	b.n	8004c4c <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	681a      	ldr	r2, [r3, #0]
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f042 0201 	orr.w	r2, r2, #1
 8004c48:	601a      	str	r2, [r3, #0]
 8004c4a:	e000      	b.n	8004c4e <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c4c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004c4e:	2300      	movs	r3, #0
}
 8004c50:	4618      	mov	r0, r3
 8004c52:	3710      	adds	r7, #16
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}
 8004c58:	40012c00 	.word	0x40012c00
 8004c5c:	40013400 	.word	0x40013400
 8004c60:	40014000 	.word	0x40014000
 8004c64:	40014400 	.word	0x40014400
 8004c68:	40014800 	.word	0x40014800
 8004c6c:	40015000 	.word	0x40015000
 8004c70:	40000400 	.word	0x40000400
 8004c74:	40000800 	.word	0x40000800
 8004c78:	40000c00 	.word	0x40000c00
 8004c7c:	00010007 	.word	0x00010007

08004c80 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b082      	sub	sp, #8
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
 8004c88:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	2200      	movs	r2, #0
 8004c90:	6839      	ldr	r1, [r7, #0]
 8004c92:	4618      	mov	r0, r3
 8004c94:	f001 f920 	bl	8005ed8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a40      	ldr	r2, [pc, #256]	@ (8004da0 <HAL_TIM_PWM_Stop+0x120>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d018      	beq.n	8004cd4 <HAL_TIM_PWM_Stop+0x54>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4a3f      	ldr	r2, [pc, #252]	@ (8004da4 <HAL_TIM_PWM_Stop+0x124>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d013      	beq.n	8004cd4 <HAL_TIM_PWM_Stop+0x54>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4a3d      	ldr	r2, [pc, #244]	@ (8004da8 <HAL_TIM_PWM_Stop+0x128>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d00e      	beq.n	8004cd4 <HAL_TIM_PWM_Stop+0x54>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4a3c      	ldr	r2, [pc, #240]	@ (8004dac <HAL_TIM_PWM_Stop+0x12c>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d009      	beq.n	8004cd4 <HAL_TIM_PWM_Stop+0x54>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a3a      	ldr	r2, [pc, #232]	@ (8004db0 <HAL_TIM_PWM_Stop+0x130>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d004      	beq.n	8004cd4 <HAL_TIM_PWM_Stop+0x54>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4a39      	ldr	r2, [pc, #228]	@ (8004db4 <HAL_TIM_PWM_Stop+0x134>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d101      	bne.n	8004cd8 <HAL_TIM_PWM_Stop+0x58>
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	e000      	b.n	8004cda <HAL_TIM_PWM_Stop+0x5a>
 8004cd8:	2300      	movs	r3, #0
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d017      	beq.n	8004d0e <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	6a1a      	ldr	r2, [r3, #32]
 8004ce4:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004ce8:	4013      	ands	r3, r2
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d10f      	bne.n	8004d0e <HAL_TIM_PWM_Stop+0x8e>
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	6a1a      	ldr	r2, [r3, #32]
 8004cf4:	f244 4344 	movw	r3, #17476	@ 0x4444
 8004cf8:	4013      	ands	r3, r2
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d107      	bne.n	8004d0e <HAL_TIM_PWM_Stop+0x8e>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004d0c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	6a1a      	ldr	r2, [r3, #32]
 8004d14:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004d18:	4013      	ands	r3, r2
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d10f      	bne.n	8004d3e <HAL_TIM_PWM_Stop+0xbe>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	6a1a      	ldr	r2, [r3, #32]
 8004d24:	f244 4344 	movw	r3, #17476	@ 0x4444
 8004d28:	4013      	ands	r3, r2
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d107      	bne.n	8004d3e <HAL_TIM_PWM_Stop+0xbe>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	681a      	ldr	r2, [r3, #0]
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f022 0201 	bic.w	r2, r2, #1
 8004d3c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d104      	bne.n	8004d4e <HAL_TIM_PWM_Stop+0xce>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2201      	movs	r2, #1
 8004d48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d4c:	e023      	b.n	8004d96 <HAL_TIM_PWM_Stop+0x116>
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	2b04      	cmp	r3, #4
 8004d52:	d104      	bne.n	8004d5e <HAL_TIM_PWM_Stop+0xde>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2201      	movs	r2, #1
 8004d58:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d5c:	e01b      	b.n	8004d96 <HAL_TIM_PWM_Stop+0x116>
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	2b08      	cmp	r3, #8
 8004d62:	d104      	bne.n	8004d6e <HAL_TIM_PWM_Stop+0xee>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2201      	movs	r2, #1
 8004d68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d6c:	e013      	b.n	8004d96 <HAL_TIM_PWM_Stop+0x116>
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	2b0c      	cmp	r3, #12
 8004d72:	d104      	bne.n	8004d7e <HAL_TIM_PWM_Stop+0xfe>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2201      	movs	r2, #1
 8004d78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004d7c:	e00b      	b.n	8004d96 <HAL_TIM_PWM_Stop+0x116>
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	2b10      	cmp	r3, #16
 8004d82:	d104      	bne.n	8004d8e <HAL_TIM_PWM_Stop+0x10e>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2201      	movs	r2, #1
 8004d88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d8c:	e003      	b.n	8004d96 <HAL_TIM_PWM_Stop+0x116>
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2201      	movs	r2, #1
 8004d92:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8004d96:	2300      	movs	r3, #0
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	3708      	adds	r7, #8
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	bd80      	pop	{r7, pc}
 8004da0:	40012c00 	.word	0x40012c00
 8004da4:	40013400 	.word	0x40013400
 8004da8:	40014000 	.word	0x40014000
 8004dac:	40014400 	.word	0x40014400
 8004db0:	40014800 	.word	0x40014800
 8004db4:	40015000 	.word	0x40015000

08004db8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b084      	sub	sp, #16
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	68db      	ldr	r3, [r3, #12]
 8004dc6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	691b      	ldr	r3, [r3, #16]
 8004dce:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	f003 0302 	and.w	r3, r3, #2
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d020      	beq.n	8004e1c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	f003 0302 	and.w	r3, r3, #2
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d01b      	beq.n	8004e1c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f06f 0202 	mvn.w	r2, #2
 8004dec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2201      	movs	r2, #1
 8004df2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	699b      	ldr	r3, [r3, #24]
 8004dfa:	f003 0303 	and.w	r3, r3, #3
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d003      	beq.n	8004e0a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004e02:	6878      	ldr	r0, [r7, #4]
 8004e04:	f000 fb5c 	bl	80054c0 <HAL_TIM_IC_CaptureCallback>
 8004e08:	e005      	b.n	8004e16 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e0a:	6878      	ldr	r0, [r7, #4]
 8004e0c:	f000 fb4e 	bl	80054ac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e10:	6878      	ldr	r0, [r7, #4]
 8004e12:	f000 fb5f 	bl	80054d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	f003 0304 	and.w	r3, r3, #4
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d020      	beq.n	8004e68 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	f003 0304 	and.w	r3, r3, #4
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d01b      	beq.n	8004e68 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f06f 0204 	mvn.w	r2, #4
 8004e38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2202      	movs	r2, #2
 8004e3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	699b      	ldr	r3, [r3, #24]
 8004e46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d003      	beq.n	8004e56 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e4e:	6878      	ldr	r0, [r7, #4]
 8004e50:	f000 fb36 	bl	80054c0 <HAL_TIM_IC_CaptureCallback>
 8004e54:	e005      	b.n	8004e62 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e56:	6878      	ldr	r0, [r7, #4]
 8004e58:	f000 fb28 	bl	80054ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e5c:	6878      	ldr	r0, [r7, #4]
 8004e5e:	f000 fb39 	bl	80054d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2200      	movs	r2, #0
 8004e66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	f003 0308 	and.w	r3, r3, #8
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d020      	beq.n	8004eb4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	f003 0308 	and.w	r3, r3, #8
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d01b      	beq.n	8004eb4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f06f 0208 	mvn.w	r2, #8
 8004e84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2204      	movs	r2, #4
 8004e8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	69db      	ldr	r3, [r3, #28]
 8004e92:	f003 0303 	and.w	r3, r3, #3
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d003      	beq.n	8004ea2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e9a:	6878      	ldr	r0, [r7, #4]
 8004e9c:	f000 fb10 	bl	80054c0 <HAL_TIM_IC_CaptureCallback>
 8004ea0:	e005      	b.n	8004eae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ea2:	6878      	ldr	r0, [r7, #4]
 8004ea4:	f000 fb02 	bl	80054ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ea8:	6878      	ldr	r0, [r7, #4]
 8004eaa:	f000 fb13 	bl	80054d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	f003 0310 	and.w	r3, r3, #16
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d020      	beq.n	8004f00 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	f003 0310 	and.w	r3, r3, #16
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d01b      	beq.n	8004f00 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f06f 0210 	mvn.w	r2, #16
 8004ed0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2208      	movs	r2, #8
 8004ed6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	69db      	ldr	r3, [r3, #28]
 8004ede:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d003      	beq.n	8004eee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ee6:	6878      	ldr	r0, [r7, #4]
 8004ee8:	f000 faea 	bl	80054c0 <HAL_TIM_IC_CaptureCallback>
 8004eec:	e005      	b.n	8004efa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f000 fadc 	bl	80054ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ef4:	6878      	ldr	r0, [r7, #4]
 8004ef6:	f000 faed 	bl	80054d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2200      	movs	r2, #0
 8004efe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004f00:	68bb      	ldr	r3, [r7, #8]
 8004f02:	f003 0301 	and.w	r3, r3, #1
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d00c      	beq.n	8004f24 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	f003 0301 	and.w	r3, r3, #1
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d007      	beq.n	8004f24 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f06f 0201 	mvn.w	r2, #1
 8004f1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004f1e:	6878      	ldr	r0, [r7, #4]
 8004f20:	f7fb feb0 	bl	8000c84 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004f24:	68bb      	ldr	r3, [r7, #8]
 8004f26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d104      	bne.n	8004f38 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d00c      	beq.n	8004f52 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d007      	beq.n	8004f52 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004f4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004f4c:	6878      	ldr	r0, [r7, #4]
 8004f4e:	f001 fb01 	bl	8006554 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d00c      	beq.n	8004f76 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d007      	beq.n	8004f76 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004f6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004f70:	6878      	ldr	r0, [r7, #4]
 8004f72:	f001 faf9 	bl	8006568 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d00c      	beq.n	8004f9a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d007      	beq.n	8004f9a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004f92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004f94:	6878      	ldr	r0, [r7, #4]
 8004f96:	f000 faa7 	bl	80054e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004f9a:	68bb      	ldr	r3, [r7, #8]
 8004f9c:	f003 0320 	and.w	r3, r3, #32
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d00c      	beq.n	8004fbe <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	f003 0320 	and.w	r3, r3, #32
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d007      	beq.n	8004fbe <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f06f 0220 	mvn.w	r2, #32
 8004fb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004fb8:	6878      	ldr	r0, [r7, #4]
 8004fba:	f001 fac1 	bl	8006540 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d00c      	beq.n	8004fe2 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d007      	beq.n	8004fe2 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8004fda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8004fdc:	6878      	ldr	r0, [r7, #4]
 8004fde:	f001 facd 	bl	800657c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8004fe2:	68bb      	ldr	r3, [r7, #8]
 8004fe4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d00c      	beq.n	8005006 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d007      	beq.n	8005006 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8004ffe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8005000:	6878      	ldr	r0, [r7, #4]
 8005002:	f001 fac5 	bl	8006590 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800500c:	2b00      	cmp	r3, #0
 800500e:	d00c      	beq.n	800502a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005016:	2b00      	cmp	r3, #0
 8005018:	d007      	beq.n	800502a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8005022:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8005024:	6878      	ldr	r0, [r7, #4]
 8005026:	f001 fabd 	bl	80065a4 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005030:	2b00      	cmp	r3, #0
 8005032:	d00c      	beq.n	800504e <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800503a:	2b00      	cmp	r3, #0
 800503c:	d007      	beq.n	800504e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8005046:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8005048:	6878      	ldr	r0, [r7, #4]
 800504a:	f001 fab5 	bl	80065b8 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800504e:	bf00      	nop
 8005050:	3710      	adds	r7, #16
 8005052:	46bd      	mov	sp, r7
 8005054:	bd80      	pop	{r7, pc}
	...

08005058 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b086      	sub	sp, #24
 800505c:	af00      	add	r7, sp, #0
 800505e:	60f8      	str	r0, [r7, #12]
 8005060:	60b9      	str	r1, [r7, #8]
 8005062:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005064:	2300      	movs	r3, #0
 8005066:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800506e:	2b01      	cmp	r3, #1
 8005070:	d101      	bne.n	8005076 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005072:	2302      	movs	r3, #2
 8005074:	e0ff      	b.n	8005276 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	2201      	movs	r2, #1
 800507a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2b14      	cmp	r3, #20
 8005082:	f200 80f0 	bhi.w	8005266 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005086:	a201      	add	r2, pc, #4	@ (adr r2, 800508c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005088:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800508c:	080050e1 	.word	0x080050e1
 8005090:	08005267 	.word	0x08005267
 8005094:	08005267 	.word	0x08005267
 8005098:	08005267 	.word	0x08005267
 800509c:	08005121 	.word	0x08005121
 80050a0:	08005267 	.word	0x08005267
 80050a4:	08005267 	.word	0x08005267
 80050a8:	08005267 	.word	0x08005267
 80050ac:	08005163 	.word	0x08005163
 80050b0:	08005267 	.word	0x08005267
 80050b4:	08005267 	.word	0x08005267
 80050b8:	08005267 	.word	0x08005267
 80050bc:	080051a3 	.word	0x080051a3
 80050c0:	08005267 	.word	0x08005267
 80050c4:	08005267 	.word	0x08005267
 80050c8:	08005267 	.word	0x08005267
 80050cc:	080051e5 	.word	0x080051e5
 80050d0:	08005267 	.word	0x08005267
 80050d4:	08005267 	.word	0x08005267
 80050d8:	08005267 	.word	0x08005267
 80050dc:	08005225 	.word	0x08005225
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	68b9      	ldr	r1, [r7, #8]
 80050e6:	4618      	mov	r0, r3
 80050e8:	f000 fabc 	bl	8005664 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	699a      	ldr	r2, [r3, #24]
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f042 0208 	orr.w	r2, r2, #8
 80050fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	699a      	ldr	r2, [r3, #24]
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f022 0204 	bic.w	r2, r2, #4
 800510a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	6999      	ldr	r1, [r3, #24]
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	691a      	ldr	r2, [r3, #16]
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	430a      	orrs	r2, r1
 800511c:	619a      	str	r2, [r3, #24]
      break;
 800511e:	e0a5      	b.n	800526c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	68b9      	ldr	r1, [r7, #8]
 8005126:	4618      	mov	r0, r3
 8005128:	f000 fb36 	bl	8005798 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	699a      	ldr	r2, [r3, #24]
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800513a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	699a      	ldr	r2, [r3, #24]
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800514a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	6999      	ldr	r1, [r3, #24]
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	691b      	ldr	r3, [r3, #16]
 8005156:	021a      	lsls	r2, r3, #8
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	430a      	orrs	r2, r1
 800515e:	619a      	str	r2, [r3, #24]
      break;
 8005160:	e084      	b.n	800526c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	68b9      	ldr	r1, [r7, #8]
 8005168:	4618      	mov	r0, r3
 800516a:	f000 fba9 	bl	80058c0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	69da      	ldr	r2, [r3, #28]
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f042 0208 	orr.w	r2, r2, #8
 800517c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	69da      	ldr	r2, [r3, #28]
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f022 0204 	bic.w	r2, r2, #4
 800518c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	69d9      	ldr	r1, [r3, #28]
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	691a      	ldr	r2, [r3, #16]
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	430a      	orrs	r2, r1
 800519e:	61da      	str	r2, [r3, #28]
      break;
 80051a0:	e064      	b.n	800526c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	68b9      	ldr	r1, [r7, #8]
 80051a8:	4618      	mov	r0, r3
 80051aa:	f000 fc1b 	bl	80059e4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	69da      	ldr	r2, [r3, #28]
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80051bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	69da      	ldr	r2, [r3, #28]
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	69d9      	ldr	r1, [r3, #28]
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	691b      	ldr	r3, [r3, #16]
 80051d8:	021a      	lsls	r2, r3, #8
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	430a      	orrs	r2, r1
 80051e0:	61da      	str	r2, [r3, #28]
      break;
 80051e2:	e043      	b.n	800526c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	68b9      	ldr	r1, [r7, #8]
 80051ea:	4618      	mov	r0, r3
 80051ec:	f000 fc8e 	bl	8005b0c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f042 0208 	orr.w	r2, r2, #8
 80051fe:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f022 0204 	bic.w	r2, r2, #4
 800520e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005216:	68bb      	ldr	r3, [r7, #8]
 8005218:	691a      	ldr	r2, [r3, #16]
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	430a      	orrs	r2, r1
 8005220:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005222:	e023      	b.n	800526c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	68b9      	ldr	r1, [r7, #8]
 800522a:	4618      	mov	r0, r3
 800522c:	f000 fcd8 	bl	8005be0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800523e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800524e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005256:	68bb      	ldr	r3, [r7, #8]
 8005258:	691b      	ldr	r3, [r3, #16]
 800525a:	021a      	lsls	r2, r3, #8
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	430a      	orrs	r2, r1
 8005262:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005264:	e002      	b.n	800526c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005266:	2301      	movs	r3, #1
 8005268:	75fb      	strb	r3, [r7, #23]
      break;
 800526a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	2200      	movs	r2, #0
 8005270:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005274:	7dfb      	ldrb	r3, [r7, #23]
}
 8005276:	4618      	mov	r0, r3
 8005278:	3718      	adds	r7, #24
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}
 800527e:	bf00      	nop

08005280 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b084      	sub	sp, #16
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
 8005288:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800528a:	2300      	movs	r3, #0
 800528c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005294:	2b01      	cmp	r3, #1
 8005296:	d101      	bne.n	800529c <HAL_TIM_ConfigClockSource+0x1c>
 8005298:	2302      	movs	r3, #2
 800529a:	e0f6      	b.n	800548a <HAL_TIM_ConfigClockSource+0x20a>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2201      	movs	r2, #1
 80052a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2202      	movs	r2, #2
 80052a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	689b      	ldr	r3, [r3, #8]
 80052b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80052ba:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80052be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80052c0:	68bb      	ldr	r3, [r7, #8]
 80052c2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80052c6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	68ba      	ldr	r2, [r7, #8]
 80052ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	4a6f      	ldr	r2, [pc, #444]	@ (8005494 <HAL_TIM_ConfigClockSource+0x214>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	f000 80c1 	beq.w	800545e <HAL_TIM_ConfigClockSource+0x1de>
 80052dc:	4a6d      	ldr	r2, [pc, #436]	@ (8005494 <HAL_TIM_ConfigClockSource+0x214>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	f200 80c6 	bhi.w	8005470 <HAL_TIM_ConfigClockSource+0x1f0>
 80052e4:	4a6c      	ldr	r2, [pc, #432]	@ (8005498 <HAL_TIM_ConfigClockSource+0x218>)
 80052e6:	4293      	cmp	r3, r2
 80052e8:	f000 80b9 	beq.w	800545e <HAL_TIM_ConfigClockSource+0x1de>
 80052ec:	4a6a      	ldr	r2, [pc, #424]	@ (8005498 <HAL_TIM_ConfigClockSource+0x218>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	f200 80be 	bhi.w	8005470 <HAL_TIM_ConfigClockSource+0x1f0>
 80052f4:	4a69      	ldr	r2, [pc, #420]	@ (800549c <HAL_TIM_ConfigClockSource+0x21c>)
 80052f6:	4293      	cmp	r3, r2
 80052f8:	f000 80b1 	beq.w	800545e <HAL_TIM_ConfigClockSource+0x1de>
 80052fc:	4a67      	ldr	r2, [pc, #412]	@ (800549c <HAL_TIM_ConfigClockSource+0x21c>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	f200 80b6 	bhi.w	8005470 <HAL_TIM_ConfigClockSource+0x1f0>
 8005304:	4a66      	ldr	r2, [pc, #408]	@ (80054a0 <HAL_TIM_ConfigClockSource+0x220>)
 8005306:	4293      	cmp	r3, r2
 8005308:	f000 80a9 	beq.w	800545e <HAL_TIM_ConfigClockSource+0x1de>
 800530c:	4a64      	ldr	r2, [pc, #400]	@ (80054a0 <HAL_TIM_ConfigClockSource+0x220>)
 800530e:	4293      	cmp	r3, r2
 8005310:	f200 80ae 	bhi.w	8005470 <HAL_TIM_ConfigClockSource+0x1f0>
 8005314:	4a63      	ldr	r2, [pc, #396]	@ (80054a4 <HAL_TIM_ConfigClockSource+0x224>)
 8005316:	4293      	cmp	r3, r2
 8005318:	f000 80a1 	beq.w	800545e <HAL_TIM_ConfigClockSource+0x1de>
 800531c:	4a61      	ldr	r2, [pc, #388]	@ (80054a4 <HAL_TIM_ConfigClockSource+0x224>)
 800531e:	4293      	cmp	r3, r2
 8005320:	f200 80a6 	bhi.w	8005470 <HAL_TIM_ConfigClockSource+0x1f0>
 8005324:	4a60      	ldr	r2, [pc, #384]	@ (80054a8 <HAL_TIM_ConfigClockSource+0x228>)
 8005326:	4293      	cmp	r3, r2
 8005328:	f000 8099 	beq.w	800545e <HAL_TIM_ConfigClockSource+0x1de>
 800532c:	4a5e      	ldr	r2, [pc, #376]	@ (80054a8 <HAL_TIM_ConfigClockSource+0x228>)
 800532e:	4293      	cmp	r3, r2
 8005330:	f200 809e 	bhi.w	8005470 <HAL_TIM_ConfigClockSource+0x1f0>
 8005334:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005338:	f000 8091 	beq.w	800545e <HAL_TIM_ConfigClockSource+0x1de>
 800533c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005340:	f200 8096 	bhi.w	8005470 <HAL_TIM_ConfigClockSource+0x1f0>
 8005344:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005348:	f000 8089 	beq.w	800545e <HAL_TIM_ConfigClockSource+0x1de>
 800534c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005350:	f200 808e 	bhi.w	8005470 <HAL_TIM_ConfigClockSource+0x1f0>
 8005354:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005358:	d03e      	beq.n	80053d8 <HAL_TIM_ConfigClockSource+0x158>
 800535a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800535e:	f200 8087 	bhi.w	8005470 <HAL_TIM_ConfigClockSource+0x1f0>
 8005362:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005366:	f000 8086 	beq.w	8005476 <HAL_TIM_ConfigClockSource+0x1f6>
 800536a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800536e:	d87f      	bhi.n	8005470 <HAL_TIM_ConfigClockSource+0x1f0>
 8005370:	2b70      	cmp	r3, #112	@ 0x70
 8005372:	d01a      	beq.n	80053aa <HAL_TIM_ConfigClockSource+0x12a>
 8005374:	2b70      	cmp	r3, #112	@ 0x70
 8005376:	d87b      	bhi.n	8005470 <HAL_TIM_ConfigClockSource+0x1f0>
 8005378:	2b60      	cmp	r3, #96	@ 0x60
 800537a:	d050      	beq.n	800541e <HAL_TIM_ConfigClockSource+0x19e>
 800537c:	2b60      	cmp	r3, #96	@ 0x60
 800537e:	d877      	bhi.n	8005470 <HAL_TIM_ConfigClockSource+0x1f0>
 8005380:	2b50      	cmp	r3, #80	@ 0x50
 8005382:	d03c      	beq.n	80053fe <HAL_TIM_ConfigClockSource+0x17e>
 8005384:	2b50      	cmp	r3, #80	@ 0x50
 8005386:	d873      	bhi.n	8005470 <HAL_TIM_ConfigClockSource+0x1f0>
 8005388:	2b40      	cmp	r3, #64	@ 0x40
 800538a:	d058      	beq.n	800543e <HAL_TIM_ConfigClockSource+0x1be>
 800538c:	2b40      	cmp	r3, #64	@ 0x40
 800538e:	d86f      	bhi.n	8005470 <HAL_TIM_ConfigClockSource+0x1f0>
 8005390:	2b30      	cmp	r3, #48	@ 0x30
 8005392:	d064      	beq.n	800545e <HAL_TIM_ConfigClockSource+0x1de>
 8005394:	2b30      	cmp	r3, #48	@ 0x30
 8005396:	d86b      	bhi.n	8005470 <HAL_TIM_ConfigClockSource+0x1f0>
 8005398:	2b20      	cmp	r3, #32
 800539a:	d060      	beq.n	800545e <HAL_TIM_ConfigClockSource+0x1de>
 800539c:	2b20      	cmp	r3, #32
 800539e:	d867      	bhi.n	8005470 <HAL_TIM_ConfigClockSource+0x1f0>
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d05c      	beq.n	800545e <HAL_TIM_ConfigClockSource+0x1de>
 80053a4:	2b10      	cmp	r3, #16
 80053a6:	d05a      	beq.n	800545e <HAL_TIM_ConfigClockSource+0x1de>
 80053a8:	e062      	b.n	8005470 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80053ba:	f000 fd6d 	bl	8005e98 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80053c6:	68bb      	ldr	r3, [r7, #8]
 80053c8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80053cc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	68ba      	ldr	r2, [r7, #8]
 80053d4:	609a      	str	r2, [r3, #8]
      break;
 80053d6:	e04f      	b.n	8005478 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80053e8:	f000 fd56 	bl	8005e98 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	689a      	ldr	r2, [r3, #8]
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80053fa:	609a      	str	r2, [r3, #8]
      break;
 80053fc:	e03c      	b.n	8005478 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800540a:	461a      	mov	r2, r3
 800540c:	f000 fcc8 	bl	8005da0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	2150      	movs	r1, #80	@ 0x50
 8005416:	4618      	mov	r0, r3
 8005418:	f000 fd21 	bl	8005e5e <TIM_ITRx_SetConfig>
      break;
 800541c:	e02c      	b.n	8005478 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800542a:	461a      	mov	r2, r3
 800542c:	f000 fce7 	bl	8005dfe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	2160      	movs	r1, #96	@ 0x60
 8005436:	4618      	mov	r0, r3
 8005438:	f000 fd11 	bl	8005e5e <TIM_ITRx_SetConfig>
      break;
 800543c:	e01c      	b.n	8005478 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800544a:	461a      	mov	r2, r3
 800544c:	f000 fca8 	bl	8005da0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	2140      	movs	r1, #64	@ 0x40
 8005456:	4618      	mov	r0, r3
 8005458:	f000 fd01 	bl	8005e5e <TIM_ITRx_SetConfig>
      break;
 800545c:	e00c      	b.n	8005478 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681a      	ldr	r2, [r3, #0]
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	4619      	mov	r1, r3
 8005468:	4610      	mov	r0, r2
 800546a:	f000 fcf8 	bl	8005e5e <TIM_ITRx_SetConfig>
      break;
 800546e:	e003      	b.n	8005478 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8005470:	2301      	movs	r3, #1
 8005472:	73fb      	strb	r3, [r7, #15]
      break;
 8005474:	e000      	b.n	8005478 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8005476:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2201      	movs	r2, #1
 800547c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2200      	movs	r2, #0
 8005484:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005488:	7bfb      	ldrb	r3, [r7, #15]
}
 800548a:	4618      	mov	r0, r3
 800548c:	3710      	adds	r7, #16
 800548e:	46bd      	mov	sp, r7
 8005490:	bd80      	pop	{r7, pc}
 8005492:	bf00      	nop
 8005494:	00100070 	.word	0x00100070
 8005498:	00100060 	.word	0x00100060
 800549c:	00100050 	.word	0x00100050
 80054a0:	00100040 	.word	0x00100040
 80054a4:	00100030 	.word	0x00100030
 80054a8:	00100020 	.word	0x00100020

080054ac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80054ac:	b480      	push	{r7}
 80054ae:	b083      	sub	sp, #12
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80054b4:	bf00      	nop
 80054b6:	370c      	adds	r7, #12
 80054b8:	46bd      	mov	sp, r7
 80054ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054be:	4770      	bx	lr

080054c0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80054c0:	b480      	push	{r7}
 80054c2:	b083      	sub	sp, #12
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80054c8:	bf00      	nop
 80054ca:	370c      	adds	r7, #12
 80054cc:	46bd      	mov	sp, r7
 80054ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d2:	4770      	bx	lr

080054d4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80054d4:	b480      	push	{r7}
 80054d6:	b083      	sub	sp, #12
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80054dc:	bf00      	nop
 80054de:	370c      	adds	r7, #12
 80054e0:	46bd      	mov	sp, r7
 80054e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e6:	4770      	bx	lr

080054e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80054e8:	b480      	push	{r7}
 80054ea:	b083      	sub	sp, #12
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80054f0:	bf00      	nop
 80054f2:	370c      	adds	r7, #12
 80054f4:	46bd      	mov	sp, r7
 80054f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fa:	4770      	bx	lr

080054fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80054fc:	b480      	push	{r7}
 80054fe:	b085      	sub	sp, #20
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
 8005504:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	4a4c      	ldr	r2, [pc, #304]	@ (8005640 <TIM_Base_SetConfig+0x144>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d017      	beq.n	8005544 <TIM_Base_SetConfig+0x48>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800551a:	d013      	beq.n	8005544 <TIM_Base_SetConfig+0x48>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	4a49      	ldr	r2, [pc, #292]	@ (8005644 <TIM_Base_SetConfig+0x148>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d00f      	beq.n	8005544 <TIM_Base_SetConfig+0x48>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	4a48      	ldr	r2, [pc, #288]	@ (8005648 <TIM_Base_SetConfig+0x14c>)
 8005528:	4293      	cmp	r3, r2
 800552a:	d00b      	beq.n	8005544 <TIM_Base_SetConfig+0x48>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	4a47      	ldr	r2, [pc, #284]	@ (800564c <TIM_Base_SetConfig+0x150>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d007      	beq.n	8005544 <TIM_Base_SetConfig+0x48>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	4a46      	ldr	r2, [pc, #280]	@ (8005650 <TIM_Base_SetConfig+0x154>)
 8005538:	4293      	cmp	r3, r2
 800553a:	d003      	beq.n	8005544 <TIM_Base_SetConfig+0x48>
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	4a45      	ldr	r2, [pc, #276]	@ (8005654 <TIM_Base_SetConfig+0x158>)
 8005540:	4293      	cmp	r3, r2
 8005542:	d108      	bne.n	8005556 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800554a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	68fa      	ldr	r2, [r7, #12]
 8005552:	4313      	orrs	r3, r2
 8005554:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	4a39      	ldr	r2, [pc, #228]	@ (8005640 <TIM_Base_SetConfig+0x144>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d023      	beq.n	80055a6 <TIM_Base_SetConfig+0xaa>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005564:	d01f      	beq.n	80055a6 <TIM_Base_SetConfig+0xaa>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	4a36      	ldr	r2, [pc, #216]	@ (8005644 <TIM_Base_SetConfig+0x148>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d01b      	beq.n	80055a6 <TIM_Base_SetConfig+0xaa>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	4a35      	ldr	r2, [pc, #212]	@ (8005648 <TIM_Base_SetConfig+0x14c>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d017      	beq.n	80055a6 <TIM_Base_SetConfig+0xaa>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	4a34      	ldr	r2, [pc, #208]	@ (800564c <TIM_Base_SetConfig+0x150>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d013      	beq.n	80055a6 <TIM_Base_SetConfig+0xaa>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	4a33      	ldr	r2, [pc, #204]	@ (8005650 <TIM_Base_SetConfig+0x154>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d00f      	beq.n	80055a6 <TIM_Base_SetConfig+0xaa>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	4a33      	ldr	r2, [pc, #204]	@ (8005658 <TIM_Base_SetConfig+0x15c>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d00b      	beq.n	80055a6 <TIM_Base_SetConfig+0xaa>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	4a32      	ldr	r2, [pc, #200]	@ (800565c <TIM_Base_SetConfig+0x160>)
 8005592:	4293      	cmp	r3, r2
 8005594:	d007      	beq.n	80055a6 <TIM_Base_SetConfig+0xaa>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	4a31      	ldr	r2, [pc, #196]	@ (8005660 <TIM_Base_SetConfig+0x164>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d003      	beq.n	80055a6 <TIM_Base_SetConfig+0xaa>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	4a2c      	ldr	r2, [pc, #176]	@ (8005654 <TIM_Base_SetConfig+0x158>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d108      	bne.n	80055b8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	68db      	ldr	r3, [r3, #12]
 80055b2:	68fa      	ldr	r2, [r7, #12]
 80055b4:	4313      	orrs	r3, r2
 80055b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	695b      	ldr	r3, [r3, #20]
 80055c2:	4313      	orrs	r3, r2
 80055c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	68fa      	ldr	r2, [r7, #12]
 80055ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	689a      	ldr	r2, [r3, #8]
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	681a      	ldr	r2, [r3, #0]
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	4a18      	ldr	r2, [pc, #96]	@ (8005640 <TIM_Base_SetConfig+0x144>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d013      	beq.n	800560c <TIM_Base_SetConfig+0x110>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	4a1a      	ldr	r2, [pc, #104]	@ (8005650 <TIM_Base_SetConfig+0x154>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d00f      	beq.n	800560c <TIM_Base_SetConfig+0x110>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	4a1a      	ldr	r2, [pc, #104]	@ (8005658 <TIM_Base_SetConfig+0x15c>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d00b      	beq.n	800560c <TIM_Base_SetConfig+0x110>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	4a19      	ldr	r2, [pc, #100]	@ (800565c <TIM_Base_SetConfig+0x160>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d007      	beq.n	800560c <TIM_Base_SetConfig+0x110>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	4a18      	ldr	r2, [pc, #96]	@ (8005660 <TIM_Base_SetConfig+0x164>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d003      	beq.n	800560c <TIM_Base_SetConfig+0x110>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	4a13      	ldr	r2, [pc, #76]	@ (8005654 <TIM_Base_SetConfig+0x158>)
 8005608:	4293      	cmp	r3, r2
 800560a:	d103      	bne.n	8005614 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	691a      	ldr	r2, [r3, #16]
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2201      	movs	r2, #1
 8005618:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	691b      	ldr	r3, [r3, #16]
 800561e:	f003 0301 	and.w	r3, r3, #1
 8005622:	2b01      	cmp	r3, #1
 8005624:	d105      	bne.n	8005632 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	691b      	ldr	r3, [r3, #16]
 800562a:	f023 0201 	bic.w	r2, r3, #1
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	611a      	str	r2, [r3, #16]
  }
}
 8005632:	bf00      	nop
 8005634:	3714      	adds	r7, #20
 8005636:	46bd      	mov	sp, r7
 8005638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563c:	4770      	bx	lr
 800563e:	bf00      	nop
 8005640:	40012c00 	.word	0x40012c00
 8005644:	40000400 	.word	0x40000400
 8005648:	40000800 	.word	0x40000800
 800564c:	40000c00 	.word	0x40000c00
 8005650:	40013400 	.word	0x40013400
 8005654:	40015000 	.word	0x40015000
 8005658:	40014000 	.word	0x40014000
 800565c:	40014400 	.word	0x40014400
 8005660:	40014800 	.word	0x40014800

08005664 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005664:	b480      	push	{r7}
 8005666:	b087      	sub	sp, #28
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
 800566c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6a1b      	ldr	r3, [r3, #32]
 8005672:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6a1b      	ldr	r3, [r3, #32]
 8005678:	f023 0201 	bic.w	r2, r3, #1
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	699b      	ldr	r3, [r3, #24]
 800568a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005692:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005696:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f023 0303 	bic.w	r3, r3, #3
 800569e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	68fa      	ldr	r2, [r7, #12]
 80056a6:	4313      	orrs	r3, r2
 80056a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80056aa:	697b      	ldr	r3, [r7, #20]
 80056ac:	f023 0302 	bic.w	r3, r3, #2
 80056b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	689b      	ldr	r3, [r3, #8]
 80056b6:	697a      	ldr	r2, [r7, #20]
 80056b8:	4313      	orrs	r3, r2
 80056ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	4a30      	ldr	r2, [pc, #192]	@ (8005780 <TIM_OC1_SetConfig+0x11c>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d013      	beq.n	80056ec <TIM_OC1_SetConfig+0x88>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	4a2f      	ldr	r2, [pc, #188]	@ (8005784 <TIM_OC1_SetConfig+0x120>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d00f      	beq.n	80056ec <TIM_OC1_SetConfig+0x88>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	4a2e      	ldr	r2, [pc, #184]	@ (8005788 <TIM_OC1_SetConfig+0x124>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d00b      	beq.n	80056ec <TIM_OC1_SetConfig+0x88>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	4a2d      	ldr	r2, [pc, #180]	@ (800578c <TIM_OC1_SetConfig+0x128>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d007      	beq.n	80056ec <TIM_OC1_SetConfig+0x88>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	4a2c      	ldr	r2, [pc, #176]	@ (8005790 <TIM_OC1_SetConfig+0x12c>)
 80056e0:	4293      	cmp	r3, r2
 80056e2:	d003      	beq.n	80056ec <TIM_OC1_SetConfig+0x88>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	4a2b      	ldr	r2, [pc, #172]	@ (8005794 <TIM_OC1_SetConfig+0x130>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d10c      	bne.n	8005706 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	f023 0308 	bic.w	r3, r3, #8
 80056f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	68db      	ldr	r3, [r3, #12]
 80056f8:	697a      	ldr	r2, [r7, #20]
 80056fa:	4313      	orrs	r3, r2
 80056fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	f023 0304 	bic.w	r3, r3, #4
 8005704:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	4a1d      	ldr	r2, [pc, #116]	@ (8005780 <TIM_OC1_SetConfig+0x11c>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d013      	beq.n	8005736 <TIM_OC1_SetConfig+0xd2>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	4a1c      	ldr	r2, [pc, #112]	@ (8005784 <TIM_OC1_SetConfig+0x120>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d00f      	beq.n	8005736 <TIM_OC1_SetConfig+0xd2>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	4a1b      	ldr	r2, [pc, #108]	@ (8005788 <TIM_OC1_SetConfig+0x124>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d00b      	beq.n	8005736 <TIM_OC1_SetConfig+0xd2>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	4a1a      	ldr	r2, [pc, #104]	@ (800578c <TIM_OC1_SetConfig+0x128>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d007      	beq.n	8005736 <TIM_OC1_SetConfig+0xd2>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	4a19      	ldr	r2, [pc, #100]	@ (8005790 <TIM_OC1_SetConfig+0x12c>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d003      	beq.n	8005736 <TIM_OC1_SetConfig+0xd2>
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	4a18      	ldr	r2, [pc, #96]	@ (8005794 <TIM_OC1_SetConfig+0x130>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d111      	bne.n	800575a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005736:	693b      	ldr	r3, [r7, #16]
 8005738:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800573c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800573e:	693b      	ldr	r3, [r7, #16]
 8005740:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005744:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	695b      	ldr	r3, [r3, #20]
 800574a:	693a      	ldr	r2, [r7, #16]
 800574c:	4313      	orrs	r3, r2
 800574e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	699b      	ldr	r3, [r3, #24]
 8005754:	693a      	ldr	r2, [r7, #16]
 8005756:	4313      	orrs	r3, r2
 8005758:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	693a      	ldr	r2, [r7, #16]
 800575e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	68fa      	ldr	r2, [r7, #12]
 8005764:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	685a      	ldr	r2, [r3, #4]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	697a      	ldr	r2, [r7, #20]
 8005772:	621a      	str	r2, [r3, #32]
}
 8005774:	bf00      	nop
 8005776:	371c      	adds	r7, #28
 8005778:	46bd      	mov	sp, r7
 800577a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577e:	4770      	bx	lr
 8005780:	40012c00 	.word	0x40012c00
 8005784:	40013400 	.word	0x40013400
 8005788:	40014000 	.word	0x40014000
 800578c:	40014400 	.word	0x40014400
 8005790:	40014800 	.word	0x40014800
 8005794:	40015000 	.word	0x40015000

08005798 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005798:	b480      	push	{r7}
 800579a:	b087      	sub	sp, #28
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
 80057a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6a1b      	ldr	r3, [r3, #32]
 80057a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6a1b      	ldr	r3, [r3, #32]
 80057ac:	f023 0210 	bic.w	r2, r3, #16
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	699b      	ldr	r3, [r3, #24]
 80057be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80057c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80057ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	021b      	lsls	r3, r3, #8
 80057da:	68fa      	ldr	r2, [r7, #12]
 80057dc:	4313      	orrs	r3, r2
 80057de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	f023 0320 	bic.w	r3, r3, #32
 80057e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	689b      	ldr	r3, [r3, #8]
 80057ec:	011b      	lsls	r3, r3, #4
 80057ee:	697a      	ldr	r2, [r7, #20]
 80057f0:	4313      	orrs	r3, r2
 80057f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	4a2c      	ldr	r2, [pc, #176]	@ (80058a8 <TIM_OC2_SetConfig+0x110>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d007      	beq.n	800580c <TIM_OC2_SetConfig+0x74>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	4a2b      	ldr	r2, [pc, #172]	@ (80058ac <TIM_OC2_SetConfig+0x114>)
 8005800:	4293      	cmp	r3, r2
 8005802:	d003      	beq.n	800580c <TIM_OC2_SetConfig+0x74>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	4a2a      	ldr	r2, [pc, #168]	@ (80058b0 <TIM_OC2_SetConfig+0x118>)
 8005808:	4293      	cmp	r3, r2
 800580a:	d10d      	bne.n	8005828 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800580c:	697b      	ldr	r3, [r7, #20]
 800580e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005812:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	68db      	ldr	r3, [r3, #12]
 8005818:	011b      	lsls	r3, r3, #4
 800581a:	697a      	ldr	r2, [r7, #20]
 800581c:	4313      	orrs	r3, r2
 800581e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005826:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	4a1f      	ldr	r2, [pc, #124]	@ (80058a8 <TIM_OC2_SetConfig+0x110>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d013      	beq.n	8005858 <TIM_OC2_SetConfig+0xc0>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	4a1e      	ldr	r2, [pc, #120]	@ (80058ac <TIM_OC2_SetConfig+0x114>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d00f      	beq.n	8005858 <TIM_OC2_SetConfig+0xc0>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	4a1e      	ldr	r2, [pc, #120]	@ (80058b4 <TIM_OC2_SetConfig+0x11c>)
 800583c:	4293      	cmp	r3, r2
 800583e:	d00b      	beq.n	8005858 <TIM_OC2_SetConfig+0xc0>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	4a1d      	ldr	r2, [pc, #116]	@ (80058b8 <TIM_OC2_SetConfig+0x120>)
 8005844:	4293      	cmp	r3, r2
 8005846:	d007      	beq.n	8005858 <TIM_OC2_SetConfig+0xc0>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	4a1c      	ldr	r2, [pc, #112]	@ (80058bc <TIM_OC2_SetConfig+0x124>)
 800584c:	4293      	cmp	r3, r2
 800584e:	d003      	beq.n	8005858 <TIM_OC2_SetConfig+0xc0>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	4a17      	ldr	r2, [pc, #92]	@ (80058b0 <TIM_OC2_SetConfig+0x118>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d113      	bne.n	8005880 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005858:	693b      	ldr	r3, [r7, #16]
 800585a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800585e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005860:	693b      	ldr	r3, [r7, #16]
 8005862:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005866:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	695b      	ldr	r3, [r3, #20]
 800586c:	009b      	lsls	r3, r3, #2
 800586e:	693a      	ldr	r2, [r7, #16]
 8005870:	4313      	orrs	r3, r2
 8005872:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	699b      	ldr	r3, [r3, #24]
 8005878:	009b      	lsls	r3, r3, #2
 800587a:	693a      	ldr	r2, [r7, #16]
 800587c:	4313      	orrs	r3, r2
 800587e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	693a      	ldr	r2, [r7, #16]
 8005884:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	68fa      	ldr	r2, [r7, #12]
 800588a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	685a      	ldr	r2, [r3, #4]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	697a      	ldr	r2, [r7, #20]
 8005898:	621a      	str	r2, [r3, #32]
}
 800589a:	bf00      	nop
 800589c:	371c      	adds	r7, #28
 800589e:	46bd      	mov	sp, r7
 80058a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a4:	4770      	bx	lr
 80058a6:	bf00      	nop
 80058a8:	40012c00 	.word	0x40012c00
 80058ac:	40013400 	.word	0x40013400
 80058b0:	40015000 	.word	0x40015000
 80058b4:	40014000 	.word	0x40014000
 80058b8:	40014400 	.word	0x40014400
 80058bc:	40014800 	.word	0x40014800

080058c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058c0:	b480      	push	{r7}
 80058c2:	b087      	sub	sp, #28
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
 80058c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6a1b      	ldr	r3, [r3, #32]
 80058ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6a1b      	ldr	r3, [r3, #32]
 80058d4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	685b      	ldr	r3, [r3, #4]
 80058e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	69db      	ldr	r3, [r3, #28]
 80058e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80058ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	f023 0303 	bic.w	r3, r3, #3
 80058fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	68fa      	ldr	r2, [r7, #12]
 8005902:	4313      	orrs	r3, r2
 8005904:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800590c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	689b      	ldr	r3, [r3, #8]
 8005912:	021b      	lsls	r3, r3, #8
 8005914:	697a      	ldr	r2, [r7, #20]
 8005916:	4313      	orrs	r3, r2
 8005918:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	4a2b      	ldr	r2, [pc, #172]	@ (80059cc <TIM_OC3_SetConfig+0x10c>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d007      	beq.n	8005932 <TIM_OC3_SetConfig+0x72>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	4a2a      	ldr	r2, [pc, #168]	@ (80059d0 <TIM_OC3_SetConfig+0x110>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d003      	beq.n	8005932 <TIM_OC3_SetConfig+0x72>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	4a29      	ldr	r2, [pc, #164]	@ (80059d4 <TIM_OC3_SetConfig+0x114>)
 800592e:	4293      	cmp	r3, r2
 8005930:	d10d      	bne.n	800594e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005932:	697b      	ldr	r3, [r7, #20]
 8005934:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005938:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	68db      	ldr	r3, [r3, #12]
 800593e:	021b      	lsls	r3, r3, #8
 8005940:	697a      	ldr	r2, [r7, #20]
 8005942:	4313      	orrs	r3, r2
 8005944:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005946:	697b      	ldr	r3, [r7, #20]
 8005948:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800594c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	4a1e      	ldr	r2, [pc, #120]	@ (80059cc <TIM_OC3_SetConfig+0x10c>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d013      	beq.n	800597e <TIM_OC3_SetConfig+0xbe>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	4a1d      	ldr	r2, [pc, #116]	@ (80059d0 <TIM_OC3_SetConfig+0x110>)
 800595a:	4293      	cmp	r3, r2
 800595c:	d00f      	beq.n	800597e <TIM_OC3_SetConfig+0xbe>
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	4a1d      	ldr	r2, [pc, #116]	@ (80059d8 <TIM_OC3_SetConfig+0x118>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d00b      	beq.n	800597e <TIM_OC3_SetConfig+0xbe>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	4a1c      	ldr	r2, [pc, #112]	@ (80059dc <TIM_OC3_SetConfig+0x11c>)
 800596a:	4293      	cmp	r3, r2
 800596c:	d007      	beq.n	800597e <TIM_OC3_SetConfig+0xbe>
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	4a1b      	ldr	r2, [pc, #108]	@ (80059e0 <TIM_OC3_SetConfig+0x120>)
 8005972:	4293      	cmp	r3, r2
 8005974:	d003      	beq.n	800597e <TIM_OC3_SetConfig+0xbe>
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	4a16      	ldr	r2, [pc, #88]	@ (80059d4 <TIM_OC3_SetConfig+0x114>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d113      	bne.n	80059a6 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800597e:	693b      	ldr	r3, [r7, #16]
 8005980:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005984:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005986:	693b      	ldr	r3, [r7, #16]
 8005988:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800598c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	695b      	ldr	r3, [r3, #20]
 8005992:	011b      	lsls	r3, r3, #4
 8005994:	693a      	ldr	r2, [r7, #16]
 8005996:	4313      	orrs	r3, r2
 8005998:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	699b      	ldr	r3, [r3, #24]
 800599e:	011b      	lsls	r3, r3, #4
 80059a0:	693a      	ldr	r2, [r7, #16]
 80059a2:	4313      	orrs	r3, r2
 80059a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	693a      	ldr	r2, [r7, #16]
 80059aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	68fa      	ldr	r2, [r7, #12]
 80059b0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	685a      	ldr	r2, [r3, #4]
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	697a      	ldr	r2, [r7, #20]
 80059be:	621a      	str	r2, [r3, #32]
}
 80059c0:	bf00      	nop
 80059c2:	371c      	adds	r7, #28
 80059c4:	46bd      	mov	sp, r7
 80059c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ca:	4770      	bx	lr
 80059cc:	40012c00 	.word	0x40012c00
 80059d0:	40013400 	.word	0x40013400
 80059d4:	40015000 	.word	0x40015000
 80059d8:	40014000 	.word	0x40014000
 80059dc:	40014400 	.word	0x40014400
 80059e0:	40014800 	.word	0x40014800

080059e4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80059e4:	b480      	push	{r7}
 80059e6:	b087      	sub	sp, #28
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
 80059ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6a1b      	ldr	r3, [r3, #32]
 80059f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6a1b      	ldr	r3, [r3, #32]
 80059f8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	69db      	ldr	r3, [r3, #28]
 8005a0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005a12:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	021b      	lsls	r3, r3, #8
 8005a26:	68fa      	ldr	r2, [r7, #12]
 8005a28:	4313      	orrs	r3, r2
 8005a2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005a2c:	697b      	ldr	r3, [r7, #20]
 8005a2e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005a32:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	689b      	ldr	r3, [r3, #8]
 8005a38:	031b      	lsls	r3, r3, #12
 8005a3a:	697a      	ldr	r2, [r7, #20]
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	4a2c      	ldr	r2, [pc, #176]	@ (8005af4 <TIM_OC4_SetConfig+0x110>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d007      	beq.n	8005a58 <TIM_OC4_SetConfig+0x74>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	4a2b      	ldr	r2, [pc, #172]	@ (8005af8 <TIM_OC4_SetConfig+0x114>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d003      	beq.n	8005a58 <TIM_OC4_SetConfig+0x74>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	4a2a      	ldr	r2, [pc, #168]	@ (8005afc <TIM_OC4_SetConfig+0x118>)
 8005a54:	4293      	cmp	r3, r2
 8005a56:	d10d      	bne.n	8005a74 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005a58:	697b      	ldr	r3, [r7, #20]
 8005a5a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005a5e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	68db      	ldr	r3, [r3, #12]
 8005a64:	031b      	lsls	r3, r3, #12
 8005a66:	697a      	ldr	r2, [r7, #20]
 8005a68:	4313      	orrs	r3, r2
 8005a6a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005a6c:	697b      	ldr	r3, [r7, #20]
 8005a6e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005a72:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	4a1f      	ldr	r2, [pc, #124]	@ (8005af4 <TIM_OC4_SetConfig+0x110>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d013      	beq.n	8005aa4 <TIM_OC4_SetConfig+0xc0>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	4a1e      	ldr	r2, [pc, #120]	@ (8005af8 <TIM_OC4_SetConfig+0x114>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d00f      	beq.n	8005aa4 <TIM_OC4_SetConfig+0xc0>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	4a1e      	ldr	r2, [pc, #120]	@ (8005b00 <TIM_OC4_SetConfig+0x11c>)
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d00b      	beq.n	8005aa4 <TIM_OC4_SetConfig+0xc0>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	4a1d      	ldr	r2, [pc, #116]	@ (8005b04 <TIM_OC4_SetConfig+0x120>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d007      	beq.n	8005aa4 <TIM_OC4_SetConfig+0xc0>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	4a1c      	ldr	r2, [pc, #112]	@ (8005b08 <TIM_OC4_SetConfig+0x124>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d003      	beq.n	8005aa4 <TIM_OC4_SetConfig+0xc0>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	4a17      	ldr	r2, [pc, #92]	@ (8005afc <TIM_OC4_SetConfig+0x118>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d113      	bne.n	8005acc <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005aaa:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005aac:	693b      	ldr	r3, [r7, #16]
 8005aae:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005ab2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	695b      	ldr	r3, [r3, #20]
 8005ab8:	019b      	lsls	r3, r3, #6
 8005aba:	693a      	ldr	r2, [r7, #16]
 8005abc:	4313      	orrs	r3, r2
 8005abe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	699b      	ldr	r3, [r3, #24]
 8005ac4:	019b      	lsls	r3, r3, #6
 8005ac6:	693a      	ldr	r2, [r7, #16]
 8005ac8:	4313      	orrs	r3, r2
 8005aca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	693a      	ldr	r2, [r7, #16]
 8005ad0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	68fa      	ldr	r2, [r7, #12]
 8005ad6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	685a      	ldr	r2, [r3, #4]
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	697a      	ldr	r2, [r7, #20]
 8005ae4:	621a      	str	r2, [r3, #32]
}
 8005ae6:	bf00      	nop
 8005ae8:	371c      	adds	r7, #28
 8005aea:	46bd      	mov	sp, r7
 8005aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af0:	4770      	bx	lr
 8005af2:	bf00      	nop
 8005af4:	40012c00 	.word	0x40012c00
 8005af8:	40013400 	.word	0x40013400
 8005afc:	40015000 	.word	0x40015000
 8005b00:	40014000 	.word	0x40014000
 8005b04:	40014400 	.word	0x40014400
 8005b08:	40014800 	.word	0x40014800

08005b0c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b087      	sub	sp, #28
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
 8005b14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6a1b      	ldr	r3, [r3, #32]
 8005b1a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6a1b      	ldr	r3, [r3, #32]
 8005b20:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	685b      	ldr	r3, [r3, #4]
 8005b2c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	68fa      	ldr	r2, [r7, #12]
 8005b46:	4313      	orrs	r3, r2
 8005b48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005b50:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	041b      	lsls	r3, r3, #16
 8005b58:	693a      	ldr	r2, [r7, #16]
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	4a19      	ldr	r2, [pc, #100]	@ (8005bc8 <TIM_OC5_SetConfig+0xbc>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d013      	beq.n	8005b8e <TIM_OC5_SetConfig+0x82>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	4a18      	ldr	r2, [pc, #96]	@ (8005bcc <TIM_OC5_SetConfig+0xc0>)
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d00f      	beq.n	8005b8e <TIM_OC5_SetConfig+0x82>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	4a17      	ldr	r2, [pc, #92]	@ (8005bd0 <TIM_OC5_SetConfig+0xc4>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d00b      	beq.n	8005b8e <TIM_OC5_SetConfig+0x82>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	4a16      	ldr	r2, [pc, #88]	@ (8005bd4 <TIM_OC5_SetConfig+0xc8>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d007      	beq.n	8005b8e <TIM_OC5_SetConfig+0x82>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	4a15      	ldr	r2, [pc, #84]	@ (8005bd8 <TIM_OC5_SetConfig+0xcc>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d003      	beq.n	8005b8e <TIM_OC5_SetConfig+0x82>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	4a14      	ldr	r2, [pc, #80]	@ (8005bdc <TIM_OC5_SetConfig+0xd0>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d109      	bne.n	8005ba2 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005b8e:	697b      	ldr	r3, [r7, #20]
 8005b90:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b94:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	695b      	ldr	r3, [r3, #20]
 8005b9a:	021b      	lsls	r3, r3, #8
 8005b9c:	697a      	ldr	r2, [r7, #20]
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	697a      	ldr	r2, [r7, #20]
 8005ba6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	68fa      	ldr	r2, [r7, #12]
 8005bac:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	685a      	ldr	r2, [r3, #4]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	693a      	ldr	r2, [r7, #16]
 8005bba:	621a      	str	r2, [r3, #32]
}
 8005bbc:	bf00      	nop
 8005bbe:	371c      	adds	r7, #28
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc6:	4770      	bx	lr
 8005bc8:	40012c00 	.word	0x40012c00
 8005bcc:	40013400 	.word	0x40013400
 8005bd0:	40014000 	.word	0x40014000
 8005bd4:	40014400 	.word	0x40014400
 8005bd8:	40014800 	.word	0x40014800
 8005bdc:	40015000 	.word	0x40015000

08005be0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005be0:	b480      	push	{r7}
 8005be2:	b087      	sub	sp, #28
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
 8005be8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6a1b      	ldr	r3, [r3, #32]
 8005bee:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6a1b      	ldr	r3, [r3, #32]
 8005bf4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	685b      	ldr	r3, [r3, #4]
 8005c00:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005c0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005c12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	021b      	lsls	r3, r3, #8
 8005c1a:	68fa      	ldr	r2, [r7, #12]
 8005c1c:	4313      	orrs	r3, r2
 8005c1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005c20:	693b      	ldr	r3, [r7, #16]
 8005c22:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005c26:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	689b      	ldr	r3, [r3, #8]
 8005c2c:	051b      	lsls	r3, r3, #20
 8005c2e:	693a      	ldr	r2, [r7, #16]
 8005c30:	4313      	orrs	r3, r2
 8005c32:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	4a1a      	ldr	r2, [pc, #104]	@ (8005ca0 <TIM_OC6_SetConfig+0xc0>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d013      	beq.n	8005c64 <TIM_OC6_SetConfig+0x84>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	4a19      	ldr	r2, [pc, #100]	@ (8005ca4 <TIM_OC6_SetConfig+0xc4>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d00f      	beq.n	8005c64 <TIM_OC6_SetConfig+0x84>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	4a18      	ldr	r2, [pc, #96]	@ (8005ca8 <TIM_OC6_SetConfig+0xc8>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d00b      	beq.n	8005c64 <TIM_OC6_SetConfig+0x84>
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	4a17      	ldr	r2, [pc, #92]	@ (8005cac <TIM_OC6_SetConfig+0xcc>)
 8005c50:	4293      	cmp	r3, r2
 8005c52:	d007      	beq.n	8005c64 <TIM_OC6_SetConfig+0x84>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	4a16      	ldr	r2, [pc, #88]	@ (8005cb0 <TIM_OC6_SetConfig+0xd0>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d003      	beq.n	8005c64 <TIM_OC6_SetConfig+0x84>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	4a15      	ldr	r2, [pc, #84]	@ (8005cb4 <TIM_OC6_SetConfig+0xd4>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d109      	bne.n	8005c78 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005c64:	697b      	ldr	r3, [r7, #20]
 8005c66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005c6a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	695b      	ldr	r3, [r3, #20]
 8005c70:	029b      	lsls	r3, r3, #10
 8005c72:	697a      	ldr	r2, [r7, #20]
 8005c74:	4313      	orrs	r3, r2
 8005c76:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	697a      	ldr	r2, [r7, #20]
 8005c7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	68fa      	ldr	r2, [r7, #12]
 8005c82:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	685a      	ldr	r2, [r3, #4]
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	693a      	ldr	r2, [r7, #16]
 8005c90:	621a      	str	r2, [r3, #32]
}
 8005c92:	bf00      	nop
 8005c94:	371c      	adds	r7, #28
 8005c96:	46bd      	mov	sp, r7
 8005c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9c:	4770      	bx	lr
 8005c9e:	bf00      	nop
 8005ca0:	40012c00 	.word	0x40012c00
 8005ca4:	40013400 	.word	0x40013400
 8005ca8:	40014000 	.word	0x40014000
 8005cac:	40014400 	.word	0x40014400
 8005cb0:	40014800 	.word	0x40014800
 8005cb4:	40015000 	.word	0x40015000

08005cb8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005cb8:	b480      	push	{r7}
 8005cba:	b087      	sub	sp, #28
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	60f8      	str	r0, [r7, #12]
 8005cc0:	60b9      	str	r1, [r7, #8]
 8005cc2:	607a      	str	r2, [r7, #4]
 8005cc4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	6a1b      	ldr	r3, [r3, #32]
 8005cca:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	6a1b      	ldr	r3, [r3, #32]
 8005cd0:	f023 0201 	bic.w	r2, r3, #1
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	699b      	ldr	r3, [r3, #24]
 8005cdc:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	4a28      	ldr	r2, [pc, #160]	@ (8005d84 <TIM_TI1_SetConfig+0xcc>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d01b      	beq.n	8005d1e <TIM_TI1_SetConfig+0x66>
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cec:	d017      	beq.n	8005d1e <TIM_TI1_SetConfig+0x66>
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	4a25      	ldr	r2, [pc, #148]	@ (8005d88 <TIM_TI1_SetConfig+0xd0>)
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d013      	beq.n	8005d1e <TIM_TI1_SetConfig+0x66>
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	4a24      	ldr	r2, [pc, #144]	@ (8005d8c <TIM_TI1_SetConfig+0xd4>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d00f      	beq.n	8005d1e <TIM_TI1_SetConfig+0x66>
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	4a23      	ldr	r2, [pc, #140]	@ (8005d90 <TIM_TI1_SetConfig+0xd8>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d00b      	beq.n	8005d1e <TIM_TI1_SetConfig+0x66>
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	4a22      	ldr	r2, [pc, #136]	@ (8005d94 <TIM_TI1_SetConfig+0xdc>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d007      	beq.n	8005d1e <TIM_TI1_SetConfig+0x66>
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	4a21      	ldr	r2, [pc, #132]	@ (8005d98 <TIM_TI1_SetConfig+0xe0>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d003      	beq.n	8005d1e <TIM_TI1_SetConfig+0x66>
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	4a20      	ldr	r2, [pc, #128]	@ (8005d9c <TIM_TI1_SetConfig+0xe4>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	d101      	bne.n	8005d22 <TIM_TI1_SetConfig+0x6a>
 8005d1e:	2301      	movs	r3, #1
 8005d20:	e000      	b.n	8005d24 <TIM_TI1_SetConfig+0x6c>
 8005d22:	2300      	movs	r3, #0
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d008      	beq.n	8005d3a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005d28:	697b      	ldr	r3, [r7, #20]
 8005d2a:	f023 0303 	bic.w	r3, r3, #3
 8005d2e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005d30:	697a      	ldr	r2, [r7, #20]
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	4313      	orrs	r3, r2
 8005d36:	617b      	str	r3, [r7, #20]
 8005d38:	e003      	b.n	8005d42 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005d3a:	697b      	ldr	r3, [r7, #20]
 8005d3c:	f043 0301 	orr.w	r3, r3, #1
 8005d40:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d42:	697b      	ldr	r3, [r7, #20]
 8005d44:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005d48:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	011b      	lsls	r3, r3, #4
 8005d4e:	b2db      	uxtb	r3, r3
 8005d50:	697a      	ldr	r2, [r7, #20]
 8005d52:	4313      	orrs	r3, r2
 8005d54:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	f023 030a 	bic.w	r3, r3, #10
 8005d5c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005d5e:	68bb      	ldr	r3, [r7, #8]
 8005d60:	f003 030a 	and.w	r3, r3, #10
 8005d64:	693a      	ldr	r2, [r7, #16]
 8005d66:	4313      	orrs	r3, r2
 8005d68:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	697a      	ldr	r2, [r7, #20]
 8005d6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	693a      	ldr	r2, [r7, #16]
 8005d74:	621a      	str	r2, [r3, #32]
}
 8005d76:	bf00      	nop
 8005d78:	371c      	adds	r7, #28
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d80:	4770      	bx	lr
 8005d82:	bf00      	nop
 8005d84:	40012c00 	.word	0x40012c00
 8005d88:	40000400 	.word	0x40000400
 8005d8c:	40000800 	.word	0x40000800
 8005d90:	40000c00 	.word	0x40000c00
 8005d94:	40013400 	.word	0x40013400
 8005d98:	40014000 	.word	0x40014000
 8005d9c:	40015000 	.word	0x40015000

08005da0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005da0:	b480      	push	{r7}
 8005da2:	b087      	sub	sp, #28
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	60f8      	str	r0, [r7, #12]
 8005da8:	60b9      	str	r1, [r7, #8]
 8005daa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	6a1b      	ldr	r3, [r3, #32]
 8005db0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	6a1b      	ldr	r3, [r3, #32]
 8005db6:	f023 0201 	bic.w	r2, r3, #1
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	699b      	ldr	r3, [r3, #24]
 8005dc2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005dc4:	693b      	ldr	r3, [r7, #16]
 8005dc6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005dca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	011b      	lsls	r3, r3, #4
 8005dd0:	693a      	ldr	r2, [r7, #16]
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005dd6:	697b      	ldr	r3, [r7, #20]
 8005dd8:	f023 030a 	bic.w	r3, r3, #10
 8005ddc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005dde:	697a      	ldr	r2, [r7, #20]
 8005de0:	68bb      	ldr	r3, [r7, #8]
 8005de2:	4313      	orrs	r3, r2
 8005de4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	693a      	ldr	r2, [r7, #16]
 8005dea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	697a      	ldr	r2, [r7, #20]
 8005df0:	621a      	str	r2, [r3, #32]
}
 8005df2:	bf00      	nop
 8005df4:	371c      	adds	r7, #28
 8005df6:	46bd      	mov	sp, r7
 8005df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfc:	4770      	bx	lr

08005dfe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005dfe:	b480      	push	{r7}
 8005e00:	b087      	sub	sp, #28
 8005e02:	af00      	add	r7, sp, #0
 8005e04:	60f8      	str	r0, [r7, #12]
 8005e06:	60b9      	str	r1, [r7, #8]
 8005e08:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	6a1b      	ldr	r3, [r3, #32]
 8005e0e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	6a1b      	ldr	r3, [r3, #32]
 8005e14:	f023 0210 	bic.w	r2, r3, #16
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	699b      	ldr	r3, [r3, #24]
 8005e20:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005e22:	693b      	ldr	r3, [r7, #16]
 8005e24:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005e28:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	031b      	lsls	r3, r3, #12
 8005e2e:	693a      	ldr	r2, [r7, #16]
 8005e30:	4313      	orrs	r3, r2
 8005e32:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005e34:	697b      	ldr	r3, [r7, #20]
 8005e36:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005e3a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005e3c:	68bb      	ldr	r3, [r7, #8]
 8005e3e:	011b      	lsls	r3, r3, #4
 8005e40:	697a      	ldr	r2, [r7, #20]
 8005e42:	4313      	orrs	r3, r2
 8005e44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	693a      	ldr	r2, [r7, #16]
 8005e4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	697a      	ldr	r2, [r7, #20]
 8005e50:	621a      	str	r2, [r3, #32]
}
 8005e52:	bf00      	nop
 8005e54:	371c      	adds	r7, #28
 8005e56:	46bd      	mov	sp, r7
 8005e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5c:	4770      	bx	lr

08005e5e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005e5e:	b480      	push	{r7}
 8005e60:	b085      	sub	sp, #20
 8005e62:	af00      	add	r7, sp, #0
 8005e64:	6078      	str	r0, [r7, #4]
 8005e66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	689b      	ldr	r3, [r3, #8]
 8005e6c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005e74:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e78:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e7a:	683a      	ldr	r2, [r7, #0]
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	f043 0307 	orr.w	r3, r3, #7
 8005e84:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	68fa      	ldr	r2, [r7, #12]
 8005e8a:	609a      	str	r2, [r3, #8]
}
 8005e8c:	bf00      	nop
 8005e8e:	3714      	adds	r7, #20
 8005e90:	46bd      	mov	sp, r7
 8005e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e96:	4770      	bx	lr

08005e98 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b087      	sub	sp, #28
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	60f8      	str	r0, [r7, #12]
 8005ea0:	60b9      	str	r1, [r7, #8]
 8005ea2:	607a      	str	r2, [r7, #4]
 8005ea4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	689b      	ldr	r3, [r3, #8]
 8005eaa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005eb2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	021a      	lsls	r2, r3, #8
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	431a      	orrs	r2, r3
 8005ebc:	68bb      	ldr	r3, [r7, #8]
 8005ebe:	4313      	orrs	r3, r2
 8005ec0:	697a      	ldr	r2, [r7, #20]
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	697a      	ldr	r2, [r7, #20]
 8005eca:	609a      	str	r2, [r3, #8]
}
 8005ecc:	bf00      	nop
 8005ece:	371c      	adds	r7, #28
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed6:	4770      	bx	lr

08005ed8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005ed8:	b480      	push	{r7}
 8005eda:	b087      	sub	sp, #28
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	60f8      	str	r0, [r7, #12]
 8005ee0:	60b9      	str	r1, [r7, #8]
 8005ee2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	f003 031f 	and.w	r3, r3, #31
 8005eea:	2201      	movs	r2, #1
 8005eec:	fa02 f303 	lsl.w	r3, r2, r3
 8005ef0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	6a1a      	ldr	r2, [r3, #32]
 8005ef6:	697b      	ldr	r3, [r7, #20]
 8005ef8:	43db      	mvns	r3, r3
 8005efa:	401a      	ands	r2, r3
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	6a1a      	ldr	r2, [r3, #32]
 8005f04:	68bb      	ldr	r3, [r7, #8]
 8005f06:	f003 031f 	and.w	r3, r3, #31
 8005f0a:	6879      	ldr	r1, [r7, #4]
 8005f0c:	fa01 f303 	lsl.w	r3, r1, r3
 8005f10:	431a      	orrs	r2, r3
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	621a      	str	r2, [r3, #32]
}
 8005f16:	bf00      	nop
 8005f18:	371c      	adds	r7, #28
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f20:	4770      	bx	lr

08005f22 <HAL_TIMEx_HallSensor_Init>:
  * @param  htim TIM Hall Sensor Interface handle
  * @param  sConfig TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, const TIM_HallSensor_InitTypeDef *sConfig)
{
 8005f22:	b580      	push	{r7, lr}
 8005f24:	b08a      	sub	sp, #40	@ 0x28
 8005f26:	af00      	add	r7, sp, #0
 8005f28:	6078      	str	r0, [r7, #4]
 8005f2a:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d101      	bne.n	8005f36 <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 8005f32:	2301      	movs	r3, #1
 8005f34:	e0a0      	b.n	8006078 <HAL_TIMEx_HallSensor_Init+0x156>
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f3c:	b2db      	uxtb	r3, r3
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d106      	bne.n	8005f50 <HAL_TIMEx_HallSensor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2200      	movs	r2, #0
 8005f46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->HallSensor_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIMEx_HallSensor_MspInit(htim);
 8005f4a:	6878      	ldr	r0, [r7, #4]
 8005f4c:	f7fb f90a 	bl	8001164 <HAL_TIMEx_HallSensor_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2202      	movs	r2, #2
 8005f54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681a      	ldr	r2, [r3, #0]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	3304      	adds	r3, #4
 8005f60:	4619      	mov	r1, r3
 8005f62:	4610      	mov	r0, r2
 8005f64:	f7ff faca 	bl	80054fc <TIM_Base_SetConfig>

  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	6818      	ldr	r0, [r3, #0]
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	6819      	ldr	r1, [r3, #0]
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	689b      	ldr	r3, [r3, #8]
 8005f74:	2203      	movs	r2, #3
 8005f76:	f7ff fe9f 	bl	8005cb8 <TIM_TI1_SetConfig>

  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	699a      	ldr	r2, [r3, #24]
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f022 020c 	bic.w	r2, r2, #12
 8005f88:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	6999      	ldr	r1, [r3, #24]
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	685a      	ldr	r2, [r3, #4]
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	430a      	orrs	r2, r1
 8005f9a:	619a      	str	r2, [r3, #24]

  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	685a      	ldr	r2, [r3, #4]
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005faa:	605a      	str	r2, [r3, #4]

  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	689b      	ldr	r3, [r3, #8]
 8005fb2:	687a      	ldr	r2, [r7, #4]
 8005fb4:	6812      	ldr	r2, [r2, #0]
 8005fb6:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005fba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fbe:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	689a      	ldr	r2, [r3, #8]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005fce:	609a      	str	r2, [r3, #8]

  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	689b      	ldr	r3, [r3, #8]
 8005fd6:	687a      	ldr	r2, [r7, #4]
 8005fd8:	6812      	ldr	r2, [r2, #0]
 8005fda:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005fde:	f023 0307 	bic.w	r3, r3, #7
 8005fe2:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	689a      	ldr	r2, [r3, #8]
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f042 0204 	orr.w	r2, r2, #4
 8005ff2:	609a      	str	r2, [r3, #8]

  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 8005ffc:	2370      	movs	r3, #112	@ 0x70
 8005ffe:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8006000:	2300      	movs	r3, #0
 8006002:	627b      	str	r3, [r7, #36]	@ 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8006004:	2300      	movs	r3, #0
 8006006:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006008:	2300      	movs	r3, #0
 800600a:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	68db      	ldr	r3, [r3, #12]
 8006010:	613b      	str	r3, [r7, #16]

  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f107 020c 	add.w	r2, r7, #12
 800601a:	4611      	mov	r1, r2
 800601c:	4618      	mov	r0, r3
 800601e:	f7ff fbbb 	bl	8005798 <TIM_OC2_SetConfig>

  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	685b      	ldr	r3, [r3, #4]
 8006028:	687a      	ldr	r2, [r7, #4]
 800602a:	6812      	ldr	r2, [r2, #0]
 800602c:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006030:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006034:	6053      	str	r3, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	685a      	ldr	r2, [r3, #4]
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f042 0250 	orr.w	r2, r2, #80	@ 0x50
 8006044:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2201      	movs	r2, #1
 800604a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2201      	movs	r2, #1
 8006052:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2201      	movs	r2, #1
 800605a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2201      	movs	r2, #1
 8006062:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2201      	movs	r2, #1
 800606a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2201      	movs	r2, #1
 8006072:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006076:	2300      	movs	r3, #0
}
 8006078:	4618      	mov	r0, r3
 800607a:	3728      	adds	r7, #40	@ 0x28
 800607c:	46bd      	mov	sp, r7
 800607e:	bd80      	pop	{r7, pc}

08006080 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006080:	b580      	push	{r7, lr}
 8006082:	b084      	sub	sp, #16
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
 8006088:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d109      	bne.n	80060a4 <HAL_TIMEx_PWMN_Start+0x24>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006096:	b2db      	uxtb	r3, r3
 8006098:	2b01      	cmp	r3, #1
 800609a:	bf14      	ite	ne
 800609c:	2301      	movne	r3, #1
 800609e:	2300      	moveq	r3, #0
 80060a0:	b2db      	uxtb	r3, r3
 80060a2:	e022      	b.n	80060ea <HAL_TIMEx_PWMN_Start+0x6a>
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	2b04      	cmp	r3, #4
 80060a8:	d109      	bne.n	80060be <HAL_TIMEx_PWMN_Start+0x3e>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80060b0:	b2db      	uxtb	r3, r3
 80060b2:	2b01      	cmp	r3, #1
 80060b4:	bf14      	ite	ne
 80060b6:	2301      	movne	r3, #1
 80060b8:	2300      	moveq	r3, #0
 80060ba:	b2db      	uxtb	r3, r3
 80060bc:	e015      	b.n	80060ea <HAL_TIMEx_PWMN_Start+0x6a>
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	2b08      	cmp	r3, #8
 80060c2:	d109      	bne.n	80060d8 <HAL_TIMEx_PWMN_Start+0x58>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80060ca:	b2db      	uxtb	r3, r3
 80060cc:	2b01      	cmp	r3, #1
 80060ce:	bf14      	ite	ne
 80060d0:	2301      	movne	r3, #1
 80060d2:	2300      	moveq	r3, #0
 80060d4:	b2db      	uxtb	r3, r3
 80060d6:	e008      	b.n	80060ea <HAL_TIMEx_PWMN_Start+0x6a>
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80060de:	b2db      	uxtb	r3, r3
 80060e0:	2b01      	cmp	r3, #1
 80060e2:	bf14      	ite	ne
 80060e4:	2301      	movne	r3, #1
 80060e6:	2300      	moveq	r3, #0
 80060e8:	b2db      	uxtb	r3, r3
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d001      	beq.n	80060f2 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 80060ee:	2301      	movs	r3, #1
 80060f0:	e073      	b.n	80061da <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d104      	bne.n	8006102 <HAL_TIMEx_PWMN_Start+0x82>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2202      	movs	r2, #2
 80060fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006100:	e013      	b.n	800612a <HAL_TIMEx_PWMN_Start+0xaa>
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	2b04      	cmp	r3, #4
 8006106:	d104      	bne.n	8006112 <HAL_TIMEx_PWMN_Start+0x92>
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2202      	movs	r2, #2
 800610c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006110:	e00b      	b.n	800612a <HAL_TIMEx_PWMN_Start+0xaa>
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	2b08      	cmp	r3, #8
 8006116:	d104      	bne.n	8006122 <HAL_TIMEx_PWMN_Start+0xa2>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2202      	movs	r2, #2
 800611c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006120:	e003      	b.n	800612a <HAL_TIMEx_PWMN_Start+0xaa>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2202      	movs	r2, #2
 8006126:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	2204      	movs	r2, #4
 8006130:	6839      	ldr	r1, [r7, #0]
 8006132:	4618      	mov	r0, r3
 8006134:	f000 fa4a 	bl	80065cc <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006146:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	4a25      	ldr	r2, [pc, #148]	@ (80061e4 <HAL_TIMEx_PWMN_Start+0x164>)
 800614e:	4293      	cmp	r3, r2
 8006150:	d022      	beq.n	8006198 <HAL_TIMEx_PWMN_Start+0x118>
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800615a:	d01d      	beq.n	8006198 <HAL_TIMEx_PWMN_Start+0x118>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4a21      	ldr	r2, [pc, #132]	@ (80061e8 <HAL_TIMEx_PWMN_Start+0x168>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d018      	beq.n	8006198 <HAL_TIMEx_PWMN_Start+0x118>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a20      	ldr	r2, [pc, #128]	@ (80061ec <HAL_TIMEx_PWMN_Start+0x16c>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d013      	beq.n	8006198 <HAL_TIMEx_PWMN_Start+0x118>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	4a1e      	ldr	r2, [pc, #120]	@ (80061f0 <HAL_TIMEx_PWMN_Start+0x170>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d00e      	beq.n	8006198 <HAL_TIMEx_PWMN_Start+0x118>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	4a1d      	ldr	r2, [pc, #116]	@ (80061f4 <HAL_TIMEx_PWMN_Start+0x174>)
 8006180:	4293      	cmp	r3, r2
 8006182:	d009      	beq.n	8006198 <HAL_TIMEx_PWMN_Start+0x118>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4a1b      	ldr	r2, [pc, #108]	@ (80061f8 <HAL_TIMEx_PWMN_Start+0x178>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d004      	beq.n	8006198 <HAL_TIMEx_PWMN_Start+0x118>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4a1a      	ldr	r2, [pc, #104]	@ (80061fc <HAL_TIMEx_PWMN_Start+0x17c>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d115      	bne.n	80061c4 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	689a      	ldr	r2, [r3, #8]
 800619e:	4b18      	ldr	r3, [pc, #96]	@ (8006200 <HAL_TIMEx_PWMN_Start+0x180>)
 80061a0:	4013      	ands	r3, r2
 80061a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	2b06      	cmp	r3, #6
 80061a8:	d015      	beq.n	80061d6 <HAL_TIMEx_PWMN_Start+0x156>
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80061b0:	d011      	beq.n	80061d6 <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	681a      	ldr	r2, [r3, #0]
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f042 0201 	orr.w	r2, r2, #1
 80061c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061c2:	e008      	b.n	80061d6 <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	681a      	ldr	r2, [r3, #0]
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f042 0201 	orr.w	r2, r2, #1
 80061d2:	601a      	str	r2, [r3, #0]
 80061d4:	e000      	b.n	80061d8 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061d6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80061d8:	2300      	movs	r3, #0
}
 80061da:	4618      	mov	r0, r3
 80061dc:	3710      	adds	r7, #16
 80061de:	46bd      	mov	sp, r7
 80061e0:	bd80      	pop	{r7, pc}
 80061e2:	bf00      	nop
 80061e4:	40012c00 	.word	0x40012c00
 80061e8:	40000400 	.word	0x40000400
 80061ec:	40000800 	.word	0x40000800
 80061f0:	40000c00 	.word	0x40000c00
 80061f4:	40013400 	.word	0x40013400
 80061f8:	40014000 	.word	0x40014000
 80061fc:	40015000 	.word	0x40015000
 8006200:	00010007 	.word	0x00010007

08006204 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006204:	b580      	push	{r7, lr}
 8006206:	b082      	sub	sp, #8
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
 800620c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	2200      	movs	r2, #0
 8006214:	6839      	ldr	r1, [r7, #0]
 8006216:	4618      	mov	r0, r3
 8006218:	f000 f9d8 	bl	80065cc <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	6a1a      	ldr	r2, [r3, #32]
 8006222:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006226:	4013      	ands	r3, r2
 8006228:	2b00      	cmp	r3, #0
 800622a:	d10f      	bne.n	800624c <HAL_TIMEx_PWMN_Stop+0x48>
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	6a1a      	ldr	r2, [r3, #32]
 8006232:	f244 4344 	movw	r3, #17476	@ 0x4444
 8006236:	4013      	ands	r3, r2
 8006238:	2b00      	cmp	r3, #0
 800623a:	d107      	bne.n	800624c <HAL_TIMEx_PWMN_Stop+0x48>
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800624a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	6a1a      	ldr	r2, [r3, #32]
 8006252:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006256:	4013      	ands	r3, r2
 8006258:	2b00      	cmp	r3, #0
 800625a:	d10f      	bne.n	800627c <HAL_TIMEx_PWMN_Stop+0x78>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	6a1a      	ldr	r2, [r3, #32]
 8006262:	f244 4344 	movw	r3, #17476	@ 0x4444
 8006266:	4013      	ands	r3, r2
 8006268:	2b00      	cmp	r3, #0
 800626a:	d107      	bne.n	800627c <HAL_TIMEx_PWMN_Stop+0x78>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	681a      	ldr	r2, [r3, #0]
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f022 0201 	bic.w	r2, r2, #1
 800627a:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d104      	bne.n	800628c <HAL_TIMEx_PWMN_Stop+0x88>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2201      	movs	r2, #1
 8006286:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800628a:	e013      	b.n	80062b4 <HAL_TIMEx_PWMN_Stop+0xb0>
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	2b04      	cmp	r3, #4
 8006290:	d104      	bne.n	800629c <HAL_TIMEx_PWMN_Stop+0x98>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2201      	movs	r2, #1
 8006296:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800629a:	e00b      	b.n	80062b4 <HAL_TIMEx_PWMN_Stop+0xb0>
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	2b08      	cmp	r3, #8
 80062a0:	d104      	bne.n	80062ac <HAL_TIMEx_PWMN_Stop+0xa8>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2201      	movs	r2, #1
 80062a6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80062aa:	e003      	b.n	80062b4 <HAL_TIMEx_PWMN_Stop+0xb0>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2201      	movs	r2, #1
 80062b0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Return function status */
  return HAL_OK;
 80062b4:	2300      	movs	r3, #0
}
 80062b6:	4618      	mov	r0, r3
 80062b8:	3708      	adds	r7, #8
 80062ba:	46bd      	mov	sp, r7
 80062bc:	bd80      	pop	{r7, pc}
	...

080062c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80062c0:	b480      	push	{r7}
 80062c2:	b085      	sub	sp, #20
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
 80062c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80062d0:	2b01      	cmp	r3, #1
 80062d2:	d101      	bne.n	80062d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80062d4:	2302      	movs	r3, #2
 80062d6:	e074      	b.n	80063c2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2201      	movs	r2, #1
 80062dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2202      	movs	r2, #2
 80062e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	689b      	ldr	r3, [r3, #8]
 80062f6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	4a34      	ldr	r2, [pc, #208]	@ (80063d0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80062fe:	4293      	cmp	r3, r2
 8006300:	d009      	beq.n	8006316 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	4a33      	ldr	r2, [pc, #204]	@ (80063d4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006308:	4293      	cmp	r3, r2
 800630a:	d004      	beq.n	8006316 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4a31      	ldr	r2, [pc, #196]	@ (80063d8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d108      	bne.n	8006328 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800631c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	685b      	ldr	r3, [r3, #4]
 8006322:	68fa      	ldr	r2, [r7, #12]
 8006324:	4313      	orrs	r3, r2
 8006326:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800632e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006332:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	68fa      	ldr	r2, [r7, #12]
 800633a:	4313      	orrs	r3, r2
 800633c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	68fa      	ldr	r2, [r7, #12]
 8006344:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4a21      	ldr	r2, [pc, #132]	@ (80063d0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d022      	beq.n	8006396 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006358:	d01d      	beq.n	8006396 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4a1f      	ldr	r2, [pc, #124]	@ (80063dc <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d018      	beq.n	8006396 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4a1d      	ldr	r2, [pc, #116]	@ (80063e0 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d013      	beq.n	8006396 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	4a1c      	ldr	r2, [pc, #112]	@ (80063e4 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006374:	4293      	cmp	r3, r2
 8006376:	d00e      	beq.n	8006396 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	4a15      	ldr	r2, [pc, #84]	@ (80063d4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d009      	beq.n	8006396 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4a18      	ldr	r2, [pc, #96]	@ (80063e8 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006388:	4293      	cmp	r3, r2
 800638a:	d004      	beq.n	8006396 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4a11      	ldr	r2, [pc, #68]	@ (80063d8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d10c      	bne.n	80063b0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006396:	68bb      	ldr	r3, [r7, #8]
 8006398:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800639c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	689b      	ldr	r3, [r3, #8]
 80063a2:	68ba      	ldr	r2, [r7, #8]
 80063a4:	4313      	orrs	r3, r2
 80063a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	68ba      	ldr	r2, [r7, #8]
 80063ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2201      	movs	r2, #1
 80063b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2200      	movs	r2, #0
 80063bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80063c0:	2300      	movs	r3, #0
}
 80063c2:	4618      	mov	r0, r3
 80063c4:	3714      	adds	r7, #20
 80063c6:	46bd      	mov	sp, r7
 80063c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063cc:	4770      	bx	lr
 80063ce:	bf00      	nop
 80063d0:	40012c00 	.word	0x40012c00
 80063d4:	40013400 	.word	0x40013400
 80063d8:	40015000 	.word	0x40015000
 80063dc:	40000400 	.word	0x40000400
 80063e0:	40000800 	.word	0x40000800
 80063e4:	40000c00 	.word	0x40000c00
 80063e8:	40014000 	.word	0x40014000

080063ec <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80063ec:	b480      	push	{r7}
 80063ee:	b085      	sub	sp, #20
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
 80063f4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80063f6:	2300      	movs	r3, #0
 80063f8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006400:	2b01      	cmp	r3, #1
 8006402:	d101      	bne.n	8006408 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006404:	2302      	movs	r3, #2
 8006406:	e078      	b.n	80064fa <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2201      	movs	r2, #1
 800640c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	68db      	ldr	r3, [r3, #12]
 800641a:	4313      	orrs	r3, r2
 800641c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006424:	683b      	ldr	r3, [r7, #0]
 8006426:	689b      	ldr	r3, [r3, #8]
 8006428:	4313      	orrs	r3, r2
 800642a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	685b      	ldr	r3, [r3, #4]
 8006436:	4313      	orrs	r3, r2
 8006438:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	4313      	orrs	r3, r2
 8006446:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	691b      	ldr	r3, [r3, #16]
 8006452:	4313      	orrs	r3, r2
 8006454:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	695b      	ldr	r3, [r3, #20]
 8006460:	4313      	orrs	r3, r2
 8006462:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800646e:	4313      	orrs	r3, r2
 8006470:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	699b      	ldr	r3, [r3, #24]
 800647c:	041b      	lsls	r3, r3, #16
 800647e:	4313      	orrs	r3, r2
 8006480:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	69db      	ldr	r3, [r3, #28]
 800648c:	4313      	orrs	r3, r2
 800648e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4a1c      	ldr	r2, [pc, #112]	@ (8006508 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8006496:	4293      	cmp	r3, r2
 8006498:	d009      	beq.n	80064ae <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	4a1b      	ldr	r2, [pc, #108]	@ (800650c <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d004      	beq.n	80064ae <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	4a19      	ldr	r2, [pc, #100]	@ (8006510 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 80064aa:	4293      	cmp	r3, r2
 80064ac:	d11c      	bne.n	80064e8 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064b8:	051b      	lsls	r3, r3, #20
 80064ba:	4313      	orrs	r3, r2
 80064bc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	6a1b      	ldr	r3, [r3, #32]
 80064c8:	4313      	orrs	r3, r2
 80064ca:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064d6:	4313      	orrs	r3, r2
 80064d8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064e4:	4313      	orrs	r3, r2
 80064e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	68fa      	ldr	r2, [r7, #12]
 80064ee:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2200      	movs	r2, #0
 80064f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80064f8:	2300      	movs	r3, #0
}
 80064fa:	4618      	mov	r0, r3
 80064fc:	3714      	adds	r7, #20
 80064fe:	46bd      	mov	sp, r7
 8006500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006504:	4770      	bx	lr
 8006506:	bf00      	nop
 8006508:	40012c00 	.word	0x40012c00
 800650c:	40013400 	.word	0x40013400
 8006510:	40015000 	.word	0x40015000

08006514 <HAL_TIMEx_ConfigDeadTime>:
  * @param  Deadtime Deadtime value
  * @note   This parameter can be a number between Min_Data = 0x00 and Max_Data = 0xFF
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigDeadTime(TIM_HandleTypeDef *htim, uint32_t Deadtime)
{
 8006514:	b480      	push	{r7}
 8006516:	b083      	sub	sp, #12
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
 800651c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
  assert_param(IS_TIM_DEADTIME(Deadtime));

  MODIFY_REG(htim->Instance->BDTR, TIM_BDTR_DTG, Deadtime);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006524:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	683a      	ldr	r2, [r7, #0]
 800652e:	430a      	orrs	r2, r1
 8006530:	645a      	str	r2, [r3, #68]	@ 0x44
  return HAL_OK;
 8006532:	2300      	movs	r3, #0
}
 8006534:	4618      	mov	r0, r3
 8006536:	370c      	adds	r7, #12
 8006538:	46bd      	mov	sp, r7
 800653a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653e:	4770      	bx	lr

08006540 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006540:	b480      	push	{r7}
 8006542:	b083      	sub	sp, #12
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006548:	bf00      	nop
 800654a:	370c      	adds	r7, #12
 800654c:	46bd      	mov	sp, r7
 800654e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006552:	4770      	bx	lr

08006554 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006554:	b480      	push	{r7}
 8006556:	b083      	sub	sp, #12
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800655c:	bf00      	nop
 800655e:	370c      	adds	r7, #12
 8006560:	46bd      	mov	sp, r7
 8006562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006566:	4770      	bx	lr

08006568 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006568:	b480      	push	{r7}
 800656a:	b083      	sub	sp, #12
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006570:	bf00      	nop
 8006572:	370c      	adds	r7, #12
 8006574:	46bd      	mov	sp, r7
 8006576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657a:	4770      	bx	lr

0800657c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800657c:	b480      	push	{r7}
 800657e:	b083      	sub	sp, #12
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8006584:	bf00      	nop
 8006586:	370c      	adds	r7, #12
 8006588:	46bd      	mov	sp, r7
 800658a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658e:	4770      	bx	lr

08006590 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8006590:	b480      	push	{r7}
 8006592:	b083      	sub	sp, #12
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8006598:	bf00      	nop
 800659a:	370c      	adds	r7, #12
 800659c:	46bd      	mov	sp, r7
 800659e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a2:	4770      	bx	lr

080065a4 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80065a4:	b480      	push	{r7}
 80065a6:	b083      	sub	sp, #12
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80065ac:	bf00      	nop
 80065ae:	370c      	adds	r7, #12
 80065b0:	46bd      	mov	sp, r7
 80065b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b6:	4770      	bx	lr

080065b8 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80065b8:	b480      	push	{r7}
 80065ba:	b083      	sub	sp, #12
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80065c0:	bf00      	nop
 80065c2:	370c      	adds	r7, #12
 80065c4:	46bd      	mov	sp, r7
 80065c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ca:	4770      	bx	lr

080065cc <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80065cc:	b480      	push	{r7}
 80065ce:	b087      	sub	sp, #28
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	60f8      	str	r0, [r7, #12]
 80065d4:	60b9      	str	r1, [r7, #8]
 80065d6:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 80065d8:	68bb      	ldr	r3, [r7, #8]
 80065da:	f003 030f 	and.w	r3, r3, #15
 80065de:	2204      	movs	r2, #4
 80065e0:	fa02 f303 	lsl.w	r3, r2, r3
 80065e4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	6a1a      	ldr	r2, [r3, #32]
 80065ea:	697b      	ldr	r3, [r7, #20]
 80065ec:	43db      	mvns	r3, r3
 80065ee:	401a      	ands	r2, r3
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	6a1a      	ldr	r2, [r3, #32]
 80065f8:	68bb      	ldr	r3, [r7, #8]
 80065fa:	f003 030f 	and.w	r3, r3, #15
 80065fe:	6879      	ldr	r1, [r7, #4]
 8006600:	fa01 f303 	lsl.w	r3, r1, r3
 8006604:	431a      	orrs	r2, r3
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	621a      	str	r2, [r3, #32]
}
 800660a:	bf00      	nop
 800660c:	371c      	adds	r7, #28
 800660e:	46bd      	mov	sp, r7
 8006610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006614:	4770      	bx	lr

08006616 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006616:	b580      	push	{r7, lr}
 8006618:	b082      	sub	sp, #8
 800661a:	af00      	add	r7, sp, #0
 800661c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d101      	bne.n	8006628 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006624:	2301      	movs	r3, #1
 8006626:	e042      	b.n	80066ae <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800662e:	2b00      	cmp	r3, #0
 8006630:	d106      	bne.n	8006640 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	2200      	movs	r2, #0
 8006636:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800663a:	6878      	ldr	r0, [r7, #4]
 800663c:	f7fa fef4 	bl	8001428 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2224      	movs	r2, #36	@ 0x24
 8006644:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	681a      	ldr	r2, [r3, #0]
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f022 0201 	bic.w	r2, r2, #1
 8006656:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800665c:	2b00      	cmp	r3, #0
 800665e:	d002      	beq.n	8006666 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006660:	6878      	ldr	r0, [r7, #4]
 8006662:	f000 ff61 	bl	8007528 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006666:	6878      	ldr	r0, [r7, #4]
 8006668:	f000 fc62 	bl	8006f30 <UART_SetConfig>
 800666c:	4603      	mov	r3, r0
 800666e:	2b01      	cmp	r3, #1
 8006670:	d101      	bne.n	8006676 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006672:	2301      	movs	r3, #1
 8006674:	e01b      	b.n	80066ae <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	685a      	ldr	r2, [r3, #4]
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006684:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	689a      	ldr	r2, [r3, #8]
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006694:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	681a      	ldr	r2, [r3, #0]
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f042 0201 	orr.w	r2, r2, #1
 80066a4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80066a6:	6878      	ldr	r0, [r7, #4]
 80066a8:	f000 ffe0 	bl	800766c <UART_CheckIdleState>
 80066ac:	4603      	mov	r3, r0
}
 80066ae:	4618      	mov	r0, r3
 80066b0:	3708      	adds	r7, #8
 80066b2:	46bd      	mov	sp, r7
 80066b4:	bd80      	pop	{r7, pc}

080066b6 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80066b6:	b580      	push	{r7, lr}
 80066b8:	b08a      	sub	sp, #40	@ 0x28
 80066ba:	af02      	add	r7, sp, #8
 80066bc:	60f8      	str	r0, [r7, #12]
 80066be:	60b9      	str	r1, [r7, #8]
 80066c0:	603b      	str	r3, [r7, #0]
 80066c2:	4613      	mov	r3, r2
 80066c4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066cc:	2b20      	cmp	r3, #32
 80066ce:	d17b      	bne.n	80067c8 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d002      	beq.n	80066dc <HAL_UART_Transmit+0x26>
 80066d6:	88fb      	ldrh	r3, [r7, #6]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d101      	bne.n	80066e0 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80066dc:	2301      	movs	r3, #1
 80066de:	e074      	b.n	80067ca <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	2200      	movs	r2, #0
 80066e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	2221      	movs	r2, #33	@ 0x21
 80066ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80066f0:	f7fb fb9c 	bl	8001e2c <HAL_GetTick>
 80066f4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	88fa      	ldrh	r2, [r7, #6]
 80066fa:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	88fa      	ldrh	r2, [r7, #6]
 8006702:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	689b      	ldr	r3, [r3, #8]
 800670a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800670e:	d108      	bne.n	8006722 <HAL_UART_Transmit+0x6c>
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	691b      	ldr	r3, [r3, #16]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d104      	bne.n	8006722 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006718:	2300      	movs	r3, #0
 800671a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800671c:	68bb      	ldr	r3, [r7, #8]
 800671e:	61bb      	str	r3, [r7, #24]
 8006720:	e003      	b.n	800672a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006722:	68bb      	ldr	r3, [r7, #8]
 8006724:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006726:	2300      	movs	r3, #0
 8006728:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800672a:	e030      	b.n	800678e <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	9300      	str	r3, [sp, #0]
 8006730:	697b      	ldr	r3, [r7, #20]
 8006732:	2200      	movs	r2, #0
 8006734:	2180      	movs	r1, #128	@ 0x80
 8006736:	68f8      	ldr	r0, [r7, #12]
 8006738:	f001 f842 	bl	80077c0 <UART_WaitOnFlagUntilTimeout>
 800673c:	4603      	mov	r3, r0
 800673e:	2b00      	cmp	r3, #0
 8006740:	d005      	beq.n	800674e <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	2220      	movs	r2, #32
 8006746:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800674a:	2303      	movs	r3, #3
 800674c:	e03d      	b.n	80067ca <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800674e:	69fb      	ldr	r3, [r7, #28]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d10b      	bne.n	800676c <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006754:	69bb      	ldr	r3, [r7, #24]
 8006756:	881b      	ldrh	r3, [r3, #0]
 8006758:	461a      	mov	r2, r3
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006762:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006764:	69bb      	ldr	r3, [r7, #24]
 8006766:	3302      	adds	r3, #2
 8006768:	61bb      	str	r3, [r7, #24]
 800676a:	e007      	b.n	800677c <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800676c:	69fb      	ldr	r3, [r7, #28]
 800676e:	781a      	ldrb	r2, [r3, #0]
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006776:	69fb      	ldr	r3, [r7, #28]
 8006778:	3301      	adds	r3, #1
 800677a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006782:	b29b      	uxth	r3, r3
 8006784:	3b01      	subs	r3, #1
 8006786:	b29a      	uxth	r2, r3
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006794:	b29b      	uxth	r3, r3
 8006796:	2b00      	cmp	r3, #0
 8006798:	d1c8      	bne.n	800672c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	9300      	str	r3, [sp, #0]
 800679e:	697b      	ldr	r3, [r7, #20]
 80067a0:	2200      	movs	r2, #0
 80067a2:	2140      	movs	r1, #64	@ 0x40
 80067a4:	68f8      	ldr	r0, [r7, #12]
 80067a6:	f001 f80b 	bl	80077c0 <UART_WaitOnFlagUntilTimeout>
 80067aa:	4603      	mov	r3, r0
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d005      	beq.n	80067bc <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	2220      	movs	r2, #32
 80067b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80067b8:	2303      	movs	r3, #3
 80067ba:	e006      	b.n	80067ca <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	2220      	movs	r2, #32
 80067c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80067c4:	2300      	movs	r3, #0
 80067c6:	e000      	b.n	80067ca <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80067c8:	2302      	movs	r3, #2
  }
}
 80067ca:	4618      	mov	r0, r3
 80067cc:	3720      	adds	r7, #32
 80067ce:	46bd      	mov	sp, r7
 80067d0:	bd80      	pop	{r7, pc}
	...

080067d4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	b08a      	sub	sp, #40	@ 0x28
 80067d8:	af00      	add	r7, sp, #0
 80067da:	60f8      	str	r0, [r7, #12]
 80067dc:	60b9      	str	r1, [r7, #8]
 80067de:	4613      	mov	r3, r2
 80067e0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80067e8:	2b20      	cmp	r3, #32
 80067ea:	d137      	bne.n	800685c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80067ec:	68bb      	ldr	r3, [r7, #8]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d002      	beq.n	80067f8 <HAL_UART_Receive_IT+0x24>
 80067f2:	88fb      	ldrh	r3, [r7, #6]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d101      	bne.n	80067fc <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80067f8:	2301      	movs	r3, #1
 80067fa:	e030      	b.n	800685e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	2200      	movs	r2, #0
 8006800:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	4a18      	ldr	r2, [pc, #96]	@ (8006868 <HAL_UART_Receive_IT+0x94>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d01f      	beq.n	800684c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	685b      	ldr	r3, [r3, #4]
 8006812:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006816:	2b00      	cmp	r3, #0
 8006818:	d018      	beq.n	800684c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006820:	697b      	ldr	r3, [r7, #20]
 8006822:	e853 3f00 	ldrex	r3, [r3]
 8006826:	613b      	str	r3, [r7, #16]
   return(result);
 8006828:	693b      	ldr	r3, [r7, #16]
 800682a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800682e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	461a      	mov	r2, r3
 8006836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006838:	623b      	str	r3, [r7, #32]
 800683a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800683c:	69f9      	ldr	r1, [r7, #28]
 800683e:	6a3a      	ldr	r2, [r7, #32]
 8006840:	e841 2300 	strex	r3, r2, [r1]
 8006844:	61bb      	str	r3, [r7, #24]
   return(result);
 8006846:	69bb      	ldr	r3, [r7, #24]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d1e6      	bne.n	800681a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800684c:	88fb      	ldrh	r3, [r7, #6]
 800684e:	461a      	mov	r2, r3
 8006850:	68b9      	ldr	r1, [r7, #8]
 8006852:	68f8      	ldr	r0, [r7, #12]
 8006854:	f001 f822 	bl	800789c <UART_Start_Receive_IT>
 8006858:	4603      	mov	r3, r0
 800685a:	e000      	b.n	800685e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800685c:	2302      	movs	r3, #2
  }
}
 800685e:	4618      	mov	r0, r3
 8006860:	3728      	adds	r7, #40	@ 0x28
 8006862:	46bd      	mov	sp, r7
 8006864:	bd80      	pop	{r7, pc}
 8006866:	bf00      	nop
 8006868:	40008000 	.word	0x40008000

0800686c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b0ba      	sub	sp, #232	@ 0xe8
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	69db      	ldr	r3, [r3, #28]
 800687a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	689b      	ldr	r3, [r3, #8]
 800688e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006892:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006896:	f640 030f 	movw	r3, #2063	@ 0x80f
 800689a:	4013      	ands	r3, r2
 800689c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80068a0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d11b      	bne.n	80068e0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80068a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068ac:	f003 0320 	and.w	r3, r3, #32
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d015      	beq.n	80068e0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80068b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068b8:	f003 0320 	and.w	r3, r3, #32
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d105      	bne.n	80068cc <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80068c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80068c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d009      	beq.n	80068e0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	f000 8300 	beq.w	8006ed6 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80068da:	6878      	ldr	r0, [r7, #4]
 80068dc:	4798      	blx	r3
      }
      return;
 80068de:	e2fa      	b.n	8006ed6 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80068e0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	f000 8123 	beq.w	8006b30 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80068ea:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80068ee:	4b8d      	ldr	r3, [pc, #564]	@ (8006b24 <HAL_UART_IRQHandler+0x2b8>)
 80068f0:	4013      	ands	r3, r2
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d106      	bne.n	8006904 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80068f6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80068fa:	4b8b      	ldr	r3, [pc, #556]	@ (8006b28 <HAL_UART_IRQHandler+0x2bc>)
 80068fc:	4013      	ands	r3, r2
 80068fe:	2b00      	cmp	r3, #0
 8006900:	f000 8116 	beq.w	8006b30 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006904:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006908:	f003 0301 	and.w	r3, r3, #1
 800690c:	2b00      	cmp	r3, #0
 800690e:	d011      	beq.n	8006934 <HAL_UART_IRQHandler+0xc8>
 8006910:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006914:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006918:	2b00      	cmp	r3, #0
 800691a:	d00b      	beq.n	8006934 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	2201      	movs	r2, #1
 8006922:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800692a:	f043 0201 	orr.w	r2, r3, #1
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006934:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006938:	f003 0302 	and.w	r3, r3, #2
 800693c:	2b00      	cmp	r3, #0
 800693e:	d011      	beq.n	8006964 <HAL_UART_IRQHandler+0xf8>
 8006940:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006944:	f003 0301 	and.w	r3, r3, #1
 8006948:	2b00      	cmp	r3, #0
 800694a:	d00b      	beq.n	8006964 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	2202      	movs	r2, #2
 8006952:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800695a:	f043 0204 	orr.w	r2, r3, #4
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006964:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006968:	f003 0304 	and.w	r3, r3, #4
 800696c:	2b00      	cmp	r3, #0
 800696e:	d011      	beq.n	8006994 <HAL_UART_IRQHandler+0x128>
 8006970:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006974:	f003 0301 	and.w	r3, r3, #1
 8006978:	2b00      	cmp	r3, #0
 800697a:	d00b      	beq.n	8006994 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	2204      	movs	r2, #4
 8006982:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800698a:	f043 0202 	orr.w	r2, r3, #2
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006994:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006998:	f003 0308 	and.w	r3, r3, #8
 800699c:	2b00      	cmp	r3, #0
 800699e:	d017      	beq.n	80069d0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80069a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069a4:	f003 0320 	and.w	r3, r3, #32
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d105      	bne.n	80069b8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80069ac:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80069b0:	4b5c      	ldr	r3, [pc, #368]	@ (8006b24 <HAL_UART_IRQHandler+0x2b8>)
 80069b2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d00b      	beq.n	80069d0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	2208      	movs	r2, #8
 80069be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069c6:	f043 0208 	orr.w	r2, r3, #8
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80069d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d012      	beq.n	8006a02 <HAL_UART_IRQHandler+0x196>
 80069dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069e0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d00c      	beq.n	8006a02 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80069f0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069f8:	f043 0220 	orr.w	r2, r3, #32
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	f000 8266 	beq.w	8006eda <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006a0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a12:	f003 0320 	and.w	r3, r3, #32
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d013      	beq.n	8006a42 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006a1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a1e:	f003 0320 	and.w	r3, r3, #32
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d105      	bne.n	8006a32 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006a26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006a2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d007      	beq.n	8006a42 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d003      	beq.n	8006a42 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a3e:	6878      	ldr	r0, [r7, #4]
 8006a40:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a48:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	689b      	ldr	r3, [r3, #8]
 8006a52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a56:	2b40      	cmp	r3, #64	@ 0x40
 8006a58:	d005      	beq.n	8006a66 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006a5a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006a5e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d054      	beq.n	8006b10 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006a66:	6878      	ldr	r0, [r7, #4]
 8006a68:	f001 f83a 	bl	8007ae0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	689b      	ldr	r3, [r3, #8]
 8006a72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a76:	2b40      	cmp	r3, #64	@ 0x40
 8006a78:	d146      	bne.n	8006b08 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	3308      	adds	r3, #8
 8006a80:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a84:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006a88:	e853 3f00 	ldrex	r3, [r3]
 8006a8c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006a90:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006a94:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a98:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	3308      	adds	r3, #8
 8006aa2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006aa6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006aaa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006ab2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006ab6:	e841 2300 	strex	r3, r2, [r1]
 8006aba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006abe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d1d9      	bne.n	8006a7a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d017      	beq.n	8006b00 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ad6:	4a15      	ldr	r2, [pc, #84]	@ (8006b2c <HAL_UART_IRQHandler+0x2c0>)
 8006ad8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	f7fc fbe8 	bl	80032b6 <HAL_DMA_Abort_IT>
 8006ae6:	4603      	mov	r3, r0
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d019      	beq.n	8006b20 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006af2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006af4:	687a      	ldr	r2, [r7, #4]
 8006af6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8006afa:	4610      	mov	r0, r2
 8006afc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006afe:	e00f      	b.n	8006b20 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006b00:	6878      	ldr	r0, [r7, #4]
 8006b02:	f000 f9ff 	bl	8006f04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b06:	e00b      	b.n	8006b20 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006b08:	6878      	ldr	r0, [r7, #4]
 8006b0a:	f000 f9fb 	bl	8006f04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b0e:	e007      	b.n	8006b20 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006b10:	6878      	ldr	r0, [r7, #4]
 8006b12:	f000 f9f7 	bl	8006f04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8006b1e:	e1dc      	b.n	8006eda <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b20:	bf00      	nop
    return;
 8006b22:	e1da      	b.n	8006eda <HAL_UART_IRQHandler+0x66e>
 8006b24:	10000001 	.word	0x10000001
 8006b28:	04000120 	.word	0x04000120
 8006b2c:	08007bad 	.word	0x08007bad

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b34:	2b01      	cmp	r3, #1
 8006b36:	f040 8170 	bne.w	8006e1a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006b3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b3e:	f003 0310 	and.w	r3, r3, #16
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	f000 8169 	beq.w	8006e1a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006b48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b4c:	f003 0310 	and.w	r3, r3, #16
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	f000 8162 	beq.w	8006e1a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	2210      	movs	r2, #16
 8006b5c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	689b      	ldr	r3, [r3, #8]
 8006b64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b68:	2b40      	cmp	r3, #64	@ 0x40
 8006b6a:	f040 80d8 	bne.w	8006d1e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	685b      	ldr	r3, [r3, #4]
 8006b78:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006b7c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	f000 80af 	beq.w	8006ce4 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006b8c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006b90:	429a      	cmp	r2, r3
 8006b92:	f080 80a7 	bcs.w	8006ce4 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006b9c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f003 0320 	and.w	r3, r3, #32
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	f040 8087 	bne.w	8006cc2 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bbc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006bc0:	e853 3f00 	ldrex	r3, [r3]
 8006bc4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006bc8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006bcc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006bd0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	461a      	mov	r2, r3
 8006bda:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006bde:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006be2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006be6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006bea:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006bee:	e841 2300 	strex	r3, r2, [r1]
 8006bf2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006bf6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d1da      	bne.n	8006bb4 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	3308      	adds	r3, #8
 8006c04:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c06:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006c08:	e853 3f00 	ldrex	r3, [r3]
 8006c0c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006c0e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006c10:	f023 0301 	bic.w	r3, r3, #1
 8006c14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	3308      	adds	r3, #8
 8006c1e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006c22:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006c26:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c28:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006c2a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006c2e:	e841 2300 	strex	r3, r2, [r1]
 8006c32:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006c34:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d1e1      	bne.n	8006bfe <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	3308      	adds	r3, #8
 8006c40:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c42:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006c44:	e853 3f00 	ldrex	r3, [r3]
 8006c48:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006c4a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006c4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c50:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	3308      	adds	r3, #8
 8006c5a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006c5e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006c60:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c62:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006c64:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006c66:	e841 2300 	strex	r3, r2, [r1]
 8006c6a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006c6c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d1e3      	bne.n	8006c3a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2220      	movs	r2, #32
 8006c76:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c88:	e853 3f00 	ldrex	r3, [r3]
 8006c8c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006c8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006c90:	f023 0310 	bic.w	r3, r3, #16
 8006c94:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	461a      	mov	r2, r3
 8006c9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006ca2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006ca4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ca6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006ca8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006caa:	e841 2300 	strex	r3, r2, [r1]
 8006cae:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006cb0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d1e4      	bne.n	8006c80 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	f7fc faa1 	bl	8003204 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	2202      	movs	r2, #2
 8006cc6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006cd4:	b29b      	uxth	r3, r3
 8006cd6:	1ad3      	subs	r3, r2, r3
 8006cd8:	b29b      	uxth	r3, r3
 8006cda:	4619      	mov	r1, r3
 8006cdc:	6878      	ldr	r0, [r7, #4]
 8006cde:	f000 f91b 	bl	8006f18 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006ce2:	e0fc      	b.n	8006ede <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006cea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006cee:	429a      	cmp	r2, r3
 8006cf0:	f040 80f5 	bne.w	8006ede <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f003 0320 	and.w	r3, r3, #32
 8006d02:	2b20      	cmp	r3, #32
 8006d04:	f040 80eb 	bne.w	8006ede <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2202      	movs	r2, #2
 8006d0c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006d14:	4619      	mov	r1, r3
 8006d16:	6878      	ldr	r0, [r7, #4]
 8006d18:	f000 f8fe 	bl	8006f18 <HAL_UARTEx_RxEventCallback>
      return;
 8006d1c:	e0df      	b.n	8006ede <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006d2a:	b29b      	uxth	r3, r3
 8006d2c:	1ad3      	subs	r3, r2, r3
 8006d2e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006d38:	b29b      	uxth	r3, r3
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	f000 80d1 	beq.w	8006ee2 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8006d40:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	f000 80cc 	beq.w	8006ee2 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d52:	e853 3f00 	ldrex	r3, [r3]
 8006d56:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006d58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d5a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006d5e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	461a      	mov	r2, r3
 8006d68:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006d6c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d6e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d70:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006d72:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006d74:	e841 2300 	strex	r3, r2, [r1]
 8006d78:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006d7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d1e4      	bne.n	8006d4a <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	3308      	adds	r3, #8
 8006d86:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d8a:	e853 3f00 	ldrex	r3, [r3]
 8006d8e:	623b      	str	r3, [r7, #32]
   return(result);
 8006d90:	6a3b      	ldr	r3, [r7, #32]
 8006d92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006d96:	f023 0301 	bic.w	r3, r3, #1
 8006d9a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	3308      	adds	r3, #8
 8006da4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006da8:	633a      	str	r2, [r7, #48]	@ 0x30
 8006daa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006dae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006db0:	e841 2300 	strex	r3, r2, [r1]
 8006db4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006db6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d1e1      	bne.n	8006d80 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2220      	movs	r2, #32
 8006dc0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	2200      	movs	r2, #0
 8006dce:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dd6:	693b      	ldr	r3, [r7, #16]
 8006dd8:	e853 3f00 	ldrex	r3, [r3]
 8006ddc:	60fb      	str	r3, [r7, #12]
   return(result);
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	f023 0310 	bic.w	r3, r3, #16
 8006de4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	461a      	mov	r2, r3
 8006dee:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006df2:	61fb      	str	r3, [r7, #28]
 8006df4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006df6:	69b9      	ldr	r1, [r7, #24]
 8006df8:	69fa      	ldr	r2, [r7, #28]
 8006dfa:	e841 2300 	strex	r3, r2, [r1]
 8006dfe:	617b      	str	r3, [r7, #20]
   return(result);
 8006e00:	697b      	ldr	r3, [r7, #20]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d1e4      	bne.n	8006dd0 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2202      	movs	r2, #2
 8006e0a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006e0c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006e10:	4619      	mov	r1, r3
 8006e12:	6878      	ldr	r0, [r7, #4]
 8006e14:	f000 f880 	bl	8006f18 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006e18:	e063      	b.n	8006ee2 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006e1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d00e      	beq.n	8006e44 <HAL_UART_IRQHandler+0x5d8>
 8006e26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d008      	beq.n	8006e44 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006e3a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006e3c:	6878      	ldr	r0, [r7, #4]
 8006e3e:	f001 fc13 	bl	8008668 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006e42:	e051      	b.n	8006ee8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006e44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d014      	beq.n	8006e7a <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006e50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d105      	bne.n	8006e68 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006e5c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e60:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d008      	beq.n	8006e7a <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d03a      	beq.n	8006ee6 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006e74:	6878      	ldr	r0, [r7, #4]
 8006e76:	4798      	blx	r3
    }
    return;
 8006e78:	e035      	b.n	8006ee6 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006e7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d009      	beq.n	8006e9a <HAL_UART_IRQHandler+0x62e>
 8006e86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d003      	beq.n	8006e9a <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8006e92:	6878      	ldr	r0, [r7, #4]
 8006e94:	f000 fe9c 	bl	8007bd0 <UART_EndTransmit_IT>
    return;
 8006e98:	e026      	b.n	8006ee8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006e9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e9e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d009      	beq.n	8006eba <HAL_UART_IRQHandler+0x64e>
 8006ea6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006eaa:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d003      	beq.n	8006eba <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006eb2:	6878      	ldr	r0, [r7, #4]
 8006eb4:	f001 fbec 	bl	8008690 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006eb8:	e016      	b.n	8006ee8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006eba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ebe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d010      	beq.n	8006ee8 <HAL_UART_IRQHandler+0x67c>
 8006ec6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	da0c      	bge.n	8006ee8 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006ece:	6878      	ldr	r0, [r7, #4]
 8006ed0:	f001 fbd4 	bl	800867c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006ed4:	e008      	b.n	8006ee8 <HAL_UART_IRQHandler+0x67c>
      return;
 8006ed6:	bf00      	nop
 8006ed8:	e006      	b.n	8006ee8 <HAL_UART_IRQHandler+0x67c>
    return;
 8006eda:	bf00      	nop
 8006edc:	e004      	b.n	8006ee8 <HAL_UART_IRQHandler+0x67c>
      return;
 8006ede:	bf00      	nop
 8006ee0:	e002      	b.n	8006ee8 <HAL_UART_IRQHandler+0x67c>
      return;
 8006ee2:	bf00      	nop
 8006ee4:	e000      	b.n	8006ee8 <HAL_UART_IRQHandler+0x67c>
    return;
 8006ee6:	bf00      	nop
  }
}
 8006ee8:	37e8      	adds	r7, #232	@ 0xe8
 8006eea:	46bd      	mov	sp, r7
 8006eec:	bd80      	pop	{r7, pc}
 8006eee:	bf00      	nop

08006ef0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006ef0:	b480      	push	{r7}
 8006ef2:	b083      	sub	sp, #12
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006ef8:	bf00      	nop
 8006efa:	370c      	adds	r7, #12
 8006efc:	46bd      	mov	sp, r7
 8006efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f02:	4770      	bx	lr

08006f04 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006f04:	b480      	push	{r7}
 8006f06:	b083      	sub	sp, #12
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006f0c:	bf00      	nop
 8006f0e:	370c      	adds	r7, #12
 8006f10:	46bd      	mov	sp, r7
 8006f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f16:	4770      	bx	lr

08006f18 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006f18:	b480      	push	{r7}
 8006f1a:	b083      	sub	sp, #12
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
 8006f20:	460b      	mov	r3, r1
 8006f22:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006f24:	bf00      	nop
 8006f26:	370c      	adds	r7, #12
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2e:	4770      	bx	lr

08006f30 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006f30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006f34:	b08c      	sub	sp, #48	@ 0x30
 8006f36:	af00      	add	r7, sp, #0
 8006f38:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006f40:	697b      	ldr	r3, [r7, #20]
 8006f42:	689a      	ldr	r2, [r3, #8]
 8006f44:	697b      	ldr	r3, [r7, #20]
 8006f46:	691b      	ldr	r3, [r3, #16]
 8006f48:	431a      	orrs	r2, r3
 8006f4a:	697b      	ldr	r3, [r7, #20]
 8006f4c:	695b      	ldr	r3, [r3, #20]
 8006f4e:	431a      	orrs	r2, r3
 8006f50:	697b      	ldr	r3, [r7, #20]
 8006f52:	69db      	ldr	r3, [r3, #28]
 8006f54:	4313      	orrs	r3, r2
 8006f56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006f58:	697b      	ldr	r3, [r7, #20]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	681a      	ldr	r2, [r3, #0]
 8006f5e:	4baa      	ldr	r3, [pc, #680]	@ (8007208 <UART_SetConfig+0x2d8>)
 8006f60:	4013      	ands	r3, r2
 8006f62:	697a      	ldr	r2, [r7, #20]
 8006f64:	6812      	ldr	r2, [r2, #0]
 8006f66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006f68:	430b      	orrs	r3, r1
 8006f6a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006f6c:	697b      	ldr	r3, [r7, #20]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	685b      	ldr	r3, [r3, #4]
 8006f72:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006f76:	697b      	ldr	r3, [r7, #20]
 8006f78:	68da      	ldr	r2, [r3, #12]
 8006f7a:	697b      	ldr	r3, [r7, #20]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	430a      	orrs	r2, r1
 8006f80:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006f82:	697b      	ldr	r3, [r7, #20]
 8006f84:	699b      	ldr	r3, [r3, #24]
 8006f86:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	4a9f      	ldr	r2, [pc, #636]	@ (800720c <UART_SetConfig+0x2dc>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d004      	beq.n	8006f9c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006f92:	697b      	ldr	r3, [r7, #20]
 8006f94:	6a1b      	ldr	r3, [r3, #32]
 8006f96:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006f98:	4313      	orrs	r3, r2
 8006f9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006f9c:	697b      	ldr	r3, [r7, #20]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	689b      	ldr	r3, [r3, #8]
 8006fa2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006fa6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006faa:	697a      	ldr	r2, [r7, #20]
 8006fac:	6812      	ldr	r2, [r2, #0]
 8006fae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006fb0:	430b      	orrs	r3, r1
 8006fb2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006fb4:	697b      	ldr	r3, [r7, #20]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fba:	f023 010f 	bic.w	r1, r3, #15
 8006fbe:	697b      	ldr	r3, [r7, #20]
 8006fc0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006fc2:	697b      	ldr	r3, [r7, #20]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	430a      	orrs	r2, r1
 8006fc8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006fca:	697b      	ldr	r3, [r7, #20]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	4a90      	ldr	r2, [pc, #576]	@ (8007210 <UART_SetConfig+0x2e0>)
 8006fd0:	4293      	cmp	r3, r2
 8006fd2:	d125      	bne.n	8007020 <UART_SetConfig+0xf0>
 8006fd4:	4b8f      	ldr	r3, [pc, #572]	@ (8007214 <UART_SetConfig+0x2e4>)
 8006fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fda:	f003 0303 	and.w	r3, r3, #3
 8006fde:	2b03      	cmp	r3, #3
 8006fe0:	d81a      	bhi.n	8007018 <UART_SetConfig+0xe8>
 8006fe2:	a201      	add	r2, pc, #4	@ (adr r2, 8006fe8 <UART_SetConfig+0xb8>)
 8006fe4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fe8:	08006ff9 	.word	0x08006ff9
 8006fec:	08007009 	.word	0x08007009
 8006ff0:	08007001 	.word	0x08007001
 8006ff4:	08007011 	.word	0x08007011
 8006ff8:	2301      	movs	r3, #1
 8006ffa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ffe:	e116      	b.n	800722e <UART_SetConfig+0x2fe>
 8007000:	2302      	movs	r3, #2
 8007002:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007006:	e112      	b.n	800722e <UART_SetConfig+0x2fe>
 8007008:	2304      	movs	r3, #4
 800700a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800700e:	e10e      	b.n	800722e <UART_SetConfig+0x2fe>
 8007010:	2308      	movs	r3, #8
 8007012:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007016:	e10a      	b.n	800722e <UART_SetConfig+0x2fe>
 8007018:	2310      	movs	r3, #16
 800701a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800701e:	e106      	b.n	800722e <UART_SetConfig+0x2fe>
 8007020:	697b      	ldr	r3, [r7, #20]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	4a7c      	ldr	r2, [pc, #496]	@ (8007218 <UART_SetConfig+0x2e8>)
 8007026:	4293      	cmp	r3, r2
 8007028:	d138      	bne.n	800709c <UART_SetConfig+0x16c>
 800702a:	4b7a      	ldr	r3, [pc, #488]	@ (8007214 <UART_SetConfig+0x2e4>)
 800702c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007030:	f003 030c 	and.w	r3, r3, #12
 8007034:	2b0c      	cmp	r3, #12
 8007036:	d82d      	bhi.n	8007094 <UART_SetConfig+0x164>
 8007038:	a201      	add	r2, pc, #4	@ (adr r2, 8007040 <UART_SetConfig+0x110>)
 800703a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800703e:	bf00      	nop
 8007040:	08007075 	.word	0x08007075
 8007044:	08007095 	.word	0x08007095
 8007048:	08007095 	.word	0x08007095
 800704c:	08007095 	.word	0x08007095
 8007050:	08007085 	.word	0x08007085
 8007054:	08007095 	.word	0x08007095
 8007058:	08007095 	.word	0x08007095
 800705c:	08007095 	.word	0x08007095
 8007060:	0800707d 	.word	0x0800707d
 8007064:	08007095 	.word	0x08007095
 8007068:	08007095 	.word	0x08007095
 800706c:	08007095 	.word	0x08007095
 8007070:	0800708d 	.word	0x0800708d
 8007074:	2300      	movs	r3, #0
 8007076:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800707a:	e0d8      	b.n	800722e <UART_SetConfig+0x2fe>
 800707c:	2302      	movs	r3, #2
 800707e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007082:	e0d4      	b.n	800722e <UART_SetConfig+0x2fe>
 8007084:	2304      	movs	r3, #4
 8007086:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800708a:	e0d0      	b.n	800722e <UART_SetConfig+0x2fe>
 800708c:	2308      	movs	r3, #8
 800708e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007092:	e0cc      	b.n	800722e <UART_SetConfig+0x2fe>
 8007094:	2310      	movs	r3, #16
 8007096:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800709a:	e0c8      	b.n	800722e <UART_SetConfig+0x2fe>
 800709c:	697b      	ldr	r3, [r7, #20]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	4a5e      	ldr	r2, [pc, #376]	@ (800721c <UART_SetConfig+0x2ec>)
 80070a2:	4293      	cmp	r3, r2
 80070a4:	d125      	bne.n	80070f2 <UART_SetConfig+0x1c2>
 80070a6:	4b5b      	ldr	r3, [pc, #364]	@ (8007214 <UART_SetConfig+0x2e4>)
 80070a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070ac:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80070b0:	2b30      	cmp	r3, #48	@ 0x30
 80070b2:	d016      	beq.n	80070e2 <UART_SetConfig+0x1b2>
 80070b4:	2b30      	cmp	r3, #48	@ 0x30
 80070b6:	d818      	bhi.n	80070ea <UART_SetConfig+0x1ba>
 80070b8:	2b20      	cmp	r3, #32
 80070ba:	d00a      	beq.n	80070d2 <UART_SetConfig+0x1a2>
 80070bc:	2b20      	cmp	r3, #32
 80070be:	d814      	bhi.n	80070ea <UART_SetConfig+0x1ba>
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d002      	beq.n	80070ca <UART_SetConfig+0x19a>
 80070c4:	2b10      	cmp	r3, #16
 80070c6:	d008      	beq.n	80070da <UART_SetConfig+0x1aa>
 80070c8:	e00f      	b.n	80070ea <UART_SetConfig+0x1ba>
 80070ca:	2300      	movs	r3, #0
 80070cc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070d0:	e0ad      	b.n	800722e <UART_SetConfig+0x2fe>
 80070d2:	2302      	movs	r3, #2
 80070d4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070d8:	e0a9      	b.n	800722e <UART_SetConfig+0x2fe>
 80070da:	2304      	movs	r3, #4
 80070dc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070e0:	e0a5      	b.n	800722e <UART_SetConfig+0x2fe>
 80070e2:	2308      	movs	r3, #8
 80070e4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070e8:	e0a1      	b.n	800722e <UART_SetConfig+0x2fe>
 80070ea:	2310      	movs	r3, #16
 80070ec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070f0:	e09d      	b.n	800722e <UART_SetConfig+0x2fe>
 80070f2:	697b      	ldr	r3, [r7, #20]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	4a4a      	ldr	r2, [pc, #296]	@ (8007220 <UART_SetConfig+0x2f0>)
 80070f8:	4293      	cmp	r3, r2
 80070fa:	d125      	bne.n	8007148 <UART_SetConfig+0x218>
 80070fc:	4b45      	ldr	r3, [pc, #276]	@ (8007214 <UART_SetConfig+0x2e4>)
 80070fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007102:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007106:	2bc0      	cmp	r3, #192	@ 0xc0
 8007108:	d016      	beq.n	8007138 <UART_SetConfig+0x208>
 800710a:	2bc0      	cmp	r3, #192	@ 0xc0
 800710c:	d818      	bhi.n	8007140 <UART_SetConfig+0x210>
 800710e:	2b80      	cmp	r3, #128	@ 0x80
 8007110:	d00a      	beq.n	8007128 <UART_SetConfig+0x1f8>
 8007112:	2b80      	cmp	r3, #128	@ 0x80
 8007114:	d814      	bhi.n	8007140 <UART_SetConfig+0x210>
 8007116:	2b00      	cmp	r3, #0
 8007118:	d002      	beq.n	8007120 <UART_SetConfig+0x1f0>
 800711a:	2b40      	cmp	r3, #64	@ 0x40
 800711c:	d008      	beq.n	8007130 <UART_SetConfig+0x200>
 800711e:	e00f      	b.n	8007140 <UART_SetConfig+0x210>
 8007120:	2300      	movs	r3, #0
 8007122:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007126:	e082      	b.n	800722e <UART_SetConfig+0x2fe>
 8007128:	2302      	movs	r3, #2
 800712a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800712e:	e07e      	b.n	800722e <UART_SetConfig+0x2fe>
 8007130:	2304      	movs	r3, #4
 8007132:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007136:	e07a      	b.n	800722e <UART_SetConfig+0x2fe>
 8007138:	2308      	movs	r3, #8
 800713a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800713e:	e076      	b.n	800722e <UART_SetConfig+0x2fe>
 8007140:	2310      	movs	r3, #16
 8007142:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007146:	e072      	b.n	800722e <UART_SetConfig+0x2fe>
 8007148:	697b      	ldr	r3, [r7, #20]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	4a35      	ldr	r2, [pc, #212]	@ (8007224 <UART_SetConfig+0x2f4>)
 800714e:	4293      	cmp	r3, r2
 8007150:	d12a      	bne.n	80071a8 <UART_SetConfig+0x278>
 8007152:	4b30      	ldr	r3, [pc, #192]	@ (8007214 <UART_SetConfig+0x2e4>)
 8007154:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007158:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800715c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007160:	d01a      	beq.n	8007198 <UART_SetConfig+0x268>
 8007162:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007166:	d81b      	bhi.n	80071a0 <UART_SetConfig+0x270>
 8007168:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800716c:	d00c      	beq.n	8007188 <UART_SetConfig+0x258>
 800716e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007172:	d815      	bhi.n	80071a0 <UART_SetConfig+0x270>
 8007174:	2b00      	cmp	r3, #0
 8007176:	d003      	beq.n	8007180 <UART_SetConfig+0x250>
 8007178:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800717c:	d008      	beq.n	8007190 <UART_SetConfig+0x260>
 800717e:	e00f      	b.n	80071a0 <UART_SetConfig+0x270>
 8007180:	2300      	movs	r3, #0
 8007182:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007186:	e052      	b.n	800722e <UART_SetConfig+0x2fe>
 8007188:	2302      	movs	r3, #2
 800718a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800718e:	e04e      	b.n	800722e <UART_SetConfig+0x2fe>
 8007190:	2304      	movs	r3, #4
 8007192:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007196:	e04a      	b.n	800722e <UART_SetConfig+0x2fe>
 8007198:	2308      	movs	r3, #8
 800719a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800719e:	e046      	b.n	800722e <UART_SetConfig+0x2fe>
 80071a0:	2310      	movs	r3, #16
 80071a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071a6:	e042      	b.n	800722e <UART_SetConfig+0x2fe>
 80071a8:	697b      	ldr	r3, [r7, #20]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	4a17      	ldr	r2, [pc, #92]	@ (800720c <UART_SetConfig+0x2dc>)
 80071ae:	4293      	cmp	r3, r2
 80071b0:	d13a      	bne.n	8007228 <UART_SetConfig+0x2f8>
 80071b2:	4b18      	ldr	r3, [pc, #96]	@ (8007214 <UART_SetConfig+0x2e4>)
 80071b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071b8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80071bc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80071c0:	d01a      	beq.n	80071f8 <UART_SetConfig+0x2c8>
 80071c2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80071c6:	d81b      	bhi.n	8007200 <UART_SetConfig+0x2d0>
 80071c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80071cc:	d00c      	beq.n	80071e8 <UART_SetConfig+0x2b8>
 80071ce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80071d2:	d815      	bhi.n	8007200 <UART_SetConfig+0x2d0>
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d003      	beq.n	80071e0 <UART_SetConfig+0x2b0>
 80071d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071dc:	d008      	beq.n	80071f0 <UART_SetConfig+0x2c0>
 80071de:	e00f      	b.n	8007200 <UART_SetConfig+0x2d0>
 80071e0:	2300      	movs	r3, #0
 80071e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071e6:	e022      	b.n	800722e <UART_SetConfig+0x2fe>
 80071e8:	2302      	movs	r3, #2
 80071ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071ee:	e01e      	b.n	800722e <UART_SetConfig+0x2fe>
 80071f0:	2304      	movs	r3, #4
 80071f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071f6:	e01a      	b.n	800722e <UART_SetConfig+0x2fe>
 80071f8:	2308      	movs	r3, #8
 80071fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071fe:	e016      	b.n	800722e <UART_SetConfig+0x2fe>
 8007200:	2310      	movs	r3, #16
 8007202:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007206:	e012      	b.n	800722e <UART_SetConfig+0x2fe>
 8007208:	cfff69f3 	.word	0xcfff69f3
 800720c:	40008000 	.word	0x40008000
 8007210:	40013800 	.word	0x40013800
 8007214:	40021000 	.word	0x40021000
 8007218:	40004400 	.word	0x40004400
 800721c:	40004800 	.word	0x40004800
 8007220:	40004c00 	.word	0x40004c00
 8007224:	40005000 	.word	0x40005000
 8007228:	2310      	movs	r3, #16
 800722a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800722e:	697b      	ldr	r3, [r7, #20]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	4aae      	ldr	r2, [pc, #696]	@ (80074ec <UART_SetConfig+0x5bc>)
 8007234:	4293      	cmp	r3, r2
 8007236:	f040 8097 	bne.w	8007368 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800723a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800723e:	2b08      	cmp	r3, #8
 8007240:	d823      	bhi.n	800728a <UART_SetConfig+0x35a>
 8007242:	a201      	add	r2, pc, #4	@ (adr r2, 8007248 <UART_SetConfig+0x318>)
 8007244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007248:	0800726d 	.word	0x0800726d
 800724c:	0800728b 	.word	0x0800728b
 8007250:	08007275 	.word	0x08007275
 8007254:	0800728b 	.word	0x0800728b
 8007258:	0800727b 	.word	0x0800727b
 800725c:	0800728b 	.word	0x0800728b
 8007260:	0800728b 	.word	0x0800728b
 8007264:	0800728b 	.word	0x0800728b
 8007268:	08007283 	.word	0x08007283
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800726c:	f7fc ffd2 	bl	8004214 <HAL_RCC_GetPCLK1Freq>
 8007270:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007272:	e010      	b.n	8007296 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007274:	4b9e      	ldr	r3, [pc, #632]	@ (80074f0 <UART_SetConfig+0x5c0>)
 8007276:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007278:	e00d      	b.n	8007296 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800727a:	f7fc ff5d 	bl	8004138 <HAL_RCC_GetSysClockFreq>
 800727e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007280:	e009      	b.n	8007296 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007282:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007286:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007288:	e005      	b.n	8007296 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800728a:	2300      	movs	r3, #0
 800728c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800728e:	2301      	movs	r3, #1
 8007290:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007294:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007298:	2b00      	cmp	r3, #0
 800729a:	f000 8130 	beq.w	80074fe <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800729e:	697b      	ldr	r3, [r7, #20]
 80072a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072a2:	4a94      	ldr	r2, [pc, #592]	@ (80074f4 <UART_SetConfig+0x5c4>)
 80072a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80072a8:	461a      	mov	r2, r3
 80072aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80072b0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80072b2:	697b      	ldr	r3, [r7, #20]
 80072b4:	685a      	ldr	r2, [r3, #4]
 80072b6:	4613      	mov	r3, r2
 80072b8:	005b      	lsls	r3, r3, #1
 80072ba:	4413      	add	r3, r2
 80072bc:	69ba      	ldr	r2, [r7, #24]
 80072be:	429a      	cmp	r2, r3
 80072c0:	d305      	bcc.n	80072ce <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80072c2:	697b      	ldr	r3, [r7, #20]
 80072c4:	685b      	ldr	r3, [r3, #4]
 80072c6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80072c8:	69ba      	ldr	r2, [r7, #24]
 80072ca:	429a      	cmp	r2, r3
 80072cc:	d903      	bls.n	80072d6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80072ce:	2301      	movs	r3, #1
 80072d0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80072d4:	e113      	b.n	80074fe <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80072d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072d8:	2200      	movs	r2, #0
 80072da:	60bb      	str	r3, [r7, #8]
 80072dc:	60fa      	str	r2, [r7, #12]
 80072de:	697b      	ldr	r3, [r7, #20]
 80072e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072e2:	4a84      	ldr	r2, [pc, #528]	@ (80074f4 <UART_SetConfig+0x5c4>)
 80072e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80072e8:	b29b      	uxth	r3, r3
 80072ea:	2200      	movs	r2, #0
 80072ec:	603b      	str	r3, [r7, #0]
 80072ee:	607a      	str	r2, [r7, #4]
 80072f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80072f4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80072f8:	f7f8 fff2 	bl	80002e0 <__aeabi_uldivmod>
 80072fc:	4602      	mov	r2, r0
 80072fe:	460b      	mov	r3, r1
 8007300:	4610      	mov	r0, r2
 8007302:	4619      	mov	r1, r3
 8007304:	f04f 0200 	mov.w	r2, #0
 8007308:	f04f 0300 	mov.w	r3, #0
 800730c:	020b      	lsls	r3, r1, #8
 800730e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007312:	0202      	lsls	r2, r0, #8
 8007314:	6979      	ldr	r1, [r7, #20]
 8007316:	6849      	ldr	r1, [r1, #4]
 8007318:	0849      	lsrs	r1, r1, #1
 800731a:	2000      	movs	r0, #0
 800731c:	460c      	mov	r4, r1
 800731e:	4605      	mov	r5, r0
 8007320:	eb12 0804 	adds.w	r8, r2, r4
 8007324:	eb43 0905 	adc.w	r9, r3, r5
 8007328:	697b      	ldr	r3, [r7, #20]
 800732a:	685b      	ldr	r3, [r3, #4]
 800732c:	2200      	movs	r2, #0
 800732e:	469a      	mov	sl, r3
 8007330:	4693      	mov	fp, r2
 8007332:	4652      	mov	r2, sl
 8007334:	465b      	mov	r3, fp
 8007336:	4640      	mov	r0, r8
 8007338:	4649      	mov	r1, r9
 800733a:	f7f8 ffd1 	bl	80002e0 <__aeabi_uldivmod>
 800733e:	4602      	mov	r2, r0
 8007340:	460b      	mov	r3, r1
 8007342:	4613      	mov	r3, r2
 8007344:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007346:	6a3b      	ldr	r3, [r7, #32]
 8007348:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800734c:	d308      	bcc.n	8007360 <UART_SetConfig+0x430>
 800734e:	6a3b      	ldr	r3, [r7, #32]
 8007350:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007354:	d204      	bcs.n	8007360 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007356:	697b      	ldr	r3, [r7, #20]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	6a3a      	ldr	r2, [r7, #32]
 800735c:	60da      	str	r2, [r3, #12]
 800735e:	e0ce      	b.n	80074fe <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007360:	2301      	movs	r3, #1
 8007362:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007366:	e0ca      	b.n	80074fe <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007368:	697b      	ldr	r3, [r7, #20]
 800736a:	69db      	ldr	r3, [r3, #28]
 800736c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007370:	d166      	bne.n	8007440 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007372:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007376:	2b08      	cmp	r3, #8
 8007378:	d827      	bhi.n	80073ca <UART_SetConfig+0x49a>
 800737a:	a201      	add	r2, pc, #4	@ (adr r2, 8007380 <UART_SetConfig+0x450>)
 800737c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007380:	080073a5 	.word	0x080073a5
 8007384:	080073ad 	.word	0x080073ad
 8007388:	080073b5 	.word	0x080073b5
 800738c:	080073cb 	.word	0x080073cb
 8007390:	080073bb 	.word	0x080073bb
 8007394:	080073cb 	.word	0x080073cb
 8007398:	080073cb 	.word	0x080073cb
 800739c:	080073cb 	.word	0x080073cb
 80073a0:	080073c3 	.word	0x080073c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80073a4:	f7fc ff36 	bl	8004214 <HAL_RCC_GetPCLK1Freq>
 80073a8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80073aa:	e014      	b.n	80073d6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80073ac:	f7fc ff48 	bl	8004240 <HAL_RCC_GetPCLK2Freq>
 80073b0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80073b2:	e010      	b.n	80073d6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80073b4:	4b4e      	ldr	r3, [pc, #312]	@ (80074f0 <UART_SetConfig+0x5c0>)
 80073b6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80073b8:	e00d      	b.n	80073d6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80073ba:	f7fc febd 	bl	8004138 <HAL_RCC_GetSysClockFreq>
 80073be:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80073c0:	e009      	b.n	80073d6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80073c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80073c6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80073c8:	e005      	b.n	80073d6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80073ca:	2300      	movs	r3, #0
 80073cc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80073ce:	2301      	movs	r3, #1
 80073d0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80073d4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80073d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073d8:	2b00      	cmp	r3, #0
 80073da:	f000 8090 	beq.w	80074fe <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80073de:	697b      	ldr	r3, [r7, #20]
 80073e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073e2:	4a44      	ldr	r2, [pc, #272]	@ (80074f4 <UART_SetConfig+0x5c4>)
 80073e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80073e8:	461a      	mov	r2, r3
 80073ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073ec:	fbb3 f3f2 	udiv	r3, r3, r2
 80073f0:	005a      	lsls	r2, r3, #1
 80073f2:	697b      	ldr	r3, [r7, #20]
 80073f4:	685b      	ldr	r3, [r3, #4]
 80073f6:	085b      	lsrs	r3, r3, #1
 80073f8:	441a      	add	r2, r3
 80073fa:	697b      	ldr	r3, [r7, #20]
 80073fc:	685b      	ldr	r3, [r3, #4]
 80073fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8007402:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007404:	6a3b      	ldr	r3, [r7, #32]
 8007406:	2b0f      	cmp	r3, #15
 8007408:	d916      	bls.n	8007438 <UART_SetConfig+0x508>
 800740a:	6a3b      	ldr	r3, [r7, #32]
 800740c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007410:	d212      	bcs.n	8007438 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007412:	6a3b      	ldr	r3, [r7, #32]
 8007414:	b29b      	uxth	r3, r3
 8007416:	f023 030f 	bic.w	r3, r3, #15
 800741a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800741c:	6a3b      	ldr	r3, [r7, #32]
 800741e:	085b      	lsrs	r3, r3, #1
 8007420:	b29b      	uxth	r3, r3
 8007422:	f003 0307 	and.w	r3, r3, #7
 8007426:	b29a      	uxth	r2, r3
 8007428:	8bfb      	ldrh	r3, [r7, #30]
 800742a:	4313      	orrs	r3, r2
 800742c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800742e:	697b      	ldr	r3, [r7, #20]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	8bfa      	ldrh	r2, [r7, #30]
 8007434:	60da      	str	r2, [r3, #12]
 8007436:	e062      	b.n	80074fe <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007438:	2301      	movs	r3, #1
 800743a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800743e:	e05e      	b.n	80074fe <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007440:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007444:	2b08      	cmp	r3, #8
 8007446:	d828      	bhi.n	800749a <UART_SetConfig+0x56a>
 8007448:	a201      	add	r2, pc, #4	@ (adr r2, 8007450 <UART_SetConfig+0x520>)
 800744a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800744e:	bf00      	nop
 8007450:	08007475 	.word	0x08007475
 8007454:	0800747d 	.word	0x0800747d
 8007458:	08007485 	.word	0x08007485
 800745c:	0800749b 	.word	0x0800749b
 8007460:	0800748b 	.word	0x0800748b
 8007464:	0800749b 	.word	0x0800749b
 8007468:	0800749b 	.word	0x0800749b
 800746c:	0800749b 	.word	0x0800749b
 8007470:	08007493 	.word	0x08007493
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007474:	f7fc fece 	bl	8004214 <HAL_RCC_GetPCLK1Freq>
 8007478:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800747a:	e014      	b.n	80074a6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800747c:	f7fc fee0 	bl	8004240 <HAL_RCC_GetPCLK2Freq>
 8007480:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007482:	e010      	b.n	80074a6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007484:	4b1a      	ldr	r3, [pc, #104]	@ (80074f0 <UART_SetConfig+0x5c0>)
 8007486:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007488:	e00d      	b.n	80074a6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800748a:	f7fc fe55 	bl	8004138 <HAL_RCC_GetSysClockFreq>
 800748e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007490:	e009      	b.n	80074a6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007492:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007496:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007498:	e005      	b.n	80074a6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800749a:	2300      	movs	r3, #0
 800749c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800749e:	2301      	movs	r3, #1
 80074a0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80074a4:	bf00      	nop
    }

    if (pclk != 0U)
 80074a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d028      	beq.n	80074fe <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80074ac:	697b      	ldr	r3, [r7, #20]
 80074ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074b0:	4a10      	ldr	r2, [pc, #64]	@ (80074f4 <UART_SetConfig+0x5c4>)
 80074b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80074b6:	461a      	mov	r2, r3
 80074b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074ba:	fbb3 f2f2 	udiv	r2, r3, r2
 80074be:	697b      	ldr	r3, [r7, #20]
 80074c0:	685b      	ldr	r3, [r3, #4]
 80074c2:	085b      	lsrs	r3, r3, #1
 80074c4:	441a      	add	r2, r3
 80074c6:	697b      	ldr	r3, [r7, #20]
 80074c8:	685b      	ldr	r3, [r3, #4]
 80074ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80074ce:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80074d0:	6a3b      	ldr	r3, [r7, #32]
 80074d2:	2b0f      	cmp	r3, #15
 80074d4:	d910      	bls.n	80074f8 <UART_SetConfig+0x5c8>
 80074d6:	6a3b      	ldr	r3, [r7, #32]
 80074d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80074dc:	d20c      	bcs.n	80074f8 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80074de:	6a3b      	ldr	r3, [r7, #32]
 80074e0:	b29a      	uxth	r2, r3
 80074e2:	697b      	ldr	r3, [r7, #20]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	60da      	str	r2, [r3, #12]
 80074e8:	e009      	b.n	80074fe <UART_SetConfig+0x5ce>
 80074ea:	bf00      	nop
 80074ec:	40008000 	.word	0x40008000
 80074f0:	00f42400 	.word	0x00f42400
 80074f4:	0800952c 	.word	0x0800952c
      }
      else
      {
        ret = HAL_ERROR;
 80074f8:	2301      	movs	r3, #1
 80074fa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80074fe:	697b      	ldr	r3, [r7, #20]
 8007500:	2201      	movs	r2, #1
 8007502:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007506:	697b      	ldr	r3, [r7, #20]
 8007508:	2201      	movs	r2, #1
 800750a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800750e:	697b      	ldr	r3, [r7, #20]
 8007510:	2200      	movs	r2, #0
 8007512:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007514:	697b      	ldr	r3, [r7, #20]
 8007516:	2200      	movs	r2, #0
 8007518:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800751a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800751e:	4618      	mov	r0, r3
 8007520:	3730      	adds	r7, #48	@ 0x30
 8007522:	46bd      	mov	sp, r7
 8007524:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007528 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007528:	b480      	push	{r7}
 800752a:	b083      	sub	sp, #12
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007534:	f003 0308 	and.w	r3, r3, #8
 8007538:	2b00      	cmp	r3, #0
 800753a:	d00a      	beq.n	8007552 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	685b      	ldr	r3, [r3, #4]
 8007542:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	430a      	orrs	r2, r1
 8007550:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007556:	f003 0301 	and.w	r3, r3, #1
 800755a:	2b00      	cmp	r3, #0
 800755c:	d00a      	beq.n	8007574 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	685b      	ldr	r3, [r3, #4]
 8007564:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	430a      	orrs	r2, r1
 8007572:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007578:	f003 0302 	and.w	r3, r3, #2
 800757c:	2b00      	cmp	r3, #0
 800757e:	d00a      	beq.n	8007596 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	685b      	ldr	r3, [r3, #4]
 8007586:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	430a      	orrs	r2, r1
 8007594:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800759a:	f003 0304 	and.w	r3, r3, #4
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d00a      	beq.n	80075b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	685b      	ldr	r3, [r3, #4]
 80075a8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	430a      	orrs	r2, r1
 80075b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075bc:	f003 0310 	and.w	r3, r3, #16
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d00a      	beq.n	80075da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	689b      	ldr	r3, [r3, #8]
 80075ca:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	430a      	orrs	r2, r1
 80075d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075de:	f003 0320 	and.w	r3, r3, #32
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d00a      	beq.n	80075fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	689b      	ldr	r3, [r3, #8]
 80075ec:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	430a      	orrs	r2, r1
 80075fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007600:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007604:	2b00      	cmp	r3, #0
 8007606:	d01a      	beq.n	800763e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	685b      	ldr	r3, [r3, #4]
 800760e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	430a      	orrs	r2, r1
 800761c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007622:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007626:	d10a      	bne.n	800763e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	685b      	ldr	r3, [r3, #4]
 800762e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	430a      	orrs	r2, r1
 800763c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007642:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007646:	2b00      	cmp	r3, #0
 8007648:	d00a      	beq.n	8007660 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	685b      	ldr	r3, [r3, #4]
 8007650:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	430a      	orrs	r2, r1
 800765e:	605a      	str	r2, [r3, #4]
  }
}
 8007660:	bf00      	nop
 8007662:	370c      	adds	r7, #12
 8007664:	46bd      	mov	sp, r7
 8007666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766a:	4770      	bx	lr

0800766c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800766c:	b580      	push	{r7, lr}
 800766e:	b098      	sub	sp, #96	@ 0x60
 8007670:	af02      	add	r7, sp, #8
 8007672:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2200      	movs	r2, #0
 8007678:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800767c:	f7fa fbd6 	bl	8001e2c <HAL_GetTick>
 8007680:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	f003 0308 	and.w	r3, r3, #8
 800768c:	2b08      	cmp	r3, #8
 800768e:	d12f      	bne.n	80076f0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007690:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007694:	9300      	str	r3, [sp, #0]
 8007696:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007698:	2200      	movs	r2, #0
 800769a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800769e:	6878      	ldr	r0, [r7, #4]
 80076a0:	f000 f88e 	bl	80077c0 <UART_WaitOnFlagUntilTimeout>
 80076a4:	4603      	mov	r3, r0
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d022      	beq.n	80076f0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076b2:	e853 3f00 	ldrex	r3, [r3]
 80076b6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80076b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80076be:	653b      	str	r3, [r7, #80]	@ 0x50
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	461a      	mov	r2, r3
 80076c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80076c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80076ca:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80076ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80076d0:	e841 2300 	strex	r3, r2, [r1]
 80076d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80076d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d1e6      	bne.n	80076aa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2220      	movs	r2, #32
 80076e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2200      	movs	r2, #0
 80076e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80076ec:	2303      	movs	r3, #3
 80076ee:	e063      	b.n	80077b8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	f003 0304 	and.w	r3, r3, #4
 80076fa:	2b04      	cmp	r3, #4
 80076fc:	d149      	bne.n	8007792 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80076fe:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007702:	9300      	str	r3, [sp, #0]
 8007704:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007706:	2200      	movs	r2, #0
 8007708:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800770c:	6878      	ldr	r0, [r7, #4]
 800770e:	f000 f857 	bl	80077c0 <UART_WaitOnFlagUntilTimeout>
 8007712:	4603      	mov	r3, r0
 8007714:	2b00      	cmp	r3, #0
 8007716:	d03c      	beq.n	8007792 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800771e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007720:	e853 3f00 	ldrex	r3, [r3]
 8007724:	623b      	str	r3, [r7, #32]
   return(result);
 8007726:	6a3b      	ldr	r3, [r7, #32]
 8007728:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800772c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	461a      	mov	r2, r3
 8007734:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007736:	633b      	str	r3, [r7, #48]	@ 0x30
 8007738:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800773a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800773c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800773e:	e841 2300 	strex	r3, r2, [r1]
 8007742:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007744:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007746:	2b00      	cmp	r3, #0
 8007748:	d1e6      	bne.n	8007718 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	3308      	adds	r3, #8
 8007750:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007752:	693b      	ldr	r3, [r7, #16]
 8007754:	e853 3f00 	ldrex	r3, [r3]
 8007758:	60fb      	str	r3, [r7, #12]
   return(result);
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	f023 0301 	bic.w	r3, r3, #1
 8007760:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	3308      	adds	r3, #8
 8007768:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800776a:	61fa      	str	r2, [r7, #28]
 800776c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800776e:	69b9      	ldr	r1, [r7, #24]
 8007770:	69fa      	ldr	r2, [r7, #28]
 8007772:	e841 2300 	strex	r3, r2, [r1]
 8007776:	617b      	str	r3, [r7, #20]
   return(result);
 8007778:	697b      	ldr	r3, [r7, #20]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d1e5      	bne.n	800774a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	2220      	movs	r2, #32
 8007782:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2200      	movs	r2, #0
 800778a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800778e:	2303      	movs	r3, #3
 8007790:	e012      	b.n	80077b8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	2220      	movs	r2, #32
 8007796:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2220      	movs	r2, #32
 800779e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	2200      	movs	r2, #0
 80077a6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2200      	movs	r2, #0
 80077ac:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	2200      	movs	r2, #0
 80077b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80077b6:	2300      	movs	r3, #0
}
 80077b8:	4618      	mov	r0, r3
 80077ba:	3758      	adds	r7, #88	@ 0x58
 80077bc:	46bd      	mov	sp, r7
 80077be:	bd80      	pop	{r7, pc}

080077c0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80077c0:	b580      	push	{r7, lr}
 80077c2:	b084      	sub	sp, #16
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	60f8      	str	r0, [r7, #12]
 80077c8:	60b9      	str	r1, [r7, #8]
 80077ca:	603b      	str	r3, [r7, #0]
 80077cc:	4613      	mov	r3, r2
 80077ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80077d0:	e04f      	b.n	8007872 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80077d2:	69bb      	ldr	r3, [r7, #24]
 80077d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077d8:	d04b      	beq.n	8007872 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80077da:	f7fa fb27 	bl	8001e2c <HAL_GetTick>
 80077de:	4602      	mov	r2, r0
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	1ad3      	subs	r3, r2, r3
 80077e4:	69ba      	ldr	r2, [r7, #24]
 80077e6:	429a      	cmp	r2, r3
 80077e8:	d302      	bcc.n	80077f0 <UART_WaitOnFlagUntilTimeout+0x30>
 80077ea:	69bb      	ldr	r3, [r7, #24]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d101      	bne.n	80077f4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80077f0:	2303      	movs	r3, #3
 80077f2:	e04e      	b.n	8007892 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f003 0304 	and.w	r3, r3, #4
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d037      	beq.n	8007872 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007802:	68bb      	ldr	r3, [r7, #8]
 8007804:	2b80      	cmp	r3, #128	@ 0x80
 8007806:	d034      	beq.n	8007872 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007808:	68bb      	ldr	r3, [r7, #8]
 800780a:	2b40      	cmp	r3, #64	@ 0x40
 800780c:	d031      	beq.n	8007872 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	69db      	ldr	r3, [r3, #28]
 8007814:	f003 0308 	and.w	r3, r3, #8
 8007818:	2b08      	cmp	r3, #8
 800781a:	d110      	bne.n	800783e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	2208      	movs	r2, #8
 8007822:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007824:	68f8      	ldr	r0, [r7, #12]
 8007826:	f000 f95b 	bl	8007ae0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	2208      	movs	r2, #8
 800782e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	2200      	movs	r2, #0
 8007836:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800783a:	2301      	movs	r3, #1
 800783c:	e029      	b.n	8007892 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	69db      	ldr	r3, [r3, #28]
 8007844:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007848:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800784c:	d111      	bne.n	8007872 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007856:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007858:	68f8      	ldr	r0, [r7, #12]
 800785a:	f000 f941 	bl	8007ae0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	2220      	movs	r2, #32
 8007862:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	2200      	movs	r2, #0
 800786a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800786e:	2303      	movs	r3, #3
 8007870:	e00f      	b.n	8007892 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	69da      	ldr	r2, [r3, #28]
 8007878:	68bb      	ldr	r3, [r7, #8]
 800787a:	4013      	ands	r3, r2
 800787c:	68ba      	ldr	r2, [r7, #8]
 800787e:	429a      	cmp	r2, r3
 8007880:	bf0c      	ite	eq
 8007882:	2301      	moveq	r3, #1
 8007884:	2300      	movne	r3, #0
 8007886:	b2db      	uxtb	r3, r3
 8007888:	461a      	mov	r2, r3
 800788a:	79fb      	ldrb	r3, [r7, #7]
 800788c:	429a      	cmp	r2, r3
 800788e:	d0a0      	beq.n	80077d2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007890:	2300      	movs	r3, #0
}
 8007892:	4618      	mov	r0, r3
 8007894:	3710      	adds	r7, #16
 8007896:	46bd      	mov	sp, r7
 8007898:	bd80      	pop	{r7, pc}
	...

0800789c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800789c:	b480      	push	{r7}
 800789e:	b0a3      	sub	sp, #140	@ 0x8c
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	60f8      	str	r0, [r7, #12]
 80078a4:	60b9      	str	r1, [r7, #8]
 80078a6:	4613      	mov	r3, r2
 80078a8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	68ba      	ldr	r2, [r7, #8]
 80078ae:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	88fa      	ldrh	r2, [r7, #6]
 80078b4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	88fa      	ldrh	r2, [r7, #6]
 80078bc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	2200      	movs	r2, #0
 80078c4:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	689b      	ldr	r3, [r3, #8]
 80078ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80078ce:	d10e      	bne.n	80078ee <UART_Start_Receive_IT+0x52>
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	691b      	ldr	r3, [r3, #16]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d105      	bne.n	80078e4 <UART_Start_Receive_IT+0x48>
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80078de:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80078e2:	e02d      	b.n	8007940 <UART_Start_Receive_IT+0xa4>
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	22ff      	movs	r2, #255	@ 0xff
 80078e8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80078ec:	e028      	b.n	8007940 <UART_Start_Receive_IT+0xa4>
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	689b      	ldr	r3, [r3, #8]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d10d      	bne.n	8007912 <UART_Start_Receive_IT+0x76>
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	691b      	ldr	r3, [r3, #16]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d104      	bne.n	8007908 <UART_Start_Receive_IT+0x6c>
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	22ff      	movs	r2, #255	@ 0xff
 8007902:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007906:	e01b      	b.n	8007940 <UART_Start_Receive_IT+0xa4>
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	227f      	movs	r2, #127	@ 0x7f
 800790c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007910:	e016      	b.n	8007940 <UART_Start_Receive_IT+0xa4>
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	689b      	ldr	r3, [r3, #8]
 8007916:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800791a:	d10d      	bne.n	8007938 <UART_Start_Receive_IT+0x9c>
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	691b      	ldr	r3, [r3, #16]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d104      	bne.n	800792e <UART_Start_Receive_IT+0x92>
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	227f      	movs	r2, #127	@ 0x7f
 8007928:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800792c:	e008      	b.n	8007940 <UART_Start_Receive_IT+0xa4>
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	223f      	movs	r2, #63	@ 0x3f
 8007932:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007936:	e003      	b.n	8007940 <UART_Start_Receive_IT+0xa4>
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	2200      	movs	r2, #0
 800793c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	2200      	movs	r2, #0
 8007944:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	2222      	movs	r2, #34	@ 0x22
 800794c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	3308      	adds	r3, #8
 8007956:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007958:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800795a:	e853 3f00 	ldrex	r3, [r3]
 800795e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007960:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007962:	f043 0301 	orr.w	r3, r3, #1
 8007966:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	3308      	adds	r3, #8
 8007970:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007974:	673a      	str	r2, [r7, #112]	@ 0x70
 8007976:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007978:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800797a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800797c:	e841 2300 	strex	r3, r2, [r1]
 8007980:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8007982:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007984:	2b00      	cmp	r3, #0
 8007986:	d1e3      	bne.n	8007950 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800798c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007990:	d14f      	bne.n	8007a32 <UART_Start_Receive_IT+0x196>
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007998:	88fa      	ldrh	r2, [r7, #6]
 800799a:	429a      	cmp	r2, r3
 800799c:	d349      	bcc.n	8007a32 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	689b      	ldr	r3, [r3, #8]
 80079a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80079a6:	d107      	bne.n	80079b8 <UART_Start_Receive_IT+0x11c>
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	691b      	ldr	r3, [r3, #16]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d103      	bne.n	80079b8 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	4a47      	ldr	r2, [pc, #284]	@ (8007ad0 <UART_Start_Receive_IT+0x234>)
 80079b4:	675a      	str	r2, [r3, #116]	@ 0x74
 80079b6:	e002      	b.n	80079be <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	4a46      	ldr	r2, [pc, #280]	@ (8007ad4 <UART_Start_Receive_IT+0x238>)
 80079bc:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	691b      	ldr	r3, [r3, #16]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d01a      	beq.n	80079fc <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80079ce:	e853 3f00 	ldrex	r3, [r3]
 80079d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80079d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80079d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80079da:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	461a      	mov	r2, r3
 80079e4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80079e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80079ea:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079ec:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80079ee:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80079f0:	e841 2300 	strex	r3, r2, [r1]
 80079f4:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80079f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d1e4      	bne.n	80079c6 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	3308      	adds	r3, #8
 8007a02:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a06:	e853 3f00 	ldrex	r3, [r3]
 8007a0a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007a0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007a12:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	3308      	adds	r3, #8
 8007a1a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007a1c:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007a1e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a20:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007a22:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007a24:	e841 2300 	strex	r3, r2, [r1]
 8007a28:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007a2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d1e5      	bne.n	80079fc <UART_Start_Receive_IT+0x160>
 8007a30:	e046      	b.n	8007ac0 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	689b      	ldr	r3, [r3, #8]
 8007a36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a3a:	d107      	bne.n	8007a4c <UART_Start_Receive_IT+0x1b0>
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	691b      	ldr	r3, [r3, #16]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d103      	bne.n	8007a4c <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	4a24      	ldr	r2, [pc, #144]	@ (8007ad8 <UART_Start_Receive_IT+0x23c>)
 8007a48:	675a      	str	r2, [r3, #116]	@ 0x74
 8007a4a:	e002      	b.n	8007a52 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	4a23      	ldr	r2, [pc, #140]	@ (8007adc <UART_Start_Receive_IT+0x240>)
 8007a50:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	691b      	ldr	r3, [r3, #16]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d019      	beq.n	8007a8e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a62:	e853 3f00 	ldrex	r3, [r3]
 8007a66:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a6a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007a6e:	677b      	str	r3, [r7, #116]	@ 0x74
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	461a      	mov	r2, r3
 8007a76:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007a78:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a7a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a7c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007a7e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007a80:	e841 2300 	strex	r3, r2, [r1]
 8007a84:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007a86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d1e6      	bne.n	8007a5a <UART_Start_Receive_IT+0x1be>
 8007a8c:	e018      	b.n	8007ac0 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a94:	697b      	ldr	r3, [r7, #20]
 8007a96:	e853 3f00 	ldrex	r3, [r3]
 8007a9a:	613b      	str	r3, [r7, #16]
   return(result);
 8007a9c:	693b      	ldr	r3, [r7, #16]
 8007a9e:	f043 0320 	orr.w	r3, r3, #32
 8007aa2:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	461a      	mov	r2, r3
 8007aaa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007aac:	623b      	str	r3, [r7, #32]
 8007aae:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ab0:	69f9      	ldr	r1, [r7, #28]
 8007ab2:	6a3a      	ldr	r2, [r7, #32]
 8007ab4:	e841 2300 	strex	r3, r2, [r1]
 8007ab8:	61bb      	str	r3, [r7, #24]
   return(result);
 8007aba:	69bb      	ldr	r3, [r7, #24]
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d1e6      	bne.n	8007a8e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8007ac0:	2300      	movs	r3, #0
}
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	378c      	adds	r7, #140	@ 0x8c
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007acc:	4770      	bx	lr
 8007ace:	bf00      	nop
 8007ad0:	080082fd 	.word	0x080082fd
 8007ad4:	08007f99 	.word	0x08007f99
 8007ad8:	08007de1 	.word	0x08007de1
 8007adc:	08007c29 	.word	0x08007c29

08007ae0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007ae0:	b480      	push	{r7}
 8007ae2:	b095      	sub	sp, #84	@ 0x54
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007af0:	e853 3f00 	ldrex	r3, [r3]
 8007af4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007af6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007af8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007afc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	461a      	mov	r2, r3
 8007b04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b06:	643b      	str	r3, [r7, #64]	@ 0x40
 8007b08:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b0a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007b0c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007b0e:	e841 2300 	strex	r3, r2, [r1]
 8007b12:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007b14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d1e6      	bne.n	8007ae8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	3308      	adds	r3, #8
 8007b20:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b22:	6a3b      	ldr	r3, [r7, #32]
 8007b24:	e853 3f00 	ldrex	r3, [r3]
 8007b28:	61fb      	str	r3, [r7, #28]
   return(result);
 8007b2a:	69fb      	ldr	r3, [r7, #28]
 8007b2c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007b30:	f023 0301 	bic.w	r3, r3, #1
 8007b34:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	3308      	adds	r3, #8
 8007b3c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007b3e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007b40:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b42:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007b44:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007b46:	e841 2300 	strex	r3, r2, [r1]
 8007b4a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d1e3      	bne.n	8007b1a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007b56:	2b01      	cmp	r3, #1
 8007b58:	d118      	bne.n	8007b8c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	e853 3f00 	ldrex	r3, [r3]
 8007b66:	60bb      	str	r3, [r7, #8]
   return(result);
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	f023 0310 	bic.w	r3, r3, #16
 8007b6e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	461a      	mov	r2, r3
 8007b76:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b78:	61bb      	str	r3, [r7, #24]
 8007b7a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b7c:	6979      	ldr	r1, [r7, #20]
 8007b7e:	69ba      	ldr	r2, [r7, #24]
 8007b80:	e841 2300 	strex	r3, r2, [r1]
 8007b84:	613b      	str	r3, [r7, #16]
   return(result);
 8007b86:	693b      	ldr	r3, [r7, #16]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d1e6      	bne.n	8007b5a <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2220      	movs	r2, #32
 8007b90:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	2200      	movs	r2, #0
 8007b98:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007ba0:	bf00      	nop
 8007ba2:	3754      	adds	r7, #84	@ 0x54
 8007ba4:	46bd      	mov	sp, r7
 8007ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007baa:	4770      	bx	lr

08007bac <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007bac:	b580      	push	{r7, lr}
 8007bae:	b084      	sub	sp, #16
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bb8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007bc2:	68f8      	ldr	r0, [r7, #12]
 8007bc4:	f7ff f99e 	bl	8006f04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007bc8:	bf00      	nop
 8007bca:	3710      	adds	r7, #16
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	bd80      	pop	{r7, pc}

08007bd0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007bd0:	b580      	push	{r7, lr}
 8007bd2:	b088      	sub	sp, #32
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	e853 3f00 	ldrex	r3, [r3]
 8007be4:	60bb      	str	r3, [r7, #8]
   return(result);
 8007be6:	68bb      	ldr	r3, [r7, #8]
 8007be8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007bec:	61fb      	str	r3, [r7, #28]
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	461a      	mov	r2, r3
 8007bf4:	69fb      	ldr	r3, [r7, #28]
 8007bf6:	61bb      	str	r3, [r7, #24]
 8007bf8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bfa:	6979      	ldr	r1, [r7, #20]
 8007bfc:	69ba      	ldr	r2, [r7, #24]
 8007bfe:	e841 2300 	strex	r3, r2, [r1]
 8007c02:	613b      	str	r3, [r7, #16]
   return(result);
 8007c04:	693b      	ldr	r3, [r7, #16]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d1e6      	bne.n	8007bd8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	2220      	movs	r2, #32
 8007c0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	2200      	movs	r2, #0
 8007c16:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007c18:	6878      	ldr	r0, [r7, #4]
 8007c1a:	f7ff f969 	bl	8006ef0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007c1e:	bf00      	nop
 8007c20:	3720      	adds	r7, #32
 8007c22:	46bd      	mov	sp, r7
 8007c24:	bd80      	pop	{r7, pc}
	...

08007c28 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b09c      	sub	sp, #112	@ 0x70
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007c36:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c40:	2b22      	cmp	r3, #34	@ 0x22
 8007c42:	f040 80be 	bne.w	8007dc2 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c4c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007c50:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007c54:	b2d9      	uxtb	r1, r3
 8007c56:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007c5a:	b2da      	uxtb	r2, r3
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c60:	400a      	ands	r2, r1
 8007c62:	b2d2      	uxtb	r2, r2
 8007c64:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c6a:	1c5a      	adds	r2, r3, #1
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007c76:	b29b      	uxth	r3, r3
 8007c78:	3b01      	subs	r3, #1
 8007c7a:	b29a      	uxth	r2, r3
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007c88:	b29b      	uxth	r3, r3
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	f040 80a1 	bne.w	8007dd2 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c98:	e853 3f00 	ldrex	r3, [r3]
 8007c9c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007c9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ca0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007ca4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	461a      	mov	r2, r3
 8007cac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007cae:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007cb0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cb2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007cb4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007cb6:	e841 2300 	strex	r3, r2, [r1]
 8007cba:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007cbc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d1e6      	bne.n	8007c90 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	3308      	adds	r3, #8
 8007cc8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ccc:	e853 3f00 	ldrex	r3, [r3]
 8007cd0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007cd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cd4:	f023 0301 	bic.w	r3, r3, #1
 8007cd8:	667b      	str	r3, [r7, #100]	@ 0x64
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	3308      	adds	r3, #8
 8007ce0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007ce2:	647a      	str	r2, [r7, #68]	@ 0x44
 8007ce4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ce6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007ce8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007cea:	e841 2300 	strex	r3, r2, [r1]
 8007cee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007cf0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d1e5      	bne.n	8007cc2 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2220      	movs	r2, #32
 8007cfa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2200      	movs	r2, #0
 8007d02:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2200      	movs	r2, #0
 8007d08:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	4a33      	ldr	r2, [pc, #204]	@ (8007ddc <UART_RxISR_8BIT+0x1b4>)
 8007d10:	4293      	cmp	r3, r2
 8007d12:	d01f      	beq.n	8007d54 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	685b      	ldr	r3, [r3, #4]
 8007d1a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d018      	beq.n	8007d54 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d2a:	e853 3f00 	ldrex	r3, [r3]
 8007d2e:	623b      	str	r3, [r7, #32]
   return(result);
 8007d30:	6a3b      	ldr	r3, [r7, #32]
 8007d32:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007d36:	663b      	str	r3, [r7, #96]	@ 0x60
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	461a      	mov	r2, r3
 8007d3e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007d40:	633b      	str	r3, [r7, #48]	@ 0x30
 8007d42:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d44:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007d46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d48:	e841 2300 	strex	r3, r2, [r1]
 8007d4c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007d4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d1e6      	bne.n	8007d22 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007d58:	2b01      	cmp	r3, #1
 8007d5a:	d12e      	bne.n	8007dba <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2200      	movs	r2, #0
 8007d60:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d68:	693b      	ldr	r3, [r7, #16]
 8007d6a:	e853 3f00 	ldrex	r3, [r3]
 8007d6e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	f023 0310 	bic.w	r3, r3, #16
 8007d76:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	461a      	mov	r2, r3
 8007d7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007d80:	61fb      	str	r3, [r7, #28]
 8007d82:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d84:	69b9      	ldr	r1, [r7, #24]
 8007d86:	69fa      	ldr	r2, [r7, #28]
 8007d88:	e841 2300 	strex	r3, r2, [r1]
 8007d8c:	617b      	str	r3, [r7, #20]
   return(result);
 8007d8e:	697b      	ldr	r3, [r7, #20]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d1e6      	bne.n	8007d62 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	69db      	ldr	r3, [r3, #28]
 8007d9a:	f003 0310 	and.w	r3, r3, #16
 8007d9e:	2b10      	cmp	r3, #16
 8007da0:	d103      	bne.n	8007daa <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	2210      	movs	r2, #16
 8007da8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007db0:	4619      	mov	r1, r3
 8007db2:	6878      	ldr	r0, [r7, #4]
 8007db4:	f7ff f8b0 	bl	8006f18 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007db8:	e00b      	b.n	8007dd2 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8007dba:	6878      	ldr	r0, [r7, #4]
 8007dbc:	f7f8 fe4a 	bl	8000a54 <HAL_UART_RxCpltCallback>
}
 8007dc0:	e007      	b.n	8007dd2 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	699a      	ldr	r2, [r3, #24]
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	f042 0208 	orr.w	r2, r2, #8
 8007dd0:	619a      	str	r2, [r3, #24]
}
 8007dd2:	bf00      	nop
 8007dd4:	3770      	adds	r7, #112	@ 0x70
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	bd80      	pop	{r7, pc}
 8007dda:	bf00      	nop
 8007ddc:	40008000 	.word	0x40008000

08007de0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007de0:	b580      	push	{r7, lr}
 8007de2:	b09c      	sub	sp, #112	@ 0x70
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007dee:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007df8:	2b22      	cmp	r3, #34	@ 0x22
 8007dfa:	f040 80be 	bne.w	8007f7a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e04:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e0c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8007e0e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8007e12:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007e16:	4013      	ands	r3, r2
 8007e18:	b29a      	uxth	r2, r3
 8007e1a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007e1c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e22:	1c9a      	adds	r2, r3, #2
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007e2e:	b29b      	uxth	r3, r3
 8007e30:	3b01      	subs	r3, #1
 8007e32:	b29a      	uxth	r2, r3
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007e40:	b29b      	uxth	r3, r3
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	f040 80a1 	bne.w	8007f8a <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e4e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e50:	e853 3f00 	ldrex	r3, [r3]
 8007e54:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007e56:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007e58:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e5c:	667b      	str	r3, [r7, #100]	@ 0x64
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	461a      	mov	r2, r3
 8007e64:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007e66:	657b      	str	r3, [r7, #84]	@ 0x54
 8007e68:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e6a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007e6c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007e6e:	e841 2300 	strex	r3, r2, [r1]
 8007e72:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007e74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d1e6      	bne.n	8007e48 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	3308      	adds	r3, #8
 8007e80:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e84:	e853 3f00 	ldrex	r3, [r3]
 8007e88:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007e8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e8c:	f023 0301 	bic.w	r3, r3, #1
 8007e90:	663b      	str	r3, [r7, #96]	@ 0x60
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	3308      	adds	r3, #8
 8007e98:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007e9a:	643a      	str	r2, [r7, #64]	@ 0x40
 8007e9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e9e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007ea0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007ea2:	e841 2300 	strex	r3, r2, [r1]
 8007ea6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007ea8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d1e5      	bne.n	8007e7a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2220      	movs	r2, #32
 8007eb2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	2200      	movs	r2, #0
 8007eba:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	4a33      	ldr	r2, [pc, #204]	@ (8007f94 <UART_RxISR_16BIT+0x1b4>)
 8007ec8:	4293      	cmp	r3, r2
 8007eca:	d01f      	beq.n	8007f0c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	685b      	ldr	r3, [r3, #4]
 8007ed2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d018      	beq.n	8007f0c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ee0:	6a3b      	ldr	r3, [r7, #32]
 8007ee2:	e853 3f00 	ldrex	r3, [r3]
 8007ee6:	61fb      	str	r3, [r7, #28]
   return(result);
 8007ee8:	69fb      	ldr	r3, [r7, #28]
 8007eea:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007eee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	461a      	mov	r2, r3
 8007ef6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007ef8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007efa:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007efc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007efe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007f00:	e841 2300 	strex	r3, r2, [r1]
 8007f04:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d1e6      	bne.n	8007eda <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007f10:	2b01      	cmp	r3, #1
 8007f12:	d12e      	bne.n	8007f72 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	2200      	movs	r2, #0
 8007f18:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	e853 3f00 	ldrex	r3, [r3]
 8007f26:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f28:	68bb      	ldr	r3, [r7, #8]
 8007f2a:	f023 0310 	bic.w	r3, r3, #16
 8007f2e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	461a      	mov	r2, r3
 8007f36:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007f38:	61bb      	str	r3, [r7, #24]
 8007f3a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f3c:	6979      	ldr	r1, [r7, #20]
 8007f3e:	69ba      	ldr	r2, [r7, #24]
 8007f40:	e841 2300 	strex	r3, r2, [r1]
 8007f44:	613b      	str	r3, [r7, #16]
   return(result);
 8007f46:	693b      	ldr	r3, [r7, #16]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d1e6      	bne.n	8007f1a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	69db      	ldr	r3, [r3, #28]
 8007f52:	f003 0310 	and.w	r3, r3, #16
 8007f56:	2b10      	cmp	r3, #16
 8007f58:	d103      	bne.n	8007f62 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	2210      	movs	r2, #16
 8007f60:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007f68:	4619      	mov	r1, r3
 8007f6a:	6878      	ldr	r0, [r7, #4]
 8007f6c:	f7fe ffd4 	bl	8006f18 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007f70:	e00b      	b.n	8007f8a <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8007f72:	6878      	ldr	r0, [r7, #4]
 8007f74:	f7f8 fd6e 	bl	8000a54 <HAL_UART_RxCpltCallback>
}
 8007f78:	e007      	b.n	8007f8a <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	699a      	ldr	r2, [r3, #24]
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f042 0208 	orr.w	r2, r2, #8
 8007f88:	619a      	str	r2, [r3, #24]
}
 8007f8a:	bf00      	nop
 8007f8c:	3770      	adds	r7, #112	@ 0x70
 8007f8e:	46bd      	mov	sp, r7
 8007f90:	bd80      	pop	{r7, pc}
 8007f92:	bf00      	nop
 8007f94:	40008000 	.word	0x40008000

08007f98 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007f98:	b580      	push	{r7, lr}
 8007f9a:	b0ac      	sub	sp, #176	@ 0xb0
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007fa6:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	69db      	ldr	r3, [r3, #28]
 8007fb0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	689b      	ldr	r3, [r3, #8]
 8007fc4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007fce:	2b22      	cmp	r3, #34	@ 0x22
 8007fd0:	f040 8183 	bne.w	80082da <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007fda:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007fde:	e126      	b.n	800822e <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fe6:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007fea:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8007fee:	b2d9      	uxtb	r1, r3
 8007ff0:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8007ff4:	b2da      	uxtb	r2, r3
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ffa:	400a      	ands	r2, r1
 8007ffc:	b2d2      	uxtb	r2, r2
 8007ffe:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008004:	1c5a      	adds	r2, r3, #1
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008010:	b29b      	uxth	r3, r3
 8008012:	3b01      	subs	r3, #1
 8008014:	b29a      	uxth	r2, r3
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	69db      	ldr	r3, [r3, #28]
 8008022:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008026:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800802a:	f003 0307 	and.w	r3, r3, #7
 800802e:	2b00      	cmp	r3, #0
 8008030:	d053      	beq.n	80080da <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008032:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008036:	f003 0301 	and.w	r3, r3, #1
 800803a:	2b00      	cmp	r3, #0
 800803c:	d011      	beq.n	8008062 <UART_RxISR_8BIT_FIFOEN+0xca>
 800803e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008042:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008046:	2b00      	cmp	r3, #0
 8008048:	d00b      	beq.n	8008062 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	2201      	movs	r2, #1
 8008050:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008058:	f043 0201 	orr.w	r2, r3, #1
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008062:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008066:	f003 0302 	and.w	r3, r3, #2
 800806a:	2b00      	cmp	r3, #0
 800806c:	d011      	beq.n	8008092 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800806e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008072:	f003 0301 	and.w	r3, r3, #1
 8008076:	2b00      	cmp	r3, #0
 8008078:	d00b      	beq.n	8008092 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	2202      	movs	r2, #2
 8008080:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008088:	f043 0204 	orr.w	r2, r3, #4
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008092:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008096:	f003 0304 	and.w	r3, r3, #4
 800809a:	2b00      	cmp	r3, #0
 800809c:	d011      	beq.n	80080c2 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800809e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80080a2:	f003 0301 	and.w	r3, r3, #1
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d00b      	beq.n	80080c2 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	2204      	movs	r2, #4
 80080b0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080b8:	f043 0202 	orr.w	r2, r3, #2
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d006      	beq.n	80080da <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80080cc:	6878      	ldr	r0, [r7, #4]
 80080ce:	f7fe ff19 	bl	8006f04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	2200      	movs	r2, #0
 80080d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80080e0:	b29b      	uxth	r3, r3
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	f040 80a3 	bne.w	800822e <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080ee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80080f0:	e853 3f00 	ldrex	r3, [r3]
 80080f4:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 80080f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80080f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80080fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	461a      	mov	r2, r3
 8008106:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800810a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800810c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800810e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8008110:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008112:	e841 2300 	strex	r3, r2, [r1]
 8008116:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8008118:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800811a:	2b00      	cmp	r3, #0
 800811c:	d1e4      	bne.n	80080e8 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	3308      	adds	r3, #8
 8008124:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008126:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008128:	e853 3f00 	ldrex	r3, [r3]
 800812c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800812e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008130:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008134:	f023 0301 	bic.w	r3, r3, #1
 8008138:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	3308      	adds	r3, #8
 8008142:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008146:	66ba      	str	r2, [r7, #104]	@ 0x68
 8008148:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800814a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800814c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800814e:	e841 2300 	strex	r3, r2, [r1]
 8008152:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008154:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008156:	2b00      	cmp	r3, #0
 8008158:	d1e1      	bne.n	800811e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	2220      	movs	r2, #32
 800815e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2200      	movs	r2, #0
 8008166:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2200      	movs	r2, #0
 800816c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	4a60      	ldr	r2, [pc, #384]	@ (80082f4 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8008174:	4293      	cmp	r3, r2
 8008176:	d021      	beq.n	80081bc <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	685b      	ldr	r3, [r3, #4]
 800817e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008182:	2b00      	cmp	r3, #0
 8008184:	d01a      	beq.n	80081bc <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800818c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800818e:	e853 3f00 	ldrex	r3, [r3]
 8008192:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008194:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008196:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800819a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	461a      	mov	r2, r3
 80081a4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80081a8:	657b      	str	r3, [r7, #84]	@ 0x54
 80081aa:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ac:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80081ae:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80081b0:	e841 2300 	strex	r3, r2, [r1]
 80081b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80081b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d1e4      	bne.n	8008186 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80081c0:	2b01      	cmp	r3, #1
 80081c2:	d130      	bne.n	8008226 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2200      	movs	r2, #0
 80081c8:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081d2:	e853 3f00 	ldrex	r3, [r3]
 80081d6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80081d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081da:	f023 0310 	bic.w	r3, r3, #16
 80081de:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	461a      	mov	r2, r3
 80081e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80081ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80081ee:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081f0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80081f2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80081f4:	e841 2300 	strex	r3, r2, [r1]
 80081f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80081fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d1e4      	bne.n	80081ca <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	69db      	ldr	r3, [r3, #28]
 8008206:	f003 0310 	and.w	r3, r3, #16
 800820a:	2b10      	cmp	r3, #16
 800820c:	d103      	bne.n	8008216 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	2210      	movs	r2, #16
 8008214:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800821c:	4619      	mov	r1, r3
 800821e:	6878      	ldr	r0, [r7, #4]
 8008220:	f7fe fe7a 	bl	8006f18 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8008224:	e00e      	b.n	8008244 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8008226:	6878      	ldr	r0, [r7, #4]
 8008228:	f7f8 fc14 	bl	8000a54 <HAL_UART_RxCpltCallback>
        break;
 800822c:	e00a      	b.n	8008244 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800822e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8008232:	2b00      	cmp	r3, #0
 8008234:	d006      	beq.n	8008244 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 8008236:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800823a:	f003 0320 	and.w	r3, r3, #32
 800823e:	2b00      	cmp	r3, #0
 8008240:	f47f aece 	bne.w	8007fe0 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800824a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800824e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008252:	2b00      	cmp	r3, #0
 8008254:	d049      	beq.n	80082ea <UART_RxISR_8BIT_FIFOEN+0x352>
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800825c:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8008260:	429a      	cmp	r2, r3
 8008262:	d242      	bcs.n	80082ea <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	3308      	adds	r3, #8
 800826a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800826c:	6a3b      	ldr	r3, [r7, #32]
 800826e:	e853 3f00 	ldrex	r3, [r3]
 8008272:	61fb      	str	r3, [r7, #28]
   return(result);
 8008274:	69fb      	ldr	r3, [r7, #28]
 8008276:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800827a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	3308      	adds	r3, #8
 8008284:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008288:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800828a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800828c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800828e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008290:	e841 2300 	strex	r3, r2, [r1]
 8008294:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008298:	2b00      	cmp	r3, #0
 800829a:	d1e3      	bne.n	8008264 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	4a16      	ldr	r2, [pc, #88]	@ (80082f8 <UART_RxISR_8BIT_FIFOEN+0x360>)
 80082a0:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	e853 3f00 	ldrex	r3, [r3]
 80082ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80082b0:	68bb      	ldr	r3, [r7, #8]
 80082b2:	f043 0320 	orr.w	r3, r3, #32
 80082b6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	461a      	mov	r2, r3
 80082c0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80082c4:	61bb      	str	r3, [r7, #24]
 80082c6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082c8:	6979      	ldr	r1, [r7, #20]
 80082ca:	69ba      	ldr	r2, [r7, #24]
 80082cc:	e841 2300 	strex	r3, r2, [r1]
 80082d0:	613b      	str	r3, [r7, #16]
   return(result);
 80082d2:	693b      	ldr	r3, [r7, #16]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d1e4      	bne.n	80082a2 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80082d8:	e007      	b.n	80082ea <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	699a      	ldr	r2, [r3, #24]
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	f042 0208 	orr.w	r2, r2, #8
 80082e8:	619a      	str	r2, [r3, #24]
}
 80082ea:	bf00      	nop
 80082ec:	37b0      	adds	r7, #176	@ 0xb0
 80082ee:	46bd      	mov	sp, r7
 80082f0:	bd80      	pop	{r7, pc}
 80082f2:	bf00      	nop
 80082f4:	40008000 	.word	0x40008000
 80082f8:	08007c29 	.word	0x08007c29

080082fc <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80082fc:	b580      	push	{r7, lr}
 80082fe:	b0ae      	sub	sp, #184	@ 0xb8
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800830a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	69db      	ldr	r3, [r3, #28]
 8008314:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	689b      	ldr	r3, [r3, #8]
 8008328:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008332:	2b22      	cmp	r3, #34	@ 0x22
 8008334:	f040 8187 	bne.w	8008646 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800833e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008342:	e12a      	b.n	800859a <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800834a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008352:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8008356:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800835a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800835e:	4013      	ands	r3, r2
 8008360:	b29a      	uxth	r2, r3
 8008362:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008366:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800836c:	1c9a      	adds	r2, r3, #2
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008378:	b29b      	uxth	r3, r3
 800837a:	3b01      	subs	r3, #1
 800837c:	b29a      	uxth	r2, r3
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	69db      	ldr	r3, [r3, #28]
 800838a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800838e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008392:	f003 0307 	and.w	r3, r3, #7
 8008396:	2b00      	cmp	r3, #0
 8008398:	d053      	beq.n	8008442 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800839a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800839e:	f003 0301 	and.w	r3, r3, #1
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d011      	beq.n	80083ca <UART_RxISR_16BIT_FIFOEN+0xce>
 80083a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80083aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d00b      	beq.n	80083ca <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	2201      	movs	r2, #1
 80083b8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80083c0:	f043 0201 	orr.w	r2, r3, #1
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80083ca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80083ce:	f003 0302 	and.w	r3, r3, #2
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d011      	beq.n	80083fa <UART_RxISR_16BIT_FIFOEN+0xfe>
 80083d6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80083da:	f003 0301 	and.w	r3, r3, #1
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d00b      	beq.n	80083fa <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	2202      	movs	r2, #2
 80083e8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80083f0:	f043 0204 	orr.w	r2, r3, #4
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80083fa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80083fe:	f003 0304 	and.w	r3, r3, #4
 8008402:	2b00      	cmp	r3, #0
 8008404:	d011      	beq.n	800842a <UART_RxISR_16BIT_FIFOEN+0x12e>
 8008406:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800840a:	f003 0301 	and.w	r3, r3, #1
 800840e:	2b00      	cmp	r3, #0
 8008410:	d00b      	beq.n	800842a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	2204      	movs	r2, #4
 8008418:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008420:	f043 0202 	orr.w	r2, r3, #2
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008430:	2b00      	cmp	r3, #0
 8008432:	d006      	beq.n	8008442 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008434:	6878      	ldr	r0, [r7, #4]
 8008436:	f7fe fd65 	bl	8006f04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	2200      	movs	r2, #0
 800843e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008448:	b29b      	uxth	r3, r3
 800844a:	2b00      	cmp	r3, #0
 800844c:	f040 80a5 	bne.w	800859a <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008456:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008458:	e853 3f00 	ldrex	r3, [r3]
 800845c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800845e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008460:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008464:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	461a      	mov	r2, r3
 800846e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008472:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008476:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008478:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800847a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800847e:	e841 2300 	strex	r3, r2, [r1]
 8008482:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008484:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008486:	2b00      	cmp	r3, #0
 8008488:	d1e2      	bne.n	8008450 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	3308      	adds	r3, #8
 8008490:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008492:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008494:	e853 3f00 	ldrex	r3, [r3]
 8008498:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800849a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800849c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80084a0:	f023 0301 	bic.w	r3, r3, #1
 80084a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	3308      	adds	r3, #8
 80084ae:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80084b2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80084b4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084b6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80084b8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80084ba:	e841 2300 	strex	r3, r2, [r1]
 80084be:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80084c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d1e1      	bne.n	800848a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	2220      	movs	r2, #32
 80084ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	2200      	movs	r2, #0
 80084d2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	2200      	movs	r2, #0
 80084d8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	4a60      	ldr	r2, [pc, #384]	@ (8008660 <UART_RxISR_16BIT_FIFOEN+0x364>)
 80084e0:	4293      	cmp	r3, r2
 80084e2:	d021      	beq.n	8008528 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	685b      	ldr	r3, [r3, #4]
 80084ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d01a      	beq.n	8008528 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80084fa:	e853 3f00 	ldrex	r3, [r3]
 80084fe:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008500:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008502:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008506:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	461a      	mov	r2, r3
 8008510:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008514:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008516:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008518:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800851a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800851c:	e841 2300 	strex	r3, r2, [r1]
 8008520:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008522:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008524:	2b00      	cmp	r3, #0
 8008526:	d1e4      	bne.n	80084f2 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800852c:	2b01      	cmp	r3, #1
 800852e:	d130      	bne.n	8008592 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	2200      	movs	r2, #0
 8008534:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800853c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800853e:	e853 3f00 	ldrex	r3, [r3]
 8008542:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008544:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008546:	f023 0310 	bic.w	r3, r3, #16
 800854a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	461a      	mov	r2, r3
 8008554:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008558:	647b      	str	r3, [r7, #68]	@ 0x44
 800855a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800855c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800855e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008560:	e841 2300 	strex	r3, r2, [r1]
 8008564:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008566:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008568:	2b00      	cmp	r3, #0
 800856a:	d1e4      	bne.n	8008536 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	69db      	ldr	r3, [r3, #28]
 8008572:	f003 0310 	and.w	r3, r3, #16
 8008576:	2b10      	cmp	r3, #16
 8008578:	d103      	bne.n	8008582 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	2210      	movs	r2, #16
 8008580:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008588:	4619      	mov	r1, r3
 800858a:	6878      	ldr	r0, [r7, #4]
 800858c:	f7fe fcc4 	bl	8006f18 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8008590:	e00e      	b.n	80085b0 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 8008592:	6878      	ldr	r0, [r7, #4]
 8008594:	f7f8 fa5e 	bl	8000a54 <HAL_UART_RxCpltCallback>
        break;
 8008598:	e00a      	b.n	80085b0 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800859a:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d006      	beq.n	80085b0 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 80085a2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80085a6:	f003 0320 	and.w	r3, r3, #32
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	f47f aeca 	bne.w	8008344 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80085b6:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80085ba:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d049      	beq.n	8008656 <UART_RxISR_16BIT_FIFOEN+0x35a>
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80085c8:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80085cc:	429a      	cmp	r2, r3
 80085ce:	d242      	bcs.n	8008656 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	3308      	adds	r3, #8
 80085d6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085da:	e853 3f00 	ldrex	r3, [r3]
 80085de:	623b      	str	r3, [r7, #32]
   return(result);
 80085e0:	6a3b      	ldr	r3, [r7, #32]
 80085e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80085e6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	3308      	adds	r3, #8
 80085f0:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80085f4:	633a      	str	r2, [r7, #48]	@ 0x30
 80085f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085f8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80085fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80085fc:	e841 2300 	strex	r3, r2, [r1]
 8008600:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008604:	2b00      	cmp	r3, #0
 8008606:	d1e3      	bne.n	80085d0 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	4a16      	ldr	r2, [pc, #88]	@ (8008664 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800860c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008614:	693b      	ldr	r3, [r7, #16]
 8008616:	e853 3f00 	ldrex	r3, [r3]
 800861a:	60fb      	str	r3, [r7, #12]
   return(result);
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	f043 0320 	orr.w	r3, r3, #32
 8008622:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	461a      	mov	r2, r3
 800862c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008630:	61fb      	str	r3, [r7, #28]
 8008632:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008634:	69b9      	ldr	r1, [r7, #24]
 8008636:	69fa      	ldr	r2, [r7, #28]
 8008638:	e841 2300 	strex	r3, r2, [r1]
 800863c:	617b      	str	r3, [r7, #20]
   return(result);
 800863e:	697b      	ldr	r3, [r7, #20]
 8008640:	2b00      	cmp	r3, #0
 8008642:	d1e4      	bne.n	800860e <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008644:	e007      	b.n	8008656 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	699a      	ldr	r2, [r3, #24]
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f042 0208 	orr.w	r2, r2, #8
 8008654:	619a      	str	r2, [r3, #24]
}
 8008656:	bf00      	nop
 8008658:	37b8      	adds	r7, #184	@ 0xb8
 800865a:	46bd      	mov	sp, r7
 800865c:	bd80      	pop	{r7, pc}
 800865e:	bf00      	nop
 8008660:	40008000 	.word	0x40008000
 8008664:	08007de1 	.word	0x08007de1

08008668 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008668:	b480      	push	{r7}
 800866a:	b083      	sub	sp, #12
 800866c:	af00      	add	r7, sp, #0
 800866e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008670:	bf00      	nop
 8008672:	370c      	adds	r7, #12
 8008674:	46bd      	mov	sp, r7
 8008676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867a:	4770      	bx	lr

0800867c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800867c:	b480      	push	{r7}
 800867e:	b083      	sub	sp, #12
 8008680:	af00      	add	r7, sp, #0
 8008682:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008684:	bf00      	nop
 8008686:	370c      	adds	r7, #12
 8008688:	46bd      	mov	sp, r7
 800868a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868e:	4770      	bx	lr

08008690 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008690:	b480      	push	{r7}
 8008692:	b083      	sub	sp, #12
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008698:	bf00      	nop
 800869a:	370c      	adds	r7, #12
 800869c:	46bd      	mov	sp, r7
 800869e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a2:	4770      	bx	lr

080086a4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80086a4:	b480      	push	{r7}
 80086a6:	b085      	sub	sp, #20
 80086a8:	af00      	add	r7, sp, #0
 80086aa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80086b2:	2b01      	cmp	r3, #1
 80086b4:	d101      	bne.n	80086ba <HAL_UARTEx_DisableFifoMode+0x16>
 80086b6:	2302      	movs	r3, #2
 80086b8:	e027      	b.n	800870a <HAL_UARTEx_DisableFifoMode+0x66>
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	2201      	movs	r2, #1
 80086be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	2224      	movs	r2, #36	@ 0x24
 80086c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	681a      	ldr	r2, [r3, #0]
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	f022 0201 	bic.w	r2, r2, #1
 80086e0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80086e8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	2200      	movs	r2, #0
 80086ee:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	68fa      	ldr	r2, [r7, #12]
 80086f6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2220      	movs	r2, #32
 80086fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	2200      	movs	r2, #0
 8008704:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008708:	2300      	movs	r3, #0
}
 800870a:	4618      	mov	r0, r3
 800870c:	3714      	adds	r7, #20
 800870e:	46bd      	mov	sp, r7
 8008710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008714:	4770      	bx	lr

08008716 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008716:	b580      	push	{r7, lr}
 8008718:	b084      	sub	sp, #16
 800871a:	af00      	add	r7, sp, #0
 800871c:	6078      	str	r0, [r7, #4]
 800871e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008726:	2b01      	cmp	r3, #1
 8008728:	d101      	bne.n	800872e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800872a:	2302      	movs	r3, #2
 800872c:	e02d      	b.n	800878a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	2201      	movs	r2, #1
 8008732:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	2224      	movs	r2, #36	@ 0x24
 800873a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	681a      	ldr	r2, [r3, #0]
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	f022 0201 	bic.w	r2, r2, #1
 8008754:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	689b      	ldr	r3, [r3, #8]
 800875c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	683a      	ldr	r2, [r7, #0]
 8008766:	430a      	orrs	r2, r1
 8008768:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	f000 f850 	bl	8008810 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	68fa      	ldr	r2, [r7, #12]
 8008776:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2220      	movs	r2, #32
 800877c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	2200      	movs	r2, #0
 8008784:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008788:	2300      	movs	r3, #0
}
 800878a:	4618      	mov	r0, r3
 800878c:	3710      	adds	r7, #16
 800878e:	46bd      	mov	sp, r7
 8008790:	bd80      	pop	{r7, pc}

08008792 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008792:	b580      	push	{r7, lr}
 8008794:	b084      	sub	sp, #16
 8008796:	af00      	add	r7, sp, #0
 8008798:	6078      	str	r0, [r7, #4]
 800879a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80087a2:	2b01      	cmp	r3, #1
 80087a4:	d101      	bne.n	80087aa <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80087a6:	2302      	movs	r3, #2
 80087a8:	e02d      	b.n	8008806 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	2201      	movs	r2, #1
 80087ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	2224      	movs	r2, #36	@ 0x24
 80087b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	681a      	ldr	r2, [r3, #0]
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	f022 0201 	bic.w	r2, r2, #1
 80087d0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	689b      	ldr	r3, [r3, #8]
 80087d8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	683a      	ldr	r2, [r7, #0]
 80087e2:	430a      	orrs	r2, r1
 80087e4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80087e6:	6878      	ldr	r0, [r7, #4]
 80087e8:	f000 f812 	bl	8008810 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	68fa      	ldr	r2, [r7, #12]
 80087f2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2220      	movs	r2, #32
 80087f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	2200      	movs	r2, #0
 8008800:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008804:	2300      	movs	r3, #0
}
 8008806:	4618      	mov	r0, r3
 8008808:	3710      	adds	r7, #16
 800880a:	46bd      	mov	sp, r7
 800880c:	bd80      	pop	{r7, pc}
	...

08008810 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008810:	b480      	push	{r7}
 8008812:	b085      	sub	sp, #20
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800881c:	2b00      	cmp	r3, #0
 800881e:	d108      	bne.n	8008832 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2201      	movs	r2, #1
 8008824:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	2201      	movs	r2, #1
 800882c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008830:	e031      	b.n	8008896 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008832:	2308      	movs	r3, #8
 8008834:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008836:	2308      	movs	r3, #8
 8008838:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	689b      	ldr	r3, [r3, #8]
 8008840:	0e5b      	lsrs	r3, r3, #25
 8008842:	b2db      	uxtb	r3, r3
 8008844:	f003 0307 	and.w	r3, r3, #7
 8008848:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	689b      	ldr	r3, [r3, #8]
 8008850:	0f5b      	lsrs	r3, r3, #29
 8008852:	b2db      	uxtb	r3, r3
 8008854:	f003 0307 	and.w	r3, r3, #7
 8008858:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800885a:	7bbb      	ldrb	r3, [r7, #14]
 800885c:	7b3a      	ldrb	r2, [r7, #12]
 800885e:	4911      	ldr	r1, [pc, #68]	@ (80088a4 <UARTEx_SetNbDataToProcess+0x94>)
 8008860:	5c8a      	ldrb	r2, [r1, r2]
 8008862:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008866:	7b3a      	ldrb	r2, [r7, #12]
 8008868:	490f      	ldr	r1, [pc, #60]	@ (80088a8 <UARTEx_SetNbDataToProcess+0x98>)
 800886a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800886c:	fb93 f3f2 	sdiv	r3, r3, r2
 8008870:	b29a      	uxth	r2, r3
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008878:	7bfb      	ldrb	r3, [r7, #15]
 800887a:	7b7a      	ldrb	r2, [r7, #13]
 800887c:	4909      	ldr	r1, [pc, #36]	@ (80088a4 <UARTEx_SetNbDataToProcess+0x94>)
 800887e:	5c8a      	ldrb	r2, [r1, r2]
 8008880:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008884:	7b7a      	ldrb	r2, [r7, #13]
 8008886:	4908      	ldr	r1, [pc, #32]	@ (80088a8 <UARTEx_SetNbDataToProcess+0x98>)
 8008888:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800888a:	fb93 f3f2 	sdiv	r3, r3, r2
 800888e:	b29a      	uxth	r2, r3
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008896:	bf00      	nop
 8008898:	3714      	adds	r7, #20
 800889a:	46bd      	mov	sp, r7
 800889c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a0:	4770      	bx	lr
 80088a2:	bf00      	nop
 80088a4:	08009544 	.word	0x08009544
 80088a8:	0800954c 	.word	0x0800954c

080088ac <atoi>:
 80088ac:	220a      	movs	r2, #10
 80088ae:	2100      	movs	r1, #0
 80088b0:	f000 b87a 	b.w	80089a8 <strtol>

080088b4 <_strtol_l.isra.0>:
 80088b4:	2b24      	cmp	r3, #36	@ 0x24
 80088b6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80088ba:	4686      	mov	lr, r0
 80088bc:	4690      	mov	r8, r2
 80088be:	d801      	bhi.n	80088c4 <_strtol_l.isra.0+0x10>
 80088c0:	2b01      	cmp	r3, #1
 80088c2:	d106      	bne.n	80088d2 <_strtol_l.isra.0+0x1e>
 80088c4:	f000 f8b8 	bl	8008a38 <__errno>
 80088c8:	2316      	movs	r3, #22
 80088ca:	6003      	str	r3, [r0, #0]
 80088cc:	2000      	movs	r0, #0
 80088ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088d2:	4834      	ldr	r0, [pc, #208]	@ (80089a4 <_strtol_l.isra.0+0xf0>)
 80088d4:	460d      	mov	r5, r1
 80088d6:	462a      	mov	r2, r5
 80088d8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80088dc:	5d06      	ldrb	r6, [r0, r4]
 80088de:	f016 0608 	ands.w	r6, r6, #8
 80088e2:	d1f8      	bne.n	80088d6 <_strtol_l.isra.0+0x22>
 80088e4:	2c2d      	cmp	r4, #45	@ 0x2d
 80088e6:	d110      	bne.n	800890a <_strtol_l.isra.0+0x56>
 80088e8:	782c      	ldrb	r4, [r5, #0]
 80088ea:	2601      	movs	r6, #1
 80088ec:	1c95      	adds	r5, r2, #2
 80088ee:	f033 0210 	bics.w	r2, r3, #16
 80088f2:	d115      	bne.n	8008920 <_strtol_l.isra.0+0x6c>
 80088f4:	2c30      	cmp	r4, #48	@ 0x30
 80088f6:	d10d      	bne.n	8008914 <_strtol_l.isra.0+0x60>
 80088f8:	782a      	ldrb	r2, [r5, #0]
 80088fa:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80088fe:	2a58      	cmp	r2, #88	@ 0x58
 8008900:	d108      	bne.n	8008914 <_strtol_l.isra.0+0x60>
 8008902:	786c      	ldrb	r4, [r5, #1]
 8008904:	3502      	adds	r5, #2
 8008906:	2310      	movs	r3, #16
 8008908:	e00a      	b.n	8008920 <_strtol_l.isra.0+0x6c>
 800890a:	2c2b      	cmp	r4, #43	@ 0x2b
 800890c:	bf04      	itt	eq
 800890e:	782c      	ldrbeq	r4, [r5, #0]
 8008910:	1c95      	addeq	r5, r2, #2
 8008912:	e7ec      	b.n	80088ee <_strtol_l.isra.0+0x3a>
 8008914:	2b00      	cmp	r3, #0
 8008916:	d1f6      	bne.n	8008906 <_strtol_l.isra.0+0x52>
 8008918:	2c30      	cmp	r4, #48	@ 0x30
 800891a:	bf14      	ite	ne
 800891c:	230a      	movne	r3, #10
 800891e:	2308      	moveq	r3, #8
 8008920:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008924:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008928:	2200      	movs	r2, #0
 800892a:	fbbc f9f3 	udiv	r9, ip, r3
 800892e:	4610      	mov	r0, r2
 8008930:	fb03 ca19 	mls	sl, r3, r9, ip
 8008934:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008938:	2f09      	cmp	r7, #9
 800893a:	d80f      	bhi.n	800895c <_strtol_l.isra.0+0xa8>
 800893c:	463c      	mov	r4, r7
 800893e:	42a3      	cmp	r3, r4
 8008940:	dd1b      	ble.n	800897a <_strtol_l.isra.0+0xc6>
 8008942:	1c57      	adds	r7, r2, #1
 8008944:	d007      	beq.n	8008956 <_strtol_l.isra.0+0xa2>
 8008946:	4581      	cmp	r9, r0
 8008948:	d314      	bcc.n	8008974 <_strtol_l.isra.0+0xc0>
 800894a:	d101      	bne.n	8008950 <_strtol_l.isra.0+0x9c>
 800894c:	45a2      	cmp	sl, r4
 800894e:	db11      	blt.n	8008974 <_strtol_l.isra.0+0xc0>
 8008950:	fb00 4003 	mla	r0, r0, r3, r4
 8008954:	2201      	movs	r2, #1
 8008956:	f815 4b01 	ldrb.w	r4, [r5], #1
 800895a:	e7eb      	b.n	8008934 <_strtol_l.isra.0+0x80>
 800895c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008960:	2f19      	cmp	r7, #25
 8008962:	d801      	bhi.n	8008968 <_strtol_l.isra.0+0xb4>
 8008964:	3c37      	subs	r4, #55	@ 0x37
 8008966:	e7ea      	b.n	800893e <_strtol_l.isra.0+0x8a>
 8008968:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800896c:	2f19      	cmp	r7, #25
 800896e:	d804      	bhi.n	800897a <_strtol_l.isra.0+0xc6>
 8008970:	3c57      	subs	r4, #87	@ 0x57
 8008972:	e7e4      	b.n	800893e <_strtol_l.isra.0+0x8a>
 8008974:	f04f 32ff 	mov.w	r2, #4294967295
 8008978:	e7ed      	b.n	8008956 <_strtol_l.isra.0+0xa2>
 800897a:	1c53      	adds	r3, r2, #1
 800897c:	d108      	bne.n	8008990 <_strtol_l.isra.0+0xdc>
 800897e:	2322      	movs	r3, #34	@ 0x22
 8008980:	f8ce 3000 	str.w	r3, [lr]
 8008984:	4660      	mov	r0, ip
 8008986:	f1b8 0f00 	cmp.w	r8, #0
 800898a:	d0a0      	beq.n	80088ce <_strtol_l.isra.0+0x1a>
 800898c:	1e69      	subs	r1, r5, #1
 800898e:	e006      	b.n	800899e <_strtol_l.isra.0+0xea>
 8008990:	b106      	cbz	r6, 8008994 <_strtol_l.isra.0+0xe0>
 8008992:	4240      	negs	r0, r0
 8008994:	f1b8 0f00 	cmp.w	r8, #0
 8008998:	d099      	beq.n	80088ce <_strtol_l.isra.0+0x1a>
 800899a:	2a00      	cmp	r2, #0
 800899c:	d1f6      	bne.n	800898c <_strtol_l.isra.0+0xd8>
 800899e:	f8c8 1000 	str.w	r1, [r8]
 80089a2:	e794      	b.n	80088ce <_strtol_l.isra.0+0x1a>
 80089a4:	08009555 	.word	0x08009555

080089a8 <strtol>:
 80089a8:	4613      	mov	r3, r2
 80089aa:	460a      	mov	r2, r1
 80089ac:	4601      	mov	r1, r0
 80089ae:	4802      	ldr	r0, [pc, #8]	@ (80089b8 <strtol+0x10>)
 80089b0:	6800      	ldr	r0, [r0, #0]
 80089b2:	f7ff bf7f 	b.w	80088b4 <_strtol_l.isra.0>
 80089b6:	bf00      	nop
 80089b8:	2000000c 	.word	0x2000000c

080089bc <sniprintf>:
 80089bc:	b40c      	push	{r2, r3}
 80089be:	b530      	push	{r4, r5, lr}
 80089c0:	4b18      	ldr	r3, [pc, #96]	@ (8008a24 <sniprintf+0x68>)
 80089c2:	1e0c      	subs	r4, r1, #0
 80089c4:	681d      	ldr	r5, [r3, #0]
 80089c6:	b09d      	sub	sp, #116	@ 0x74
 80089c8:	da08      	bge.n	80089dc <sniprintf+0x20>
 80089ca:	238b      	movs	r3, #139	@ 0x8b
 80089cc:	602b      	str	r3, [r5, #0]
 80089ce:	f04f 30ff 	mov.w	r0, #4294967295
 80089d2:	b01d      	add	sp, #116	@ 0x74
 80089d4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80089d8:	b002      	add	sp, #8
 80089da:	4770      	bx	lr
 80089dc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80089e0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80089e4:	f04f 0300 	mov.w	r3, #0
 80089e8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80089ea:	bf14      	ite	ne
 80089ec:	f104 33ff 	addne.w	r3, r4, #4294967295
 80089f0:	4623      	moveq	r3, r4
 80089f2:	9304      	str	r3, [sp, #16]
 80089f4:	9307      	str	r3, [sp, #28]
 80089f6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80089fa:	9002      	str	r0, [sp, #8]
 80089fc:	9006      	str	r0, [sp, #24]
 80089fe:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008a02:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008a04:	ab21      	add	r3, sp, #132	@ 0x84
 8008a06:	a902      	add	r1, sp, #8
 8008a08:	4628      	mov	r0, r5
 8008a0a:	9301      	str	r3, [sp, #4]
 8008a0c:	f000 f994 	bl	8008d38 <_svfiprintf_r>
 8008a10:	1c43      	adds	r3, r0, #1
 8008a12:	bfbc      	itt	lt
 8008a14:	238b      	movlt	r3, #139	@ 0x8b
 8008a16:	602b      	strlt	r3, [r5, #0]
 8008a18:	2c00      	cmp	r4, #0
 8008a1a:	d0da      	beq.n	80089d2 <sniprintf+0x16>
 8008a1c:	9b02      	ldr	r3, [sp, #8]
 8008a1e:	2200      	movs	r2, #0
 8008a20:	701a      	strb	r2, [r3, #0]
 8008a22:	e7d6      	b.n	80089d2 <sniprintf+0x16>
 8008a24:	2000000c 	.word	0x2000000c

08008a28 <memset>:
 8008a28:	4402      	add	r2, r0
 8008a2a:	4603      	mov	r3, r0
 8008a2c:	4293      	cmp	r3, r2
 8008a2e:	d100      	bne.n	8008a32 <memset+0xa>
 8008a30:	4770      	bx	lr
 8008a32:	f803 1b01 	strb.w	r1, [r3], #1
 8008a36:	e7f9      	b.n	8008a2c <memset+0x4>

08008a38 <__errno>:
 8008a38:	4b01      	ldr	r3, [pc, #4]	@ (8008a40 <__errno+0x8>)
 8008a3a:	6818      	ldr	r0, [r3, #0]
 8008a3c:	4770      	bx	lr
 8008a3e:	bf00      	nop
 8008a40:	2000000c 	.word	0x2000000c

08008a44 <__libc_init_array>:
 8008a44:	b570      	push	{r4, r5, r6, lr}
 8008a46:	4d0d      	ldr	r5, [pc, #52]	@ (8008a7c <__libc_init_array+0x38>)
 8008a48:	4c0d      	ldr	r4, [pc, #52]	@ (8008a80 <__libc_init_array+0x3c>)
 8008a4a:	1b64      	subs	r4, r4, r5
 8008a4c:	10a4      	asrs	r4, r4, #2
 8008a4e:	2600      	movs	r6, #0
 8008a50:	42a6      	cmp	r6, r4
 8008a52:	d109      	bne.n	8008a68 <__libc_init_array+0x24>
 8008a54:	4d0b      	ldr	r5, [pc, #44]	@ (8008a84 <__libc_init_array+0x40>)
 8008a56:	4c0c      	ldr	r4, [pc, #48]	@ (8008a88 <__libc_init_array+0x44>)
 8008a58:	f000 fc64 	bl	8009324 <_init>
 8008a5c:	1b64      	subs	r4, r4, r5
 8008a5e:	10a4      	asrs	r4, r4, #2
 8008a60:	2600      	movs	r6, #0
 8008a62:	42a6      	cmp	r6, r4
 8008a64:	d105      	bne.n	8008a72 <__libc_init_array+0x2e>
 8008a66:	bd70      	pop	{r4, r5, r6, pc}
 8008a68:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a6c:	4798      	blx	r3
 8008a6e:	3601      	adds	r6, #1
 8008a70:	e7ee      	b.n	8008a50 <__libc_init_array+0xc>
 8008a72:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a76:	4798      	blx	r3
 8008a78:	3601      	adds	r6, #1
 8008a7a:	e7f2      	b.n	8008a62 <__libc_init_array+0x1e>
 8008a7c:	08009690 	.word	0x08009690
 8008a80:	08009690 	.word	0x08009690
 8008a84:	08009690 	.word	0x08009690
 8008a88:	08009694 	.word	0x08009694

08008a8c <__retarget_lock_acquire_recursive>:
 8008a8c:	4770      	bx	lr

08008a8e <__retarget_lock_release_recursive>:
 8008a8e:	4770      	bx	lr

08008a90 <_free_r>:
 8008a90:	b538      	push	{r3, r4, r5, lr}
 8008a92:	4605      	mov	r5, r0
 8008a94:	2900      	cmp	r1, #0
 8008a96:	d041      	beq.n	8008b1c <_free_r+0x8c>
 8008a98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a9c:	1f0c      	subs	r4, r1, #4
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	bfb8      	it	lt
 8008aa2:	18e4      	addlt	r4, r4, r3
 8008aa4:	f000 f8e0 	bl	8008c68 <__malloc_lock>
 8008aa8:	4a1d      	ldr	r2, [pc, #116]	@ (8008b20 <_free_r+0x90>)
 8008aaa:	6813      	ldr	r3, [r2, #0]
 8008aac:	b933      	cbnz	r3, 8008abc <_free_r+0x2c>
 8008aae:	6063      	str	r3, [r4, #4]
 8008ab0:	6014      	str	r4, [r2, #0]
 8008ab2:	4628      	mov	r0, r5
 8008ab4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ab8:	f000 b8dc 	b.w	8008c74 <__malloc_unlock>
 8008abc:	42a3      	cmp	r3, r4
 8008abe:	d908      	bls.n	8008ad2 <_free_r+0x42>
 8008ac0:	6820      	ldr	r0, [r4, #0]
 8008ac2:	1821      	adds	r1, r4, r0
 8008ac4:	428b      	cmp	r3, r1
 8008ac6:	bf01      	itttt	eq
 8008ac8:	6819      	ldreq	r1, [r3, #0]
 8008aca:	685b      	ldreq	r3, [r3, #4]
 8008acc:	1809      	addeq	r1, r1, r0
 8008ace:	6021      	streq	r1, [r4, #0]
 8008ad0:	e7ed      	b.n	8008aae <_free_r+0x1e>
 8008ad2:	461a      	mov	r2, r3
 8008ad4:	685b      	ldr	r3, [r3, #4]
 8008ad6:	b10b      	cbz	r3, 8008adc <_free_r+0x4c>
 8008ad8:	42a3      	cmp	r3, r4
 8008ada:	d9fa      	bls.n	8008ad2 <_free_r+0x42>
 8008adc:	6811      	ldr	r1, [r2, #0]
 8008ade:	1850      	adds	r0, r2, r1
 8008ae0:	42a0      	cmp	r0, r4
 8008ae2:	d10b      	bne.n	8008afc <_free_r+0x6c>
 8008ae4:	6820      	ldr	r0, [r4, #0]
 8008ae6:	4401      	add	r1, r0
 8008ae8:	1850      	adds	r0, r2, r1
 8008aea:	4283      	cmp	r3, r0
 8008aec:	6011      	str	r1, [r2, #0]
 8008aee:	d1e0      	bne.n	8008ab2 <_free_r+0x22>
 8008af0:	6818      	ldr	r0, [r3, #0]
 8008af2:	685b      	ldr	r3, [r3, #4]
 8008af4:	6053      	str	r3, [r2, #4]
 8008af6:	4408      	add	r0, r1
 8008af8:	6010      	str	r0, [r2, #0]
 8008afa:	e7da      	b.n	8008ab2 <_free_r+0x22>
 8008afc:	d902      	bls.n	8008b04 <_free_r+0x74>
 8008afe:	230c      	movs	r3, #12
 8008b00:	602b      	str	r3, [r5, #0]
 8008b02:	e7d6      	b.n	8008ab2 <_free_r+0x22>
 8008b04:	6820      	ldr	r0, [r4, #0]
 8008b06:	1821      	adds	r1, r4, r0
 8008b08:	428b      	cmp	r3, r1
 8008b0a:	bf04      	itt	eq
 8008b0c:	6819      	ldreq	r1, [r3, #0]
 8008b0e:	685b      	ldreq	r3, [r3, #4]
 8008b10:	6063      	str	r3, [r4, #4]
 8008b12:	bf04      	itt	eq
 8008b14:	1809      	addeq	r1, r1, r0
 8008b16:	6021      	streq	r1, [r4, #0]
 8008b18:	6054      	str	r4, [r2, #4]
 8008b1a:	e7ca      	b.n	8008ab2 <_free_r+0x22>
 8008b1c:	bd38      	pop	{r3, r4, r5, pc}
 8008b1e:	bf00      	nop
 8008b20:	20000840 	.word	0x20000840

08008b24 <sbrk_aligned>:
 8008b24:	b570      	push	{r4, r5, r6, lr}
 8008b26:	4e0f      	ldr	r6, [pc, #60]	@ (8008b64 <sbrk_aligned+0x40>)
 8008b28:	460c      	mov	r4, r1
 8008b2a:	6831      	ldr	r1, [r6, #0]
 8008b2c:	4605      	mov	r5, r0
 8008b2e:	b911      	cbnz	r1, 8008b36 <sbrk_aligned+0x12>
 8008b30:	f000 fba4 	bl	800927c <_sbrk_r>
 8008b34:	6030      	str	r0, [r6, #0]
 8008b36:	4621      	mov	r1, r4
 8008b38:	4628      	mov	r0, r5
 8008b3a:	f000 fb9f 	bl	800927c <_sbrk_r>
 8008b3e:	1c43      	adds	r3, r0, #1
 8008b40:	d103      	bne.n	8008b4a <sbrk_aligned+0x26>
 8008b42:	f04f 34ff 	mov.w	r4, #4294967295
 8008b46:	4620      	mov	r0, r4
 8008b48:	bd70      	pop	{r4, r5, r6, pc}
 8008b4a:	1cc4      	adds	r4, r0, #3
 8008b4c:	f024 0403 	bic.w	r4, r4, #3
 8008b50:	42a0      	cmp	r0, r4
 8008b52:	d0f8      	beq.n	8008b46 <sbrk_aligned+0x22>
 8008b54:	1a21      	subs	r1, r4, r0
 8008b56:	4628      	mov	r0, r5
 8008b58:	f000 fb90 	bl	800927c <_sbrk_r>
 8008b5c:	3001      	adds	r0, #1
 8008b5e:	d1f2      	bne.n	8008b46 <sbrk_aligned+0x22>
 8008b60:	e7ef      	b.n	8008b42 <sbrk_aligned+0x1e>
 8008b62:	bf00      	nop
 8008b64:	2000083c 	.word	0x2000083c

08008b68 <_malloc_r>:
 8008b68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b6c:	1ccd      	adds	r5, r1, #3
 8008b6e:	f025 0503 	bic.w	r5, r5, #3
 8008b72:	3508      	adds	r5, #8
 8008b74:	2d0c      	cmp	r5, #12
 8008b76:	bf38      	it	cc
 8008b78:	250c      	movcc	r5, #12
 8008b7a:	2d00      	cmp	r5, #0
 8008b7c:	4606      	mov	r6, r0
 8008b7e:	db01      	blt.n	8008b84 <_malloc_r+0x1c>
 8008b80:	42a9      	cmp	r1, r5
 8008b82:	d904      	bls.n	8008b8e <_malloc_r+0x26>
 8008b84:	230c      	movs	r3, #12
 8008b86:	6033      	str	r3, [r6, #0]
 8008b88:	2000      	movs	r0, #0
 8008b8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b8e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008c64 <_malloc_r+0xfc>
 8008b92:	f000 f869 	bl	8008c68 <__malloc_lock>
 8008b96:	f8d8 3000 	ldr.w	r3, [r8]
 8008b9a:	461c      	mov	r4, r3
 8008b9c:	bb44      	cbnz	r4, 8008bf0 <_malloc_r+0x88>
 8008b9e:	4629      	mov	r1, r5
 8008ba0:	4630      	mov	r0, r6
 8008ba2:	f7ff ffbf 	bl	8008b24 <sbrk_aligned>
 8008ba6:	1c43      	adds	r3, r0, #1
 8008ba8:	4604      	mov	r4, r0
 8008baa:	d158      	bne.n	8008c5e <_malloc_r+0xf6>
 8008bac:	f8d8 4000 	ldr.w	r4, [r8]
 8008bb0:	4627      	mov	r7, r4
 8008bb2:	2f00      	cmp	r7, #0
 8008bb4:	d143      	bne.n	8008c3e <_malloc_r+0xd6>
 8008bb6:	2c00      	cmp	r4, #0
 8008bb8:	d04b      	beq.n	8008c52 <_malloc_r+0xea>
 8008bba:	6823      	ldr	r3, [r4, #0]
 8008bbc:	4639      	mov	r1, r7
 8008bbe:	4630      	mov	r0, r6
 8008bc0:	eb04 0903 	add.w	r9, r4, r3
 8008bc4:	f000 fb5a 	bl	800927c <_sbrk_r>
 8008bc8:	4581      	cmp	r9, r0
 8008bca:	d142      	bne.n	8008c52 <_malloc_r+0xea>
 8008bcc:	6821      	ldr	r1, [r4, #0]
 8008bce:	1a6d      	subs	r5, r5, r1
 8008bd0:	4629      	mov	r1, r5
 8008bd2:	4630      	mov	r0, r6
 8008bd4:	f7ff ffa6 	bl	8008b24 <sbrk_aligned>
 8008bd8:	3001      	adds	r0, #1
 8008bda:	d03a      	beq.n	8008c52 <_malloc_r+0xea>
 8008bdc:	6823      	ldr	r3, [r4, #0]
 8008bde:	442b      	add	r3, r5
 8008be0:	6023      	str	r3, [r4, #0]
 8008be2:	f8d8 3000 	ldr.w	r3, [r8]
 8008be6:	685a      	ldr	r2, [r3, #4]
 8008be8:	bb62      	cbnz	r2, 8008c44 <_malloc_r+0xdc>
 8008bea:	f8c8 7000 	str.w	r7, [r8]
 8008bee:	e00f      	b.n	8008c10 <_malloc_r+0xa8>
 8008bf0:	6822      	ldr	r2, [r4, #0]
 8008bf2:	1b52      	subs	r2, r2, r5
 8008bf4:	d420      	bmi.n	8008c38 <_malloc_r+0xd0>
 8008bf6:	2a0b      	cmp	r2, #11
 8008bf8:	d917      	bls.n	8008c2a <_malloc_r+0xc2>
 8008bfa:	1961      	adds	r1, r4, r5
 8008bfc:	42a3      	cmp	r3, r4
 8008bfe:	6025      	str	r5, [r4, #0]
 8008c00:	bf18      	it	ne
 8008c02:	6059      	strne	r1, [r3, #4]
 8008c04:	6863      	ldr	r3, [r4, #4]
 8008c06:	bf08      	it	eq
 8008c08:	f8c8 1000 	streq.w	r1, [r8]
 8008c0c:	5162      	str	r2, [r4, r5]
 8008c0e:	604b      	str	r3, [r1, #4]
 8008c10:	4630      	mov	r0, r6
 8008c12:	f000 f82f 	bl	8008c74 <__malloc_unlock>
 8008c16:	f104 000b 	add.w	r0, r4, #11
 8008c1a:	1d23      	adds	r3, r4, #4
 8008c1c:	f020 0007 	bic.w	r0, r0, #7
 8008c20:	1ac2      	subs	r2, r0, r3
 8008c22:	bf1c      	itt	ne
 8008c24:	1a1b      	subne	r3, r3, r0
 8008c26:	50a3      	strne	r3, [r4, r2]
 8008c28:	e7af      	b.n	8008b8a <_malloc_r+0x22>
 8008c2a:	6862      	ldr	r2, [r4, #4]
 8008c2c:	42a3      	cmp	r3, r4
 8008c2e:	bf0c      	ite	eq
 8008c30:	f8c8 2000 	streq.w	r2, [r8]
 8008c34:	605a      	strne	r2, [r3, #4]
 8008c36:	e7eb      	b.n	8008c10 <_malloc_r+0xa8>
 8008c38:	4623      	mov	r3, r4
 8008c3a:	6864      	ldr	r4, [r4, #4]
 8008c3c:	e7ae      	b.n	8008b9c <_malloc_r+0x34>
 8008c3e:	463c      	mov	r4, r7
 8008c40:	687f      	ldr	r7, [r7, #4]
 8008c42:	e7b6      	b.n	8008bb2 <_malloc_r+0x4a>
 8008c44:	461a      	mov	r2, r3
 8008c46:	685b      	ldr	r3, [r3, #4]
 8008c48:	42a3      	cmp	r3, r4
 8008c4a:	d1fb      	bne.n	8008c44 <_malloc_r+0xdc>
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	6053      	str	r3, [r2, #4]
 8008c50:	e7de      	b.n	8008c10 <_malloc_r+0xa8>
 8008c52:	230c      	movs	r3, #12
 8008c54:	6033      	str	r3, [r6, #0]
 8008c56:	4630      	mov	r0, r6
 8008c58:	f000 f80c 	bl	8008c74 <__malloc_unlock>
 8008c5c:	e794      	b.n	8008b88 <_malloc_r+0x20>
 8008c5e:	6005      	str	r5, [r0, #0]
 8008c60:	e7d6      	b.n	8008c10 <_malloc_r+0xa8>
 8008c62:	bf00      	nop
 8008c64:	20000840 	.word	0x20000840

08008c68 <__malloc_lock>:
 8008c68:	4801      	ldr	r0, [pc, #4]	@ (8008c70 <__malloc_lock+0x8>)
 8008c6a:	f7ff bf0f 	b.w	8008a8c <__retarget_lock_acquire_recursive>
 8008c6e:	bf00      	nop
 8008c70:	20000838 	.word	0x20000838

08008c74 <__malloc_unlock>:
 8008c74:	4801      	ldr	r0, [pc, #4]	@ (8008c7c <__malloc_unlock+0x8>)
 8008c76:	f7ff bf0a 	b.w	8008a8e <__retarget_lock_release_recursive>
 8008c7a:	bf00      	nop
 8008c7c:	20000838 	.word	0x20000838

08008c80 <__ssputs_r>:
 8008c80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c84:	688e      	ldr	r6, [r1, #8]
 8008c86:	461f      	mov	r7, r3
 8008c88:	42be      	cmp	r6, r7
 8008c8a:	680b      	ldr	r3, [r1, #0]
 8008c8c:	4682      	mov	sl, r0
 8008c8e:	460c      	mov	r4, r1
 8008c90:	4690      	mov	r8, r2
 8008c92:	d82d      	bhi.n	8008cf0 <__ssputs_r+0x70>
 8008c94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008c98:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008c9c:	d026      	beq.n	8008cec <__ssputs_r+0x6c>
 8008c9e:	6965      	ldr	r5, [r4, #20]
 8008ca0:	6909      	ldr	r1, [r1, #16]
 8008ca2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008ca6:	eba3 0901 	sub.w	r9, r3, r1
 8008caa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008cae:	1c7b      	adds	r3, r7, #1
 8008cb0:	444b      	add	r3, r9
 8008cb2:	106d      	asrs	r5, r5, #1
 8008cb4:	429d      	cmp	r5, r3
 8008cb6:	bf38      	it	cc
 8008cb8:	461d      	movcc	r5, r3
 8008cba:	0553      	lsls	r3, r2, #21
 8008cbc:	d527      	bpl.n	8008d0e <__ssputs_r+0x8e>
 8008cbe:	4629      	mov	r1, r5
 8008cc0:	f7ff ff52 	bl	8008b68 <_malloc_r>
 8008cc4:	4606      	mov	r6, r0
 8008cc6:	b360      	cbz	r0, 8008d22 <__ssputs_r+0xa2>
 8008cc8:	6921      	ldr	r1, [r4, #16]
 8008cca:	464a      	mov	r2, r9
 8008ccc:	f000 fae6 	bl	800929c <memcpy>
 8008cd0:	89a3      	ldrh	r3, [r4, #12]
 8008cd2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008cd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008cda:	81a3      	strh	r3, [r4, #12]
 8008cdc:	6126      	str	r6, [r4, #16]
 8008cde:	6165      	str	r5, [r4, #20]
 8008ce0:	444e      	add	r6, r9
 8008ce2:	eba5 0509 	sub.w	r5, r5, r9
 8008ce6:	6026      	str	r6, [r4, #0]
 8008ce8:	60a5      	str	r5, [r4, #8]
 8008cea:	463e      	mov	r6, r7
 8008cec:	42be      	cmp	r6, r7
 8008cee:	d900      	bls.n	8008cf2 <__ssputs_r+0x72>
 8008cf0:	463e      	mov	r6, r7
 8008cf2:	6820      	ldr	r0, [r4, #0]
 8008cf4:	4632      	mov	r2, r6
 8008cf6:	4641      	mov	r1, r8
 8008cf8:	f000 faa6 	bl	8009248 <memmove>
 8008cfc:	68a3      	ldr	r3, [r4, #8]
 8008cfe:	1b9b      	subs	r3, r3, r6
 8008d00:	60a3      	str	r3, [r4, #8]
 8008d02:	6823      	ldr	r3, [r4, #0]
 8008d04:	4433      	add	r3, r6
 8008d06:	6023      	str	r3, [r4, #0]
 8008d08:	2000      	movs	r0, #0
 8008d0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d0e:	462a      	mov	r2, r5
 8008d10:	f000 fad2 	bl	80092b8 <_realloc_r>
 8008d14:	4606      	mov	r6, r0
 8008d16:	2800      	cmp	r0, #0
 8008d18:	d1e0      	bne.n	8008cdc <__ssputs_r+0x5c>
 8008d1a:	6921      	ldr	r1, [r4, #16]
 8008d1c:	4650      	mov	r0, sl
 8008d1e:	f7ff feb7 	bl	8008a90 <_free_r>
 8008d22:	230c      	movs	r3, #12
 8008d24:	f8ca 3000 	str.w	r3, [sl]
 8008d28:	89a3      	ldrh	r3, [r4, #12]
 8008d2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008d2e:	81a3      	strh	r3, [r4, #12]
 8008d30:	f04f 30ff 	mov.w	r0, #4294967295
 8008d34:	e7e9      	b.n	8008d0a <__ssputs_r+0x8a>
	...

08008d38 <_svfiprintf_r>:
 8008d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d3c:	4698      	mov	r8, r3
 8008d3e:	898b      	ldrh	r3, [r1, #12]
 8008d40:	061b      	lsls	r3, r3, #24
 8008d42:	b09d      	sub	sp, #116	@ 0x74
 8008d44:	4607      	mov	r7, r0
 8008d46:	460d      	mov	r5, r1
 8008d48:	4614      	mov	r4, r2
 8008d4a:	d510      	bpl.n	8008d6e <_svfiprintf_r+0x36>
 8008d4c:	690b      	ldr	r3, [r1, #16]
 8008d4e:	b973      	cbnz	r3, 8008d6e <_svfiprintf_r+0x36>
 8008d50:	2140      	movs	r1, #64	@ 0x40
 8008d52:	f7ff ff09 	bl	8008b68 <_malloc_r>
 8008d56:	6028      	str	r0, [r5, #0]
 8008d58:	6128      	str	r0, [r5, #16]
 8008d5a:	b930      	cbnz	r0, 8008d6a <_svfiprintf_r+0x32>
 8008d5c:	230c      	movs	r3, #12
 8008d5e:	603b      	str	r3, [r7, #0]
 8008d60:	f04f 30ff 	mov.w	r0, #4294967295
 8008d64:	b01d      	add	sp, #116	@ 0x74
 8008d66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d6a:	2340      	movs	r3, #64	@ 0x40
 8008d6c:	616b      	str	r3, [r5, #20]
 8008d6e:	2300      	movs	r3, #0
 8008d70:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d72:	2320      	movs	r3, #32
 8008d74:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008d78:	f8cd 800c 	str.w	r8, [sp, #12]
 8008d7c:	2330      	movs	r3, #48	@ 0x30
 8008d7e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008f1c <_svfiprintf_r+0x1e4>
 8008d82:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008d86:	f04f 0901 	mov.w	r9, #1
 8008d8a:	4623      	mov	r3, r4
 8008d8c:	469a      	mov	sl, r3
 8008d8e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008d92:	b10a      	cbz	r2, 8008d98 <_svfiprintf_r+0x60>
 8008d94:	2a25      	cmp	r2, #37	@ 0x25
 8008d96:	d1f9      	bne.n	8008d8c <_svfiprintf_r+0x54>
 8008d98:	ebba 0b04 	subs.w	fp, sl, r4
 8008d9c:	d00b      	beq.n	8008db6 <_svfiprintf_r+0x7e>
 8008d9e:	465b      	mov	r3, fp
 8008da0:	4622      	mov	r2, r4
 8008da2:	4629      	mov	r1, r5
 8008da4:	4638      	mov	r0, r7
 8008da6:	f7ff ff6b 	bl	8008c80 <__ssputs_r>
 8008daa:	3001      	adds	r0, #1
 8008dac:	f000 80a7 	beq.w	8008efe <_svfiprintf_r+0x1c6>
 8008db0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008db2:	445a      	add	r2, fp
 8008db4:	9209      	str	r2, [sp, #36]	@ 0x24
 8008db6:	f89a 3000 	ldrb.w	r3, [sl]
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	f000 809f 	beq.w	8008efe <_svfiprintf_r+0x1c6>
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	f04f 32ff 	mov.w	r2, #4294967295
 8008dc6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008dca:	f10a 0a01 	add.w	sl, sl, #1
 8008dce:	9304      	str	r3, [sp, #16]
 8008dd0:	9307      	str	r3, [sp, #28]
 8008dd2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008dd6:	931a      	str	r3, [sp, #104]	@ 0x68
 8008dd8:	4654      	mov	r4, sl
 8008dda:	2205      	movs	r2, #5
 8008ddc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008de0:	484e      	ldr	r0, [pc, #312]	@ (8008f1c <_svfiprintf_r+0x1e4>)
 8008de2:	f7f7 fa2d 	bl	8000240 <memchr>
 8008de6:	9a04      	ldr	r2, [sp, #16]
 8008de8:	b9d8      	cbnz	r0, 8008e22 <_svfiprintf_r+0xea>
 8008dea:	06d0      	lsls	r0, r2, #27
 8008dec:	bf44      	itt	mi
 8008dee:	2320      	movmi	r3, #32
 8008df0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008df4:	0711      	lsls	r1, r2, #28
 8008df6:	bf44      	itt	mi
 8008df8:	232b      	movmi	r3, #43	@ 0x2b
 8008dfa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008dfe:	f89a 3000 	ldrb.w	r3, [sl]
 8008e02:	2b2a      	cmp	r3, #42	@ 0x2a
 8008e04:	d015      	beq.n	8008e32 <_svfiprintf_r+0xfa>
 8008e06:	9a07      	ldr	r2, [sp, #28]
 8008e08:	4654      	mov	r4, sl
 8008e0a:	2000      	movs	r0, #0
 8008e0c:	f04f 0c0a 	mov.w	ip, #10
 8008e10:	4621      	mov	r1, r4
 8008e12:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008e16:	3b30      	subs	r3, #48	@ 0x30
 8008e18:	2b09      	cmp	r3, #9
 8008e1a:	d94b      	bls.n	8008eb4 <_svfiprintf_r+0x17c>
 8008e1c:	b1b0      	cbz	r0, 8008e4c <_svfiprintf_r+0x114>
 8008e1e:	9207      	str	r2, [sp, #28]
 8008e20:	e014      	b.n	8008e4c <_svfiprintf_r+0x114>
 8008e22:	eba0 0308 	sub.w	r3, r0, r8
 8008e26:	fa09 f303 	lsl.w	r3, r9, r3
 8008e2a:	4313      	orrs	r3, r2
 8008e2c:	9304      	str	r3, [sp, #16]
 8008e2e:	46a2      	mov	sl, r4
 8008e30:	e7d2      	b.n	8008dd8 <_svfiprintf_r+0xa0>
 8008e32:	9b03      	ldr	r3, [sp, #12]
 8008e34:	1d19      	adds	r1, r3, #4
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	9103      	str	r1, [sp, #12]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	bfbb      	ittet	lt
 8008e3e:	425b      	neglt	r3, r3
 8008e40:	f042 0202 	orrlt.w	r2, r2, #2
 8008e44:	9307      	strge	r3, [sp, #28]
 8008e46:	9307      	strlt	r3, [sp, #28]
 8008e48:	bfb8      	it	lt
 8008e4a:	9204      	strlt	r2, [sp, #16]
 8008e4c:	7823      	ldrb	r3, [r4, #0]
 8008e4e:	2b2e      	cmp	r3, #46	@ 0x2e
 8008e50:	d10a      	bne.n	8008e68 <_svfiprintf_r+0x130>
 8008e52:	7863      	ldrb	r3, [r4, #1]
 8008e54:	2b2a      	cmp	r3, #42	@ 0x2a
 8008e56:	d132      	bne.n	8008ebe <_svfiprintf_r+0x186>
 8008e58:	9b03      	ldr	r3, [sp, #12]
 8008e5a:	1d1a      	adds	r2, r3, #4
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	9203      	str	r2, [sp, #12]
 8008e60:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008e64:	3402      	adds	r4, #2
 8008e66:	9305      	str	r3, [sp, #20]
 8008e68:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008f2c <_svfiprintf_r+0x1f4>
 8008e6c:	7821      	ldrb	r1, [r4, #0]
 8008e6e:	2203      	movs	r2, #3
 8008e70:	4650      	mov	r0, sl
 8008e72:	f7f7 f9e5 	bl	8000240 <memchr>
 8008e76:	b138      	cbz	r0, 8008e88 <_svfiprintf_r+0x150>
 8008e78:	9b04      	ldr	r3, [sp, #16]
 8008e7a:	eba0 000a 	sub.w	r0, r0, sl
 8008e7e:	2240      	movs	r2, #64	@ 0x40
 8008e80:	4082      	lsls	r2, r0
 8008e82:	4313      	orrs	r3, r2
 8008e84:	3401      	adds	r4, #1
 8008e86:	9304      	str	r3, [sp, #16]
 8008e88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e8c:	4824      	ldr	r0, [pc, #144]	@ (8008f20 <_svfiprintf_r+0x1e8>)
 8008e8e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008e92:	2206      	movs	r2, #6
 8008e94:	f7f7 f9d4 	bl	8000240 <memchr>
 8008e98:	2800      	cmp	r0, #0
 8008e9a:	d036      	beq.n	8008f0a <_svfiprintf_r+0x1d2>
 8008e9c:	4b21      	ldr	r3, [pc, #132]	@ (8008f24 <_svfiprintf_r+0x1ec>)
 8008e9e:	bb1b      	cbnz	r3, 8008ee8 <_svfiprintf_r+0x1b0>
 8008ea0:	9b03      	ldr	r3, [sp, #12]
 8008ea2:	3307      	adds	r3, #7
 8008ea4:	f023 0307 	bic.w	r3, r3, #7
 8008ea8:	3308      	adds	r3, #8
 8008eaa:	9303      	str	r3, [sp, #12]
 8008eac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008eae:	4433      	add	r3, r6
 8008eb0:	9309      	str	r3, [sp, #36]	@ 0x24
 8008eb2:	e76a      	b.n	8008d8a <_svfiprintf_r+0x52>
 8008eb4:	fb0c 3202 	mla	r2, ip, r2, r3
 8008eb8:	460c      	mov	r4, r1
 8008eba:	2001      	movs	r0, #1
 8008ebc:	e7a8      	b.n	8008e10 <_svfiprintf_r+0xd8>
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	3401      	adds	r4, #1
 8008ec2:	9305      	str	r3, [sp, #20]
 8008ec4:	4619      	mov	r1, r3
 8008ec6:	f04f 0c0a 	mov.w	ip, #10
 8008eca:	4620      	mov	r0, r4
 8008ecc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008ed0:	3a30      	subs	r2, #48	@ 0x30
 8008ed2:	2a09      	cmp	r2, #9
 8008ed4:	d903      	bls.n	8008ede <_svfiprintf_r+0x1a6>
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d0c6      	beq.n	8008e68 <_svfiprintf_r+0x130>
 8008eda:	9105      	str	r1, [sp, #20]
 8008edc:	e7c4      	b.n	8008e68 <_svfiprintf_r+0x130>
 8008ede:	fb0c 2101 	mla	r1, ip, r1, r2
 8008ee2:	4604      	mov	r4, r0
 8008ee4:	2301      	movs	r3, #1
 8008ee6:	e7f0      	b.n	8008eca <_svfiprintf_r+0x192>
 8008ee8:	ab03      	add	r3, sp, #12
 8008eea:	9300      	str	r3, [sp, #0]
 8008eec:	462a      	mov	r2, r5
 8008eee:	4b0e      	ldr	r3, [pc, #56]	@ (8008f28 <_svfiprintf_r+0x1f0>)
 8008ef0:	a904      	add	r1, sp, #16
 8008ef2:	4638      	mov	r0, r7
 8008ef4:	f3af 8000 	nop.w
 8008ef8:	1c42      	adds	r2, r0, #1
 8008efa:	4606      	mov	r6, r0
 8008efc:	d1d6      	bne.n	8008eac <_svfiprintf_r+0x174>
 8008efe:	89ab      	ldrh	r3, [r5, #12]
 8008f00:	065b      	lsls	r3, r3, #25
 8008f02:	f53f af2d 	bmi.w	8008d60 <_svfiprintf_r+0x28>
 8008f06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008f08:	e72c      	b.n	8008d64 <_svfiprintf_r+0x2c>
 8008f0a:	ab03      	add	r3, sp, #12
 8008f0c:	9300      	str	r3, [sp, #0]
 8008f0e:	462a      	mov	r2, r5
 8008f10:	4b05      	ldr	r3, [pc, #20]	@ (8008f28 <_svfiprintf_r+0x1f0>)
 8008f12:	a904      	add	r1, sp, #16
 8008f14:	4638      	mov	r0, r7
 8008f16:	f000 f879 	bl	800900c <_printf_i>
 8008f1a:	e7ed      	b.n	8008ef8 <_svfiprintf_r+0x1c0>
 8008f1c:	08009655 	.word	0x08009655
 8008f20:	0800965f 	.word	0x0800965f
 8008f24:	00000000 	.word	0x00000000
 8008f28:	08008c81 	.word	0x08008c81
 8008f2c:	0800965b 	.word	0x0800965b

08008f30 <_printf_common>:
 8008f30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f34:	4616      	mov	r6, r2
 8008f36:	4698      	mov	r8, r3
 8008f38:	688a      	ldr	r2, [r1, #8]
 8008f3a:	690b      	ldr	r3, [r1, #16]
 8008f3c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008f40:	4293      	cmp	r3, r2
 8008f42:	bfb8      	it	lt
 8008f44:	4613      	movlt	r3, r2
 8008f46:	6033      	str	r3, [r6, #0]
 8008f48:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008f4c:	4607      	mov	r7, r0
 8008f4e:	460c      	mov	r4, r1
 8008f50:	b10a      	cbz	r2, 8008f56 <_printf_common+0x26>
 8008f52:	3301      	adds	r3, #1
 8008f54:	6033      	str	r3, [r6, #0]
 8008f56:	6823      	ldr	r3, [r4, #0]
 8008f58:	0699      	lsls	r1, r3, #26
 8008f5a:	bf42      	ittt	mi
 8008f5c:	6833      	ldrmi	r3, [r6, #0]
 8008f5e:	3302      	addmi	r3, #2
 8008f60:	6033      	strmi	r3, [r6, #0]
 8008f62:	6825      	ldr	r5, [r4, #0]
 8008f64:	f015 0506 	ands.w	r5, r5, #6
 8008f68:	d106      	bne.n	8008f78 <_printf_common+0x48>
 8008f6a:	f104 0a19 	add.w	sl, r4, #25
 8008f6e:	68e3      	ldr	r3, [r4, #12]
 8008f70:	6832      	ldr	r2, [r6, #0]
 8008f72:	1a9b      	subs	r3, r3, r2
 8008f74:	42ab      	cmp	r3, r5
 8008f76:	dc26      	bgt.n	8008fc6 <_printf_common+0x96>
 8008f78:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008f7c:	6822      	ldr	r2, [r4, #0]
 8008f7e:	3b00      	subs	r3, #0
 8008f80:	bf18      	it	ne
 8008f82:	2301      	movne	r3, #1
 8008f84:	0692      	lsls	r2, r2, #26
 8008f86:	d42b      	bmi.n	8008fe0 <_printf_common+0xb0>
 8008f88:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008f8c:	4641      	mov	r1, r8
 8008f8e:	4638      	mov	r0, r7
 8008f90:	47c8      	blx	r9
 8008f92:	3001      	adds	r0, #1
 8008f94:	d01e      	beq.n	8008fd4 <_printf_common+0xa4>
 8008f96:	6823      	ldr	r3, [r4, #0]
 8008f98:	6922      	ldr	r2, [r4, #16]
 8008f9a:	f003 0306 	and.w	r3, r3, #6
 8008f9e:	2b04      	cmp	r3, #4
 8008fa0:	bf02      	ittt	eq
 8008fa2:	68e5      	ldreq	r5, [r4, #12]
 8008fa4:	6833      	ldreq	r3, [r6, #0]
 8008fa6:	1aed      	subeq	r5, r5, r3
 8008fa8:	68a3      	ldr	r3, [r4, #8]
 8008faa:	bf0c      	ite	eq
 8008fac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008fb0:	2500      	movne	r5, #0
 8008fb2:	4293      	cmp	r3, r2
 8008fb4:	bfc4      	itt	gt
 8008fb6:	1a9b      	subgt	r3, r3, r2
 8008fb8:	18ed      	addgt	r5, r5, r3
 8008fba:	2600      	movs	r6, #0
 8008fbc:	341a      	adds	r4, #26
 8008fbe:	42b5      	cmp	r5, r6
 8008fc0:	d11a      	bne.n	8008ff8 <_printf_common+0xc8>
 8008fc2:	2000      	movs	r0, #0
 8008fc4:	e008      	b.n	8008fd8 <_printf_common+0xa8>
 8008fc6:	2301      	movs	r3, #1
 8008fc8:	4652      	mov	r2, sl
 8008fca:	4641      	mov	r1, r8
 8008fcc:	4638      	mov	r0, r7
 8008fce:	47c8      	blx	r9
 8008fd0:	3001      	adds	r0, #1
 8008fd2:	d103      	bne.n	8008fdc <_printf_common+0xac>
 8008fd4:	f04f 30ff 	mov.w	r0, #4294967295
 8008fd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fdc:	3501      	adds	r5, #1
 8008fde:	e7c6      	b.n	8008f6e <_printf_common+0x3e>
 8008fe0:	18e1      	adds	r1, r4, r3
 8008fe2:	1c5a      	adds	r2, r3, #1
 8008fe4:	2030      	movs	r0, #48	@ 0x30
 8008fe6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008fea:	4422      	add	r2, r4
 8008fec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008ff0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008ff4:	3302      	adds	r3, #2
 8008ff6:	e7c7      	b.n	8008f88 <_printf_common+0x58>
 8008ff8:	2301      	movs	r3, #1
 8008ffa:	4622      	mov	r2, r4
 8008ffc:	4641      	mov	r1, r8
 8008ffe:	4638      	mov	r0, r7
 8009000:	47c8      	blx	r9
 8009002:	3001      	adds	r0, #1
 8009004:	d0e6      	beq.n	8008fd4 <_printf_common+0xa4>
 8009006:	3601      	adds	r6, #1
 8009008:	e7d9      	b.n	8008fbe <_printf_common+0x8e>
	...

0800900c <_printf_i>:
 800900c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009010:	7e0f      	ldrb	r7, [r1, #24]
 8009012:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009014:	2f78      	cmp	r7, #120	@ 0x78
 8009016:	4691      	mov	r9, r2
 8009018:	4680      	mov	r8, r0
 800901a:	460c      	mov	r4, r1
 800901c:	469a      	mov	sl, r3
 800901e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009022:	d807      	bhi.n	8009034 <_printf_i+0x28>
 8009024:	2f62      	cmp	r7, #98	@ 0x62
 8009026:	d80a      	bhi.n	800903e <_printf_i+0x32>
 8009028:	2f00      	cmp	r7, #0
 800902a:	f000 80d1 	beq.w	80091d0 <_printf_i+0x1c4>
 800902e:	2f58      	cmp	r7, #88	@ 0x58
 8009030:	f000 80b8 	beq.w	80091a4 <_printf_i+0x198>
 8009034:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009038:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800903c:	e03a      	b.n	80090b4 <_printf_i+0xa8>
 800903e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009042:	2b15      	cmp	r3, #21
 8009044:	d8f6      	bhi.n	8009034 <_printf_i+0x28>
 8009046:	a101      	add	r1, pc, #4	@ (adr r1, 800904c <_printf_i+0x40>)
 8009048:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800904c:	080090a5 	.word	0x080090a5
 8009050:	080090b9 	.word	0x080090b9
 8009054:	08009035 	.word	0x08009035
 8009058:	08009035 	.word	0x08009035
 800905c:	08009035 	.word	0x08009035
 8009060:	08009035 	.word	0x08009035
 8009064:	080090b9 	.word	0x080090b9
 8009068:	08009035 	.word	0x08009035
 800906c:	08009035 	.word	0x08009035
 8009070:	08009035 	.word	0x08009035
 8009074:	08009035 	.word	0x08009035
 8009078:	080091b7 	.word	0x080091b7
 800907c:	080090e3 	.word	0x080090e3
 8009080:	08009171 	.word	0x08009171
 8009084:	08009035 	.word	0x08009035
 8009088:	08009035 	.word	0x08009035
 800908c:	080091d9 	.word	0x080091d9
 8009090:	08009035 	.word	0x08009035
 8009094:	080090e3 	.word	0x080090e3
 8009098:	08009035 	.word	0x08009035
 800909c:	08009035 	.word	0x08009035
 80090a0:	08009179 	.word	0x08009179
 80090a4:	6833      	ldr	r3, [r6, #0]
 80090a6:	1d1a      	adds	r2, r3, #4
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	6032      	str	r2, [r6, #0]
 80090ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80090b0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80090b4:	2301      	movs	r3, #1
 80090b6:	e09c      	b.n	80091f2 <_printf_i+0x1e6>
 80090b8:	6833      	ldr	r3, [r6, #0]
 80090ba:	6820      	ldr	r0, [r4, #0]
 80090bc:	1d19      	adds	r1, r3, #4
 80090be:	6031      	str	r1, [r6, #0]
 80090c0:	0606      	lsls	r6, r0, #24
 80090c2:	d501      	bpl.n	80090c8 <_printf_i+0xbc>
 80090c4:	681d      	ldr	r5, [r3, #0]
 80090c6:	e003      	b.n	80090d0 <_printf_i+0xc4>
 80090c8:	0645      	lsls	r5, r0, #25
 80090ca:	d5fb      	bpl.n	80090c4 <_printf_i+0xb8>
 80090cc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80090d0:	2d00      	cmp	r5, #0
 80090d2:	da03      	bge.n	80090dc <_printf_i+0xd0>
 80090d4:	232d      	movs	r3, #45	@ 0x2d
 80090d6:	426d      	negs	r5, r5
 80090d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80090dc:	4858      	ldr	r0, [pc, #352]	@ (8009240 <_printf_i+0x234>)
 80090de:	230a      	movs	r3, #10
 80090e0:	e011      	b.n	8009106 <_printf_i+0xfa>
 80090e2:	6821      	ldr	r1, [r4, #0]
 80090e4:	6833      	ldr	r3, [r6, #0]
 80090e6:	0608      	lsls	r0, r1, #24
 80090e8:	f853 5b04 	ldr.w	r5, [r3], #4
 80090ec:	d402      	bmi.n	80090f4 <_printf_i+0xe8>
 80090ee:	0649      	lsls	r1, r1, #25
 80090f0:	bf48      	it	mi
 80090f2:	b2ad      	uxthmi	r5, r5
 80090f4:	2f6f      	cmp	r7, #111	@ 0x6f
 80090f6:	4852      	ldr	r0, [pc, #328]	@ (8009240 <_printf_i+0x234>)
 80090f8:	6033      	str	r3, [r6, #0]
 80090fa:	bf14      	ite	ne
 80090fc:	230a      	movne	r3, #10
 80090fe:	2308      	moveq	r3, #8
 8009100:	2100      	movs	r1, #0
 8009102:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009106:	6866      	ldr	r6, [r4, #4]
 8009108:	60a6      	str	r6, [r4, #8]
 800910a:	2e00      	cmp	r6, #0
 800910c:	db05      	blt.n	800911a <_printf_i+0x10e>
 800910e:	6821      	ldr	r1, [r4, #0]
 8009110:	432e      	orrs	r6, r5
 8009112:	f021 0104 	bic.w	r1, r1, #4
 8009116:	6021      	str	r1, [r4, #0]
 8009118:	d04b      	beq.n	80091b2 <_printf_i+0x1a6>
 800911a:	4616      	mov	r6, r2
 800911c:	fbb5 f1f3 	udiv	r1, r5, r3
 8009120:	fb03 5711 	mls	r7, r3, r1, r5
 8009124:	5dc7      	ldrb	r7, [r0, r7]
 8009126:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800912a:	462f      	mov	r7, r5
 800912c:	42bb      	cmp	r3, r7
 800912e:	460d      	mov	r5, r1
 8009130:	d9f4      	bls.n	800911c <_printf_i+0x110>
 8009132:	2b08      	cmp	r3, #8
 8009134:	d10b      	bne.n	800914e <_printf_i+0x142>
 8009136:	6823      	ldr	r3, [r4, #0]
 8009138:	07df      	lsls	r7, r3, #31
 800913a:	d508      	bpl.n	800914e <_printf_i+0x142>
 800913c:	6923      	ldr	r3, [r4, #16]
 800913e:	6861      	ldr	r1, [r4, #4]
 8009140:	4299      	cmp	r1, r3
 8009142:	bfde      	ittt	le
 8009144:	2330      	movle	r3, #48	@ 0x30
 8009146:	f806 3c01 	strble.w	r3, [r6, #-1]
 800914a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800914e:	1b92      	subs	r2, r2, r6
 8009150:	6122      	str	r2, [r4, #16]
 8009152:	f8cd a000 	str.w	sl, [sp]
 8009156:	464b      	mov	r3, r9
 8009158:	aa03      	add	r2, sp, #12
 800915a:	4621      	mov	r1, r4
 800915c:	4640      	mov	r0, r8
 800915e:	f7ff fee7 	bl	8008f30 <_printf_common>
 8009162:	3001      	adds	r0, #1
 8009164:	d14a      	bne.n	80091fc <_printf_i+0x1f0>
 8009166:	f04f 30ff 	mov.w	r0, #4294967295
 800916a:	b004      	add	sp, #16
 800916c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009170:	6823      	ldr	r3, [r4, #0]
 8009172:	f043 0320 	orr.w	r3, r3, #32
 8009176:	6023      	str	r3, [r4, #0]
 8009178:	4832      	ldr	r0, [pc, #200]	@ (8009244 <_printf_i+0x238>)
 800917a:	2778      	movs	r7, #120	@ 0x78
 800917c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009180:	6823      	ldr	r3, [r4, #0]
 8009182:	6831      	ldr	r1, [r6, #0]
 8009184:	061f      	lsls	r7, r3, #24
 8009186:	f851 5b04 	ldr.w	r5, [r1], #4
 800918a:	d402      	bmi.n	8009192 <_printf_i+0x186>
 800918c:	065f      	lsls	r7, r3, #25
 800918e:	bf48      	it	mi
 8009190:	b2ad      	uxthmi	r5, r5
 8009192:	6031      	str	r1, [r6, #0]
 8009194:	07d9      	lsls	r1, r3, #31
 8009196:	bf44      	itt	mi
 8009198:	f043 0320 	orrmi.w	r3, r3, #32
 800919c:	6023      	strmi	r3, [r4, #0]
 800919e:	b11d      	cbz	r5, 80091a8 <_printf_i+0x19c>
 80091a0:	2310      	movs	r3, #16
 80091a2:	e7ad      	b.n	8009100 <_printf_i+0xf4>
 80091a4:	4826      	ldr	r0, [pc, #152]	@ (8009240 <_printf_i+0x234>)
 80091a6:	e7e9      	b.n	800917c <_printf_i+0x170>
 80091a8:	6823      	ldr	r3, [r4, #0]
 80091aa:	f023 0320 	bic.w	r3, r3, #32
 80091ae:	6023      	str	r3, [r4, #0]
 80091b0:	e7f6      	b.n	80091a0 <_printf_i+0x194>
 80091b2:	4616      	mov	r6, r2
 80091b4:	e7bd      	b.n	8009132 <_printf_i+0x126>
 80091b6:	6833      	ldr	r3, [r6, #0]
 80091b8:	6825      	ldr	r5, [r4, #0]
 80091ba:	6961      	ldr	r1, [r4, #20]
 80091bc:	1d18      	adds	r0, r3, #4
 80091be:	6030      	str	r0, [r6, #0]
 80091c0:	062e      	lsls	r6, r5, #24
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	d501      	bpl.n	80091ca <_printf_i+0x1be>
 80091c6:	6019      	str	r1, [r3, #0]
 80091c8:	e002      	b.n	80091d0 <_printf_i+0x1c4>
 80091ca:	0668      	lsls	r0, r5, #25
 80091cc:	d5fb      	bpl.n	80091c6 <_printf_i+0x1ba>
 80091ce:	8019      	strh	r1, [r3, #0]
 80091d0:	2300      	movs	r3, #0
 80091d2:	6123      	str	r3, [r4, #16]
 80091d4:	4616      	mov	r6, r2
 80091d6:	e7bc      	b.n	8009152 <_printf_i+0x146>
 80091d8:	6833      	ldr	r3, [r6, #0]
 80091da:	1d1a      	adds	r2, r3, #4
 80091dc:	6032      	str	r2, [r6, #0]
 80091de:	681e      	ldr	r6, [r3, #0]
 80091e0:	6862      	ldr	r2, [r4, #4]
 80091e2:	2100      	movs	r1, #0
 80091e4:	4630      	mov	r0, r6
 80091e6:	f7f7 f82b 	bl	8000240 <memchr>
 80091ea:	b108      	cbz	r0, 80091f0 <_printf_i+0x1e4>
 80091ec:	1b80      	subs	r0, r0, r6
 80091ee:	6060      	str	r0, [r4, #4]
 80091f0:	6863      	ldr	r3, [r4, #4]
 80091f2:	6123      	str	r3, [r4, #16]
 80091f4:	2300      	movs	r3, #0
 80091f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80091fa:	e7aa      	b.n	8009152 <_printf_i+0x146>
 80091fc:	6923      	ldr	r3, [r4, #16]
 80091fe:	4632      	mov	r2, r6
 8009200:	4649      	mov	r1, r9
 8009202:	4640      	mov	r0, r8
 8009204:	47d0      	blx	sl
 8009206:	3001      	adds	r0, #1
 8009208:	d0ad      	beq.n	8009166 <_printf_i+0x15a>
 800920a:	6823      	ldr	r3, [r4, #0]
 800920c:	079b      	lsls	r3, r3, #30
 800920e:	d413      	bmi.n	8009238 <_printf_i+0x22c>
 8009210:	68e0      	ldr	r0, [r4, #12]
 8009212:	9b03      	ldr	r3, [sp, #12]
 8009214:	4298      	cmp	r0, r3
 8009216:	bfb8      	it	lt
 8009218:	4618      	movlt	r0, r3
 800921a:	e7a6      	b.n	800916a <_printf_i+0x15e>
 800921c:	2301      	movs	r3, #1
 800921e:	4632      	mov	r2, r6
 8009220:	4649      	mov	r1, r9
 8009222:	4640      	mov	r0, r8
 8009224:	47d0      	blx	sl
 8009226:	3001      	adds	r0, #1
 8009228:	d09d      	beq.n	8009166 <_printf_i+0x15a>
 800922a:	3501      	adds	r5, #1
 800922c:	68e3      	ldr	r3, [r4, #12]
 800922e:	9903      	ldr	r1, [sp, #12]
 8009230:	1a5b      	subs	r3, r3, r1
 8009232:	42ab      	cmp	r3, r5
 8009234:	dcf2      	bgt.n	800921c <_printf_i+0x210>
 8009236:	e7eb      	b.n	8009210 <_printf_i+0x204>
 8009238:	2500      	movs	r5, #0
 800923a:	f104 0619 	add.w	r6, r4, #25
 800923e:	e7f5      	b.n	800922c <_printf_i+0x220>
 8009240:	08009666 	.word	0x08009666
 8009244:	08009677 	.word	0x08009677

08009248 <memmove>:
 8009248:	4288      	cmp	r0, r1
 800924a:	b510      	push	{r4, lr}
 800924c:	eb01 0402 	add.w	r4, r1, r2
 8009250:	d902      	bls.n	8009258 <memmove+0x10>
 8009252:	4284      	cmp	r4, r0
 8009254:	4623      	mov	r3, r4
 8009256:	d807      	bhi.n	8009268 <memmove+0x20>
 8009258:	1e43      	subs	r3, r0, #1
 800925a:	42a1      	cmp	r1, r4
 800925c:	d008      	beq.n	8009270 <memmove+0x28>
 800925e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009262:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009266:	e7f8      	b.n	800925a <memmove+0x12>
 8009268:	4402      	add	r2, r0
 800926a:	4601      	mov	r1, r0
 800926c:	428a      	cmp	r2, r1
 800926e:	d100      	bne.n	8009272 <memmove+0x2a>
 8009270:	bd10      	pop	{r4, pc}
 8009272:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009276:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800927a:	e7f7      	b.n	800926c <memmove+0x24>

0800927c <_sbrk_r>:
 800927c:	b538      	push	{r3, r4, r5, lr}
 800927e:	4d06      	ldr	r5, [pc, #24]	@ (8009298 <_sbrk_r+0x1c>)
 8009280:	2300      	movs	r3, #0
 8009282:	4604      	mov	r4, r0
 8009284:	4608      	mov	r0, r1
 8009286:	602b      	str	r3, [r5, #0]
 8009288:	f7f7 fdf0 	bl	8000e6c <_sbrk>
 800928c:	1c43      	adds	r3, r0, #1
 800928e:	d102      	bne.n	8009296 <_sbrk_r+0x1a>
 8009290:	682b      	ldr	r3, [r5, #0]
 8009292:	b103      	cbz	r3, 8009296 <_sbrk_r+0x1a>
 8009294:	6023      	str	r3, [r4, #0]
 8009296:	bd38      	pop	{r3, r4, r5, pc}
 8009298:	20000834 	.word	0x20000834

0800929c <memcpy>:
 800929c:	440a      	add	r2, r1
 800929e:	4291      	cmp	r1, r2
 80092a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80092a4:	d100      	bne.n	80092a8 <memcpy+0xc>
 80092a6:	4770      	bx	lr
 80092a8:	b510      	push	{r4, lr}
 80092aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80092ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 80092b2:	4291      	cmp	r1, r2
 80092b4:	d1f9      	bne.n	80092aa <memcpy+0xe>
 80092b6:	bd10      	pop	{r4, pc}

080092b8 <_realloc_r>:
 80092b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092bc:	4607      	mov	r7, r0
 80092be:	4614      	mov	r4, r2
 80092c0:	460d      	mov	r5, r1
 80092c2:	b921      	cbnz	r1, 80092ce <_realloc_r+0x16>
 80092c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80092c8:	4611      	mov	r1, r2
 80092ca:	f7ff bc4d 	b.w	8008b68 <_malloc_r>
 80092ce:	b92a      	cbnz	r2, 80092dc <_realloc_r+0x24>
 80092d0:	f7ff fbde 	bl	8008a90 <_free_r>
 80092d4:	4625      	mov	r5, r4
 80092d6:	4628      	mov	r0, r5
 80092d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80092dc:	f000 f81a 	bl	8009314 <_malloc_usable_size_r>
 80092e0:	4284      	cmp	r4, r0
 80092e2:	4606      	mov	r6, r0
 80092e4:	d802      	bhi.n	80092ec <_realloc_r+0x34>
 80092e6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80092ea:	d8f4      	bhi.n	80092d6 <_realloc_r+0x1e>
 80092ec:	4621      	mov	r1, r4
 80092ee:	4638      	mov	r0, r7
 80092f0:	f7ff fc3a 	bl	8008b68 <_malloc_r>
 80092f4:	4680      	mov	r8, r0
 80092f6:	b908      	cbnz	r0, 80092fc <_realloc_r+0x44>
 80092f8:	4645      	mov	r5, r8
 80092fa:	e7ec      	b.n	80092d6 <_realloc_r+0x1e>
 80092fc:	42b4      	cmp	r4, r6
 80092fe:	4622      	mov	r2, r4
 8009300:	4629      	mov	r1, r5
 8009302:	bf28      	it	cs
 8009304:	4632      	movcs	r2, r6
 8009306:	f7ff ffc9 	bl	800929c <memcpy>
 800930a:	4629      	mov	r1, r5
 800930c:	4638      	mov	r0, r7
 800930e:	f7ff fbbf 	bl	8008a90 <_free_r>
 8009312:	e7f1      	b.n	80092f8 <_realloc_r+0x40>

08009314 <_malloc_usable_size_r>:
 8009314:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009318:	1f18      	subs	r0, r3, #4
 800931a:	2b00      	cmp	r3, #0
 800931c:	bfbc      	itt	lt
 800931e:	580b      	ldrlt	r3, [r1, r0]
 8009320:	18c0      	addlt	r0, r0, r3
 8009322:	4770      	bx	lr

08009324 <_init>:
 8009324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009326:	bf00      	nop
 8009328:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800932a:	bc08      	pop	{r3}
 800932c:	469e      	mov	lr, r3
 800932e:	4770      	bx	lr

08009330 <_fini>:
 8009330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009332:	bf00      	nop
 8009334:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009336:	bc08      	pop	{r3}
 8009338:	469e      	mov	lr, r3
 800933a:	4770      	bx	lr
