// Seed: 970843485
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7;
endmodule
module module_0 #(
    parameter id_19 = 32'd62,
    parameter id_8  = 32'd23
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    access,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    module_1,
    _id_19,
    id_20,
    id_21
);
  output wire id_21;
  output wire id_20;
  input wire _id_19;
  inout wire id_18;
  inout wire id_17;
  module_0 modCall_1 (
      id_3,
      id_13,
      id_3,
      id_11,
      id_11,
      id_3
  );
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire _id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic [{  1  ,  -1  +  id_19  ,  id_8  } : 1] id_22;
endmodule
