

================================================================
== Vivado HLS Report for 'strm_words2bytes'
================================================================
* Date:           Sun Aug 23 11:10:18 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        proj_hls_stream
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.851 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|      745| 5.000 ns | 3.725 us |    1|  745|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- WORDS2BYTES_LOOP  |        0|      744|         2|          -|          -| 0 ~ 372 |    no    |
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_0_0_i_i = alloca i24"   --->   Operation 4 'alloca' 'p_0_0_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %words_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str17, [1 x i8]* @p_str18, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str19, [1 x i8]* @p_str20)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %bytes_out_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %bytes_out_len_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str75, i32 0, i32 0, [1 x i8]* @p_str76, [1 x i8]* @p_str77, [1 x i8]* @p_str78, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str79, [11 x i8]* @ScalarProp_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (2.18ns)   --->   "%bytes_out_len_loc_re = call i14 @_ssdm_op_Read.ap_fifo.i14P(i14* %bytes_out_len_loc)" [bytestrm_dwordproc.cpp:130]   --->   Operation 8 'read' 'bytes_out_len_loc_re' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %bytes_out_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.66ns)   --->   "br label %0" [./bytestrm_util.h:144->bytestrm_dwordproc.cpp:130]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 3.85>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i14 [ 0, %entry ], [ %i, %WORDS2BYTES_LOOP_end ]"   --->   Operation 11 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_0_i_i_load = load i24* %p_0_0_i_i" [./bytestrm_util.h:144->bytestrm_dwordproc.cpp:130]   --->   Operation 12 'load' 'p_0_0_i_i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i24 %p_0_0_i_i_load to i32" [./bytestrm_util.h:144->bytestrm_dwordproc.cpp:130]   --->   Operation 13 'zext' 'zext_ln144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i14 %i_0_i_i to i2" [./bytestrm_util.h:144->bytestrm_dwordproc.cpp:130]   --->   Operation 14 'trunc' 'trunc_ln144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.15ns)   --->   "%icmp_ln144 = icmp eq i14 %i_0_i_i, %bytes_out_len_loc_re" [./bytestrm_util.h:144->bytestrm_dwordproc.cpp:130]   --->   Operation 15 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 2.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (2.13ns)   --->   "%i = add i14 1, %i_0_i_i" [./bytestrm_util.h:144->bytestrm_dwordproc.cpp:130]   --->   Operation 16 'add' 'i' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln144, label %.exit, label %WORDS2BYTES_LOOP_begin" [./bytestrm_util.h:144->bytestrm_dwordproc.cpp:130]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str3) nounwind" [./bytestrm_util.h:144->bytestrm_dwordproc.cpp:130]   --->   Operation 18 'specloopname' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_2_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str3)" [./bytestrm_util.h:144->bytestrm_dwordproc.cpp:130]   --->   Operation 19 'specregionbegin' 'tmp_2_i_i' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 372, i32 186, [1 x i8]* @p_str2) nounwind" [./bytestrm_util.h:145->bytestrm_dwordproc.cpp:130]   --->   Operation 20 'speclooptripcount' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.93ns)   --->   "%icmp_ln146 = icmp eq i2 %trunc_ln144, 0" [./bytestrm_util.h:146->bytestrm_dwordproc.cpp:130]   --->   Operation 21 'icmp' 'icmp_ln146' <Predicate = (!icmp_ln144)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.66ns)   --->   "br i1 %icmp_ln146, label %1, label %WORDS2BYTES_LOOP_end" [./bytestrm_util.h:146->bytestrm_dwordproc.cpp:130]   --->   Operation 22 'br' <Predicate = (!icmp_ln144)> <Delay = 1.66>
ST_2 : Operation 23 [1/1] (2.18ns)   --->   "%tmp_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %words_in_V)" [./bytestrm_util.h:147->bytestrm_dwordproc.cpp:130]   --->   Operation 23 'read' 'tmp_1' <Predicate = (!icmp_ln144 & icmp_ln146)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 24 [1/1] (1.66ns)   --->   "br label %WORDS2BYTES_LOOP_end" [./bytestrm_util.h:149->bytestrm_dwordproc.cpp:130]   --->   Operation 24 'br' <Predicate = (!icmp_ln144 & icmp_ln146)> <Delay = 1.66>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_0_1_i_i = phi i32 [ %tmp_1, %1 ], [ %zext_ln144, %WORDS2BYTES_LOOP_begin ]"   --->   Operation 25 'phi' 'p_0_1_i_i' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmpbyte = trunc i32 %p_0_1_i_i to i8" [./bytestrm_util.h:151->bytestrm_dwordproc.cpp:130]   --->   Operation 26 'trunc' 'tmpbyte' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %p_0_1_i_i, i32 8, i32 31)" [./bytestrm_util.h:152->bytestrm_dwordproc.cpp:130]   --->   Operation 27 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %bytes_out_V, i8 %tmpbyte)" [./bytestrm_util.h:157->bytestrm_dwordproc.cpp:130]   --->   Operation 28 'write' <Predicate = (!icmp_ln144)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "store i24 %trunc_ln1, i24* %p_0_0_i_i" [./bytestrm_util.h:144->bytestrm_dwordproc.cpp:130]   --->   Operation 29 'store' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 30 'ret' <Predicate = (icmp_ln144)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %bytes_out_V, i8 %tmpbyte)" [./bytestrm_util.h:157->bytestrm_dwordproc.cpp:130]   --->   Operation 31 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str3, i32 %tmp_2_i_i)" [./bytestrm_util.h:158->bytestrm_dwordproc.cpp:130]   --->   Operation 32 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %0" [./bytestrm_util.h:144->bytestrm_dwordproc.cpp:130]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 2.19ns
The critical path consists of the following:
	fifo read on port 'bytes_out_len_loc' (bytestrm_dwordproc.cpp:130) [8]  (2.19 ns)

 <State 2>: 3.85ns
The critical path consists of the following:
	fifo read on port 'words_in_V' (./bytestrm_util.h:147->bytestrm_dwordproc.cpp:130) [26]  (2.19 ns)
	multiplexor before 'phi' operation ('inval') with incoming values : ('zext_ln144', ./bytestrm_util.h:144->bytestrm_dwordproc.cpp:130) ('tmp', ./bytestrm_util.h:147->bytestrm_dwordproc.cpp:130) [29]  (1.66 ns)
	'phi' operation ('inval') with incoming values : ('zext_ln144', ./bytestrm_util.h:144->bytestrm_dwordproc.cpp:130) ('tmp', ./bytestrm_util.h:147->bytestrm_dwordproc.cpp:130) [29]  (0 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
