# ------------------------------------------------------------------------------------
# CONFIG_SIM 0
# CONFIG_FSDB      0
# CONFIG_TRACE     1
# CONFIG_LOG       1
# CONFIG_COVERAGE  0
# ------------------------------------------------------------------------------------

# ------------------------------------------------------------------------------------
# rv64mi tests						
# ------------------------------------------------------------------------------------
csr           directed/riscv-tests/isa/rv64mi        p       						
mcsr          directed/riscv-tests/isa/rv64mi			  p			
#ma_fetch      directed/riscv-tests/isa/rv64mi			  p			# Commented for JIRA #17
ma_addr       directed/riscv-tests/isa/rv64mi			  p			
scall         directed/riscv-tests/isa/rv64mi			  p			
#sbreak        directed/riscv-tests/isa/rv64mi			  p			
#breakpoint    directed/riscv-tests/isa/rv64mi			  p			
#illegal       directed/riscv-tests/isa/rv64mi			  p			

# ------------------------------------------------------------------------------------
# rv64si tests						
# ------------------------------------------------------------------------------------
csr           directed/riscv-tests/isa/rv64si			  p			
#dirty         directed/riscv-tests/isa/rv64si			  p			# TODO: commented for compile issue	
#ma_fetch      directed/riscv-tests/isa/rv64si			  p			# Commented for JIRA #17
scall         directed/riscv-tests/isa/rv64si			  p			
#wfi           directed/riscv-tests/isa/rv64si			  p			
#sbreak        directed/riscv-tests/isa/rv64si			  p			
 					
# ------------------------------------------------------------------------------------
# rv64ua tests						
# ------------------------------------------------------------------------------------
amoadd_d      directed/riscv-tests/isa/rv64ua    	  p								
amoand_d	    directed/riscv-tests/isa/rv64ua			  p					
amomax_d	    directed/riscv-tests/isa/rv64ua			  p					
amomaxu_d	    directed/riscv-tests/isa/rv64ua			  p					
amomin_d	    directed/riscv-tests/isa/rv64ua			  p					
amominu_d	    directed/riscv-tests/isa/rv64ua			  p					
amoor_d		    directed/riscv-tests/isa/rv64ua			  p				
amoxor_d	    directed/riscv-tests/isa/rv64ua			  p					
amoswap_d     directed/riscv-tests/isa/rv64ua			  p						
amoadd_w	    directed/riscv-tests/isa/rv64ua			  p					
amoand_w	    directed/riscv-tests/isa/rv64ua			  p					
amomax_w	    directed/riscv-tests/isa/rv64ua			  p					
amomaxu_w	    directed/riscv-tests/isa/rv64ua			  p					
amomin_w	    directed/riscv-tests/isa/rv64ua			  p					
amominu_w	    directed/riscv-tests/isa/rv64ua			  p					
amoor_w		    directed/riscv-tests/isa/rv64ua			  p				
amoxor_w	    directed/riscv-tests/isa/rv64ua			  p					
amoswap_w     directed/riscv-tests/isa/rv64ua			  p						
lrsc 			    directed/riscv-tests/isa/rv64ua			  p			

# ------------------------------------------------------------------------------------
# rv64uc tests
# ------------------------------------------------------------------------------------
# rvc         directed/riscv-tests/isa/rv64uc        p
# rvc         directed/riscv-tests/isa/rv64uc        v

# ------------------------------------------------------------------------------------
# rv64ui tests
# ------------------------------------------------------------------------------------
add 	        directed/riscv-tests/isa/rv64ui         p  											
addi				  directed/riscv-tests/isa/rv64ui         p									
addiw				  directed/riscv-tests/isa/rv64ui         p									
addw 				  directed/riscv-tests/isa/rv64ui         p									
and					  directed/riscv-tests/isa/rv64ui         p								
andi 				  directed/riscv-tests/isa/rv64ui         p									
auipc 			  directed/riscv-tests/isa/rv64ui         p										
beq					  directed/riscv-tests/isa/rv64ui         p								
bge					  directed/riscv-tests/isa/rv64ui         p								
bgeu				  directed/riscv-tests/isa/rv64ui         p									
blt					  directed/riscv-tests/isa/rv64ui         p								
bltu				  directed/riscv-tests/isa/rv64ui         p									
bne 				  directed/riscv-tests/isa/rv64ui         p									
simple 			  directed/riscv-tests/isa/rv64ui         p										
fence_i 		  directed/riscv-tests/isa/rv64ui         p											
jal           directed/riscv-tests/isa/rv64ui         p
jalr 		      directed/riscv-tests/isa/rv64ui         p											
lb					  directed/riscv-tests/isa/rv64ui         p								
lbu					  directed/riscv-tests/isa/rv64ui         p								
lh					  directed/riscv-tests/isa/rv64ui         p								
lhu					  directed/riscv-tests/isa/rv64ui         p								
lw					  directed/riscv-tests/isa/rv64ui         p								
lwu					  directed/riscv-tests/isa/rv64ui         p								
ld 					  directed/riscv-tests/isa/rv64ui         p								
lui 				  directed/riscv-tests/isa/rv64ui         p									
or					  directed/riscv-tests/isa/rv64ui         p								
ori 				  directed/riscv-tests/isa/rv64ui         p									
sb					  directed/riscv-tests/isa/rv64ui         p								
sh					  directed/riscv-tests/isa/rv64ui         p								
sw					  directed/riscv-tests/isa/rv64ui         p								
sd 					  directed/riscv-tests/isa/rv64ui         p								
sll					  directed/riscv-tests/isa/rv64ui         p								
slli				  directed/riscv-tests/isa/rv64ui         p									
slliw				  directed/riscv-tests/isa/rv64ui         p									
sllw 				  directed/riscv-tests/isa/rv64ui         p									
slt					  directed/riscv-tests/isa/rv64ui         p								
slti				  directed/riscv-tests/isa/rv64ui         p									
sltiu				  directed/riscv-tests/isa/rv64ui         p									
sltu 				  directed/riscv-tests/isa/rv64ui         p									
sra					  directed/riscv-tests/isa/rv64ui         p								
srai				  directed/riscv-tests/isa/rv64ui         p									
sraiw				  directed/riscv-tests/isa/rv64ui         p									
sraw 				  directed/riscv-tests/isa/rv64ui         p									
srl					  directed/riscv-tests/isa/rv64ui         p								
srli				  directed/riscv-tests/isa/rv64ui         p									
srliw				  directed/riscv-tests/isa/rv64ui         p									
srlw 				  directed/riscv-tests/isa/rv64ui         p									
sub					  directed/riscv-tests/isa/rv64ui         p
subw 				  directed/riscv-tests/isa/rv64ui         p	
xor					  directed/riscv-tests/isa/rv64ui         p
xori 				  directed/riscv-tests/isa/rv64ui         p	

# ------------------------------------------------------------------------------------
# rv64um tests
# ------------------------------------------------------------------------------------
#div           directed/riscv-tests/isa/rv64um         p	
#divu          directed/riscv-tests/isa/rv64um         p	
#divuw         directed/riscv-tests/isa/rv64um         p	
#divw          directed/riscv-tests/isa/rv64um         p	
mul           directed/riscv-tests/isa/rv64um         p	
mulh          directed/riscv-tests/isa/rv64um         p	
mulhsu        directed/riscv-tests/isa/rv64um         p	
mulhu         directed/riscv-tests/isa/rv64um         p	
mulw          directed/riscv-tests/isa/rv64um         p	
#rem           directed/riscv-tests/isa/rv64um         p	
#remu          directed/riscv-tests/isa/rv64um         p	
#remuw         directed/riscv-tests/isa/rv64um         p	
#remw          directed/riscv-tests/isa/rv64um         p

# ------------------------------------------------------------------------------------
# rv32ui tests
# ------------------------------------------------------------------------------------

add       directed/riscv-tests/isa/rv32ui         p  											
addi      directed/riscv-tests/isa/rv32ui         p									
and       directed/riscv-tests/isa/rv32ui         p									
andi      directed/riscv-tests/isa/rv32ui         p									
auipc     directed/riscv-tests/isa/rv32ui         p								
beq       directed/riscv-tests/isa/rv32ui         p									
bge       directed/riscv-tests/isa/rv32ui         p										
bgeu      directed/riscv-tests/isa/rv32ui         p								
blt       directed/riscv-tests/isa/rv32ui         p								
bltu      directed/riscv-tests/isa/rv32ui         p									
bne       directed/riscv-tests/isa/rv32ui         p								
fence_i   directed/riscv-tests/isa/rv32ui         p									
jal       directed/riscv-tests/isa/rv32ui         p									
jalr      directed/riscv-tests/isa/rv32ui         p										
lb        directed/riscv-tests/isa/rv32ui         p											
lbu       directed/riscv-tests/isa/rv32ui         p
lh        directed/riscv-tests/isa/rv32ui         p											
lhu       directed/riscv-tests/isa/rv32ui         p								
lui       directed/riscv-tests/isa/rv32ui         p								
lw        directed/riscv-tests/isa/rv32ui         p								
or        directed/riscv-tests/isa/rv32ui         p								
ori       directed/riscv-tests/isa/rv32ui         p								
sb        directed/riscv-tests/isa/rv32ui         p								
sh        directed/riscv-tests/isa/rv32ui         p								
simple    directed/riscv-tests/isa/rv32ui         p									
sll       directed/riscv-tests/isa/rv32ui         p								
slli      directed/riscv-tests/isa/rv32ui         p									
slt       directed/riscv-tests/isa/rv32ui         p								
slti      directed/riscv-tests/isa/rv32ui         p								
sltiu     directed/riscv-tests/isa/rv32ui         p								
sltu      directed/riscv-tests/isa/rv32ui         p								
sra       directed/riscv-tests/isa/rv32ui         p								
srai      directed/riscv-tests/isa/rv32ui         p									
srl       directed/riscv-tests/isa/rv32ui         p									
srli      directed/riscv-tests/isa/rv32ui         p									
sub       directed/riscv-tests/isa/rv32ui         p								
sw        directed/riscv-tests/isa/rv32ui         p									
xor       directed/riscv-tests/isa/rv32ui         p									
xori      directed/riscv-tests/isa/rv32ui         p									

# ------------------------------------------------------------------------------------
# rv32um tests
# ------------------------------------------------------------------------------------

mul       directed/riscv-tests/isa/rv32um         p	
mulh      directed/riscv-tests/isa/rv32um         p	
mulhsu    directed/riscv-tests/isa/rv32um         p	
mulhu     directed/riscv-tests/isa/rv32um         p	

