
#
# CprE 381 Generated Quartus Settings File
#

set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 21.1.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "19:07:08  JANUARY 28, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "21.1.1 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name TOP_LEVEL_ENTITY MIPS_Processor
set_global_assignment -name VHDL_INPUT_VERSION VHDL_2008
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/MIPS_Processor.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/MIPS_types.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/BasicGates/Adder/adder1b.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/BasicGates/Adder/rippleCarryAdderN.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/BasicGates/andG32b.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/BasicGates/andg2.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/BasicGates/andgN.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/BasicGates/invg.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/BasicGates/mux2t1.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/BasicGates/mux2t1N.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/BasicGates/mux2t1_N.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/BasicGates/org2.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/BasicGates/register/MIPSregister.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/BasicGates/register/decoder5_32.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/BasicGates/register/dffg.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/BasicGates/register/dffgN.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/BasicGates/register/dffgNN.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/BasicGates/register/mux32_1.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/BasicGates/xorg2.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/ControlLogic/control_Logic.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/FetchLogic/Gates/NbitRegister.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/FetchLogic/Supporting files/PCReg.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/FetchLogic/Supporting files/bit16_extenders.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/FetchLogic/Supporting files/shiftleft2N.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/FetchLogic/fetch_Logic.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/SoftwarePipeline/Pipeline Registers/EX_MEM_Reg.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/SoftwarePipeline/Pipeline Registers/ID_EX_Reg.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/SoftwarePipeline/Pipeline Registers/IF_ID_Reg.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/SoftwarePipeline/Pipeline Registers/MEM_WB_Reg.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/SoftwarePipeline/Pipeline Registers/tb_IF_ID_Reg.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/SoftwarePipeline/Pipeline Registers/tb_dffg.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/SoftwarePipeline/Pipeline Registers/tb_dffgN.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/aluUnit/ALU.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/aluUnit/adderSubS.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/aluUnit/barrelShifter/1bitShifter.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/aluUnit/barrelShifter/barrelshifter.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/aluUnit/basicGates/andG_N.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/aluUnit/basicGates/barrelShifterArithmetic.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/aluUnit/basicGates/barrelShifterSLL.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/aluUnit/basicGates/bit_extenders.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/aluUnit/basicGates/bit_extenders24b.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/aluUnit/basicGates/mux16_1.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/aluUnit/basicGates/mux16b2t1.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/aluUnit/basicGates/mux2t1Flow.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/aluUnit/basicGates/mux2t1_5b.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/aluUnit/basicGates/mux32b3t1.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/aluUnit/basicGates/mux8b4t1.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/aluUnit/basicGates/norG_N.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/aluUnit/basicGates/orG32b.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/aluUnit/basicGates/orG_N.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/aluUnit/basicGates/xorG_N.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/aluUnit/firstALU.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/aluUnit/fullAdderStruct.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/aluUnit/fullAdderStructN.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/aluUnit/lui.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/aluUnit/onesCompN.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/aluUnit/slt.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/TopLevel/loadMemModule/loadMemModule.vhd"
set_global_assignment -name VHDL_FILE "/home/cfergen/cpre381/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/proj/src/mem.vhd"
