

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Fri Apr 16 02:40:31 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          375
LUT:            890
FF:            1277
DSP:              5
BRAM:             0
SRL:              4
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    5.745
CP achieved post-implementation:    7.055
Timing met
