{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 23:26:51 2020 " "Info: Processing started: Fri Sep 11 23:26:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off computer -c computer " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../UAL/opmux/modelsim/constants.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file ../../UAL/opmux/modelsim/constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Constants " "Info: Found design unit 1: Constants" {  } { { "../../UAL/opmux/modelsim/constants.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/opmux/modelsim/constants.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Constants-body " "Info: Found design unit 2: Constants-body" {  } { { "../../UAL/opmux/modelsim/constants.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/opmux/modelsim/constants.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../up/source/up.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../up/source/up.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 up-RTL " "Info: Found design unit 1: up-RTL" {  } { { "../../up/source/up.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/up/source/up.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 up " "Info: Found entity 1: up" {  } { { "../../up/source/up.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/up/source/up.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../UAL/registre_1/source/registre_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../UAL/registre_1/source/registre_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registre_1-RTL " "Info: Found design unit 1: registre_1-RTL" {  } { { "../../UAL/registre_1/source/registre_1.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/registre_1/source/registre_1.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 registre_1 " "Info: Found entity 1: registre_1" {  } { { "../../UAL/registre_1/source/registre_1.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/registre_1/source/registre_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../UAL/opmux/source/opmux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../UAL/opmux/source/opmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opmux-RTL " "Info: Found design unit 1: opmux-RTL" {  } { { "../../UAL/opmux/source/opmux.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/opmux/source/opmux.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 opmux " "Info: Found entity 1: opmux" {  } { { "../../UAL/opmux/source/opmux.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/opmux/source/opmux.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../UAL/multiplexeur_1/source/multiplexeur_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../UAL/multiplexeur_1/source/multiplexeur_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexeur_1-RTL " "Info: Found design unit 1: multiplexeur_1-RTL" {  } { { "../../UAL/multiplexeur_1/source/multiplexeur_1.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/multiplexeur_1/source/multiplexeur_1.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multiplexeur_1 " "Info: Found entity 1: multiplexeur_1" {  } { { "../../UAL/multiplexeur_1/source/multiplexeur_1.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/multiplexeur_1/source/multiplexeur_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../UAL/flag/source/flag.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../UAL/flag/source/flag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flag-RTL " "Info: Found design unit 1: flag-RTL" {  } { { "../../UAL/flag/source/flag.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/flag/source/flag.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 flag " "Info: Found entity 1: flag" {  } { { "../../UAL/flag/source/flag.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/flag/source/flag.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../UAL/alu/source/alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../UAL/alu/source/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-RTL " "Info: Found design unit 1: alu-RTL" {  } { { "../../UAL/alu/source/alu.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/alu/source/alu.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "../../UAL/alu/source/alu.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/UAL/alu/source/alu.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../RAM/source/ram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../RAM/source/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-RTL " "Info: Found design unit 1: ram-RTL" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Info: Found entity 1: ram" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../PC/pc/source/pc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../PC/pc/source/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-RTL " "Info: Found design unit 1: pc-RTL" {  } { { "../../PC/pc/source/pc.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/PC/pc/source/pc.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "../../PC/pc/source/pc.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/PC/pc/source/pc.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux E:/karim/etudes/S2/VHDL/projet_cpu/PC/multiplexeur/source/mux.vhd " "Warning: Entity \"mux\" obtained from \"E:/karim/etudes/S2/VHDL/projet_cpu/PC/multiplexeur/source/mux.vhd\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../PC/multiplexeur/source/mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../PC/multiplexeur/source/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-RTL " "Info: Found design unit 1: mux-RTL" {  } { { "../../PC/multiplexeur/source/mux.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/PC/multiplexeur/source/mux.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Info: Found entity 1: mux" {  } { { "../../PC/multiplexeur/source/mux.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/PC/multiplexeur/source/mux.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../mux/source/mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../mux/source/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_up-RTL " "Info: Found design unit 1: mux_up-RTL" {  } { { "../../mux/source/mux.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/mux/source/mux.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_up " "Info: Found entity 1: mux_up" {  } { { "../../mux/source/mux.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/mux/source/mux.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../input_output/multiplexeur_4/source/multiplexeur_4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../input_output/multiplexeur_4/source/multiplexeur_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexeur_4_ioh-RTL " "Info: Found design unit 1: multiplexeur_4_ioh-RTL" {  } { { "../../input_output/multiplexeur_4/source/multiplexeur_4.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/input_output/multiplexeur_4/source/multiplexeur_4.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multiplexeur_4_ioh " "Info: Found entity 1: multiplexeur_4_ioh" {  } { { "../../input_output/multiplexeur_4/source/multiplexeur_4.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/input_output/multiplexeur_4/source/multiplexeur_4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../input_output/multiplexeur_3/source/multiplexeur_3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../input_output/multiplexeur_3/source/multiplexeur_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexeur_3_ioh-RTL " "Info: Found design unit 1: multiplexeur_3_ioh-RTL" {  } { { "../../input_output/multiplexeur_3/source/multiplexeur_3.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/input_output/multiplexeur_3/source/multiplexeur_3.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multiplexeur_3_ioh " "Info: Found entity 1: multiplexeur_3_ioh" {  } { { "../../input_output/multiplexeur_3/source/multiplexeur_3.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/input_output/multiplexeur_3/source/multiplexeur_3.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../input_output/multiplexeur_2/source/multiplexeur_2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../input_output/multiplexeur_2/source/multiplexeur_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexeur_2_ioh-RTL " "Info: Found design unit 1: multiplexeur_2_ioh-RTL" {  } { { "../../input_output/multiplexeur_2/source/multiplexeur_2.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/input_output/multiplexeur_2/source/multiplexeur_2.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multiplexeur_2_ioh " "Info: Found entity 1: multiplexeur_2_ioh" {  } { { "../../input_output/multiplexeur_2/source/multiplexeur_2.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/input_output/multiplexeur_2/source/multiplexeur_2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../input_output/multiplexeur_1/source/multiplexeur_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../input_output/multiplexeur_1/source/multiplexeur_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexeur_1_ioh-RTL " "Info: Found design unit 1: multiplexeur_1_ioh-RTL" {  } { { "../../input_output/multiplexeur_1/source/multiplexeur_1.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/input_output/multiplexeur_1/source/multiplexeur_1.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multiplexeur_1_ioh " "Info: Found entity 1: multiplexeur_1_ioh" {  } { { "../../input_output/multiplexeur_1/source/multiplexeur_1.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/input_output/multiplexeur_1/source/multiplexeur_1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../input_output/ioh/source/ioh.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../input_output/ioh/source/ioh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ioh-RTL " "Info: Found design unit 1: ioh-RTL" {  } { { "../../input_output/ioh/source/ioh.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/input_output/ioh/source/ioh.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ioh " "Info: Found entity 1: ioh" {  } { { "../../input_output/ioh/source/ioh.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/input_output/ioh/source/ioh.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../fetch &opcode manager/top/source/top.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../fetch &opcode manager/top/source/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-RTL " "Info: Found design unit 1: top-RTL" {  } { { "../../fetch &opcode manager/top/source/top.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/fetch &opcode manager/top/source/top.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 top " "Info: Found entity 1: top" {  } { { "../../fetch &opcode manager/top/source/top.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/fetch &opcode manager/top/source/top.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../fetch &opcode manager/registre/source/registre.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../fetch &opcode manager/registre/source/registre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registre-RTL " "Info: Found design unit 1: registre-RTL" {  } { { "../../fetch &opcode manager/registre/source/registre.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/fetch &opcode manager/registre/source/registre.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 registre " "Info: Found entity 1: registre" {  } { { "../../fetch &opcode manager/registre/source/registre.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/fetch &opcode manager/registre/source/registre.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../fetch &opcode manager/multiplexeur/source/multiplexeur.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../fetch &opcode manager/multiplexeur/source/multiplexeur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexeur-RTL " "Info: Found design unit 1: multiplexeur-RTL" {  } { { "../../fetch &opcode manager/multiplexeur/source/multiplexeur.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/fetch &opcode manager/multiplexeur/source/multiplexeur.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multiplexeur " "Info: Found entity 1: multiplexeur" {  } { { "../../fetch &opcode manager/multiplexeur/source/multiplexeur.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/fetch &opcode manager/multiplexeur/source/multiplexeur.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../fetch &opcode manager/fetch/source/registre_2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../fetch &opcode manager/fetch/source/registre_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registre_2-RTL " "Info: Found design unit 1: registre_2-RTL" {  } { { "../../fetch &opcode manager/fetch/source/registre_2.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/fetch &opcode manager/fetch/source/registre_2.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 registre_2 " "Info: Found entity 1: registre_2" {  } { { "../../fetch &opcode manager/fetch/source/registre_2.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/fetch &opcode manager/fetch/source/registre_2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../source/computer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../source/computer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 computer-RTL " "Info: Found design unit 1: computer-RTL" {  } { { "../source/computer.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/computer/source/computer.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 computer " "Info: Found entity 1: computer" {  } { { "../source/computer.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/computer/source/computer.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "computer " "Info: Elaborating entity \"computer\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:u0 " "Info: Elaborating entity \"ram\" for hierarchy \"ram:u0\"" {  } { { "../source/computer.vhd" "u0" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/computer/source/computer.vhd" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "myram\[0\]\[0\] ram.vhd(28) " "Error (10818): Can't infer register for \"myram\[0\]\[0\]\" at ram.vhd(28) because it does not hold its value outside the clock edge" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myram\[0\]\[0\] ram.vhd(28) " "Info (10041): Inferred latch for \"myram\[0\]\[0\]\" at ram.vhd(28)" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "myram\[0\]\[1\] ram.vhd(28) " "Error (10818): Can't infer register for \"myram\[0\]\[1\]\" at ram.vhd(28) because it does not hold its value outside the clock edge" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myram\[0\]\[1\] ram.vhd(28) " "Info (10041): Inferred latch for \"myram\[0\]\[1\]\" at ram.vhd(28)" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "myram\[0\]\[2\] ram.vhd(28) " "Error (10818): Can't infer register for \"myram\[0\]\[2\]\" at ram.vhd(28) because it does not hold its value outside the clock edge" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myram\[0\]\[2\] ram.vhd(28) " "Info (10041): Inferred latch for \"myram\[0\]\[2\]\" at ram.vhd(28)" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "myram\[0\]\[3\] ram.vhd(28) " "Error (10818): Can't infer register for \"myram\[0\]\[3\]\" at ram.vhd(28) because it does not hold its value outside the clock edge" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myram\[0\]\[3\] ram.vhd(28) " "Info (10041): Inferred latch for \"myram\[0\]\[3\]\" at ram.vhd(28)" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "myram\[0\]\[4\] ram.vhd(28) " "Error (10818): Can't infer register for \"myram\[0\]\[4\]\" at ram.vhd(28) because it does not hold its value outside the clock edge" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myram\[0\]\[4\] ram.vhd(28) " "Info (10041): Inferred latch for \"myram\[0\]\[4\]\" at ram.vhd(28)" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "myram\[0\]\[5\] ram.vhd(28) " "Error (10818): Can't infer register for \"myram\[0\]\[5\]\" at ram.vhd(28) because it does not hold its value outside the clock edge" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myram\[0\]\[5\] ram.vhd(28) " "Info (10041): Inferred latch for \"myram\[0\]\[5\]\" at ram.vhd(28)" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "myram\[0\]\[6\] ram.vhd(28) " "Error (10818): Can't infer register for \"myram\[0\]\[6\]\" at ram.vhd(28) because it does not hold its value outside the clock edge" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myram\[0\]\[6\] ram.vhd(28) " "Info (10041): Inferred latch for \"myram\[0\]\[6\]\" at ram.vhd(28)" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "myram\[0\]\[7\] ram.vhd(28) " "Error (10818): Can't infer register for \"myram\[0\]\[7\]\" at ram.vhd(28) because it does not hold its value outside the clock edge" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myram\[0\]\[7\] ram.vhd(28) " "Info (10041): Inferred latch for \"myram\[0\]\[7\]\" at ram.vhd(28)" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "myram\[0\]\[8\] ram.vhd(28) " "Error (10818): Can't infer register for \"myram\[0\]\[8\]\" at ram.vhd(28) because it does not hold its value outside the clock edge" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myram\[0\]\[8\] ram.vhd(28) " "Info (10041): Inferred latch for \"myram\[0\]\[8\]\" at ram.vhd(28)" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "myram\[0\]\[9\] ram.vhd(28) " "Error (10818): Can't infer register for \"myram\[0\]\[9\]\" at ram.vhd(28) because it does not hold its value outside the clock edge" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myram\[0\]\[9\] ram.vhd(28) " "Info (10041): Inferred latch for \"myram\[0\]\[9\]\" at ram.vhd(28)" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "myram\[0\]\[10\] ram.vhd(28) " "Error (10818): Can't infer register for \"myram\[0\]\[10\]\" at ram.vhd(28) because it does not hold its value outside the clock edge" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myram\[0\]\[10\] ram.vhd(28) " "Info (10041): Inferred latch for \"myram\[0\]\[10\]\" at ram.vhd(28)" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "myram\[0\]\[11\] ram.vhd(28) " "Error (10818): Can't infer register for \"myram\[0\]\[11\]\" at ram.vhd(28) because it does not hold its value outside the clock edge" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myram\[0\]\[11\] ram.vhd(28) " "Info (10041): Inferred latch for \"myram\[0\]\[11\]\" at ram.vhd(28)" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "myram\[0\]\[12\] ram.vhd(28) " "Error (10818): Can't infer register for \"myram\[0\]\[12\]\" at ram.vhd(28) because it does not hold its value outside the clock edge" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myram\[0\]\[12\] ram.vhd(28) " "Info (10041): Inferred latch for \"myram\[0\]\[12\]\" at ram.vhd(28)" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "myram\[0\]\[13\] ram.vhd(28) " "Error (10818): Can't infer register for \"myram\[0\]\[13\]\" at ram.vhd(28) because it does not hold its value outside the clock edge" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myram\[0\]\[13\] ram.vhd(28) " "Info (10041): Inferred latch for \"myram\[0\]\[13\]\" at ram.vhd(28)" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "myram\[0\]\[14\] ram.vhd(28) " "Error (10818): Can't infer register for \"myram\[0\]\[14\]\" at ram.vhd(28) because it does not hold its value outside the clock edge" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myram\[0\]\[14\] ram.vhd(28) " "Info (10041): Inferred latch for \"myram\[0\]\[14\]\" at ram.vhd(28)" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "myram\[0\]\[15\] ram.vhd(28) " "Error (10818): Can't infer register for \"myram\[0\]\[15\]\" at ram.vhd(28) because it does not hold its value outside the clock edge" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myram\[0\]\[15\] ram.vhd(28) " "Info (10041): Inferred latch for \"myram\[0\]\[15\]\" at ram.vhd(28)" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "myram\[1\]\[0\] ram.vhd(28) " "Error (10818): Can't infer register for \"myram\[1\]\[0\]\" at ram.vhd(28) because it does not hold its value outside the clock edge" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myram\[1\]\[0\] ram.vhd(28) " "Info (10041): Inferred latch for \"myram\[1\]\[0\]\" at ram.vhd(28)" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "myram\[1\]\[1\] ram.vhd(28) " "Error (10818): Can't infer register for \"myram\[1\]\[1\]\" at ram.vhd(28) because it does not hold its value outside the clock edge" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myram\[1\]\[1\] ram.vhd(28) " "Info (10041): Inferred latch for \"myram\[1\]\[1\]\" at ram.vhd(28)" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "myram\[1\]\[2\] ram.vhd(28) " "Error (10818): Can't infer register for \"myram\[1\]\[2\]\" at ram.vhd(28) because it does not hold its value outside the clock edge" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myram\[1\]\[2\] ram.vhd(28) " "Info (10041): Inferred latch for \"myram\[1\]\[2\]\" at ram.vhd(28)" {  } { { "../../RAM/source/ram.vhd" "" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/RAM/source/ram.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ram:u0 " "Error: Can't elaborate user hierarchy \"ram:u0\"" {  } { { "../source/computer.vhd" "u0" { Text "E:/karim/etudes/S2/VHDL/projet_cpu/computer/source/computer.vhd" 29 0 0 } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 20 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Error: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 11 23:26:57 2020 " "Error: Processing ended: Fri Sep 11 23:26:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Error: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Error: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
