<!DOCTYPE HTML PUBLIC "-//IETF//DTD HTML//EN"> 
     <HTML> 
     <HEAD> 
     <TITLE>Axp-List Archive</TITLE> 
     <LINK REV="made" HREF="mailto:mailto-address"> 
     <HEAD> 
     <BODY BGCOLOR="#DC9D33" TEXT="#000000" LINK="#DD0000" ALINK="#CC0000" VLINK="#CC0000">
		<CENTER>  <!--#exec cgi="/cgi-bin/banmat1.cgi"--></CENTER>

     <H1 ALIGN=CENTER>Axp-List Archive<BR> Re: IRQ's (was Re: Linux Driver)</H1> 
	
<!-- received="Sat Nov 04 11:12:02 2000" -->
<!-- isoreceived="20001104191202" -->
<!-- sent="Sat, 04 Nov 2000 02:31:19 -0600" -->
<!-- isosent="20001104083119" -->
<!-- name="W Bauske" -->
<!-- email="wsb@paralleldata.com" -->
<!-- subject="Re: IRQ's (was Re: Linux Driver)" -->
<!-- id="3A03C957.2AE4E60B@paralleldata.com" -->
<!-- inreplyto="5.0.0.25.2.20001103234839.02393a00@161.184.137.180" -->
<STRONG>Subject: </STRONG>Re: IRQ's (was Re: Linux Driver)<BR>
<STRONG>From: </STRONG>W Bauske (<EM>wsb@paralleldata.com</EM>)<BR>
<STRONG>Date: </STRONG>Sat Nov  4 00:31:19 2000
<P>
<UL>
<LI><STRONG>Messages sorted by:</STRONG> 
<A HREF="date.shtml#74">[ date ]</A>
<A HREF="index.shtml#74">[ thread ]</A>
<A HREF="subject.shtml#74">[ subject ]</A>
<A HREF="author.shtml#74">[ author ]</A>
<!-- next="start" -->
<LI><STRONG>Next message:</STRONG> <A HREF="0075.shtml">Christopher C. Chimelis: "Re: CS-20 Dual 21264 1U server"</A>
<LI><STRONG>Previous message:</STRONG> <A HREF="0073.shtml">Bill Broadley: "CS-20 Dual 21264 1U server"</A>
<LI><STRONG>In reply to:</STRONG> <A HREF="0072.shtml">Maurice Hilarius: "Re: IRQ's (was Re: Linux Driver)"</A>
<!-- nextthread="start" -->
<LI><STRONG>Next in thread:</STRONG> <A HREF="0076.shtml">Rich Payne: "Re: IRQ's (was Re: Linux Driver)"</A>
<LI><STRONG>Reply:</STRONG> <A HREF="0072.shtml">W Bauske: "Re: IRQ's (was Re: Linux Driver)"</A>
<!-- reply="end" -->
</UL>
<HR>
<!-- body="start" -->
<P>
Maurice Hilarius wrote:
<BR>
<EM>&gt; 
</EM><BR>
<EM>&gt; With regards to your message at 12:35 PM 11/3/00, W Bauske. Where you stated:
</EM><BR>
<EM>&gt; &gt;It appears my dual PIII motherboard also uses interrupts above 15:
</EM><BR>
<EM>&gt; &gt;
</EM><BR>
<EM>&gt; &gt;            CPU0       CPU1
</EM><BR>
<EM>&gt; &gt;   0:   12903677   14055458    IO-APIC-edge  timer
</EM><BR>
<EM>&gt; &gt;   1:       1815       1917    IO-APIC-edge  keyboard
</EM><BR>
<EM>&gt; &gt;   2:          0          0          XT-PIC  cascade
</EM><BR>
<EM>&gt; &gt;  12:        522         96    IO-APIC-edge  PS/2 Mouse
</EM><BR>
<EM>&gt; &gt;  13:          0          0          XT-PIC  fpu
</EM><BR>
<EM>&gt; &gt;  14:      33744      26522    IO-APIC-edge  ide0
</EM><BR>
<EM>&gt; &gt;  15:         60         51    IO-APIC-edge  ide1
</EM><BR>
<EM>&gt; &gt;  18:     138908     135458   IO-APIC-level  eth0
</EM><BR>
<EM>&gt; &gt;  20:        152        152   IO-APIC-level  ide4, ide5
</EM><BR>
<EM>&gt; &gt;  22:      23588      23422   IO-APIC-level  ide2
</EM><BR>
<EM>&gt; &gt;
</EM><BR>
<EM>&gt; &gt;So I suppose it would have similar problems with such cards. Course
</EM><BR>
<EM>&gt; &gt;it doesn't do sound or modems.... Only disks.
</EM><BR>
<EM>&gt; Actually it doesn't.
</EM><BR>
<EM>&gt; It has 2 PCI buses. One is using the first 16 interrupts, the other the
</EM><BR>
<EM>&gt; next 16. Still, all cards are getting 4 bit addresses.
</EM><BR>
<EM>&gt; The BIOS reports numbers like this so they are distinguishable. Ultimately
</EM><BR>
<EM>&gt; it all maps to one PCI controller through a PCI-PCI bridge chip.
</EM><BR>
<EM>&gt; UP2K does the same, but is capable of assigning interrupts to much wider
</EM><BR>
<EM>&gt; range of numbers.
</EM><BR>
<EM>&gt; Note on your UP2K the one line:
</EM><BR>
<EM>&gt;   47:  125946091          0    eth0
</EM><BR>
<EM>&gt; 
</EM><BR>
<EM>&gt; That's IRQ 47.
</EM><BR>
<EM>&gt; Do you see any IRQ #'s reported above 32 on the P3 box?
</EM><BR>
<EM>&gt; 
</EM><BR>
<P>Nope. Just surprised me when I saw them that way.
<BR>
Makes sense they could be split across the two processors
<BR>
but I thought PCI bridges don't generate additional IRQ's,
<BR>
they just feed across the ones that they're attached to.
<BR>
I'm not an EE guy so someone who knows can tell the real 
<BR>
story. I guess it just depends on the chipset. This PIII
<BR>
uses the Serverworks LE chipset. Runs the same memory as
<BR>
a UP2K/XP1000. I don't remember if it has two PCI bus 
<BR>
segments or not. I know it has both 64bit and 32bit slots 
<BR>
so maybe they're separated that way?? Also, if they're
<BR>
split, how come both cpus can service all the interrupts?
<BR>
Must be something related to that IO-APIC description...
<BR>
<P>This is a little off topic but I thought the comparison
<BR>
was interesting. The lack of interrupts on the second cpu
<BR>
of the UP2K I find a bit worrisome. Implies that the
<BR>
interrupts aren't split so one processor is more loaded if you
<BR>
do heavy I/O or network accesses. I'd prefer the overhead
<BR>
be spread across both cpus. Thats because my codes assume 
<BR>
both cpus are equal and by only putting overhead on one 
<BR>
cpu, it slows BOTH cpus down to that slower level, essentially
<BR>
wasting cycles on the second cpu because it can get it's
<BR>
workload done more quickly than the other cpu servicing 
<BR>
interrupts...
<BR>
<P><P>Wes
<BR>
<P><P><P>_______________________________________________
<BR>
Axp-list mailing list
<BR>
Axp-list@redhat.com
<BR>
https://listman.redhat.com/mailman/listinfo/axp-list
<BR>
<P><!-- body="end" -->
<HR>
<P>
<UL>
<!-- next="start" -->
<LI><STRONG>Next message:</STRONG> <A HREF="0075.shtml">Christopher C. Chimelis: "Re: CS-20 Dual 21264 1U server"</A>
<LI><STRONG>Previous message:</STRONG> <A HREF="0073.shtml">Bill Broadley: "CS-20 Dual 21264 1U server"</A>
<LI><STRONG>In reply to:</STRONG> <A HREF="0072.shtml">Maurice Hilarius: "Re: IRQ's (was Re: Linux Driver)"</A>
<!-- nextthread="start" -->
<LI><STRONG>Next in thread:</STRONG> <A HREF="0076.shtml">Rich Payne: "Re: IRQ's (was Re: Linux Driver)"</A>
<LI><STRONG>Reply:</STRONG> <A HREF="0072.shtml">W Bauske: "Re: IRQ's (was Re: Linux Driver)"</A>
<!-- reply="end" -->
</UL>
<!-- trailer="footer" -->
<HR> 
     <P> 
     <SMALL> 
     <EM> 
     This archive was generated by  <A HREF="http://www.landfield.com/hypermail">hypermail version 2a22 </A> on Fri Dec  1 08:00:06 2000 PST <BR>
	Send any problems or questions about this archive to <A HREF="mailto:webmaster@alphalinux.org">webmaster@alphalinux.org</A>. 
     </EM> 
     </SMALL> 
     </BODY> 
     </HTML> 
