<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
should_fail: 0
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v</a>
defines: 
time_elapsed: 0.476s
ram usage: 38356 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp4fi3k8sh/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:24</a>: No timescale set for &#34;sync_pulse_synchronizer&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:24</a>: Compile module &#34;work@sync_pulse_synchronizer&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:26</a>: Implicit port type (wire) for &#34;sync_out&#34;,
there are 1 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:24</a>: Top level module &#34;work@sync_pulse_synchronizer&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:46</a>: Cannot find a module definition for &#34;work@sync_pulse_synchronizer::bw_u1_soff_8x&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-55" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:55</a>: Cannot find a module definition for &#34;work@sync_pulse_synchronizer::bw_u1_scanl_2x&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-61" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:61</a>: Cannot find a module definition for &#34;work@sync_pulse_synchronizer::bw_u1_soff_8x&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 3.

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 6
+ cat /tmpfs/tmp/tmp4fi3k8sh/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_sync_pulse_synchronizer
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp4fi3k8sh/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp4fi3k8sh/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@sync_pulse_synchronizer)
 |vpiName:work@sync_pulse_synchronizer
 |uhdmallPackages:
 \_package: builtin, parent:work@sync_pulse_synchronizer
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@sync_pulse_synchronizer, file:<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v</a>, line:24, parent:work@sync_pulse_synchronizer
   |vpiDefName:work@sync_pulse_synchronizer
   |vpiFullName:work@sync_pulse_synchronizer
   |vpiPort:
   \_port: (sync_out), line:26
     |vpiName:sync_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sync_out), line:26
         |vpiName:sync_out
         |vpiFullName:work@sync_pulse_synchronizer.sync_out
   |vpiPort:
   \_port: (so), line:26
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:26
         |vpiName:so
         |vpiFullName:work@sync_pulse_synchronizer.so
   |vpiPort:
   \_port: (async_in), line:28
     |vpiName:async_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (async_in), line:28
         |vpiName:async_in
         |vpiFullName:work@sync_pulse_synchronizer.async_in
   |vpiPort:
   \_port: (gclk), line:28
     |vpiName:gclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (gclk), line:28
         |vpiName:gclk
         |vpiFullName:work@sync_pulse_synchronizer.gclk
   |vpiPort:
   \_port: (rclk), line:28
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:28
         |vpiName:rclk
         |vpiFullName:work@sync_pulse_synchronizer.rclk
   |vpiPort:
   \_port: (si), line:28
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:28
         |vpiName:si
         |vpiFullName:work@sync_pulse_synchronizer.si
   |vpiPort:
   \_port: (se), line:28
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:28
         |vpiName:se
         |vpiFullName:work@sync_pulse_synchronizer.se
   |vpiNet:
   \_logic_net: (pre_sync_out), line:40
     |vpiName:pre_sync_out
     |vpiFullName:work@sync_pulse_synchronizer.pre_sync_out
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (so_rptr), line:41
     |vpiName:so_rptr
     |vpiFullName:work@sync_pulse_synchronizer.so_rptr
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (so_lockup), line:42
     |vpiName:so_lockup
     |vpiFullName:work@sync_pulse_synchronizer.so_lockup
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (sync_out), line:26
   |vpiNet:
   \_logic_net: (so), line:26
   |vpiNet:
   \_logic_net: (async_in), line:28
   |vpiNet:
   \_logic_net: (gclk), line:28
   |vpiNet:
   \_logic_net: (rclk), line:28
   |vpiNet:
   \_logic_net: (si), line:28
   |vpiNet:
   \_logic_net: (se), line:28
 |uhdmtopModules:
 \_module: work@sync_pulse_synchronizer (work@sync_pulse_synchronizer), file:<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v</a>, line:24
   |vpiDefName:work@sync_pulse_synchronizer
   |vpiName:work@sync_pulse_synchronizer
   |vpiPort:
   \_port: (sync_out), line:26, parent:work@sync_pulse_synchronizer
     |vpiName:sync_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sync_out), line:26, parent:work@sync_pulse_synchronizer
         |vpiName:sync_out
         |vpiFullName:work@sync_pulse_synchronizer.sync_out
   |vpiPort:
   \_port: (so), line:26, parent:work@sync_pulse_synchronizer
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:26, parent:work@sync_pulse_synchronizer
         |vpiName:so
         |vpiFullName:work@sync_pulse_synchronizer.so
   |vpiPort:
   \_port: (async_in), line:28, parent:work@sync_pulse_synchronizer
     |vpiName:async_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (async_in), line:28, parent:work@sync_pulse_synchronizer
         |vpiName:async_in
         |vpiFullName:work@sync_pulse_synchronizer.async_in
   |vpiPort:
   \_port: (gclk), line:28, parent:work@sync_pulse_synchronizer
     |vpiName:gclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (gclk), line:28, parent:work@sync_pulse_synchronizer
         |vpiName:gclk
         |vpiFullName:work@sync_pulse_synchronizer.gclk
   |vpiPort:
   \_port: (rclk), line:28, parent:work@sync_pulse_synchronizer
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:28, parent:work@sync_pulse_synchronizer
         |vpiName:rclk
         |vpiFullName:work@sync_pulse_synchronizer.rclk
   |vpiPort:
   \_port: (si), line:28, parent:work@sync_pulse_synchronizer
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:28, parent:work@sync_pulse_synchronizer
         |vpiName:si
         |vpiFullName:work@sync_pulse_synchronizer.si
   |vpiPort:
   \_port: (se), line:28, parent:work@sync_pulse_synchronizer
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:28, parent:work@sync_pulse_synchronizer
         |vpiName:se
         |vpiFullName:work@sync_pulse_synchronizer.se
   |vpiModule:
   \_module: work@sync_pulse_synchronizer::bw_u1_soff_8x (repeater), file:<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v</a>, line:46, parent:work@sync_pulse_synchronizer
     |vpiDefName:work@sync_pulse_synchronizer::bw_u1_soff_8x
     |vpiName:repeater
     |vpiFullName:work@sync_pulse_synchronizer.repeater
     |vpiPort:
     \_port: (q), parent:repeater
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (pre_sync_out), line:47
         |vpiName:pre_sync_out
         |vpiActual:
         \_logic_net: (pre_sync_out), line:40, parent:work@sync_pulse_synchronizer
           |vpiName:pre_sync_out
           |vpiFullName:work@sync_pulse_synchronizer.pre_sync_out
           |vpiNetType:1
     |vpiPort:
     \_port: (so), parent:repeater
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so_rptr), line:48
         |vpiName:so_rptr
         |vpiActual:
         \_logic_net: (so_rptr), line:41, parent:work@sync_pulse_synchronizer
           |vpiName:so_rptr
           |vpiFullName:work@sync_pulse_synchronizer.so_rptr
           |vpiNetType:1
     |vpiPort:
     \_port: (ck), parent:repeater
       |vpiName:ck
       |vpiHighConn:
       \_ref_obj: (gclk), line:49
         |vpiName:gclk
         |vpiActual:
         \_logic_net: (gclk), line:28, parent:work@sync_pulse_synchronizer
     |vpiPort:
     \_port: (d), parent:repeater
       |vpiName:d
       |vpiHighConn:
       \_ref_obj: (async_in), line:50
         |vpiName:async_in
         |vpiActual:
         \_logic_net: (async_in), line:28, parent:work@sync_pulse_synchronizer
     |vpiPort:
     \_port: (se), parent:repeater
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:51
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:28, parent:work@sync_pulse_synchronizer
     |vpiPort:
     \_port: (sd), parent:repeater
       |vpiName:sd
       |vpiHighConn:
       \_ref_obj: (si), line:52
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:28, parent:work@sync_pulse_synchronizer
     |vpiInstance:
     \_module: work@sync_pulse_synchronizer (work@sync_pulse_synchronizer), file:<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v</a>, line:24
   |vpiModule:
   \_module: work@sync_pulse_synchronizer::bw_u1_scanl_2x (lockup), file:<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v</a>, line:55, parent:work@sync_pulse_synchronizer
     |vpiDefName:work@sync_pulse_synchronizer::bw_u1_scanl_2x
     |vpiName:lockup
     |vpiFullName:work@sync_pulse_synchronizer.lockup
     |vpiPort:
     \_port: (so), parent:lockup
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so_lockup), line:56
         |vpiName:so_lockup
         |vpiActual:
         \_logic_net: (so_lockup), line:42, parent:work@sync_pulse_synchronizer
           |vpiName:so_lockup
           |vpiFullName:work@sync_pulse_synchronizer.so_lockup
           |vpiNetType:1
     |vpiPort:
     \_port: (sd), parent:lockup
       |vpiName:sd
       |vpiHighConn:
       \_ref_obj: (so_rptr), line:57
         |vpiName:so_rptr
         |vpiActual:
         \_logic_net: (so_rptr), line:41, parent:work@sync_pulse_synchronizer
     |vpiPort:
     \_port: (ck), parent:lockup
       |vpiName:ck
       |vpiHighConn:
       \_ref_obj: (gclk), line:58
         |vpiName:gclk
         |vpiActual:
         \_logic_net: (gclk), line:28, parent:work@sync_pulse_synchronizer
     |vpiInstance:
     \_module: work@sync_pulse_synchronizer (work@sync_pulse_synchronizer), file:<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v</a>, line:24
   |vpiModule:
   \_module: work@sync_pulse_synchronizer::bw_u1_soff_8x (syncff), file:<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v</a>, line:61, parent:work@sync_pulse_synchronizer
     |vpiDefName:work@sync_pulse_synchronizer::bw_u1_soff_8x
     |vpiName:syncff
     |vpiFullName:work@sync_pulse_synchronizer.syncff
     |vpiPort:
     \_port: (q), parent:syncff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (sync_out), line:62
         |vpiName:sync_out
         |vpiActual:
         \_logic_net: (sync_out), line:26, parent:work@sync_pulse_synchronizer
     |vpiPort:
     \_port: (so), parent:syncff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:63
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:26, parent:work@sync_pulse_synchronizer
     |vpiPort:
     \_port: (ck), parent:syncff
       |vpiName:ck
       |vpiHighConn:
       \_ref_obj: (rclk), line:64
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:28, parent:work@sync_pulse_synchronizer
     |vpiPort:
     \_port: (d), parent:syncff
       |vpiName:d
       |vpiHighConn:
       \_ref_obj: (pre_sync_out), line:65
         |vpiName:pre_sync_out
         |vpiActual:
         \_logic_net: (pre_sync_out), line:40, parent:work@sync_pulse_synchronizer
     |vpiPort:
     \_port: (se), parent:syncff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:66
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:28, parent:work@sync_pulse_synchronizer
     |vpiPort:
     \_port: (sd), parent:syncff
       |vpiName:sd
       |vpiHighConn:
       \_ref_obj: (so_lockup), line:67
         |vpiName:so_lockup
         |vpiActual:
         \_logic_net: (so_lockup), line:42, parent:work@sync_pulse_synchronizer
     |vpiInstance:
     \_module: work@sync_pulse_synchronizer (work@sync_pulse_synchronizer), file:<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v</a>, line:24
   |vpiNet:
   \_logic_net: (pre_sync_out), line:40, parent:work@sync_pulse_synchronizer
   |vpiNet:
   \_logic_net: (so_rptr), line:41, parent:work@sync_pulse_synchronizer
   |vpiNet:
   \_logic_net: (so_lockup), line:42, parent:work@sync_pulse_synchronizer
   |vpiNet:
   \_logic_net: (sync_out), line:26, parent:work@sync_pulse_synchronizer
   |vpiNet:
   \_logic_net: (so), line:26, parent:work@sync_pulse_synchronizer
   |vpiNet:
   \_logic_net: (async_in), line:28, parent:work@sync_pulse_synchronizer
   |vpiNet:
   \_logic_net: (gclk), line:28, parent:work@sync_pulse_synchronizer
   |vpiNet:
   \_logic_net: (rclk), line:28, parent:work@sync_pulse_synchronizer
   |vpiNet:
   \_logic_net: (si), line:28, parent:work@sync_pulse_synchronizer
   |vpiNet:
   \_logic_net: (se), line:28, parent:work@sync_pulse_synchronizer
Object: \work_sync_pulse_synchronizer of type 3000
Object: \work_sync_pulse_synchronizer of type 32
Object: \sync_out of type 44
Object: \so of type 44
Object: \async_in of type 44
Object: \gclk of type 44
Object: \rclk of type 44
Object: \si of type 44
Object: \se of type 44
Object: \repeater of type 32
Object: \q of type 44
Object: \so of type 44
Object: \ck of type 44
Object: \d of type 44
Object: \se of type 44
Object: \sd of type 44
Object: \lockup of type 32
Object: \so of type 44
Object: \sd of type 44
Object: \ck of type 44
Object: \syncff of type 32
Object: \pre_sync_out of type 36
Object: \so_rptr of type 36
Object: \so_lockup of type 36
Object: \sync_out of type 36
Object: \so of type 36
Object: \async_in of type 36
Object: \gclk of type 36
Object: \rclk of type 36
Object: \si of type 36
Object: \se of type 36
Object: \work_sync_pulse_synchronizer of type 32
Object: \pre_sync_out of type 36
Object: \so_rptr of type 36
Object: \so_lockup of type 36
Object: \sync_out of type 36
Object: \so of type 36
Object: \async_in of type 36
Object: \gclk of type 36
Object: \rclk of type 36
Object: \si of type 36
Object: \se of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_sync_pulse_synchronizer&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24016f0] str=&#39;\work_sync_pulse_synchronizer&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:26</a>.0-26.0&gt; [0x2401990] str=&#39;\sync_out&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:26</a>.0-26.0&gt; [0x2401da0] str=&#39;\so&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:28</a>.0-28.0&gt; [0x2401f80] str=&#39;\async_in&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:28</a>.0-28.0&gt; [0x2402140] str=&#39;\gclk&#39; input port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:28</a>.0-28.0&gt; [0x24022e0] str=&#39;\rclk&#39; input port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:28</a>.0-28.0&gt; [0x24024a0] str=&#39;\si&#39; input port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:28</a>.0-28.0&gt; [0x2402660] str=&#39;\se&#39; input port=7
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:46</a>.0-46.0&gt; [0x2402820] str=&#39;\repeater&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2403380] str=&#39;\work_sync_pulse_synchronizer::bw_u1_soff_8x&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:46</a>.0-46.0&gt; [0x24034a0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:46</a>.0-46.0&gt; [0x24035c0] str=&#39;\pre_sync_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:46</a>.0-46.0&gt; [0x2403800] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:46</a>.0-46.0&gt; [0x2403920] str=&#39;\so_rptr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:46</a>.0-46.0&gt; [0x2403b20] str=&#39;\ck&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:46</a>.0-46.0&gt; [0x2403c40] str=&#39;\gclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:46</a>.0-46.0&gt; [0x2403e60] str=&#39;\d&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:46</a>.0-46.0&gt; [0x2403f80] str=&#39;\async_in&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:46</a>.0-46.0&gt; [0x24041f0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:46</a>.0-46.0&gt; [0x2404310] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:46</a>.0-46.0&gt; [0x2404530] str=&#39;\sd&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:46</a>.0-46.0&gt; [0x2404650] str=&#39;\si&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-55" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:55</a>.0-55.0&gt; [0x2404850] str=&#39;\lockup&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2404f90] str=&#39;\work_sync_pulse_synchronizer::bw_u1_scanl_2x&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-55" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:55</a>.0-55.0&gt; [0x24050b0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-55" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:55</a>.0-55.0&gt; [0x24051d0] str=&#39;\so_lockup&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-55" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:55</a>.0-55.0&gt; [0x2405410] str=&#39;\sd&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-55" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:55</a>.0-55.0&gt; [0x2405530] str=&#39;\so_rptr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-55" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:55</a>.0-55.0&gt; [0x2405730] str=&#39;\ck&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-55" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:55</a>.0-55.0&gt; [0x2405850] str=&#39;\gclk&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-61" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:61</a>.0-61.0&gt; [0x2405ae0] str=&#39;\syncff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2405cc0] str=&#39;\work_sync_pulse_synchronizer::bw_u1_soff_8x&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-61" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:61</a>.0-61.0&gt; [0x2405e20] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-61" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:61</a>.0-61.0&gt; [0x2405f40] str=&#39;\sync_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-61" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:61</a>.0-61.0&gt; [0x24061a0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-61" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:61</a>.0-61.0&gt; [0x24062c0] str=&#39;\so&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-61" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:61</a>.0-61.0&gt; [0x24073b0] str=&#39;\ck&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-61" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:61</a>.0-61.0&gt; [0x24074d0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-61" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:61</a>.0-61.0&gt; [0x2407690] str=&#39;\d&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-61" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:61</a>.0-61.0&gt; [0x24077b0] str=&#39;\pre_sync_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-61" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:61</a>.0-61.0&gt; [0x24079d0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-61" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:61</a>.0-61.0&gt; [0x2407af0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-61" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:61</a>.0-61.0&gt; [0x2407d10] str=&#39;\sd&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-61" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:61</a>.0-61.0&gt; [0x2407e30] str=&#39;\so_lockup&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-40" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:40</a>.0-40.0&gt; [0x2408080] str=&#39;\pre_sync_out&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:41</a>.0-41.0&gt; [0x24081a0] str=&#39;\so_rptr&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:42</a>.0-42.0&gt; [0x2408320] str=&#39;\so_lockup&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24016f0] str=&#39;\work_sync_pulse_synchronizer&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:26</a>.0-26.0&gt; [0x2401990] str=&#39;\sync_out&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:26</a>.0-26.0&gt; [0x2401da0] str=&#39;\so&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:28</a>.0-28.0&gt; [0x2401f80] str=&#39;\async_in&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:28</a>.0-28.0&gt; [0x2402140] str=&#39;\gclk&#39; input basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:28</a>.0-28.0&gt; [0x24022e0] str=&#39;\rclk&#39; input basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:28</a>.0-28.0&gt; [0x24024a0] str=&#39;\si&#39; input basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:28</a>.0-28.0&gt; [0x2402660] str=&#39;\se&#39; input basic_prep port=7 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:46</a>.0-46.0&gt; [0x2402820] str=&#39;\repeater&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2403380] str=&#39;\work_sync_pulse_synchronizer::bw_u1_soff_8x&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:46</a>.0-46.0&gt; [0x24034a0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:46</a>.0-46.0&gt; [0x24035c0 -&gt; 0x2408080] str=&#39;\pre_sync_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:46</a>.0-46.0&gt; [0x2403800] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:46</a>.0-46.0&gt; [0x2403920 -&gt; 0x24081a0] str=&#39;\so_rptr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:46</a>.0-46.0&gt; [0x2403b20] str=&#39;\ck&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:46</a>.0-46.0&gt; [0x2403c40 -&gt; 0x2402140] str=&#39;\gclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:46</a>.0-46.0&gt; [0x2403e60] str=&#39;\d&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:46</a>.0-46.0&gt; [0x2403f80 -&gt; 0x2401f80] str=&#39;\async_in&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:46</a>.0-46.0&gt; [0x24041f0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:46</a>.0-46.0&gt; [0x2404310 -&gt; 0x2402660] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:46</a>.0-46.0&gt; [0x2404530] str=&#39;\sd&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:46</a>.0-46.0&gt; [0x2404650 -&gt; 0x24024a0] str=&#39;\si&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-55" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:55</a>.0-55.0&gt; [0x2404850] str=&#39;\lockup&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2404f90] str=&#39;\work_sync_pulse_synchronizer::bw_u1_scanl_2x&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-55" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:55</a>.0-55.0&gt; [0x24050b0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-55" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:55</a>.0-55.0&gt; [0x24051d0 -&gt; 0x2408320] str=&#39;\so_lockup&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-55" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:55</a>.0-55.0&gt; [0x2405410] str=&#39;\sd&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-55" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:55</a>.0-55.0&gt; [0x2405530 -&gt; 0x24081a0] str=&#39;\so_rptr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-55" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:55</a>.0-55.0&gt; [0x2405730] str=&#39;\ck&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-55" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:55</a>.0-55.0&gt; [0x2405850 -&gt; 0x2402140] str=&#39;\gclk&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-61" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:61</a>.0-61.0&gt; [0x2405ae0] str=&#39;\syncff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2405cc0] str=&#39;\work_sync_pulse_synchronizer::bw_u1_soff_8x&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-61" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:61</a>.0-61.0&gt; [0x2405e20] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-61" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:61</a>.0-61.0&gt; [0x2405f40 -&gt; 0x2401990] str=&#39;\sync_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-61" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:61</a>.0-61.0&gt; [0x24061a0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-61" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:61</a>.0-61.0&gt; [0x24062c0 -&gt; 0x2401da0] str=&#39;\so&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-61" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:61</a>.0-61.0&gt; [0x24073b0] str=&#39;\ck&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-61" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:61</a>.0-61.0&gt; [0x24074d0 -&gt; 0x24022e0] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-61" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:61</a>.0-61.0&gt; [0x2407690] str=&#39;\d&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-61" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:61</a>.0-61.0&gt; [0x24077b0 -&gt; 0x2408080] str=&#39;\pre_sync_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-61" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:61</a>.0-61.0&gt; [0x24079d0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-61" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:61</a>.0-61.0&gt; [0x2407af0 -&gt; 0x2402660] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-61" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:61</a>.0-61.0&gt; [0x2407d10] str=&#39;\sd&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-61" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:61</a>.0-61.0&gt; [0x2407e30 -&gt; 0x2408320] str=&#39;\so_lockup&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-40" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:40</a>.0-40.0&gt; [0x2408080] str=&#39;\pre_sync_out&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:41</a>.0-41.0&gt; [0x24081a0] str=&#39;\so_rptr&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sync_pulse_synchronizer.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sync_pulse_synchronizer.v:42</a>.0-42.0&gt; [0x2408320] str=&#39;\so_lockup&#39; basic_prep range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_sync_pulse_synchronizer::bw_u1_scanl_2x&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24049e0] str=&#39;\work_sync_pulse_synchronizer::bw_u1_scanl_2x&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2404b20] str=&#39;\so&#39; port=14
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2404ca0] str=&#39;\sd&#39; port=15
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2404de0] str=&#39;\ck&#39; port=16
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24049e0] str=&#39;\work_sync_pulse_synchronizer::bw_u1_scanl_2x&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2404b20] str=&#39;\so&#39; basic_prep port=14 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2404ca0] str=&#39;\sd&#39; basic_prep port=15 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2404de0] str=&#39;\ck&#39; basic_prep port=16 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_sync_pulse_synchronizer::bw_u1_soff_8x&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24029a0] str=&#39;\work_sync_pulse_synchronizer::bw_u1_soff_8x&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2402b00] str=&#39;\q&#39; port=8
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2402c80] str=&#39;\so&#39; port=9
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2402dc0] str=&#39;\ck&#39; port=10
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2402ee0] str=&#39;\d&#39; port=11
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2403000] str=&#39;\se&#39; port=12
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2403170] str=&#39;\sd&#39; port=13
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24029a0] str=&#39;\work_sync_pulse_synchronizer::bw_u1_soff_8x&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2402b00] str=&#39;\q&#39; basic_prep port=8 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2402c80] str=&#39;\so&#39; basic_prep port=9 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2402dc0] str=&#39;\ck&#39; basic_prep port=10 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2402ee0] str=&#39;\d&#39; basic_prep port=11 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2403000] str=&#39;\se&#39; basic_prep port=12 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2403170] str=&#39;\sd&#39; basic_prep port=13 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_sync_pulse_synchronizer::bw_u1_soff_8x&#39; referenced in module `work_sync_pulse_synchronizer&#39; in cell `syncff&#39; does not have a port named &#39;sd&#39;.

</pre>
</body>