Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Nov  1 21:21:49 2022
| Host         : Testbench-Rhino running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 36
+-----------+------------------+------------------------------------------------+------------+
| Rule      | Severity         | Description                                    | Violations |
+-----------+------------------+------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks | 2          |
| TIMING-7  | Critical Warning | No common node between related clocks          | 2          |
| TIMING-8  | Critical Warning | No common period between related clocks        | 2          |
| LUTAR-1   | Warning          | LUT drives async reset alert                   | 3          |
| TIMING-16 | Warning          | Large setup violation                          | 24         |
| TIMING-18 | Warning          | Missing input or output delay                  | 2          |
| CLKC-9    | Advisory         | BUFGCE with active CE has BUFG driver          | 1          |
+-----------+------------------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_pl_0 and clk_pl_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_pl_0] -to [get_clocks clk_pl_1]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks clk_pl_1 and clk_pl_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_pl_1] -to [get_clocks clk_pl_0]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks clk_pl_0 and clk_pl_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_pl_0] -to [get_clocks clk_pl_1]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks clk_pl_1 and clk_pl_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_pl_1] -to [get_clocks clk_pl_0]
Related violations: <none>

TIMING-8#1 Critical Warning
No common period between related clocks  
The clocks clk_pl_0 and clk_pl_1 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#2 Critical Warning
No common period between related clocks  
The clocks clk_pl_1 and clk_pl_0 are found related (timed together) but have no common (expandable) period
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -2.038 ns between design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_write_data_cdc/cdc_bit_gen[0].u_cdc_bit/src_cdc_data_r_reg/C (clocked by clk_pl_0) and design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_write_data_cdc/cdc_bit_gen[0].u_cdc_bit/dest_cdc_data_r_reg_srl11_srlopt/D (clocked by clk_pl_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -2.045 ns between design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_addr_cdc/cdc_bit_gen[4].u_cdc_bit/src_cdc_data_r_reg/C (clocked by clk_pl_0) and design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_addr_cdc/cdc_bit_gen[4].u_cdc_bit/dest_cdc_data_r_reg_srl11_srlopt/D (clocked by clk_pl_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -2.049 ns between design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_trig_pulse_cdc/detected_r_reg/C (clocked by clk_pl_0) and design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_trig_pulse_cdc/dest_ff_r_reg[0]/D (clocked by clk_pl_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -2.050 ns between design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_addr_cdc/cdc_bit_gen[7].u_cdc_bit/src_cdc_data_r_reg/C (clocked by clk_pl_0) and design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_addr_cdc/cdc_bit_gen[7].u_cdc_bit/dest_cdc_data_r_reg_srl11_srlopt/D (clocked by clk_pl_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -2.056 ns between design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_addr_cdc/cdc_bit_gen[1].u_cdc_bit/src_cdc_data_r_reg/C (clocked by clk_pl_0) and design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_addr_cdc/cdc_bit_gen[1].u_cdc_bit/dest_cdc_data_r_reg_srl11_srlopt/D (clocked by clk_pl_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -2.056 ns between design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_write_data_cdc/cdc_bit_gen[6].u_cdc_bit/src_cdc_data_r_reg/C (clocked by clk_pl_0) and design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_write_data_cdc/cdc_bit_gen[6].u_cdc_bit/dest_cdc_data_r_reg_srl11_srlopt/D (clocked by clk_pl_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -2.065 ns between design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_addr_cdc/cdc_bit_gen[12].u_cdc_bit/src_cdc_data_r_reg/C (clocked by clk_pl_0) and design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_addr_cdc/cdc_bit_gen[12].u_cdc_bit/dest_cdc_data_r_reg_srl11_srlopt/D (clocked by clk_pl_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -2.066 ns between design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_addr_cdc/cdc_bit_gen[5].u_cdc_bit/src_cdc_data_r_reg/C (clocked by clk_pl_0) and design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_addr_cdc/cdc_bit_gen[5].u_cdc_bit/dest_cdc_data_r_reg_srl11_srlopt/D (clocked by clk_pl_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -2.069 ns between design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_write_data_cdc/cdc_bit_gen[5].u_cdc_bit/src_cdc_data_r_reg/C (clocked by clk_pl_0) and design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_write_data_cdc/cdc_bit_gen[5].u_cdc_bit/dest_cdc_data_r_reg_srl11_srlopt/D (clocked by clk_pl_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -2.080 ns between design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_write_data_cdc/cdc_bit_gen[1].u_cdc_bit/src_cdc_data_r_reg/C (clocked by clk_pl_0) and design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_write_data_cdc/cdc_bit_gen[1].u_cdc_bit/dest_cdc_data_r_reg_srl11_srlopt/D (clocked by clk_pl_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -2.086 ns between design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_rst_cdc/src_cdc_data_r_reg/C (clocked by clk_pl_0) and design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_rst_cdc/ff_data_r_reg[9]_srl10_srlopt/D (clocked by clk_pl_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -2.087 ns between design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_write_data_cdc/cdc_bit_gen[4].u_cdc_bit/src_cdc_data_r_reg/C (clocked by clk_pl_0) and design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_write_data_cdc/cdc_bit_gen[4].u_cdc_bit/dest_cdc_data_r_reg_srl11_srlopt/D (clocked by clk_pl_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -2.090 ns between design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_addr_cdc/cdc_bit_gen[8].u_cdc_bit/src_cdc_data_r_reg/C (clocked by clk_pl_0) and design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_addr_cdc/cdc_bit_gen[8].u_cdc_bit/dest_cdc_data_r_reg_srl11_srlopt/D (clocked by clk_pl_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -2.098 ns between design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_addr_cdc/cdc_bit_gen[10].u_cdc_bit/src_cdc_data_r_reg/C (clocked by clk_pl_0) and design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_addr_cdc/cdc_bit_gen[10].u_cdc_bit/dest_cdc_data_r_reg_srl11_srlopt/D (clocked by clk_pl_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -2.105 ns between design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_addr_cdc/cdc_bit_gen[6].u_cdc_bit/src_cdc_data_r_reg/C (clocked by clk_pl_0) and design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_addr_cdc/cdc_bit_gen[6].u_cdc_bit/dest_cdc_data_r_reg_srl11_srlopt/D (clocked by clk_pl_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -2.106 ns between design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_addr_cdc/cdc_bit_gen[0].u_cdc_bit/src_cdc_data_r_reg/C (clocked by clk_pl_0) and design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_addr_cdc/cdc_bit_gen[0].u_cdc_bit/dest_cdc_data_r_reg_srl11_srlopt/D (clocked by clk_pl_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -2.106 ns between design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_rw_cdc/src_cdc_data_r_reg/C (clocked by clk_pl_0) and design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_rw_cdc/dest_cdc_data_r_reg_srl11_srlopt/D (clocked by clk_pl_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -2.108 ns between design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_write_data_cdc/cdc_bit_gen[2].u_cdc_bit/src_cdc_data_r_reg/C (clocked by clk_pl_0) and design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_write_data_cdc/cdc_bit_gen[2].u_cdc_bit/dest_cdc_data_r_reg_srl11_srlopt/D (clocked by clk_pl_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -2.114 ns between design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_addr_cdc/cdc_bit_gen[2].u_cdc_bit/src_cdc_data_r_reg/C (clocked by clk_pl_0) and design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_addr_cdc/cdc_bit_gen[2].u_cdc_bit/dest_cdc_data_r_reg_srl11_srlopt/D (clocked by clk_pl_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -2.117 ns between design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_addr_cdc/cdc_bit_gen[11].u_cdc_bit/src_cdc_data_r_reg/C (clocked by clk_pl_0) and design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_addr_cdc/cdc_bit_gen[11].u_cdc_bit/dest_cdc_data_r_reg_srl11_srlopt/D (clocked by clk_pl_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -2.120 ns between design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_addr_cdc/cdc_bit_gen[9].u_cdc_bit/src_cdc_data_r_reg/C (clocked by clk_pl_0) and design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_addr_cdc/cdc_bit_gen[9].u_cdc_bit/dest_cdc_data_r_reg_srl11_srlopt/D (clocked by clk_pl_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -2.120 ns between design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_write_data_cdc/cdc_bit_gen[3].u_cdc_bit/src_cdc_data_r_reg/C (clocked by clk_pl_0) and design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_write_data_cdc/cdc_bit_gen[3].u_cdc_bit/dest_cdc_data_r_reg_srl11_srlopt/D (clocked by clk_pl_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -2.126 ns between design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_write_data_cdc/cdc_bit_gen[7].u_cdc_bit/src_cdc_data_r_reg/C (clocked by clk_pl_0) and design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_write_data_cdc/cdc_bit_gen[7].u_cdc_bit/dest_cdc_data_r_reg_srl11_srlopt/D (clocked by clk_pl_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -2.154 ns between design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_addr_cdc/cdc_bit_gen[3].u_cdc_bit/src_cdc_data_r_reg/C (clocked by clk_pl_0) and design_1_i/adc_adapter_top_0/U0/u_spi/u_cdc/u_addr_cdc/cdc_bit_gen[3].u_cdc_bit/dest_cdc_data_r_reg_srl11_srlopt/D (clocked by clk_pl_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on spi_sdio relative to clock(s) clk_pl_1
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on spi_csn relative to clock(s) clk_pl_1
Related violations: <none>

CLKC-9#1 Advisory
BUFGCE with active CE has BUFG driver  
The BUFGCE cell design_1_i/adc_adapter_top_0/U0/u_spi/u_spi_clk_gate design_1_i/adc_adapter_top_0/U0/u_spi/u_spi_clk_gate/I pin (and CE is ACTIVE) is driven by BUFG_PS clock buffer design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG. It should be reconnected in parallel to the driving clock buffer in order to reduce skew. Cascaded buffers introduce skew that can lead to difficult or impossible timing closure.
Related violations: <none>


