#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x155f5c5b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x155f56330 .scope module, "addu_tb" "addu_tb" 3 1;
 .timescale 0 0;
v0x155f710e0_0 .net "active", 0 0, v0x155f6f470_0;  1 drivers
v0x155f71190_0 .var "clk", 0 0;
v0x155f71220_0 .var "clk_enable", 0 0;
v0x155f712b0_0 .net "data_address", 31 0, L_0x155f74ac0;  1 drivers
v0x155f71340_0 .net "data_read", 0 0, L_0x155f73700;  1 drivers
v0x155f71410_0 .var "data_readdata", 31 0;
v0x155f714a0_0 .net "data_write", 0 0, L_0x155f73690;  1 drivers
v0x155f71550_0 .net "data_writedata", 31 0, L_0x155f74470;  1 drivers
v0x155f71600_0 .net "instr_address", 31 0, L_0x155f75960;  1 drivers
v0x155f71730_0 .var "instr_readdata", 31 0;
v0x155f717c0_0 .net "register_v0", 31 0, L_0x155f74400;  1 drivers
v0x155f71890_0 .var "reset", 0 0;
S_0x155f43b40 .scope module, "dut" "mips_cpu_harvard" 3 78, 4 1 0, S_0x155f56330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x155f73690 .functor BUFZ 1, L_0x155f73220, C4<0>, C4<0>, C4<0>;
L_0x155f73700 .functor BUFZ 1, L_0x155f73180, C4<0>, C4<0>, C4<0>;
L_0x155f73df0 .functor BUFZ 1, L_0x155f73050, C4<0>, C4<0>, C4<0>;
L_0x155f74470 .functor BUFZ 32, L_0x155f74310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x155f74600 .functor BUFZ 32, L_0x155f74060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x155f74ac0 .functor BUFZ 32, v0x155f6b220_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x155f752c0 .functor OR 1, L_0x155f74f60, L_0x155f751e0, C4<0>, C4<0>;
L_0x155f75490 .functor AND 1, L_0x155f75560, L_0x155f75840, C4<1>, C4<1>;
L_0x155f75960 .functor BUFZ 32, v0x155f6cf10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x155f6e650_0 .net *"_ivl_11", 4 0, L_0x155f739f0;  1 drivers
v0x155f6e6e0_0 .net *"_ivl_13", 4 0, L_0x155f73a90;  1 drivers
L_0x148068208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155f6e770_0 .net/2u *"_ivl_26", 15 0, L_0x148068208;  1 drivers
v0x155f6e800_0 .net *"_ivl_29", 15 0, L_0x155f746b0;  1 drivers
L_0x148068298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x155f6e890_0 .net/2u *"_ivl_36", 31 0, L_0x148068298;  1 drivers
v0x155f6e940_0 .net *"_ivl_40", 31 0, L_0x155f74e10;  1 drivers
L_0x1480682e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155f6e9f0_0 .net *"_ivl_43", 25 0, L_0x1480682e0;  1 drivers
L_0x148068328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x155f6eaa0_0 .net/2u *"_ivl_44", 31 0, L_0x148068328;  1 drivers
v0x155f6eb50_0 .net *"_ivl_46", 0 0, L_0x155f74f60;  1 drivers
v0x155f6ec60_0 .net *"_ivl_48", 31 0, L_0x155f75040;  1 drivers
L_0x148068370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155f6ed00_0 .net *"_ivl_51", 25 0, L_0x148068370;  1 drivers
L_0x1480683b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x155f6edb0_0 .net/2u *"_ivl_52", 31 0, L_0x1480683b8;  1 drivers
v0x155f6ee60_0 .net *"_ivl_54", 0 0, L_0x155f751e0;  1 drivers
v0x155f6ef00_0 .net *"_ivl_58", 31 0, L_0x155f753f0;  1 drivers
L_0x148068400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155f6efb0_0 .net *"_ivl_61", 25 0, L_0x148068400;  1 drivers
L_0x148068448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155f6f060_0 .net/2u *"_ivl_62", 31 0, L_0x148068448;  1 drivers
v0x155f6f110_0 .net *"_ivl_64", 0 0, L_0x155f75560;  1 drivers
v0x155f6f2a0_0 .net *"_ivl_67", 5 0, L_0x155f75600;  1 drivers
L_0x148068490 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x155f6f330_0 .net/2u *"_ivl_68", 5 0, L_0x148068490;  1 drivers
v0x155f6f3d0_0 .net *"_ivl_70", 0 0, L_0x155f75840;  1 drivers
v0x155f6f470_0 .var "active", 0 0;
v0x155f6f510_0 .net "alu_control_out", 3 0, v0x155f6b670_0;  1 drivers
v0x155f6f5f0_0 .net "alu_fcode", 5 0, L_0x155f74520;  1 drivers
v0x155f6f680_0 .net "alu_op", 1 0, L_0x155f734f0;  1 drivers
v0x155f6f710_0 .net "alu_op1", 31 0, L_0x155f74600;  1 drivers
v0x155f6f7a0_0 .net "alu_op2", 31 0, L_0x155f74940;  1 drivers
v0x155f6f830_0 .net "alu_out", 31 0, v0x155f6b220_0;  1 drivers
v0x155f6f8e0_0 .net "alu_src", 0 0, L_0x155f72e70;  1 drivers
v0x155f6f990_0 .net "alu_z_flag", 0 0, L_0x155f74bb0;  1 drivers
v0x155f6fa40_0 .net "branch", 0 0, L_0x155f732d0;  1 drivers
v0x155f6faf0_0 .net "clk", 0 0, v0x155f71190_0;  1 drivers
v0x155f6fbc0_0 .net "clk_enable", 0 0, v0x155f71220_0;  1 drivers
v0x155f6fc50_0 .net "curr_addr", 31 0, v0x155f6cf10_0;  1 drivers
v0x155f6f1c0_0 .net "curr_addr_p4", 31 0, L_0x155f74cd0;  1 drivers
v0x155f6fee0_0 .net "data_address", 31 0, L_0x155f74ac0;  alias, 1 drivers
v0x155f6ff70_0 .net "data_read", 0 0, L_0x155f73700;  alias, 1 drivers
v0x155f70000_0 .net "data_readdata", 31 0, v0x155f71410_0;  1 drivers
v0x155f70090_0 .net "data_write", 0 0, L_0x155f73690;  alias, 1 drivers
v0x155f70120_0 .net "data_writedata", 31 0, L_0x155f74470;  alias, 1 drivers
v0x155f701b0_0 .net "instr_address", 31 0, L_0x155f75960;  alias, 1 drivers
v0x155f70260_0 .net "instr_opcode", 5 0, L_0x155f72660;  1 drivers
v0x155f70320_0 .net "instr_readdata", 31 0, v0x155f71730_0;  1 drivers
v0x155f703c0_0 .net "j_type", 0 0, L_0x155f752c0;  1 drivers
v0x155f70460_0 .net "jr_type", 0 0, L_0x155f75490;  1 drivers
v0x155f70500_0 .net "mem_read", 0 0, L_0x155f73180;  1 drivers
v0x155f705b0_0 .net "mem_to_reg", 0 0, L_0x155f72fa0;  1 drivers
v0x155f70660_0 .net "mem_write", 0 0, L_0x155f73220;  1 drivers
v0x155f70710_0 .var "next_instr_addr", 31 0;
v0x155f707c0_0 .net "offset", 31 0, L_0x155f748a0;  1 drivers
v0x155f70850_0 .net "reg_a_read_data", 31 0, L_0x155f74060;  1 drivers
v0x155f70900_0 .net "reg_a_read_index", 4 0, L_0x155f737b0;  1 drivers
v0x155f709b0_0 .net "reg_b_read_data", 31 0, L_0x155f74310;  1 drivers
v0x155f70a60_0 .net "reg_b_read_index", 4 0, L_0x155f73890;  1 drivers
v0x155f70b10_0 .net "reg_dst", 0 0, L_0x155f72d80;  1 drivers
v0x155f70bc0_0 .net "reg_write", 0 0, L_0x155f73050;  1 drivers
v0x155f70c70_0 .net "reg_write_data", 31 0, L_0x155f73c50;  1 drivers
v0x155f70d20_0 .net "reg_write_enable", 0 0, L_0x155f73df0;  1 drivers
v0x155f70dd0_0 .net "reg_write_index", 4 0, L_0x155f73b30;  1 drivers
v0x155f70e80_0 .net "register_v0", 31 0, L_0x155f74400;  alias, 1 drivers
v0x155f70f30_0 .net "reset", 0 0, v0x155f71890_0;  1 drivers
E_0x155f60020/0 .event edge, v0x155f6c400_0, v0x155f6b310_0, v0x155f6f1c0_0, v0x155f707c0_0;
E_0x155f60020/1 .event edge, v0x155f703c0_0, v0x155f70320_0, v0x155f70460_0, v0x155f6da50_0;
E_0x155f60020 .event/or E_0x155f60020/0, E_0x155f60020/1;
L_0x155f72660 .part v0x155f71730_0, 26, 6;
L_0x155f737b0 .part v0x155f71730_0, 21, 5;
L_0x155f73890 .part v0x155f71730_0, 16, 5;
L_0x155f739f0 .part v0x155f71730_0, 11, 5;
L_0x155f73a90 .part v0x155f71730_0, 16, 5;
L_0x155f73b30 .functor MUXZ 5, L_0x155f73a90, L_0x155f739f0, L_0x155f72d80, C4<>;
L_0x155f73c50 .functor MUXZ 32, v0x155f6b220_0, v0x155f71410_0, L_0x155f72fa0, C4<>;
L_0x155f74520 .part v0x155f71730_0, 0, 6;
L_0x155f746b0 .part v0x155f71730_0, 0, 16;
L_0x155f748a0 .concat [ 16 16 0 0], L_0x155f746b0, L_0x148068208;
L_0x155f74940 .functor MUXZ 32, L_0x155f74310, L_0x155f748a0, L_0x155f72e70, C4<>;
L_0x155f74cd0 .arith/sum 32, v0x155f6cf10_0, L_0x148068298;
L_0x155f74e10 .concat [ 6 26 0 0], L_0x155f72660, L_0x1480682e0;
L_0x155f74f60 .cmp/eq 32, L_0x155f74e10, L_0x148068328;
L_0x155f75040 .concat [ 6 26 0 0], L_0x155f72660, L_0x148068370;
L_0x155f751e0 .cmp/eq 32, L_0x155f75040, L_0x1480683b8;
L_0x155f753f0 .concat [ 6 26 0 0], L_0x155f72660, L_0x148068400;
L_0x155f75560 .cmp/eq 32, L_0x155f753f0, L_0x148068448;
L_0x155f75600 .part v0x155f71730_0, 0, 6;
L_0x155f75840 .cmp/ne 6, L_0x155f75600, L_0x148068490;
S_0x155f43800 .scope module, "cpu_alu" "alu" 4 112, 5 1 0, S_0x155f43b40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x148068250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155f10a10_0 .net/2u *"_ivl_0", 31 0, L_0x148068250;  1 drivers
v0x155f6b000_0 .net "control", 3 0, v0x155f6b670_0;  alias, 1 drivers
v0x155f6b0b0_0 .net "op1", 31 0, L_0x155f74600;  alias, 1 drivers
v0x155f6b170_0 .net "op2", 31 0, L_0x155f74940;  alias, 1 drivers
v0x155f6b220_0 .var "result", 31 0;
v0x155f6b310_0 .net "z_flag", 0 0, L_0x155f74bb0;  alias, 1 drivers
E_0x155f4e1c0 .event edge, v0x155f6b170_0, v0x155f6b0b0_0, v0x155f6b000_0;
L_0x155f74bb0 .cmp/eq 32, v0x155f6b220_0, L_0x148068250;
S_0x155f6b430 .scope module, "cpu_alu_control" "alu_control" 4 97, 6 1 0, S_0x155f43b40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x155f6b670_0 .var "alu_control_out", 3 0;
v0x155f6b730_0 .net "alu_fcode", 5 0, L_0x155f74520;  alias, 1 drivers
v0x155f6b7d0_0 .net "alu_opcode", 1 0, L_0x155f734f0;  alias, 1 drivers
E_0x155f6b640 .event edge, v0x155f6b7d0_0, v0x155f6b730_0;
S_0x155f6b8e0 .scope module, "cpu_control" "control" 4 36, 7 1 0, S_0x155f43b40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x155f72d80 .functor BUFZ 1, L_0x155f728b0, C4<0>, C4<0>, C4<0>;
L_0x155f72e70 .functor OR 1, L_0x155f729d0, L_0x155f72b30, C4<0>, C4<0>;
L_0x155f72fa0 .functor BUFZ 1, L_0x155f729d0, C4<0>, C4<0>, C4<0>;
L_0x155f73050 .functor OR 1, L_0x155f728b0, L_0x155f729d0, C4<0>, C4<0>;
L_0x155f73180 .functor BUFZ 1, L_0x155f729d0, C4<0>, C4<0>, C4<0>;
L_0x155f73220 .functor BUFZ 1, L_0x155f72b30, C4<0>, C4<0>, C4<0>;
L_0x155f732d0 .functor BUFZ 1, L_0x155f72c70, C4<0>, C4<0>, C4<0>;
L_0x155f73400 .functor BUFZ 1, L_0x155f728b0, C4<0>, C4<0>, C4<0>;
L_0x155f73590 .functor BUFZ 1, L_0x155f72c70, C4<0>, C4<0>, C4<0>;
v0x155f6bbe0_0 .net *"_ivl_0", 31 0, L_0x155f72780;  1 drivers
L_0x1480680e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x155f6bc90_0 .net/2u *"_ivl_12", 5 0, L_0x1480680e8;  1 drivers
L_0x148068130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x155f6bd40_0 .net/2u *"_ivl_16", 5 0, L_0x148068130;  1 drivers
L_0x148068010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155f6be00_0 .net *"_ivl_3", 25 0, L_0x148068010;  1 drivers
v0x155f6beb0_0 .net *"_ivl_37", 0 0, L_0x155f73400;  1 drivers
L_0x148068058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155f6bfa0_0 .net/2u *"_ivl_4", 31 0, L_0x148068058;  1 drivers
v0x155f6c050_0 .net *"_ivl_42", 0 0, L_0x155f73590;  1 drivers
L_0x1480680a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x155f6c100_0 .net/2u *"_ivl_8", 5 0, L_0x1480680a0;  1 drivers
v0x155f6c1b0_0 .net "alu_op", 1 0, L_0x155f734f0;  alias, 1 drivers
v0x155f6c2e0_0 .net "alu_src", 0 0, L_0x155f72e70;  alias, 1 drivers
v0x155f6c370_0 .net "beq", 0 0, L_0x155f72c70;  1 drivers
v0x155f6c400_0 .net "branch", 0 0, L_0x155f732d0;  alias, 1 drivers
v0x155f6c490_0 .net "instr_opcode", 5 0, L_0x155f72660;  alias, 1 drivers
v0x155f6c520_0 .var "jump", 0 0;
v0x155f6c5b0_0 .net "lw", 0 0, L_0x155f729d0;  1 drivers
v0x155f6c650_0 .net "mem_read", 0 0, L_0x155f73180;  alias, 1 drivers
v0x155f6c6f0_0 .net "mem_to_reg", 0 0, L_0x155f72fa0;  alias, 1 drivers
v0x155f6c890_0 .net "mem_write", 0 0, L_0x155f73220;  alias, 1 drivers
v0x155f6c930_0 .net "r_format", 0 0, L_0x155f728b0;  1 drivers
v0x155f6c9d0_0 .net "reg_dst", 0 0, L_0x155f72d80;  alias, 1 drivers
v0x155f6ca70_0 .net "reg_write", 0 0, L_0x155f73050;  alias, 1 drivers
v0x155f6cb10_0 .net "sw", 0 0, L_0x155f72b30;  1 drivers
L_0x155f72780 .concat [ 6 26 0 0], L_0x155f72660, L_0x148068010;
L_0x155f728b0 .cmp/eq 32, L_0x155f72780, L_0x148068058;
L_0x155f729d0 .cmp/eq 6, L_0x155f72660, L_0x1480680a0;
L_0x155f72b30 .cmp/eq 6, L_0x155f72660, L_0x1480680e8;
L_0x155f72c70 .cmp/eq 6, L_0x155f72660, L_0x148068130;
L_0x155f734f0 .concat8 [ 1 1 0 0], L_0x155f73590, L_0x155f73400;
S_0x155f6cca0 .scope module, "cpu_pc" "pc" 4 158, 8 1 0, S_0x155f43b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x155f6ce60_0 .net "clk", 0 0, v0x155f71190_0;  alias, 1 drivers
v0x155f6cf10_0 .var "curr_addr", 31 0;
v0x155f6cfc0_0 .net "next_addr", 31 0, v0x155f70710_0;  1 drivers
v0x155f6d080_0 .net "reset", 0 0, v0x155f71890_0;  alias, 1 drivers
E_0x155f6ce10 .event posedge, v0x155f6ce60_0;
S_0x155f6d180 .scope module, "register" "regfile" 4 69, 9 1 0, S_0x155f43b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x155f74060 .functor BUFZ 32, L_0x155f73ea0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x155f74310 .functor BUFZ 32, L_0x155f74150, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x155f6de40_2 .array/port v0x155f6de40, 2;
L_0x155f74400 .functor BUFZ 32, v0x155f6de40_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x155f6d4f0_0 .net *"_ivl_0", 31 0, L_0x155f73ea0;  1 drivers
v0x155f6d590_0 .net *"_ivl_10", 6 0, L_0x155f741f0;  1 drivers
L_0x1480681c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x155f6d630_0 .net *"_ivl_13", 1 0, L_0x1480681c0;  1 drivers
v0x155f6d6e0_0 .net *"_ivl_2", 6 0, L_0x155f73f40;  1 drivers
L_0x148068178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x155f6d790_0 .net *"_ivl_5", 1 0, L_0x148068178;  1 drivers
v0x155f6d880_0 .net *"_ivl_8", 31 0, L_0x155f74150;  1 drivers
v0x155f6d930_0 .net "r_clk", 0 0, v0x155f71190_0;  alias, 1 drivers
v0x155f6d9c0_0 .net "r_clk_enable", 0 0, v0x155f71220_0;  alias, 1 drivers
v0x155f6da50_0 .net "read_data1", 31 0, L_0x155f74060;  alias, 1 drivers
v0x155f6db80_0 .net "read_data2", 31 0, L_0x155f74310;  alias, 1 drivers
v0x155f6dc30_0 .net "read_reg1", 4 0, L_0x155f737b0;  alias, 1 drivers
v0x155f6dce0_0 .net "read_reg2", 4 0, L_0x155f73890;  alias, 1 drivers
v0x155f6dd90_0 .net "register_v0", 31 0, L_0x155f74400;  alias, 1 drivers
v0x155f6de40 .array "registers", 0 31, 31 0;
v0x155f6e1e0_0 .net "reset", 0 0, v0x155f71890_0;  alias, 1 drivers
v0x155f6e290_0 .net "write_control", 0 0, L_0x155f73df0;  alias, 1 drivers
v0x155f6e320_0 .net "write_data", 31 0, L_0x155f73c50;  alias, 1 drivers
v0x155f6e4b0_0 .net "write_reg", 4 0, L_0x155f73b30;  alias, 1 drivers
L_0x155f73ea0 .array/port v0x155f6de40, L_0x155f73f40;
L_0x155f73f40 .concat [ 5 2 0 0], L_0x155f737b0, L_0x148068178;
L_0x155f74150 .array/port v0x155f6de40, L_0x155f741f0;
L_0x155f741f0 .concat [ 5 2 0 0], L_0x155f73890, L_0x1480681c0;
S_0x155f46e80 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x155f75b00 .functor BUFZ 32, L_0x155f75a60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x155f71950_0 .net *"_ivl_0", 31 0, L_0x155f75a60;  1 drivers
o0x148031db0 .functor BUFZ 1, C4<z>; HiZ drive
v0x155f719f0_0 .net "clk", 0 0, o0x148031db0;  0 drivers
o0x148031de0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x155f71a90_0 .net "data_address", 31 0, o0x148031de0;  0 drivers
o0x148031e10 .functor BUFZ 1, C4<z>; HiZ drive
v0x155f71b30_0 .net "data_read", 0 0, o0x148031e10;  0 drivers
v0x155f71bd0_0 .net "data_readdata", 31 0, L_0x155f75b00;  1 drivers
o0x148031e70 .functor BUFZ 1, C4<z>; HiZ drive
v0x155f71cc0_0 .net "data_write", 0 0, o0x148031e70;  0 drivers
o0x148031ea0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x155f71d60_0 .net "data_writedata", 31 0, o0x148031ea0;  0 drivers
v0x155f71e10_0 .var/i "i", 31 0;
v0x155f71ec0 .array "ram", 0 65535, 31 0;
E_0x155f71920 .event posedge, v0x155f719f0_0;
L_0x155f75a60 .array/port v0x155f71ec0, o0x148031de0;
S_0x155f441e0 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x155f45570 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x155f75cf0 .functor BUFZ 32, L_0x155f75b70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x155f722a0_0 .net *"_ivl_0", 31 0, L_0x155f75b70;  1 drivers
v0x155f72360_0 .net *"_ivl_3", 29 0, L_0x155f75c10;  1 drivers
o0x1480320b0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x155f72400_0 .net "instr_address", 31 0, o0x1480320b0;  0 drivers
v0x155f724a0_0 .net "instr_readdata", 31 0, L_0x155f75cf0;  1 drivers
v0x155f72550 .array "memory1", 0 65535, 31 0;
L_0x155f75b70 .array/port v0x155f72550, L_0x155f75c10;
L_0x155f75c10 .part o0x1480320b0, 0, 30;
S_0x155f72050 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x155f441e0;
 .timescale 0 0;
v0x155f72210_0 .var/i "i", 31 0;
    .scope S_0x155f6d180;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155f6de40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155f6de40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155f6de40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155f6de40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155f6de40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155f6de40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155f6de40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155f6de40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155f6de40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155f6de40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155f6de40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155f6de40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155f6de40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155f6de40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155f6de40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155f6de40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155f6de40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155f6de40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155f6de40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155f6de40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155f6de40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155f6de40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155f6de40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155f6de40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155f6de40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155f6de40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155f6de40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155f6de40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155f6de40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155f6de40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155f6de40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155f6de40, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x155f6d180;
T_1 ;
    %wait E_0x155f6ce10;
    %load/vec4 v0x155f6e1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155f6de40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155f6de40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155f6de40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155f6de40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155f6de40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155f6de40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155f6de40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155f6de40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155f6de40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155f6de40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155f6de40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155f6de40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155f6de40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155f6de40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155f6de40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155f6de40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155f6de40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155f6de40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155f6de40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155f6de40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155f6de40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155f6de40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155f6de40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155f6de40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155f6de40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155f6de40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155f6de40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155f6de40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155f6de40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155f6de40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155f6de40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155f6de40, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x155f6d9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x155f6e290_0;
    %load/vec4 v0x155f6e4b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x155f6e320_0;
    %load/vec4 v0x155f6e4b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155f6de40, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x155f6b430;
T_2 ;
    %wait E_0x155f6b640;
    %load/vec4 v0x155f6b7d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x155f6b670_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x155f6b7d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x155f6b670_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x155f6b7d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x155f6b730_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x155f6b670_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x155f6b670_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x155f6b670_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x155f6b670_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x155f6b670_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x155f43800;
T_3 ;
    %wait E_0x155f4e1c0;
    %load/vec4 v0x155f6b000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x155f6b220_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x155f6b0b0_0;
    %load/vec4 v0x155f6b170_0;
    %and;
    %assign/vec4 v0x155f6b220_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x155f6b0b0_0;
    %load/vec4 v0x155f6b170_0;
    %or;
    %assign/vec4 v0x155f6b220_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x155f6b0b0_0;
    %load/vec4 v0x155f6b170_0;
    %add;
    %assign/vec4 v0x155f6b220_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x155f6b0b0_0;
    %load/vec4 v0x155f6b170_0;
    %sub;
    %assign/vec4 v0x155f6b220_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x155f6b0b0_0;
    %load/vec4 v0x155f6b170_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x155f6b220_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x155f6b0b0_0;
    %load/vec4 v0x155f6b170_0;
    %or;
    %inv;
    %assign/vec4 v0x155f6b220_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x155f6cca0;
T_4 ;
    %wait E_0x155f6ce10;
    %load/vec4 v0x155f6d080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x155f6cf10_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x155f6cfc0_0;
    %assign/vec4 v0x155f6cf10_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x155f43b40;
T_5 ;
    %wait E_0x155f60020;
    %load/vec4 v0x155f6fa40_0;
    %load/vec4 v0x155f6f990_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x155f6f1c0_0;
    %load/vec4 v0x155f707c0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x155f70710_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x155f703c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x155f6f1c0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x155f70320_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x155f70710_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x155f70460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x155f70850_0;
    %store/vec4 v0x155f70710_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x155f6f1c0_0;
    %store/vec4 v0x155f70710_0, 0, 32;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x155f43b40;
T_6 ;
    %pushi/vec4 10, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x155f6ce10;
    %vpi_call/w 4 152 "$display", "next_instr_addr=%d", v0x155f70900_0 {0 0 0};
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %end;
    .thread T_6;
    .scope S_0x155f56330;
T_7 ;
    %vpi_call/w 3 28 "$display", "running" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155f71190_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x155f71190_0;
    %inv;
    %store/vec4 v0x155f71190_0, 0, 1;
    %delay 4, 0;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %end;
    .thread T_7;
    .scope S_0x155f56330;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155f71890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155f71220_0, 0, 1;
    %wait E_0x155f6ce10;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155f71890_0, 0, 1;
    %wait E_0x155f6ce10;
    %delay 1, 0;
    %pushi/vec4 2349596672, 0, 32;
    %store/vec4 v0x155f71730_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x155f71410_0, 0, 32;
    %wait E_0x155f6ce10;
    %delay 1, 0;
    %pushi/vec4 2349400064, 0, 32;
    %store/vec4 v0x155f71730_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x155f71410_0, 0, 32;
    %wait E_0x155f6ce10;
    %delay 1, 0;
    %pushi/vec4 25761825, 0, 32;
    %store/vec4 v0x155f71730_0, 0, 32;
    %wait E_0x155f6ce10;
    %delay 1, 0;
    %pushi/vec4 2885877760, 0, 32;
    %store/vec4 v0x155f71730_0, 0, 32;
    %wait E_0x155f6ce10;
    %delay 1, 0;
    %load/vec4 v0x155f71550_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 73 "$fatal", 32'sb00000000000000000000000000000001, "expected output=7, got output=%d", v0x155f71550_0 {0 0 0};
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x155f46e80;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x155f71e10_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x155f71e10_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x155f71e10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155f71ec0, 0, 4;
    %load/vec4 v0x155f71e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x155f71e10_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x155f46e80;
T_10 ;
    %wait E_0x155f71920;
    %load/vec4 v0x155f71cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x155f71d60_0;
    %ix/getv 3, v0x155f71a90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155f71ec0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x155f441e0;
T_11 ;
    %fork t_1, S_0x155f72050;
    %jmp t_0;
    .scope S_0x155f72050;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x155f72210_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x155f72210_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x155f72210_0;
    %store/vec4a v0x155f72550, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x155f72210_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x155f72210_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155f72550, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155f72550, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155f72550, 4, 0;
    %end;
    .scope S_0x155f441e0;
t_0 %join;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
