============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 09 2025  12:45:13 pm
  Module:                 carry_select_adder_8888_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1 ps) Path Delay Check
     Startpoint: (F) A[9]
       Endpoint: (F) Cout

                   Capture    Launch  
      Path Delay:+    4350         -  
      Drv Adjust:+       0         0  
         Arrival:=    4350            
                                      
   Required Time:=    4350            
       Data Path:-    4349            
           Slack:=       1            

Exceptions/Constraints:
  max_delay             4350            constraints.sdc_line_1 

#------------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags     Arc     Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------------
  A[9]                                                      -       -         F     (arrival)                      2  8.5  1000     0       0    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[1].FA/g2/COUT        -       A->COUT   F     sky130_fd_sc_hd__fahcin_1      1  3.6   104   641     641    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[2].FA/g66/COUT       -       CI->COUT  F     sky130_fd_sc_hd__fah_1         1  5.8    73   283     924    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[3].FA/g57__8246/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1          1  5.8    96   388    1312    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[4].FA/g57__7098/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1          1  5.8    96   396    1708    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[5].FA/g57__6131/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1          1  5.8    96   396    2104    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[6].FA/g57__1881/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1          1  5.8    96   396    2501    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[7].FA/g57__5115/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1          1  8.9   113   421    2922    (-,-) 
  g522__8428/Y                                              -       A0->Y     R     sky130_fd_sc_hd__mux2i_4       9 40.0   373   341    3263    (-,-) 
  g513__2346/Y                                              -       S->Y      R     sky130_fd_sc_hd__mux2i_2       9 36.7   550   556    3820    (-,-) 
  g504__6131/X                                              -       S->X      F     sky130_fd_sc_hd__mux2_2        1 51.3   158   529    4349    (-,-) 
  Cout                                                      -       -         F     (port)                         -    -     -     0    4349    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------------

