// Seed: 795944477
macromodule module_0 (
    input  tri1 id_0,
    output tri0 id_1
);
  assign id_1 = 1'b0 * 1;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input tri0 id_2,
    input tri id_3,
    input wand id_4,
    output wand id_5,
    input uwire id_6,
    output tri0 id_7,
    input wor id_8,
    input tri1 id_9,
    input tri0 id_10,
    input supply1 id_11,
    input wand id_12,
    input tri1 id_13,
    output tri id_14
);
  wire id_16;
  module_0(
      id_6, id_5
  ); id_17 :
  assert property (@(posedge 1) 1'b0)
  else begin
    id_5 = 1;
  end
  wire id_18, id_19;
endmodule
