#-----------------------------------------------------------
# Vivado v2014.4
# SW Build 1071353 on Tue Nov 18 16:37:30 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Wed Dec  9 13:11:22 2015
# Process ID: 4676
# Log file: /home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z010clg400-1
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/artix7/arty/C.0/board_part.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/artix7/basys3/1.1/board_part.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/artix7/nexys4/1.1/board_part.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/artix7/nexys4_ddr/1.1/board_part.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir /home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.cache/wt [current_project]
# set_property parent.project_path /home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language VHDL [current_project]
# set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
# set_property ip_repo_paths {
#   /home/fel/zyboSimpleHDMI/ip_repo/sobel_filter_1.0
#   /home/fel/zyboSimpleHDMI/ip/tbuf
#   /home/fel/zyboSimpleHDMI/ip/hdmi_rx_v1_00_a
#   /home/fel/sobel_test/src
#   /home/fel
# } [current_project]
# add_files /home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/design_1.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/fel/zyboSimpleHDMI/ip_repo/sobel_filter_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/fel/zyboSimpleHDMI/ip/tbuf'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/fel/zyboSimpleHDMI/ip/hdmi_rx_v1_00_a'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/fel/sobel_test/src'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/fel'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/fel' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is '/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:dataflow:1.0'. The one found in IP location '/home/fel' will take precedence over the same IP in location /home/fel/.local/share/Trash/files/new
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:digilent:hdmi_tx:1.0'. The one found in IP location '/home/fel/Downloads/zybo_base_system/source/vivado/hw/lib/Digilent/hdmi_tx_1.0' will take precedence over the same IP in location /home/fel/zybo_base_system/source/vivado/hw/lib/Digilent/hdmi_tx_1.0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'Digilent:digilent:axi_dispctrl:1.0'. The one found in IP location '/home/fel/Downloads/zybo_base_system/source/vivado/hw/lib/Digilent/axi_dispctrl_1.0' will take precedence over the same IP in location /home/fel/zybo_base_system/source/vivado/hw/lib/Digilent/axi_dispctrl_1.0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'analogdeviceinc.com:adi:axi_i2s_adi:1.0'. The one found in IP location '/home/fel/Downloads/zybo_base_system/source/vivado/hw/lib/ADI/axi_i2s_adi_1.0' will take precedence over the same IP in location /home/fel/zybo_base_system/source/vivado/hw/lib/ADI/axi_i2s_adi_1.0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:fifo_generator_v12_0_synth:1.0'. The one found in IP location '/home/fel/.local/share/Trash/files' will take precedence over the same IP in location /home/fel/.local/share/Trash/files/sobel_filter
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:mult:1.0'. The one found in IP location '/home/fel/.local/share/Trash/files/ip' will take precedence over the same IP in locations: 
   /home/fel/repo/FPGA_COPRO/HDMI_project/zyboSimpleHDMI/ip
   /home/fel/zyboSimpleHDMI/ip
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:tbuf:1.01'. The one found in IP location '/home/fel/.local/share/Trash/files/ip/tbuf' will take precedence over the same IP in locations: 
   /home/fel/repo/FPGA_COPRO/HDMI_project/zyboSimpleHDMI/ip/tbuf
   /home/fel/zyboSimpleHDMI/ip/tbuf
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:hdmi_rx:1.0'. The one found in IP location '/home/fel/.local/share/Trash/files/ip/hdmi_rx_v1_00_a' will take precedence over the same IP in locations: 
   /home/fel/repo/FPGA_COPRO/HDMI_project/zyboSimpleHDMI/ip/hdmi_rx_v1_00_a
   /home/fel/zyboSimpleHDMI/ip/hdmi_rx_v1_00_a
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:sobel9:1.0'. The one found in IP location '/home/fel/repo/FPGA_COPRO/HDMI_project/sobel_test/src' will take precedence over the same IP in location /home/fel/sobel_test/src
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'custom:user:sobel_filter:1.0'. The one found in IP location '/home/fel/repo/FPGA_COPRO/HDMI_project/zyboSimpleHDMI/ip_repo/sobel_filter_1.0' will take precedence over the same IP in locations: 
   /home/fel/ip_repo/sobel_filter_1.0
   /home/fel/zyboSimpleHDMI/ip_repo/sobel_filter_1.0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:design_1_wrapper:1.0'. The one found in IP location '/home/fel/repo/FPGA_COPRO/HDMI_project/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs' will take precedence over the same IP in location /home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:processing_system7:5.5'. The one found in IP location '/home/fel/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/xilinx.com/processing_system7_v5_5/da926f63' will take precedence over the same IP in the Xilinx installed IP.
# set_property used_in_implementation false [get_files -all /home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_line1/fifo_line1.xdc]
# set_property used_in_implementation false [get_files -all /home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_line1_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/design_1_ooc.xdc]
# set_property is_locked true [get_files /home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/design_1.bd]
# read_vhdl -library xil_defaultlib /home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
# read_xdc /home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/constrs_1/new/hdmi.xdc
# set_property used_in_implementation false [get_files /home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/constrs_1/new/hdmi.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file design_1_wrapper.hwdef }
# synth_design -top design_1_wrapper -part xc7z010clg400-1
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2015.04' and will expire in -223 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 619.875 ; gain = 86.109 ; free physical = 292 ; free virtual = 0
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:52]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:91]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:52]
INFO: [Synth 8-113] binding component instance 'GND' to cell 'GND' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:251]
INFO: [Synth 8-3491] module 'design_1_hdmi_rx_0_0' declared at '/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_hdmi_rx_0_0/synth/design_1_hdmi_rx_0_0.vhd:59' bound to instance 'hdmi_rx_0' of component 'design_1_hdmi_rx_0_0' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:255]
INFO: [Synth 8-638] synthesizing module 'design_1_hdmi_rx_0_0' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_hdmi_rx_0_0/synth/design_1_hdmi_rx_0_0.vhd:87]
INFO: [Synth 8-3491] module 'hdmi_rx' declared at '/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/hdmi_rx.vhd:33' bound to instance 'U0' of component 'hdmi_rx' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_hdmi_rx_0_0/synth/design_1_hdmi_rx_0_0.vhd:125]
INFO: [Synth 8-638] synthesizing module 'hdmi_rx' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/hdmi_rx.vhd:65]
INFO: [Synth 8-113] binding component instance 'DelayCtrl' to cell 'IDELAYCTRL' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/hdmi_rx.vhd:199]
INFO: [Synth 8-3491] module 'hdmi_clk' declared at '/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/hdmi_clk.vhd:75' bound to instance 'PclkGen' of component 'hdmi_clk' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/hdmi_rx.vhd:206]
INFO: [Synth 8-638] synthesizing module 'hdmi_clk' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/hdmi_clk.vhd:89]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'clkin1_buf' to cell 'IBUFGDS' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/hdmi_clk.vhd:121]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 25.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 25.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 25.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/hdmi_clk.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'hdmi_clk' (1#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/hdmi_clk.vhd:89]
INFO: [Synth 8-113] binding component instance 'BUFIO_inst' to cell 'BUFIO' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/hdmi_rx.vhd:217]
	Parameter BUFR_DIVIDE bound to: 5 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'BUFR_inst' to cell 'BUFR' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/hdmi_rx.vhd:222]
INFO: [Synth 8-113] binding component instance 'BUFG_dbg_inst' to cell 'BUFG' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/hdmi_rx.vhd:234]
INFO: [Synth 8-3491] module 'hdmi_ddc_w' declared at '/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/hdmi_ddc_w.vhd:27' bound to instance 'Edid' of component 'hdmi_ddc_w' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/hdmi_rx.vhd:243]
INFO: [Synth 8-638] synthesizing module 'hdmi_ddc_w' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/hdmi_ddc_w.vhd:40]
	Parameter SLAVE_ADDRESS bound to: 8'b10100000 
INFO: [Synth 8-3491] module 'TWISlaveCtl' declared at '/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/TWISlaveCtl.vhd:23' bound to instance 'Inst_TwiSlave' of component 'TWISlaveCtl' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/hdmi_ddc_w.vhd:204]
INFO: [Synth 8-638] synthesizing module 'TWISlaveCtl__parameterized0' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/TWISlaveCtl.vhd:39]
	Parameter SLAVE_ADDRESS bound to: 8'b10100000 
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = gray [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/TWISlaveCtl.vhd:42]
WARNING: [Synth 8-614] signal 'rd_wrn' is read in the process but is not in the sensitivity list [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/TWISlaveCtl.vhd:126]
WARNING: [Synth 8-614] signal 'dataByte' is read in the process but is not in the sensitivity list [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/TWISlaveCtl.vhd:126]
WARNING: [Synth 8-614] signal 'fStop' is read in the process but is not in the sensitivity list [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/TWISlaveCtl.vhd:126]
WARNING: [Synth 8-614] signal 'fStart' is read in the process but is not in the sensitivity list [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/TWISlaveCtl.vhd:126]
WARNING: [Synth 8-614] signal 'fStop' is read in the process but is not in the sensitivity list [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/TWISlaveCtl.vhd:165]
WARNING: [Synth 8-614] signal 'dataByte' is read in the process but is not in the sensitivity list [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/TWISlaveCtl.vhd:165]
WARNING: [Synth 8-614] signal 'rd_wrn' is read in the process but is not in the sensitivity list [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/TWISlaveCtl.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'TWISlaveCtl__parameterized0' (2#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/TWISlaveCtl.vhd:39]
INFO: [Synth 8-226] default block is never used [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/hdmi_ddc_w.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'hdmi_ddc_w' (3#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/hdmi_ddc_w.vhd:40]
INFO: [Synth 8-3491] module 'decoder' declared at '/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/decoder.v:21' bound to instance 'BlueDecoder' of component 'decoder' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/hdmi_rx.vhd:254]
INFO: [Synth 8-638] synthesizing module 'decoder' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/decoder.v:21]
	Parameter CTRLTOKEN0 bound to: 10'b1101010100 
	Parameter CTRLTOKEN1 bound to: 10'b0010101011 
	Parameter CTRLTOKEN2 bound to: 10'b0101010100 
	Parameter CTRLTOKEN3 bound to: 10'b1010101011 
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/decoder.v:61]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/decoder.v:62]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/decoder.v:64]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/decoder.v:66]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/decoder.v:67]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/decoder.v:69]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/decoder.v:70]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/decoder.v:71]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/decoder.v:72]
INFO: [Synth 8-638] synthesizing module 'ibuffs_copy' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/ibuffs_copy.vhd:58]
	Parameter sys_w bound to: 1 - type: integer 
	Parameter dev_w bound to: 10 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/ibuffs_copy.vhd:63]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/ibuffs_copy.vhd:72]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/ibuffs_copy.vhd:73]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/ibuffs_copy.vhd:81]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/ibuffs_copy.vhd:82]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/ibuffs_copy.vhd:97]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
INFO: [Synth 8-113] binding component instance 'ibufds_inst' to cell 'IBUFDS' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/ibuffs_copy.vhd:159]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelaye2_bus' to cell 'IDELAYE2' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/ibuffs_copy.vhd:171]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdese2_master' to cell 'ISERDESE2' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/ibuffs_copy.vhd:205]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdese2_slave' to cell 'ISERDESE2' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/ibuffs_copy.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'ibuffs_copy' (4#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/ibuffs_copy.vhd:58]
INFO: [Synth 8-638] synthesizing module 'phasealign' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/phasealign.v:65]
	Parameter CTKNCNTWD bound to: 4 - type: integer 
	Parameter SRCHTIMERWD bound to: 19 - type: integer 
	Parameter CTRLTOKEN0 bound to: 10'b1101010100 
	Parameter CTRLTOKEN1 bound to: 10'b0010101011 
	Parameter CTRLTOKEN2 bound to: 10'b0101010100 
	Parameter CTRLTOKEN3 bound to: 10'b1010101011 
	Parameter OPENEYE_CNTER_RST bound to: 4'b0000 
	Parameter OPENEYE_CNTER_FULL bound to: 4'b0100 
	Parameter INITDEC bound to: 14'b00000000000001 
	Parameter TESTDEC bound to: 14'b00000000000010 
	Parameter INITDECDONE bound to: 14'b00000000000100 
	Parameter IDLE bound to: 14'b00000000001000 
	Parameter PSINC bound to: 14'b00000000010000 
	Parameter PSINCDONE bound to: 14'b00000000100000 
	Parameter TESTOVFLW bound to: 14'b00000001000000 
	Parameter PSDEC bound to: 14'b00000010000000 
	Parameter PSDECDONE bound to: 14'b00000100000000 
	Parameter RCVDCTKN bound to: 14'b00001000000000 
	Parameter EYEOPENS bound to: 14'b00010000000000 
	Parameter JTRZONE bound to: 14'b00100000000000 
	Parameter PSALGND bound to: 14'b01000000000000 
	Parameter PSALGNERR bound to: 14'b10000000000000 
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/phasealign.v:92]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/phasealign.v:100]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/phasealign.v:102]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/phasealign.v:154]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/phasealign.v:178]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/phasealign.v:203]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/phasealign.v:225]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/phasealign.v:226]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/phasealign.v:234]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/phasealign.v:346]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/phasealign.v:261]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/phasealign.v:261]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/phasealign.v:371]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/phasealign.v:371]
WARNING: [Synth 8-3848] Net openeye_length in module/entity phasealign does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/phasealign.v:81]
INFO: [Synth 8-256] done synthesizing module 'phasealign' (5#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/phasealign.v:65]
INFO: [Synth 8-638] synthesizing module 'chnlbond' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/chnlbond.v:47]
	Parameter CTRLTOKEN0 bound to: 10'b1101010100 
	Parameter CTRLTOKEN1 bound to: 10'b0010101011 
	Parameter CTRLTOKEN2 bound to: 10'b0101010100 
	Parameter CTRLTOKEN3 bound to: 10'b1010101011 
INFO: [Synth 8-638] synthesizing module 'DRAM32XN' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/DRAM32XN.v:10]
	Parameter data_width bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RAM32X1D' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:28089]
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'RAM32X1D' (6#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:28089]
INFO: [Synth 8-256] done synthesizing module 'DRAM32XN' (7#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/DRAM32XN.v:10]
INFO: [Synth 8-4471] merging register 'rawdata_vld_q_reg' into 'we_reg' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/chnlbond.v:143]
INFO: [Synth 8-256] done synthesizing module 'chnlbond' (8#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/chnlbond.v:47]
INFO: [Synth 8-256] done synthesizing module 'decoder' (9#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/decoder.v:21]
INFO: [Synth 8-3491] module 'decoder' declared at '/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/decoder.v:21' bound to instance 'GreenDecoder' of component 'decoder' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/hdmi_rx.vhd:277]
INFO: [Synth 8-3491] module 'decoder' declared at '/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/decoder.v:21' bound to instance 'RedDecoder' of component 'decoder' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/hdmi_rx.vhd:300]
INFO: [Synth 8-256] done synthesizing module 'hdmi_rx' (10#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/vhdl/hdmi_rx.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'design_1_hdmi_rx_0_0' (11#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_hdmi_rx_0_0/synth/design_1_hdmi_rx_0_0.vhd:87]
INFO: [Synth 8-3491] module 'design_1_processing_system7_0_0' declared at '/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57' bound to instance 'processing_system7_0' of component 'design_1_processing_system7_0_0' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:281]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (12#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2232]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (13#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2233]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2234]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2236]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2237]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2238]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2239]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2240]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2241]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2242]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2243]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2244]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2245]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
INFO: [Synth 8-256] done synthesizing module 'PS7' (14#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:215]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:216]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:232]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:246]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:247]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:261]
WARNING: [Synth 8-3848] Net PJTAG_TDO in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:298]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1304]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1305]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:407]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1063]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1062]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1072]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1071]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (15#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:223]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (16#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
INFO: [Synth 8-3491] module 'design_1_sobel9_0_0' declared at '/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/synth/design_1_sobel9_0_0.vhd:56' bound to instance 'sobel9_0' of component 'design_1_sobel9_0_0' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:324]
INFO: [Synth 8-638] synthesizing module 'design_1_sobel9_0_0' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/synth/design_1_sobel9_0_0.vhd:76]
	Parameter DELAY bound to: 2750 - type: integer 
INFO: [Synth 8-3491] module 'dataflow' declared at '/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/sobel9_v1_0/9c7882e3/dataflow.vhd:35' bound to instance 'U0' of component 'dataflow' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/synth/design_1_sobel9_0_0.vhd:109]
INFO: [Synth 8-638] synthesizing module 'dataflow__parameterized0' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/sobel9_v1_0/9c7882e3/dataflow.vhd:57]
	Parameter DELAY bound to: 2750 - type: integer 
INFO: [Synth 8-3491] module 'fifo_line1' declared at '/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/synth/fifo_line1.vhd:59' bound to instance 'fifo1' of component 'fifo_line1' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/sobel9_v1_0/9c7882e3/dataflow.vhd:138]
INFO: [Synth 8-638] synthesizing module 'fifo_line1' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/synth/fifo_line1.vhd:73]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 8 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 2kx9 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1276 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1275 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_RD_DEPTH bound to: 2048 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_DEPTH bound to: 2048 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v12_0' declared at '/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:127' bound to instance 'U0' of component 'fifo_generator_v12_0' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/synth/fifo_line1.vhd:528]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized0' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 8 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 2kx9 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1276 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1275 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_RD_DEPTH bound to: 2048 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_DEPTH bound to: 2048 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 8 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 2kx9 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1276 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1275 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_RD_DEPTH bound to: 2048 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_DEPTH bound to: 2048 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 8 - type: integer 
	Parameter C_WR_DEPTH bound to: 2048 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 8 - type: integer 
	Parameter C_RD_DEPTH bound to: 2048 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1276 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1275 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 2kx9 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 8 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 8 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_RD_DEPTH bound to: 2048 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_DEPTH bound to: 2048 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1276 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1275 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_WR_RST_MAXFAN bound to: 2 - type: integer 
	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12298]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12299]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12301]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12302]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12304]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12305]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12668]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12669]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12670]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (17#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 8 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'input_blk' (18#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 8 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 2048 - type: integer 
	Parameter C_RD_DEPTH bound to: 2048 - type: integer 
	Parameter C_WR_DEPTH bound to: 2048 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: ECCHSIAO32-7 - type: string 
	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: no_mem_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 00 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6231]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized0' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: ECCHSIAO32-7 - type: string 
	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: no_mem_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 00 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: (null) - type: string 
	Parameter C_COUNT_18K_BRAM bound to: (null) - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: ECCHSIAO32-7 - type: string 
	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: no_mem_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 00 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_ALGORITHM_i bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
	Parameter C_PRIM_TYPE_i bound to: 3 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA_ALGO bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA_i bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 00 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB_ALGO bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB_i bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WEA_I_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_WIDTH_A_CORE bound to: 8 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_ADDRA_WIDTH_CORE bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RSTB_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WEB_I_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_WIDTH_B_CORE bound to: 8 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_ADDRB_WIDTH_CORE bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (19#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_PRIM_TYPE_i bound to: 3 - type: integer 
	Parameter C_USER_WIDTH bound to: 8 - type: integer 
	Parameter C_USER_DEPTH bound to: 2048 - type: integer 
	Parameter C_TOTAL_PRIMS bound to: 1 - type: integer 
	Parameter C_DEPTH_RESOLUTION bound to: 2048 - type: integer 
	Parameter C_START_WIDTH bound to: 320000'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_START_DEPTH bound to: 320000'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_PRIM_WIDTH bound to: 320000'b0000000000000000000000000000100100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_PRIM_DEPTH bound to: 320000'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_USED_WIDTH bound to: 320000'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA_i bound to: 0 - type: integer 
	Parameter C_WE_WIDTH_A bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RSTB_WIDTH bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 00 - type: string 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB_i bound to: 0 - type: integer 
	Parameter C_WE_WIDTH_B bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_USER_WIDTH bound to: 8 - type: integer 
	Parameter C_USER_DEPTH bound to: 2048 - type: integer 
	Parameter C_START_WIDTH bound to: 0 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 9 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 2048 - type: integer 
	Parameter C_USED_WIDTH bound to: 8 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 8'b00000000 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 8'b00000000 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
INFO: [Synth 8-3919] null assignment ignored [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_USER_WIDTH bound to: 8 - type: integer 
	Parameter C_USER_DEPTH bound to: 2048 - type: integer 
	Parameter C_START_WIDTH bound to: 0 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 9 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 2048 - type: integer 
	Parameter C_USED_WIDTH bound to: 8 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_USE_BYTE_WE bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_SSRA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_SINITA_VAL bound to: 9'b000000000 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 9 - type: integer 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 9 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter C_HAS_SSRB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_SINITB_VAL bound to: 9'b000000000 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 9 - type: integer 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 9 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 20'b00000000000000000000 
	Parameter INIT_B bound to: 18'b000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_WIDTH_B bound to: 9 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 20'b00000000000000000000 
	Parameter SRVAL_B bound to: 18'b000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 9 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 9 - type: integer 
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:15581]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (20#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (21#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (22#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A_CORE bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B_CORE bound to: 8 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (23#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (24#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (25#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized0' (26#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory' (27#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_RD_DEPTH bound to: 2048 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_DEPTH bound to: 2048 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (28#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'compare' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
	Parameter C_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7539]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-256] done synthesizing module 'compare' (29#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (30#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (31#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1276 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1275 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_WR_RD_RATIO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (32#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
	Parameter C_RD_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (33#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14533]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1276 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1275 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss' (34#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14533]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (35#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_DIN_WIDTH bound to: 8 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 8 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_blk' (36#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (37#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (38#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth' (39#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized0' (40#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_line1' (41#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/synth/fifo_line1.vhd:73]
INFO: [Synth 8-3491] module 'fifo_line1' declared at '/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/synth/fifo_line1.vhd:59' bound to instance 'fifo2' of component 'fifo_line1' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/sobel9_v1_0/9c7882e3/dataflow.vhd:141]
INFO: [Synth 8-3491] module 'counter3' declared at '/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/sobel9_v1_0/9c7882e3/counter.vhd:75' bound to instance 'rst_dalay_cnt' of component 'counter3' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/sobel9_v1_0/9c7882e3/dataflow.vhd:144]
INFO: [Synth 8-638] synthesizing module 'counter3' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/sobel9_v1_0/9c7882e3/counter.vhd:81]
INFO: [Synth 8-226] default block is never used [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/sobel9_v1_0/9c7882e3/counter.vhd:93]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/sobel9_v1_0/9c7882e3/counter.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'counter3' (42#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/sobel9_v1_0/9c7882e3/counter.vhd:81]
INFO: [Synth 8-3491] module 'counter2' declared at '/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/sobel9_v1_0/9c7882e3/counter.vhd:34' bound to instance 'stage1_cnt' of component 'counter2' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/sobel9_v1_0/9c7882e3/dataflow.vhd:145]
INFO: [Synth 8-638] synthesizing module 'counter2' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/sobel9_v1_0/9c7882e3/counter.vhd:40]
INFO: [Synth 8-226] default block is never used [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/sobel9_v1_0/9c7882e3/counter.vhd:52]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/sobel9_v1_0/9c7882e3/counter.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'counter2' (43#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/sobel9_v1_0/9c7882e3/counter.vhd:40]
INFO: [Synth 8-3491] module 'counter2' declared at '/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/sobel9_v1_0/9c7882e3/counter.vhd:34' bound to instance 'stage2_cnt' of component 'counter2' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/sobel9_v1_0/9c7882e3/dataflow.vhd:146]
INFO: [Synth 8-3491] module 'counter2' declared at '/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/sobel9_v1_0/9c7882e3/counter.vhd:34' bound to instance 'stage3_cnt' of component 'counter2' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/sobel9_v1_0/9c7882e3/dataflow.vhd:147]
INFO: [Synth 8-3491] module 'sobel_calc' declared at '/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/sobel9_v1_0/9c7882e3/sobel_calc.vhd:51' bound to instance 'sobel' of component 'sobel_calc' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/sobel9_v1_0/9c7882e3/dataflow.vhd:149]
INFO: [Synth 8-638] synthesizing module 'sobel_calc' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/sobel9_v1_0/9c7882e3/sobel_calc.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'sobel_calc' (44#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/sobel9_v1_0/9c7882e3/sobel_calc.vhd:73]
WARNING: [Synth 8-614] signal 'rst_delay' is read in the process but is not in the sensitivity list [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/sobel9_v1_0/9c7882e3/dataflow.vhd:151]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/sobel9_v1_0/9c7882e3/dataflow.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'dataflow__parameterized0' (45#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/sobel9_v1_0/9c7882e3/dataflow.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_sobel9_0_0' (46#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/synth/design_1_sobel9_0_0.vhd:76]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_0' declared at '/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.vhd:29' bound to instance 'xlconstant_0' of component 'design_1_xlconstant_0_0' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:342]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.vhd:35]
	Parameter CONST_VAL bound to: 1'b0 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'xlconstant' declared at '/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.vhd:27' bound to instance 'U0' of component 'xlconstant' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.vhd:49]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized0' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.vhd:36]
	Parameter CONST_VAL bound to: 1'b0 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized0' (47#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (48#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.vhd:35]
INFO: [Synth 8-3491] module 'design_1_xlconstant_1_0' declared at '/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.vhd:29' bound to instance 'xlconstant_1' of component 'design_1_xlconstant_1_0' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:346]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_1_0' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.vhd:35]
	Parameter CONST_VAL bound to: 10'b0000110010 
	Parameter CONST_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'xlconstant' declared at '/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.vhd:27' bound to instance 'U0' of component 'xlconstant' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.vhd:49]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized2' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.vhd:36]
	Parameter CONST_VAL bound to: 10'b0000110010 
	Parameter CONST_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized2' (48#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_1_0' (49#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.vhd:35]
INFO: [Synth 8-3491] module 'design_1_xlconstant_2_0' declared at '/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.vhd:29' bound to instance 'xlconstant_2' of component 'design_1_xlconstant_2_0' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:350]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_2_0' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.vhd:35]
	Parameter CONST_VAL bound to: 27'b111000001110000010111000001 
	Parameter CONST_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-3491] module 'xlconstant' declared at '/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.vhd:27' bound to instance 'U0' of component 'xlconstant' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.vhd:49]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized4' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.vhd:36]
	Parameter CONST_VAL bound to: 27'b111000001110000010111000001 
	Parameter CONST_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized4' (49#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_2_0' (50#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.vhd:35]
INFO: [Synth 8-3491] module 'design_1_xlconstant_3_0' declared at '/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_3_0/sim/design_1_xlconstant_3_0.vhd:29' bound to instance 'xlconstant_3' of component 'design_1_xlconstant_3_0' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:354]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_3_0' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_3_0/sim/design_1_xlconstant_3_0.vhd:35]
	Parameter CONST_VAL bound to: 27'b111000001110000010111000001 
	Parameter CONST_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-3491] module 'xlconstant' declared at '/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.vhd:27' bound to instance 'U0' of component 'xlconstant' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_3_0/sim/design_1_xlconstant_3_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_3_0' (51#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_3_0/sim/design_1_xlconstant_3_0.vhd:35]
INFO: [Synth 8-3491] module 'design_1_xlconstant_5_0' declared at '/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_5_0/sim/design_1_xlconstant_5_0.vhd:29' bound to instance 'xlconstant_5' of component 'design_1_xlconstant_5_0' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:358]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_5_0' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_5_0/sim/design_1_xlconstant_5_0.vhd:35]
	Parameter CONST_VAL bound to: 1'b0 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'xlconstant' declared at '/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.vhd:27' bound to instance 'U0' of component 'xlconstant' [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_5_0/sim/design_1_xlconstant_5_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_5_0' (52#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_5_0/sim/design_1_xlconstant_5_0.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'design_1' (53#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (54#1) [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:52]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:01:30 . Memory (MB): peak = 766.535 ; gain = 232.770 ; free physical = 135 ; free virtual = 0
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:00 ; elapsed = 00:01:30 . Memory (MB): peak = 766.535 ; gain = 232.770 ; free physical = 135 ; free virtual = 0
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_line1/fifo_line1.xdc] for cell 'design_1_i/sobel9_0/U0/fifo1/U0'
Finished Parsing XDC File [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_line1/fifo_line1.xdc] for cell 'design_1_i/sobel9_0/U0/fifo1/U0'
Parsing XDC File [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_line1/fifo_line1.xdc] for cell 'design_1_i/sobel9_0/U0/fifo2/U0'
Finished Parsing XDC File [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_line1/fifo_line1.xdc] for cell 'design_1_i/sobel9_0/U0/fifo2/U0'
Parsing XDC File [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/constrs_1/new/hdmi.xdc]
Finished Parsing XDC File [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/constrs_1/new/hdmi.xdc]
Parsing XDC File [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.runs/synth_1/dont_touch.xdc]
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 31 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 30 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 880.531 ; gain = 0.000 ; free physical = 119 ; free virtual = 0
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:00 ; elapsed = 00:01:47 . Memory (MB): peak = 880.535 ; gain = 346.770 ; free physical = 118 ; free virtual = 0
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:00 ; elapsed = 00:01:47 . Memory (MB): peak = 880.535 ; gain = 346.770 ; free physical = 118 ; free virtual = 0
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  /home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  /home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for design_1_i/hdmi_rx_0. (constraint file  /home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  /home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.runs/synth_1/dont_touch.xdc, line 16).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_1. (constraint file  /home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.runs/synth_1/dont_touch.xdc, line 19).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_2. (constraint file  /home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.runs/synth_1/dont_touch.xdc, line 22).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_3. (constraint file  /home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.runs/synth_1/dont_touch.xdc, line 25).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_5. (constraint file  /home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.runs/synth_1/dont_touch.xdc, line 28).
Applied set_property DONT_TOUCH = true for design_1_i/sobel9_0. (constraint file  /home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.runs/synth_1/dont_touch.xdc, line 31).
Applied set_property DONT_TOUCH = true for design_1_i/sobel9_0/U0/fifo1. (constraint file  /home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.runs/synth_1/dont_touch.xdc, line 34).
Applied set_property DONT_TOUCH = true for design_1_i/sobel9_0/U0/fifo2. (constraint file  /home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.runs/synth_1/dont_touch.xdc, line 34).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  /home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.runs/synth_1/dont_touch.xdc, line 37).
Applied set_property DONT_TOUCH = true for design_1_i/sobel9_0/U0/fifo1/U0. (constraint file  /home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.runs/synth_1/dont_touch.xdc, line 40).
Applied set_property DONT_TOUCH = true for design_1_i/sobel9_0/U0/fifo2/U0. (constraint file  /home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.runs/synth_1/dont_touch.xdc, line 40).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:00 ; elapsed = 00:01:50 . Memory (MB): peak = 880.535 ; gain = 346.770 ; free physical = 118 ; free virtual = 0
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TWISlaveCtl__parameterized0'
ROM "shiftBitOut" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "nstate" won't be mapped to RAM because it is too sparse.
ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "tkn0" won't be mapped to RAM because it is too sparse.
ROM "tkn1" won't be mapped to RAM because it is too sparse.
ROM "tkn2" won't be mapped to RAM because it is too sparse.
ROM "tkn3" won't be mapped to RAM because it is too sparse.
ROM "found_vld_openeye" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "ps_overflow" won't be mapped to RAM because it is too sparse.
ROM "fStartCnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "c0" won't be mapped to RAM because it is too sparse.
ROM "vde" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'gray' in module 'TWISlaveCtl__parameterized0'
INFO: [Synth 8-3969] The signal edid_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow.
WARNING: [Synth 8-3848] Net openeye_length in module/entity phasealign does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/hdmi_rx_v1_0/6e86e573/hdl/verilog/phasealign.v:81]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:215]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:216]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:232]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:246]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:247]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:261]
WARNING: [Synth 8-3848] Net PJTAG_TDO in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:298]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1304]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1305]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:407]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1063]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1062]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1072]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1071]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:00 ; elapsed = 00:01:51 . Memory (MB): peak = 880.535 ; gain = 346.770 ; free physical = 114 ; free virtual = 0
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register hsync_sr_reg [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/sobel9_v1_0/9c7882e3/dataflow.vhd:185]
INFO: [Synth 8-3538] Detected potentially large (wide) register vsync_sr_reg [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/sobel9_v1_0/9c7882e3/dataflow.vhd:182]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   3 Input     32 Bit       Adders := 8     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 6     
	   3 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 15    
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 130   
+---Registers : 
	             2750 Bit    Registers := 2     
	               14 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 19    
	                9 Bit    Registers := 9     
	                8 Bit    Registers := 19    
	                4 Bit    Registers := 15    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 164   
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 9     
	   2 Input     14 Bit        Muxes := 12    
	   2 Input     13 Bit        Muxes := 6     
	   2 Input     11 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 7     
	   5 Input      9 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 12    
	  22 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 67    
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	  15 Input      1 Bit        Muxes := 45    
	   5 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register hsync_sr_reg [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/sobel9_v1_0/9c7882e3/dataflow.vhd:185]
INFO: [Synth 8-3538] Detected potentially large (wide) register vsync_sr_reg [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/ipshared/user.org/sobel9_v1_0/9c7882e3/dataflow.vhd:182]
Hierarchical RTL Component report 
Module design_1_wrapper 
Detailed RTL Component Info : 
Module hdmi_clk 
Detailed RTL Component Info : 
Module TWISlaveCtl__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  22 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 1     
Module hdmi_ddc_w 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ibuffs_copy 
Detailed RTL Component Info : 
Module phasealign 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 6     
Module DRAM32XN 
Detailed RTL Component Info : 
Module chnlbond 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
Module hdmi_rx 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module design_1_hdmi_rx_0_0 
Detailed RTL Component Info : 
Module processing_system7_v5_5_processing_system7 
Detailed RTL Component Info : 
Module design_1_processing_system7_0_0 
Detailed RTL Component Info : 
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
Module input_blk 
Detailed RTL Component Info : 
Module output_blk 
Detailed RTL Component Info : 
Module blk_mem_input_block 
Detailed RTL Component Info : 
Module blk_mem_output_block 
Detailed RTL Component Info : 
Module blk_mem_gen_prim_wrapper 
Detailed RTL Component Info : 
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
Module blk_mem_gen_generic_cstr 
Detailed RTL Component Info : 
Module blk_mem_gen_top 
Detailed RTL Component Info : 
Module blk_mem_gen_v8_2_synth 
Detailed RTL Component Info : 
Module blk_mem_gen_v8_2__parameterized0 
Detailed RTL Component Info : 
Module memory 
Detailed RTL Component Info : 
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_logic 
Detailed RTL Component Info : 
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_pf_ss 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module wr_logic 
Detailed RTL Component Info : 
Module fifo_generator_ramfifo 
Detailed RTL Component Info : 
Module fifo_generator_top 
Detailed RTL Component Info : 
Module fifo_generator_v12_0_synth 
Detailed RTL Component Info : 
Module fifo_generator_v12_0__parameterized0 
Detailed RTL Component Info : 
Module fifo_line1__xdcDup__1 
Detailed RTL Component Info : 
Module fifo_line1 
Detailed RTL Component Info : 
Module counter3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module counter2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module sobel_calc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   3 Input     32 Bit       Adders := 8     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 9     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 9     
	   2 Input     10 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 9     
Module dataflow__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	             2750 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                1 Bit    Registers := 2     
Module design_1_sobel9_0_0 
Detailed RTL Component Info : 
Module xlconstant__parameterized0 
Detailed RTL Component Info : 
Module design_1_xlconstant_0_0 
Detailed RTL Component Info : 
Module xlconstant__parameterized2 
Detailed RTL Component Info : 
Module design_1_xlconstant_1_0 
Detailed RTL Component Info : 
Module xlconstant__parameterized4 
Detailed RTL Component Info : 
Module design_1_xlconstant_2_0 
Detailed RTL Component Info : 
Module design_1_xlconstant_3_0 
Detailed RTL Component Info : 
Module design_1_xlconstant_5_0 
Detailed RTL Component Info : 
Module design_1 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:00 ; elapsed = 00:01:52 . Memory (MB): peak = 880.535 ; gain = 346.770 ; free physical = 114 ; free virtual = 0
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
ROM "PhaseAlignment/tkn1" won't be mapped to RAM because it is too sparse.
ROM "PhaseAlignment/tkn2" won't be mapped to RAM because it is too sparse.
ROM "PhaseAlignment/tkn3" won't be mapped to RAM because it is too sparse.
ROM "PhaseAlignment/tkn0" won't be mapped to RAM because it is too sparse.
ROM "c0" won't be mapped to RAM because it is too sparse.
ROM "vde" won't be mapped to RAM because it is too sparse.
ROM "PhaseAlignment/tkn1" won't be mapped to RAM because it is too sparse.
ROM "PhaseAlignment/tkn2" won't be mapped to RAM because it is too sparse.
ROM "PhaseAlignment/tkn3" won't be mapped to RAM because it is too sparse.
ROM "PhaseAlignment/tkn0" won't be mapped to RAM because it is too sparse.
ROM "c0" won't be mapped to RAM because it is too sparse.
ROM "vde" won't be mapped to RAM because it is too sparse.
ROM "PhaseAlignment/tkn1" won't be mapped to RAM because it is too sparse.
ROM "PhaseAlignment/tkn2" won't be mapped to RAM because it is too sparse.
ROM "PhaseAlignment/tkn3" won't be mapped to RAM because it is too sparse.
ROM "PhaseAlignment/tkn0" won't be mapped to RAM because it is too sparse.
ROM "c0" won't be mapped to RAM because it is too sparse.
ROM "vde" won't be mapped to RAM because it is too sparse.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:00 ; elapsed = 00:01:53 . Memory (MB): peak = 880.535 ; gain = 346.770 ; free physical = 113 ; free virtual = 0
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:00 ; elapsed = 00:01:53 . Memory (MB): peak = 880.535 ; gain = 346.770 ; free physical = 113 ; free virtual = 0

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3969] The signal U0/Edid/edid_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow.
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+---------------------+------------------+------------------------+---+---+------------------------+---+---+---------+--------+--------+----------------------------------------------------------+
|Module Name          | RTL Object       | PORT A (depth X width) | W | R | PORT B (depth X width) | W | R | OUT_REG | RAMB18 | RAMB36 | Hierarchical Name                                        | 
+---------------------+------------------+------------------------+---+---+------------------------+---+---+---------+--------+--------+----------------------------------------------------------+
|design_1_hdmi_rx_0_0 | U0/Edid/edid_reg | 128 X 8(READ_FIRST)    | W | R |                        |   |   | Port A  | 1      | 0      | design_1_wrapper/design_1/design_1_hdmi_rx_0_0/extram__2 | 
+---------------------+------------------+------------------------+---+---+------------------------+---+---+---------+--------+--------+----------------------------------------------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
Distributed RAM: 
+---------------------+-----------------------------------------------------------------+--------------------+----------------------+--------------+--------------------------------------------------+
|Module Name          | RTL Object                                                      | Inference Criteria | Size (depth X width) | Primitives   | Hierarchical Name                                | 
+---------------------+-----------------------------------------------------------------+--------------------+----------------------+--------------+--------------------------------------------------+
|design_1_hdmi_rx_0_0 | \U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[0].RAM32X1D_inst   | User Instantiated  | -                    | RAM32X1D X 1 | design_1_hdmi_rx_0_0->design_1->design_1_wrapper | 
|design_1_hdmi_rx_0_0 | \U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[1].RAM32X1D_inst   | User Instantiated  | -                    | RAM32X1D X 1 | design_1_hdmi_rx_0_0->design_1->design_1_wrapper | 
|design_1_hdmi_rx_0_0 | \U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[2].RAM32X1D_inst   | User Instantiated  | -                    | RAM32X1D X 1 | design_1_hdmi_rx_0_0->design_1->design_1_wrapper | 
|design_1_hdmi_rx_0_0 | \U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[3].RAM32X1D_inst   | User Instantiated  | -                    | RAM32X1D X 1 | design_1_hdmi_rx_0_0->design_1->design_1_wrapper | 
|design_1_hdmi_rx_0_0 | \U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[4].RAM32X1D_inst   | User Instantiated  | -                    | RAM32X1D X 1 | design_1_hdmi_rx_0_0->design_1->design_1_wrapper | 
|design_1_hdmi_rx_0_0 | \U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[5].RAM32X1D_inst   | User Instantiated  | -                    | RAM32X1D X 1 | design_1_hdmi_rx_0_0->design_1->design_1_wrapper | 
|design_1_hdmi_rx_0_0 | \U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[6].RAM32X1D_inst   | User Instantiated  | -                    | RAM32X1D X 1 | design_1_hdmi_rx_0_0->design_1->design_1_wrapper | 
|design_1_hdmi_rx_0_0 | \U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[7].RAM32X1D_inst   | User Instantiated  | -                    | RAM32X1D X 1 | design_1_hdmi_rx_0_0->design_1->design_1_wrapper | 
|design_1_hdmi_rx_0_0 | \U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[8].RAM32X1D_inst   | User Instantiated  | -                    | RAM32X1D X 1 | design_1_hdmi_rx_0_0->design_1->design_1_wrapper | 
|design_1_hdmi_rx_0_0 | \U0/BlueDecoder/ChannelBond/cbfifo_i/dram16s[9].RAM32X1D_inst   | User Instantiated  | -                    | RAM32X1D X 1 | design_1_hdmi_rx_0_0->design_1->design_1_wrapper | 
|design_1_hdmi_rx_0_0 | \U0/GreenDecoder/ChannelBond/cbfifo_i/dram16s[0].RAM32X1D_inst  | User Instantiated  | -                    | RAM32X1D X 1 | design_1_hdmi_rx_0_0->design_1->design_1_wrapper | 
|design_1_hdmi_rx_0_0 | \U0/GreenDecoder/ChannelBond/cbfifo_i/dram16s[1].RAM32X1D_inst  | User Instantiated  | -                    | RAM32X1D X 1 | design_1_hdmi_rx_0_0->design_1->design_1_wrapper | 
|design_1_hdmi_rx_0_0 | \U0/GreenDecoder/ChannelBond/cbfifo_i/dram16s[2].RAM32X1D_inst  | User Instantiated  | -                    | RAM32X1D X 1 | design_1_hdmi_rx_0_0->design_1->design_1_wrapper | 
|design_1_hdmi_rx_0_0 | \U0/GreenDecoder/ChannelBond/cbfifo_i/dram16s[3].RAM32X1D_inst  | User Instantiated  | -                    | RAM32X1D X 1 | design_1_hdmi_rx_0_0->design_1->design_1_wrapper | 
|design_1_hdmi_rx_0_0 | \U0/GreenDecoder/ChannelBond/cbfifo_i/dram16s[4].RAM32X1D_inst  | User Instantiated  | -                    | RAM32X1D X 1 | design_1_hdmi_rx_0_0->design_1->design_1_wrapper | 
|design_1_hdmi_rx_0_0 | \U0/GreenDecoder/ChannelBond/cbfifo_i/dram16s[5].RAM32X1D_inst  | User Instantiated  | -                    | RAM32X1D X 1 | design_1_hdmi_rx_0_0->design_1->design_1_wrapper | 
|design_1_hdmi_rx_0_0 | \U0/GreenDecoder/ChannelBond/cbfifo_i/dram16s[6].RAM32X1D_inst  | User Instantiated  | -                    | RAM32X1D X 1 | design_1_hdmi_rx_0_0->design_1->design_1_wrapper | 
|design_1_hdmi_rx_0_0 | \U0/GreenDecoder/ChannelBond/cbfifo_i/dram16s[7].RAM32X1D_inst  | User Instantiated  | -                    | RAM32X1D X 1 | design_1_hdmi_rx_0_0->design_1->design_1_wrapper | 
|design_1_hdmi_rx_0_0 | \U0/GreenDecoder/ChannelBond/cbfifo_i/dram16s[8].RAM32X1D_inst  | User Instantiated  | -                    | RAM32X1D X 1 | design_1_hdmi_rx_0_0->design_1->design_1_wrapper | 
|design_1_hdmi_rx_0_0 | \U0/GreenDecoder/ChannelBond/cbfifo_i/dram16s[9].RAM32X1D_inst  | User Instantiated  | -                    | RAM32X1D X 1 | design_1_hdmi_rx_0_0->design_1->design_1_wrapper | 
|design_1_hdmi_rx_0_0 | \U0/RedDecoder/ChannelBond/cbfifo_i/dram16s[0].RAM32X1D_inst    | User Instantiated  | -                    | RAM32X1D X 1 | design_1_hdmi_rx_0_0->design_1->design_1_wrapper | 
|design_1_hdmi_rx_0_0 | \U0/RedDecoder/ChannelBond/cbfifo_i/dram16s[1].RAM32X1D_inst    | User Instantiated  | -                    | RAM32X1D X 1 | design_1_hdmi_rx_0_0->design_1->design_1_wrapper | 
|design_1_hdmi_rx_0_0 | \U0/RedDecoder/ChannelBond/cbfifo_i/dram16s[2].RAM32X1D_inst    | User Instantiated  | -                    | RAM32X1D X 1 | design_1_hdmi_rx_0_0->design_1->design_1_wrapper | 
|design_1_hdmi_rx_0_0 | \U0/RedDecoder/ChannelBond/cbfifo_i/dram16s[3].RAM32X1D_inst    | User Instantiated  | -                    | RAM32X1D X 1 | design_1_hdmi_rx_0_0->design_1->design_1_wrapper | 
|design_1_hdmi_rx_0_0 | \U0/RedDecoder/ChannelBond/cbfifo_i/dram16s[4].RAM32X1D_inst    | User Instantiated  | -                    | RAM32X1D X 1 | design_1_hdmi_rx_0_0->design_1->design_1_wrapper | 
|design_1_hdmi_rx_0_0 | \U0/RedDecoder/ChannelBond/cbfifo_i/dram16s[5].RAM32X1D_inst    | User Instantiated  | -                    | RAM32X1D X 1 | design_1_hdmi_rx_0_0->design_1->design_1_wrapper | 
|design_1_hdmi_rx_0_0 | \U0/RedDecoder/ChannelBond/cbfifo_i/dram16s[6].RAM32X1D_inst    | User Instantiated  | -                    | RAM32X1D X 1 | design_1_hdmi_rx_0_0->design_1->design_1_wrapper | 
|design_1_hdmi_rx_0_0 | \U0/RedDecoder/ChannelBond/cbfifo_i/dram16s[7].RAM32X1D_inst    | User Instantiated  | -                    | RAM32X1D X 1 | design_1_hdmi_rx_0_0->design_1->design_1_wrapper | 
|design_1_hdmi_rx_0_0 | \U0/RedDecoder/ChannelBond/cbfifo_i/dram16s[8].RAM32X1D_inst    | User Instantiated  | -                    | RAM32X1D X 1 | design_1_hdmi_rx_0_0->design_1->design_1_wrapper | 
|design_1_hdmi_rx_0_0 | \U0/RedDecoder/ChannelBond/cbfifo_i/dram16s[9].RAM32X1D_inst    | User Instantiated  | -                    | RAM32X1D X 1 | design_1_hdmi_rx_0_0->design_1->design_1_wrapper | 
+---------------------+-----------------------------------------------------------------+--------------------+----------------------+--------------+--------------------------------------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:00 ; elapsed = 00:01:58 . Memory (MB): peak = 880.539 ; gain = 346.773 ; free physical = 95 ; free virtual = 0
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:00 ; elapsed = 00:01:58 . Memory (MB): peak = 880.539 ; gain = 346.773 ; free physical = 95 ; free virtual = 0
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:00 ; elapsed = 00:01:58 . Memory (MB): peak = 880.539 ; gain = 346.773 ; free physical = 95 ; free virtual = 0

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:00 ; elapsed = 00:01:58 . Memory (MB): peak = 880.539 ; gain = 346.773 ; free physical = 95 ; free virtual = 0
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:00 ; elapsed = 00:02:17 . Memory (MB): peak = 972.531 ; gain = 438.766 ; free physical = 68 ; free virtual = 0
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:00 ; elapsed = 00:02:18 . Memory (MB): peak = 981.539 ; gain = 447.773 ; free physical = 72 ; free virtual = 0
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\U0/Edid/regAddr_reg[7] ) is unused and will be removed from module design_1_hdmi_rx_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/GreenDecoder/bitslip_cntr_reg[3] ) is unused and will be removed from module design_1_hdmi_rx_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/GreenDecoder/bitslip_cntr_reg[2] ) is unused and will be removed from module design_1_hdmi_rx_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/GreenDecoder/bitslip_cntr_reg[1] ) is unused and will be removed from module design_1_hdmi_rx_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/GreenDecoder/bitslip_cntr_reg[0] ) is unused and will be removed from module design_1_hdmi_rx_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/RedDecoder/bitslip_cntr_reg[3] ) is unused and will be removed from module design_1_hdmi_rx_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/RedDecoder/bitslip_cntr_reg[2] ) is unused and will be removed from module design_1_hdmi_rx_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/RedDecoder/bitslip_cntr_reg[1] ) is unused and will be removed from module design_1_hdmi_rx_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/RedDecoder/bitslip_cntr_reg[0] ) is unused and will be removed from module design_1_hdmi_rx_0_0.
INFO: [Synth 8-4480] The timing for the instance \U0/Edid/edid_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:00 ; elapsed = 00:02:26 . Memory (MB): peak = 1011.633 ; gain = 477.867 ; free physical = 82 ; free virtual = 0
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin \U0/BlueDecoder/IBuffs/clk_div_inferred :in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin \U0/GreenDecoder/IBuffs/clk_div_inferred :in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin \U0/RedDecoder/IBuffs/clk_div_inferred :in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:00 ; elapsed = 00:02:28 . Memory (MB): peak = 1011.633 ; gain = 477.867 ; free physical = 82 ; free virtual = 0
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:00 ; elapsed = 00:02:28 . Memory (MB): peak = 1011.633 ; gain = 477.867 ; free physical = 82 ; free virtual = 0
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:00 ; elapsed = 00:02:28 . Memory (MB): peak = 1011.633 ; gain = 477.867 ; free physical = 82 ; free virtual = 0
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+--------------------+------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name         | RTL Name         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------+------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_sobel9_0_0 | U0/hsync_out_reg | 2751   | 1     | NO           | NO                 | YES               | 0      | 86      | 
|design_1_sobel9_0_0 | U0/vsync_out_reg | 2751   | 1     | NO           | NO                 | YES               | 0      | 86      | 
+--------------------+------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BIBUF       |   130|
|2     |BUFG        |     2|
|3     |BUFIO       |     1|
|4     |BUFR        |     1|
|5     |CARRY4      |   170|
|6     |GND         |     1|
|7     |IDELAYCTRL  |     1|
|8     |IDELAYE2    |     3|
|9     |INV         |     1|
|10    |ISERDESE2   |     3|
|11    |ISERDESE2_1 |     3|
|12    |LUT1        |   133|
|13    |LUT2        |   216|
|14    |LUT3        |   211|
|15    |LUT4        |   262|
|16    |LUT5        |   153|
|17    |LUT6        |   853|
|18    |MMCME2_ADV  |     1|
|19    |MUXCY       |    48|
|20    |MUXCY_L     |    54|
|21    |PS7         |     1|
|22    |RAM32X1D    |    30|
|23    |RAMB18E1    |     1|
|24    |RAMB18E1_1  |     2|
|25    |SRLC32E     |   172|
|26    |XORCY       |    57|
|27    |FDCE        |   482|
|28    |FDPE        |    39|
|29    |FDRE        |   346|
|30    |IBUF        |     1|
|31    |IBUFDS      |     3|
|32    |IBUFGDS     |     1|
|33    |OBUF        |    20|
+------+------------+------+

Report Instance Areas: 
+------+--------------------------------------------------------+-------------------------------------------+------+
|      |Instance                                                |Module                                     |Cells |
+------+--------------------------------------------------------+-------------------------------------------+------+
|1     |top                                                     |                                           |  3402|
|2     |  design_1_i                                            |design_1                                   |  3381|
|3     |    hdmi_rx_0                                           |design_1_hdmi_rx_0_0                       |  1306|
|4     |      U0                                                |hdmi_rx                                    |  1305|
|5     |        BlueDecoder                                     |decoder                                    |   397|
|6     |          ChannelBond                                   |chnlbond_33                                |    58|
|7     |            cbfifo_i                                    |DRAM32XN_36                                |    10|
|8     |          IBuffs                                        |ibuffs_copy_34                             |     5|
|9     |          PhaseAlignment                                |phasealign_35                              |   291|
|10    |        Edid                                            |hdmi_ddc_w                                 |    88|
|11    |          Inst_TwiSlave                                 |TWISlaveCtl__parameterized0                |    75|
|12    |        GreenDecoder                                    |decoder_27                                 |   376|
|13    |          ChannelBond                                   |chnlbond_29                                |    55|
|14    |            cbfifo_i                                    |DRAM32XN_32                                |    10|
|15    |          IBuffs                                        |ibuffs_copy_30                             |     5|
|16    |          PhaseAlignment                                |phasealign_31                              |   291|
|17    |        PclkGen                                         |hdmi_clk                                   |    10|
|18    |        RedDecoder                                      |decoder_28                                 |   376|
|19    |          ChannelBond                                   |chnlbond                                   |    55|
|20    |            cbfifo_i                                    |DRAM32XN                                   |    10|
|21    |          IBuffs                                        |ibuffs_copy                                |     5|
|22    |          PhaseAlignment                                |phasealign                                 |   291|
|23    |    processing_system7_0                                |design_1_processing_system7_0_0            |   220|
|24    |      inst                                              |processing_system7_v5_5_processing_system7 |   220|
|25    |    sobel9_0                                            |design_1_sobel9_0_0                        |  1854|
|26    |      U0                                                |dataflow__parameterized0                   |  1854|
|27    |        fifo1                                           |fifo_line1__xdcDup__1                      |   173|
|28    |          U0                                            |fifo_generator_v12_0__parameterized0__2    |   173|
|29    |            inst_fifo_gen                               |fifo_generator_v12_0_synth_5               |   173|
|30    |              \gconvfifo.rf                             |fifo_generator_top_6                       |   173|
|31    |                \grf.rf                                 |fifo_generator_ramfifo_7                   |   173|
|32    |                  \gntv_or_sync_fifo.gl0.rd             |rd_logic_8                                 |    51|
|33    |                    \grss.rsts                          |rd_status_flags_ss_23                      |    15|
|34    |                      c1                                |compare_25                                 |     6|
|35    |                      c2                                |compare_26                                 |     6|
|36    |                    rpntr                               |rd_bin_cntr_24                             |    36|
|37    |                  \gntv_or_sync_fifo.gl0.wr             |wr_logic_9                                 |   105|
|38    |                    \gwss.gpf.wrpf                      |wr_pf_ss_18                                |    20|
|39    |                    \gwss.wsts                          |wr_status_flags_ss_19                      |    16|
|40    |                      c0                                |compare_21                                 |     6|
|41    |                      c1                                |compare_22                                 |     6|
|42    |                    wpntr                               |wr_bin_cntr_20                             |    69|
|43    |                  \gntv_or_sync_fifo.mem                |memory_10                                  |     1|
|44    |                    \gbm.gbmg.gbmga.ngecc.bmg           |blk_mem_gen_v8_2__parameterized0_12        |     1|
|45    |                      inst_blk_mem_gen                  |blk_mem_gen_v8_2_synth_13                  |     1|
|46    |                        \gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_14                         |     1|
|47    |                          \valid.cstr                   |blk_mem_gen_generic_cstr_15                |     1|
|48    |                            \ramloop[0].ram.r           |blk_mem_gen_prim_width_16                  |     1|
|49    |                              \prim_noinit.ram          |blk_mem_gen_prim_wrapper_17                |     1|
|50    |                  rstblk                                |reset_blk_ramfifo_11                       |    16|
|51    |        fifo2                                           |fifo_line1                                 |   173|
|52    |          U0                                            |fifo_generator_v12_0__parameterized0       |   173|
|53    |            inst_fifo_gen                               |fifo_generator_v12_0_synth                 |   173|
|54    |              \gconvfifo.rf                             |fifo_generator_top                         |   173|
|55    |                \grf.rf                                 |fifo_generator_ramfifo                     |   173|
|56    |                  \gntv_or_sync_fifo.gl0.rd             |rd_logic                                   |    51|
|57    |                    \grss.rsts                          |rd_status_flags_ss                         |    15|
|58    |                      c1                                |compare_3                                  |     6|
|59    |                      c2                                |compare_4                                  |     6|
|60    |                    rpntr                               |rd_bin_cntr                                |    36|
|61    |                  \gntv_or_sync_fifo.gl0.wr             |wr_logic                                   |   105|
|62    |                    \gwss.gpf.wrpf                      |wr_pf_ss                                   |    20|
|63    |                    \gwss.wsts                          |wr_status_flags_ss                         |    16|
|64    |                      c0                                |compare                                    |     6|
|65    |                      c1                                |compare_2                                  |     6|
|66    |                    wpntr                               |wr_bin_cntr                                |    69|
|67    |                  \gntv_or_sync_fifo.mem                |memory                                     |     1|
|68    |                    \gbm.gbmg.gbmga.ngecc.bmg           |blk_mem_gen_v8_2__parameterized0           |     1|
|69    |                      inst_blk_mem_gen                  |blk_mem_gen_v8_2_synth                     |     1|
|70    |                        \gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                            |     1|
|71    |                          \valid.cstr                   |blk_mem_gen_generic_cstr                   |     1|
|72    |                            \ramloop[0].ram.r           |blk_mem_gen_prim_width                     |     1|
|73    |                              \prim_noinit.ram          |blk_mem_gen_prim_wrapper                   |     1|
|74    |                  rstblk                                |reset_blk_ramfifo                          |    16|
|75    |        rst_dalay_cnt                                   |counter3                                   |     7|
|76    |        sobel                                           |sobel_calc                                 |  1253|
|77    |        stage1_cnt                                      |counter2                                   |     6|
|78    |        stage2_cnt                                      |counter2_0                                 |     6|
|79    |        stage3_cnt                                      |counter2_1                                 |     6|
|80    |    xlconstant_0                                        |design_1_xlconstant_0_0                    |     0|
|81    |    xlconstant_1                                        |design_1_xlconstant_1_0                    |     0|
|82    |    xlconstant_2                                        |design_1_xlconstant_2_0                    |     0|
|83    |    xlconstant_3                                        |design_1_xlconstant_3_0                    |     0|
|84    |    xlconstant_5                                        |design_1_xlconstant_5_0                    |     0|
+------+--------------------------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:00 ; elapsed = 00:02:29 . Memory (MB): peak = 1011.633 ; gain = 477.867 ; free physical = 82 ; free virtual = 0
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:02:11 . Memory (MB): peak = 1011.633 ; gain = 303.762 ; free physical = 82 ; free virtual = 0
Synthesis Optimization Complete : Time (s): cpu = 00:00:00 ; elapsed = 00:02:29 . Memory (MB): peak = 1011.633 ; gain = 477.867 ; free physical = 82 ; free virtual = 0
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/hdmi_rx_0/U0/Edid/edid_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-17] Analyzing 329 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 6 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 62 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 31 instances
  IBUFGDS => IBUFDS: 1 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 30 instances

INFO: [Common 17-83] Releasing license: Synthesis
245 Infos, 168 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:00 ; elapsed = 00:02:27 . Memory (MB): peak = 1011.637 ; gain = 417.762 ; free physical = 82 ; free virtual = 0
# write_checkpoint -noxdef design_1_wrapper.dcp
# catch { report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1011.637 ; gain = 0.000 ; free physical = 89 ; free virtual = 0
INFO: [Common 17-206] Exiting Vivado at Wed Dec  9 13:14:01 2015...
