$date
	Fri Feb 21 16:35:33 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ms
$end
$scope module mealy_tb $end
$var wire 1 ! STATE $end
$var wire 1 " OUT $end
$var reg 1 # A $end
$var reg 1 $ B $end
$scope module uut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var reg 1 % CARRY $end
$var reg 1 " OUT $end
$var reg 1 ! STATE $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1"
1#
#20
1$
0#
#30
1!
1%
0"
1#
#40
0$
#50
1"
1$
#60
0!
0%
0$
0#
#70
1#
#80
0"
0#
#90
