###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Mon Aug 26 15:46:13 2024
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Setup Check with Pin U2/\ALU_OUT_reg[5] /CK 
Endpoint:   U2/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.649
- Arrival Time                  2.599
= Slack Time                   17.050
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.050 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   17.897 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   18.806 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   19.605 | 
     | U2/\ALU_OUT_reg[5]  | RN ^       | SDFFRQX1M | 1.174 | 0.044 |   2.599 |   19.649 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |            |                                    |       |       |  Time   |   Time   | 
     |--------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^      |                                    | 0.096 |       |   0.000 |  -17.050 | 
     | ALU_CLK__L1_I0     | A ^ -> Y v | CLKINVX6M                          | 0.060 | 0.067 |   0.067 |  -16.982 | 
     | ALU_CLK__L2_I0     | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -16.863 | 
     | ALU_CLK__L3_I0     | A v -> Y ^ | CLKINVX32M                         | 0.048 | 0.049 |   0.236 |  -16.814 | 
     | U2                 | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -16.813 | 
     | U2/\ALU_OUT_reg[5] | CK ^       | SDFFRQX1M                          | 0.048 | 0.001 |   0.236 |  -16.813 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U2/\ALU_OUT_reg[0] /CK 
Endpoint:   U2/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.649
- Arrival Time                  2.599
= Slack Time                   17.050
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.050 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   17.897 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   18.806 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   19.605 | 
     | U2/\ALU_OUT_reg[0]  | RN ^       | SDFFRQX1M | 1.174 | 0.044 |   2.599 |   19.649 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |            |                                    |       |       |  Time   |   Time   | 
     |--------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^      |                                    | 0.096 |       |   0.000 |  -17.050 | 
     | ALU_CLK__L1_I0     | A ^ -> Y v | CLKINVX6M                          | 0.060 | 0.067 |   0.067 |  -16.982 | 
     | ALU_CLK__L2_I0     | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -16.863 | 
     | ALU_CLK__L3_I0     | A v -> Y ^ | CLKINVX32M                         | 0.048 | 0.049 |   0.236 |  -16.814 | 
     | U2                 | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -16.813 | 
     | U2/\ALU_OUT_reg[0] | CK ^       | SDFFRQX1M                          | 0.048 | 0.001 |   0.236 |  -16.813 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U2/\ALU_OUT_reg[1] /CK 
Endpoint:   U2/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.649
- Arrival Time                  2.599
= Slack Time                   17.050
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.050 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   17.898 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   18.806 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   19.605 | 
     | U2/\ALU_OUT_reg[1]  | RN ^       | SDFFRQX1M | 1.174 | 0.044 |   2.599 |   19.649 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |            |                                    |       |       |  Time   |   Time   | 
     |--------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^      |                                    | 0.096 |       |   0.000 |  -17.050 | 
     | ALU_CLK__L1_I0     | A ^ -> Y v | CLKINVX6M                          | 0.060 | 0.067 |   0.067 |  -16.983 | 
     | ALU_CLK__L2_I0     | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -16.863 | 
     | ALU_CLK__L3_I0     | A v -> Y ^ | CLKINVX32M                         | 0.048 | 0.049 |   0.236 |  -16.814 | 
     | U2                 | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -16.814 | 
     | U2/\ALU_OUT_reg[1] | CK ^       | SDFFRQX1M                          | 0.048 | 0.001 |   0.236 |  -16.814 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U2/\ALU_OUT_reg[2] /CK 
Endpoint:   U2/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.649
- Arrival Time                  2.594
= Slack Time                   17.055
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.055 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   17.903 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   18.811 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   19.611 | 
     | U2/\ALU_OUT_reg[2]  | RN ^       | SDFFRQX1M | 1.174 | 0.038 |   2.594 |   19.649 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |            |                                    |       |       |  Time   |   Time   | 
     |--------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^      |                                    | 0.096 |       |   0.000 |  -17.055 | 
     | ALU_CLK__L1_I0     | A ^ -> Y v | CLKINVX6M                          | 0.060 | 0.067 |   0.067 |  -16.988 | 
     | ALU_CLK__L2_I0     | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -16.868 | 
     | ALU_CLK__L3_I0     | A v -> Y ^ | CLKINVX32M                         | 0.048 | 0.049 |   0.236 |  -16.819 | 
     | U2                 | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -16.819 | 
     | U2/\ALU_OUT_reg[2] | CK ^       | SDFFRQX1M                          | 0.048 | 0.000 |   0.236 |  -16.819 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U2/\ALU_OUT_reg[7] /CK 
Endpoint:   U2/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.649
- Arrival Time                  2.593
= Slack Time                   17.056
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.056 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   17.903 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   18.812 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   19.611 | 
     | U2/\ALU_OUT_reg[7]  | RN ^       | SDFFRQX1M | 1.174 | 0.038 |   2.593 |   19.649 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |            |                                    |       |       |  Time   |   Time   | 
     |--------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^      |                                    | 0.096 |       |   0.000 |  -17.056 | 
     | ALU_CLK__L1_I0     | A ^ -> Y v | CLKINVX6M                          | 0.060 | 0.067 |   0.067 |  -16.989 | 
     | ALU_CLK__L2_I0     | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -16.869 | 
     | ALU_CLK__L3_I0     | A v -> Y ^ | CLKINVX32M                         | 0.048 | 0.049 |   0.236 |  -16.820 | 
     | U2                 | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -16.819 | 
     | U2/\ALU_OUT_reg[7] | CK ^       | SDFFRQX1M                          | 0.048 | 0.001 |   0.236 |  -16.819 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U2/\ALU_OUT_reg[4] /CK 
Endpoint:   U2/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.649
- Arrival Time                  2.593
= Slack Time                   17.056
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.056 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   17.903 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   18.812 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   19.611 | 
     | U2/\ALU_OUT_reg[4]  | RN ^       | SDFFRQX1M | 1.174 | 0.038 |   2.593 |   19.649 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |            |                                    |       |       |  Time   |   Time   | 
     |--------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^      |                                    | 0.096 |       |   0.000 |  -17.056 | 
     | ALU_CLK__L1_I0     | A ^ -> Y v | CLKINVX6M                          | 0.060 | 0.067 |   0.067 |  -16.989 | 
     | ALU_CLK__L2_I0     | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -16.869 | 
     | ALU_CLK__L3_I0     | A v -> Y ^ | CLKINVX32M                         | 0.048 | 0.049 |   0.236 |  -16.820 | 
     | U2                 | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -16.820 | 
     | U2/\ALU_OUT_reg[4] | CK ^       | SDFFRQX1M                          | 0.048 | 0.001 |   0.236 |  -16.820 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U2/\ALU_OUT_reg[6] /CK 
Endpoint:   U2/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.649
- Arrival Time                  2.593
= Slack Time                   17.056
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.056 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   17.903 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   18.812 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   19.611 | 
     | U2/\ALU_OUT_reg[6]  | RN ^       | SDFFRQX1M | 1.174 | 0.038 |   2.593 |   19.649 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |            |                                    |       |       |  Time   |   Time   | 
     |--------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^      |                                    | 0.096 |       |   0.000 |  -17.056 | 
     | ALU_CLK__L1_I0     | A ^ -> Y v | CLKINVX6M                          | 0.060 | 0.067 |   0.067 |  -16.989 | 
     | ALU_CLK__L2_I0     | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -16.869 | 
     | ALU_CLK__L3_I0     | A v -> Y ^ | CLKINVX32M                         | 0.048 | 0.049 |   0.236 |  -16.820 | 
     | U2                 | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -16.819 | 
     | U2/\ALU_OUT_reg[6] | CK ^       | SDFFRQX1M                          | 0.048 | 0.001 |   0.236 |  -16.819 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U2/\ALU_OUT_reg[9] /CK 
Endpoint:   U2/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.649
- Arrival Time                  2.593
= Slack Time                   17.056
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.056 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   17.904 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   18.812 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   19.611 | 
     | U2/\ALU_OUT_reg[9]  | RN ^       | SDFFRQX1M | 1.174 | 0.038 |   2.593 |   19.649 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |            |                                    |       |       |  Time   |   Time   | 
     |--------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^      |                                    | 0.096 |       |   0.000 |  -17.056 | 
     | ALU_CLK__L1_I0     | A ^ -> Y v | CLKINVX6M                          | 0.060 | 0.067 |   0.067 |  -16.989 | 
     | ALU_CLK__L2_I0     | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -16.869 | 
     | ALU_CLK__L3_I0     | A v -> Y ^ | CLKINVX32M                         | 0.048 | 0.049 |   0.236 |  -16.820 | 
     | U2                 | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -16.820 | 
     | U2/\ALU_OUT_reg[9] | CK ^       | SDFFRQX1M                          | 0.048 | 0.001 |   0.236 |  -16.820 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U2/\ALU_OUT_reg[8] /CK 
Endpoint:   U2/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.649
- Arrival Time                  2.593
= Slack Time                   17.056
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.056 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   17.904 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   18.812 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   19.612 | 
     | U2/\ALU_OUT_reg[8]  | RN ^       | SDFFRQX1M | 1.174 | 0.037 |   2.593 |   19.649 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |            |                                    |       |       |  Time   |   Time   | 
     |--------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^      |                                    | 0.096 |       |   0.000 |  -17.056 | 
     | ALU_CLK__L1_I0     | A ^ -> Y v | CLKINVX6M                          | 0.060 | 0.067 |   0.067 |  -16.989 | 
     | ALU_CLK__L2_I0     | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -16.869 | 
     | ALU_CLK__L3_I0     | A v -> Y ^ | CLKINVX32M                         | 0.048 | 0.049 |   0.236 |  -16.821 | 
     | U2                 | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -16.820 | 
     | U2/\ALU_OUT_reg[8] | CK ^       | SDFFRQX1M                          | 0.048 | 0.001 |   0.236 |  -16.820 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U2/\ALU_OUT_reg[3] /CK 
Endpoint:   U2/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.649
- Arrival Time                  2.591
= Slack Time                   17.058
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.058 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   17.905 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   18.814 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   19.613 | 
     | U2/\ALU_OUT_reg[3]  | RN ^       | SDFFRQX1M | 1.174 | 0.036 |   2.591 |   19.649 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |            |                                    |       |       |  Time   |   Time   | 
     |--------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^      |                                    | 0.096 |       |   0.000 |  -17.058 | 
     | ALU_CLK__L1_I0     | A ^ -> Y v | CLKINVX6M                          | 0.060 | 0.067 |   0.067 |  -16.990 | 
     | ALU_CLK__L2_I0     | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -16.871 | 
     | ALU_CLK__L3_I0     | A v -> Y ^ | CLKINVX32M                         | 0.048 | 0.049 |   0.236 |  -16.822 | 
     | U2                 | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -16.822 | 
     | U2/\ALU_OUT_reg[3] | CK ^       | SDFFRQX1M                          | 0.048 | 0.000 |   0.236 |  -16.822 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U2/\ALU_OUT_reg[15] /CK 
Endpoint:   U2/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.237
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.649
- Arrival Time                  2.588
= Slack Time                   17.061
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.061 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   17.908 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   18.817 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   19.616 | 
     | U2/\ALU_OUT_reg[15] | RN ^       | SDFFRQX1M | 1.174 | 0.033 |   2.588 |   19.649 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                     |            |                                    |       |       |  Time   |   Time   | 
     |---------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M   | ECK ^      |                                    | 0.096 |       |   0.000 |  -17.061 | 
     | ALU_CLK__L1_I0      | A ^ -> Y v | CLKINVX6M                          | 0.060 | 0.067 |   0.068 |  -16.993 | 
     | ALU_CLK__L2_I0      | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -16.874 | 
     | ALU_CLK__L3_I0      | A v -> Y ^ | CLKINVX32M                         | 0.048 | 0.049 |   0.236 |  -16.825 | 
     | U2                  | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.237 |  -16.824 | 
     | U2/\ALU_OUT_reg[15] | CK ^       | SDFFRQX1M                          | 0.048 | 0.001 |   0.237 |  -16.824 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U2/\ALU_OUT_reg[14] /CK 
Endpoint:   U2/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.237
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.649
- Arrival Time                  2.588
= Slack Time                   17.061
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.061 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   17.908 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   18.817 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   19.616 | 
     | U2/\ALU_OUT_reg[14] | RN ^       | SDFFRQX1M | 1.174 | 0.033 |   2.588 |   19.649 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                     |            |                                    |       |       |  Time   |   Time   | 
     |---------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M   | ECK ^      |                                    | 0.096 |       |   0.000 |  -17.061 | 
     | ALU_CLK__L1_I0      | A ^ -> Y v | CLKINVX6M                          | 0.060 | 0.067 |   0.067 |  -16.994 | 
     | ALU_CLK__L2_I0      | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -16.874 | 
     | ALU_CLK__L3_I0      | A v -> Y ^ | CLKINVX32M                         | 0.048 | 0.049 |   0.236 |  -16.825 | 
     | U2                  | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.237 |  -16.824 | 
     | U2/\ALU_OUT_reg[14] | CK ^       | SDFFRQX1M                          | 0.048 | 0.001 |   0.237 |  -16.824 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U2/\ALU_OUT_reg[13] /CK 
Endpoint:   U2/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.237
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.649
- Arrival Time                  2.588
= Slack Time                   17.061
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.061 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   17.908 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   18.817 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   19.616 | 
     | U2/\ALU_OUT_reg[13] | RN ^       | SDFFRQX1M | 1.174 | 0.033 |   2.588 |   19.649 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                     |            |                                    |       |       |  Time   |   Time   | 
     |---------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M   | ECK ^      |                                    | 0.096 |       |   0.000 |  -17.061 | 
     | ALU_CLK__L1_I0      | A ^ -> Y v | CLKINVX6M                          | 0.060 | 0.067 |   0.067 |  -16.994 | 
     | ALU_CLK__L2_I0      | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -16.874 | 
     | ALU_CLK__L3_I0      | A v -> Y ^ | CLKINVX32M                         | 0.048 | 0.049 |   0.236 |  -16.825 | 
     | U2                  | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.237 |  -16.824 | 
     | U2/\ALU_OUT_reg[13] | CK ^       | SDFFRQX1M                          | 0.048 | 0.001 |   0.237 |  -16.824 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U2/\ALU_OUT_reg[11] /CK 
Endpoint:   U2/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.237
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.649
- Arrival Time                  2.588
= Slack Time                   17.061
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.061 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   17.909 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   18.817 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   19.617 | 
     | U2/\ALU_OUT_reg[11] | RN ^       | SDFFRQX1M | 1.174 | 0.033 |   2.588 |   19.649 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                     |            |                                    |       |       |  Time   |   Time   | 
     |---------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M   | ECK ^      |                                    | 0.096 |       |   0.000 |  -17.061 | 
     | ALU_CLK__L1_I0      | A ^ -> Y v | CLKINVX6M                          | 0.060 | 0.067 |   0.067 |  -16.994 | 
     | ALU_CLK__L2_I0      | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -16.874 | 
     | ALU_CLK__L3_I0      | A v -> Y ^ | CLKINVX32M                         | 0.048 | 0.049 |   0.236 |  -16.826 | 
     | U2                  | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.237 |  -16.825 | 
     | U2/\ALU_OUT_reg[11] | CK ^       | SDFFRQX1M                          | 0.048 | 0.001 |   0.237 |  -16.825 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U2/\ALU_OUT_reg[10] /CK 
Endpoint:   U2/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.649
- Arrival Time                  2.587
= Slack Time                   17.062
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.062 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   17.910 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   18.819 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   19.618 | 
     | U2/\ALU_OUT_reg[10] | RN ^       | SDFFRQX1M | 1.174 | 0.031 |   2.587 |   19.649 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                     |            |                                    |       |       |  Time   |   Time   | 
     |---------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M   | ECK ^      |                                    | 0.096 |       |   0.000 |  -17.062 | 
     | ALU_CLK__L1_I0      | A ^ -> Y v | CLKINVX6M                          | 0.060 | 0.067 |   0.067 |  -16.995 | 
     | ALU_CLK__L2_I0      | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -16.875 | 
     | ALU_CLK__L3_I0      | A v -> Y ^ | CLKINVX32M                         | 0.048 | 0.049 |   0.236 |  -16.827 | 
     | U2                  | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -16.826 | 
     | U2/\ALU_OUT_reg[10] | CK ^       | SDFFRQX1M                          | 0.048 | 0.001 |   0.236 |  -16.826 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U2/\ALU_OUT_reg[12] /CK 
Endpoint:   U2/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.236
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.649
- Arrival Time                  2.586
= Slack Time                   17.063
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.063 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   17.910 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   18.819 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   19.618 | 
     | U2/\ALU_OUT_reg[12] | RN ^       | SDFFRQX1M | 1.174 | 0.031 |   2.586 |   19.649 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                     |            |                                    |       |       |  Time   |   Time   | 
     |---------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M   | ECK ^      |                                    | 0.096 |       |   0.000 |  -17.063 | 
     | ALU_CLK__L1_I0      | A ^ -> Y v | CLKINVX6M                          | 0.060 | 0.067 |   0.067 |  -16.995 | 
     | ALU_CLK__L2_I0      | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -16.875 | 
     | ALU_CLK__L3_I0      | A v -> Y ^ | CLKINVX32M                         | 0.048 | 0.049 |   0.236 |  -16.827 | 
     | U2                  | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.236 |  -16.826 | 
     | U2/\ALU_OUT_reg[12] | CK ^       | SDFFRQX1M                          | 0.048 | 0.000 |   0.236 |  -16.826 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U2/ALU_Valid_reg/CK 
Endpoint:   U2/ALU_Valid_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.237
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.657
- Arrival Time                  2.588
= Slack Time                   17.069
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.069 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   17.916 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   18.825 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   19.624 | 
     | U2/ALU_Valid_reg    | RN ^       | SDFFRQX2M | 1.174 | 0.033 |   2.588 |   19.657 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                   |            |                                    |       |       |  Time   |   Time   | 
     |-------------------+------------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M | ECK ^      |                                    | 0.096 |       |   0.000 |  -17.069 | 
     | ALU_CLK__L1_I0    | A ^ -> Y v | CLKINVX6M                          | 0.060 | 0.067 |   0.067 |  -17.001 | 
     | ALU_CLK__L2_I0    | A v -> Y v | BUFX18M                            | 0.050 | 0.120 |   0.187 |  -16.882 | 
     | ALU_CLK__L3_I0    | A v -> Y ^ | CLKINVX32M                         | 0.048 | 0.049 |   0.236 |  -16.833 | 
     | U2                | CLK ^      | ALU_data_width8_out_width16_test_1 |       |       |   0.237 |  -16.832 | 
     | U2/ALU_Valid_reg  | CK ^       | SDFFRQX2M                          | 0.048 | 0.001 |   0.237 |  -16.832 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U5/\Q_reg[0] /CK 
Endpoint:   U5/\Q_reg[0] /RN (^) checked with  leading edge of 'REF_CLK'
Beginpoint: RST              (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.610
- Setup                         0.328
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.083
- Arrival Time                  2.205
= Slack Time                   17.877
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | RST ^      |           | 0.000 |       |   0.000 |   17.877 | 
     | M0/FE_PHC6_RST | A ^ -> Y ^ | DLY4X1M   | 0.267 | 0.915 |   0.915 |   18.792 | 
     | M0/FE_PHC7_RST | A ^ -> Y ^ | DLY4X1M   | 0.221 | 0.928 |   1.843 |   19.720 | 
     | M0/U1          | A ^ -> Y ^ | MX2X2M    | 0.390 | 0.361 |   2.204 |   20.081 | 
     | U5/\Q_reg[0]   | RN ^       | SDFFRQX2M | 0.390 | 0.002 |   2.205 |   20.083 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^  |            | 0.000 |       |   0.000 |  -17.877 | 
     | REF_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.022 |  -17.855 | 
     | REF_CLK__L2_I0      | A v -> Y ^ | CLKINVX8M  | 0.028 | 0.027 |   0.049 |  -17.828 | 
     | M3/U1               | A ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   0.266 |  -17.611 | 
     | REF_CLK_scan__L1_I0 | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   0.429 |  -17.448 | 
     | REF_CLK_scan__L2_I0 | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   0.533 |  -17.344 | 
     | REF_CLK_scan__L3_I3 | A v -> Y ^ | CLKINVX40M | 0.064 | 0.075 |   0.608 |  -17.270 | 
     | U5/\Q_reg[0]        | CK ^       | SDFFRQX2M  | 0.064 | 0.003 |   0.611 |  -17.267 | 
     +------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U5/\Q_reg[1] /CK 
Endpoint:   U5/\Q_reg[1] /RN (^) checked with  leading edge of 'REF_CLK'
Beginpoint: RST              (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.646
- Setup                         0.325
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.121
- Arrival Time                  2.205
= Slack Time                   17.916
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | RST ^      |           | 0.000 |       |   0.000 |   17.916 | 
     | M0/FE_PHC6_RST | A ^ -> Y ^ | DLY4X1M   | 0.267 | 0.915 |   0.915 |   18.831 | 
     | M0/FE_PHC7_RST | A ^ -> Y ^ | DLY4X1M   | 0.221 | 0.928 |   1.843 |   19.758 | 
     | M0/U1          | A ^ -> Y ^ | MX2X2M    | 0.390 | 0.361 |   2.204 |   20.119 | 
     | U5/\Q_reg[1]   | RN ^       | SDFFRQX1M | 0.390 | 0.001 |   2.205 |   20.121 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^  |            | 0.000 |       |   0.000 |  -17.916 | 
     | REF_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.022 |  -17.893 | 
     | REF_CLK__L2_I0      | A v -> Y ^ | CLKINVX8M  | 0.028 | 0.027 |   0.049 |  -17.867 | 
     | M3/U1               | A ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   0.266 |  -17.650 | 
     | REF_CLK_scan__L1_I0 | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   0.429 |  -17.487 | 
     | REF_CLK_scan__L2_I0 | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   0.533 |  -17.383 | 
     | REF_CLK_scan__L3_I0 | A v -> Y ^ | CLKINVX40M | 0.120 | 0.108 |   0.641 |  -17.274 | 
     | U5/\Q_reg[1]        | CK ^       | SDFFRQX1M  | 0.121 | 0.005 |   0.646 |  -17.269 | 
     +------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U5/SYNC_RST_reg/CK 
Endpoint:   U5/SYNC_RST_reg/RN (^) checked with  leading edge of 'REF_CLK'
Beginpoint: RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.647
- Setup                         0.325
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.122
- Arrival Time                  2.205
= Slack Time                   17.917
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |           |       |       |  Time   |   Time   | 
     |-----------------+------------+-----------+-------+-------+---------+----------| 
     |                 | RST ^      |           | 0.000 |       |   0.000 |   17.917 | 
     | M0/FE_PHC6_RST  | A ^ -> Y ^ | DLY4X1M   | 0.267 | 0.915 |   0.915 |   18.832 | 
     | M0/FE_PHC7_RST  | A ^ -> Y ^ | DLY4X1M   | 0.221 | 0.928 |   1.843 |   19.759 | 
     | M0/U1           | A ^ -> Y ^ | MX2X2M    | 0.390 | 0.361 |   2.204 |   20.121 | 
     | U5/SYNC_RST_reg | RN ^       | SDFFRQX1M | 0.390 | 0.001 |   2.205 |   20.122 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^  |            | 0.000 |       |   0.000 |  -17.917 | 
     | REF_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.018 | 0.022 |   0.022 |  -17.895 | 
     | REF_CLK__L2_I0      | A v -> Y ^ | CLKINVX8M  | 0.028 | 0.027 |   0.049 |  -17.868 | 
     | M3/U1               | A ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   0.266 |  -17.651 | 
     | REF_CLK_scan__L1_I0 | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   0.429 |  -17.488 | 
     | REF_CLK_scan__L2_I0 | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   0.533 |  -17.384 | 
     | REF_CLK_scan__L3_I0 | A v -> Y ^ | CLKINVX40M | 0.120 | 0.108 |   0.641 |  -17.276 | 
     | U5/SYNC_RST_reg     | CK ^       | SDFFRQX1M  | 0.121 | 0.006 |   0.647 |  -17.270 | 
     +------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0/\ALU_OUT_reg_reg[0] /CK 
Endpoint:   U0/\ALU_OUT_reg_reg[0] /SI (v) checked with  leading edge of 'dft_
clk'
Beginpoint: SI[2]                      (v) triggered by  leading edge of 'dft_
clk'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.451
- Setup                         0.517
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.735
- Arrival Time                 20.090
= Slack Time                   80.645
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time           20.087
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Instance        |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |         |           |       |       |  Time   |   Time   | 
     |------------------------+---------+-----------+-------+-------+---------+----------| 
     |                        | SI[2] v |           | 0.148 |       |  20.087 |  100.732 | 
     | U0/\ALU_OUT_reg_reg[0] | SI v    | SDFFRQX1M | 0.148 | 0.003 |  20.090 |  100.735 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -80.645 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -80.618 | 
     | scan_clk__L2_I1        | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -80.505 | 
     | scan_clk__L3_I0        | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -80.386 | 
     | scan_clk__L4_I0        | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -80.270 | 
     | scan_clk__L5_I0        | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -80.151 | 
     | scan_clk__L6_I0        | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -80.031 | 
     | scan_clk__L7_I0        | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.732 |  -79.912 | 
     | scan_clk__L8_I0        | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -79.790 | 
     | scan_clk__L9_I0        | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -79.754 | 
     | M3/U1                  | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -79.538 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -79.375 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -79.271 | 
     | REF_CLK_scan__L3_I3    | A v -> Y ^ | CLKINVX40M | 0.064 | 0.075 |   1.448 |  -79.197 | 
     | U0/\ALU_OUT_reg_reg[0] | CK ^       | SDFFRQX1M  | 0.064 | 0.003 |   1.451 |  -79.193 | 
     +---------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U8/U0/\mem_reg[1][5] /CK 
Endpoint:   U8/U0/\mem_reg[1][5] /SI (v) checked with  leading edge of 'dft_clk'
Beginpoint: SI[0]                    (v) triggered by  leading edge of 'dft_clk'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.456
- Setup                         0.503
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.753
- Arrival Time                 20.038
= Slack Time                   80.715
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.038
     = Beginpoint Arrival Time           20.038
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance       |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |         |           |       |       |  Time   |   Time   | 
     |----------------------+---------+-----------+-------+-------+---------+----------| 
     |                      | SI[0] v |           | 0.078 |       |  20.038 |  100.752 | 
     | U8/U0/\mem_reg[1][5] | SI v    | SDFFRQX1M | 0.078 | 0.000 |  20.038 |  100.753 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -80.715 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -80.689 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -80.575 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -80.457 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -80.341 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -80.221 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -80.101 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.732 |  -79.982 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -79.860 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -79.824 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -79.609 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -79.446 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -79.342 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.067 | 0.072 |   1.445 |  -79.270 | 
     | U8/U0/\mem_reg[1][5] | CK ^       | SDFFRQX1M  | 0.067 | 0.011 |   1.456 |  -79.259 | 
     +-------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U10/div_clk_reg/CK 
Endpoint:   U10/div_clk_reg/RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.237
- Setup                         0.386
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.651
- Arrival Time                  2.488
= Slack Time                   97.163
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   97.163 | 
     | M2/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.132 | 0.811 |   0.811 |   97.975 | 
     | M2/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.166 | 0.865 |   1.676 |   98.840 | 
     | M2/U1               | B ^ -> Y ^ | CLKMX2X4M | 1.119 | 0.800 |   2.476 |   99.639 | 
     | U10/div_clk_reg     | RN ^       | SDFFSRX1M | 1.119 | 0.012 |   2.488 |   99.651 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |            |       |       |  Time   |   Time   | 
     |-----------------+------------+------------+-------+-------+---------+----------| 
     |                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.163 | 
     | scan_clk__L1_I0 | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -97.137 | 
     | scan_clk__L2_I0 | A v -> Y ^ | CLKINVX6M  | 0.029 | 0.030 |   0.056 |  -97.108 | 
     | M4/U1           | B ^ -> Y ^ | MX2X6M     | 0.108 | 0.180 |   0.236 |  -96.928 | 
     | U10/div_clk_reg | CK ^       | SDFFSRX1M  | 0.108 | 0.001 |   0.237 |  -96.927 | 
     +--------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin du/\sync_bus_reg[5] /CK 
Endpoint:   du/\sync_bus_reg[5] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.454
- Setup                         0.398
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.856
- Arrival Time                  3.509
= Slack Time                   97.347
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   97.347 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   98.194 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   99.103 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   99.902 | 
     | FE_OFC1_RST_M_1     | A ^ -> Y ^ | CLKBUFX8M | 1.059 | 0.852 |   3.408 |  100.754 | 
     | du/\sync_bus_reg[5] | RN ^       | SDFFSRX1M | 1.061 | 0.102 |   3.509 |  100.856 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.347 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -97.321 | 
     | scan_clk__L2_I1     | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -97.207 | 
     | scan_clk__L3_I0     | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -97.089 | 
     | scan_clk__L4_I0     | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -96.973 | 
     | scan_clk__L5_I0     | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -96.853 | 
     | scan_clk__L6_I0     | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -96.733 | 
     | scan_clk__L7_I0     | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.732 |  -96.614 | 
     | scan_clk__L8_I0     | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -96.492 | 
     | scan_clk__L9_I1     | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.975 |  -96.372 | 
     | scan_clk__L10_I0    | A v -> Y ^ | CLKINVX6M  | 0.047 | 0.046 |   1.020 |  -96.326 | 
     | M6/U1               | B ^ -> Y ^ | MX2X6M     | 0.088 | 0.171 |   1.191 |  -96.156 | 
     | RX_CLK_scan__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.094 | 0.124 |   1.316 |  -96.031 | 
     | RX_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.075 | 0.081 |   1.397 |  -95.950 | 
     | RX_CLK_scan__L3_I3  | A v -> Y ^ | CLKINVX24M | 0.052 | 0.055 |   1.452 |  -95.895 | 
     | du/\sync_bus_reg[5] | CK ^       | SDFFSRX1M  | 0.052 | 0.002 |   1.454 |  -95.893 | 
     +------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin du/\sync_bus_reg[2] /CK 
Endpoint:   du/\sync_bus_reg[2] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.454
- Setup                         0.398
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.856
- Arrival Time                  3.508
= Slack Time                   97.348
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   97.348 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   98.196 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   99.104 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   99.904 | 
     | FE_OFC1_RST_M_1     | A ^ -> Y ^ | CLKBUFX8M | 1.059 | 0.852 |   3.408 |  100.756 | 
     | du/\sync_bus_reg[2] | RN ^       | SDFFSRX1M | 1.061 | 0.100 |   3.508 |  100.856 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.348 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -97.322 | 
     | scan_clk__L2_I1     | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -97.208 | 
     | scan_clk__L3_I0     | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -97.090 | 
     | scan_clk__L4_I0     | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -96.974 | 
     | scan_clk__L5_I0     | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -96.854 | 
     | scan_clk__L6_I0     | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -96.734 | 
     | scan_clk__L7_I0     | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -96.616 | 
     | scan_clk__L8_I0     | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -96.493 | 
     | scan_clk__L9_I1     | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.975 |  -96.373 | 
     | scan_clk__L10_I0    | A v -> Y ^ | CLKINVX6M  | 0.047 | 0.046 |   1.020 |  -96.328 | 
     | M6/U1               | B ^ -> Y ^ | MX2X6M     | 0.088 | 0.171 |   1.191 |  -96.157 | 
     | RX_CLK_scan__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.094 | 0.124 |   1.316 |  -96.033 | 
     | RX_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.075 | 0.081 |   1.397 |  -95.951 | 
     | RX_CLK_scan__L3_I3  | A v -> Y ^ | CLKINVX24M | 0.052 | 0.055 |   1.452 |  -95.896 | 
     | du/\sync_bus_reg[2] | CK ^       | SDFFSRX1M  | 0.052 | 0.002 |   1.454 |  -95.894 | 
     +------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin du/\sync_bus_reg[6] /CK 
Endpoint:   du/\sync_bus_reg[6] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.454
- Setup                         0.398
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.856
- Arrival Time                  3.508
= Slack Time                   97.348
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   97.348 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   98.196 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   99.104 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   99.904 | 
     | FE_OFC1_RST_M_1     | A ^ -> Y ^ | CLKBUFX8M | 1.059 | 0.852 |   3.408 |  100.756 | 
     | du/\sync_bus_reg[6] | RN ^       | SDFFSRX1M | 1.061 | 0.100 |   3.508 |  100.856 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.348 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -97.322 | 
     | scan_clk__L2_I1     | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -97.209 | 
     | scan_clk__L3_I0     | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -97.090 | 
     | scan_clk__L4_I0     | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -96.974 | 
     | scan_clk__L5_I0     | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -96.855 | 
     | scan_clk__L6_I0     | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -96.734 | 
     | scan_clk__L7_I0     | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.732 |  -96.616 | 
     | scan_clk__L8_I0     | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -96.494 | 
     | scan_clk__L9_I1     | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.975 |  -96.374 | 
     | scan_clk__L10_I0    | A v -> Y ^ | CLKINVX6M  | 0.047 | 0.046 |   1.020 |  -96.328 | 
     | M6/U1               | B ^ -> Y ^ | MX2X6M     | 0.088 | 0.171 |   1.191 |  -96.157 | 
     | RX_CLK_scan__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.094 | 0.124 |   1.316 |  -96.033 | 
     | RX_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.075 | 0.081 |   1.397 |  -95.952 | 
     | RX_CLK_scan__L3_I3  | A v -> Y ^ | CLKINVX24M | 0.052 | 0.055 |   1.452 |  -95.896 | 
     | du/\sync_bus_reg[6] | CK ^       | SDFFSRX1M  | 0.052 | 0.002 |   1.454 |  -95.894 | 
     +------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U8/U0/\mem_reg[5][6] /CK 
Endpoint:   U8/U0/\mem_reg[5][6] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.452
- Setup                         0.387
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.865
- Arrival Time                  3.516
= Slack Time                   97.349
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.349 | 
     | M1/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   98.197 | 
     | M1/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   99.105 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   99.905 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.878 |   3.433 |  100.783 | 
     | U8/U0/\mem_reg[5][6] | RN ^       | SDFFRQX1M | 1.217 | 0.082 |   3.516 |  100.865 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.349 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -97.323 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -97.210 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -97.091 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -96.975 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -96.856 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -96.735 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -96.617 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -96.495 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -96.458 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -96.243 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -96.080 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -95.976 | 
     | REF_CLK_scan__L3_I2  | A v -> Y ^ | CLKINVX40M | 0.064 | 0.073 |   1.446 |  -95.903 | 
     | U8/U0/\mem_reg[5][6] | CK ^       | SDFFRQX1M  | 0.064 | 0.006 |   1.452 |  -95.898 | 
     +-------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U8/U0/\mem_reg[5][7] /CK 
Endpoint:   U8/U0/\mem_reg[5][7] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.453
- Setup                         0.387
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.866
- Arrival Time                  3.516
= Slack Time                   97.350
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.350 | 
     | M1/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   98.198 | 
     | M1/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   99.106 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   99.906 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.878 |   3.433 |  100.784 | 
     | U8/U0/\mem_reg[5][7] | RN ^       | SDFFRQX1M | 1.217 | 0.082 |   3.516 |  100.866 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.350 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -97.324 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -97.211 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -97.092 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -96.976 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -96.857 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -96.736 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -96.618 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -96.496 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -96.459 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -96.244 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -96.081 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -95.977 | 
     | REF_CLK_scan__L3_I2  | A v -> Y ^ | CLKINVX40M | 0.064 | 0.073 |   1.446 |  -95.904 | 
     | U8/U0/\mem_reg[5][7] | CK ^       | SDFFRQX1M  | 0.064 | 0.007 |   1.453 |  -95.898 | 
     +-------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U8/U0/\mem_reg[5][2] /CK 
Endpoint:   U8/U0/\mem_reg[5][2] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.453
- Setup                         0.387
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.866
- Arrival Time                  3.515
= Slack Time                   97.351
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.351 | 
     | M1/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   98.198 | 
     | M1/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   99.107 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   99.906 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.878 |   3.433 |  100.784 | 
     | U8/U0/\mem_reg[5][2] | RN ^       | SDFFRQX1M | 1.217 | 0.082 |   3.515 |  100.866 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.351 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -97.325 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -97.211 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -97.093 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -96.977 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -96.857 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -96.737 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -96.618 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -96.496 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -96.460 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -96.245 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -96.082 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -95.978 | 
     | REF_CLK_scan__L3_I2  | A v -> Y ^ | CLKINVX40M | 0.064 | 0.073 |   1.446 |  -95.905 | 
     | U8/U0/\mem_reg[5][2] | CK ^       | SDFFRQX1M  | 0.064 | 0.007 |   1.453 |  -95.898 | 
     +-------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U8/U0/\mem_reg[5][3] /CK 
Endpoint:   U8/U0/\mem_reg[5][3] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.453
- Setup                         0.387
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.866
- Arrival Time                  3.515
= Slack Time                   97.351
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.351 | 
     | M1/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   98.198 | 
     | M1/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   99.107 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   99.906 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.878 |   3.433 |  100.784 | 
     | U8/U0/\mem_reg[5][3] | RN ^       | SDFFRQX1M | 1.217 | 0.082 |   3.515 |  100.866 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.351 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -97.325 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -97.211 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -97.093 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -96.977 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -96.857 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -96.737 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -96.619 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -96.496 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -96.460 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -96.245 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -96.082 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -95.978 | 
     | REF_CLK_scan__L3_I2  | A v -> Y ^ | CLKINVX40M | 0.064 | 0.073 |   1.446 |  -95.905 | 
     | U8/U0/\mem_reg[5][3] | CK ^       | SDFFRQX1M  | 0.064 | 0.007 |   1.453 |  -95.898 | 
     +-------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U8/U0/\mem_reg[0][4] /CK 
Endpoint:   U8/U0/\mem_reg[0][4] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.452
- Setup                         0.386
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.866
- Arrival Time                  3.510
= Slack Time                   97.356
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.356 | 
     | M1/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   98.203 | 
     | M1/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   99.112 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   99.911 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.878 |   3.433 |  100.790 | 
     | U8/U0/\mem_reg[0][4] | RN ^       | SDFFRQX1M | 1.213 | 0.077 |   3.510 |  100.866 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.356 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -97.330 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -97.216 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -97.098 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -96.982 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -96.862 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -96.742 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -96.624 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -96.501 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -96.465 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -96.250 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -96.087 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -95.983 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.067 | 0.072 |   1.445 |  -95.911 | 
     | U8/U0/\mem_reg[0][4] | CK ^       | SDFFRQX1M  | 0.068 | 0.008 |   1.452 |  -95.904 | 
     +-------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U8/U0/\mem_reg[0][7] /CK 
Endpoint:   U8/U0/\mem_reg[0][7] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.453
- Setup                         0.387
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.866
- Arrival Time                  3.510
= Slack Time                   97.357
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.356 | 
     | M1/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   98.204 | 
     | M1/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   99.112 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   99.912 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.878 |   3.433 |  100.790 | 
     | U8/U0/\mem_reg[0][7] | RN ^       | SDFFRQX1M | 1.212 | 0.076 |   3.510 |  100.866 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.356 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -97.330 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -97.217 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -97.098 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -96.982 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -96.863 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -96.742 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -96.624 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -96.502 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -96.465 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -96.250 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -96.087 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -95.983 | 
     | REF_CLK_scan__L3_I2  | A v -> Y ^ | CLKINVX40M | 0.064 | 0.073 |   1.446 |  -95.910 | 
     | U8/U0/\mem_reg[0][7] | CK ^       | SDFFRQX1M  | 0.064 | 0.007 |   1.453 |  -95.904 | 
     +-------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin du/\Q_reg[0] /CK 
Endpoint:   du/\Q_reg[0] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.450
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.869
- Arrival Time                  3.510
= Slack Time                   97.359
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   97.359 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   98.207 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   99.115 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   99.915 | 
     | FE_OFC1_RST_M_1     | A ^ -> Y ^ | CLKBUFX8M | 1.059 | 0.852 |   3.408 |  100.767 | 
     | du/\Q_reg[0]        | RN ^       | SDFFRQX1M | 1.061 | 0.102 |   3.510 |  100.869 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.359 | 
     | scan_clk__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -97.333 | 
     | scan_clk__L2_I1    | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -97.219 | 
     | scan_clk__L3_I0    | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -97.101 | 
     | scan_clk__L4_I0    | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -96.985 | 
     | scan_clk__L5_I0    | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -96.866 | 
     | scan_clk__L6_I0    | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -96.745 | 
     | scan_clk__L7_I0    | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -96.627 | 
     | scan_clk__L8_I0    | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -96.505 | 
     | scan_clk__L9_I1    | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.975 |  -96.384 | 
     | scan_clk__L10_I0   | A v -> Y ^ | CLKINVX6M  | 0.047 | 0.046 |   1.020 |  -96.339 | 
     | M6/U1              | B ^ -> Y ^ | MX2X6M     | 0.088 | 0.171 |   1.191 |  -96.168 | 
     | RX_CLK_scan__L1_I0 | A ^ -> Y ^ | BUFX16M    | 0.094 | 0.124 |   1.316 |  -96.044 | 
     | RX_CLK_scan__L2_I0 | A ^ -> Y v | CLKINVX40M | 0.075 | 0.081 |   1.397 |  -95.962 | 
     | RX_CLK_scan__L3_I2 | A v -> Y ^ | CLKINVX24M | 0.048 | 0.052 |   1.449 |  -95.911 | 
     | du/\Q_reg[0]       | CK ^       | SDFFRQX1M  | 0.048 | 0.001 |   1.450 |  -95.910 | 
     +-----------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U8/U0/\mem_reg[0][6] /CK 
Endpoint:   U8/U0/\mem_reg[0][6] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.453
- Setup                         0.386
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.867
- Arrival Time                  3.507
= Slack Time                   97.359
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.359 | 
     | M1/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   98.207 | 
     | M1/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   99.115 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   99.915 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.878 |   3.433 |  100.793 | 
     | U8/U0/\mem_reg[0][6] | RN ^       | SDFFRQX1M | 1.210 | 0.074 |   3.507 |  100.867 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.359 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -97.333 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -97.219 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -97.101 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -96.985 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -96.866 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -96.745 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -96.627 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -96.505 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -96.468 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -96.253 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -96.090 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -95.986 | 
     | REF_CLK_scan__L3_I2  | A v -> Y ^ | CLKINVX40M | 0.064 | 0.073 |   1.446 |  -95.913 | 
     | U8/U0/\mem_reg[0][6] | CK ^       | SDFFRQX1M  | 0.064 | 0.007 |   1.453 |  -95.906 | 
     +-------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U8/U0/\mem_reg[0][2] /CK 
Endpoint:   U8/U0/\mem_reg[0][2] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.453
- Setup                         0.386
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.867
- Arrival Time                  3.507
= Slack Time                   97.361
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.360 | 
     | M1/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   98.208 | 
     | M1/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   99.116 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   99.916 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.878 |   3.433 |  100.794 | 
     | U8/U0/\mem_reg[0][2] | RN ^       | SDFFRQX1M | 1.210 | 0.073 |   3.507 |  100.867 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.360 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -97.334 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -97.221 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -97.102 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -96.986 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -96.867 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -96.746 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -96.628 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -96.506 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -96.469 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -96.254 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -96.091 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -95.987 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.067 | 0.072 |   1.445 |  -95.916 | 
     | U8/U0/\mem_reg[0][2] | CK ^       | SDFFRQX1M  | 0.068 | 0.008 |   1.453 |  -95.907 | 
     +-------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U8/U0/\mem_reg[1][6] /CK 
Endpoint:   U8/U0/\mem_reg[1][6] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.454
- Setup                         0.386
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.868
- Arrival Time                  3.505
= Slack Time                   97.363
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.363 | 
     | M1/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   98.210 | 
     | M1/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   99.119 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   99.918 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.878 |   3.433 |  100.796 | 
     | U8/U0/\mem_reg[1][6] | RN ^       | SDFFRQX1M | 1.209 | 0.072 |   3.505 |  100.868 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.363 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -97.337 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -97.223 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -97.104 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -96.988 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -96.869 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -96.749 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -96.630 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -96.508 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -96.472 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -96.257 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -96.093 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -95.990 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.067 | 0.072 |   1.445 |  -95.918 | 
     | U8/U0/\mem_reg[1][6] | CK ^       | SDFFRQX1M  | 0.068 | 0.009 |   1.454 |  -95.909 | 
     +-------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U8/U0/\mem_reg[0][3] /CK 
Endpoint:   U8/U0/\mem_reg[0][3] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.452
- Setup                         0.385
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.867
- Arrival Time                  3.502
= Slack Time                   97.365
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.365 | 
     | M1/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   98.212 | 
     | M1/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   99.121 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   99.920 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.878 |   3.433 |  100.798 | 
     | U8/U0/\mem_reg[0][3] | RN ^       | SDFFRQX1M | 1.206 | 0.069 |   3.502 |  100.867 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.365 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -97.339 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -97.225 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -97.107 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -96.991 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -96.871 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -96.751 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -96.632 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -96.510 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -96.474 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -96.259 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -96.096 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -95.992 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.067 | 0.072 |   1.445 |  -95.920 | 
     | U8/U0/\mem_reg[0][3] | CK ^       | SDFFRQX1M  | 0.068 | 0.008 |   1.452 |  -95.912 | 
     +-------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin du/pulse_ff_reg/CK 
Endpoint:   du/pulse_ff_reg/RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.454
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.874
- Arrival Time                  3.509
= Slack Time                   97.365
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   97.365 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   98.212 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   99.121 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   99.920 | 
     | FE_OFC1_RST_M_1     | A ^ -> Y ^ | CLKBUFX8M | 1.059 | 0.852 |   3.408 |  100.773 | 
     | du/pulse_ff_reg     | RN ^       | SDFFRQX1M | 1.061 | 0.101 |   3.509 |  100.874 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.365 | 
     | scan_clk__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -97.339 | 
     | scan_clk__L2_I1    | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -97.225 | 
     | scan_clk__L3_I0    | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -97.107 | 
     | scan_clk__L4_I0    | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -96.991 | 
     | scan_clk__L5_I0    | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -96.871 | 
     | scan_clk__L6_I0    | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -96.751 | 
     | scan_clk__L7_I0    | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.732 |  -96.632 | 
     | scan_clk__L8_I0    | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -96.510 | 
     | scan_clk__L9_I1    | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.975 |  -96.390 | 
     | scan_clk__L10_I0   | A v -> Y ^ | CLKINVX6M  | 0.047 | 0.046 |   1.020 |  -96.345 | 
     | M6/U1              | B ^ -> Y ^ | MX2X6M     | 0.088 | 0.171 |   1.191 |  -96.174 | 
     | RX_CLK_scan__L1_I0 | A ^ -> Y ^ | BUFX16M    | 0.094 | 0.124 |   1.316 |  -96.049 | 
     | RX_CLK_scan__L2_I0 | A ^ -> Y v | CLKINVX40M | 0.075 | 0.081 |   1.397 |  -95.968 | 
     | RX_CLK_scan__L3_I3 | A v -> Y ^ | CLKINVX24M | 0.052 | 0.055 |   1.452 |  -95.913 | 
     | du/pulse_ff_reg    | CK ^       | SDFFRQX1M  | 0.052 | 0.002 |   1.454 |  -95.911 | 
     +-----------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin du/enable_pulse_reg/CK 
Endpoint:   du/enable_pulse_reg/RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.454
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.874
- Arrival Time                  3.509
= Slack Time                   97.365
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   97.365 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   98.212 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   99.121 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   99.920 | 
     | FE_OFC1_RST_M_1     | A ^ -> Y ^ | CLKBUFX8M | 1.059 | 0.852 |   3.408 |  100.773 | 
     | du/enable_pulse_reg | RN ^       | SDFFRQX1M | 1.061 | 0.102 |   3.509 |  100.874 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.365 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -97.339 | 
     | scan_clk__L2_I1     | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -97.225 | 
     | scan_clk__L3_I0     | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -97.107 | 
     | scan_clk__L4_I0     | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -96.991 | 
     | scan_clk__L5_I0     | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -96.871 | 
     | scan_clk__L6_I0     | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -96.751 | 
     | scan_clk__L7_I0     | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.732 |  -96.633 | 
     | scan_clk__L8_I0     | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -96.510 | 
     | scan_clk__L9_I1     | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.975 |  -96.390 | 
     | scan_clk__L10_I0    | A v -> Y ^ | CLKINVX6M  | 0.047 | 0.046 |   1.020 |  -96.345 | 
     | M6/U1               | B ^ -> Y ^ | MX2X6M     | 0.088 | 0.171 |   1.191 |  -96.174 | 
     | RX_CLK_scan__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.094 | 0.124 |   1.316 |  -96.049 | 
     | RX_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.075 | 0.081 |   1.397 |  -95.968 | 
     | RX_CLK_scan__L3_I3  | A v -> Y ^ | CLKINVX24M | 0.052 | 0.055 |   1.452 |  -95.913 | 
     | du/enable_pulse_reg | CK ^       | SDFFRQX1M  | 0.052 | 0.002 |   1.454 |  -95.911 | 
     +------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin du/\sync_bus_reg[7] /CK 
Endpoint:   du/\sync_bus_reg[7] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.454
- Setup                         0.380
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.874
- Arrival Time                  3.508
= Slack Time                   97.367
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   97.367 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   98.214 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   99.123 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   99.922 | 
     | FE_OFC1_RST_M_1     | A ^ -> Y ^ | CLKBUFX8M | 1.059 | 0.852 |   3.408 |  100.774 | 
     | du/\sync_bus_reg[7] | RN ^       | SDFFRQX1M | 1.061 | 0.100 |   3.508 |  100.874 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.367 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -97.341 | 
     | scan_clk__L2_I1     | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -97.227 | 
     | scan_clk__L3_I0     | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -97.108 | 
     | scan_clk__L4_I0     | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -96.993 | 
     | scan_clk__L5_I0     | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -96.873 | 
     | scan_clk__L6_I0     | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -96.753 | 
     | scan_clk__L7_I0     | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -96.634 | 
     | scan_clk__L8_I0     | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -96.512 | 
     | scan_clk__L9_I1     | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.975 |  -96.392 | 
     | scan_clk__L10_I0    | A v -> Y ^ | CLKINVX6M  | 0.047 | 0.046 |   1.020 |  -96.346 | 
     | M6/U1               | B ^ -> Y ^ | MX2X6M     | 0.088 | 0.171 |   1.191 |  -96.175 | 
     | RX_CLK_scan__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.094 | 0.124 |   1.316 |  -96.051 | 
     | RX_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.075 | 0.081 |   1.397 |  -95.970 | 
     | RX_CLK_scan__L3_I3  | A v -> Y ^ | CLKINVX24M | 0.052 | 0.055 |   1.452 |  -95.915 | 
     | du/\sync_bus_reg[7] | CK ^       | SDFFRQX1M  | 0.052 | 0.002 |   1.454 |  -95.913 | 
     +------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U8/U0/\mem_reg[1][7] /CK 
Endpoint:   U8/U0/\mem_reg[1][7] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.454
- Setup                         0.385
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.869
- Arrival Time                  3.501
= Slack Time                   97.367
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.367 | 
     | M1/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   98.214 | 
     | M1/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   99.123 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   99.922 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.878 |   3.433 |  100.800 | 
     | U8/U0/\mem_reg[1][7] | RN ^       | SDFFRQX1M | 1.205 | 0.068 |   3.501 |  100.869 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.367 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -97.341 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -97.227 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -97.109 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -96.993 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -96.873 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -96.753 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -96.635 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -96.512 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -96.476 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -96.261 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -96.098 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -95.994 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.067 | 0.072 |   1.445 |  -95.922 | 
     | U8/U0/\mem_reg[1][7] | CK ^       | SDFFRQX1M  | 0.068 | 0.009 |   1.454 |  -95.913 | 
     +-------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin du/\sync_bus_reg[1] /CK 
Endpoint:   du/\sync_bus_reg[1] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.450
- Setup                         0.373
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.877
- Arrival Time                  3.509
= Slack Time                   97.368
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   97.368 | 
     | M1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   98.215 | 
     | M1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   99.124 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   99.923 | 
     | FE_OFC1_RST_M_1     | A ^ -> Y ^ | CLKBUFX8M | 1.059 | 0.852 |   3.408 |  100.775 | 
     | du/\sync_bus_reg[1] | RN ^       | SDFFRQX4M | 1.061 | 0.102 |   3.509 |  100.877 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.368 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -97.342 | 
     | scan_clk__L2_I1     | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -97.228 | 
     | scan_clk__L3_I0     | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -97.109 | 
     | scan_clk__L4_I0     | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -96.993 | 
     | scan_clk__L5_I0     | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -96.874 | 
     | scan_clk__L6_I0     | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -96.754 | 
     | scan_clk__L7_I0     | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -96.635 | 
     | scan_clk__L8_I0     | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -96.513 | 
     | scan_clk__L9_I1     | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.975 |  -96.393 | 
     | scan_clk__L10_I0    | A v -> Y ^ | CLKINVX6M  | 0.047 | 0.046 |   1.020 |  -96.347 | 
     | M6/U1               | B ^ -> Y ^ | MX2X6M     | 0.088 | 0.171 |   1.191 |  -96.176 | 
     | RX_CLK_scan__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.094 | 0.124 |   1.316 |  -96.052 | 
     | RX_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.075 | 0.081 |   1.397 |  -95.971 | 
     | RX_CLK_scan__L3_I2  | A v -> Y ^ | CLKINVX24M | 0.048 | 0.052 |   1.449 |  -95.919 | 
     | du/\sync_bus_reg[1] | CK ^       | SDFFRQX4M  | 0.048 | 0.001 |   1.450 |  -95.918 | 
     +------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U8/U0/\mem_reg[0][1] /CK 
Endpoint:   U8/U0/\mem_reg[0][1] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.456
- Setup                         0.386
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.870
- Arrival Time                  3.501
= Slack Time                   97.369
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.369 | 
     | M1/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   98.216 | 
     | M1/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   99.125 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   99.924 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.878 |   3.433 |  100.802 | 
     | U8/U0/\mem_reg[0][1] | RN ^       | SDFFRQX1M | 1.205 | 0.068 |   3.501 |  100.870 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.369 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -97.343 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -97.229 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -97.111 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -96.995 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -96.875 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -96.755 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.732 |  -96.636 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -96.514 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -96.478 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -96.263 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -96.100 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -95.996 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.067 | 0.072 |   1.445 |  -95.924 | 
     | U8/U0/\mem_reg[0][1] | CK ^       | SDFFRQX1M  | 0.067 | 0.011 |   1.456 |  -95.913 | 
     +-------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U8/U0/\mem_reg[2][4] /CK 
Endpoint:   U8/U0/\mem_reg[2][4] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.456
- Setup                         0.386
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.870
- Arrival Time                  3.501
= Slack Time                   97.369
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.369 | 
     | M1/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   98.216 | 
     | M1/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   99.125 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   99.924 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.878 |   3.433 |  100.802 | 
     | U8/U0/\mem_reg[2][4] | RN ^       | SDFFRQX1M | 1.204 | 0.068 |   3.501 |  100.870 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.369 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -97.343 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -97.229 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -97.111 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -96.995 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -96.875 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -96.755 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -96.636 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -96.514 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -96.478 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -96.263 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -96.100 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -95.996 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.067 | 0.072 |   1.445 |  -95.924 | 
     | U8/U0/\mem_reg[2][4] | CK ^       | SDFFRQX1M  | 0.067 | 0.011 |   1.456 |  -95.913 | 
     +-------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U8/U0/\mem_reg[3][4] /CK 
Endpoint:   U8/U0/\mem_reg[3][4] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.456
- Setup                         0.385
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.870
- Arrival Time                  3.501
= Slack Time                   97.369
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.369 | 
     | M1/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   98.216 | 
     | M1/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   99.125 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   99.924 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.878 |   3.433 |  100.802 | 
     | U8/U0/\mem_reg[3][4] | RN ^       | SDFFRQX1M | 1.204 | 0.068 |   3.501 |  100.870 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.369 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -97.343 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -97.229 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -97.111 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -96.995 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -96.875 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -96.755 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -96.637 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -96.514 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -96.478 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -96.263 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -96.100 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -95.996 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.067 | 0.072 |   1.445 |  -95.924 | 
     | U8/U0/\mem_reg[3][4] | CK ^       | SDFFRQX1M  | 0.067 | 0.011 |   1.456 |  -95.913 | 
     +-------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U8/U0/\mem_reg[1][5] /CK 
Endpoint:   U8/U0/\mem_reg[1][5] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.456
- Setup                         0.385
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.870
- Arrival Time                  3.501
= Slack Time                   97.369
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.369 | 
     | M1/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   98.216 | 
     | M1/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   99.125 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   99.924 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.878 |   3.433 |  100.802 | 
     | U8/U0/\mem_reg[1][5] | RN ^       | SDFFRQX1M | 1.204 | 0.068 |   3.501 |  100.870 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.369 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -97.343 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -97.229 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -97.111 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -96.995 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -96.875 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -96.755 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.732 |  -96.637 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -96.514 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -96.478 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -96.263 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -96.100 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -95.996 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.067 | 0.072 |   1.445 |  -95.924 | 
     | U8/U0/\mem_reg[1][5] | CK ^       | SDFFRQX1M  | 0.067 | 0.011 |   1.456 |  -95.914 | 
     +-------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U8/U0/\mem_reg[2][2] /CK 
Endpoint:   U8/U0/\mem_reg[2][2] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.455
- Setup                         0.385
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.870
- Arrival Time                  3.501
= Slack Time                   97.369
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.369 | 
     | M1/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   98.216 | 
     | M1/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   99.125 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   99.924 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.878 |   3.433 |  100.802 | 
     | U8/U0/\mem_reg[2][2] | RN ^       | SDFFRQX1M | 1.204 | 0.067 |   3.501 |  100.870 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.369 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -97.343 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -97.229 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -97.111 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -96.995 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -96.875 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -96.755 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -96.637 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -96.514 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -96.478 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -96.263 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -96.100 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -95.996 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.067 | 0.072 |   1.445 |  -95.924 | 
     | U8/U0/\mem_reg[2][2] | CK ^       | SDFFRQX1M  | 0.067 | 0.010 |   1.455 |  -95.914 | 
     +-------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U8/U0/\mem_reg[2][3] /CK 
Endpoint:   U8/U0/\mem_reg[2][3] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.456
- Setup                         0.385
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.870
- Arrival Time                  3.501
= Slack Time                   97.369
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.369 | 
     | M1/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   98.216 | 
     | M1/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   99.125 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   99.924 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.878 |   3.433 |  100.802 | 
     | U8/U0/\mem_reg[2][3] | RN ^       | SDFFRQX1M | 1.204 | 0.068 |   3.501 |  100.870 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.369 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -97.343 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -97.229 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -97.111 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -96.995 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -96.875 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -96.755 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -96.637 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -96.514 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -96.478 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -96.263 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -96.100 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -95.996 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.067 | 0.072 |   1.445 |  -95.924 | 
     | U8/U0/\mem_reg[2][3] | CK ^       | SDFFRQX1M  | 0.067 | 0.011 |   1.456 |  -95.913 | 
     +-------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U8/U0/\mem_reg[3][1] /CK 
Endpoint:   U8/U0/\mem_reg[3][1] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.456
- Setup                         0.386
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.870
- Arrival Time                  3.501
= Slack Time                   97.369
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.369 | 
     | M1/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   98.216 | 
     | M1/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   99.125 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   99.924 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.878 |   3.433 |  100.802 | 
     | U8/U0/\mem_reg[3][1] | RN ^       | SDFFRQX1M | 1.204 | 0.068 |   3.501 |  100.870 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.369 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -97.343 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -97.229 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -97.111 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -96.995 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -96.875 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -96.755 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -96.637 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -96.514 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -96.478 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -96.263 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -96.100 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -95.996 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.067 | 0.072 |   1.445 |  -95.924 | 
     | U8/U0/\mem_reg[3][1] | CK ^       | SDFFRQX1M  | 0.067 | 0.011 |   1.456 |  -95.913 | 
     +-------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U8/U0/\mem_reg[2][0] /CK 
Endpoint:   U8/U0/\mem_reg[2][0] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          1.456
- Setup                         0.385
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.870
- Arrival Time                  3.501
= Slack Time                   97.369
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.369 | 
     | M1/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.176 | 0.847 |   0.847 |   98.216 | 
     | M1/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.213 | 0.909 |   1.756 |   99.125 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.172 | 0.799 |   2.555 |   99.924 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.878 |   3.433 |  100.803 | 
     | U8/U0/\mem_reg[2][0] | RN ^       | SDFFRQX1M | 1.204 | 0.068 |   3.501 |  100.870 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.369 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.025 | 0.026 |   0.026 |  -97.343 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.052 | 0.114 |   0.140 |  -97.229 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.047 | 0.118 |   0.258 |  -97.111 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.374 |  -96.995 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.052 | 0.120 |   0.494 |  -96.876 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.050 | 0.120 |   0.614 |  -96.755 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.732 |  -96.637 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.855 |  -96.515 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.031 | 0.036 |   0.891 |  -96.478 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.215 |   1.106 |  -96.263 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.077 | 0.163 |   1.269 |  -96.100 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.130 | 0.104 |   1.373 |  -95.996 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^ | CLKINVX40M | 0.067 | 0.072 |   1.445 |  -95.924 | 
     | U8/U0/\mem_reg[2][0] | CK ^       | SDFFRQX1M  | 0.067 | 0.011 |   1.456 |  -95.914 | 
     +-------------------------------------------------------------------------------------+ 

