From: Matthias Brugger <matthias.bgg@gmail.com>
Subject: Re: [RESEND PATCH v4,2/3] arm64: dts: Using standard CCF interface to
 set vcodec clk
Date: Thu, 14 Feb 2019 13:21:41 +0100
Message-ID: <ad861017-14a3-4a67-8c56-96b379eeddec@gmail.com>
References: <1550111093-7057-1-git-send-email-yunfei.dong@mediatek.com>
 <1550111093-7057-2-git-send-email-yunfei.dong@mediatek.com>
Mime-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Transfer-Encoding: 8bit
Return-path: <linux-kernel-owner@vger.kernel.org>
In-Reply-To: <1550111093-7057-2-git-send-email-yunfei.dong@mediatek.com>
Content-Language: en-US
Sender: linux-kernel-owner@vger.kernel.org
To: Yunfei Dong <yunfei.dong@mediatek.com>, Hans Verkuil <hverkuil@xs4all.nl>, Tiffany Lin <tiffany.lin@mediatek.com>, Andrew-CT Chen <andrew-ct.chen@mediatek.com>, Rob Herring <robh+dt@kernel.org>
Cc: Mauro Carvalho Chehab <mchehab@kernel.org>, Mark Rutland <mark.rutland@arm.com>, linux-media@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, Qianqian Yan <qianqian.yan@mediatek.com>
List-Id: linux-mediatek@lists.infradead.org



On 14/02/2019 03:24, Yunfei Dong wrote:
> Using standard CCF interface to set vdec/venc parent clk
> and clk rate.
> 
> Signed-off-by: Yunfei Dong <yunfei.dong@mediatek.com>
> Signed-off-by: Qianqian Yan <qianqian.yan@mediatek.com>
> ---

now pushed to v5.1-next/dts64

Thanks,
Matthias

>  arch/arm64/boot/dts/mediatek/mt8173.dtsi |   13 +++++++++++++
>  1 file changed, 13 insertions(+)
> 
> diff --git a/arch/arm64/boot/dts/mediatek/mt8173.dtsi b/arch/arm64/boot/dts/mediatek/mt8173.dtsi
> index 412ffd4..126d11e 100644
> --- a/arch/arm64/boot/dts/mediatek/mt8173.dtsi
> +++ b/arch/arm64/boot/dts/mediatek/mt8173.dtsi
> @@ -1305,6 +1305,15 @@
>  				      "vencpll",
>  				      "venc_lt_sel",
>  				      "vdec_bus_clk_src";
> +			assigned-clocks = <&topckgen CLK_TOP_VENC_LT_SEL>,
> +					  <&topckgen CLK_TOP_CCI400_SEL>,
> +					  <&topckgen CLK_TOP_VDEC_SEL>,
> +					  <&apmixedsys CLK_APMIXED_VCODECPLL>,
> +					  <&apmixedsys CLK_APMIXED_VENCPLL>;
> +			assigned-clock-parents = <&topckgen CLK_TOP_VCODECPLL_370P5>,
> +						 <&topckgen CLK_TOP_UNIVPLL_D2>,
> +						 <&topckgen CLK_TOP_VCODECPLL>;
> +			assigned-clock-rates = <0>, <0>, <0>, <1482000000>, <800000000>;
>  		};
>  
>  		larb1: larb@16010000 {
> @@ -1370,6 +1379,10 @@
>  				      "venc_sel",
>  				      "venc_lt_sel_src",
>  				      "venc_lt_sel";
> +			assigned-clocks = <&topckgen CLK_TOP_VENC_SEL>,
> +					  <&topckgen CLK_TOP_VENC_LT_SEL>;
> +			assigned-clock-parents = <&topckgen CLK_TOP_VENCPLL_D2>,
> +						 <&topckgen CLK_TOP_UNIVPLL1_D2>;
>  		};
>  
>  		vencltsys: clock-controller@19000000 {
> 
