initSidebarItems({"enum":[["CDMEIF0_AW","Stream x clear direct mode error interrupt flag (x = 3..0)"],["CFEIF0_AW","Stream x clear FIFO error interrupt flag (x = 3..0)"],["CHTIF0_AW","Stream x clear half transfer interrupt flag (x = 3..0)"],["CTCIF0_AW","Stream x clear transfer complete interrupt flag (x = 3..0)"],["CTEIF0_AW","Stream x clear transfer error interrupt flag (x = 3..0)"]],"struct":[["CDMEIF0_W","Field `CDMEIF0` writer - Stream x clear direct mode error interrupt flag (x = 3..0)"],["CDMEIF1_W","Field `CDMEIF1` writer - Stream x clear direct mode error interrupt flag (x = 3..0)"],["CDMEIF2_W","Field `CDMEIF2` writer - Stream x clear direct mode error interrupt flag (x = 3..0)"],["CDMEIF3_W","Field `CDMEIF3` writer - Stream x clear direct mode error interrupt flag (x = 3..0)"],["CFEIF0_W","Field `CFEIF0` writer - Stream x clear FIFO error interrupt flag (x = 3..0)"],["CFEIF1_W","Field `CFEIF1` writer - Stream x clear FIFO error interrupt flag (x = 3..0)"],["CFEIF2_W","Field `CFEIF2` writer - Stream x clear FIFO error interrupt flag (x = 3..0)"],["CFEIF3_W","Field `CFEIF3` writer - Stream x clear FIFO error interrupt flag (x = 3..0)"],["CHTIF0_W","Field `CHTIF0` writer - Stream x clear half transfer interrupt flag (x = 3..0)"],["CHTIF1_W","Field `CHTIF1` writer - Stream x clear half transfer interrupt flag (x = 3..0)"],["CHTIF2_W","Field `CHTIF2` writer - Stream x clear half transfer interrupt flag (x = 3..0)"],["CHTIF3_W","Field `CHTIF3` writer - Stream x clear half transfer interrupt flag (x = 3..0)"],["CTCIF0_W","Field `CTCIF0` writer - Stream x clear transfer complete interrupt flag (x = 3..0)"],["CTCIF1_W","Field `CTCIF1` writer - Stream x clear transfer complete interrupt flag (x = 3..0)"],["CTCIF2_W","Field `CTCIF2` writer - Stream x clear transfer complete interrupt flag (x = 3..0)"],["CTCIF3_W","Field `CTCIF3` writer - Stream x clear transfer complete interrupt flag (x = 3..0)"],["CTEIF0_W","Field `CTEIF0` writer - Stream x clear transfer error interrupt flag (x = 3..0)"],["CTEIF1_W","Field `CTEIF1` writer - Stream x clear transfer error interrupt flag (x = 3..0)"],["CTEIF2_W","Field `CTEIF2` writer - Stream x clear transfer error interrupt flag (x = 3..0)"],["CTEIF3_W","Field `CTEIF3` writer - Stream x clear transfer error interrupt flag (x = 3..0)"],["LIFCR_SPEC","low interrupt flag clear register"],["W","Register `LIFCR` writer"]],"type":[["CDMEIF1_AW","Stream x clear direct mode error interrupt flag (x = 3..0)"],["CDMEIF2_AW","Stream x clear direct mode error interrupt flag (x = 3..0)"],["CDMEIF3_AW","Stream x clear direct mode error interrupt flag (x = 3..0)"],["CFEIF1_AW","Stream x clear FIFO error interrupt flag (x = 3..0)"],["CFEIF2_AW","Stream x clear FIFO error interrupt flag (x = 3..0)"],["CFEIF3_AW","Stream x clear FIFO error interrupt flag (x = 3..0)"],["CHTIF1_AW","Stream x clear half transfer interrupt flag (x = 3..0)"],["CHTIF2_AW","Stream x clear half transfer interrupt flag (x = 3..0)"],["CHTIF3_AW","Stream x clear half transfer interrupt flag (x = 3..0)"],["CTCIF1_AW","Stream x clear transfer complete interrupt flag (x = 3..0)"],["CTCIF2_AW","Stream x clear transfer complete interrupt flag (x = 3..0)"],["CTCIF3_AW","Stream x clear transfer complete interrupt flag (x = 3..0)"],["CTEIF1_AW","Stream x clear transfer error interrupt flag (x = 3..0)"],["CTEIF2_AW","Stream x clear transfer error interrupt flag (x = 3..0)"],["CTEIF3_AW","Stream x clear transfer error interrupt flag (x = 3..0)"]]});