Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Sat Mar 08 23:19:25 2014
| Host         : DANA307-09 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file vga_hdmi_control_sets_placed.rpt
| Design       : vga_hdmi
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    50 |
| Minimum Number of register sites lost to control set restrictions |   119 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             369 |          145 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              91 |           28 |
| Yes          | No                    | No                     |             385 |          126 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             100 |           37 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                      |                                                          Enable Signal                                                          |                                                         Set/Reset Signal                                                        | Slice Load Count | Bel Load Count |
+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push   |                                                                                                                                 |                1 |              2 |
|  system_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/system_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_axaddr_incr[0]_i_1__0                                             |                                                                                                                                 |                1 |              4 |
|  system_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/system_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_axaddr_incr[0]_i_1                                                |                                                                                                                                 |                1 |              4 |
|  system_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/system_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1                                    |                                                                                                                                 |                3 |              4 |
|  system_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/system_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1__0                                 |                                                                                                                                 |                2 |              4 |
|  system_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/system_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1__0                                            |                                                                                                                                 |                2 |              4 |
|  system_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/system_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__1                                               |                                                                                                                                 |                1 |              4 |
|  system_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/system_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__0                                               | system_i/system_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_axlen_cnt[7]_i_1__0                                               |                2 |              4 |
|  system_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/system_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__0                                               |                                                                                                                                 |                1 |              4 |
|  system_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/system_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1                                               |                                                                                                                                 |                2 |              4 |
|  system_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/system_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1                                                  |                                                                                                                                 |                2 |              4 |
|  clk_BUFG                                              |                                                                                                                                 | i_vga_generator/n_0_de_i_1                                                                                                      |                2 |              5 |
|  clk_BUFG                                              | i_convert_444_422/n_0_r2_out[8]_i_1                                                                                             |                                                                                                                                 |                3 |              5 |
|  clk_BUFG                                              | i_vga_generator/bram_ren[0]                                                                                                     |                                                                                                                                 |                2 |              6 |
|  clk_BUFG                                              | i_vga_generator/bram_ren[1]                                                                                                     |                                                                                                                                 |                2 |              6 |
|  clk_BUFG                                              | i_vga_generator/bram_ren[2]                                                                                                     |                                                                                                                                 |                3 |              6 |
|  clk_BUFG                                              | i_vga_generator/bram_ren[3]                                                                                                     |                                                                                                                                 |                3 |              6 |
|  clk_BUFG                                              | i_vga_generator/bram_ren[4]                                                                                                     |                                                                                                                                 |                3 |              6 |
|  clk_BUFG                                              | i_vga_generator/bram_ren[5]                                                                                                     |                                                                                                                                 |                2 |              6 |
|  clk_BUFG                                              | i_vga_generator/bram_ren[6]                                                                                                     |                                                                                                                                 |                3 |              6 |
|  clk_BUFG                                              | i_vga_generator/bram_ren[7]                                                                                                     |                                                                                                                                 |                3 |              6 |
|  clk_BUFG                                              | i_vga_generator/bram_ren[8]                                                                                                     |                                                                                                                                 |                2 |              6 |
|  clk_BUFG                                              | i_vga_generator/bram_ren[9]                                                                                                     |                                                                                                                                 |                2 |              6 |
|  clk_BUFG                                              | i_vga_generator/bram_ren[10]                                                                                                    |                                                                                                                                 |                3 |              6 |
|  clk_BUFG                                              | i_vga_generator/bram_ren[11]                                                                                                    |                                                                                                                                 |                3 |              6 |
|  clk_BUFG                                              | i_hdmi_ddr_output/i_i2c_sender/n_0_address[5]_i_1                                                                               |                                                                                                                                 |                2 |              6 |
|  system_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                 | system_i/system_i/axi_bram_0/p_0_in                                                                                             |                2 |              7 |
|  clk_BUFG                                              | i_hdmi_ddr_output/i_i2c_sender/n_0_divider[7]_i_1                                                                               |                                                                                                                                 |                4 |              8 |
|  clk_BUFG                                              | i_hdmi_ddr_output/i_i2c_sender/n_0_initial_pause[7]_i_1                                                                         |                                                                                                                                 |                3 |              8 |
|  system_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r | system_i/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0 |                2 |              8 |
|  system_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/system_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_axlen_cnt[7]_i_1                                                  |                                                                                                                                 |                3 |              8 |
|  system_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                 | system_i/system_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_areset_d1_i_1                                                     |                4 |              8 |
|  clk_BUFG                                              | i_vga_generator/n_0_vcounter[0]_i_1                                                                                             |                                                                                                                                 |                4 |             12 |
|  system_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r     |                                                                                                                                 |                4 |             13 |
|  system_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_bready                |                                                                                                                                 |                3 |             14 |
|  system_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in        |                                                                                                                                 |                3 |             14 |
|  system_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/b_push                      |                                                                                                                                 |                3 |             20 |
|  clk_BUFG                                              | i_hdmi_ddr_output/i_i2c_sender/n_0_busy_sr[28]_i_2                                                                              | i_hdmi_ddr_output/i_i2c_sender/n_0_clk_first_quarter[27]_i_1                                                                    |               10 |             27 |
|  system_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/p_1_in       |                                                                                                                                 |                8 |             27 |
|  system_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/p_1_in       |                                                                                                                                 |                8 |             27 |
|  system_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/system_i/axi_interconnect_0/s00_couplers/auto_pc/s_axi_awready                                                         |                                                                                                                                 |                5 |             27 |
|  system_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/system_i/axi_interconnect_0/s00_couplers/auto_pc/s_axi_arready                                                         |                                                                                                                                 |                9 |             27 |
|  clk_BUFG                                              | i_hdmi_ddr_output/i_i2c_sender/n_0_busy_sr[28]_i_2                                                                              | i_hdmi_ddr_output/i_i2c_sender/n_0_busy_sr[28]_i_1                                                                              |                5 |             29 |
|  system_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/system_i/axi_bram_0/inst/axi_bram_v1_0_S00_AXI_inst/slv_reg_rden                                                       | system_i/system_i/axi_bram_0/p_0_in                                                                                             |               18 |             32 |
|  system_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/wr_en0       |                                                                                                                                 |                9 |             34 |
|  system_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in        |                                                                                                                                 |               11 |             47 |
|  system_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_rready                |                                                                                                                                 |               14 |             47 |
|  system_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                 | system_i/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                   |               20 |             71 |
|  clk_BUFG                                              |                                                                                                                                 |                                                                                                                                 |               70 |            148 |
|  system_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                 |                                                                                                                                 |               78 |            224 |
+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


