<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="cpu_sim_behav.wdb" id="1">
         <top_modules>
            <top_module name="cpu_sim" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="11482500000fs"></ZoomStartTime>
      <ZoomEndTime time="11734000001fs"></ZoomEndTime>
      <Cursor1Time time="11572500000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="183"></NameColumnWidth>
      <ValueColumnWidth column_width="58"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="30" />
   <wvobject fp_name="/cpu_sim/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/u/CPU_i/Idecode32_0/clock" type="logic">
      <obj_property name="ElementShortName">clock</obj_property>
      <obj_property name="ObjectShortName">clock</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/u/CPU_i/Ifetc32_0/inst/PC" type="array">
      <obj_property name="ElementShortName">PC[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/u/CPU_i/Ifetc32_0/Instruction" type="array">
      <obj_property name="ElementShortName">Instruction[31:0]</obj_property>
      <obj_property name="ObjectShortName">Instruction[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/u/CPU_i/control32_0/Branch" type="logic">
      <obj_property name="ElementShortName">Branch</obj_property>
      <obj_property name="ObjectShortName">Branch</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/u/CPU_i/control32_0/nBranch" type="logic">
      <obj_property name="ElementShortName">nBranch</obj_property>
      <obj_property name="ObjectShortName">nBranch</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/u/CPU_i/control32_0/Jmp" type="logic">
      <obj_property name="ElementShortName">Jmp</obj_property>
      <obj_property name="ObjectShortName">Jmp</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/u/CPU_i/control32_0/Jal" type="logic">
      <obj_property name="ElementShortName">Jal</obj_property>
      <obj_property name="ObjectShortName">Jal</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/u/CPU_i/control32_0/Jrn" type="logic">
      <obj_property name="ElementShortName">Jrn</obj_property>
      <obj_property name="ObjectShortName">Jrn</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/u/CPU_i/Executs32_0/Zero" type="logic">
      <obj_property name="ElementShortName">Zero</obj_property>
      <obj_property name="ObjectShortName">Zero</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/u/CPU_i/Executs32_0/ALU_Result" type="array">
      <obj_property name="ElementShortName">ALU_Result[31:0]</obj_property>
      <obj_property name="ObjectShortName">ALU_Result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/u/CPU_i/Executs32_0/Add_Result" type="array">
      <obj_property name="ElementShortName">Add_Result[31:0]</obj_property>
      <obj_property name="ObjectShortName">Add_Result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/u/CPU_i/Executs32_0/inst/ALU_output_mux" type="array">
      <obj_property name="ElementShortName">ALU_output_mux[31:0]</obj_property>
      <obj_property name="ObjectShortName">ALU_output_mux[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/u/CPU_i/control32_0/inst/Lw" type="logic">
      <obj_property name="ElementShortName">Lw</obj_property>
      <obj_property name="ObjectShortName">Lw</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/u/CPU_i/control32_0/inst/Sw" type="logic">
      <obj_property name="ElementShortName">Sw</obj_property>
      <obj_property name="ObjectShortName">Sw</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/u/CPU_i/Idecode32_0/inst/register" type="array">
      <obj_property name="ElementShortName">register[0:31][31:0]</obj_property>
      <obj_property name="ObjectShortName">register[0:31][31:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/switch2N4" type="logic">
      <obj_property name="ElementShortName">switch2N4</obj_property>
      <obj_property name="ObjectShortName">switch2N4</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/led2N4" type="logic">
      <obj_property name="ElementShortName">led2N4</obj_property>
      <obj_property name="ObjectShortName">led2N4</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/u/CPU_i/StorageTop_0/wdata" type="array">
      <obj_property name="ElementShortName">wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/u/CPU_i/StorageTop_0/caddress" type="array">
      <obj_property name="ElementShortName">caddress[31:0]</obj_property>
      <obj_property name="ObjectShortName">caddress[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/u/CPU_i/StorageTop_0/memread" type="logic">
      <obj_property name="ElementShortName">memread</obj_property>
      <obj_property name="ObjectShortName">memread</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/u/CPU_i/StorageTop_0/memwrite" type="logic">
      <obj_property name="ElementShortName">memwrite</obj_property>
      <obj_property name="ObjectShortName">memwrite</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/u/CPU_i/StorageTop_0/ioread" type="logic">
      <obj_property name="ElementShortName">ioread</obj_property>
      <obj_property name="ObjectShortName">ioread</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/u/CPU_i/StorageTop_0/iowrite" type="logic">
      <obj_property name="ElementShortName">iowrite</obj_property>
      <obj_property name="ObjectShortName">iowrite</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/u/CPU_i/StorageTop_0/rdata" type="array">
      <obj_property name="ElementShortName">rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/u/CPU_i/StorageTop_0/clock" type="logic">
      <obj_property name="ElementShortName">clock</obj_property>
      <obj_property name="ObjectShortName">clock</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/u/CPU_i/StorageTop_0/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/u/CPU_i/StorageTop_0/ledout" type="array">
      <obj_property name="ElementShortName">ledout[23:0]</obj_property>
      <obj_property name="ObjectShortName">ledout[23:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_sim/u/CPU_i/StorageTop_0/switch_i" type="array">
      <obj_property name="ElementShortName">switch_i[23:0]</obj_property>
      <obj_property name="ObjectShortName">switch_i[23:0]</obj_property>
   </wvobject>
</wave_config>
