Analysis & Synthesis report for de1soc
Wed Mar 16 15:56:57 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Mar 16 15:56:57 2022           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; de1soc                                      ;
; Top-level Entity Name       ; de1soc_top                                  ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; de1soc_top         ; de1soc             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Restructure Multiplexers                                                        ; Off                ; Auto               ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Mar 16 15:56:44 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de1soc -c de1soc
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 3 design units, including 3 entities, in source file dct.sv
    Info (12023): Found entity 1: avalon_dct_nios File: C:/Users/isido/Documents/Local/PipelinedProcessor/src/dct.sv Line: 2
    Info (12023): Found entity 2: avalon_dct File: C:/Users/isido/Documents/Local/PipelinedProcessor/src/dct.sv Line: 22
    Info (12023): Found entity 3: cos File: C:/Users/isido/Documents/Local/PipelinedProcessor/src/dct.sv Line: 155
Info (12021): Found 1 design units, including 1 entities, in source file processor.sv
    Info (12023): Found entity 1: processor File: C:/Users/isido/Documents/Local/PipelinedProcessor/src/processor.sv Line: 18
Info (12021): Found 2 design units, including 2 entities, in source file lab4_mult.sv
    Info (12023): Found entity 1: avalon_fp_mult File: C:/Users/isido/Documents/Local/PipelinedProcessor/src/lab4_mult.sv Line: 2
    Info (12023): Found entity 2: fp_mult_lab4 File: C:/Users/isido/Documents/Local/PipelinedProcessor/src/lab4_mult.sv Line: 141
Info (12021): Found 1 design units, including 1 entities, in source file inst_mem.v
    Info (12023): Found entity 1: inst_mem File: C:/Users/isido/Documents/Local/PipelinedProcessor/src/inst_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file data_bus.sv
    Info (12023): Found entity 1: avalon_bus File: C:/Users/isido/Documents/Local/PipelinedProcessor/src/data_bus.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de1soc_top.sv
    Info (12023): Found entity 1: de1soc_top File: C:/Users/isido/Documents/Local/PipelinedProcessor/src/de1soc_top.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ps2.sv
    Info (12023): Found entity 1: avalon_ps2 File: C:/Users/isido/Documents/Local/PipelinedProcessor/src/ps2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dct_rom.sv
    Info (12023): Found entity 1: dct_rom File: C:/Users/isido/Documents/Local/PipelinedProcessor/src/dct_rom.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at lab4_mult.sv(20): created implicit net for "fp_en" File: C:/Users/isido/Documents/Local/PipelinedProcessor/src/lab4_mult.sv Line: 20
Warning (10236): Verilog HDL Implicit Net warning at de1soc_top.sv(44): created implicit net for "IDRA_RXD" File: C:/Users/isido/Documents/Local/PipelinedProcessor/src/de1soc_top.sv Line: 44
Warning (10222): Verilog HDL Parameter Declaration warning at dct.sv(41): Parameter Declaration in module "avalon_dct" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/isido/Documents/Local/PipelinedProcessor/src/dct.sv Line: 41
Warning (10222): Verilog HDL Parameter Declaration warning at dct.sv(55): Parameter Declaration in module "avalon_dct" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/isido/Documents/Local/PipelinedProcessor/src/dct.sv Line: 55
Error (10161): Verilog HDL error at data_bus.sv(77): object "IR_emit_reg" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/isido/Documents/Local/PipelinedProcessor/src/data_bus.sv Line: 77
Info (144001): Generated suppressed messages file C:/Users/isido/Documents/Local/PipelinedProcessor/src/out/de1soc.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings
    Error: Peak virtual memory: 4782 megabytes
    Error: Processing ended: Wed Mar 16 15:56:57 2022
    Error: Elapsed time: 00:00:13
    Error: Total CPU time (on all processors): 00:00:30


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/isido/Documents/Local/PipelinedProcessor/src/out/de1soc.map.smsg.


