// Seed: 1716719781
`timescale 1ps / 1ps
module module_0 #(
    parameter id_1 = 32'd55,
    parameter id_3 = 32'd14
) (
    _id_1,
    id_2,
    _id_3
);
  output _id_3;
  input id_2;
  input _id_1;
  assign id_3 = id_3 && 1'b0;
  initial begin
    id_3[id_1] = 1'b0;
    id_2 = 1;
  end
  logic id_4;
  assign id_4[1] = 1;
  logic id_5 = id_4[~id_3 : 1'h0];
  assign id_5 = 1;
  logic id_6;
  logic id_7;
  logic id_8;
  assign id_5 = id_7;
  assign id_4 = id_1[1 : 1] || id_3;
  type_15(
      id_2[1'd0], 1, id_5
  );
  assign id_1[""] = 1'b0 ? 1 : 1;
  logic id_9;
endmodule
