// Seed: 3021404374
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output tri0 id_2;
  input wire id_1;
  assign id_2 = -1;
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    output tri id_2,
    output uwire id_3,
    output uwire id_4,
    output wor id_5,
    input wor id_6,
    input wor id_7,
    output supply0 id_8,
    output supply1 id_9,
    output wand id_10,
    output supply1 id_11,
    output supply0 id_12
);
  assign id_11 = -1;
  wire id_14;
  assign id_1 = id_6;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
  logic id_15 = -1'd0;
endmodule
