Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece/support/xilinx/xilinx.release/Vivado/bin/unwrapped/lnx64.o/xelab -wto 5fa7b817396e4da6b4f2fe3eeb798500 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot core_tb_behav xil_defaultlib.core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.ag6502_decimal
Compiling module xil_defaultlib.ag6502_alu
Compiling module xil_defaultlib.ag6502
Compiling module xil_defaultlib.TB_MEM
Compiling module xil_defaultlib.core_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_tb_behav
