// Seed: 1861481026
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    output supply1 id_2,
    input wor id_3,
    output wire id_4,
    input supply1 id_5,
    output logic id_6,
    input uwire id_7,
    output tri0 id_8,
    input tri0 id_9,
    input supply1 id_10,
    input wor id_11,
    input wire id_12,
    input wand id_13,
    output wand id_14,
    output tri id_15,
    output logic id_16,
    output supply1 id_17,
    output wand id_18,
    output wor id_19,
    input tri id_20
);
  integer id_22 = id_10;
  wire id_23, id_24, id_25;
  tri0 id_26;
  assign id_26 = 1;
  module_0(
      id_23, id_23, id_26, id_25
  );
  always
    if (id_0 >>> "") id_16 <= 1;
    else id_6 <= 1;
  wire id_27;
  wire id_28;
endmodule
