Timing Analyzer report for FiniteStateMachine
Mon Nov 12 09:31:19 2018
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'clock_1hz:clock|out_1hz'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: 'clock_1hz:clock|out_1hz'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 24. Slow 1200mV 0C Model Setup: 'clock_1hz:clock|out_1hz'
 25. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 26. Slow 1200mV 0C Model Hold: 'clock_1hz:clock|out_1hz'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 34. Fast 1200mV 0C Model Setup: 'clock_1hz:clock|out_1hz'
 35. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 36. Fast 1200mV 0C Model Hold: 'clock_1hz:clock|out_1hz'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; FiniteStateMachine                                  ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.5%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                           ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+
; Clock Name              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                     ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+
; clock_1hz:clock|out_1hz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_1hz:clock|out_1hz } ;
; CLOCK_50                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                            ;
+------------+-----------------+-------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name              ; Note ;
+------------+-----------------+-------------------------+------+
; 214.64 MHz ; 214.64 MHz      ; CLOCK_50                ;      ;
; 267.81 MHz ; 267.81 MHz      ; clock_1hz:clock|out_1hz ;      ;
+------------+-----------------+-------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary              ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLOCK_50                ; -3.659 ; -78.506       ;
; clock_1hz:clock|out_1hz ; -1.367 ; -4.765        ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary              ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; CLOCK_50                ; 0.424 ; 0.000         ;
; clock_1hz:clock|out_1hz ; 0.742 ; 0.000         ;
+-------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------------------------+--------+----------------+
; Clock                   ; Slack  ; End Point TNS  ;
+-------------------------+--------+----------------+
; CLOCK_50                ; -3.000 ; -37.695        ;
; clock_1hz:clock|out_1hz ; 0.471  ; 0.000          ;
+-------------------------+--------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -3.659 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.579      ;
; -3.632 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.552      ;
; -3.623 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.543      ;
; -3.549 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.469      ;
; -3.519 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.437      ;
; -3.500 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.420      ;
; -3.354 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.274      ;
; -3.339 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.259      ;
; -3.264 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.183      ;
; -3.261 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.180      ;
; -3.243 ; clock_1hz:clock|count_reg[15] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.163      ;
; -3.222 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.142      ;
; -3.218 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.136      ;
; -3.209 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.127      ;
; -3.193 ; clock_1hz:clock|count_reg[24] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.113      ;
; -3.179 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.097      ;
; -3.143 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.060      ;
; -3.143 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.060      ;
; -3.143 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.060      ;
; -3.143 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.060      ;
; -3.143 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.060      ;
; -3.143 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.060      ;
; -3.143 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.060      ;
; -3.143 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.060      ;
; -3.143 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.060      ;
; -3.143 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.060      ;
; -3.138 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.056      ;
; -3.116 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.033      ;
; -3.116 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.033      ;
; -3.116 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.033      ;
; -3.116 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.033      ;
; -3.116 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.033      ;
; -3.116 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.033      ;
; -3.116 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.033      ;
; -3.116 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.033      ;
; -3.116 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.033      ;
; -3.116 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.033      ;
; -3.110 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.027      ;
; -3.110 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.027      ;
; -3.110 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.027      ;
; -3.110 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.027      ;
; -3.110 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.027      ;
; -3.110 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.027      ;
; -3.110 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.027      ;
; -3.110 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.027      ;
; -3.110 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.027      ;
; -3.110 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.027      ;
; -2.984 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.901      ;
; -2.984 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.901      ;
; -2.984 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.901      ;
; -2.984 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.901      ;
; -2.984 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.901      ;
; -2.984 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.901      ;
; -2.984 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.901      ;
; -2.984 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.901      ;
; -2.984 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.901      ;
; -2.984 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.901      ;
; -2.946 ; clock_1hz:clock|count_reg[25] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.435      ;
; -2.912 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.830      ;
; -2.859 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.777      ;
; -2.859 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.777      ;
; -2.838 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.755      ;
; -2.838 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.755      ;
; -2.838 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.755      ;
; -2.838 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.755      ;
; -2.838 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.755      ;
; -2.838 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.755      ;
; -2.838 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.755      ;
; -2.838 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.755      ;
; -2.838 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.755      ;
; -2.838 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.755      ;
; -2.832 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.750      ;
; -2.832 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.750      ;
; -2.825 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.743      ;
; -2.825 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.743      ;
; -2.823 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.740      ;
; -2.823 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.740      ;
; -2.823 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.740      ;
; -2.823 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.740      ;
; -2.823 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.740      ;
; -2.823 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.740      ;
; -2.823 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.740      ;
; -2.823 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.740      ;
; -2.823 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.740      ;
; -2.823 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.740      ;
; -2.729 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 4.060      ;
; -2.717 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.634      ;
; -2.717 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.634      ;
; -2.717 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.634      ;
; -2.717 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.634      ;
; -2.717 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.634      ;
; -2.717 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.634      ;
; -2.717 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.634      ;
; -2.717 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.634      ;
; -2.717 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.634      ;
; -2.717 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.634      ;
; -2.715 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.630      ;
; -2.715 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.630      ;
; -2.715 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.630      ;
; -2.715 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.630      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_1hz:clock|out_1hz'                                                                                                                                      ;
+--------+-------------------------------------------+-------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -1.367 ; ped_flip_flop:fp_2|gated_d_latch:latch2|Q ; ped_flip_flop:fp_2|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0.500        ; -0.092     ; 0.784      ;
; -1.347 ; ped_flip_flop:fp_2|gated_d_latch:latch2|Q ; ped_flip_flop:fp_1|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0.500        ; -0.091     ; 0.755      ;
; -1.322 ; ped_flip_flop:fp_1|gated_d_latch:latch2|Q ; ped_flip_flop:fp_1|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0.500        ; 0.096      ; 0.917      ;
; -1.309 ; ped_flip_flop:fp_1|gated_d_latch:latch2|Q ; ped_flip_flop:fp_2|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0.500        ; 0.095      ; 0.913      ;
; -1.104 ; ped_flip_flop:fp_1|gated_d_latch:latch1|Q ; ped_flip_flop:fp_1|gated_d_latch:latch2|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0.500        ; -0.218     ; 0.645      ;
; -0.947 ; ped_flip_flop:fp_2|gated_d_latch:latch1|Q ; ped_flip_flop:fp_2|gated_d_latch:latch2|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0.500        ; -0.037     ; 0.370      ;
+--------+-------------------------------------------+-------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                      ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 0.424 ; clock_1hz:clock|count_reg[25] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.708      ;
; 0.540 ; clock_1hz:clock|count_reg[24] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.238      ;
; 0.633 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.900      ;
; 0.635 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.902      ;
; 0.635 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.902      ;
; 0.636 ; clock_1hz:clock|count_reg[5]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.903      ;
; 0.639 ; clock_1hz:clock|count_reg[4]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.906      ;
; 0.641 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.908      ;
; 0.642 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.909      ;
; 0.643 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; clock_1hz:clock|count_reg[24] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.911      ;
; 0.646 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.913      ;
; 0.647 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.914      ;
; 0.648 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.915      ;
; 0.653 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.920      ;
; 0.656 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; clock_1hz:clock|count_reg[15] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.665 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.932      ;
; 0.667 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.934      ;
; 0.669 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.367      ;
; 0.674 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.372      ;
; 0.777 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.475      ;
; 0.796 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.494      ;
; 0.902 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.600      ;
; 0.917 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.615      ;
; 0.951 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.218      ;
; 0.952 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.219      ;
; 0.953 ; clock_1hz:clock|count_reg[5]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.220      ;
; 0.959 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.226      ;
; 0.960 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.227      ;
; 0.961 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.228      ;
; 0.961 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.228      ;
; 0.962 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.229      ;
; 0.966 ; clock_1hz:clock|count_reg[4]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.233      ;
; 0.966 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.233      ;
; 0.967 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.234      ;
; 0.968 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.235      ;
; 0.969 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.236      ;
; 0.970 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.237      ;
; 0.971 ; clock_1hz:clock|count_reg[4]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.238      ;
; 0.973 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.974 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clock_1hz:clock|count_reg[15] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.241      ;
; 0.975 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.978 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.245      ;
; 0.979 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.246      ;
; 0.980 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.247      ;
; 0.982 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.249      ;
; 0.984 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.251      ;
; 0.984 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.251      ;
; 0.989 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.256      ;
; 1.050 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.748      ;
; 1.057 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.755      ;
; 1.072 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.339      ;
; 1.073 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.340      ;
; 1.074 ; clock_1hz:clock|count_reg[5]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.341      ;
; 1.077 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.344      ;
; 1.078 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.345      ;
; 1.079 ; clock_1hz:clock|count_reg[5]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.346      ;
; 1.080 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.347      ;
; 1.081 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.348      ;
; 1.082 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.349      ;
; 1.085 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.352      ;
; 1.086 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.353      ;
; 1.087 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.354      ;
; 1.087 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.354      ;
; 1.088 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.355      ;
; 1.092 ; clock_1hz:clock|count_reg[4]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.359      ;
; 1.092 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.359      ;
; 1.093 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.360      ;
; 1.095 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.362      ;
; 1.095 ; clock_1hz:clock|count_reg[15] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.362      ;
; 1.095 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.362      ;
; 1.096 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.363      ;
; 1.097 ; clock_1hz:clock|count_reg[4]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.364      ;
; 1.099 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.366      ;
; 1.100 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.367      ;
; 1.100 ; clock_1hz:clock|count_reg[15] ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.367      ;
; 1.100 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.367      ;
; 1.101 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.368      ;
; 1.101 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.368      ;
; 1.103 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.370      ;
; 1.104 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.371      ;
; 1.106 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.373      ;
; 1.108 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.375      ;
; 1.110 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.377      ;
; 1.111 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.376      ;
; 1.115 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.382      ;
; 1.116 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.381      ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_1hz:clock|out_1hz'                                                                                                                                      ;
+-------+-------------------------------------------+-------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.742 ; ped_flip_flop:fp_2|gated_d_latch:latch1|Q ; ped_flip_flop:fp_2|gated_d_latch:latch2|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; -0.500       ; 0.092      ; 0.354      ;
; 1.113 ; ped_flip_flop:fp_1|gated_d_latch:latch2|Q ; ped_flip_flop:fp_2|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; -0.500       ; 0.217      ; 0.850      ;
; 1.118 ; ped_flip_flop:fp_1|gated_d_latch:latch2|Q ; ped_flip_flop:fp_1|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; -0.500       ; 0.218      ; 0.856      ;
; 1.135 ; ped_flip_flop:fp_1|gated_d_latch:latch1|Q ; ped_flip_flop:fp_1|gated_d_latch:latch2|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; -0.500       ; -0.096     ; 0.559      ;
; 1.149 ; ped_flip_flop:fp_2|gated_d_latch:latch2|Q ; ped_flip_flop:fp_2|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; -0.500       ; 0.037      ; 0.706      ;
; 1.160 ; ped_flip_flop:fp_2|gated_d_latch:latch2|Q ; ped_flip_flop:fp_1|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; -0.500       ; 0.038      ; 0.718      ;
+-------+-------------------------------------------+-------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                             ;
+------------+-----------------+-------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name              ; Note ;
+------------+-----------------+-------------------------+------+
; 232.5 MHz  ; 232.5 MHz       ; CLOCK_50                ;      ;
; 298.86 MHz ; 298.86 MHz      ; clock_1hz:clock|out_1hz ;      ;
+------------+-----------------+-------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary               ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLOCK_50                ; -3.301 ; -69.567       ;
; clock_1hz:clock|out_1hz ; -1.173 ; -4.178        ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary               ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; CLOCK_50                ; 0.384 ; 0.000         ;
; clock_1hz:clock|out_1hz ; 0.749 ; 0.000         ;
+-------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLOCK_50                ; -3.000 ; -37.695       ;
; clock_1hz:clock|out_1hz ; 0.435  ; 0.000         ;
+-------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                       ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -3.301 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.230      ;
; -3.279 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.208      ;
; -3.275 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.204      ;
; -3.212 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.141      ;
; -3.176 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.104      ;
; -3.159 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.088      ;
; -3.035 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.964      ;
; -3.023 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.952      ;
; -2.949 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.878      ;
; -2.947 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.876      ;
; -2.939 ; clock_1hz:clock|count_reg[15] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.868      ;
; -2.913 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.842      ;
; -2.894 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.822      ;
; -2.887 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.815      ;
; -2.875 ; clock_1hz:clock|count_reg[24] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.804      ;
; -2.864 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.792      ;
; -2.834 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.762      ;
; -2.785 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.712      ;
; -2.785 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.712      ;
; -2.785 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.712      ;
; -2.785 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.712      ;
; -2.785 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.712      ;
; -2.785 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.712      ;
; -2.785 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.712      ;
; -2.785 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.712      ;
; -2.785 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.712      ;
; -2.785 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.712      ;
; -2.763 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.690      ;
; -2.763 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.690      ;
; -2.763 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.690      ;
; -2.763 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.690      ;
; -2.763 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.690      ;
; -2.763 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.690      ;
; -2.763 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.690      ;
; -2.763 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.690      ;
; -2.763 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.690      ;
; -2.763 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.690      ;
; -2.759 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.686      ;
; -2.759 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.686      ;
; -2.759 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.686      ;
; -2.759 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.686      ;
; -2.759 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.686      ;
; -2.759 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.686      ;
; -2.759 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.686      ;
; -2.759 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.686      ;
; -2.759 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.686      ;
; -2.759 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.686      ;
; -2.643 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.570      ;
; -2.643 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.570      ;
; -2.643 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.570      ;
; -2.643 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.570      ;
; -2.643 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.570      ;
; -2.643 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.570      ;
; -2.643 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.570      ;
; -2.643 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.570      ;
; -2.643 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.570      ;
; -2.643 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.570      ;
; -2.623 ; clock_1hz:clock|count_reg[25] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.156      ;
; -2.623 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.551      ;
; -2.529 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.456      ;
; -2.529 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.456      ;
; -2.519 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.446      ;
; -2.519 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.446      ;
; -2.519 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.446      ;
; -2.519 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.446      ;
; -2.519 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.446      ;
; -2.519 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.446      ;
; -2.519 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.446      ;
; -2.519 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.446      ;
; -2.519 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.446      ;
; -2.519 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.446      ;
; -2.507 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.434      ;
; -2.507 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.434      ;
; -2.507 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.434      ;
; -2.507 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.434      ;
; -2.507 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.434      ;
; -2.507 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.434      ;
; -2.507 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.434      ;
; -2.507 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.434      ;
; -2.507 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.434      ;
; -2.507 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.434      ;
; -2.507 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.434      ;
; -2.507 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.434      ;
; -2.503 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.430      ;
; -2.503 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.430      ;
; -2.422 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.348      ;
; -2.422 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.348      ;
; -2.422 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.348      ;
; -2.422 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.348      ;
; -2.422 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.348      ;
; -2.422 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.348      ;
; -2.422 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.348      ;
; -2.422 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.348      ;
; -2.422 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.348      ;
; -2.422 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.348      ;
; -2.405 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.308      ; 3.712      ;
; -2.397 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.324      ;
; -2.397 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.324      ;
; -2.397 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.324      ;
; -2.397 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.324      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_1hz:clock|out_1hz'                                                                                                                                       ;
+--------+-------------------------------------------+-------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -1.173 ; ped_flip_flop:fp_2|gated_d_latch:latch2|Q ; ped_flip_flop:fp_2|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0.500        ; -0.048     ; 0.716      ;
; -1.162 ; ped_flip_flop:fp_2|gated_d_latch:latch2|Q ; ped_flip_flop:fp_1|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0.500        ; -0.047     ; 0.697      ;
; -1.122 ; ped_flip_flop:fp_1|gated_d_latch:latch2|Q ; ped_flip_flop:fp_1|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0.500        ; 0.122      ; 0.826      ;
; -1.111 ; ped_flip_flop:fp_1|gated_d_latch:latch2|Q ; ped_flip_flop:fp_2|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0.500        ; 0.121      ; 0.823      ;
; -0.990 ; ped_flip_flop:fp_1|gated_d_latch:latch1|Q ; ped_flip_flop:fp_1|gated_d_latch:latch2|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0.500        ; -0.231     ; 0.577      ;
; -0.853 ; ped_flip_flop:fp_2|gated_d_latch:latch1|Q ; ped_flip_flop:fp_2|gated_d_latch:latch2|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0.500        ; -0.066     ; 0.342      ;
+--------+-------------------------------------------+-------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                       ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 0.384 ; clock_1hz:clock|count_reg[25] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.643      ;
; 0.481 ; clock_1hz:clock|count_reg[24] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.120      ;
; 0.579 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.822      ;
; 0.580 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.823      ;
; 0.582 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.825      ;
; 0.583 ; clock_1hz:clock|count_reg[5]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.826      ;
; 0.585 ; clock_1hz:clock|count_reg[4]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.828      ;
; 0.586 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.829      ;
; 0.587 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.830      ;
; 0.588 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.831      ;
; 0.589 ; clock_1hz:clock|count_reg[24] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.834      ;
; 0.592 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.835      ;
; 0.592 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.835      ;
; 0.594 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.233      ;
; 0.598 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.841      ;
; 0.599 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.239      ;
; 0.601 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; clock_1hz:clock|count_reg[15] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.609 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.852      ;
; 0.610 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.853      ;
; 0.690 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.329      ;
; 0.704 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.343      ;
; 0.797 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.436      ;
; 0.809 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.448      ;
; 0.865 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.108      ;
; 0.867 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.110      ;
; 0.868 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.111      ;
; 0.869 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.112      ;
; 0.870 ; clock_1hz:clock|count_reg[5]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.113      ;
; 0.873 ; clock_1hz:clock|count_reg[4]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.116      ;
; 0.874 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.117      ;
; 0.874 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.117      ;
; 0.875 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.118      ;
; 0.875 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.118      ;
; 0.875 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.118      ;
; 0.877 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.120      ;
; 0.878 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.121      ;
; 0.879 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.122      ;
; 0.879 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.122      ;
; 0.880 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.123      ;
; 0.880 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.123      ;
; 0.884 ; clock_1hz:clock|count_reg[4]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.127      ;
; 0.885 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.886 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.129      ;
; 0.886 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.129      ;
; 0.888 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; clock_1hz:clock|count_reg[15] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.891 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.134      ;
; 0.896 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.139      ;
; 0.897 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.140      ;
; 0.899 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.142      ;
; 0.929 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.568      ;
; 0.932 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.571      ;
; 0.964 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.207      ;
; 0.968 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.211      ;
; 0.969 ; clock_1hz:clock|count_reg[5]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.212      ;
; 0.973 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.216      ;
; 0.974 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.217      ;
; 0.975 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.218      ;
; 0.976 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.219      ;
; 0.977 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.220      ;
; 0.978 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.221      ;
; 0.979 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.222      ;
; 0.980 ; clock_1hz:clock|count_reg[5]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.223      ;
; 0.983 ; clock_1hz:clock|count_reg[4]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.226      ;
; 0.984 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.227      ;
; 0.985 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.228      ;
; 0.985 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.228      ;
; 0.985 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.228      ;
; 0.987 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.230      ;
; 0.988 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.231      ;
; 0.988 ; clock_1hz:clock|count_reg[15] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.231      ;
; 0.988 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.231      ;
; 0.989 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.232      ;
; 0.989 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.232      ;
; 0.990 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.233      ;
; 0.994 ; clock_1hz:clock|count_reg[4]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.237      ;
; 0.995 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.238      ;
; 0.996 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.239      ;
; 0.996 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.239      ;
; 0.998 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.240      ;
; 0.998 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.241      ;
; 0.999 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.242      ;
; 0.999 ; clock_1hz:clock|count_reg[15] ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.242      ;
; 1.000 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.243      ;
; 1.001 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.244      ;
; 1.006 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.249      ;
; 1.009 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.251      ;
; 1.009 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.252      ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_1hz:clock|out_1hz'                                                                                                                                       ;
+-------+-------------------------------------------+-------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.749 ; ped_flip_flop:fp_2|gated_d_latch:latch1|Q ; ped_flip_flop:fp_2|gated_d_latch:latch2|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; -0.500       ; 0.048      ; 0.317      ;
; 1.034 ; ped_flip_flop:fp_1|gated_d_latch:latch2|Q ; ped_flip_flop:fp_2|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; -0.500       ; 0.229      ; 0.783      ;
; 1.038 ; ped_flip_flop:fp_1|gated_d_latch:latch2|Q ; ped_flip_flop:fp_1|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; -0.500       ; 0.231      ; 0.789      ;
; 1.054 ; ped_flip_flop:fp_2|gated_d_latch:latch2|Q ; ped_flip_flop:fp_2|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; -0.500       ; 0.066      ; 0.640      ;
; 1.057 ; ped_flip_flop:fp_2|gated_d_latch:latch2|Q ; ped_flip_flop:fp_1|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; -0.500       ; 0.068      ; 0.645      ;
; 1.114 ; ped_flip_flop:fp_1|gated_d_latch:latch1|Q ; ped_flip_flop:fp_1|gated_d_latch:latch2|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; -0.500       ; -0.122     ; 0.512      ;
+-------+-------------------------------------------+-------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary               ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLOCK_50                ; -1.270 ; -23.105       ;
; clock_1hz:clock|out_1hz ; -0.487 ; -1.290        ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary               ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; CLOCK_50                ; 0.192 ; 0.000         ;
; clock_1hz:clock|out_1hz ; 0.504 ; 0.000         ;
+-------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLOCK_50                ; -3.000 ; -38.018       ;
; clock_1hz:clock|out_1hz ; 0.405  ; 0.000         ;
+-------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                       ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -1.270 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.217      ;
; -1.270 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.217      ;
; -1.262 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.209      ;
; -1.205 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.152      ;
; -1.193 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.140      ;
; -1.185 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.131      ;
; -1.134 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.081      ;
; -1.118 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.065      ;
; -1.061 ; clock_1hz:clock|count_reg[24] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.008      ;
; -1.059 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.006      ;
; -1.058 ; clock_1hz:clock|count_reg[14] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.004      ;
; -1.057 ; clock_1hz:clock|count_reg[13] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.003      ;
; -1.047 ; clock_1hz:clock|count_reg[15] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.994      ;
; -1.045 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.991      ;
; -1.038 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.984      ;
; -1.025 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.971      ;
; -1.002 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.948      ;
; -0.987 ; clock_1hz:clock|count_reg[25] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.242     ; 1.732      ;
; -0.967 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.912      ;
; -0.967 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.912      ;
; -0.967 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.912      ;
; -0.967 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.912      ;
; -0.967 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.912      ;
; -0.967 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.912      ;
; -0.967 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.912      ;
; -0.967 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.912      ;
; -0.967 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.912      ;
; -0.967 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.912      ;
; -0.967 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.912      ;
; -0.967 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.912      ;
; -0.967 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.912      ;
; -0.967 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.912      ;
; -0.967 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.912      ;
; -0.967 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.912      ;
; -0.967 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.912      ;
; -0.967 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.912      ;
; -0.967 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.912      ;
; -0.967 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.912      ;
; -0.959 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.904      ;
; -0.959 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.904      ;
; -0.959 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.904      ;
; -0.959 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.904      ;
; -0.959 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.904      ;
; -0.959 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.904      ;
; -0.959 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.904      ;
; -0.959 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.904      ;
; -0.959 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.904      ;
; -0.959 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.904      ;
; -0.891 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.837      ;
; -0.888 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.833      ;
; -0.888 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.833      ;
; -0.888 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.833      ;
; -0.888 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.833      ;
; -0.888 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.833      ;
; -0.888 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.833      ;
; -0.888 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.833      ;
; -0.888 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.833      ;
; -0.888 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.833      ;
; -0.888 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.833      ;
; -0.831 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.776      ;
; -0.831 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.776      ;
; -0.831 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.776      ;
; -0.831 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.776      ;
; -0.831 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.776      ;
; -0.831 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.776      ;
; -0.831 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.776      ;
; -0.831 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.776      ;
; -0.831 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.776      ;
; -0.831 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.776      ;
; -0.828 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.774      ;
; -0.828 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.774      ;
; -0.828 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.774      ;
; -0.828 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.774      ;
; -0.820 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.766      ;
; -0.820 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.766      ;
; -0.815 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.760      ;
; -0.815 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.760      ;
; -0.815 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.760      ;
; -0.815 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.760      ;
; -0.815 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.760      ;
; -0.815 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.760      ;
; -0.815 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.760      ;
; -0.815 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.760      ;
; -0.815 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.760      ;
; -0.815 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.760      ;
; -0.781 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.726      ;
; -0.781 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.726      ;
; -0.781 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.726      ;
; -0.781 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.726      ;
; -0.781 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.726      ;
; -0.781 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.726      ;
; -0.781 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.726      ;
; -0.781 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.726      ;
; -0.781 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.726      ;
; -0.781 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.726      ;
; -0.772 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 1.912      ;
; -0.772 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 1.912      ;
; -0.771 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.716      ;
; -0.765 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|out_1hz       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.711      ;
; -0.764 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 1.904      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_1hz:clock|out_1hz'                                                                                                                                       ;
+--------+-------------------------------------------+-------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -0.487 ; ped_flip_flop:fp_2|gated_d_latch:latch2|Q ; ped_flip_flop:fp_1|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0.500        ; -0.134     ; 0.365      ;
; -0.482 ; ped_flip_flop:fp_2|gated_d_latch:latch2|Q ; ped_flip_flop:fp_2|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0.500        ; -0.135     ; 0.364      ;
; -0.476 ; ped_flip_flop:fp_1|gated_d_latch:latch2|Q ; ped_flip_flop:fp_1|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0.500        ; -0.045     ; 0.443      ;
; -0.468 ; ped_flip_flop:fp_1|gated_d_latch:latch2|Q ; ped_flip_flop:fp_2|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0.500        ; -0.046     ; 0.439      ;
; -0.195 ; ped_flip_flop:fp_1|gated_d_latch:latch1|Q ; ped_flip_flop:fp_1|gated_d_latch:latch2|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0.500        ; -0.020     ; 0.316      ;
; -0.126 ; ped_flip_flop:fp_2|gated_d_latch:latch1|Q ; ped_flip_flop:fp_2|gated_d_latch:latch2|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0.500        ; 0.067      ; 0.181      ;
+--------+-------------------------------------------+-------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                  ;
+-------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+
; 0.192 ; clock_1hz:clock|count_reg[25] ; clock_1hz:clock|count_reg[25] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.049      ; 0.325      ;
; 0.250 ; clock_1hz:clock|count_reg[24] ; clock_1hz:clock|count_reg[25] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.244      ; 0.578      ;
; 0.288 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.413      ;
; 0.289 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[1]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[2]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; clock_1hz:clock|count_reg[5]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.414      ;
; 0.290 ; clock_1hz:clock|count_reg[4]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.415      ;
; 0.292 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[20] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; clock_1hz:clock|count_reg[24] ; clock_1hz:clock|count_reg[24] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.421      ;
; 0.298 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[0]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.423      ;
; 0.300 ; clock_1hz:clock|count_reg[15] ; clock_1hz:clock|count_reg[15] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[11] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.305 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.431      ;
; 0.306 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[23] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.432      ;
; 0.316 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[25] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.244      ; 0.644      ;
; 0.317 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[25] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.244      ; 0.645      ;
; 0.369 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[25] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.244      ; 0.697      ;
; 0.382 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[25] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.244      ; 0.710      ;
; 0.414 ; clock_1hz:clock|out_1hz       ; clock_1hz:clock|out_1hz       ; clock_1hz:clock|out_1hz ; CLOCK_50    ; 0.000        ; 1.560      ; 2.193      ;
; 0.435 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[25] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.244      ; 0.763      ;
; 0.437 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.562      ;
; 0.438 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[2]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.563      ;
; 0.438 ; clock_1hz:clock|count_reg[5]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.563      ;
; 0.442 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.567      ;
; 0.442 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[20] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.568      ;
; 0.446 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[25] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.244      ; 0.774      ;
; 0.447 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.572      ;
; 0.447 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[1]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.572      ;
; 0.448 ; clock_1hz:clock|count_reg[4]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.573      ;
; 0.449 ; clock_1hz:clock|count_reg[11] ; clock_1hz:clock|count_reg[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; clock_1hz:clock|count_reg[15] ; clock_1hz:clock|count_reg[16] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[2]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.575      ;
; 0.451 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[11] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.576      ;
; 0.451 ; clock_1hz:clock|count_reg[4]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.576      ;
; 0.452 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.577      ;
; 0.452 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.578      ;
; 0.453 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.578      ;
; 0.453 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[23] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.579      ;
; 0.453 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[20] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.579      ;
; 0.454 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.580      ;
; 0.454 ; clock_1hz:clock|count_reg[10] ; clock_1hz:clock|count_reg[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.579      ;
; 0.455 ; clock_1hz:clock|count_reg[23] ; clock_1hz:clock|count_reg[24] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.580      ;
; 0.455 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.581      ;
; 0.456 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.581      ;
; 0.456 ; clock_1hz:clock|count_reg[22] ; clock_1hz:clock|count_reg[24] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.582      ;
; 0.458 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.584      ;
; 0.461 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.587      ;
; 0.500 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.625      ;
; 0.501 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.626      ;
; 0.501 ; clock_1hz:clock|count_reg[5]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.626      ;
; 0.503 ; clock_1hz:clock|count_reg[3]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.628      ;
; 0.504 ; clock_1hz:clock|count_reg[1]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.629      ;
; 0.504 ; clock_1hz:clock|count_reg[5]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.629      ;
; 0.505 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[11] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.630      ;
; 0.505 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.631      ;
; 0.505 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[23] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.631      ;
; 0.508 ; clock_1hz:clock|count_reg[9]  ; clock_1hz:clock|count_reg[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.633      ;
; 0.508 ; clock_1hz:clock|count_reg[19] ; clock_1hz:clock|count_reg[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.634      ;
; 0.508 ; clock_1hz:clock|count_reg[21] ; clock_1hz:clock|count_reg[24] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.634      ;
; 0.512 ; clock_1hz:clock|count_reg[15] ; clock_1hz:clock|count_reg[17] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.638      ;
; 0.513 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[25] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.244      ; 0.841      ;
; 0.513 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.638      ;
; 0.513 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[5]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.638      ;
; 0.513 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[3]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.638      ;
; 0.514 ; clock_1hz:clock|count_reg[4]  ; clock_1hz:clock|count_reg[7]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.639      ;
; 0.515 ; clock_1hz:clock|count_reg[15] ; clock_1hz:clock|count_reg[18] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.641      ;
; 0.516 ; clock_1hz:clock|count_reg[7]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.641      ;
; 0.516 ; clock_1hz:clock|count_reg[2]  ; clock_1hz:clock|count_reg[6]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.641      ;
; 0.516 ; clock_1hz:clock|count_reg[0]  ; clock_1hz:clock|count_reg[4]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.641      ;
; 0.516 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[21] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.642      ;
; 0.517 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.643      ;
; 0.517 ; clock_1hz:clock|count_reg[4]  ; clock_1hz:clock|count_reg[8]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.642      ;
; 0.518 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[11] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.643      ;
; 0.518 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[23] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.644      ;
; 0.519 ; clock_1hz:clock|count_reg[18] ; clock_1hz:clock|count_reg[22] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.645      ;
; 0.519 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[9]  ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.644      ;
; 0.520 ; clock_1hz:clock|count_reg[17] ; clock_1hz:clock|count_reg[20] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.646      ;
; 0.520 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[25] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.244      ; 0.848      ;
; 0.521 ; clock_1hz:clock|count_reg[8]  ; clock_1hz:clock|count_reg[12] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.646      ;
; 0.521 ; clock_1hz:clock|count_reg[20] ; clock_1hz:clock|count_reg[24] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.647      ;
; 0.522 ; clock_1hz:clock|count_reg[6]  ; clock_1hz:clock|count_reg[10] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.647      ;
; 0.524 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[19] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.650      ;
; 0.525 ; clock_1hz:clock|count_reg[12] ; clock_1hz:clock|count_reg[15] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.649      ;
; 0.527 ; clock_1hz:clock|count_reg[16] ; clock_1hz:clock|count_reg[20] ; CLOCK_50                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.653      ;
+-------+-------------------------------+-------------------------------+-------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_1hz:clock|out_1hz'                                                                                                                                       ;
+-------+-------------------------------------------+-------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.504 ; ped_flip_flop:fp_2|gated_d_latch:latch1|Q ; ped_flip_flop:fp_2|gated_d_latch:latch2|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; -0.500       ; 0.135      ; 0.159      ;
; 0.692 ; ped_flip_flop:fp_1|gated_d_latch:latch1|Q ; ped_flip_flop:fp_1|gated_d_latch:latch2|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; -0.500       ; 0.045      ; 0.257      ;
; 0.845 ; ped_flip_flop:fp_1|gated_d_latch:latch2|Q ; ped_flip_flop:fp_1|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; -0.500       ; 0.020      ; 0.385      ;
; 0.845 ; ped_flip_flop:fp_1|gated_d_latch:latch2|Q ; ped_flip_flop:fp_2|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; -0.500       ; 0.018      ; 0.383      ;
; 0.867 ; ped_flip_flop:fp_2|gated_d_latch:latch2|Q ; ped_flip_flop:fp_1|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; -0.500       ; -0.065     ; 0.322      ;
; 0.884 ; ped_flip_flop:fp_2|gated_d_latch:latch2|Q ; ped_flip_flop:fp_2|gated_d_latch:latch1|Q ; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; -0.500       ; -0.067     ; 0.337      ;
+-------+-------------------------------------------+-------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                   ;
+--------------------------+---------+-------+----------+---------+---------------------+
; Clock                    ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack         ; -3.659  ; 0.192 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50                ; -3.659  ; 0.192 ; N/A      ; N/A     ; -3.000              ;
;  clock_1hz:clock|out_1hz ; -1.367  ; 0.504 ; N/A      ; N/A     ; 0.405               ;
; Design-wide TNS          ; -83.271 ; 0.0   ; 0.0      ; 0.0     ; -38.018             ;
;  CLOCK_50                ; -78.506 ; 0.000 ; N/A      ; N/A     ; -38.018             ;
;  clock_1hz:clock|out_1hz ; -4.765  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Transfers                                                                               ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0        ; 4        ; 2        ; 0        ;
; clock_1hz:clock|out_1hz ; CLOCK_50                ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                ; CLOCK_50                ; 945      ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; 0        ; 4        ; 2        ; 0        ;
; clock_1hz:clock|out_1hz ; CLOCK_50                ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                ; CLOCK_50                ; 945      ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------+
; Clock Status Summary                                                   ;
+-------------------------+-------------------------+------+-------------+
; Target                  ; Clock                   ; Type ; Status      ;
+-------------------------+-------------------------+------+-------------+
; CLOCK_50                ; CLOCK_50                ; Base ; Constrained ;
; clock_1hz:clock|out_1hz ; clock_1hz:clock|out_1hz ; Base ; Constrained ;
+-------------------------+-------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[17]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[17]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Nov 12 09:31:14 2018
Info: Command: quartus_sta FiniteStateMachine -c FiniteStateMachine
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FiniteStateMachine.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name clock_1hz:clock|out_1hz clock_1hz:clock|out_1hz
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.659
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.659             -78.506 CLOCK_50 
    Info (332119):    -1.367              -4.765 clock_1hz:clock|out_1hz 
Info (332146): Worst-case hold slack is 0.424
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.424               0.000 CLOCK_50 
    Info (332119):     0.742               0.000 clock_1hz:clock|out_1hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -37.695 CLOCK_50 
    Info (332119):     0.471               0.000 clock_1hz:clock|out_1hz 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.301
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.301             -69.567 CLOCK_50 
    Info (332119):    -1.173              -4.178 clock_1hz:clock|out_1hz 
Info (332146): Worst-case hold slack is 0.384
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.384               0.000 CLOCK_50 
    Info (332119):     0.749               0.000 clock_1hz:clock|out_1hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -37.695 CLOCK_50 
    Info (332119):     0.435               0.000 clock_1hz:clock|out_1hz 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.270
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.270             -23.105 CLOCK_50 
    Info (332119):    -0.487              -1.290 clock_1hz:clock|out_1hz 
Info (332146): Worst-case hold slack is 0.192
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.192               0.000 CLOCK_50 
    Info (332119):     0.504               0.000 clock_1hz:clock|out_1hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -38.018 CLOCK_50 
    Info (332119):     0.405               0.000 clock_1hz:clock|out_1hz 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4834 megabytes
    Info: Processing ended: Mon Nov 12 09:31:19 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:03


