{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702925407824 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702925407830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 18 20:50:07 2023 " "Processing started: Mon Dec 18 20:50:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702925407830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702925407830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Phase3 -c Phase3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Phase3 -c Phase3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702925407830 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702925408472 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702925408472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topwimax_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topwimax_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopWiMax_wrapper-TopWiMax_wrapper_RTL " "Found design unit 1: TopWiMax_wrapper-TopWiMax_wrapper_RTL" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702925417245 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopWiMax_wrapper " "Found entity 1: TopWiMax_wrapper" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702925417245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702925417245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rams/inter_ram_2port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rams/inter_ram_2port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INTER_RAM_2PORT-SYN " "Found design unit 1: INTER_RAM_2PORT-SYN" {  } { { "RAMs/INTER_RAM_2port.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/RAMs/INTER_RAM_2port.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702925417247 ""} { "Info" "ISGN_ENTITY_NAME" "1 INTER_RAM_2PORT " "Found entity 1: INTER_RAM_2PORT" {  } { { "RAMs/INTER_RAM_2port.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/RAMs/INTER_RAM_2port.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702925417247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702925417247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rams/fec_ram_2ports.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rams/fec_ram_2ports.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FEC_RAM_2PORTS-SYN " "Found design unit 1: FEC_RAM_2PORTS-SYN" {  } { { "RAMs/FEC_RAM_2PORTS.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/RAMs/FEC_RAM_2PORTS.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702925417248 ""} { "Info" "ISGN_ENTITY_NAME" "1 FEC_RAM_2PORTS " "Found entity 1: FEC_RAM_2PORTS" {  } { { "RAMs/FEC_RAM_2PORTS.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/RAMs/FEC_RAM_2PORTS.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702925417248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702925417248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_main/pll_main_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_main/pll_main_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_main_0002 " "Found entity 1: PLL_main_0002" {  } { { "PLL_main/PLL_main_0002.v" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/PLL_main/PLL_main_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702925417252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702925417252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topwimax.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topwimax.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopWiMax-TopWiMax_RTL " "Found design unit 1: TopWiMax-TopWiMax_RTL" {  } { { "TopWiMax.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702925417253 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopWiMax " "Found entity 1: TopWiMax" {  } { { "TopWiMax.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702925417253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702925417253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file test_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Test_Pack " "Found design unit 1: Test_Pack" {  } { { "Test_Pack.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/Test_Pack.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702925417255 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Test_Pack-body " "Found design unit 2: Test_Pack-body" {  } { { "Test_Pack.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/Test_Pack.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702925417255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702925417255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file randi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 randi-randi_rtl " "Found design unit 1: randi-randi_rtl" {  } { { "randi.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/randi.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702925417258 ""} { "Info" "ISGN_ENTITY_NAME" "1 randi " "Found entity 1: randi" {  } { { "randi.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/randi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702925417258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702925417258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_main-rtl " "Found design unit 1: PLL_main-rtl" {  } { { "PLL_main.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/PLL_main.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702925417259 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_main " "Found entity 1: PLL_main" {  } { { "PLL_main.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/PLL_main.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702925417259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702925417259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MODU-MODU_rtl " "Found design unit 1: MODU-MODU_rtl" {  } { { "MODU.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/MODU.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702925417261 ""} { "Info" "ISGN_ENTITY_NAME" "1 MODU " "Found entity 1: MODU" {  } { { "MODU.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/MODU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702925417261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702925417261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INTER-INTER_RTL " "Found design unit 1: INTER-INTER_RTL" {  } { { "INTER.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/INTER.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702925417263 ""} { "Info" "ISGN_ENTITY_NAME" "1 INTER " "Found entity 1: INTER" {  } { { "INTER.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/INTER.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702925417263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702925417263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FEC-FEC_rtl " "Found design unit 1: FEC-FEC_rtl" {  } { { "FEC.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/FEC.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702925417266 ""} { "Info" "ISGN_ENTITY_NAME" "1 FEC " "Found entity 1: FEC" {  } { { "FEC.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/FEC.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702925417266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702925417266 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "Intial_Seed TopWiMax_wrapper.vhd(65) " "VHDL error at TopWiMax_wrapper.vhd(65): object \"Intial_Seed\" is used but not declared" {  } { { "TopWiMax_wrapper.vhd" "" { Text "D:/AUC/ASIC/Project/Phase3_Submission/TopWiMax_wrapper.vhd" 65 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1702925417266 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702925417367 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 18 20:50:17 2023 " "Processing ended: Mon Dec 18 20:50:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702925417367 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702925417367 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702925417367 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702925417367 ""}
