================================================================================ 
Commit: 62597352d3635cb3f6a92695d50edfeae7353819 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 21 13:27:56 2022 +0800 
-------------------------------------------------------------------------------- 
Update SiPkg.dec 

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 58f7b477a9c24f6b184c57eea1e05f0401f6dba9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 21 13:18:30 2022 +0800 
-------------------------------------------------------------------------------- 
[RPLS] Default enable FVM for RPL-S 8161 SKUs and Default disable FVM for rest RPL SKUs

Hsd-es-id: 16015672515
Original commit date: Fri Jan 28 15:06:45 2022 +0800
Change-Id: I123f60667b91c3bd86041db92b4d6aad3ef9420a
Original commit hash: 111a57c467cc7198f4b51a5b3d1efa8002e52d2d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: 0fcf4946e59e092e8fd8c6e1de382863278c5a26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 21 13:18:28 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-M] "Current TDC current Limit" should not visible under SA VR Settings BIOS knob
and should display values under Core/IA and GT VR Settings

Hsd-es-id: 16015676845
Original commit date: Thu Jan 27 14:03:48 2022 +0530
Change-Id: I7520d5ac4040b2344de8342fe3306dc8e7497a34
Original commit hash: 1dc8d371f5393bb30ecee6bf73513ab58331f22e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: b05f6f10efc39a61ecc06d507191bf13549e53a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 21 13:18:27 2022 +0800 
-------------------------------------------------------------------------------- 
[RPLS] Clear Strap BIT19 to indicate the specific CPU SKU doesn't support FVM

RPLS 6+4 cross ship SKU based on RPL 8+16 & all SKUs based on ADL 8+8 & all
SKUs based on ADL 6+0 die don't support FVM. Clear Strap BIT19 to indicate
those CPU SKUs don't support FVM.

And BIOS will also hide the BIOS menu (FVM enable/disable knob, IccLimit value
Setting) for those non-support CPU SKUs.

Hsd-es-id: 15010646476
Original commit date: Fri Jan 28 09:14:58 2022 +0800
Change-Id: Ib24ca41dbd0fcf22556af4e8b05f384c9ad13727
Original commit hash: ca51d4029e346b20e068ed60207ab7c193484ce5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Fru/AdlCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Vmd/LibraryPrivate/PeiVmdInitFruLib/PeiVmdInitFruLib.c
ClientOneSiliconPkg/Include/CpuDataHob.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c

================================================================================ 
Commit: 278ad94f9fdc729836e85121b6329834a7251ce6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 21 13:18:24 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S] Updated the ucode for RPL S A0

Updated the Ucode 0x0000000d of A0

Hsd-es-id: 15010633429
Original commit date: Wed Jan 26 11:34:44 2022 +0800
Change-Id: I34b86c6e1c3f0ad1f74a430a7a75e7349b6f4bd6
Original commit hash: dabe2d6539d75cd143030de750d36ccd01c618a8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 0c135a274a6b879744c2e58e3ab838aba3ffed7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 21 13:18:22 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Fix unsupported CPU SKU issue for RPLS 6+8 & 6+4 & 4+0 & 2+0

Hsd-es-id: 15010587229
Original commit date: Sun Jan 23 15:49:36 2022 +0800
Change-Id: Ia8e0f89d0825fb3dd3036fa693f0fffa1aa9b153
Original commit hash: b9a44707409add2257317d14e85048f7d0441415

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
