// Seed: 3814291372
module module_0;
  reg id_1 = id_1, id_2;
  wire id_3;
  reg  id_4;
  always_latch @(posedge 1 or 1) id_1 <= id_1;
  assign id_2 = id_4;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri1 id_4
    , id_16,
    output tri0 id_5,
    input uwire id_6,
    input tri0 id_7,
    output wand id_8,
    input wand id_9,
    input tri0 id_10,
    input wire id_11,
    input supply0 id_12,
    input uwire id_13,
    input uwire id_14
);
  assign id_5 = 1 ? !id_0 - 1 : 1 == id_13;
  module_0 modCall_1 ();
endmodule
