INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "C:/Programs/Xilinx/Vitis_HLS/2021.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling apatb_dct.cpp
   Compiling (apcc) dct.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Programs/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'danil' on host 'desktop-d9bk5m4' (Windows NT_amd64 version 6.2) on Thu Sep 22 16:17:02 +0300 2022
INFO: [HLS 200-10] In directory 'D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 2.544 seconds; peak allocated memory: 2.539 MB.
   Compiling (apcc) dct_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Programs/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'danil' on host 'desktop-d9bk5m4' (Windows NT_amd64 version 6.2) on Thu Sep 22 16:17:07 +0300 2022
INFO: [HLS 200-10] In directory 'D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 2.44 seconds; peak allocated memory: 2.773 MB.
   Compiling apatb_dct_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
    *** *** *** *** 
    Results are good 
    *** *** *** *** 

D:\Labs\3sem\FPGA\lab1_z0\dct_prj\solution1\sim\verilog>set PATH= 

D:\Labs\3sem\FPGA\lab1_z0\dct_prj\solution1\sim\verilog>call C:/Programs/Xilinx/Vivado/2021.2/bin/xelab xil_defaultlib.apatb_dct_top glbl -Oenable_linking_all_libraries  -prj dct.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib "ieee_proposed=./ieee_proposed" -s dct  
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_dct_top glbl -Oenable_linking_all_libraries -prj dct.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s dct 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/AESL_automem_input_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/AESL_automem_output_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_output_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_dct_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_col_inbuf_RAM_1WNR_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_col_inbuf_RAM_1WNR_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_dct_coeff_table_0_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_coeff_table_0_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_dct_coeff_table_1_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_coeff_table_1_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_dct_coeff_table_2_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_coeff_table_2_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_dct_coeff_table_3_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_coeff_table_3_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_dct_coeff_table_4_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_coeff_table_4_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_dct_coeff_table_5_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_coeff_table_5_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_dct_coeff_table_6_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_coeff_table_6_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_dct_coeff_table_7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_coeff_table_7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_dct_Pipeline_RD_Loop_Row_RD_Loop_Col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_Pipeline_RD_Loop_Row_RD_Loop_Col
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_dct_Pipeline_WR_Loop_Row_WR_Loop_Col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_Pipeline_WR_Loop_Row_WR_Loop_Col
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_mac_muladd_16s_14ns_29s_29_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_16s_14ns_29s_29_4_1_DSP48_2
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_16s_14ns_29s_29_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_mac_muladd_16s_15s_13ns_29_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_16s_15s_13ns_29_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_16s_15s_13ns_29_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_mac_muladd_16s_15s_29ns_29_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_16s_15s_29ns_29_4_1_DSP48_4
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_16s_15s_29ns_29_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_mac_muladd_16s_15s_29s_29_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_16s_15s_29s_29_4_1_DSP48_3
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_16s_15s_29s_29_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_mul_mul_16s_15s_29_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mul_mul_16s_15s_29_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module dct_mul_mul_16s_15s_29_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_row_outbuf_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_row_outbuf_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.dct_dct_coeff_table_0_ROM_AUTO_1...
Compiling module xil_defaultlib.dct_dct_coeff_table_1_ROM_AUTO_1...
Compiling module xil_defaultlib.dct_dct_coeff_table_2_ROM_AUTO_1...
Compiling module xil_defaultlib.dct_dct_coeff_table_3_ROM_AUTO_1...
Compiling module xil_defaultlib.dct_dct_coeff_table_4_ROM_AUTO_1...
Compiling module xil_defaultlib.dct_dct_coeff_table_5_ROM_AUTO_1...
Compiling module xil_defaultlib.dct_dct_coeff_table_6_ROM_AUTO_1...
Compiling module xil_defaultlib.dct_dct_coeff_table_7_ROM_AUTO_1...
Compiling module xil_defaultlib.dct_row_outbuf_RAM_AUTO_1R1W
Compiling module xil_defaultlib.dct_col_inbuf_RAM_1WNR_AUTO_1R1W
Compiling module xil_defaultlib.dct_flow_control_loop_pipe_seque...
Compiling module xil_defaultlib.dct_dct_Pipeline_RD_Loop_Row_RD_...
Compiling module xil_defaultlib.dct_mul_mul_16s_15s_29_4_1_DSP48...
Compiling module xil_defaultlib.dct_mul_mul_16s_15s_29_4_1(ID=1,...
Compiling module xil_defaultlib.dct_mac_muladd_16s_15s_13ns_29_4...
Compiling module xil_defaultlib.dct_mac_muladd_16s_15s_13ns_29_4...
Compiling module xil_defaultlib.dct_mac_muladd_16s_14ns_29s_29_4...
Compiling module xil_defaultlib.dct_mac_muladd_16s_14ns_29s_29_4...
Compiling module xil_defaultlib.dct_mac_muladd_16s_15s_29s_29_4_...
Compiling module xil_defaultlib.dct_mac_muladd_16s_15s_29s_29_4_...
Compiling module xil_defaultlib.dct_mac_muladd_16s_15s_29ns_29_4...
Compiling module xil_defaultlib.dct_mac_muladd_16s_15s_29ns_29_4...
Compiling module xil_defaultlib.dct_dct_Pipeline_Row_DCT_Loop_DC...
Compiling module xil_defaultlib.dct_dct_Pipeline_Xpose_Row_Outer...
Compiling module xil_defaultlib.dct_dct_Pipeline_Col_DCT_Loop_DC...
Compiling module xil_defaultlib.dct_dct_Pipeline_Xpose_Col_Outer...
Compiling module xil_defaultlib.dct_dct_Pipeline_WR_Loop_Row_WR_...
Compiling module xil_defaultlib.dct
Compiling module xil_defaultlib.AESL_automem_input_r
Compiling module xil_defaultlib.AESL_automem_output_r
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_dct_top
Compiling module work.glbl
Built simulation snapshot dct

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/dct/xsim_script.tcl
# xsim {dct} -autoloadwcfg -tclbatch {dct.tcl}
Time resolution is 1 ps
source dct.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "4175000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 4235 ns : File "D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct.autotb.v" Line 269
## quit
INFO: [Common 17-206] Exiting xsim at Thu Sep 22 16:17:23 2022...
    *** *** *** *** 
    Results are good 
    *** *** *** *** 
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
