`ifndef exec
`define exec
`include "SignExtension.v"
`include "ALUController.v"
`include "ALU32Bit.v"
module Execute (
    input clk,
    input rst,
    input ZeroInverted,
    input Inverted,
    input Sum,
    input NextInstruction,
    input NextInstrAddress,
    input DataWriteVal,
    input WB_RA,
    input Sign,
    input inA,
    input ALUImmReg,
    input WBDest,
    input [2:0] ForceInstr,
    input MemReadEn,
    input AdderAdd,
    input MemWriteEn,
    input sh_amt,
    input RegWrite,
    input [1:0] MemMode,
    input [31:0] NextInstr,
    input [31:0] Instr,
    input [31:0] DataAtInstr25_21In,
    input [31:0] DataAtInstr20_16In,
    output reg SumOut,
    output reg ZeroOrNot,
    output reg NextInstructionOut,
    output reg NextInstrAddressOut,
    output reg DataWriteValOut,
    output reg WB_RAOut,
    output reg RegWriteOut,
    output reg MemWriteEnOut,
    output reg AdderAddOut,
    output reg MemReadEnOut,
    output reg [2:0] ForceInstrOut,
    output reg WBDestOut,
    output reg [1:0] MemModeOut,
    output reg [31:0] NextInstrOut,
    output reg [31:0] InstrOut,
    output reg [31:0] DataAtInstruction20_16,
    output reg [31:0] ImmediateExtended,
    output reg [31:0] ALUOut
);

    always @(posedge clk) begin
        if (rst) begin
            SumOut <= 0;
            NextInstructionOut <= 0;
            NextInstrAddressOut <= 0;
            DataWriteValOut <= 0;
            WB_RAOut <= 0;
            RegWriteOut <= 0;
            MemWriteEnOut <= 0;
            AdderAddOut <= 0;
            MemReadEnOut <= 0;
            ForceInstrOut <= 0;
            WBDestOut <= 0;
            MemModeOut <= 0;
            NextInstrOut <= 0;
            InstrOut <= 0;
            DataAtInstruction20_16 <= 0;
            ImmediateExtended <= 0;
        end else begin
            SumOut <= Sum;
            NextInstructionOut <= NextInstruction;
            NextInstrAddressOut <= NextInstrAddress;
            DataWriteValOut <= DataWriteVal;
            WB_RAOut <= WB_RA;
            RegWriteOut <= RegWrite;
            MemWriteEnOut <= MemWriteEn;
            AdderAddOut <= AdderAdd;
            MemReadEnOut <= MemReadEn;
            ForceInstrOut <= ForceInstr;
            WBDestOut <= WBDest;
            MemModeOut <= MemMode;
            NextInstrOut <= NextInstr;
            InstrOut <= Instr;
            DataAtInstruction20_16 <= DataAtInstr20_16In;
            ImmediateExtended <= SignExtendedInstrImm;
        end
    end

    wire [31:0] SignExtendedInstrImm;
    wire [2:0] ALUOpCode;

    SignExtension signExtender (
        .sign_extend_in(Instr[15:0]),
        .sign_extend_out(SignExtendedInstrImm)
    );

    wire [31:0] Mux1Out;
    assign Mux1Out = (ALUImmReg) ? SignExtendedInstrImm : DataAtInstr20_16In;

    wire [31:0] Mux2Out;
    assign Mux2Out = (inA) ? 32'd0 : Mux1Out;

    wire [31:0] Mux3Out;
    assign Mux3Out = (sh_amt) ? {27'd0, Instr[10:6]} : Mux2Out;

    ALUController aluController (
        .op(Instr[31:26]),
        .funct(Instr[5:0]),
        .opCode(ALUOpCode)
    );
    wire [31:0] ALUInA;
    assign ALUInA = (sh_amt) ? DataAtInstr20_16In : DataAtInstr25_21In;

    wire ZeroOutALU;
    wire [31:0] ALUResult;
    ALU32Bit ALU (
        .ALUControl(ALUOpCode), 
        .A(ALUInA), 
        .B(Mux3Out), 
        .ALUResult(ALUResult), 
        .Zero(ZeroOutALU)
    );
    
    wire [31:0] InvertedALUOrNot;
    assign InvertedALUOrNot = (Inverted) ? (~ALUResult) : ALUResult;
    
    always @(posedge clk) begin
        if(rst) begin
            ZeroOrNot <= 0;
            ALUOut <= 0;
        end else begin
            ZeroOrNot <= (ZeroInverted) ? (~ZeroOutALU) : (ZeroOutALU);
            ALUOut <= (Sign) ? (InvertedALUOrNot >> 31) : InvertedALUOrNot;
        end
        
    end
    
endmodule
`endif