Analysis & Synthesis report for DE10Nano
Sun Sep 12 17:24:19 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_warm_reset|state
 12. State Machine - |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_cold_reset|state
 13. State Machine - |fpga_top|uart_top:FPGA_CLK1_50_area_uart|txState
 14. State Machine - |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 15. State Machine - |fpga_top|uart_top:FPGA_CLK1_50_area_uart|rxState
 16. State Machine - |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_fsm:fsm|statePrev
 17. State Machine - |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_fsm:fsm|state_1_
 18. Registers Protected by Synthesis
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Registers Packed Into Inferred Megafunctions
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram
 26. Source assignments for ddr3:ddr3_1_|ddr3_cache:mem_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram
 27. Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component
 28. Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated
 29. Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|a_graycounter_9u6:rdptr_g1p
 30. Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|a_graycounter_5cc:wrptr_g1p
 31. Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram
 32. Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|dffpipe_3dc:rdaclr
 33. Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|alt_synch_pipe_qnl:rs_dgwp
 34. Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe10
 35. Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|dffpipe_3dc:wraclr
 36. Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|alt_synch_pipe_qnl:ws_dgrp
 37. Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|alt_synch_pipe_qnl:ws_dgrp|dffpipe_bd9:dffpipe10
 38. Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component
 39. Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated
 40. Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|a_graycounter_9u6:rdptr_g1p
 41. Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|a_graycounter_5cc:wrptr_g1p
 42. Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram
 43. Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|dffpipe_3dc:rdaclr
 44. Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|alt_synch_pipe_qnl:rs_dgwp
 45. Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe10
 46. Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|dffpipe_3dc:wraclr
 47. Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|alt_synch_pipe_qnl:ws_dgrp
 48. Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|alt_synch_pipe_qnl:ws_dgrp|dffpipe_bd9:dffpipe10
 49. Source assignments for riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated|abs_divider_20h:divider
 50. Source assignments for riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated|abs_divider_20h:divider|alt_u_div_mlf:divider
 51. Source assignments for riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider
 52. Source assignments for mem:FPGA_CLK1_50_area_mem|ram_mem:ram|altsyncram:altsyncram_component|altsyncram_fpu2:auto_generated
 53. Source assignments for waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component
 54. Source assignments for waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated
 55. Source assignments for waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|a_graycounter_9u6:rdptr_g1p
 56. Source assignments for waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|a_graycounter_5cc:wrptr_g1p
 57. Source assignments for waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|altsyncram_aua1:fifo_ram
 58. Source assignments for waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|dffpipe_ad9:rs_brp
 59. Source assignments for waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|dffpipe_ad9:rs_bwp
 60. Source assignments for waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|alt_synch_pipe_rnl:rs_dgwp
 61. Source assignments for waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe7
 62. Source assignments for waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|dffpipe_3dc:wraclr
 63. Source assignments for waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|dffpipe_ad9:ws_brp
 64. Source assignments for waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|dffpipe_ad9:ws_bwp
 65. Source assignments for waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|alt_synch_pipe_snl:ws_dgrp
 66. Source assignments for waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe10
 67. Source assignments for debug:FPGA_CLK1_50_area_debug|ram_debug:ram|altsyncram:altsyncram_component|altsyncram_9ju2:auto_generated
 68. Source assignments for soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 69. Source assignments for soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 70. Source assignments for soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 71. Source assignments for soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 72. Source assignments for soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 73. Source assignments for soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 74. Source assignments for soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 75. Source assignments for soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 76. Source assignments for soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 77. Source assignments for soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 78. Source assignments for soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 79. Source assignments for soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst
 80. Source assignments for soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_ddr3_mm_interconnect_0_cmd_demux:cmd_demux
 81. Source assignments for soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_ddr3_mm_interconnect_0_cmd_demux:rsp_demux
 82. Source assignments for soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 83. Source assignments for soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 84. Source assignments for soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 85. Source assignments for soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 86. Source assignments for riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_og11:auto_generated|altsyncram_8r91:altsyncram5
 87. Source assignments for riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_7|shift_taps_ng11:auto_generated|altsyncram_5r91:altsyncram4
 88. Source assignments for riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_pg11:auto_generated|altsyncram_er91:altsyncram5
 89. Source assignments for riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_rg11:auto_generated|altsyncram_gr91:altsyncram4
 90. Source assignments for riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_3|shift_taps_qg11:auto_generated|altsyncram_ir91:altsyncram5
 91. Source assignments for riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_mg11:auto_generated|altsyncram_ar91:altsyncram5
 92. Source assignments for riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_5|shift_taps_lg11:auto_generated|altsyncram_9r91:altsyncram5
 93. Source assignments for riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_6|shift_taps_kg11:auto_generated|altsyncram_4r91:altsyncram4
 94. Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cntl:cntl
 95. Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:inst_cache
 96. Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component
 97. Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set
 98. Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|mor1kx_cache_lru:mem_lru
 99. Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set
100. Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set|mor1kx_cache_lru:mem_lru
101. Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set
102. Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set|mor1kx_cache_lru:mem_lru
103. Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set
104. Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set|mor1kx_cache_lru:mem_lru
105. Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:mem_cache
106. Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:mem_cache|wishbone_buff:bus_buff|scfifo:scfifo_component
107. Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set
108. Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set|mor1kx_cache_lru:mem_lru
109. Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set
110. Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set|mor1kx_cache_lru:mem_lru
111. Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set
112. Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set|mor1kx_cache_lru:mem_lru
113. Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set
114. Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set|mor1kx_cache_lru:mem_lru
115. Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component
116. Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component
117. Parameter Settings for User Entity Instance: riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|mor1kx_cache_lru_accessfix:lru
118. Parameter Settings for User Entity Instance: riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component
119. Parameter Settings for User Entity Instance: riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component
120. Parameter Settings for User Entity Instance: riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component
121. Parameter Settings for User Entity Instance: riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component
122. Parameter Settings for User Entity Instance: riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component
123. Parameter Settings for User Entity Instance: mem:FPGA_CLK1_50_area_mem
124. Parameter Settings for User Entity Instance: mem:FPGA_CLK1_50_area_mem|ram_mem:ram|altsyncram:altsyncram_component
125. Parameter Settings for User Entity Instance: waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component
126. Parameter Settings for User Entity Instance: waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|sdcard:sdcard
127. Parameter Settings for User Entity Instance: debug:FPGA_CLK1_50_area_debug
128. Parameter Settings for User Entity Instance: debug:FPGA_CLK1_50_area_debug|ram_debug:ram|altsyncram:altsyncram_component
129. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_address_span_extender:address_span_extender_0
130. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps
131. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
132. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
133. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
134. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
135. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
136. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
137. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
138. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
139. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
140. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
141. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
142. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
143. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
144. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
145. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
146. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
147. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
148. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
149. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
150. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
151. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
152. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
153. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
154. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
155. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
156. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
157. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
158. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
159. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
160. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
161. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
162. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
163. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
164. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
165. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
166. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
167. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
168. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
169. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
170. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
171. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
172. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
173. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
174. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
175. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
176. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
177. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
178. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
179. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component
180. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_cold_reset
181. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_warm_reset
182. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator
183. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_f2h_sdram0_data_translator
184. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent
185. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent
186. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor
187. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo
188. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_ddr3_mm_interconnect_0_router:router|soc_system_ddr3_mm_interconnect_0_router_default_decode:the_default_decode
189. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_ddr3_mm_interconnect_0_router_001:router_001|soc_system_ddr3_mm_interconnect_0_router_001_default_decode:the_default_decode
190. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter
191. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
192. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
193. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
194. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
195. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
196. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
197. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
198. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
199. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
200. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
201. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
202. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
203. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
204. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
205. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
206. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
207. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_ddr3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
208. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller
209. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
210. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
211. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller_001
212. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
213. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
214. Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_pll:pll|altera_pll:altera_pll_i
215. Parameter Settings for Inferred Entity Instance: riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_0
216. Parameter Settings for Inferred Entity Instance: riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_7
217. Parameter Settings for Inferred Entity Instance: riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_1
218. Parameter Settings for Inferred Entity Instance: riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_2
219. Parameter Settings for Inferred Entity Instance: riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_3
220. Parameter Settings for Inferred Entity Instance: riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_4
221. Parameter Settings for Inferred Entity Instance: riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_5
222. Parameter Settings for Inferred Entity Instance: riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_6
223. scfifo Parameter Settings by Entity Instance
224. dcfifo Parameter Settings by Entity Instance
225. lpm_mult Parameter Settings by Entity Instance
226. altsyncram Parameter Settings by Entity Instance
227. altshift_taps Parameter Settings by Entity Instance
228. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_pll:pll|altera_pll:altera_pll_i"
229. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_pll:pll"
230. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller_001"
231. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
232. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller"
233. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
234. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
235. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
236. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
237. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
238. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
239. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
240. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
241. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
242. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_ddr3_mm_interconnect_0_router_001:router_001|soc_system_ddr3_mm_interconnect_0_router_001_default_decode:the_default_decode"
243. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_ddr3_mm_interconnect_0_router:router|soc_system_ddr3_mm_interconnect_0_router_default_decode:the_default_decode"
244. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo"
245. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent"
246. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent"
247. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_f2h_sdram0_data_translator"
248. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator"
249. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst"
250. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
251. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
252. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
253. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
254. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
255. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
256. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
257. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
258. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
259. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
260. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
261. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
262. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
263. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
264. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
265. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
266. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
267. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
268. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
269. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
270. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
271. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
272. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
273. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
274. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
275. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
276. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
277. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
278. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
279. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
280. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
281. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
282. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
283. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
284. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
285. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
286. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst"
287. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_address_span_extender:address_span_extender_0"
288. Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0"
289. Port Connectivity Checks: "debug:FPGA_CLK1_50_area_debug"
290. Port Connectivity Checks: "waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|ILI9486_transmit:transmit"
291. Port Connectivity Checks: "waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo"
292. Port Connectivity Checks: "waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield"
293. Port Connectivity Checks: "riscv_top:FPGA_CLK1_50_area_cpu|riscv_csr:csr|WishBoneAsserts_1_:wishBoneAsserts_12_"
294. Port Connectivity Checks: "riscv_top:FPGA_CLK1_50_area_cpu|riscv_csr:csr"
295. Port Connectivity Checks: "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_csu:csu|WishBoneAsserts_1_:wishBoneAsserts_12_"
296. Port Connectivity Checks: "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_csu:csu"
297. Port Connectivity Checks: "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu"
298. Port Connectivity Checks: "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_"
299. Port Connectivity Checks: "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_"
300. Port Connectivity Checks: "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_lsu:lsu|WishBoneAsserts:wishBoneAsserts_12_"
301. Port Connectivity Checks: "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_lsu:lsu"
302. Port Connectivity Checks: "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_bru:bru"
303. Port Connectivity Checks: "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_alu:alu"
304. Port Connectivity Checks: "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu"
305. Port Connectivity Checks: "riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|mor1kx_cache_lru_accessfix:lru"
306. Port Connectivity Checks: "riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp"
307. Port Connectivity Checks: "riscv_top:FPGA_CLK1_50_area_cpu"
308. Port Connectivity Checks: "mmc_wb:FPGA_CLK1_50_area_mmc_inst"
309. Port Connectivity Checks: "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in"
310. Port Connectivity Checks: "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out"
311. Port Connectivity Checks: "ddr3:ddr3_1_|ddr3_cache:mem_cache"
312. Port Connectivity Checks: "ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set"
313. Port Connectivity Checks: "ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set"
314. Port Connectivity Checks: "ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set"
315. Port Connectivity Checks: "ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|mor1kx_cache_lru:mem_lru"
316. Port Connectivity Checks: "ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set"
317. Port Connectivity Checks: "ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff"
318. Port Connectivity Checks: "ddr3:ddr3_1_|ddr3_cache:inst_cache"
319. Post-Synthesis Netlist Statistics for Top Partition
320. Post-Synthesis Netlist Statistics for Partition soc_system_ddr3_hps_hps_io_border:border
321. Elapsed Time Per Partition
322. Analysis & Synthesis Messages
323. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Sep 12 17:24:18 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; DE10Nano                                    ;
; Top-level Entity Name           ; fpga_top                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 18203                                       ;
; Total pins                      ; 217                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 274,198                                     ;
; Total DSP Blocks                ; 9                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; fpga_top           ; DE10Nano           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Restructure Multiplexers                                                        ; On                 ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; On                 ; Off                ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Safe State Machine                                                              ; On                 ; Off                ;
; Remove Redundant Logic Cells                                                    ; On                 ; Off                ;
; Optimization Technique                                                          ; Area               ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                                           ; On                 ; Off                ;
; Force Use of Synchronous Clear Signals                                          ; On                 ; Off                ;
; Auto Resource Sharing                                                           ; On                 ; Off                ;
; Allow Any RAM Size For Recognition                                              ; On                 ; Off                ;
; Allow Any ROM Size For Recognition                                              ; On                 ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; On                 ; Off                ;
; Power Optimization During Synthesis                                             ; Off                ; Normal compilation ;
; Auto Gated Clock Conversion                                                     ; On                 ; Off                ;
; Pre-Mapping Resynthesis Optimization                                            ; On                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 2.21        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  24.1%      ;
;     Processor 3            ;  24.1%      ;
;     Processor 4            ;  24.1%      ;
;     Processor 5            ;  24.1%      ;
;     Processor 6            ;  24.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                        ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                        ; Library     ;
+-------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../src/rtl/quartus/multiplier/multiplier.v                                                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/multiplier/multiplier.v                                                                              ;             ;
; ../src/rtl/quartus/multiplier_unsigned/multiplier_unsigned.v                                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/multiplier_unsigned/multiplier_unsigned.v                                                            ;             ;
; ../src/rtl/quartus/divider/divider.v                                                                                    ; yes             ; User Wizard-Generated File                   ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/divider/divider.v                                                                                    ;             ;
; ../src/rtl/quartus/divider_unsigned/divider_unsigned.v                                                                  ; yes             ; User Wizard-Generated File                   ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/divider_unsigned/divider_unsigned.v                                                                  ;             ;
; ../src/rtl/quartus/multiplier_signed_unsigned/multiplier_signed_unsigned.v                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/multiplier_signed_unsigned/multiplier_signed_unsigned.v                                              ;             ;
; ../src/rtl/quartus/wishbone_buff/wishbone_buff.v                                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/wishbone_buff/wishbone_buff.v                                                                        ;             ;
; ../submodules/mor1kx/rtl/verilog/mor1kx_cache_lru.v                                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/submodules/mor1kx/rtl/verilog/mor1kx_cache_lru.v                                                                     ;             ;
; ../src/rtl/de10nano/ddr3/ddr3_cache_set.sv                                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3_cache_set.sv                                                                              ;             ;
; ../src/rtl/wishbone/wishbone_pkg.sv                                                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/wishbone/wishbone_pkg.sv                                                                                     ;             ;
; ../output/fpga_top.v                                                                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v                                                                                                    ;             ;
; ../src/rtl/top.sv                                                                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/top.sv                                                                                                       ;             ;
; ../ip/soc_system/soc_system/synthesis/soc_system.v                                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/soc_system.v                                                                      ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/soc_system_pll.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_pll.v                                                       ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3.v                                                      ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/altera_reset_controller.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_reset_controller.v                                              ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/altera_reset_synchronizer.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_reset_synchronizer.v                                            ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0.v                                    ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0_avalon_st_adapter.v                  ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0_rsp_mux.sv                           ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0_cmd_mux.sv                           ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0_cmd_demux.sv                         ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv                                         ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                    ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv                                     ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0_router_001.sv                        ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0_router.sv                            ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                                                ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv                                           ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                    ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/altera_merlin_master_agent.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_master_agent.sv                                          ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv                                      ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/altera_merlin_master_translator.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_master_translator.sv                                     ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/altera_edge_detector.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_edge_detector.v                                                 ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/hps_reset.v                                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_reset.v                                                            ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/hps_reset_manager.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_reset_manager.v                                                    ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_hps.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_hps.v                                                  ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_hps_hps_io.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_hps_hps_io.v                                           ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/hps_sdram.v                                                            ; yes             ; User Verilog HDL File                        ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram.v                                                            ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                         ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                          ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                   ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                     ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                          ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0.sv                                                        ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                  ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                        ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                         ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                                 ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                                ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                    ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                            ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/hps_sdram_pll.sv                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_pll.sv                                                       ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_hps_hps_io_border.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_hps_hps_io_border.sv                                   ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_hps_fpga_interfaces.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_hps_fpga_interfaces.sv                                 ; soc_system  ;
; ../ip/soc_system/soc_system/synthesis/submodules/altera_address_span_extender.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_address_span_extender.sv                                        ; soc_system  ;
; ../src/rtl/quartus/ram_mem/ram_mem.v                                                                                    ; yes             ; User Wizard-Generated File                   ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/ram_mem/ram_mem.v                                                                                    ;             ;
; ../src/rtl/quartus/ram_debug/ram_debug.v                                                                                ; yes             ; User Wizard-Generated File                   ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/ram_debug/ram_debug.v                                                                                ;             ;
; ddr3.sv                                                                                                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3.sv                                                                                        ;             ;
; ddr3_cntl.sv                                                                                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3_cntl.sv                                                                                   ;             ;
; ddr3_cache.sv                                                                                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3_cache.sv                                                                                  ;             ;
; scfifo.tdf                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                   ;             ;
; a_regfifo.inc                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                ;             ;
; a_dpfifo.inc                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                 ;             ;
; a_i2fifo.inc                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                 ;             ;
; a_fffifo.inc                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                 ;             ;
; a_f2fifo.inc                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                 ;             ;
; aglobal201.inc                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                               ;             ;
; db/scfifo_omg1.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/scfifo_omg1.tdf                                                                                           ;             ;
; db/a_dpfifo_1u91.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/a_dpfifo_1u91.tdf                                                                                         ;             ;
; db/altsyncram_60i1.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_60i1.tdf                                                                                       ;             ;
; db/cmpr_3l8.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/cmpr_3l8.tdf                                                                                              ;             ;
; db/cntr_e2b.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/cntr_e2b.tdf                                                                                              ;             ;
; db/cntr_r27.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/cntr_r27.tdf                                                                                              ;             ;
; db/cntr_f2b.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/cntr_f2b.tdf                                                                                              ;             ;
; ddr3_fifo.v                                                                                                             ; yes             ; Auto-Found Wizard-Generated File             ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3_fifo.v                                                                                    ;             ;
; dcfifo.tdf                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                                                   ;             ;
; lpm_counter.inc                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                              ;             ;
; lpm_add_sub.inc                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                              ;             ;
; altdpram.inc                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                 ;             ;
; a_graycounter.inc                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_graycounter.inc                                                                                            ;             ;
; a_fefifo.inc                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                                                 ;             ;
; a_gray2bin.inc                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                               ;             ;
; dffpipe.inc                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                                  ;             ;
; alt_sync_fifo.inc                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                            ;             ;
; lpm_compare.inc                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                              ;             ;
; altsyncram_fifo.inc                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                          ;             ;
; db/dcfifo_hdp1.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/dcfifo_hdp1.tdf                                                                                           ;             ;
; db/a_graycounter_9u6.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/a_graycounter_9u6.tdf                                                                                     ;             ;
; db/a_graycounter_5cc.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/a_graycounter_5cc.tdf                                                                                     ;             ;
; db/altsyncram_i1b1.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf                                                                                       ;             ;
; db/dffpipe_3dc.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/dffpipe_3dc.tdf                                                                                           ;             ;
; db/alt_synch_pipe_qnl.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/alt_synch_pipe_qnl.tdf                                                                                    ;             ;
; db/dffpipe_bd9.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/dffpipe_bd9.tdf                                                                                           ;             ;
; db/cmpr_qu5.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/cmpr_qu5.tdf                                                                                              ;             ;
; db/cmpr_pu5.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/cmpr_pu5.tdf                                                                                              ;             ;
; db/mux_5r7.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/mux_5r7.tdf                                                                                               ;             ;
; mmc_wb.sv                                                                                                               ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/mmc/mmc_wb.sv                                                                                                ;             ;
; mor1kx_cache_lru_accessfix.v                                                                                            ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/mor1kx/mor1kx_cache_lru_accessfix.v                                                                          ;             ;
; lpm_mult.tdf                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                                 ;             ;
; multcore.inc                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc                                                                                                 ;             ;
; bypassff.inc                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                 ;             ;
; altshift.inc                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                                                                 ;             ;
; db/mult_his.v                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/mult_his.v                                                                                                ;             ;
; db/mult_kps.v                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/mult_kps.v                                                                                                ;             ;
; db/mult_jis.v                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/mult_jis.v                                                                                                ;             ;
; lpm_divide.tdf                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                               ;             ;
; abs_divider.inc                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                                                                                              ;             ;
; sign_div_unsign.inc                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                          ;             ;
; db/lpm_divide_cqu.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/lpm_divide_cqu.tdf                                                                                        ;             ;
; db/abs_divider_20h.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/abs_divider_20h.tdf                                                                                       ;             ;
; db/alt_u_div_mlf.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/alt_u_div_mlf.tdf                                                                                         ;             ;
; db/lpm_abs_4p9.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/lpm_abs_4p9.tdf                                                                                           ;             ;
; db/lpm_divide_76v.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/lpm_divide_76v.tdf                                                                                        ;             ;
; db/sign_div_unsign_7ai.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/sign_div_unsign_7ai.tdf                                                                                   ;             ;
; mem.sv                                                                                                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/mem/mem.sv                                                                                                   ;             ;
; altsyncram.tdf                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                               ;             ;
; stratix_ram_block.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                        ;             ;
; lpm_mux.inc                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                  ;             ;
; lpm_decode.inc                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                               ;             ;
; a_rdenreg.inc                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                ;             ;
; altrom.inc                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                                   ;             ;
; altram.inc                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                                   ;             ;
; db/altsyncram_fpu2.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_fpu2.tdf                                                                                       ;             ;
; waveshare_tft_touch_shield.sv                                                                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/waveshare_tft_touch_shield.sv                                                                      ;             ;
; ili9486.sv                                                                                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486.sv                                                                                 ;             ;
; fifo.v                                                                                                                  ; yes             ; Auto-Found Wizard-Generated File             ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/fifo.v                                                                                     ;             ;
; db/dcfifo_j4t1.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/dcfifo_j4t1.tdf                                                                                           ;             ;
; db/a_gray2bin_a9b.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/a_gray2bin_a9b.tdf                                                                                        ;             ;
; db/altsyncram_aua1.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_aua1.tdf                                                                                       ;             ;
; db/dffpipe_ad9.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/dffpipe_ad9.tdf                                                                                           ;             ;
; db/alt_synch_pipe_rnl.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/alt_synch_pipe_rnl.tdf                                                                                    ;             ;
; db/dffpipe_cd9.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/dffpipe_cd9.tdf                                                                                           ;             ;
; db/alt_synch_pipe_snl.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/alt_synch_pipe_snl.tdf                                                                                    ;             ;
; db/dffpipe_dd9.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/dffpipe_dd9.tdf                                                                                           ;             ;
; db/cmpr_ru5.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/cmpr_ru5.tdf                                                                                              ;             ;
; ili9486_clk.sv                                                                                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_clk.sv                                                                             ;             ;
; ili9486_transmit.sv                                                                                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_transmit.sv                                                                        ;             ;
; ili9486_buffer.sv                                                                                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv                                                                          ;             ;
; console_buffer.sv                                                                                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/console_buffer.sv                                                                          ;             ;
; sdcard.sv                                                                                                               ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/sdcard/sdcard.sv                                                                                             ;             ;
; spi_arb.sv                                                                                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/spi/spi_arb.sv                                                                                               ;             ;
; debug.sv                                                                                                                ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/mem/debug.sv                                                                                                 ;             ;
; db/altsyncram_9ju2.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_9ju2.tdf                                                                                       ;             ;
; altddio_out.tdf                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altddio_out.tdf                                                                                              ;             ;
; stratix_ddio.inc                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ddio.inc                                                                                             ;             ;
; cyclone_ddio.inc                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                                             ;             ;
; stratix_lcell.inc                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_lcell.inc                                                                                            ;             ;
; db/ddio_out_uqe.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/ddio_out_uqe.tdf                                                                                          ;             ;
; altsource_probe.v                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v                                                                                            ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                            ;             ;
; altsource_probe_body.vhd                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd                                                                                     ;             ;
; sld_rom_sr.vhd                                                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                               ;             ;
; altera_pll.v                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v                                                                                                 ;             ;
; sld_hub.vhd                                                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                  ; altera_sld  ;
; db/ip/sld7325694e/alt_sld_fab.v                                                                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/ip/sld7325694e/alt_sld_fab.v                                                                              ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v                                                                  ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v                                                       ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                             ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                      ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                           ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                             ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                             ;             ;
; altshift_taps.tdf                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf                                                                                            ;             ;
; lpm_constant.inc                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                             ;             ;
; db/shift_taps_og11.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/shift_taps_og11.tdf                                                                                       ;             ;
; db/altsyncram_8r91.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_8r91.tdf                                                                                       ;             ;
; db/cntr_8jf.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/cntr_8jf.tdf                                                                                              ;             ;
; db/cmpr_c9c.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/cmpr_c9c.tdf                                                                                              ;             ;
; db/shift_taps_ng11.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/shift_taps_ng11.tdf                                                                                       ;             ;
; db/altsyncram_5r91.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_5r91.tdf                                                                                       ;             ;
; db/cntr_ohf.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/cntr_ohf.tdf                                                                                              ;             ;
; db/cmpr_a9c.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/cmpr_a9c.tdf                                                                                              ;             ;
; db/shift_taps_pg11.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/shift_taps_pg11.tdf                                                                                       ;             ;
; db/altsyncram_er91.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_er91.tdf                                                                                       ;             ;
; db/cntr_0if.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/cntr_0if.tdf                                                                                              ;             ;
; db/shift_taps_rg11.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/shift_taps_rg11.tdf                                                                                       ;             ;
; db/altsyncram_gr91.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_gr91.tdf                                                                                       ;             ;
; db/cntr_uhf.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/cntr_uhf.tdf                                                                                              ;             ;
; db/shift_taps_qg11.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/shift_taps_qg11.tdf                                                                                       ;             ;
; db/altsyncram_ir91.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_ir91.tdf                                                                                       ;             ;
; db/cntr_thf.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/cntr_thf.tdf                                                                                              ;             ;
; db/cmpr_b9c.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/cmpr_b9c.tdf                                                                                              ;             ;
; db/shift_taps_mg11.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/shift_taps_mg11.tdf                                                                                       ;             ;
; db/altsyncram_ar91.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_ar91.tdf                                                                                       ;             ;
; db/cntr_shf.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/cntr_shf.tdf                                                                                              ;             ;
; db/shift_taps_lg11.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/shift_taps_lg11.tdf                                                                                       ;             ;
; db/altsyncram_9r91.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_9r91.tdf                                                                                       ;             ;
; db/cntr_rhf.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/cntr_rhf.tdf                                                                                              ;             ;
; db/shift_taps_kg11.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/shift_taps_kg11.tdf                                                                                       ;             ;
; db/altsyncram_4r91.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_4r91.tdf                                                                                       ;             ;
; db/cntr_phf.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/cntr_phf.tdf                                                                                              ;             ;
+-------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimate of Logic utilization (ALMs needed) ; 21229              ;
;                                             ;                    ;
; Combinational ALUT usage for logic          ; 26175              ;
;     -- 7 input functions                    ; 147                ;
;     -- 6 input functions                    ; 11411              ;
;     -- 5 input functions                    ; 4840               ;
;     -- 4 input functions                    ; 3045               ;
;     -- <=3 input functions                  ; 6732               ;
;                                             ;                    ;
; Dedicated logic registers                   ; 18017              ;
;                                             ;                    ;
; I/O pins                                    ; 217                ;
; I/O registers                               ; 186                ;
; Total MLAB memory bits                      ; 0                  ;
; Total block memory bits                     ; 274198             ;
;                                             ;                    ;
; Total DSP Blocks                            ; 9                  ;
;                                             ;                    ;
; Total PLLs                                  ; 1                  ;
;     -- PLLs                                 ; 1                  ;
;                                             ;                    ;
; Total DLLs                                  ; 1                  ;
; Maximum fan-out node                        ; FPGA_CLK1_50~input ;
; Maximum fan-out                             ; 17747              ;
; Total fan-out                               ; 203761             ;
; Average fan-out                             ; 4.43               ;
+---------------------------------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                    ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |fpga_top                                                                                                                               ; 26175 (1)           ; 18017 (0)                 ; 274198            ; 9          ; 217  ; 0            ; |fpga_top                                                                                                                                                                                                                                                                                                                                                                                              ; fpga_top                                          ; work         ;
;    |ddr3:ddr3_1_|                                                                                                                       ; 6030 (37)           ; 6115 (740)                ; 3216              ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_                                                                                                                                                                                                                                                                                                                                                                                 ; ddr3                                              ; work         ;
;       |ddr3_cache:inst_cache|                                                                                                           ; 2648 (1199)         ; 2656 (199)                ; 1072              ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache                                                                                                                                                                                                                                                                                                                                                           ; ddr3_cache                                        ; work         ;
;          |ddr3_cache_set:gen_set[0].set|                                                                                                ; 367 (361)           ; 609 (609)                 ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set                                                                                                                                                                                                                                                                                                                             ; ddr3_cache_set                                    ; work         ;
;             |mor1kx_cache_lru:mem_lru|                                                                                                  ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|mor1kx_cache_lru:mem_lru                                                                                                                                                                                                                                                                                                    ; mor1kx_cache_lru                                  ; work         ;
;          |ddr3_cache_set:gen_set[1].set|                                                                                                ; 349 (343)           ; 609 (609)                 ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set                                                                                                                                                                                                                                                                                                                             ; ddr3_cache_set                                    ; work         ;
;             |mor1kx_cache_lru:mem_lru|                                                                                                  ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set|mor1kx_cache_lru:mem_lru                                                                                                                                                                                                                                                                                                    ; mor1kx_cache_lru                                  ; work         ;
;          |ddr3_cache_set:gen_set[2].set|                                                                                                ; 356 (350)           ; 609 (609)                 ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set                                                                                                                                                                                                                                                                                                                             ; ddr3_cache_set                                    ; work         ;
;             |mor1kx_cache_lru:mem_lru|                                                                                                  ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set|mor1kx_cache_lru:mem_lru                                                                                                                                                                                                                                                                                                    ; mor1kx_cache_lru                                  ; work         ;
;          |ddr3_cache_set:gen_set[3].set|                                                                                                ; 350 (344)           ; 609 (609)                 ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set                                                                                                                                                                                                                                                                                                                             ; ddr3_cache_set                                    ; work         ;
;             |mor1kx_cache_lru:mem_lru|                                                                                                  ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set|mor1kx_cache_lru:mem_lru                                                                                                                                                                                                                                                                                                    ; mor1kx_cache_lru                                  ; work         ;
;          |wishbone_buff:bus_buff|                                                                                                       ; 27 (0)              ; 21 (0)                    ; 1072              ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff                                                                                                                                                                                                                                                                                                                                    ; wishbone_buff                                     ; work         ;
;             |scfifo:scfifo_component|                                                                                                   ; 27 (0)              ; 21 (0)                    ; 1072              ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                            ; scfifo                                            ; work         ;
;                |scfifo_omg1:auto_generated|                                                                                             ; 27 (2)              ; 21 (1)                    ; 1072              ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated                                                                                                                                                                                                                                                                                 ; scfifo_omg1                                       ; work         ;
;                   |a_dpfifo_1u91:dpfifo|                                                                                                ; 25 (12)             ; 20 (9)                    ; 1072              ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo                                                                                                                                                                                                                                                            ; a_dpfifo_1u91                                     ; work         ;
;                      |altsyncram_60i1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 1072              ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram                                                                                                                                                                                                                                    ; altsyncram_60i1                                   ; work         ;
;                      |cntr_e2b:rd_ptr_msb|                                                                                              ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|cntr_e2b:rd_ptr_msb                                                                                                                                                                                                                                        ; cntr_e2b                                          ; work         ;
;                      |cntr_f2b:wr_ptr|                                                                                                  ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|cntr_f2b:wr_ptr                                                                                                                                                                                                                                            ; cntr_f2b                                          ; work         ;
;                      |cntr_r27:usedw_counter|                                                                                           ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|cntr_r27:usedw_counter                                                                                                                                                                                                                                     ; cntr_r27                                          ; work         ;
;       |ddr3_cache:mem_cache|                                                                                                            ; 3306 (1851)         ; 2658 (201)                ; 1008              ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache                                                                                                                                                                                                                                                                                                                                                            ; ddr3_cache                                        ; work         ;
;          |ddr3_cache_set:gen_set[0].set|                                                                                                ; 366 (360)           ; 609 (609)                 ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set                                                                                                                                                                                                                                                                                                                              ; ddr3_cache_set                                    ; work         ;
;             |mor1kx_cache_lru:mem_lru|                                                                                                  ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set|mor1kx_cache_lru:mem_lru                                                                                                                                                                                                                                                                                                     ; mor1kx_cache_lru                                  ; work         ;
;          |ddr3_cache_set:gen_set[1].set|                                                                                                ; 351 (345)           ; 609 (609)                 ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set                                                                                                                                                                                                                                                                                                                              ; ddr3_cache_set                                    ; work         ;
;             |mor1kx_cache_lru:mem_lru|                                                                                                  ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set|mor1kx_cache_lru:mem_lru                                                                                                                                                                                                                                                                                                     ; mor1kx_cache_lru                                  ; work         ;
;          |ddr3_cache_set:gen_set[2].set|                                                                                                ; 359 (353)           ; 609 (609)                 ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set                                                                                                                                                                                                                                                                                                                              ; ddr3_cache_set                                    ; work         ;
;             |mor1kx_cache_lru:mem_lru|                                                                                                  ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set|mor1kx_cache_lru:mem_lru                                                                                                                                                                                                                                                                                                     ; mor1kx_cache_lru                                  ; work         ;
;          |ddr3_cache_set:gen_set[3].set|                                                                                                ; 352 (346)           ; 609 (609)                 ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set                                                                                                                                                                                                                                                                                                                              ; ddr3_cache_set                                    ; work         ;
;             |mor1kx_cache_lru:mem_lru|                                                                                                  ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set|mor1kx_cache_lru:mem_lru                                                                                                                                                                                                                                                                                                     ; mor1kx_cache_lru                                  ; work         ;
;          |wishbone_buff:bus_buff|                                                                                                       ; 27 (0)              ; 21 (0)                    ; 1008              ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|wishbone_buff:bus_buff                                                                                                                                                                                                                                                                                                                                     ; wishbone_buff                                     ; work         ;
;             |scfifo:scfifo_component|                                                                                                   ; 27 (0)              ; 21 (0)                    ; 1008              ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|wishbone_buff:bus_buff|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                             ; scfifo                                            ; work         ;
;                |scfifo_omg1:auto_generated|                                                                                             ; 27 (2)              ; 21 (1)                    ; 1008              ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated                                                                                                                                                                                                                                                                                  ; scfifo_omg1                                       ; work         ;
;                   |a_dpfifo_1u91:dpfifo|                                                                                                ; 25 (12)             ; 20 (9)                    ; 1008              ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo                                                                                                                                                                                                                                                             ; a_dpfifo_1u91                                     ; work         ;
;                      |altsyncram_60i1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 1008              ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram                                                                                                                                                                                                                                     ; altsyncram_60i1                                   ; work         ;
;                      |cntr_e2b:rd_ptr_msb|                                                                                              ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|cntr_e2b:rd_ptr_msb                                                                                                                                                                                                                                         ; cntr_e2b                                          ; work         ;
;                      |cntr_f2b:wr_ptr|                                                                                                  ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|cntr_f2b:wr_ptr                                                                                                                                                                                                                                             ; cntr_f2b                                          ; work         ;
;                      |cntr_r27:usedw_counter|                                                                                           ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|cntr_r27:usedw_counter                                                                                                                                                                                                                                      ; cntr_r27                                          ; work         ;
;       |ddr3_cntl:cntl|                                                                                                                  ; 5 (5)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_cntl:cntl                                                                                                                                                                                                                                                                                                                                                                  ; ddr3_cntl                                         ; work         ;
;       |ddr3_fifo:ddr3_fifo_in|                                                                                                          ; 17 (0)              ; 29 (0)                    ; 512               ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in                                                                                                                                                                                                                                                                                                                                                          ; ddr3_fifo                                         ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 17 (0)              ; 29 (0)                    ; 512               ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                  ; dcfifo                                            ; work         ;
;             |dcfifo_hdp1:auto_generated|                                                                                                ; 17 (5)              ; 29 (11)                   ; 512               ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated                                                                                                                                                                                                                                                                                                       ; dcfifo_hdp1                                       ; work         ;
;                |a_graycounter_5cc:wrptr_g1p|                                                                                            ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|a_graycounter_5cc:wrptr_g1p                                                                                                                                                                                                                                                                           ; a_graycounter_5cc                                 ; work         ;
;                |a_graycounter_9u6:rdptr_g1p|                                                                                            ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|a_graycounter_9u6:rdptr_g1p                                                                                                                                                                                                                                                                           ; a_graycounter_9u6                                 ; work         ;
;                |alt_synch_pipe_qnl:rs_dgwp|                                                                                             ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|alt_synch_pipe_qnl:rs_dgwp                                                                                                                                                                                                                                                                            ; alt_synch_pipe_qnl                                ; work         ;
;                   |dffpipe_bd9:dffpipe10|                                                                                               ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe10                                                                                                                                                                                                                                                      ; dffpipe_bd9                                       ; work         ;
;                |altsyncram_i1b1:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram                                                                                                                                                                                                                                                                              ; altsyncram_i1b1                                   ; work         ;
;                |dffpipe_3dc:rdaclr|                                                                                                     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                                                                                                                    ; dffpipe_3dc                                       ; work         ;
;                |dffpipe_3dc:wraclr|                                                                                                     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                                                                                                                    ; dffpipe_3dc                                       ; work         ;
;                |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                         ; mux_5r7                                           ; work         ;
;                |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                         ; mux_5r7                                           ; work         ;
;       |ddr3_fifo:ddr3_fifo_out|                                                                                                         ; 17 (0)              ; 29 (0)                    ; 624               ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out                                                                                                                                                                                                                                                                                                                                                         ; ddr3_fifo                                         ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 17 (0)              ; 29 (0)                    ; 624               ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                 ; dcfifo                                            ; work         ;
;             |dcfifo_hdp1:auto_generated|                                                                                                ; 17 (5)              ; 29 (11)                   ; 624               ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated                                                                                                                                                                                                                                                                                                      ; dcfifo_hdp1                                       ; work         ;
;                |a_graycounter_5cc:wrptr_g1p|                                                                                            ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|a_graycounter_5cc:wrptr_g1p                                                                                                                                                                                                                                                                          ; a_graycounter_5cc                                 ; work         ;
;                |a_graycounter_9u6:rdptr_g1p|                                                                                            ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|a_graycounter_9u6:rdptr_g1p                                                                                                                                                                                                                                                                          ; a_graycounter_9u6                                 ; work         ;
;                |alt_synch_pipe_qnl:rs_dgwp|                                                                                             ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|alt_synch_pipe_qnl:rs_dgwp                                                                                                                                                                                                                                                                           ; alt_synch_pipe_qnl                                ; work         ;
;                   |dffpipe_bd9:dffpipe10|                                                                                               ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe10                                                                                                                                                                                                                                                     ; dffpipe_bd9                                       ; work         ;
;                |altsyncram_i1b1:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 624               ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram                                                                                                                                                                                                                                                                             ; altsyncram_i1b1                                   ; work         ;
;                |dffpipe_3dc:rdaclr|                                                                                                     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                                                                                                                   ; dffpipe_3dc                                       ; work         ;
;                |dffpipe_3dc:wraclr|                                                                                                     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                                                                                                                   ; dffpipe_3dc                                       ; work         ;
;                |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                        ; mux_5r7                                           ; work         ;
;                |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                        ; mux_5r7                                           ; work         ;
;    |debug:FPGA_CLK1_50_area_debug|                                                                                                      ; 1 (1)               ; 1 (1)                     ; 8192              ; 0          ; 0    ; 0            ; |fpga_top|debug:FPGA_CLK1_50_area_debug                                                                                                                                                                                                                                                                                                                                                                ; debug                                             ; work         ;
;       |ram_debug:ram|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fpga_top|debug:FPGA_CLK1_50_area_debug|ram_debug:ram                                                                                                                                                                                                                                                                                                                                                  ; ram_debug                                         ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fpga_top|debug:FPGA_CLK1_50_area_debug|ram_debug:ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                  ; altsyncram                                        ; work         ;
;             |altsyncram_9ju2:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fpga_top|debug:FPGA_CLK1_50_area_debug|ram_debug:ram|altsyncram:altsyncram_component|altsyncram_9ju2:auto_generated                                                                                                                                                                                                                                                                                   ; altsyncram_9ju2                                   ; work         ;
;    |keys_top:FPGA_CLK1_50_area_keys|                                                                                                    ; 66 (66)             ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|keys_top:FPGA_CLK1_50_area_keys                                                                                                                                                                                                                                                                                                                                                              ; keys_top                                          ; work         ;
;    |led_top:FPGA_CLK1_50_area_led|                                                                                                      ; 16 (16)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|led_top:FPGA_CLK1_50_area_led                                                                                                                                                                                                                                                                                                                                                                ; led_top                                           ; work         ;
;    |mem:FPGA_CLK1_50_area_mem|                                                                                                          ; 1 (1)               ; 6 (6)                     ; 262144            ; 0          ; 0    ; 0            ; |fpga_top|mem:FPGA_CLK1_50_area_mem                                                                                                                                                                                                                                                                                                                                                                    ; mem                                               ; work         ;
;       |ram_mem:ram|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |fpga_top|mem:FPGA_CLK1_50_area_mem|ram_mem:ram                                                                                                                                                                                                                                                                                                                                                        ; ram_mem                                           ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |fpga_top|mem:FPGA_CLK1_50_area_mem|ram_mem:ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                        ; altsyncram                                        ; work         ;
;             |altsyncram_fpu2:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |fpga_top|mem:FPGA_CLK1_50_area_mem|ram_mem:ram|altsyncram:altsyncram_component|altsyncram_fpu2:auto_generated                                                                                                                                                                                                                                                                                         ; altsyncram_fpu2                                   ; work         ;
;    |mmc_wb:FPGA_CLK1_50_area_mmc_data|                                                                                                  ; 214 (214)           ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|mmc_wb:FPGA_CLK1_50_area_mmc_data                                                                                                                                                                                                                                                                                                                                                            ; mmc_wb                                            ; work         ;
;    |mmc_wb:FPGA_CLK1_50_area_mmc_inst|                                                                                                  ; 193 (193)           ; 113 (113)                 ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|mmc_wb:FPGA_CLK1_50_area_mmc_inst                                                                                                                                                                                                                                                                                                                                                            ; mmc_wb                                            ; work         ;
;    |riscv_top:FPGA_CLK1_50_area_cpu|                                                                                                    ; 16293 (3)           ; 6057 (0)                  ; 578               ; 9          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu                                                                                                                                                                                                                                                                                                                                                              ; riscv_top                                         ; work         ;
;       |riscv_csr:csr|                                                                                                                   ; 1382 (1382)         ; 674 (674)                 ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_csr:csr                                                                                                                                                                                                                                                                                                                                                ; riscv_csr                                         ; work         ;
;       |riscv_exu:exu|                                                                                                                   ; 11030 (2451)        ; 3291 (992)                ; 578               ; 9          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu                                                                                                                                                                                                                                                                                                                                                ; riscv_exu                                         ; work         ;
;          |riscv_alu:alu|                                                                                                                ; 1948 (1948)         ; 149 (149)                 ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_alu:alu                                                                                                                                                                                                                                                                                                                                  ; riscv_alu                                         ; work         ;
;          |riscv_bru:bru|                                                                                                                ; 1088 (1088)         ; 127 (127)                 ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_bru:bru                                                                                                                                                                                                                                                                                                                                  ; riscv_bru                                         ; work         ;
;          |riscv_csu:csu|                                                                                                                ; 544 (544)           ; 205 (205)                 ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_csu:csu                                                                                                                                                                                                                                                                                                                                  ; riscv_csu                                         ; work         ;
;          |riscv_dvu:dvu|                                                                                                                ; 3150 (924)          ; 1186 (88)                 ; 578               ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu                                                                                                                                                                                                                                                                                                                                  ; riscv_dvu                                         ; work         ;
;             |divider:divider_1_|                                                                                                        ; 1132 (0)            ; 546 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_                                                                                                                                                                                                                                                                                                               ; divider                                           ; work         ;
;                |lpm_divide:LPM_DIVIDE_component|                                                                                        ; 1132 (0)            ; 546 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                                                                               ; lpm_divide                                        ; work         ;
;                   |lpm_divide_cqu:auto_generated|                                                                                       ; 1132 (0)            ; 546 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated                                                                                                                                                                                                                                                 ; lpm_divide_cqu                                    ; work         ;
;                      |abs_divider_20h:divider|                                                                                          ; 1132 (64)           ; 546 (10)                  ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated|abs_divider_20h:divider                                                                                                                                                                                                                         ; abs_divider_20h                                   ; work         ;
;                         |alt_u_div_mlf:divider|                                                                                         ; 1004 (1004)         ; 536 (536)                 ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated|abs_divider_20h:divider|alt_u_div_mlf:divider                                                                                                                                                                                                   ; alt_u_div_mlf                                     ; work         ;
;                         |lpm_abs_4p9:my_abs_den|                                                                                        ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated|abs_divider_20h:divider|lpm_abs_4p9:my_abs_den                                                                                                                                                                                                  ; lpm_abs_4p9                                       ; work         ;
;                         |lpm_abs_4p9:my_abs_num|                                                                                        ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated|abs_divider_20h:divider|lpm_abs_4p9:my_abs_num                                                                                                                                                                                                  ; lpm_abs_4p9                                       ; work         ;
;             |divider_unsigned:divider_unsigned_1_|                                                                                      ; 1094 (0)            ; 552 (0)                   ; 578               ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_                                                                                                                                                                                                                                                                                             ; divider_unsigned                                  ; work         ;
;                |lpm_divide:LPM_DIVIDE_component|                                                                                        ; 1094 (0)            ; 552 (0)                   ; 578               ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                                                             ; lpm_divide                                        ; work         ;
;                   |lpm_divide_76v:auto_generated|                                                                                       ; 1094 (0)            ; 552 (0)                   ; 578               ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated                                                                                                                                                                                                                               ; lpm_divide_76v                                    ; work         ;
;                      |sign_div_unsign_7ai:divider|                                                                                      ; 1094 (0)            ; 552 (0)                   ; 578               ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider                                                                                                                                                                                                   ; sign_div_unsign_7ai                               ; work         ;
;                         |alt_u_div_mlf:divider|                                                                                         ; 1094 (1005)         ; 552 (504)                 ; 578               ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider                                                                                                                                                                             ; alt_u_div_mlf                                     ; work         ;
;                            |altshift_taps:DFFNumerator_rtl_0|                                                                           ; 13 (0)              ; 8 (0)                     ; 60                ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_0                                                                                                                                            ; altshift_taps                                     ; work         ;
;                               |shift_taps_og11:auto_generated|                                                                          ; 13 (7)              ; 8 (4)                     ; 60                ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_og11:auto_generated                                                                                                             ; shift_taps_og11                                   ; work         ;
;                                  |altsyncram_8r91:altsyncram5|                                                                          ; 0 (0)               ; 0 (0)                     ; 60                ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_og11:auto_generated|altsyncram_8r91:altsyncram5                                                                                 ; altsyncram_8r91                                   ; work         ;
;                                  |cntr_8jf:cntr1|                                                                                       ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_og11:auto_generated|cntr_8jf:cntr1                                                                                              ; cntr_8jf                                          ; work         ;
;                            |altshift_taps:DFFNumerator_rtl_1|                                                                           ; 14 (0)              ; 8 (0)                     ; 90                ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_1                                                                                                                                            ; altshift_taps                                     ; work         ;
;                               |shift_taps_pg11:auto_generated|                                                                          ; 14 (8)              ; 8 (4)                     ; 90                ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_pg11:auto_generated                                                                                                             ; shift_taps_pg11                                   ; work         ;
;                                  |altsyncram_er91:altsyncram5|                                                                          ; 0 (0)               ; 0 (0)                     ; 90                ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_pg11:auto_generated|altsyncram_er91:altsyncram5                                                                                 ; altsyncram_er91                                   ; work         ;
;                                  |cntr_0if:cntr1|                                                                                       ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_pg11:auto_generated|cntr_0if:cntr1                                                                                              ; cntr_0if                                          ; work         ;
;                            |altshift_taps:DFFNumerator_rtl_2|                                                                           ; 8 (0)               ; 6 (0)                     ; 104               ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_2                                                                                                                                            ; altshift_taps                                     ; work         ;
;                               |shift_taps_rg11:auto_generated|                                                                          ; 8 (5)               ; 6 (3)                     ; 104               ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_rg11:auto_generated                                                                                                             ; shift_taps_rg11                                   ; work         ;
;                                  |altsyncram_gr91:altsyncram4|                                                                          ; 0 (0)               ; 0 (0)                     ; 104               ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_rg11:auto_generated|altsyncram_gr91:altsyncram4                                                                                 ; altsyncram_gr91                                   ; work         ;
;                                  |cntr_uhf:cntr1|                                                                                       ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_rg11:auto_generated|cntr_uhf:cntr1                                                                                              ; cntr_uhf                                          ; work         ;
;                            |altshift_taps:DFFNumerator_rtl_3|                                                                           ; 14 (0)              ; 6 (0)                     ; 105               ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_3                                                                                                                                            ; altshift_taps                                     ; work         ;
;                               |shift_taps_qg11:auto_generated|                                                                          ; 14 (7)              ; 6 (3)                     ; 105               ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_3|shift_taps_qg11:auto_generated                                                                                                             ; shift_taps_qg11                                   ; work         ;
;                                  |altsyncram_ir91:altsyncram5|                                                                          ; 0 (0)               ; 0 (0)                     ; 105               ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_3|shift_taps_qg11:auto_generated|altsyncram_ir91:altsyncram5                                                                                 ; altsyncram_ir91                                   ; work         ;
;                                  |cntr_thf:cntr1|                                                                                       ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_3|shift_taps_qg11:auto_generated|cntr_thf:cntr1                                                                                              ; cntr_thf                                          ; work         ;
;                            |altshift_taps:DFFNumerator_rtl_4|                                                                           ; 13 (0)              ; 6 (0)                     ; 72                ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_4                                                                                                                                            ; altshift_taps                                     ; work         ;
;                               |shift_taps_mg11:auto_generated|                                                                          ; 13 (6)              ; 6 (3)                     ; 72                ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_mg11:auto_generated                                                                                                             ; shift_taps_mg11                                   ; work         ;
;                                  |altsyncram_ar91:altsyncram5|                                                                          ; 0 (0)               ; 0 (0)                     ; 72                ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_mg11:auto_generated|altsyncram_ar91:altsyncram5                                                                                 ; altsyncram_ar91                                   ; work         ;
;                                  |cntr_shf:cntr1|                                                                                       ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_mg11:auto_generated|cntr_shf:cntr1                                                                                              ; cntr_shf                                          ; work         ;
;                            |altshift_taps:DFFNumerator_rtl_5|                                                                           ; 14 (0)              ; 6 (0)                     ; 60                ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_5                                                                                                                                            ; altshift_taps                                     ; work         ;
;                               |shift_taps_lg11:auto_generated|                                                                          ; 14 (7)              ; 6 (3)                     ; 60                ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_5|shift_taps_lg11:auto_generated                                                                                                             ; shift_taps_lg11                                   ; work         ;
;                                  |altsyncram_9r91:altsyncram5|                                                                          ; 0 (0)               ; 0 (0)                     ; 60                ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_5|shift_taps_lg11:auto_generated|altsyncram_9r91:altsyncram5                                                                                 ; altsyncram_9r91                                   ; work         ;
;                                  |cntr_rhf:cntr1|                                                                                       ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_5|shift_taps_lg11:auto_generated|cntr_rhf:cntr1                                                                                              ; cntr_rhf                                          ; work         ;
;                            |altshift_taps:DFFNumerator_rtl_6|                                                                           ; 6 (0)               ; 4 (0)                     ; 48                ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_6                                                                                                                                            ; altshift_taps                                     ; work         ;
;                               |shift_taps_kg11:auto_generated|                                                                          ; 6 (4)               ; 4 (2)                     ; 48                ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_6|shift_taps_kg11:auto_generated                                                                                                             ; shift_taps_kg11                                   ; work         ;
;                                  |altsyncram_4r91:altsyncram4|                                                                          ; 0 (0)               ; 0 (0)                     ; 48                ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_6|shift_taps_kg11:auto_generated|altsyncram_4r91:altsyncram4                                                                                 ; altsyncram_4r91                                   ; work         ;
;                                  |cntr_phf:cntr1|                                                                                       ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_6|shift_taps_kg11:auto_generated|cntr_phf:cntr1                                                                                              ; cntr_phf                                          ; work         ;
;                            |altshift_taps:DFFNumerator_rtl_7|                                                                           ; 7 (0)               ; 4 (0)                     ; 39                ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_7                                                                                                                                            ; altshift_taps                                     ; work         ;
;                               |shift_taps_ng11:auto_generated|                                                                          ; 7 (2)               ; 4 (2)                     ; 39                ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_7|shift_taps_ng11:auto_generated                                                                                                             ; shift_taps_ng11                                   ; work         ;
;                                  |altsyncram_5r91:altsyncram4|                                                                          ; 0 (0)               ; 0 (0)                     ; 39                ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_7|shift_taps_ng11:auto_generated|altsyncram_5r91:altsyncram4                                                                                 ; altsyncram_5r91                                   ; work         ;
;                                  |cntr_ohf:cntr1|                                                                                       ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_7|shift_taps_ng11:auto_generated|cntr_ohf:cntr1                                                                                              ; cntr_ohf                                          ; work         ;
;          |riscv_lsu:lsu|                                                                                                                ; 880 (880)           ; 226 (226)                 ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_lsu:lsu                                                                                                                                                                                                                                                                                                                                  ; riscv_lsu                                         ; work         ;
;          |riscv_mpu:mpu|                                                                                                                ; 969 (831)           ; 406 (86)                  ; 0                 ; 9          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu                                                                                                                                                                                                                                                                                                                                  ; riscv_mpu                                         ; work         ;
;             |multiplier:multiplier_1_|                                                                                                  ; 46 (0)              ; 97 (0)                    ; 0                 ; 3          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_                                                                                                                                                                                                                                                                                                         ; multiplier                                        ; work         ;
;                |lpm_mult:lpm_mult_component|                                                                                            ; 46 (0)              ; 97 (0)                    ; 0                 ; 3          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                             ; lpm_mult                                          ; work         ;
;                   |mult_his:auto_generated|                                                                                             ; 46 (46)             ; 97 (97)                   ; 0                 ; 3          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated                                                                                                                                                                                                                                                     ; mult_his                                          ; work         ;
;             |multiplier_signed_unsigned:multiplier_signed_unsigned_1_|                                                                  ; 46 (0)              ; 144 (0)                   ; 0                 ; 3          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_                                                                                                                                                                                                                                                                         ; multiplier_signed_unsigned                        ; work         ;
;                |lpm_mult:lpm_mult_component|                                                                                            ; 46 (0)              ; 144 (0)                   ; 0                 ; 3          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                             ; lpm_mult                                          ; work         ;
;                   |mult_jis:auto_generated|                                                                                             ; 46 (46)             ; 144 (144)                 ; 0                 ; 3          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated                                                                                                                                                                                                                     ; mult_jis                                          ; work         ;
;             |multiplier_unsigned:multiplier_unsigned_1_|                                                                                ; 46 (0)              ; 79 (0)                    ; 0                 ; 3          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_                                                                                                                                                                                                                                                                                       ; multiplier_unsigned                               ; work         ;
;                |lpm_mult:lpm_mult_component|                                                                                            ; 46 (0)              ; 79 (0)                    ; 0                 ; 3          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                           ; lpm_mult                                          ; work         ;
;                   |mult_kps:auto_generated|                                                                                             ; 46 (46)             ; 79 (79)                   ; 0                 ; 3          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated                                                                                                                                                                                                                                   ; mult_kps                                          ; work         ;
;       |riscv_fsm:fsm|                                                                                                                   ; 56 (56)             ; 77 (77)                   ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_fsm:fsm                                                                                                                                                                                                                                                                                                                                                ; riscv_fsm                                         ; work         ;
;       |riscv_idu:idu|                                                                                                                   ; 416 (416)           ; 202 (202)                 ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_idu:idu                                                                                                                                                                                                                                                                                                                                                ; riscv_idu                                         ; work         ;
;       |riscv_ifu:ifu|                                                                                                                   ; 3406 (817)          ; 1813 (589)                ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu                                                                                                                                                                                                                                                                                                                                                ; riscv_ifu                                         ; work         ;
;          |riscv_ibp:ibp|                                                                                                                ; 2589 (2469)         ; 1224 (1224)               ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp                                                                                                                                                                                                                                                                                                                                  ; riscv_ibp                                         ; work         ;
;             |mor1kx_cache_lru_accessfix:lru|                                                                                            ; 120 (120)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|mor1kx_cache_lru_accessfix:lru                                                                                                                                                                                                                                                                                                   ; mor1kx_cache_lru_accessfix                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 81 (1)              ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                             ; sld_hub                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 80 (0)              ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                             ; alt_sld_fab_with_jtag_input                       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 80 (0)              ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                          ; alt_sld_fab                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 80 (1)              ; 78 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                      ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 79 (0)              ; 73 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                          ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 79 (50)             ; 73 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                             ; sld_jtag_hub                                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                     ; sld_rom_sr                                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 13 (13)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                   ; sld_shadow_jsm                                    ; altera_sld   ;
;    |soc_system:DDR3_CLK_area_u0|                                                                                                        ; 480 (0)             ; 610 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0                                                                                                                                                                                                                                                                                                                                                                  ; soc_system                                        ; soc_system   ;
;       |soc_system_ddr3:ddr3|                                                                                                            ; 480 (0)             ; 610 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3                                                                                                                                                                                                                                                                                                                                             ; soc_system_ddr3                                   ; soc_system   ;
;          |altera_reset_controller:rst_controller_001|                                                                                   ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                           ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                         ; soc_system   ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                           ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                         ; soc_system   ;
;          |hps_reset_manager:hps_reset_manager_0|                                                                                        ; 32 (0)              ; 31 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0                                                                                                                                                                                                                                                                                                       ; hps_reset_manager                                 ; soc_system   ;
;             |altera_edge_detector:pulse_cold_reset|                                                                                     ; 5 (5)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_cold_reset                                                                                                                                                                                                                                                                 ; altera_edge_detector                              ; soc_system   ;
;             |altera_edge_detector:pulse_warm_reset|                                                                                     ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_warm_reset                                                                                                                                                                                                                                                                 ; altera_edge_detector                              ; soc_system   ;
;             |hps_reset:hps_reset_inst|                                                                                                  ; 22 (0)              ; 17 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst                                                                                                                                                                                                                                                                              ; hps_reset                                         ; soc_system   ;
;                |altsource_probe:altsource_probe_component|                                                                              ; 22 (0)              ; 17 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                    ; altsource_probe                                   ; work         ;
;                   |altsource_probe_body:altsource_probe_body_inst|                                                                      ; 22 (3)              ; 17 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                     ; altsource_probe_body                              ; work         ;
;                      |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                         ; 19 (6)              ; 17 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                            ; altsource_probe_impl                              ; work         ;
;                         |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                     ; 13 (13)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                  ; sld_rom_sr                                        ; work         ;
;          |soc_system_ddr3_hps:hps|                                                                                                      ; 2 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps                                                                                                                                                                                                                                                                                                                     ; soc_system_ddr3_hps                               ; soc_system   ;
;             |soc_system_ddr3_hps_fpga_interfaces:fpga_interfaces|                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                 ; soc_system_ddr3_hps_fpga_interfaces               ; soc_system   ;
;             |soc_system_ddr3_hps_hps_io:hps_io|                                                                                         ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io                                                                                                                                                                                                                                                                                   ; soc_system_ddr3_hps_hps_io                        ; soc_system   ;
;                |soc_system_ddr3_hps_hps_io_border:border|                                                                               ; 1 (1)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border                                                                                                                                                                                                                                          ; soc_system_ddr3_hps_hps_io_border                 ; soc_system   ;
;                   |hps_sdram:hps_sdram_inst|                                                                                            ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; soc_system   ;
;                      |altera_mem_if_dll_cyclonev:dll|                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; soc_system   ;
;                      |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; soc_system   ;
;                      |altera_mem_if_oct_cyclonev:oct|                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; soc_system   ;
;                      |hps_sdram_p0:p0|                                                                                                  ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; soc_system   ;
;                         |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                          ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; soc_system   ;
;                            |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                     ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; soc_system   ;
;                               |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; soc_system   ;
;                                  |altddio_out:clock_gen[0].umem_ck_pad|                                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                     |ddio_out_uqe:auto_generated|                                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; soc_system   ;
;                                  |hps_sdram_p0_generic_ddio:uaddress_pad|                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                                  |hps_sdram_p0_generic_ddio:ubank_pad|                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                                  |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                                  |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                          ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                          ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                          ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                          ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                          ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                          ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                          ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                          ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                      |hps_sdram_pll:pll|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; soc_system   ;
;          |soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|                                                                          ; 446 (0)             ; 537 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                         ; soc_system_ddr3_mm_interconnect_0                 ; soc_system   ;
;             |altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|                                                                  ; 32 (32)             ; 225 (225)                 ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; soc_system   ;
;             |altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|                                                             ; 243 (0)             ; 255 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter                                                                                                                                                                                                                           ; altera_merlin_burst_adapter                       ; soc_system   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 243 (227)           ; 255 (255)                 ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                           ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                   |altera_merlin_burst_adapter_min:the_min|                                                                             ; 16 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                                   ; altera_merlin_burst_adapter_min                   ; soc_system   ;
;                      |altera_merlin_burst_adapter_subtractor:da_sub|                                                                    ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                                     ; altera_merlin_burst_adapter_subtractor            ; soc_system   ;
;                         |altera_merlin_burst_adapter_adder:subtract|                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract          ; altera_merlin_burst_adapter_adder                 ; soc_system   ;
;             |altera_merlin_master_agent:address_span_extender_0_expanded_master_agent|                                                  ; 6 (6)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent                                                                                                                                                                                                                ; altera_merlin_master_agent                        ; soc_system   ;
;             |altera_merlin_master_translator:address_span_extender_0_expanded_master_translator|                                        ; 112 (112)           ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator                                                                                                                                                                                                      ; altera_merlin_master_translator                   ; soc_system   ;
;             |altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|                                                                       ; 53 (11)             ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                         ; soc_system   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 42 (42)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                       ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;       |soc_system_pll:pll|                                                                                                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_pll:pll                                                                                                                                                                                                                                                                                                                                               ; soc_system_pll                                    ; soc_system   ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_pll:pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                       ; altera_pll                                        ; work         ;
;    |uart_top:FPGA_CLK1_50_area_uart|                                                                                                    ; 458 (458)           ; 475 (475)                 ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|uart_top:FPGA_CLK1_50_area_uart                                                                                                                                                                                                                                                                                                                                                              ; uart_top                                          ; work         ;
;    |waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|                                                                                ; 2341 (0)            ; 4496 (0)                  ; 68                ; 0          ; 0    ; 0            ; |fpga_top|waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield                                                                                                                                                                                                                                                                                                                                          ; waveshare_tft_touch_shield                        ; work         ;
;       |ILI9486:display|                                                                                                                 ; 37 (0)              ; 31 (0)                    ; 68                ; 0          ; 0    ; 0            ; |fpga_top|waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display                                                                                                                                                                                                                                                                                                                          ; ILI9486                                           ; work         ;
;          |ILI9486_clk:sck|                                                                                                              ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|ILI9486_clk:sck                                                                                                                                                                                                                                                                                                          ; ILI9486_clk                                       ; work         ;
;          |ILI9486_transmit:transmit|                                                                                                    ; 19 (19)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|ILI9486_transmit:transmit                                                                                                                                                                                                                                                                                                ; ILI9486_transmit                                  ; work         ;
;          |fifo:fifo|                                                                                                                    ; 12 (0)              ; 15 (0)                    ; 68                ; 0          ; 0    ; 0            ; |fpga_top|waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo                                                                                                                                                                                                                                                                                                                ; fifo                                              ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 12 (0)              ; 15 (0)                    ; 68                ; 0          ; 0    ; 0            ; |fpga_top|waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                        ; dcfifo                                            ; work         ;
;                |dcfifo_j4t1:auto_generated|                                                                                             ; 12 (1)              ; 15 (5)                    ; 68                ; 0          ; 0    ; 0            ; |fpga_top|waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated                                                                                                                                                                                                                                                             ; dcfifo_j4t1                                       ; work         ;
;                   |a_graycounter_9u6:rdptr_g1p|                                                                                         ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|a_graycounter_9u6:rdptr_g1p                                                                                                                                                                                                                                 ; a_graycounter_9u6                                 ; work         ;
;                   |alt_synch_pipe_rnl:rs_dgwp|                                                                                          ; 3 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|alt_synch_pipe_rnl:rs_dgwp                                                                                                                                                                                                                                  ; alt_synch_pipe_rnl                                ; work         ;
;                      |dffpipe_cd9:dffpipe7|                                                                                             ; 3 (3)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe7                                                                                                                                                                                                             ; dffpipe_cd9                                       ; work         ;
;                   |altsyncram_aua1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 68                ; 0          ; 0    ; 0            ; |fpga_top|waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|altsyncram_aua1:fifo_ram                                                                                                                                                                                                                                    ; altsyncram_aua1                                   ; work         ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                               ; mux_5r7                                           ; work         ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                               ; mux_5r7                                           ; work         ;
;       |sdcard:sdcard|                                                                                                                   ; 2280 (2280)         ; 4443 (4443)               ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|sdcard:sdcard                                                                                                                                                                                                                                                                                                                            ; sdcard                                            ; work         ;
;       |spi_arb:spi_arb|                                                                                                                 ; 24 (24)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|spi_arb:spi_arb                                                                                                                                                                                                                                                                                                                          ; spi_arb                                           ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                                                                                                                    ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+------+
; ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram|ALTSYNCRAM                                                                                                                                                    ; AUTO       ; Simple Dual Port ; 16           ; 80           ; 16           ; 80           ; 1280   ; None ;
; ddr3:ddr3_1_|ddr3_cache:mem_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram|ALTSYNCRAM                                                                                                                                                     ; AUTO       ; Simple Dual Port ; 16           ; 80           ; 16           ; 80           ; 1280   ; None ;
; ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                              ; AUTO       ; Simple Dual Port ; 4            ; 192          ; 4            ; 192          ; 768    ; None ;
; ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                             ; AUTO       ; Simple Dual Port ; 4            ; 192          ; 4            ; 192          ; 768    ; None ;
; debug:FPGA_CLK1_50_area_debug|ram_debug:ram|altsyncram:altsyncram_component|altsyncram_9ju2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                   ; M10K block ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; None ;
; mem:FPGA_CLK1_50_area_mem|ram_mem:ram|altsyncram:altsyncram_component|altsyncram_fpu2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                         ; M10K block ; True Dual Port   ; 8192         ; 32           ; 8192         ; 32           ; 262144 ; None ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_og11:auto_generated|altsyncram_8r91:altsyncram5|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 10           ; 6            ; 10           ; 6            ; 60     ; None ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_pg11:auto_generated|altsyncram_er91:altsyncram5|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 9            ; 10           ; 9            ; 10           ; 90     ; None ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_rg11:auto_generated|altsyncram_gr91:altsyncram4|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 8            ; 13           ; 8            ; 13           ; 104    ; None ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_3|shift_taps_qg11:auto_generated|altsyncram_ir91:altsyncram5|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 7            ; 15           ; 7            ; 15           ; 105    ; None ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_mg11:auto_generated|altsyncram_ar91:altsyncram5|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 6            ; 12           ; 6            ; 12           ; 72     ; None ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_5|shift_taps_lg11:auto_generated|altsyncram_9r91:altsyncram5|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 5            ; 12           ; 5            ; 12           ; 60     ; None ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_6|shift_taps_kg11:auto_generated|altsyncram_4r91:altsyncram4|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 4            ; 12           ; 4            ; 12           ; 48     ; None ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_7|shift_taps_ng11:auto_generated|altsyncram_5r91:altsyncram4|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 3            ; 13           ; 3            ; 13           ; 39     ; None ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|altsyncram_aua1:fifo_ram|ALTSYNCRAM                                                                                                                                                    ; AUTO       ; Simple Dual Port ; 4            ; 17           ; 4            ; 17           ; 68     ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 6           ;
; Sum of two 18x18                  ; 3           ;
; Total number of DSP blocks        ; 9           ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 1           ;
; Fixed Point Unsigned Multiplier   ; 7           ;
; Fixed Point Mixed Sign Multiplier ; 4           ;
+-----------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File                                                            ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; N/A    ; Qsys                            ; 20.1    ; N/A          ; N/A          ; |fpga_top|soc_system:DDR3_CLK_area_u0                                                                                                                                                                                                                                         ; ../ip/soc_system/soc_system.qsys                                           ;
; Altera ; altera_address_span_extender    ; 20.1    ; N/A          ; N/A          ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_address_span_extender:address_span_extender_0                                                                                                                                                               ; ../ip/soc_system/soc_system.qsys                                           ;
; Altera ; altera_hps                      ; 20.1    ; N/A          ; N/A          ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps                                                                                                                                                                                            ; ../ip/soc_system/soc_system.qsys                                           ;
; Altera ; altera_hps_io                   ; 20.1    ; N/A          ; N/A          ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io                                                                                                                                                          ; ../ip/soc_system/soc_system.qsys                                           ;
; Altera ; altera_mm_interconnect          ; 20.1    ; N/A          ; N/A          ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                ; ../ip/soc_system/soc_system.qsys                                           ;
; Altera ; altera_merlin_master_agent      ; 20.1    ; N/A          ; N/A          ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent                                                                                       ; ../ip/soc_system/soc_system.qsys                                           ;
; Altera ; altera_merlin_master_translator ; 20.1    ; N/A          ; N/A          ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator                                                                             ; ../ip/soc_system/soc_system.qsys                                           ;
; Altera ; altera_avalon_st_adapter        ; 20.1    ; N/A          ; N/A          ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_ddr3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                          ; ../ip/soc_system/soc_system.qsys                                           ;
; Altera ; error_adapter                   ; 20.1    ; N/A          ; N/A          ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_ddr3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_ddr3_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0      ; ../ip/soc_system/soc_system.qsys                                           ;
; Altera ; altera_merlin_demultiplexer     ; 20.1    ; N/A          ; N/A          ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_ddr3_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                          ; ../ip/soc_system/soc_system.qsys                                           ;
; Altera ; altera_merlin_multiplexer       ; 20.1    ; N/A          ; N/A          ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_ddr3_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                              ; ../ip/soc_system/soc_system.qsys                                           ;
; Altera ; altera_merlin_slave_agent       ; 20.1    ; N/A          ; N/A          ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent                                                                                                            ; ../ip/soc_system/soc_system.qsys                                           ;
; Altera ; altera_avalon_sc_fifo           ; 20.1    ; N/A          ; N/A          ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo                                                                                                       ; ../ip/soc_system/soc_system.qsys                                           ;
; Altera ; altera_merlin_burst_adapter     ; 20.1    ; N/A          ; N/A          ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter                                                                                                  ; ../ip/soc_system/soc_system.qsys                                           ;
; Altera ; altera_merlin_slave_translator  ; 20.1    ; N/A          ; N/A          ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_f2h_sdram0_data_translator                                                                                                  ; ../ip/soc_system/soc_system.qsys                                           ;
; Altera ; altera_merlin_router            ; 20.1    ; N/A          ; N/A          ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_ddr3_mm_interconnect_0_router:router                                                                                                                ; ../ip/soc_system/soc_system.qsys                                           ;
; Altera ; altera_merlin_router            ; 20.1    ; N/A          ; N/A          ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_ddr3_mm_interconnect_0_router_001:router_001                                                                                                        ; ../ip/soc_system/soc_system.qsys                                           ;
; Altera ; altera_merlin_demultiplexer     ; 20.1    ; N/A          ; N/A          ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_ddr3_mm_interconnect_0_cmd_demux:rsp_demux                                                                                                          ; ../ip/soc_system/soc_system.qsys                                           ;
; Altera ; altera_merlin_multiplexer       ; 20.1    ; N/A          ; N/A          ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_ddr3_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                              ; ../ip/soc_system/soc_system.qsys                                           ;
; Altera ; altera_reset_controller         ; 20.1    ; N/A          ; N/A          ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller                                                                                                                                                                             ; ../ip/soc_system/soc_system.qsys                                           ;
; Altera ; altera_reset_controller         ; 20.1    ; N/A          ; N/A          ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller_001                                                                                                                                                                         ; ../ip/soc_system/soc_system.qsys                                           ;
; Altera ; altera_pll                      ; 20.1    ; N/A          ; N/A          ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_pll:pll                                                                                                                                                                                                                      ; ../ip/soc_system/soc_system.qsys                                           ;
; Altera ; LPM_DIVIDE                      ; 20.1    ; N/A          ; N/A          ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_                                                                                                                                                                                      ; ../src/rtl/quartus/divider/divider.v                                       ;
; Altera ; LPM_DIVIDE                      ; 20.1    ; N/A          ; N/A          ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_                                                                                                                                                                    ; ../src/rtl/quartus/divider_unsigned/divider_unsigned.v                     ;
; Altera ; LPM_MULT                        ; 20.1    ; N/A          ; N/A          ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_                                                                                                                                                                                ; ../src/rtl/quartus/multiplier/multiplier.v                                 ;
; Altera ; LPM_MULT                        ; 20.1    ; N/A          ; N/A          ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_                                                                                                                                                ; ../src/rtl/quartus/multiplier_signed_unsigned/multiplier_signed_unsigned.v ;
; Altera ; LPM_MULT                        ; 20.1    ; N/A          ; N/A          ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_                                                                                                                                                              ; ../src/rtl/quartus/multiplier_unsigned/multiplier_unsigned.v               ;
; Altera ; RAM: 2-PORT                     ; 20.1    ; N/A          ; N/A          ; |fpga_top|debug:FPGA_CLK1_50_area_debug|ram_debug:ram                                                                                                                                                                                                                         ; ../src/rtl/quartus/ram_debug/ram_debug.v                                   ;
; Altera ; RAM: 2-PORT                     ; 20.1    ; N/A          ; N/A          ; |fpga_top|mem:FPGA_CLK1_50_area_mem|ram_mem:ram                                                                                                                                                                                                                               ; ../src/rtl/quartus/ram_mem/ram_mem.v                                       ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |fpga_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                            ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |fpga_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                            ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |fpga_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                            ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |fpga_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                            ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |fpga_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                            ;
; Altera ; FIFO                            ; 20.1    ; N/A          ; N/A          ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff                                                                                                                                                                                                           ; ../src/rtl/quartus/wishbone_buff/wishbone_buff.v                           ;
; Altera ; FIFO                            ; 20.1    ; N/A          ; N/A          ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|wishbone_buff:bus_buff                                                                                                                                                                                                            ; ../src/rtl/quartus/wishbone_buff/wishbone_buff.v                           ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+


Encoding Type: Safe One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_warm_reset|state ;
+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Name       ; state.IDLE ; state.CAPT ; state.ARM                                                                                                             ;
+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; state.IDLE ; 0          ; 0          ; 0                                                                                                                     ;
; state.ARM  ; 1          ; 0          ; 1                                                                                                                     ;
; state.CAPT ; 1          ; 1          ; 0                                                                                                                     ;
+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------+


Encoding Type: Safe One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_cold_reset|state ;
+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Name       ; state.IDLE ; state.CAPT ; state.ARM                                                                                                             ;
+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; state.IDLE ; 0          ; 0          ; 0                                                                                                                     ;
; state.ARM  ; 1          ; 0          ; 1                                                                                                                     ;
; state.CAPT ; 1          ; 1          ; 0                                                                                                                     ;
+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------+


Encoding Type: Safe One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_top|uart_top:FPGA_CLK1_50_area_uart|txState                                                                                                                                               ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; txState.1100 ; txState.1011 ; txState.1010 ; txState.1001 ; txState.1000 ; txState.0111 ; txState.0110 ; txState.0101 ; txState.0100 ; txState.0011 ; txState.0010 ; txState.0001 ; txState.0000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; txState.0000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; txState.0001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; txState.0010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; txState.0011 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; txState.0100 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; txState.0101 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; txState.0110 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; txState.0111 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; txState.1000 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; txState.1001 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; txState.1010 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; txState.1011 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; txState.1100 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type: Safe One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                                            ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                                              ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                                              ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                                              ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type: Safe One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_top|uart_top:FPGA_CLK1_50_area_uart|rxState                                                                                                                                               ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; rxState.1100 ; rxState.1011 ; rxState.1010 ; rxState.1001 ; rxState.1000 ; rxState.0111 ; rxState.0110 ; rxState.0101 ; rxState.0100 ; rxState.0011 ; rxState.0010 ; rxState.0001 ; rxState.0000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; rxState.0000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; rxState.0001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; rxState.0010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; rxState.0011 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; rxState.0100 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; rxState.0101 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; rxState.0110 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; rxState.0111 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; rxState.1000 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; rxState.1001 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; rxState.1010 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; rxState.1011 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; rxState.1100 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type: Safe One-Hot
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_fsm:fsm|statePrev                             ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; Name          ; statePrev.101 ; statePrev.100 ; statePrev.011 ; statePrev.010 ; statePrev.001 ; statePrev.000 ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; statePrev.000 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ;
; statePrev.001 ; 0             ; 0             ; 0             ; 0             ; 1             ; 1             ;
; statePrev.010 ; 0             ; 0             ; 0             ; 1             ; 0             ; 1             ;
; statePrev.011 ; 0             ; 0             ; 1             ; 0             ; 0             ; 1             ;
; statePrev.100 ; 0             ; 1             ; 0             ; 0             ; 0             ; 1             ;
; statePrev.101 ; 1             ; 0             ; 0             ; 0             ; 0             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+


Encoding Type: Safe One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_fsm:fsm|state_1_                       ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; state_1_.101 ; state_1_.100 ; state_1_.011 ; state_1_.010 ; state_1_.001 ; state_1_.000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; state_1_.000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; state_1_.001 ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; state_1_.010 ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; state_1_.011 ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; state_1_.100 ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; state_1_.101 ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; no                                                               ; yes                                        ;
; uart_top:FPGA_CLK1_50_area_uart|rxState.0000                                                                                                                                                                                                                                   ; no                                                               ; yes                                        ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; no                                                               ; yes                                        ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS         ; no                                                               ; yes                                        ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE               ; no                                                               ; yes                                        ;
; uart_top:FPGA_CLK1_50_area_uart|rxState.0001                                                                                                                                                                                                                                   ; no                                                               ; yes                                        ;
; uart_top:FPGA_CLK1_50_area_uart|rxState.0010                                                                                                                                                                                                                                   ; no                                                               ; yes                                        ;
; uart_top:FPGA_CLK1_50_area_uart|rxState.0011                                                                                                                                                                                                                                   ; no                                                               ; yes                                        ;
; uart_top:FPGA_CLK1_50_area_uart|rxState.0100                                                                                                                                                                                                                                   ; no                                                               ; yes                                        ;
; uart_top:FPGA_CLK1_50_area_uart|rxState.0101                                                                                                                                                                                                                                   ; no                                                               ; yes                                        ;
; uart_top:FPGA_CLK1_50_area_uart|rxState.0110                                                                                                                                                                                                                                   ; no                                                               ; yes                                        ;
; uart_top:FPGA_CLK1_50_area_uart|rxState.0111                                                                                                                                                                                                                                   ; no                                                               ; yes                                        ;
; uart_top:FPGA_CLK1_50_area_uart|rxState.1000                                                                                                                                                                                                                                   ; no                                                               ; yes                                        ;
; uart_top:FPGA_CLK1_50_area_uart|rxState.1001                                                                                                                                                                                                                                   ; no                                                               ; yes                                        ;
; uart_top:FPGA_CLK1_50_area_uart|rxState.1010                                                                                                                                                                                                                                   ; no                                                               ; yes                                        ;
; uart_top:FPGA_CLK1_50_area_uart|rxState.1011                                                                                                                                                                                                                                   ; no                                                               ; yes                                        ;
; uart_top:FPGA_CLK1_50_area_uart|rxState.1100                                                                                                                                                                                                                                   ; no                                                               ; yes                                        ;
; ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                      ; yes                                                              ; yes                                        ;
; uart_top:FPGA_CLK1_50_area_uart|txState.0000                                                                                                                                                                                                                                   ; no                                                               ; yes                                        ;
; uart_top:FPGA_CLK1_50_area_uart|txState.0001                                                                                                                                                                                                                                   ; no                                                               ; yes                                        ;
; uart_top:FPGA_CLK1_50_area_uart|txState.1100                                                                                                                                                                                                                                   ; no                                                               ; yes                                        ;
; uart_top:FPGA_CLK1_50_area_uart|txState.1011                                                                                                                                                                                                                                   ; no                                                               ; yes                                        ;
; uart_top:FPGA_CLK1_50_area_uart|txState.1010                                                                                                                                                                                                                                   ; no                                                               ; yes                                        ;
; uart_top:FPGA_CLK1_50_area_uart|txState.1001                                                                                                                                                                                                                                   ; no                                                               ; yes                                        ;
; uart_top:FPGA_CLK1_50_area_uart|txState.1000                                                                                                                                                                                                                                   ; no                                                               ; yes                                        ;
; uart_top:FPGA_CLK1_50_area_uart|txState.0111                                                                                                                                                                                                                                   ; no                                                               ; yes                                        ;
; uart_top:FPGA_CLK1_50_area_uart|txState.0110                                                                                                                                                                                                                                   ; no                                                               ; yes                                        ;
; uart_top:FPGA_CLK1_50_area_uart|txState.0101                                                                                                                                                                                                                                   ; no                                                               ; yes                                        ;
; uart_top:FPGA_CLK1_50_area_uart|txState.0100                                                                                                                                                                                                                                   ; no                                                               ; yes                                        ;
; uart_top:FPGA_CLK1_50_area_uart|txState.0011                                                                                                                                                                                                                                   ; no                                                               ; yes                                        ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_cold_reset|state.CAPT                                                                                                                                        ; no                                                               ; yes                                        ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_warm_reset|state.CAPT                                                                                                                                        ; no                                                               ; yes                                        ;
; ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe10|dffe12a[0]                                                                                                                            ; yes                                                              ; yes                                        ;
; ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe10|dffe12a[1]                                                                                                                            ; yes                                                              ; yes                                        ;
; ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe10|dffe12a[2]                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                      ; yes                                                              ; yes                                        ;
; uart_top:FPGA_CLK1_50_area_uart|txState.0010                                                                                                                                                                                                                                   ; no                                                               ; yes                                        ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_cold_reset|state.ARM                                                                                                                                         ; no                                                               ; yes                                        ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_cold_reset|state.IDLE                                                                                                                                        ; no                                                               ; yes                                        ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_warm_reset|state.ARM                                                                                                                                         ; no                                                               ; yes                                        ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_warm_reset|state.IDLE                                                                                                                                        ; no                                                               ; yes                                        ;
; ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe10|dffe11a[0]                                                                                                                            ; yes                                                              ; yes                                        ;
; ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe10|dffe11a[1]                                                                                                                            ; yes                                                              ; yes                                        ;
; ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe10|dffe11a[2]                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                  ; yes                                                              ; yes                                        ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                         ; yes                                                              ; yes                                        ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                  ; yes                                                              ; yes                                        ;
; ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe7|dffe9a[0]                                                                                     ; yes                                                              ; yes                                        ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe7|dffe9a[1]                                                                                     ; yes                                                              ; yes                                        ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe7|dffe9a[2]                                                                                     ; yes                                                              ; yes                                        ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_fsm:fsm|statePrev.001                                                                                                                                                                                                                    ; no                                                               ; yes                                        ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_fsm:fsm|state_1_.010                                                                                                                                                                                                                     ; no                                                               ; yes                                        ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_fsm:fsm|state_1_.001                                                                                                                                                                                                                     ; no                                                               ; yes                                        ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_fsm:fsm|state_1_.000                                                                                                                                                                                                                     ; no                                                               ; yes                                        ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_fsm:fsm|state_1_.101                                                                                                                                                                                                                     ; no                                                               ; yes                                        ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_fsm:fsm|statePrev.100                                                                                                                                                                                                                    ; no                                                               ; yes                                        ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_fsm:fsm|state_1_.100                                                                                                                                                                                                                     ; no                                                               ; yes                                        ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_fsm:fsm|state_1_.011                                                                                                                                                                                                                     ; no                                                               ; yes                                        ;
; ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe10|dffe12a[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe10|dffe12a[1]                                                                                                                             ; yes                                                              ; yes                                        ;
; ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe10|dffe12a[2]                                                                                                                             ; yes                                                              ; yes                                        ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe7|dffe8a[0]                                                                                     ; yes                                                              ; yes                                        ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe7|dffe8a[1]                                                                                     ; yes                                                              ; yes                                        ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe7|dffe8a[2]                                                                                     ; yes                                                              ; yes                                        ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_fsm:fsm|statePrev.000                                                                                                                                                                                                                    ; no                                                               ; yes                                        ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_fsm:fsm|statePrev.010                                                                                                                                                                                                                    ; no                                                               ; yes                                        ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_fsm:fsm|statePrev.011                                                                                                                                                                                                                    ; no                                                               ; yes                                        ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_fsm:fsm|statePrev.101                                                                                                                                                                                                                    ; no                                                               ; yes                                        ;
; ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe10|dffe11a[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe10|dffe11a[1]                                                                                                                             ; yes                                                              ; yes                                        ;
; ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe10|dffe11a[2]                                                                                                                             ; yes                                                              ; yes                                        ;
; Total number of protected registers is 76                                                                                                                                                                                                                                      ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[205]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[0][205]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                             ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[1][205]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                             ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[2][205]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                             ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[3][205]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                             ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[4][205]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                             ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[5][205]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                             ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[6][205]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                             ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[7][205]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                             ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[8][205]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                             ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[9][205]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                             ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[10][205]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                             ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[11][205]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                             ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[12][205]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                             ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[13][205]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                             ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_address_span_extender:address_span_extender_0|window_index[0][31]                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                             ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_address_span_extender:address_span_extender_0|window_index[0][30]                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                             ;
; debug:FPGA_CLK1_50_area_debug|bus_data_o.Err                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; debug:FPGA_CLK1_50_area_debug|bus_data_o.Rty                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|spi_arb:spi_arb|arb_bit                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|sdcard:sdcard|bus_data_o.Err                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|sdcard:sdcard|bus_data_o.Rty                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|sdcard:sdcard|RS_DC                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; mem:FPGA_CLK1_50_area_mem|bus_inst_o.Stall                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; mem:FPGA_CLK1_50_area_mem|bus_inst_o.Err                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; mem:FPGA_CLK1_50_area_mem|bus_inst_o.Rty                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; mem:FPGA_CLK1_50_area_mem|bus_data_o.Err                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; mem:FPGA_CLK1_50_area_mem|bus_data_o.Rty                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; uart_top:FPGA_CLK1_50_area_uart|busRsp_rty                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; uart_top:FPGA_CLK1_50_area_uart|busRsp_err                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; keys_top:FPGA_CLK1_50_area_keys|busRsp_rty                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; keys_top:FPGA_CLK1_50_area_keys|busRsp_err                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; led_top:FPGA_CLK1_50_area_led|busRsp_rty                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; led_top:FPGA_CLK1_50_area_led|busRsp_err                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[32]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; ddr3:ddr3_1_|ddr3_avl_size[1..8]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; ddr3:ddr3_1_|ddr3_avl_size[0]                                                                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                  ;
; ddr3:ddr3_1_|ddr3_cache:mem_cache|bus_o.Err                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; ddr3:ddr3_1_|ddr3_cache:mem_cache|bus_o.Rty                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; ddr3:ddr3_1_|ddr3_cache:inst_cache|bus_o.Err                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; ddr3:ddr3_1_|ddr3_cache:inst_cache|bus_o.Rty                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; ddr3:ddr3_1_|ddr3_cntl:cntl|bus_data_o.Err                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; ddr3:ddr3_1_|ddr3_cntl:cntl|bus_data_o.Rty                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; ddr3:ddr3_1_|ddr3_cntl:cntl|bus_data_o.Data[0..31]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[14][205]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|busInstReq_tga[0]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|busInstReq_tgd[0]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; mmc_wb:FPGA_CLK1_50_area_mmc_inst|mem_stb_cnt[0..15]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                             ;
; keys_top:FPGA_CLK1_50_area_keys|busRsp_data[1..31]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; led_top:FPGA_CLK1_50_area_led|busRsp_data[8..31]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_lsu:lsu|busDataReq_adr[0,1]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|busInstReq_we                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|busInstReq_data[0..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_ll_pl[0][1]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_ll_pl[0][2]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_ll_pl[0][3]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_ll_pl[0][4]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_ll_pl[0][5]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_ll_pl[0][6]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_ll_pl[0][7]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_ll_pl[0][8]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_ll_pl[0][9]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_ll_pl[0][10]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_ll_pl[0][11]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_ll_pl[0][12]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_ll_pl[0][13]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_ll_pl[0][14]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_ll_pl[0][15]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_ll_pl[0][16]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_ll_pl[0][17]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_ll_pl[0][1]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_ll_pl[0][2]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_ll_pl[0][3]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_ll_pl[0][4]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_ll_pl[0][5]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_ll_pl[0][6]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_ll_pl[0][7]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_ll_pl[0][8]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_ll_pl[0][9]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_ll_pl[0][10]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_ll_pl[0][11]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_ll_pl[0][12]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_ll_pl[0][13]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_ll_pl[0][14]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_ll_pl[0][15]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_ll_pl[0][16]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_ll_pl[0][17]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_ll_pl[0][1]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_ll_pl[0][2]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_ll_pl[0][3]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_ll_pl[0][4]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_ll_pl[0][5]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_ll_pl[0][6]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_ll_pl[0][7]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_ll_pl[0][8]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_ll_pl[0][9]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_ll_pl[0][10]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_ll_pl[0][11]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_ll_pl[0][12]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_ll_pl[0][13]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_ll_pl[0][14]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_ll_pl[0][15]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_ll_pl[0][16]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_ll_pl[0][17]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_lh_pl[0][0]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_lh_pl[0][1]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_hl_pl[0][1]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_lh_pl[0][2]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_hl_pl[0][2]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_lh_pl[0][3]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_hl_pl[0][3]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_lh_pl[0][4]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_hl_pl[0][4]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_lh_pl[0][5]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_hl_pl[0][5]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_lh_pl[0][6]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_hl_pl[0][6]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_lh_pl[0][7]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_hl_pl[0][7]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_lh_pl[0][8]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_hl_pl[0][8]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_lh_pl[0][9]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_hl_pl[0][9]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_lh_pl[0][10]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_hl_pl[0][10]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_lh_pl[0][11]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_hl_pl[0][11]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_lh_pl[0][12]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_hl_pl[0][12]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_lh_pl[0][13]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_hl_pl[0][13]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_lh_pl[0][14]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_hl_pl[0][14]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_lh_pl[0][15]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_hl_pl[0][15]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_lh_pl[0][16]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_hl_pl[0][16]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_lh_pl[0][17]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_hl_pl[0][17]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_lh_pl[0][18]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_hl_pl[0][18]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_lh_pl[0][19]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_hl_pl[0][19]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_lh_pl[0][20]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_hl_pl[0][20]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_lh_pl[0][21]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_hl_pl[0][21]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_lh_pl[0][22]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_hl_pl[0][22]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_lh_pl[0][23]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_hl_pl[0][23]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_lh_pl[0][24]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_hl_pl[0][24]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_lh_pl[0][25]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_hl_pl[0][25]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_lh_pl[0][26]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_hl_pl[0][26]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_lh_pl[0][27]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_hl_pl[0][27]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_lh_pl[0][28]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_hl_pl[0][28]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_lh_pl[0][29]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_hl_pl[0][29]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_lh_pl[0][30]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_hl_pl[0][30]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_lh_pl[0][31]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~mult_hl_pl[0][31]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_lh_pl[0][0]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_lh_pl[0][1]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_hl_pl[0][1]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_lh_pl[0][2]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_hl_pl[0][2]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_lh_pl[0][3]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_hl_pl[0][3]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_lh_pl[0][4]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_hl_pl[0][4]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_lh_pl[0][5]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_hl_pl[0][5]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_lh_pl[0][6]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_hl_pl[0][6]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_lh_pl[0][7]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_hl_pl[0][7]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_lh_pl[0][8]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_hl_pl[0][8]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_lh_pl[0][9]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_hl_pl[0][9]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_lh_pl[0][10]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_hl_pl[0][10]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_lh_pl[0][11]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_hl_pl[0][11]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_lh_pl[0][12]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_hl_pl[0][12]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_lh_pl[0][13]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_hl_pl[0][13]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_lh_pl[0][14]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_hl_pl[0][14]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_lh_pl[0][15]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_hl_pl[0][15]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_lh_pl[0][16]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_hl_pl[0][16]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_lh_pl[0][17]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_hl_pl[0][17]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_lh_pl[0][18]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_hl_pl[0][18]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_lh_pl[0][19]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_hl_pl[0][19]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_lh_pl[0][20]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_hl_pl[0][20]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_lh_pl[0][21]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_hl_pl[0][21]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_lh_pl[0][22]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_hl_pl[0][22]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_lh_pl[0][23]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_hl_pl[0][23]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_lh_pl[0][24]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_hl_pl[0][24]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_lh_pl[0][25]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_hl_pl[0][25]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_lh_pl[0][26]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_hl_pl[0][26]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_lh_pl[0][27]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_hl_pl[0][27]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_lh_pl[0][28]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_hl_pl[0][28]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_lh_pl[0][29]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_hl_pl[0][29]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_lh_pl[0][30]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_hl_pl[0][30]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_lh_pl[0][31]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~mult_hl_pl[0][31]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_lh_pl[0][0]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_lh_pl[0][1]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_hl_pl[0][1]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_lh_pl[0][2]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_hl_pl[0][2]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_lh_pl[0][3]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_hl_pl[0][3]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_lh_pl[0][4]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_hl_pl[0][4]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_lh_pl[0][5]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_hl_pl[0][5]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_lh_pl[0][6]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_hl_pl[0][6]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_lh_pl[0][7]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_hl_pl[0][7]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_lh_pl[0][8]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_hl_pl[0][8]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_lh_pl[0][9]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_hl_pl[0][9]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_lh_pl[0][10]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_hl_pl[0][10]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_lh_pl[0][11]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_hl_pl[0][11]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_lh_pl[0][12]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_hl_pl[0][12]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_lh_pl[0][13]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_hl_pl[0][13]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_lh_pl[0][14]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_hl_pl[0][14]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_lh_pl[0][15]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_hl_pl[0][15]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_lh_pl[0][16]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_hl_pl[0][16]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_lh_pl[0][17]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_hl_pl[0][17]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_lh_pl[0][18]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_hl_pl[0][18]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_lh_pl[0][19]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_hl_pl[0][19]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_lh_pl[0][20]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_hl_pl[0][20]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_lh_pl[0][21]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_hl_pl[0][21]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_lh_pl[0][22]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_hl_pl[0][22]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_lh_pl[0][23]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_hl_pl[0][23]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_lh_pl[0][24]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_hl_pl[0][24]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_lh_pl[0][25]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_hl_pl[0][25]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_lh_pl[0][26]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_hl_pl[0][26]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_lh_pl[0][27]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_hl_pl[0][27]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_lh_pl[0][28]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_hl_pl[0][28]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_lh_pl[0][29]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_hl_pl[0][29]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_lh_pl[0][30]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_hl_pl[0][30]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_lh_pl[0][31]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_lh_pl[0][32]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_hl_pl[0][31]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~add_lh_hlmac_pl[0][33]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~add_lh_hlmac_pl[0][34]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~add_lh_hlmac_pl[0][35]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~add_lh_hlmac_pl[0][36]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|Mult0~add_lh_hlmac_pl[0][37]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~add_lh_hlmac_pl[0][33]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~add_lh_hlmac_pl[0][34]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~add_lh_hlmac_pl[0][35]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~add_lh_hlmac_pl[0][36]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|Mult0~add_lh_hlmac_pl[0][37]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~add_lh_hlmac_pl[0][34]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~add_lh_hlmac_pl[0][35]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~add_lh_hlmac_pl[0][36]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~add_lh_hlmac_pl[0][37]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|Mult0~mult_hh_pl[0][28]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                             ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]              ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]         ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]            ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]         ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]            ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]         ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]            ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]         ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]            ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[4]         ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[4]            ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[5]         ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[5]            ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[6]         ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[6]            ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[7]         ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[7]            ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[8]         ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[8]            ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[9]         ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[9]            ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[10]        ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[10]           ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[11]        ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[11]           ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[12]        ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[12]           ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[13]        ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[13]           ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[14]        ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[14]           ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[15]        ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[15]           ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]      ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[177]            ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[178]         ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[3]          ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]  ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[2]          ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]  ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]          ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]  ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]          ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]  ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|data[0,1,3,6,8,10,14,15]                                                                                                                                                                                   ; Merged with waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|data[7]                                                                                                                                                                                                 ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|cmd                                                                                                                                                                                                        ; Merged with waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|data[7]                                                                                                                                                                                                 ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|data[2,4,5,9,11..13]                                                                                                                                                                                       ; Merged with waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|data[7]                                                                                                                                                                                                 ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|pending_data                                                                                                                                                                                               ; Merged with waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|pending_cmd                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|dataa_input_reg[0]                                                                                                                    ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[0]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|dataa_input_reg[0]                                                                                                  ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[0]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|datab_input_reg[0]                                                                                                                    ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[0]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|datab_input_reg[0]                                                                                                  ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[0]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|datab_input_reg[1]                                                                                                                    ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[1]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|datab_input_reg[1]                                                                                                  ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[1]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|datab_input_reg[2]                                                                                                                    ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[2]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|datab_input_reg[2]                                                                                                  ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[2]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|datab_input_reg[3]                                                                                                                    ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[3]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|datab_input_reg[3]                                                                                                  ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[3]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|datab_input_reg[4]                                                                                                                    ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[4]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|datab_input_reg[4]                                                                                                  ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[4]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|datab_input_reg[5]                                                                                                                    ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[5]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|datab_input_reg[5]                                                                                                  ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[5]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|datab_input_reg[6]                                                                                                                    ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[6]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|datab_input_reg[6]                                                                                                  ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[6]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|datab_input_reg[7]                                                                                                                    ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[7]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|datab_input_reg[7]                                                                                                  ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[7]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|datab_input_reg[8]                                                                                                                    ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[8]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|datab_input_reg[8]                                                                                                  ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[8]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|datab_input_reg[9]                                                                                                                    ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[9]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|datab_input_reg[9]                                                                                                  ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[9]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|datab_input_reg[10]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[10]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|datab_input_reg[10]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[10]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|datab_input_reg[11]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[11]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|datab_input_reg[11]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[11]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|datab_input_reg[12]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[12]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|datab_input_reg[12]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[12]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|datab_input_reg[13]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[13]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|datab_input_reg[13]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[13]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|datab_input_reg[14]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[14]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|datab_input_reg[14]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[14]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|datab_input_reg[15]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[15]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|datab_input_reg[15]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[15]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|datab_input_reg[16]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[16]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|datab_input_reg[16]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[16]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|datab_input_reg[17]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[17]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|datab_input_reg[17]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[17]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|datab_input_reg[18]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[18]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|datab_input_reg[18]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[18]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|datab_input_reg[19]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[19]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|datab_input_reg[19]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[19]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|datab_input_reg[20]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[20]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|datab_input_reg[20]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[20]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|datab_input_reg[21]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[21]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|datab_input_reg[21]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[21]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|datab_input_reg[22]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[22]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|datab_input_reg[22]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[22]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|datab_input_reg[23]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[23]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|datab_input_reg[23]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[23]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|datab_input_reg[24]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[24]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|datab_input_reg[24]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[24]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|datab_input_reg[25]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[25]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|datab_input_reg[25]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[25]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|datab_input_reg[26]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[26]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|datab_input_reg[26]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[26]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|datab_input_reg[27]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[27]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|datab_input_reg[27]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[27]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|datab_input_reg[28]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[28]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|datab_input_reg[28]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[28]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|datab_input_reg[29]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[29]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|datab_input_reg[29]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[29]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|datab_input_reg[30]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[30]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|datab_input_reg[30]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[30]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|datab_input_reg[31]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[31]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|datab_input_reg[31]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[31]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|dataa_input_reg[1]                                                                                                                    ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[1]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|dataa_input_reg[1]                                                                                                  ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[1]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|dataa_input_reg[2]                                                                                                                    ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[2]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|dataa_input_reg[2]                                                                                                  ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[2]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|dataa_input_reg[3]                                                                                                                    ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[3]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|dataa_input_reg[3]                                                                                                  ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[3]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|dataa_input_reg[4]                                                                                                                    ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[4]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|dataa_input_reg[4]                                                                                                  ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[4]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|dataa_input_reg[5]                                                                                                                    ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[5]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|dataa_input_reg[5]                                                                                                  ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[5]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|dataa_input_reg[6]                                                                                                                    ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[6]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|dataa_input_reg[6]                                                                                                  ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[6]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|dataa_input_reg[7]                                                                                                                    ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[7]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|dataa_input_reg[7]                                                                                                  ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[7]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|dataa_input_reg[8]                                                                                                                    ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[8]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|dataa_input_reg[8]                                                                                                  ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[8]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|dataa_input_reg[9]                                                                                                                    ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[9]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|dataa_input_reg[9]                                                                                                  ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[9]                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|dataa_input_reg[10]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[10]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|dataa_input_reg[10]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[10]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|dataa_input_reg[11]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[11]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|dataa_input_reg[11]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[11]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|dataa_input_reg[12]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[12]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|dataa_input_reg[12]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[12]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|dataa_input_reg[13]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[13]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|dataa_input_reg[13]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[13]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|dataa_input_reg[14]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[14]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|dataa_input_reg[14]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[14]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|dataa_input_reg[15]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[15]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|dataa_input_reg[15]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[15]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|dataa_input_reg[16]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[16]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|dataa_input_reg[16]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[16]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|dataa_input_reg[17]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[17]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|dataa_input_reg[17]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[17]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|dataa_input_reg[18]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[18]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|dataa_input_reg[18]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[18]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|dataa_input_reg[19]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[19]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|dataa_input_reg[19]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[19]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|dataa_input_reg[20]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[20]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|dataa_input_reg[20]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[20]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|dataa_input_reg[21]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[21]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|dataa_input_reg[21]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[21]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|dataa_input_reg[22]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[22]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|dataa_input_reg[22]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[22]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|dataa_input_reg[23]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[23]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|dataa_input_reg[23]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[23]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|dataa_input_reg[24]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[24]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|dataa_input_reg[24]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[24]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|dataa_input_reg[25]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[25]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|dataa_input_reg[25]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[25]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|dataa_input_reg[26]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[26]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|dataa_input_reg[26]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[26]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|dataa_input_reg[27]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[27]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|dataa_input_reg[27]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[27]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|dataa_input_reg[28]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[28]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|dataa_input_reg[28]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[28]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|dataa_input_reg[29]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[29]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|dataa_input_reg[29]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[29]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|dataa_input_reg[30]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[30]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|dataa_input_reg[30]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[30]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated|dataa_input_reg[31]                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[31]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated|dataa_input_reg[31]                                                                                                 ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[31]                                                                                ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_lsu:lsu|busDataReq_stb                                                                                                                                                                                                     ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_lsu:lsu|busDataReq_cyc                                                                                                                                                                                                  ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_fsm:fsm|cntl_MEPCVal                                                                                                                                                                                                                     ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_fsm:fsm|cntl_halt                                                                                                                                                                                                                     ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]             ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]  ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]             ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]  ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]             ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]  ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]             ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]  ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]             ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]  ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]             ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]  ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]            ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10] ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]            ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11] ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]            ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12] ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]            ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13] ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]            ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14] ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]            ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15] ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]            ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16] ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]            ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17] ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]            ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18] ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]            ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19] ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]            ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20] ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]            ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21] ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]            ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22] ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]            ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23] ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]            ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24] ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]            ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25] ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26]            ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26] ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[27]            ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27] ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[28]            ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28] ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[29]            ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29] ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[30]            ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30] ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[31]            ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31] ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|busInstReq_sel[3]                                                                                                                                                                                                                ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|busInstReq_sel[2]                                                                                                                                                                                                             ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|sdcard:sdcard|rspArrived[1..31]                                                                                                                                                                                            ; Merged with waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|sdcard:sdcard|rspArrived[0]                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|busInstReq_sel[1]                                                                                                                                                                                                                ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|busInstReq_sel[0]                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|busInstReq_stb                                                                                                                                                                                                                   ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|busInstReq_cyc                                                                                                                                                                                                                ;
; ddr3:ddr3_1_|ddr3_cache:inst_cache|state_flushall                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; ddr3:ddr3_1_|ddr3_cache:inst_cache|flushDone                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; ddr3:ddr3_1_|ddr3_cache:inst_cache|flush_setndx[0,1]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; ddr3:ddr3_1_|ddr3_cache:inst_cache|flush_wayndx[0,1]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|pending_cmd                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                             ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe10|dffe12a[0]                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                             ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe10|dffe11a[0]                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                             ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe10|dffe12a[1]                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                             ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe10|dffe11a[1]                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                             ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                             ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe10|dffe12a[2]                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                             ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe10|dffe11a[2]                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                             ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|req                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|wrptr_g[0..2]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                             ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|delayed_wrptr_g[0..2]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|a_graycounter_5cc:wrptr_g1p|counter5a1                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                             ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|a_graycounter_5cc:wrptr_g1p|counter5a2                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                             ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|a_graycounter_5cc:wrptr_g1p|counter5a0                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                             ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|a_graycounter_5cc:wrptr_g1p|parity6                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                             ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|ILI9486_transmit:transmit|data_ndx[0..3]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                             ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator|burstcount_register_lint[0..2]                                                         ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator|burstcount_register_lint[3]                                                         ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator|burstcount_register_lint[3]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[12]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[12] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[14][220]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[13][220]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[12][220]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[11][220]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[10][220]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[9][220]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[8][220]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[7][220]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[6][220]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[5][220]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[4][220]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[3][220]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[2][220]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[1][220]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[0][220]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7]  ; Merged with soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[7]      ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|data[7]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|dffpipe_3dc:wraclr|dffe9a[0]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                             ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|dffpipe_3dc:wraclr|dffe8a[0]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                             ;
; uart_top:FPGA_CLK1_50_area_uart|txState~5                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                             ;
; uart_top:FPGA_CLK1_50_area_uart|txState~6                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                             ;
; uart_top:FPGA_CLK1_50_area_uart|txState~7                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                             ;
; uart_top:FPGA_CLK1_50_area_uart|txState~8                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                             ;
; uart_top:FPGA_CLK1_50_area_uart|rxState~16                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                             ;
; uart_top:FPGA_CLK1_50_area_uart|rxState~17                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                             ;
; uart_top:FPGA_CLK1_50_area_uart|rxState~18                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                             ;
; uart_top:FPGA_CLK1_50_area_uart|rxState~19                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_fsm:fsm|statePrev~2                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_fsm:fsm|statePrev~3                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_fsm:fsm|statePrev~4                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_fsm:fsm|state_1_~4                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_fsm:fsm|state_1_~5                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_fsm:fsm|state_1_~6                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                             ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_fsm:fsm|statePrev.101                                                                                                                                                                                                                    ; Merged with riscv_top:FPGA_CLK1_50_area_cpu|riscv_fsm:fsm|statePrev.010                                                                                                                                                                                                                 ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_fsm:fsm|statePrev.010                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                  ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|x_0[0..31]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                             ;
; Total Number of Removed Registers = 790                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                       ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|pending_cmd                                                                                                                                                                                     ; Stuck at GND                   ; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|wrfull_eq_comp_lsb_mux_reg,                                                                                                                   ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe10|dffe12a[0],                                                                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe10|dffe11a[0],                                                                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe10|dffe12a[1],                                                                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe10|dffe11a[1],                                                                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|wrfull_eq_comp_msb_mux_reg,                                                                                                                   ;
;                                                                                                                                                                                                                                                                     ;                                ; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe10|dffe12a[2],                                                                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe10|dffe11a[2],                                                                                  ;
;                                                                                                                                                                                                                                                                     ;                                ; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|req,                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                     ;                                ; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|wrptr_g[2],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                     ;                                ; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|wrptr_g[1],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                     ;                                ; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|delayed_wrptr_g[2],                                                                                                                           ;
;                                                                                                                                                                                                                                                                     ;                                ; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|delayed_wrptr_g[1],                                                                                                                           ;
;                                                                                                                                                                                                                                                                     ;                                ; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|a_graycounter_5cc:wrptr_g1p|counter5a0,                                                                                                       ;
;                                                                                                                                                                                                                                                                     ;                                ; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|a_graycounter_5cc:wrptr_g1p|parity6                                                                                                           ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[205] ; Stuck at GND                   ; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[1][205],                                                                                                     ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[2][205],                                                                                                     ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[3][205],                                                                                                     ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[4][205],                                                                                                     ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[5][205],                                                                                                     ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[6][205],                                                                                                     ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[7][205],                                                                                                     ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[8][205],                                                                                                     ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[9][205],                                                                                                     ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[10][205],                                                                                                    ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[11][205],                                                                                                    ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[12][205],                                                                                                    ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[13][205],                                                                                                    ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[14][205]                                                                                                     ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[14][220]                                                                                          ; Stuck at GND                   ; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[13][220],                                                                                                    ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[12][220],                                                                                                    ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[11][220],                                                                                                    ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[10][220],                                                                                                    ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[9][220],                                                                                                     ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[8][220],                                                                                                     ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[7][220],                                                                                                     ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[6][220],                                                                                                     ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[5][220],                                                                                                     ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[4][220],                                                                                                     ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[3][220],                                                                                                     ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[2][220],                                                                                                     ;
;                                                                                                                                                                                                                                                                     ;                                ; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[1][220]                                                                                                      ;
; mem:FPGA_CLK1_50_area_mem|bus_inst_o.Stall                                                                                                                                                                                                                          ; Stuck at GND                   ; mmc_wb:FPGA_CLK1_50_area_mmc_inst|mem_stb_cnt[0],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; mmc_wb:FPGA_CLK1_50_area_mmc_inst|mem_stb_cnt[1],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                     ;                                ; mmc_wb:FPGA_CLK1_50_area_mmc_inst|mem_stb_cnt[2],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                     ;                                ; mmc_wb:FPGA_CLK1_50_area_mmc_inst|mem_stb_cnt[3],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                     ;                                ; mmc_wb:FPGA_CLK1_50_area_mmc_inst|mem_stb_cnt[4],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                     ;                                ; mmc_wb:FPGA_CLK1_50_area_mmc_inst|mem_stb_cnt[5]                                                                                                                                                                                                                               ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]   ; Stuck at GND                   ; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[12] ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; ddr3:ddr3_1_|ddr3_avl_size[8]                                                                                                                                                                                                                                       ; Stuck at GND                   ; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[12]        ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; ddr3:ddr3_1_|ddr3_cache:inst_cache|state_flushall                                                                                                                                                                                                                   ; Stuck at GND                   ; ddr3:ddr3_1_|ddr3_cache:inst_cache|flushDone                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|wrptr_g[0]                                                                                                                         ; Stuck at GND                   ; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|delayed_wrptr_g[0]                                                                                                                            ;
;                                                                                                                                                                                                                                                                     ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|dffpipe_3dc:wraclr|dffe9a[0]                                                                                                       ; Lost Fanouts                   ; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|dffpipe_3dc:wraclr|dffe8a[0]                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 18017 ;
; Number of registers using Synchronous Clear  ; 6486  ;
; Number of registers using Synchronous Load   ; 5208  ;
; Number of registers using Asynchronous Clear ; 2973  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 14374 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                    ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; led_top:FPGA_CLK1_50_area_led|LED[1]                                                                                                                                                                                                 ; 2       ;
; led_top:FPGA_CLK1_50_area_led|LED[3]                                                                                                                                                                                                 ; 2       ;
; led_top:FPGA_CLK1_50_area_led|LED[5]                                                                                                                                                                                                 ; 2       ;
; led_top:FPGA_CLK1_50_area_led|LED[7]                                                                                                                                                                                                 ; 2       ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                       ; 8       ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; 537     ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent|hold_waitrequest                                       ; 3       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_lsu:lsu|state_1_[0]                                                                                                                                                              ; 6       ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                        ; 1       ;
; ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                        ; 1       ;
; ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                        ; 1       ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                            ; 1       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_csu:csu|state_1_[0]                                                                                                                                                              ; 6       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated|abs_divider_20h:divider|DFF_diff_signs[0]                                               ; 33      ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                        ; 1       ;
; ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|a_graycounter_9u6:rdptr_g1p|counter3a0                                                                                                       ; 7       ;
; soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                            ; 1       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated|abs_divider_20h:divider|DFF_diff_signs[1]                                               ; 1       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated|abs_divider_20h:divider|alt_u_div_mlf:divider|DFFDenominator[288]                       ; 1       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFDenominator[288] ; 1       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFDenominator[0]   ; 7       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated|abs_divider_20h:divider|alt_u_div_mlf:divider|DFFDenominator[0]                         ; 7       ;
; ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|a_graycounter_5cc:wrptr_g1p|counter5a0                                                                                                       ; 5       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated|abs_divider_20h:divider|DFF_diff_signs[2]                                               ; 1       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated|abs_divider_20h:divider|alt_u_div_mlf:divider|DFFDenominator[256]                       ; 4       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFDenominator[256] ; 4       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_csr:csr|misaReg_misa_Ext_I                                                                                                                                                                     ; 2       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_csr:csr|misaReg_misa_Ext_C                                                                                                                                                                     ; 2       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_csr:csr|misaReg_misa_Ext_M                                                                                                                                                                     ; 2       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_csr:csr|misaReg_misa_MXL[0]                                                                                                                                                                    ; 2       ;
; ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                         ; 3       ;
; ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                         ; 3       ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                               ; 1       ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|rdemp_eq_comp_msb_aeb                                                                               ; 1       ;
; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|a_graycounter_9u6:rdptr_g1p|counter3a0                                                              ; 7       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated|abs_divider_20h:divider|DFF_diff_signs[3]                                               ; 1       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_9_Adr[5]                                                                                                                                                          ; 5       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_9_Adr[2]                                                                                                                                                          ; 5       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_10_Adr[5]                                                                                                                                                         ; 5       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_10_Adr[3]                                                                                                                                                         ; 5       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_8_Adr[5]                                                                                                                                                          ; 5       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_11_Adr[5]                                                                                                                                                         ; 5       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_11_Adr[2]                                                                                                                                                         ; 5       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_11_Adr[3]                                                                                                                                                         ; 5       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_12_Adr[5]                                                                                                                                                         ; 5       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_12_Adr[4]                                                                                                                                                         ; 5       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_13_Adr[5]                                                                                                                                                         ; 5       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_13_Adr[2]                                                                                                                                                         ; 5       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_13_Adr[4]                                                                                                                                                         ; 5       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_15_Adr[5]                                                                                                                                                         ; 5       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_15_Adr[2]                                                                                                                                                         ; 5       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_15_Adr[3]                                                                                                                                                         ; 5       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_15_Adr[4]                                                                                                                                                         ; 5       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_14_Adr[5]                                                                                                                                                         ; 5       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_14_Adr[3]                                                                                                                                                         ; 5       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_14_Adr[4]                                                                                                                                                         ; 5       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_7_Adr[2]                                                                                                                                                          ; 5       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_7_Adr[3]                                                                                                                                                          ; 5       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_7_Adr[4]                                                                                                                                                          ; 5       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_6_Adr[3]                                                                                                                                                          ; 5       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_6_Adr[4]                                                                                                                                                          ; 5       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_3_Adr[2]                                                                                                                                                          ; 5       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_3_Adr[3]                                                                                                                                                          ; 5       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_2_Adr[3]                                                                                                                                                          ; 5       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_1_Adr[2]                                                                                                                                                          ; 5       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_5_Adr[2]                                                                                                                                                          ; 5       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_5_Adr[4]                                                                                                                                                          ; 5       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_4_Adr[4]                                                                                                                                                          ; 5       ;
; keys_top:FPGA_CLK1_50_area_keys|_zz_12_                                                                                                                                                                                              ; 2       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|token[0]                                                                                                                                                                               ; 6       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated|abs_divider_20h:divider|alt_u_div_mlf:divider|DFFDenominator[224]                       ; 5       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFDenominator[224] ; 5       ;
; ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|a_graycounter_9u6:rdptr_g1p|counter3a0                                                                                                        ; 7       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated|abs_divider_20h:divider|DFF_diff_signs[4]                                               ; 1       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_8_AdrNext[2]                                                                                                                                                      ; 1       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_10_AdrNext[2]                                                                                                                                                     ; 1       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_12_AdrNext[2]                                                                                                                                                     ; 1       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_14_AdrNext[2]                                                                                                                                                     ; 1       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_0_AdrNext[2]                                                                                                                                                      ; 1       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_2_AdrNext[2]                                                                                                                                                      ; 1       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_4_AdrNext[2]                                                                                                                                                      ; 1       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_6_AdrNext[2]                                                                                                                                                      ; 1       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_10_AdrNext[3]                                                                                                                                                     ; 1       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_9_AdrNext[3]                                                                                                                                                      ; 1       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_13_AdrNext[3]                                                                                                                                                     ; 1       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_14_AdrNext[3]                                                                                                                                                     ; 1       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_1_AdrNext[3]                                                                                                                                                      ; 1       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_2_AdrNext[3]                                                                                                                                                      ; 1       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_6_AdrNext[3]                                                                                                                                                      ; 1       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_5_AdrNext[3]                                                                                                                                                      ; 1       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_11_AdrNext[4]                                                                                                                                                     ; 1       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_13_AdrNext[4]                                                                                                                                                     ; 1       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_12_AdrNext[4]                                                                                                                                                     ; 1       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_14_AdrNext[4]                                                                                                                                                     ; 1       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_3_AdrNext[4]                                                                                                                                                      ; 1       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_4_AdrNext[4]                                                                                                                                                      ; 1       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_6_AdrNext[4]                                                                                                                                                      ; 1       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_5_AdrNext[4]                                                                                                                                                      ; 1       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_7_AdrNext[5]                                                                                                                                                      ; 1       ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|buffer_8_AdrNext[5]                                                                                                                                                      ; 1       ;
; Total number of inverted registers = 144*                                                                                                                                                                                            ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                                                                                                                                                              ; Megafunction                                                                                                                                                                                                                        ; Type       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator[0,32,64,96,128,160,192,224,256,288]                                          ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_0 ; SHIFT_TAPS ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFQuotient[30,31,62,63,94,95,126,127,158,159,190,191,222,223,254,255,286,287,318,319]    ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_0 ; SHIFT_TAPS ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated|abs_divider_20h:divider|DFF_num_sign[0..9]                                                                                                                    ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_0 ; SHIFT_TAPS ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated|abs_divider_20h:divider|alt_u_div_mlf:divider|DFFQuotient[30,31,62,63,94,95,126,127,158,159,190,191,222,223,254,255,286,287,318,319]                          ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_0 ; SHIFT_TAPS ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator[1..3,33..35,65..67,97..99,129..131,161..163,193..195,225..227,257..259]      ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_1 ; SHIFT_TAPS ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFQuotient[59..61,91..93,123..125,155..157,187..189,219..221,251..253,283..285,315..317] ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_1 ; SHIFT_TAPS ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated|abs_divider_20h:divider|alt_u_div_mlf:divider|DFFNumerator[32,64,96,128,160,192,224,256,288]                                                                  ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_1 ; SHIFT_TAPS ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated|abs_divider_20h:divider|alt_u_div_mlf:divider|DFFQuotient[59..61,91..93,123..125,155..157,187..189,219..221,251..253,283..285,315..317]                       ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_1 ; SHIFT_TAPS ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator[4..7,36..39,68..71,100..103,132..135,164..167,196..199,228..231]             ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_2 ; SHIFT_TAPS ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFQuotient[88..90,120..122,152..154,184..186,216..218,248..250,280..282,312..314]        ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_2 ; SHIFT_TAPS ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated|abs_divider_20h:divider|alt_u_div_mlf:divider|DFFNumerator[33..35,65..67,97..99,129..131,161..163,193..195,225..227,257..259]                                 ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_2 ; SHIFT_TAPS ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated|abs_divider_20h:divider|alt_u_div_mlf:divider|DFFQuotient[88..90,120..122,152..154,184..186,216..218,248..250,280..282,312..314]                              ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_2 ; SHIFT_TAPS ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator[8..10,40..42,72..74,104..106,136..138,168..170,200..202]                     ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_3 ; SHIFT_TAPS ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFQuotient[116..119,148..151,180..183,212..215,244..247,276..279,308..311]               ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_3 ; SHIFT_TAPS ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated|abs_divider_20h:divider|alt_u_div_mlf:divider|DFFNumerator[36..39,68..71,100..103,132..135,164..167,196..199,228..231]                                        ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_3 ; SHIFT_TAPS ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated|abs_divider_20h:divider|alt_u_div_mlf:divider|DFFQuotient[116..119,148..151,180..183,212..215,244..247,276..279,308..311]                                     ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_3 ; SHIFT_TAPS ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator[11..13,43..45,75..77,107..109,139..141,171..173]                             ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_4 ; SHIFT_TAPS ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFQuotient[145..147,177..179,209..211,241..243,273..275,305..307]                        ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_4 ; SHIFT_TAPS ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated|abs_divider_20h:divider|alt_u_div_mlf:divider|DFFNumerator[40..42,72..74,104..106,136..138,168..170,200..202]                                                 ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_4 ; SHIFT_TAPS ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated|abs_divider_20h:divider|alt_u_div_mlf:divider|DFFQuotient[145..147,177..179,209..211,241..243,273..275,305..307]                                              ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_4 ; SHIFT_TAPS ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator[14..16,46..48,78..80,110..112,142..144]                                      ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_5 ; SHIFT_TAPS ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFQuotient[174..176,206..208,238..240,270..272,302..304]                                 ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_5 ; SHIFT_TAPS ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated|abs_divider_20h:divider|alt_u_div_mlf:divider|DFFNumerator[43..45,75..77,107..109,139..141,171..173]                                                          ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_5 ; SHIFT_TAPS ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated|abs_divider_20h:divider|alt_u_div_mlf:divider|DFFQuotient[174..176,206..208,238..240,270..272,302..304]                                                       ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_5 ; SHIFT_TAPS ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator[17..19,49..51,81..83,113..115]                                               ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_6 ; SHIFT_TAPS ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFQuotient[203..205,235..237,267..269,299..301]                                          ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_6 ; SHIFT_TAPS ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated|abs_divider_20h:divider|alt_u_div_mlf:divider|DFFNumerator[46..48,78..80,110..112,142..144]                                                                   ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_6 ; SHIFT_TAPS ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated|abs_divider_20h:divider|alt_u_div_mlf:divider|DFFQuotient[203..205,235..237,267..269,299..301]                                                                ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_6 ; SHIFT_TAPS ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator[20..23,52..55,84..87]                                                        ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_7 ; SHIFT_TAPS ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFQuotient[232..234,264..266,296..298]                                                   ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_7 ; SHIFT_TAPS ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated|abs_divider_20h:divider|alt_u_div_mlf:divider|DFFNumerator[49..51,81..83,113..115]                                                                            ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_7 ; SHIFT_TAPS ;
; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated|abs_divider_20h:divider|alt_u_div_mlf:divider|DFFQuotient[232..234,264..266,296..298]                                                                         ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_7 ; SHIFT_TAPS ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[0].Addr[9]                                                                                                                                                                                                                                       ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[1].Addr[14]                                                                                                                                                                                                                                      ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[2].Addr[11]                                                                                                                                                                                                                                      ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[3].Addr[10]                                                                                                                                                                                                                                      ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[0].Addr[17]                                                                                                                                                                                                                                      ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[1].Addr[25]                                                                                                                                                                                                                                      ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[2].Addr[24]                                                                                                                                                                                                                                      ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[3].Addr[25]                                                                                                                                                                                                                                      ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[0].Addr[15]                                                                                                                                                                                                                                      ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[1].Addr[15]                                                                                                                                                                                                                                      ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[2].Addr[14]                                                                                                                                                                                                                                      ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[3].Addr[24]                                                                                                                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set|lru_reg[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set|lru_reg[5]                                                                                                                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set|lru_reg[2]                                                                                                                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set|lru_reg[0]                                                                                                                                                                                                                                                  ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|bus_o.Data[31]                                                                                                                                                                                                                                                                            ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|bus_o.Data[19]                                                                                                                                                                                                                                                                            ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|bus_o.Data[9]                                                                                                                                                                                                                                                                             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|bus_o.Data[7]                                                                                                                                                                                                                                                                             ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[3].Data[0][9]                                                                                                                                                                                                                                    ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[3].Data[0][5]                                                                                                                                                                                                                                    ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[3].Data[0][31]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[2].Data[0][10]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[2].Data[0][10]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[2].Data[0][10]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[1].Data[0][10]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[1].Data[0][10]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[1].Data[0][10]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[0].Data[0][10]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[0].Data[0][10]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[0].Data[0][10]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[3].Data[1][3]                                                                                                                                                                                                                                    ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[3].Data[1][17]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[3].Data[1][5]                                                                                                                                                                                                                                    ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[2].Data[1][11]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[2].Data[1][27]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[2].Data[1][28]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[1].Data[1][29]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[1].Data[1][27]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[1].Data[1][4]                                                                                                                                                                                                                                    ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[0].Data[1][3]                                                                                                                                                                                                                                    ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[0].Data[1][1]                                                                                                                                                                                                                                    ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[0].Data[1][25]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[3].Data[2][20]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[3].Data[2][30]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[3].Data[2][19]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[2].Data[2][9]                                                                                                                                                                                                                                    ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[2].Data[2][4]                                                                                                                                                                                                                                    ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[2].Data[2][5]                                                                                                                                                                                                                                    ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[1].Data[2][13]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[1].Data[2][31]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[1].Data[2][23]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[0].Data[2][30]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[0].Data[2][8]                                                                                                                                                                                                                                    ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[0].Data[2][17]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[3].Data[3][17]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[3].Data[3][5]                                                                                                                                                                                                                                    ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[3].Data[3][14]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[2].Data[3][13]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[2].Data[3][23]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[2].Data[3][11]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[1].Data[3][2]                                                                                                                                                                                                                                    ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[1].Data[3][21]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[1].Data[3][21]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[0].Data[3][22]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[0].Data[3][18]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[0].Data[3][2]                                                                                                                                                                                                                                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|dst_i.Adr[4]                                                                                                                                                                                                                                                                              ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|dst_i.Adr[0]                                                                                                                                                                                                                                                                              ;
; 27:1               ; 128 bits  ; 2304 LEs      ; 1792 LEs             ; 512 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|dst_i.Data[32]                                                                                                                                                                                                                                                                            ;
; 39:1               ; 20 bits   ; 520 LEs       ; 240 LEs              ; 280 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|dst_i.Adr[23]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 519 bits  ; 1038 LEs      ; 1038 LEs             ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|mem_buffer[3].Data[1][7]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set|mor1kx_cache_lru:mem_lru|update[0]                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set|mor1kx_cache_lru:mem_lru|expand[2][0]                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set|mor1kx_cache_lru:mem_lru|expand[3][0]                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set|mor1kx_cache_lru:mem_lru|expand[2][1]                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set|mor1kx_cache_lru:mem_lru|expand[3][1]                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set|mor1kx_cache_lru:mem_lru|expand[3][2]                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set|mor1kx_cache_lru:mem_lru|expand[1][0]                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set|mor1kx_cache_lru:mem_lru|update[1]                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set|mor1kx_cache_lru:mem_lru|update[2]                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set|mor1kx_cache_lru:mem_lru|expand[2][1]                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set|mor1kx_cache_lru:mem_lru|update[4]                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set|mor1kx_cache_lru:mem_lru|expand[3][2]                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set|mor1kx_cache_lru:mem_lru|expand[1][0]                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set|mor1kx_cache_lru:mem_lru|expand[2][0]                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set|mor1kx_cache_lru:mem_lru|expand[3][0]                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set|mor1kx_cache_lru:mem_lru|expand[2][1]                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set|mor1kx_cache_lru:mem_lru|expand[3][1]                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set|mor1kx_cache_lru:mem_lru|expand[3][2]                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set|mor1kx_cache_lru:mem_lru|expand[1][0]                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set|mor1kx_cache_lru:mem_lru|expand[2][0]                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set|mor1kx_cache_lru:mem_lru|expand[3][0]                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set|mor1kx_cache_lru:mem_lru|expand[2][1]                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set|mor1kx_cache_lru:mem_lru|expand[3][1]                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set|mor1kx_cache_lru:mem_lru|expand[3][2]                                                                                                                                                                                                                       ;
; 4:1                ; 128 bits  ; 256 LEs       ; 256 LEs              ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|Mux171                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set|Data                                                                                                                                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set|Data                                                                                                                                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set|Data                                                                                                                                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set|Data                                                                                                                                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set|Data                                                                                                                                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set|Data                                                                                                                                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set|Data                                                                                                                                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set|Data                                                                                                                                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set|Data                                                                                                                                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set|Data                                                                                                                                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set|Data                                                                                                                                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set|Data                                                                                                                                                                                                                                                        ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[0].Addr[25]                                                                                                                                                                                                                                     ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[1].Addr[7]                                                                                                                                                                                                                                      ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[2].Addr[25]                                                                                                                                                                                                                                     ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[3].Addr[12]                                                                                                                                                                                                                                     ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[0].Addr[19]                                                                                                                                                                                                                                     ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[1].Addr[21]                                                                                                                                                                                                                                     ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[2].Addr[10]                                                                                                                                                                                                                                     ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[3].Addr[25]                                                                                                                                                                                                                                     ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[0].Addr[8]                                                                                                                                                                                                                                      ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[1].Addr[25]                                                                                                                                                                                                                                     ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[2].Addr[12]                                                                                                                                                                                                                                     ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[3].Addr[22]                                                                                                                                                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|lru_reg[0]                                                                                                                                                                                                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set|lru_reg[4]                                                                                                                                                                                                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set|lru_reg[0]                                                                                                                                                                                                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set|lru_reg[0]                                                                                                                                                                                                                                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|dst_i.Adr[5]                                                                                                                                                                                                                                                                             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|bus_o.Data[26]                                                                                                                                                                                                                                                                           ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|bus_o.Data[23]                                                                                                                                                                                                                                                                           ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|bus_o.Data[15]                                                                                                                                                                                                                                                                           ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|bus_o.Data[4]                                                                                                                                                                                                                                                                            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[3].Data[0][16]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[3].Data[0][31]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[3].Data[0][0]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[2].Data[0][4]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[2].Data[0][24]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[2].Data[0][25]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[1].Data[0][10]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[1].Data[0][10]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[1].Data[0][13]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[0].Data[0][30]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[0].Data[0][27]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[0].Data[0][10]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[3].Data[1][10]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[3].Data[1][15]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[3].Data[1][15]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[2].Data[1][15]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[2].Data[1][10]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[2].Data[1][6]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[1].Data[1][11]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[1].Data[1][1]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[1].Data[1][7]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[0].Data[1][23]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[0].Data[1][14]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[0].Data[1][16]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[3].Data[2][13]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[3].Data[2][4]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[3].Data[2][23]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[2].Data[2][4]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[2].Data[2][31]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[2].Data[2][15]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[1].Data[2][4]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[1].Data[2][7]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[1].Data[2][7]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[0].Data[2][7]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[0].Data[2][10]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[0].Data[2][22]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[3].Data[3][18]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[3].Data[3][29]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[3].Data[3][11]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[2].Data[3][21]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[2].Data[3][25]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[2].Data[3][23]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[1].Data[3][26]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[1].Data[3][23]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[1].Data[3][25]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set|mem_buffer[0].Data[3][9]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set|mem_buffer[0].Data[3][15]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set|mem_buffer[0].Data[3][27]                                                                                                                                                                                                                                  ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|dst_i.Adr[3]                                                                                                                                                                                                                                                                             ;
; 26:1               ; 128 bits  ; 2176 LEs      ; 1792 LEs             ; 384 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|dst_i.Data[32]                                                                                                                                                                                                                                                                           ;
; 38:1               ; 20 bits   ; 500 LEs       ; 240 LEs              ; 260 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|dst_i.Adr[25]                                                                                                                                                                                                                                                                            ;
; 4:1                ; 519 bits  ; 1038 LEs      ; 1038 LEs             ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|mem_buffer[2].Data[0][2]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|mor1kx_cache_lru:mem_lru|expand[1][0]                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|mor1kx_cache_lru:mem_lru|expand[2][0]                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|mor1kx_cache_lru:mem_lru|expand[3][0]                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|mor1kx_cache_lru:mem_lru|update[3]                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|mor1kx_cache_lru:mem_lru|expand[3][1]                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|mor1kx_cache_lru:mem_lru|expand[3][2]                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set|mor1kx_cache_lru:mem_lru|expand[1][0]                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set|mor1kx_cache_lru:mem_lru|expand[2][0]                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set|mor1kx_cache_lru:mem_lru|expand[3][0]                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set|mor1kx_cache_lru:mem_lru|expand[2][1]                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set|mor1kx_cache_lru:mem_lru|expand[3][1]                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set|mor1kx_cache_lru:mem_lru|expand[3][2]                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set|mor1kx_cache_lru:mem_lru|expand[1][0]                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set|mor1kx_cache_lru:mem_lru|expand[2][0]                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set|mor1kx_cache_lru:mem_lru|expand[3][0]                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set|mor1kx_cache_lru:mem_lru|expand[2][1]                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set|mor1kx_cache_lru:mem_lru|expand[3][1]                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set|mor1kx_cache_lru:mem_lru|expand[3][2]                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set|mor1kx_cache_lru:mem_lru|expand[1][0]                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set|mor1kx_cache_lru:mem_lru|update[1]                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set|mor1kx_cache_lru:mem_lru|expand[3][0]                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set|mor1kx_cache_lru:mem_lru|expand[2][1]                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set|mor1kx_cache_lru:mem_lru|expand[3][1]                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set|mor1kx_cache_lru:mem_lru|update[5]                                                                                                                                                                                                                         ;
; 4:1                ; 128 bits  ; 256 LEs       ; 256 LEs              ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|Mux202                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set|Data                                                                                                                                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set|Data                                                                                                                                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set|Data                                                                                                                                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set|Data                                                                                                                                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set|Data                                                                                                                                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set|Data                                                                                                                                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set|Data                                                                                                                                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set|Data                                                                                                                                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set|Data                                                                                                                                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set|Data                                                                                                                                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set|Data                                                                                                                                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set|Data                                                                                                                                                                                                                                                       ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|x_31[26]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|x_0[22]                                                                                                                                                                                                                                                                       ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|x_30[31]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|x_29[31]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|x_28[10]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|x_27[30]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|x_26[31]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|x_25[31]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|x_24[26]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|x_23[31]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|x_22[30]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|x_21[30]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|x_20[10]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|x_19[30]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|x_18[30]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|x_17[30]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|x_16[26]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|x_15[31]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|x_14[30]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|x_13[31]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|x_12[10]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|x_11[30]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|x_10[31]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|x_9[30]                                                                                                                                                                                                                                                                       ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|x_8[30]                                                                                                                                                                                                                                                                       ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|x_7[31]                                                                                                                                                                                                                                                                       ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|x_6[30]                                                                                                                                                                                                                                                                       ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|x_5[30]                                                                                                                                                                                                                                                                       ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|x_4[14]                                                                                                                                                                                                                                                                       ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|x_3[30]                                                                                                                                                                                                                                                                       ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|x_2[6]                                                                                                                                                                                                                                                                        ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|x_1[15]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|buf_buffer_7_Adr[10]                                                                                                                                                                                                                                                          ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|buf_buffer_6_Adr[25]                                                                                                                                                                                                                                                          ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|buf_buffer_5_Adr[5]                                                                                                                                                                                                                                                           ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|buf_buffer_4_Adr[22]                                                                                                                                                                                                                                                          ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|buf_buffer_3_Adr[22]                                                                                                                                                                                                                                                          ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|buf_buffer_2_Adr[17]                                                                                                                                                                                                                                                          ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|buf_buffer_1_Adr[9]                                                                                                                                                                                                                                                           ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|buf_buffer_0_Adr[18]                                                                                                                                                                                                                                                          ;
; 8:1                ; 14 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|inst_Data[5]                                                                                                                                                                                                                                                                  ;
; 9:1                ; 16 bits   ; 96 LEs        ; 80 LEs               ; 16 LEs                 ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|inst_Data[20]                                                                                                                                                                                                                                                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|buf_rdNdx[1]                                                                                                                                                                                                                                                                  ;
; 72:1               ; 30 bits   ; 1440 LEs      ; 420 LEs              ; 1020 LEs               ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|PC[20]                                                                                                                                                                                                                                                                        ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|Mux17                                                                                                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|mmc_wb:FPGA_CLK1_50_area_mmc_inst|mmc_riscv_flat_o[3]                                                                                                                                                                                                                                                                       ;
; 17:1               ; 2 bits    ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|adrM2Compressed                                                                                                                                                                                                                                                 ;
; 17:1               ; 2 bits    ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|adrCompressed                                                                                                                                                                                                                                                   ;
; 17:1               ; 2 bits    ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|adrP2Taken                                                                                                                                                                                                                                                      ;
; 56:1               ; 2 bits    ; 74 LEs        ; 74 LEs               ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|sel[0]                                                                                                                                                                                                                                                          ;
; 80:1               ; 16 bits   ; 848 LEs       ; 608 LEs              ; 240 LEs                ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|lruAccess[4]                                                                                                                                                                                                                                                    ;
; 32:1               ; 31 bits   ; 651 LEs       ; 651 LEs              ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|Mux17                                                                                                                                                                                                                                                           ;
; 32:1               ; 31 bits   ; 651 LEs       ; 651 LEs              ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|Mux37                                                                                                                                                                                                                                                           ;
; 14:1               ; 31 bits   ; 279 LEs       ; 279 LEs              ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|data[1]                                                                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|cycle[3]                                                                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_lsu:lsu|busDataReq_data[15]                                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_csu:csu|csrDataReq_data[28]                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_fsm:fsm|cntl_flushPC[1]                                                                                                                                                                                                                                                               ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_fsm:fsm|cntl_flushPC[11]                                                                                                                                                                                                                                                              ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|dataa_input_reg[4]                                                                                                                                 ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated|datab_input_reg[19]                                                                                                                                ;
; 6:1                ; 27 bits   ; 108 LEs       ; 27 LEs               ; 81 LEs                 ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_csu:csu|csrDataReq_sel[29]                                                                                                                                                                                                                                              ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_csu:csu|csrDataReq_sel[0]                                                                                                                                                                                                                                               ;
; 36:1               ; 8 bits    ; 192 LEs       ; 176 LEs              ; 16 LEs                 ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_lsu:lsu|busDataReq_data[24]                                                                                                                                                                                                                                             ;
; 36:1               ; 8 bits    ; 192 LEs       ; 176 LEs              ; 16 LEs                 ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_lsu:lsu|busDataReq_data[17]                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|misfetchAdr[0]                                                                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_alu:alu|ShiftLeft0                                                                                                                                                                                                                                                      ;
; 4:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_alu:alu|ShiftRight0                                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_alu:alu|ShiftLeft0                                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_alu:alu|ShiftLeft0                                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_alu:alu|ShiftLeft0                                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_alu:alu|ShiftRight3                                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_alu:alu|ShiftRight0                                                                                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_alu:alu|ShiftLeft1                                                                                                                                                                                                                                                      ;
; 4:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_alu:alu|ShiftRight1                                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_alu:alu|ShiftLeft1                                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_alu:alu|ShiftLeft1                                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_alu:alu|ShiftLeft1                                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_alu:alu|ShiftRight4                                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_alu:alu|ShiftRight1                                                                                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_alu:alu|ShiftLeft2                                                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_alu:alu|ShiftRight5                                                                                                                                                                                                                                                     ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_alu:alu|ShiftRight5                                                                                                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_alu:alu|ShiftLeft2                                                                                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_alu:alu|ShiftRight5                                                                                                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_alu:alu|ShiftRight5                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_csu:csu|data[20]                                                                                                                                                                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_lsu:lsu|data[26]                                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|misfetchPC[1]                                                                                                                                                                                                                                                                 ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_bru:bru|Mux11                                                                                                                                                                                                                                                           ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_bru:bru|Mux58                                                                                                                                                                                                                                                           ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_alu:alu|Mux28                                                                                                                                                                                                                                                           ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_alu:alu|Mux52                                                                                                                                                                                                                                                           ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_csu:csu|Mux20                                                                                                                                                                                                                                                           ;
; 32:1               ; 16 bits   ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_lsu:lsu|Mux61                                                                                                                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_lsu:lsu|data[12]                                                                                                                                                                                                                                                        ;
; 7:1                ; 61 bits   ; 244 LEs       ; 244 LEs              ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|misfetchAdr[23]                                                                                                                                                                                                                                                               ;
; 8:1                ; 31 bits   ; 155 LEs       ; 62 LEs               ; 93 LEs                 ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_bru:bru|data[1]                                                                                                                                                                                                                                                         ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|brTaken                                                                                                                                                                                                                                                                       ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_lsu:lsu|data[6]                                                                                                                                                                                                                                                         ;
; 16:1               ; 12 bits   ; 120 LEs       ; 84 LEs               ; 36 LEs                 ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_bru:bru|Add1                                                                                                                                                                                                                                                            ;
; 16:1               ; 40 bits   ; 400 LEs       ; 320 LEs              ; 80 LEs                 ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_bru:bru|Add1                                                                                                                                                                                                                                                            ;
; 24:1               ; 31 bits   ; 496 LEs       ; 124 LEs              ; 372 LEs                ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_bru:bru|Selector48                                                                                                                                                                                                                                                      ;
; 38:1               ; 30 bits   ; 750 LEs       ; 30 LEs               ; 720 LEs                ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_alu:alu|Selector32                                                                                                                                                                                                                                                      ;
; 52:1               ; 5 bits    ; 170 LEs       ; 135 LEs              ; 35 LEs                 ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_alu:alu|data[7]                                                                                                                                                                                                                                                         ;
; 54:1               ; 8 bits    ; 288 LEs       ; 216 LEs              ; 72 LEs                 ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_alu:alu|data[17]                                                                                                                                                                                                                                                        ;
; 56:1               ; 2 bits    ; 74 LEs        ; 54 LEs               ; 20 LEs                 ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_alu:alu|data[9]                                                                                                                                                                                                                                                         ;
; 52:1               ; 3 bits    ; 102 LEs       ; 81 LEs               ; 21 LEs                 ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_alu:alu|data[14]                                                                                                                                                                                                                                                        ;
; 58:1               ; 2 bits    ; 76 LEs        ; 56 LEs               ; 20 LEs                 ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_alu:alu|data[26]                                                                                                                                                                                                                                                        ;
; 61:1               ; 3 bits    ; 120 LEs       ; 84 LEs               ; 36 LEs                 ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_alu:alu|data[3]                                                                                                                                                                                                                                                         ;
; 63:1               ; 3 bits    ; 126 LEs       ; 84 LEs               ; 42 LEs                 ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_alu:alu|data[30]                                                                                                                                                                                                                                                        ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[0].Addr[11]                                                                                                                                                                                                                                     ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[1].Addr[22]                                                                                                                                                                                                                                     ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[2].Addr[23]                                                                                                                                                                                                                                     ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[3].Addr[23]                                                                                                                                                                                                                                     ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[1].Data[0][13]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[0].Data[3][31]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[0].Data[2][24]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[0].Data[1][1]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[0].Data[0][27]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[1].Data[1][26]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[1].Data[2][7]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[1].Data[3][27]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[2].Data[0][0]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[2].Data[1][4]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[2].Data[2][8]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[2].Data[3][12]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[3].Data[0][14]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[3].Data[1][14]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[3].Data[2][14]                                                                                                                                                                                                                                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[3].Data[3][14]                                                                                                                                                                                                                                  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|Data                                                                                                                                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|Data                                                                                                                                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|Data                                                                                                                                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|Data                                                                                                                                                                                                                                                       ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[0].Addr[11]                                                                                                                                                                                                                                      ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[1].Addr[22]                                                                                                                                                                                                                                      ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[2].Addr[23]                                                                                                                                                                                                                                      ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[3].Addr[23]                                                                                                                                                                                                                                      ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[1].Data[0][13]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[0].Data[3][31]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[0].Data[2][24]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[0].Data[1][1]                                                                                                                                                                                                                                    ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[0].Data[0][27]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[1].Data[1][26]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[1].Data[2][7]                                                                                                                                                                                                                                    ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[1].Data[3][27]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[2].Data[0][0]                                                                                                                                                                                                                                    ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[2].Data[1][4]                                                                                                                                                                                                                                    ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[2].Data[2][8]                                                                                                                                                                                                                                    ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[2].Data[3][12]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[3].Data[0][14]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[3].Data[1][14]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[3].Data[2][14]                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set|mem_buffer[3].Data[3][14]                                                                                                                                                                                                                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set|Data                                                                                                                                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set|Data                                                                                                                                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set|Data                                                                                                                                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set|Data                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_fifo_out_rdreq                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 155 bits  ; 310 LEs       ; 0 LEs                ; 310 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|dst_i.Data[57]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|ddr3:ddr3_1_|dst_data_o.Ack                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|dst_data_o.Data[73]                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; Yes        ; |fpga_top|ddr3:ddr3_1_|dst_inst_o.Data[64]                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|flush_wayndx[0]                                                                                                                                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cache:mem_cache|flush_setndx[1]                                                                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|inst_Adr[19]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|buf_buffer_0_Data[5]                                                                                                                                                                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|buf_buffer_1_Data[10]                                                                                                                                                                                                                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|buf_buffer_2_Data[1]                                                                                                                                                                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|buf_buffer_3_Data[7]                                                                                                                                                                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|buf_buffer_4_Data[5]                                                                                                                                                                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|buf_buffer_5_Data[11]                                                                                                                                                                                                                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|buf_buffer_6_Data[4]                                                                                                                                                                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|buf_buffer_7_Data[3]                                                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0] ;
; 17:1               ; 4 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; Yes        ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[3]      ;
; 12:1               ; 32 bits   ; 256 LEs       ; 256 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|inst_AdrNext[8]                                                                                                                                                                                                                                                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|Mux51                                                                                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_top|waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|ILI9486_transmit:transmit|data_cnt[2]                                                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |fpga_top|waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|sdcard:sdcard|cmd[56]                                                                                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |fpga_top|waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|sdcard:sdcard|cmd[0]                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_top|uart_top:FPGA_CLK1_50_area_uart|rxBuf_rdNdx[1]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |fpga_top|waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|sdcard:sdcard|data_in_fifo_wrndx[12]                                                                                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |fpga_top|led_top:FPGA_CLK1_50_area_led|busRsp_data[5]                                                                                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|spi_arb:spi_arb|sdcard_SPIAck                                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_top|uart_top:FPGA_CLK1_50_area_uart|txBuf_rdNdx[1]                                                                                                                                                                                                                                                                              ;
; 6:1                ; 47 bits   ; 188 LEs       ; 0 LEs                ; 188 LEs                ; Yes        ; |fpga_top|waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|sdcard:sdcard|rsp[16]                                                                                                                                                                                                                                                   ;
; 6:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |fpga_top|waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|sdcard:sdcard|data_pending_timeout[6]                                                                                                                                                                                                                                   ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |fpga_top|waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|spi_arb:spi_arb|cycles_settled[0]                                                                                                                                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |fpga_top|waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|sdcard:sdcard|data[10]                                                                                                                                                                                                                                                  ;
; 13:1               ; 16 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |fpga_top|waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|sdcard:sdcard|bus_data_o.Data[14]                                                                                                                                                                                                                                       ;
; 13:1               ; 13 bits   ; 104 LEs       ; 39 LEs               ; 65 LEs                 ; Yes        ; |fpga_top|waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|sdcard:sdcard|bits[10]                                                                                                                                                                                                                                                  ;
; 26:1               ; 5 bits    ; 85 LEs        ; 85 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|uart_top:FPGA_CLK1_50_area_uart|busRsp_data[3]                                                                                                                                                                                                                                                                              ;
; 15:1               ; 16 bits   ; 160 LEs       ; 80 LEs               ; 80 LEs                 ; Yes        ; |fpga_top|waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|sdcard:sdcard|bus_data_o.Data[21]                                                                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |fpga_top|uart_top:FPGA_CLK1_50_area_uart|busRsp_data                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|sdcard:sdcard|state_data_pending                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|sdcard:sdcard|state_data_recieved                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|uart_top:FPGA_CLK1_50_area_uart|busRsp_data                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|uart_top:FPGA_CLK1_50_area_uart|busRsp_data                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|uart_top:FPGA_CLK1_50_area_uart|busRsp_data                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|sdcard:sdcard|mem_array_1                                                                                                                                                                                                                                               ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_lsu:lsu|Mux3                                                                                                                                                                                                                                                            ;
; 19:1               ; 3 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |fpga_top|uart_top:FPGA_CLK1_50_area_uart|busRsp_data                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |fpga_top|uart_top:FPGA_CLK1_50_area_uart|Selector84                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[8]                                                                                                                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator|burstcount_register_lint[12]                                                                                                        ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |fpga_top|keys_top:FPGA_CLK1_50_area_keys|_zz_10_[17]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |fpga_top|keys_top:FPGA_CLK1_50_area_keys|_zz_6_[19]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[11]                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |fpga_top|waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|sdcard:sdcard|sck_cnt[11]                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|ILI9486_clk:sck|clk_pulse_cnt[1]                                                                                                                                                                                                                        ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator|address_register[5]                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_avl_write_req                                                                                                                                                                                                                                                                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |fpga_top|ddr3:ddr3_1_|ddr3_cnt[1]                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |fpga_top|uart_top:FPGA_CLK1_50_area_uart|txCounter[26]                                                                                                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |fpga_top|uart_top:FPGA_CLK1_50_area_uart|rxCounter[14]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[185]                                                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[12]                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[30]                                                      ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]                                                       ;
; 14:1               ; 2 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|Selector1                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |fpga_top|uart_top:FPGA_CLK1_50_area_uart|Selector17                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|cycle[0]                                                                                                                                                                                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_idu:idu|instDecoded_Op[43]                                                                                                                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_idu:idu|instDecoded_Op[9]                                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_idu:idu|instDecoded_Op[15]                                                                                                                                                                                                                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_idu:idu|instDecoded_Op[23]                                                                                                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_idu:idu|instDecoded_Op[11]                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_idu:idu|instDecoded_Op[57]                                                                                                                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_idu:idu|instDecoded_Op[60]                                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_idu:idu|instDecoded_Op[70]                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_idu:idu|instDecoded_Op[31]                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_idu:idu|instDecoded_Op[30]                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_idu:idu|instDecoded_Op[36]                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_idu:idu|instDecoded_Op[53]                                                                                                                                                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_idu:idu|instDecoded_Op[47]                                                                                                                                                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_idu:idu|instDecoded_Op[34]                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_idu:idu|instDecoded_Op[26]                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_idu:idu|instDecoded_Op[32]                                                                                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_idu:idu|instDecoded_Op[62]                                                                                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_idu:idu|instDecoded_Op[67]                                                                                                                                                                                                                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_idu:idu|instDecoded_Op[77]                                                                                                                                                                                                                                                            ;
; 10:1               ; 24 bits   ; 144 LEs       ; 72 LEs               ; 72 LEs                 ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_lsu:lsu|busDataRsp_data[15]                                                                                                                                                                                                                                             ;
; 10:1               ; 7 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_lsu:lsu|busDataRsp_data[26]                                                                                                                                                                                                                                             ;
; 21:1               ; 2 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_idu:idu|instDecoded_Rs2[2]                                                                                                                                                                                                                                                            ;
; 150:1              ; 3 bits    ; 300 LEs       ; 12 LEs               ; 288 LEs                ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_idu:idu|instDecoded_Immed[19]                                                                                                                                                                                                                                                         ;
; 91:1               ; 11 bits   ; 660 LEs       ; 22 LEs               ; 638 LEs                ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_idu:idu|instDecoded_Immed[26]                                                                                                                                                                                                                                                         ;
; 93:1               ; 3 bits    ; 186 LEs       ; 15 LEs               ; 171 LEs                ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_idu:idu|instDecoded_Immed[13]                                                                                                                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |fpga_top|mmc_wb:FPGA_CLK1_50_area_mmc_inst|mmc_riscv_flat_o[28]                                                                                                                                                                                                                                                                      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_idu:idu|Mux66                                                                                                                                                                                                                                                                         ;
; 11:1               ; 32 bits   ; 224 LEs       ; 224 LEs              ; 0 LEs                  ; No         ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|data[8]                                                                                                                                                                                                                                                         ;
; 25:1               ; 3 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_csr:csr|csrDataRsp_data[10]                                                                                                                                                                                                                                                           ;
; 28:1               ; 4 bits    ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_csr:csr|csrDataRsp_data[29]                                                                                                                                                                                                                                                           ;
; 28:1               ; 4 bits    ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_csr:csr|csrDataRsp_data[23]                                                                                                                                                                                                                                                           ;
; 28:1               ; 12 bits   ; 216 LEs       ; 216 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_csr:csr|csrDataRsp_data[20]                                                                                                                                                                                                                                                           ;
; 28:1               ; 7 bits    ; 126 LEs       ; 126 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_csr:csr|csrDataRsp_data[11]                                                                                                                                                                                                                                                           ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|uart_top:FPGA_CLK1_50_area_uart|txData[0]                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3:ddr3_1_|ddr3_cache:mem_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------+
; Assignment                      ; Value ; From ; To                                 ;
+---------------------------------+-------+------+------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                  ;
+---------------------------------+-------+------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated ;
+---------------------------------------+------------------------+------+----------------------------------------+
; Assignment                            ; Value                  ; From ; To                                     ;
+---------------------------------------+------------------------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                  ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                  ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                  ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                  ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                  ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                  ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                            ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                            ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg             ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg             ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg             ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                            ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                            ;
+---------------------------------------+------------------------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|a_graycounter_9u6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                         ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                                                    ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|a_graycounter_5cc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                         ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                    ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|alt_synch_pipe_qnl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                           ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe10 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|alt_synch_pipe_qnl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                           ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|alt_synch_pipe_qnl:ws_dgrp|dffpipe_bd9:dffpipe10 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------+
; Assignment                      ; Value ; From ; To                                ;
+---------------------------------+-------+------+-----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                 ;
+---------------------------------+-------+------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated ;
+---------------------------------------+------------------------+------+---------------------------------------+
; Assignment                            ; Value                  ; From ; To                                    ;
+---------------------------------------+------------------------+------+---------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                 ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                 ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                 ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                 ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                 ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                 ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                           ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                           ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg            ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg            ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg            ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg            ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                               ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                           ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                           ;
+---------------------------------------+------------------------+------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|a_graycounter_9u6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                        ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                                                   ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|a_graycounter_5cc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                        ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                   ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|alt_synch_pipe_qnl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                          ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe10 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|alt_synch_pipe_qnl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                          ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|alt_synch_pipe_qnl:ws_dgrp|dffpipe_bd9:dffpipe10 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated|abs_divider_20h:divider ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFF_diff_signs                                                                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated|abs_divider_20h:divider|alt_u_div_mlf:divider ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator[0]                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[1]                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[2]                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[3]                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[4]                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[5]                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[6]                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[7]                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[8]                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[9]                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[10]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[11]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[12]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[13]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[14]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[15]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[16]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[17]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[18]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[19]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[20]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[21]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[22]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[23]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[24]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[25]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[26]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[27]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[28]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[29]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[30]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[31]                                                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator[32]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[33]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[34]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[35]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[36]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[37]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[38]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[39]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[40]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[41]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[42]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[43]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[44]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[45]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[46]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[47]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[48]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[49]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[50]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[51]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[52]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[53]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[54]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[55]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[56]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[57]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[58]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[59]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[60]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[61]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[62]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[63]                                                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator[64]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[65]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[66]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[67]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[68]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[69]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[70]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[71]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[72]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[73]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[74]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[75]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[76]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[77]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[78]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[79]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[80]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[81]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[82]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[83]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[84]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[85]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[86]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[87]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[88]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[89]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[90]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[91]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[92]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[93]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[94]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[95]                                                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator[96]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[97]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[98]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[99]                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[100]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[101]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[102]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[103]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[104]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[105]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[106]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[107]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[108]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[109]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[110]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[111]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[112]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[113]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[114]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[115]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[116]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[117]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[118]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[119]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[120]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[121]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[122]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[123]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[124]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[125]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[126]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[127]                                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator[128]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[129]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[130]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[131]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[132]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[133]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[134]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[135]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[136]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[137]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[138]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[139]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[140]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[141]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[142]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[143]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[144]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[145]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[146]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[147]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[148]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[149]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[150]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[151]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[152]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[153]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[154]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[155]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[156]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[157]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[158]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[159]                                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator[160]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[161]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[162]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[163]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[164]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[165]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[166]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[167]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[168]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[169]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[170]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[171]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[172]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[173]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[174]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[175]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[176]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[177]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[178]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[179]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[180]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[181]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[182]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[183]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[184]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[185]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[186]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[187]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[188]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[189]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[190]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[191]                                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator[192]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[193]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[194]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[195]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[196]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[197]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[198]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[199]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[200]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[201]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[202]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[203]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[204]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[205]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[206]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[207]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[208]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[209]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[210]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[211]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[212]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[213]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[214]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[215]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[216]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[217]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[218]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[219]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[220]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[221]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[222]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[223]                                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator[224]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[225]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[226]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[227]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[228]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[229]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[230]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[231]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[232]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[233]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[234]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[235]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[236]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[237]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[238]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[239]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[240]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[241]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[242]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[243]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[244]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[245]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[246]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[247]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[248]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[249]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[250]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[251]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[252]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[253]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[254]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[255]                                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator[256]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[257]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[258]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[259]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[260]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[261]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[262]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[263]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[264]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[265]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[266]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[267]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[268]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[269]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[270]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[271]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[272]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[273]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[274]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[275]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[276]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[277]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[278]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[279]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[280]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[281]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[282]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[283]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[284]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[285]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[286]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[287]                                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator[288]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[289]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[290]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[291]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[292]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[293]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[294]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[295]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[296]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[297]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[298]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[299]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[300]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[301]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[302]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[303]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[304]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[305]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[306]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[307]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[308]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[309]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[310]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[311]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[312]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[313]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[314]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[315]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[316]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[317]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[318]                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[319]                                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[6]                                                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[7]                                                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[8]                                                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[9]                                                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[10]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[11]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[12]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[13]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[14]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[15]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[16]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[17]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[18]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[19]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[20]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[21]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[22]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[23]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[24]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[25]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[26]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[27]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[28]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[29]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[30]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[31]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[32]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[33]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[34]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[35]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[36]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[37]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[38]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[39]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[40]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[41]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[42]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[43]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[44]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[45]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[46]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[47]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[48]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[49]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[50]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[51]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[52]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[53]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[54]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[55]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[56]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[57]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[58]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[59]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[60]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[61]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[62]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[63]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[64]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[65]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[66]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[67]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[68]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[69]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[70]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[71]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[72]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[73]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[74]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[75]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[76]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[77]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[78]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[79]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[80]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[81]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[82]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[83]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[84]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[85]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[86]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[87]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[88]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[89]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[90]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[91]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[92]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[93]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[94]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[95]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[96]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[97]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[98]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[99]                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[100]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[101]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[102]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[103]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[104]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[105]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[106]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[107]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[108]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[109]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[110]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[111]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[112]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[113]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[114]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[115]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[116]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[117]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[118]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[119]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[120]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[121]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[122]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[123]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[124]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[125]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[126]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[127]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[128]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[129]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[130]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[131]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[132]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[133]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[134]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[135]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[136]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[137]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[138]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[139]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[140]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[141]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[142]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[143]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[144]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[145]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[146]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[147]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[148]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[149]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[150]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[151]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[152]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[153]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[154]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[155]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[156]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[157]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[158]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[159]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[160]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[161]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[162]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[163]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[164]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[165]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[166]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[167]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[168]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[169]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[170]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[171]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[172]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[173]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[174]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[175]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[176]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[177]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[178]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[179]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[180]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[181]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[182]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[183]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[184]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[185]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[186]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[187]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[188]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[189]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[190]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[191]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[192]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[193]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[194]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[195]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[196]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[197]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[198]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[199]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[200]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[201]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[202]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[203]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[204]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[205]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[206]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[207]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[208]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[209]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[210]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[211]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[212]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[213]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[214]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[215]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[216]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[217]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[218]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[219]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[220]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[221]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[222]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[223]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[224]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[225]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[226]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[227]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[228]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[229]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[230]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[231]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[232]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[233]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[234]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[235]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[236]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[237]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[238]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[239]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[240]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[241]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[242]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[243]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[244]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[245]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[246]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[247]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[248]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[249]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[250]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[251]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[252]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[253]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[254]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[255]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[256]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[257]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[258]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[259]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[260]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[261]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[262]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[263]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[264]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[265]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[266]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[267]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[268]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[269]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[270]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[271]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[272]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[273]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[274]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[275]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[276]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[277]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[278]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[279]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[280]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[281]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[282]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[283]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[284]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[285]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[286]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[287]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[288]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[289]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[290]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[291]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[292]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[293]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[294]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[295]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[296]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[297]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[298]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[299]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[300]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[301]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[302]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[303]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[304]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[305]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[306]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[307]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[308]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[309]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[310]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[311]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[312]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[313]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[314]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[315]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[316]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[317]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[318]                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[319]                                                                                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                      ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator[0]                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[1]                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[2]                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[3]                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[4]                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[5]                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[6]                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[7]                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[8]                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[9]                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[10]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[11]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[12]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[13]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[14]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[15]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[16]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[17]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[18]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[19]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[20]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[21]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[22]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[23]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[24]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[25]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[26]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[27]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[28]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[29]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[30]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[31]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator[32]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[33]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[34]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[35]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[36]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[37]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[38]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[39]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[40]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[41]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[42]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[43]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[44]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[45]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[46]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[47]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[48]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[49]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[50]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[51]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[52]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[53]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[54]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[55]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[56]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[57]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[58]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[59]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[60]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[61]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[62]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[63]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator[64]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[65]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[66]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[67]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[68]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[69]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[70]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[71]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[72]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[73]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[74]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[75]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[76]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[77]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[78]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[79]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[80]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[81]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[82]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[83]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[84]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[85]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[86]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[87]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[88]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[89]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[90]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[91]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[92]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[93]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[94]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[95]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator[96]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[97]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[98]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[99]                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[100]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[101]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[102]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[103]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[104]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[105]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[106]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[107]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[108]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[109]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[110]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[111]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[112]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[113]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[114]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[115]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[116]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[117]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[118]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[119]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[120]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[121]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[122]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[123]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[124]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[125]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[126]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[127]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator[128]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[129]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[130]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[131]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[132]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[133]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[134]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[135]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[136]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[137]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[138]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[139]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[140]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[141]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[142]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[143]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[144]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[145]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[146]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[147]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[148]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[149]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[150]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[151]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[152]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[153]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[154]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[155]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[156]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[157]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[158]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[159]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator[160]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[161]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[162]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[163]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[164]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[165]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[166]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[167]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[168]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[169]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[170]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[171]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[172]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[173]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[174]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[175]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[176]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[177]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[178]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[179]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[180]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[181]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[182]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[183]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[184]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[185]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[186]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[187]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[188]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[189]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[190]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[191]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator[192]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[193]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[194]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[195]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[196]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[197]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[198]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[199]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[200]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[201]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[202]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[203]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[204]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[205]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[206]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[207]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[208]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[209]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[210]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[211]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[212]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[213]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[214]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[215]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[216]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[217]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[218]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[219]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[220]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[221]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[222]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[223]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator[224]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[225]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[226]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[227]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[228]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[229]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[230]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[231]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[232]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[233]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[234]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[235]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[236]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[237]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[238]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[239]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[240]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[241]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[242]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[243]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[244]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[245]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[246]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[247]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[248]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[249]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[250]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[251]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[252]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[253]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[254]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[255]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator[256]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[257]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[258]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[259]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[260]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[261]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[262]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[263]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[264]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[265]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[266]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[267]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[268]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[269]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[270]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[271]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[272]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[273]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[274]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[275]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[276]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[277]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[278]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[279]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[280]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[281]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[282]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[283]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[284]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[285]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[286]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[287]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator[288]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[289]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[290]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[291]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[292]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[293]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[294]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[295]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[296]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[297]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[298]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[299]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[300]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[301]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[302]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[303]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[304]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[305]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[306]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[307]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[308]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[309]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[310]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[311]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[312]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[313]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[314]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[315]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[316]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[317]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[318]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[319]                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[6]                                                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[7]                                                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[8]                                                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[9]                                                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[10]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[11]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[12]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[13]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[14]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[15]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[16]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[17]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[18]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[19]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[20]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[21]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[22]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[23]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[24]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[25]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[26]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[27]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[28]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[29]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[30]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[31]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[32]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[33]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[34]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[35]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[36]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[37]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[38]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[39]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[40]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[41]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[42]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[43]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[44]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[45]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[46]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[47]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[48]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[49]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[50]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[51]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[52]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[53]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[54]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[55]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[56]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[57]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[58]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[59]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[60]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[61]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[62]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[63]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[64]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[65]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[66]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[67]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[68]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[69]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[70]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[71]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[72]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[73]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[74]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[75]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[76]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[77]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[78]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[79]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[80]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[81]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[82]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[83]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[84]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[85]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[86]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[87]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[88]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[89]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[90]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[91]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[92]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[93]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[94]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[95]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[96]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[97]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[98]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[99]                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[100]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[101]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[102]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[103]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[104]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[105]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[106]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[107]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[108]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[109]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[110]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[111]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[112]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[113]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[114]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[115]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[116]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[117]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[118]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[119]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[120]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[121]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[122]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[123]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[124]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[125]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[126]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[127]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[128]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[129]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[130]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[131]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[132]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[133]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[134]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[135]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[136]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[137]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[138]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[139]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[140]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[141]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[142]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[143]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[144]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[145]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[146]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[147]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[148]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[149]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[150]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[151]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[152]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[153]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[154]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[155]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[156]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[157]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[158]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[159]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[160]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[161]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[162]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[163]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[164]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[165]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[166]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[167]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[168]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[169]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[170]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[171]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[172]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[173]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[174]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[175]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[176]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[177]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[178]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[179]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[180]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[181]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[182]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[183]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[184]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[185]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[186]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[187]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[188]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[189]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[190]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[191]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[192]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[193]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[194]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[195]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[196]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[197]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[198]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[199]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[200]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[201]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[202]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[203]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[204]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[205]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[206]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[207]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[208]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[209]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[210]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[211]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[212]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[213]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[214]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[215]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[216]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[217]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[218]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[219]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[220]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[221]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[222]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[223]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[224]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[225]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[226]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[227]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[228]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[229]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[230]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[231]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[232]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[233]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[234]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[235]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[236]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[237]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[238]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[239]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[240]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[241]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[242]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[243]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[244]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[245]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[246]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[247]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[248]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[249]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[250]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[251]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[252]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[253]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[254]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[255]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[256]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[257]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[258]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[259]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[260]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[261]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[262]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[263]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[264]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[265]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[266]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[267]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[268]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[269]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[270]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[271]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[272]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[273]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[274]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[275]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[276]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[277]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[278]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[279]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[280]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[281]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[282]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[283]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[284]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[285]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[286]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[287]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[288]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[289]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[290]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[291]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[292]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[293]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[294]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[295]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[296]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[297]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[298]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[299]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[300]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[301]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[302]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[303]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[304]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[305]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[306]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[307]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[308]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[309]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[310]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[311]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[312]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[313]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[314]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[315]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[316]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[317]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[318]                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[319]                                                                                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mem:FPGA_CLK1_50_area_mem|ram_mem:ram|altsyncram:altsyncram_component|altsyncram_fpu2:auto_generated ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated ;
+---------------------------------------+------------------------+------+---------------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                              ;
+---------------------------------------+------------------------+------+---------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                               ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                               ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                           ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                                           ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                           ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                                           ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                                                      ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                                                     ;
+---------------------------------------+------------------------+------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|a_graycounter_9u6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                                                                                             ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|a_graycounter_5cc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                                             ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|altsyncram_aua1:fifo_ram ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|dffpipe_ad9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|dffpipe_ad9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|alt_synch_pipe_rnl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe7 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|dffpipe_ad9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|dffpipe_ad9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|alt_synch_pipe_snl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe10 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for debug:FPGA_CLK1_50_area_debug|ram_debug:ram|altsyncram:altsyncram_component|altsyncram_9ju2:auto_generated ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                                                                             ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                                                                              ;
; IP_TOOL_VERSION                       ; 20.1                  ; -    ; -                                                                                                                                              ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                                                                              ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                                                                              ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                                                                              ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                                                                                ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                                                                                 ;
; IP_TOOL_VERSION                       ; 20.1                             ; -    ; -                                                                                                                                 ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                                                                                 ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                            ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                            ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                                             ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                                             ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                                             ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                                             ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                                                                ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                                                                                 ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                                                              ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                                                                               ;
; IP_TOOL_VERSION                       ; 20.1              ; -    ; -                                                                                                                                                               ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                                                               ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                                                               ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                                                               ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                                                              ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                                                                               ;
; IP_TOOL_VERSION                       ; 20.1              ; -    ; -                                                                                                                                                               ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                                                               ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                                                               ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                                                               ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst ;
+---------------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value                  ; From ; To                                                                                                                                                                                                                     ;
+---------------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF                    ; -    ; -                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL                  ; LOW                    ; -    ; -                                                                                                                                                                                                                      ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                    ; -    ; -                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[1]                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[0]                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[1]                                                                                                                                                                                                   ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[1]                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[0]                                                                                                                                                                                                   ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[0]                                                                                                                                                                                                            ;
+---------------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_ddr3_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_ddr3_mm_interconnect_0_cmd_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_og11:auto_generated|altsyncram_8r91:altsyncram5 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_7|shift_taps_ng11:auto_generated|altsyncram_5r91:altsyncram4 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_pg11:auto_generated|altsyncram_er91:altsyncram5 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_rg11:auto_generated|altsyncram_gr91:altsyncram4 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_3|shift_taps_qg11:auto_generated|altsyncram_ir91:altsyncram5 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_mg11:auto_generated|altsyncram_ar91:altsyncram5 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_5|shift_taps_lg11:auto_generated|altsyncram_9r91:altsyncram5 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_6|shift_taps_kg11:auto_generated|altsyncram_4r91:altsyncram4 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cntl:cntl ;
+----------------+----------------------------------+----------------------+
; Parameter Name ; Value                            ; Type                 ;
+----------------+----------------------------------+----------------------+
; SIZE           ; 4                                ; Signed Integer       ;
; ADDR_BASE      ; 00000000000000000000000000000000 ; Unsigned Binary      ;
+----------------+----------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:inst_cache ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; SETS           ; 4     ; Signed Integer                                         ;
; WAYS           ; 4     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                         ;
; lpm_width               ; 80          ; Signed Integer                                                                         ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                                                         ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                                                         ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                ;
; ALMOST_FULL_VALUE       ; 15          ; Signed Integer                                                                         ;
; ALMOST_EMPTY_VALUE      ; 2           ; Signed Integer                                                                         ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                ;
; CBXI_PARAMETER          ; scfifo_omg1 ; Untyped                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; SETS           ; 4     ; Signed Integer                                                                       ;
; WAYS           ; 4     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|mor1kx_cache_lru:mem_lru ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; NUMWAYS        ; 4     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; SETS           ; 4     ; Signed Integer                                                                       ;
; WAYS           ; 4     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set|mor1kx_cache_lru:mem_lru ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; NUMWAYS        ; 4     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; SETS           ; 4     ; Signed Integer                                                                       ;
; WAYS           ; 4     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set|mor1kx_cache_lru:mem_lru ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; NUMWAYS        ; 4     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; SETS           ; 4     ; Signed Integer                                                                       ;
; WAYS           ; 4     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set|mor1kx_cache_lru:mem_lru ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; NUMWAYS        ; 4     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:mem_cache ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; SETS           ; 4     ; Signed Integer                                        ;
; WAYS           ; 4     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:mem_cache|wishbone_buff:bus_buff|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                  ;
+-------------------------+-------------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                        ;
; lpm_width               ; 80          ; Signed Integer                                                                        ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                                                        ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                                                        ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                               ;
; ALMOST_FULL_VALUE       ; 15          ; Signed Integer                                                                        ;
; ALMOST_EMPTY_VALUE      ; 2           ; Signed Integer                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                               ;
; CBXI_PARAMETER          ; scfifo_omg1 ; Untyped                                                                               ;
+-------------------------+-------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; SETS           ; 4     ; Signed Integer                                                                      ;
; WAYS           ; 4     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[0].set|mor1kx_cache_lru:mem_lru ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; NUMWAYS        ; 4     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; SETS           ; 4     ; Signed Integer                                                                      ;
; WAYS           ; 4     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[1].set|mor1kx_cache_lru:mem_lru ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; NUMWAYS        ; 4     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; SETS           ; 4     ; Signed Integer                                                                      ;
; WAYS           ; 4     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[2].set|mor1kx_cache_lru:mem_lru ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; NUMWAYS        ; 4     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; SETS           ; 4     ; Signed Integer                                                                      ;
; WAYS           ; 4     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_cache:mem_cache|ddr3_cache_set:gen_set[3].set|mor1kx_cache_lru:mem_lru ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; NUMWAYS        ; 4     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                              ;
+-------------------------+-------------+-------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                           ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                    ;
; LPM_WIDTH               ; 192         ; Signed Integer                                                    ;
; LPM_NUMWORDS            ; 4           ; Signed Integer                                                    ;
; LPM_WIDTHU              ; 2           ; Signed Integer                                                    ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                           ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                           ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                           ;
; USE_EAB                 ; ON          ; Untyped                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                           ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                           ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                           ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                           ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                    ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                           ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                           ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                           ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                           ;
; READ_ACLR_SYNCH         ; ON          ; Untyped                                                           ;
; CBXI_PARAMETER          ; dcfifo_hdp1 ; Untyped                                                           ;
+-------------------------+-------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                             ;
+-------------------------+-------------+------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                          ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                   ;
; LPM_WIDTH               ; 192         ; Signed Integer                                                   ;
; LPM_NUMWORDS            ; 4           ; Signed Integer                                                   ;
; LPM_WIDTHU              ; 2           ; Signed Integer                                                   ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                          ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                          ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                          ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                          ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                          ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                          ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                   ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                          ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                          ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                          ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                          ;
; READ_ACLR_SYNCH         ; ON          ; Untyped                                                          ;
; CBXI_PARAMETER          ; dcfifo_hdp1 ; Untyped                                                          ;
+-------------------------+-------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|mor1kx_cache_lru_accessfix:lru ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; NUMWAYS        ; 16    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                             ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                   ;
; LPM_WIDTHA                                     ; 32        ; Signed Integer                                                                                   ;
; LPM_WIDTHB                                     ; 32        ; Signed Integer                                                                                   ;
; LPM_WIDTHP                                     ; 64        ; Signed Integer                                                                                   ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                          ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                                                          ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                                                                          ;
; LPM_PIPELINE                                   ; 2         ; Signed Integer                                                                                   ;
; LATENCY                                        ; 0         ; Untyped                                                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                          ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                          ;
; MAXIMIZE_SPEED                                 ; 9         ; Untyped                                                                                          ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                          ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                          ;
; CBXI_PARAMETER                                 ; mult_his  ; Untyped                                                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                          ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                               ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                     ;
; LPM_WIDTHA                                     ; 32        ; Signed Integer                                                                                                     ;
; LPM_WIDTHB                                     ; 32        ; Signed Integer                                                                                                     ;
; LPM_WIDTHP                                     ; 64        ; Signed Integer                                                                                                     ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                            ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                                                                            ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                                                            ;
; LPM_PIPELINE                                   ; 2         ; Signed Integer                                                                                                     ;
; LATENCY                                        ; 0         ; Untyped                                                                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                            ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                            ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                            ;
; MAXIMIZE_SPEED                                 ; 9         ; Untyped                                                                                                            ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                            ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                            ;
; CBXI_PARAMETER                                 ; mult_kps  ; Untyped                                                                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                            ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                             ;
+------------------------------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                                   ;
; LPM_WIDTHA                                     ; 32        ; Signed Integer                                                                                                                   ;
; LPM_WIDTHB                                     ; 33        ; Signed Integer                                                                                                                   ;
; LPM_WIDTHP                                     ; 65        ; Signed Integer                                                                                                                   ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                                          ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                                                                                          ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                                                                                                          ;
; LPM_PIPELINE                                   ; 2         ; Signed Integer                                                                                                                   ;
; LATENCY                                        ; 0         ; Untyped                                                                                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                          ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                                          ;
; MAXIMIZE_SPEED                                 ; 9         ; Untyped                                                                                                                          ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                                          ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                                          ;
; CBXI_PARAMETER                                 ; mult_jis  ; Untyped                                                                                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                                          ;
+------------------------------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                              ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                                                                                                    ;
; LPM_WIDTHD             ; 32             ; Signed Integer                                                                                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                                                           ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                                                           ;
; LPM_PIPELINE           ; 10             ; Signed Integer                                                                                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED         ; 6              ; Untyped                                                                                                           ;
; CBXI_PARAMETER         ; lpm_divide_cqu ; Untyped                                                                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                    ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                                ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                                                                                                                      ;
; LPM_WIDTHD             ; 32             ; Signed Integer                                                                                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                             ;
; LPM_PIPELINE           ; 10             ; Signed Integer                                                                                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                             ;
; MAXIMIZE_SPEED         ; 6              ; Untyped                                                                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_76v ; Untyped                                                                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                      ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:FPGA_CLK1_50_area_mem ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; SIZE           ; 15    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:FPGA_CLK1_50_area_mem|ram_mem:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                         ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                         ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                         ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                         ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                         ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                         ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_fpu2      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                       ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                             ;
; LPM_WIDTH               ; 17          ; Signed Integer                                                                                             ;
; LPM_NUMWORDS            ; 4           ; Signed Integer                                                                                             ;
; LPM_WIDTHU              ; 2           ; Signed Integer                                                                                             ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                    ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                             ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                    ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                                                                    ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                    ;
; CBXI_PARAMETER          ; dcfifo_j4t1 ; Untyped                                                                                                    ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|sdcard:sdcard ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; SDCARD_PERIOD  ; 6     ; Signed Integer                                                                        ;
; R1_BITS        ; 8     ; Signed Integer                                                                        ;
; R1B_BITS       ; 8     ; Signed Integer                                                                        ;
; R2_BITS        ; 16    ; Signed Integer                                                                        ;
; R3_BITS        ; 40    ; Signed Integer                                                                        ;
; R7_BITS        ; 40    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debug:FPGA_CLK1_50_area_debug ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; SIZE           ; 15    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debug:FPGA_CLK1_50_area_debug|ram_debug:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                               ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                               ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                               ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_9ju2      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_address_span_extender:address_span_extender_0 ;
+----------------------+------------------------------------------------------------------+----------------------------------------------------------+
; Parameter Name       ; Value                                                            ; Type                                                     ;
+----------------------+------------------------------------------------------------------+----------------------------------------------------------+
; DATA_WIDTH           ; 128                                                              ; Signed Integer                                           ;
; BYTEENABLE_WIDTH     ; 16                                                               ; Signed Integer                                           ;
; MASTER_ADDRESS_WIDTH ; 32                                                               ; Signed Integer                                           ;
; SLAVE_ADDRESS_WIDTH  ; 26                                                               ; Signed Integer                                           ;
; SLAVE_ADDRESS_SHIFT  ; 4                                                                ; Signed Integer                                           ;
; BURSTCOUNT_WIDTH     ; 9                                                                ; Signed Integer                                           ;
; CNTL_ADDRESS_WIDTH   ; 1                                                                ; Signed Integer                                           ;
; SUB_WINDOW_COUNT     ; 1                                                                ; Signed Integer                                           ;
; MASTER_ADDRESS_DEF   ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                          ;
+----------------------+------------------------------------------------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; F2S_Width      ; 0     ; Signed Integer                                                                               ;
; S2F_Width      ; 0     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                                                                               ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                                                                             ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                                                                             ;
; GENERIC_PLL                ; true      ; String                                                                                                                                                                                             ;
; REF_CLK_FREQ               ; 50.0 MHz  ; String                                                                                                                                                                                             ;
; REF_CLK_PERIOD_PS          ; 20000     ; Signed Integer                                                                                                                                                                                     ;
; PLL_MEM_CLK_FREQ_STR       ; 400.0 MHz ; String                                                                                                                                                                                             ;
; PLL_WRITE_CLK_FREQ_STR     ; 400.0 MHz ; String                                                                                                                                                                                             ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                                                                             ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 2500 ps   ; String                                                                                                                                                                                             ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 2500 ps   ; String                                                                                                                                                                                             ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                                                                             ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                                                                             ;
; WRITE_CLK_PHASE            ; 1875 ps   ; String                                                                                                                                                                                             ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                                                                             ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                                                                            ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                                                                          ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                                                                          ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                                                                                  ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_ADDR_WIDTH                    ; 15               ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_DM_WIDTH                      ; 4                ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_DQ_WIDTH                      ; 32               ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_DQS_WIDTH                     ; 4                ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_READ_DQS_WIDTH                ; 4                ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                                                                                  ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                                                                                  ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                                                                                  ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                                                                                  ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                                                                                  ;
; MR1_ODS                              ; 0                ; Signed Integer                                                                                                                                                                  ;
; MR1_RTT                              ; 3                ; Signed Integer                                                                                                                                                                  ;
; MR2_RTT_WR                           ; 0                ; Signed Integer                                                                                                                                                                  ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                                                                                  ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                                                                                  ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                                                                          ;
; TB_MEM_CLK_FREQ                      ; 400.0            ; String                                                                                                                                                                          ;
; TB_RATE                              ; FULL             ; String                                                                                                                                                                          ;
; TB_MEM_DQ_WIDTH                      ; 32               ; String                                                                                                                                                                          ;
; TB_MEM_DQS_WIDTH                     ; 4                ; String                                                                                                                                                                          ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                                                                          ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                                                                          ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                                                                          ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                                                                          ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                                                                      ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                                                                    ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                                                                            ;
; MEM_ADDRESS_WIDTH               ; 15               ; Signed Integer                                                                                                                                                                                                            ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                                                                            ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                                                            ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                                                                            ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                                                                            ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                                                                            ;
; MEM_DQS_WIDTH                   ; 4                ; Signed Integer                                                                                                                                                                                                            ;
; MEM_DM_WIDTH                    ; 4                ; Signed Integer                                                                                                                                                                                                            ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                                                                            ;
; MEM_DQ_WIDTH                    ; 32               ; Signed Integer                                                                                                                                                                                                            ;
; MEM_READ_DQS_WIDTH              ; 4                ; Signed Integer                                                                                                                                                                                                            ;
; MEM_WRITE_DQS_WIDTH             ; 4                ; Signed Integer                                                                                                                                                                                                            ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                                                                            ;
; MR1_ODS                         ; 0                ; Signed Integer                                                                                                                                                                                                            ;
; MR1_RTT                         ; 3                ; Signed Integer                                                                                                                                                                                                            ;
; MR2_RTT_WR                      ; 0                ; Signed Integer                                                                                                                                                                                                            ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                                                                                    ;
; TB_MEM_CLK_FREQ                 ; 400.0            ; String                                                                                                                                                                                                                    ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                                                                    ;
; TB_MEM_DQ_WIDTH                 ; 32               ; String                                                                                                                                                                                                                    ;
; TB_MEM_DQS_WIDTH                ; 4                ; String                                                                                                                                                                                                                    ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                                                                    ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                                                                            ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                                                                    ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                                                                            ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                                                                    ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                                                                    ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                          ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                                                                    ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                                                                  ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                                                                          ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                                                                          ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                                                                          ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                                                                                          ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                                                                          ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                                                                          ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                                                                          ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                                                                          ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                                                                          ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                                                                                                                          ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                                                                                                                          ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                                                                          ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                                                                                                                          ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                                                                                                                          ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                                                                                                                          ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                                                                                  ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                                                                               ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                                                                               ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                                                                               ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                               ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                               ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                               ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                                        ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                                        ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                                        ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                                        ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                              ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                                    ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                                    ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                                    ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                                                                    ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                                                                    ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                                                                    ;
; MEM_IF_DQS_WIDTH   ; 4     ; Signed Integer                                                                                                                                                                                                                    ;
; MEM_IF_DQ_WIDTH    ; 32    ; Signed Integer                                                                                                                                                                                                                    ;
; MEM_IF_DM_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                                                                    ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                                                                              ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                                                                    ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                                                                                                                    ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                                                                                                                                    ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                                                                    ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                                                                    ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                                                                                                                                    ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                                                                    ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                                                                                                                    ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                                                                                    ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                                                                                    ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                                                    ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                                                                                    ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                                                                                                                                    ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                                                                                                                                    ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                                                                                                                                    ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                                                                    ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                                                    ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                                                    ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                                                    ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                                                                    ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                                                                    ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                                                    ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                                                    ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                                                    ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                                                    ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                                                    ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                                                    ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                                                    ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                                                    ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                                                    ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                                                    ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                                                    ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                                                    ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                                                                    ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                                                                    ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                                                                    ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                                                                    ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                                                                    ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                                                                    ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                                    ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                                    ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                                    ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                                    ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                                    ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                                    ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                                    ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                                    ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                                    ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                                    ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                                    ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                                    ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                                    ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                                    ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                                    ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                                    ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                                    ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                                    ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                                    ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                                    ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                                    ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                                    ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                                    ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                                    ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                                                                    ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                                                                            ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                                                                            ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                                                                            ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                                                                            ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                                                                            ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                                                                            ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                                                                            ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                                                                            ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                                                                            ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                                                                            ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                                                                            ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                                                                                                                                            ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                                                                            ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                                                                            ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                                                                            ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                                                                            ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                                                                            ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                                                                            ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                                                                            ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                                                                            ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                                                                            ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                                                                            ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                                                                            ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                                                                            ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                                                                            ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                                                                            ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                                                                            ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                                                                            ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                            ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                            ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                            ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                            ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                            ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                            ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                            ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                            ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                            ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                            ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                            ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                            ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                            ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                            ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                            ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                            ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                            ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                            ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                            ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                            ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                            ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                            ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                            ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                            ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                                                                            ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                                                                            ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                                                                            ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                                                                            ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                                                                            ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                                                                                            ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                                                                            ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                                                                            ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                                                                            ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                                                                            ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                                                                            ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                                                                            ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                                                                            ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                                                                            ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                                                                            ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                                                                            ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                                                                            ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                                                                            ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                                                                            ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                                                                            ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                                                                            ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                                                                            ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                                                                            ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                                                                            ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                                                                            ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                                                                            ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                                                                            ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                                                                            ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                                                                            ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                                                                            ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                                                                            ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                                                                            ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                                                                            ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                                                                            ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                                                                            ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                                                                                            ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                                                                            ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                                                                            ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                                                                            ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                                                                                                                                            ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                                                                                                                                            ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                                                                            ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                                                                                                                            ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1600_8_8_8                                                  ; String                                                                                                                                                            ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                                                                            ;
; ENUM_MEM_IF_TCL                         ; TCL_7                                                            ; String                                                                                                                                                            ;
; ENUM_MEM_IF_TCWL                        ; TCWL_7                                                           ; String                                                                                                                                                            ;
; ENUM_MEM_IF_TFAW                        ; TFAW_15                                                          ; String                                                                                                                                                            ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                                                                            ;
; ENUM_MEM_IF_TRAS                        ; TRAS_14                                                          ; String                                                                                                                                                            ;
; ENUM_MEM_IF_TRC                         ; TRC_20                                                           ; String                                                                                                                                                            ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                                                                                            ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                                                                                            ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                                                                                            ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                                                                            ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                                                                                            ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                                                                                                                                            ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                                                                            ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                                                                            ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                                                                            ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                            ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                            ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                            ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                            ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                            ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                            ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                                                                            ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                                                                            ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                                                                            ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                                                                            ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                                                                            ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                                                                            ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                                                            ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                                                            ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                                                            ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                                                            ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                                                            ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                                                            ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                                                            ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                                                            ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                                                            ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                                                            ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                                                            ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                                                            ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                                                            ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                                                            ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                                                            ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                                                            ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                                                                            ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                                                                            ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                            ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                            ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                            ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                            ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                                            ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                                            ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                                            ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                                            ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                                                                            ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                            ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                            ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                            ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                            ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                            ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                            ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                                                                            ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                                                                            ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                                                                            ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                                                                            ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                                                                            ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                                                                            ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                                                                            ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                                                                            ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                                                                            ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                                                                            ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                                                                            ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                                                                            ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                                                                            ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                                                                            ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                                                                            ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                                                                            ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                                                                            ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                                                                            ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                                                                            ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                                                                            ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                                                                            ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                                                                            ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                                                                            ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                                                                            ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                            ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                            ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                            ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                            ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                            ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                            ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                            ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                            ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                                                            ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                                                            ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                                                            ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                                                            ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                                                            ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                                                            ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                                                            ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                                                            ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                                                            ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                                                            ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                                                            ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                                                            ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                                                            ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                                                            ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                                                            ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                                                            ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                                                                                            ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                                                                            ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                                                                            ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                                                                    ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_MEM_IF_TREFI                       ; 3120                                                             ; Signed Integer                                                                                                                                                    ;
; INTG_MEM_IF_TRFC                        ; 120                                                              ; Signed Integer                                                                                                                                                    ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                                                                    ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                   ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                   ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                   ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                   ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                                                                                   ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                                                    ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                                                                          ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                                                                              ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                                                                    ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                                                                            ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                                                                    ;
; DLL_INPUT_FREQUENCY_PS_STR ; 2500 ps ; String                                                                                                                                                                                                            ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                                                                    ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component ;
+-------------------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                                                                                       ;
+-------------------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                                                                                                     ;
; lpm_hint                ; UNUSED          ; String                                                                                                                                                     ;
; sld_auto_instance_index ; YES             ; String                                                                                                                                                     ;
; sld_instance_index      ; 0               ; Signed Integer                                                                                                                                             ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                                                                                             ;
; sld_ir_width            ; 4               ; Signed Integer                                                                                                                                             ;
; instance_id             ; RST             ; String                                                                                                                                                     ;
; probe_width             ; 0               ; Signed Integer                                                                                                                                             ;
; source_width            ; 2               ; Signed Integer                                                                                                                                             ;
; source_initial_value    ;  0              ; String                                                                                                                                                     ;
; enable_metastability    ; YES             ; String                                                                                                                                                     ;
+-------------------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_cold_reset ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                      ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PULSE_EXT             ; 6     ; Signed Integer                                                                                                                            ;
; EDGE_TYPE             ; 1     ; Signed Integer                                                                                                                            ;
; IGNORE_RST_WHILE_BUSY ; 1     ; Signed Integer                                                                                                                            ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_warm_reset ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                      ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PULSE_EXT             ; 2     ; Signed Integer                                                                                                                            ;
; EDGE_TYPE             ; 1     ; Signed Integer                                                                                                                            ;
; IGNORE_RST_WHILE_BUSY ; 1     ; Signed Integer                                                                                                                            ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                                                                 ;
; AV_DATA_W                   ; 128   ; Signed Integer                                                                                                                                                                                 ;
; AV_BURSTCOUNT_W             ; 9     ; Signed Integer                                                                                                                                                                                 ;
; AV_BYTEENABLE_W             ; 16    ; Signed Integer                                                                                                                                                                                 ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 13    ; Signed Integer                                                                                                                                                                                 ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                                 ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                                                 ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 16    ; Signed Integer                                                                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                                                 ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_f2h_sdram0_data_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 28    ; Signed Integer                                                                                                                                                         ;
; AV_DATA_W                      ; 128   ; Signed Integer                                                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 8     ; Signed Integer                                                                                                                                                         ;
; AV_BYTEENABLE_W                ; 16    ; Signed Integer                                                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 16    ; Signed Integer                                                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 16    ; Signed Integer                                                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                         ;
; BITS_PER_WORD                  ; 4     ; Signed Integer                                                                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 12    ; Signed Integer                                                                                                                                                         ;
; UAV_DATA_W                     ; 128   ; Signed Integer                                                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 204   ; Signed Integer                                                                                                                                                                         ;
; PKT_QOS_L                 ; 204   ; Signed Integer                                                                                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 202   ; Signed Integer                                                                                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 202   ; Signed Integer                                                                                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 201   ; Signed Integer                                                                                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 201   ; Signed Integer                                                                                                                                                                         ;
; PKT_CACHE_H               ; 214   ; Signed Integer                                                                                                                                                                         ;
; PKT_CACHE_L               ; 211   ; Signed Integer                                                                                                                                                                         ;
; PKT_THREAD_ID_H           ; 207   ; Signed Integer                                                                                                                                                                         ;
; PKT_THREAD_ID_L           ; 207   ; Signed Integer                                                                                                                                                                         ;
; PKT_BEGIN_BURST           ; 203   ; Signed Integer                                                                                                                                                                         ;
; PKT_PROTECTION_H          ; 210   ; Signed Integer                                                                                                                                                                         ;
; PKT_PROTECTION_L          ; 208   ; Signed Integer                                                                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 195   ; Signed Integer                                                                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 195   ; Signed Integer                                                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 194   ; Signed Integer                                                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 182   ; Signed Integer                                                                                                                                                                         ;
; PKT_ADDR_H                ; 175   ; Signed Integer                                                                                                                                                                         ;
; PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 198   ; Signed Integer                                                                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 196   ; Signed Integer                                                                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 200   ; Signed Integer                                                                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 199   ; Signed Integer                                                                                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 181   ; Signed Integer                                                                                                                                                                         ;
; PKT_TRANS_LOCK            ; 180   ; Signed Integer                                                                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 176   ; Signed Integer                                                                                                                                                                         ;
; PKT_TRANS_POSTED          ; 177   ; Signed Integer                                                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 178   ; Signed Integer                                                                                                                                                                         ;
; PKT_TRANS_READ            ; 179   ; Signed Integer                                                                                                                                                                         ;
; PKT_DATA_H                ; 127   ; Signed Integer                                                                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                         ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                                                                         ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                                                                         ;
; PKT_SRC_ID_H              ; 205   ; Signed Integer                                                                                                                                                                         ;
; PKT_SRC_ID_L              ; 205   ; Signed Integer                                                                                                                                                                         ;
; PKT_DEST_ID_H             ; 206   ; Signed Integer                                                                                                                                                                         ;
; PKT_DEST_ID_L             ; 206   ; Signed Integer                                                                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 215   ; Signed Integer                                                                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 216   ; Signed Integer                                                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 217   ; Signed Integer                                                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 219   ; Signed Integer                                                                                                                                                                         ;
; ST_DATA_W                 ; 220   ; Signed Integer                                                                                                                                                                         ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                                                                         ;
; AV_BURSTCOUNT_W           ; 13    ; Signed Integer                                                                                                                                                                         ;
; ID                        ; 0     ; Signed Integer                                                                                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                         ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                                                         ;
; PKT_BYTE_CNT_W            ; 13    ; Signed Integer                                                                                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                                         ;
; PKT_DATA_W                ; 128   ; Signed Integer                                                                                                                                                                         ;
; PKT_BYTEEN_W              ; 16    ; Signed Integer                                                                                                                                                                         ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                                                         ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                                                         ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 203   ; Signed Integer                                                                                                                                                    ;
; PKT_DATA_H                ; 127   ; Signed Integer                                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                    ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                                                    ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                                                    ;
; PKT_ADDR_H                ; 175   ; Signed Integer                                                                                                                                                    ;
; PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 180   ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 176   ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 177   ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 178   ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_READ            ; 179   ; Signed Integer                                                                                                                                                    ;
; PKT_SRC_ID_H              ; 205   ; Signed Integer                                                                                                                                                    ;
; PKT_SRC_ID_L              ; 205   ; Signed Integer                                                                                                                                                    ;
; PKT_DEST_ID_H             ; 206   ; Signed Integer                                                                                                                                                    ;
; PKT_DEST_ID_L             ; 206   ; Signed Integer                                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 195   ; Signed Integer                                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 195   ; Signed Integer                                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 194   ; Signed Integer                                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 182   ; Signed Integer                                                                                                                                                    ;
; PKT_PROTECTION_H          ; 210   ; Signed Integer                                                                                                                                                    ;
; PKT_PROTECTION_L          ; 208   ; Signed Integer                                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 216   ; Signed Integer                                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 215   ; Signed Integer                                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 198   ; Signed Integer                                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 196   ; Signed Integer                                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 217   ; Signed Integer                                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 219   ; Signed Integer                                                                                                                                                    ;
; ST_DATA_W                 ; 220   ; Signed Integer                                                                                                                                                    ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                    ;
; AVS_DATA_W                ; 128   ; Signed Integer                                                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 12    ; Signed Integer                                                                                                                                                    ;
; PKT_SYMBOLS               ; 16    ; Signed Integer                                                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                    ;
; AVS_BE_W                  ; 16    ; Signed Integer                                                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                    ;
; FIFO_DATA_W               ; 221   ; Signed Integer                                                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                             ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                             ;
; BYTE_CNT_W     ; 13    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 16    ; Signed Integer                                                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 221   ; Signed Integer                                                                                                                                                               ;
; FIFO_DEPTH          ; 15    ; Signed Integer                                                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                               ;
; DATA_WIDTH          ; 221   ; Signed Integer                                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_ddr3_mm_interconnect_0_router:router|soc_system_ddr3_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_ddr3_mm_interconnect_0_router_001:router_001|soc_system_ddr3_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                                                      ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                                              ;
; PKT_BEGIN_BURST           ; 203   ; Signed Integer                                                                                                                                                              ;
; PKT_ADDR_H                ; 175   ; Signed Integer                                                                                                                                                              ;
; PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 194   ; Signed Integer                                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 182   ; Signed Integer                                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 195   ; Signed Integer                                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 195   ; Signed Integer                                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 176   ; Signed Integer                                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 178   ; Signed Integer                                                                                                                                                              ;
; PKT_TRANS_READ            ; 179   ; Signed Integer                                                                                                                                                              ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                                                              ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 200   ; Signed Integer                                                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 199   ; Signed Integer                                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 198   ; Signed Integer                                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 196   ; Signed Integer                                                                                                                                                              ;
; ST_DATA_W                 ; 220   ; Signed Integer                                                                                                                                                              ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                                                              ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                              ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                              ;
; OUT_BYTE_CNT_H            ; 193   ; Signed Integer                                                                                                                                                              ;
; OUT_BURSTWRAP_H           ; 195   ; Signed Integer                                                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 203   ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_ADDR_H                ; 175   ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 194   ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 182   ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 195   ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 195   ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 176   ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 178   ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_TRANS_READ            ; 179   ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 200   ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 199   ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 198   ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 196   ; Signed Integer                                                                                                                                                                                                                                              ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
; ST_DATA_W                 ; 220   ; Signed Integer                                                                                                                                                                                                                                              ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; OUT_BYTE_CNT_H            ; 193   ; Signed Integer                                                                                                                                                                                                                                              ;
; OUT_BURSTWRAP_H           ; 195   ; Signed Integer                                                                                                                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
; NUMSYMBOLS        ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
; SELECT_BITS       ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
; OUT_DATA_W        ; 36    ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_W   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_ddr3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 130   ; Signed Integer                                                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                ;
; inDataWidth     ; 130   ; Signed Integer                                                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                ;
; outDataWidth    ; 130   ; Signed Integer                                                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                          ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                              ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                    ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                    ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:DDR3_CLK_area_u0|soc_system_pll:pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                ;
+--------------------------------------+------------------------+-----------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                              ;
; fractional_vco_multiplier            ; false                  ; String                                              ;
; pll_type                             ; General                ; String                                              ;
; pll_subtype                          ; General                ; String                                              ;
; number_of_clocks                     ; 1                      ; Signed Integer                                      ;
; operation_mode                       ; direct                 ; String                                              ;
; deserialization_factor               ; 4                      ; Signed Integer                                      ;
; data_rate                            ; 0                      ; Signed Integer                                      ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                      ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                              ;
; phase_shift0                         ; 0 ps                   ; String                                              ;
; duty_cycle0                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency1              ; 0 MHz                  ; String                                              ;
; phase_shift1                         ; 0 ps                   ; String                                              ;
; duty_cycle1                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency2              ; 0 MHz                  ; String                                              ;
; phase_shift2                         ; 0 ps                   ; String                                              ;
; duty_cycle2                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency3              ; 0 MHz                  ; String                                              ;
; phase_shift3                         ; 0 ps                   ; String                                              ;
; duty_cycle3                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency4              ; 0 MHz                  ; String                                              ;
; phase_shift4                         ; 0 ps                   ; String                                              ;
; duty_cycle4                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency5              ; 0 MHz                  ; String                                              ;
; phase_shift5                         ; 0 ps                   ; String                                              ;
; duty_cycle5                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency6              ; 0 MHz                  ; String                                              ;
; phase_shift6                         ; 0 ps                   ; String                                              ;
; duty_cycle6                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency7              ; 0 MHz                  ; String                                              ;
; phase_shift7                         ; 0 ps                   ; String                                              ;
; duty_cycle7                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency8              ; 0 MHz                  ; String                                              ;
; phase_shift8                         ; 0 ps                   ; String                                              ;
; duty_cycle8                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency9              ; 0 MHz                  ; String                                              ;
; phase_shift9                         ; 0 ps                   ; String                                              ;
; duty_cycle9                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency10             ; 0 MHz                  ; String                                              ;
; phase_shift10                        ; 0 ps                   ; String                                              ;
; duty_cycle10                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency11             ; 0 MHz                  ; String                                              ;
; phase_shift11                        ; 0 ps                   ; String                                              ;
; duty_cycle11                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency12             ; 0 MHz                  ; String                                              ;
; phase_shift12                        ; 0 ps                   ; String                                              ;
; duty_cycle12                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency13             ; 0 MHz                  ; String                                              ;
; phase_shift13                        ; 0 ps                   ; String                                              ;
; duty_cycle13                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency14             ; 0 MHz                  ; String                                              ;
; phase_shift14                        ; 0 ps                   ; String                                              ;
; duty_cycle14                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency15             ; 0 MHz                  ; String                                              ;
; phase_shift15                        ; 0 ps                   ; String                                              ;
; duty_cycle15                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency16             ; 0 MHz                  ; String                                              ;
; phase_shift16                        ; 0 ps                   ; String                                              ;
; duty_cycle16                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency17             ; 0 MHz                  ; String                                              ;
; phase_shift17                        ; 0 ps                   ; String                                              ;
; duty_cycle17                         ; 50                     ; Signed Integer                                      ;
; clock_name_0                         ;                        ; String                                              ;
; clock_name_1                         ;                        ; String                                              ;
; clock_name_2                         ;                        ; String                                              ;
; clock_name_3                         ;                        ; String                                              ;
; clock_name_4                         ;                        ; String                                              ;
; clock_name_5                         ;                        ; String                                              ;
; clock_name_6                         ;                        ; String                                              ;
; clock_name_7                         ;                        ; String                                              ;
; clock_name_8                         ;                        ; String                                              ;
; clock_name_global_0                  ; false                  ; String                                              ;
; clock_name_global_1                  ; false                  ; String                                              ;
; clock_name_global_2                  ; false                  ; String                                              ;
; clock_name_global_3                  ; false                  ; String                                              ;
; clock_name_global_4                  ; false                  ; String                                              ;
; clock_name_global_5                  ; false                  ; String                                              ;
; clock_name_global_6                  ; false                  ; String                                              ;
; clock_name_global_7                  ; false                  ; String                                              ;
; clock_name_global_8                  ; false                  ; String                                              ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                      ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                      ;
; m_cnt_bypass_en                      ; false                  ; String                                              ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                              ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                      ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                      ;
; n_cnt_bypass_en                      ; false                  ; String                                              ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                              ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en0                     ; false                  ; String                                              ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                              ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en1                     ; false                  ; String                                              ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                              ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en2                     ; false                  ; String                                              ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                              ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en3                     ; false                  ; String                                              ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                              ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en4                     ; false                  ; String                                              ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                              ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en5                     ; false                  ; String                                              ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                              ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en6                     ; false                  ; String                                              ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                              ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en7                     ; false                  ; String                                              ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                              ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en8                     ; false                  ; String                                              ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                              ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en9                     ; false                  ; String                                              ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                              ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en10                    ; false                  ; String                                              ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                              ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en11                    ; false                  ; String                                              ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                              ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en12                    ; false                  ; String                                              ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                              ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en13                    ; false                  ; String                                              ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                              ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en14                    ; false                  ; String                                              ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                              ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en15                    ; false                  ; String                                              ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                              ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en16                    ; false                  ; String                                              ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                              ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en17                    ; false                  ; String                                              ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                              ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                      ;
; pll_vco_div                          ; 1                      ; Signed Integer                                      ;
; pll_slf_rst                          ; false                  ; String                                              ;
; pll_bw_sel                           ; low                    ; String                                              ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                              ;
; pll_cp_current                       ; 0                      ; Signed Integer                                      ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                      ;
; pll_fractional_division              ; 1                      ; Signed Integer                                      ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                      ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                              ;
; mimic_fbclk_type                     ; gclk                   ; String                                              ;
; pll_fbclk_mux_1                      ; glb                    ; String                                              ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                              ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                              ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                      ;
; refclk1_frequency                    ; 0 MHz                  ; String                                              ;
; pll_clkin_0_src                      ; clk_0                  ; String                                              ;
; pll_clkin_1_src                      ; clk_0                  ; String                                              ;
; pll_clk_loss_sw_en                   ; false                  ; String                                              ;
; pll_auto_clk_sw_en                   ; false                  ; String                                              ;
; pll_manu_clk_sw_en                   ; false                  ; String                                              ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                      ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                              ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                              ;
+--------------------------------------+------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_0 ;
+----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                                                                                                                                                                            ;
+----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                                                                                                                                                                                         ;
; NUMBER_OF_TAPS ; 1               ; Untyped                                                                                                                                                                                                                                                         ;
; TAP_DISTANCE   ; 10              ; Untyped                                                                                                                                                                                                                                                         ;
; WIDTH          ; 6               ; Untyped                                                                                                                                                                                                                                                         ;
; POWER_UP_STATE ; DONT_CARE       ; Untyped                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER ; shift_taps_og11 ; Untyped                                                                                                                                                                                                                                                         ;
+----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_7 ;
+----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                                                                                                                                                                            ;
+----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                                                                                                                                                                                         ;
; NUMBER_OF_TAPS ; 1               ; Untyped                                                                                                                                                                                                                                                         ;
; TAP_DISTANCE   ; 3               ; Untyped                                                                                                                                                                                                                                                         ;
; WIDTH          ; 13              ; Untyped                                                                                                                                                                                                                                                         ;
; POWER_UP_STATE ; DONT_CARE       ; Untyped                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER ; shift_taps_ng11 ; Untyped                                                                                                                                                                                                                                                         ;
+----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_1 ;
+----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                                                                                                                                                                            ;
+----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                                                                                                                                                                                         ;
; NUMBER_OF_TAPS ; 1               ; Untyped                                                                                                                                                                                                                                                         ;
; TAP_DISTANCE   ; 9               ; Untyped                                                                                                                                                                                                                                                         ;
; WIDTH          ; 10              ; Untyped                                                                                                                                                                                                                                                         ;
; POWER_UP_STATE ; DONT_CARE       ; Untyped                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER ; shift_taps_pg11 ; Untyped                                                                                                                                                                                                                                                         ;
+----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_2 ;
+----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                                                                                                                                                                            ;
+----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                                                                                                                                                                                         ;
; NUMBER_OF_TAPS ; 1               ; Untyped                                                                                                                                                                                                                                                         ;
; TAP_DISTANCE   ; 8               ; Untyped                                                                                                                                                                                                                                                         ;
; WIDTH          ; 13              ; Untyped                                                                                                                                                                                                                                                         ;
; POWER_UP_STATE ; DONT_CARE       ; Untyped                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER ; shift_taps_rg11 ; Untyped                                                                                                                                                                                                                                                         ;
+----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_3 ;
+----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                                                                                                                                                                            ;
+----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                                                                                                                                                                                         ;
; NUMBER_OF_TAPS ; 1               ; Untyped                                                                                                                                                                                                                                                         ;
; TAP_DISTANCE   ; 7               ; Untyped                                                                                                                                                                                                                                                         ;
; WIDTH          ; 15              ; Untyped                                                                                                                                                                                                                                                         ;
; POWER_UP_STATE ; DONT_CARE       ; Untyped                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER ; shift_taps_qg11 ; Untyped                                                                                                                                                                                                                                                         ;
+----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_4 ;
+----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                                                                                                                                                                            ;
+----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                                                                                                                                                                                         ;
; NUMBER_OF_TAPS ; 1               ; Untyped                                                                                                                                                                                                                                                         ;
; TAP_DISTANCE   ; 6               ; Untyped                                                                                                                                                                                                                                                         ;
; WIDTH          ; 12              ; Untyped                                                                                                                                                                                                                                                         ;
; POWER_UP_STATE ; DONT_CARE       ; Untyped                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER ; shift_taps_mg11 ; Untyped                                                                                                                                                                                                                                                         ;
+----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_5 ;
+----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                                                                                                                                                                            ;
+----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                                                                                                                                                                                         ;
; NUMBER_OF_TAPS ; 1               ; Untyped                                                                                                                                                                                                                                                         ;
; TAP_DISTANCE   ; 5               ; Untyped                                                                                                                                                                                                                                                         ;
; WIDTH          ; 12              ; Untyped                                                                                                                                                                                                                                                         ;
; POWER_UP_STATE ; DONT_CARE       ; Untyped                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER ; shift_taps_lg11 ; Untyped                                                                                                                                                                                                                                                         ;
+----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_6 ;
+----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                                                                                                                                                                            ;
+----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                                                                                                                                                                                         ;
; NUMBER_OF_TAPS ; 1               ; Untyped                                                                                                                                                                                                                                                         ;
; TAP_DISTANCE   ; 4               ; Untyped                                                                                                                                                                                                                                                         ;
; WIDTH          ; 12              ; Untyped                                                                                                                                                                                                                                                         ;
; POWER_UP_STATE ; DONT_CARE       ; Untyped                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER ; shift_taps_kg11 ; Untyped                                                                                                                                                                                                                                                         ;
+----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------+
; Name                       ; Value                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                 ;
; Entity Instance            ; ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                      ;
;     -- lpm_width           ; 80                                                                                ;
;     -- LPM_NUMWORDS        ; 16                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                ;
;     -- USE_EAB             ; ON                                                                                ;
; Entity Instance            ; ddr3:ddr3_1_|ddr3_cache:mem_cache|wishbone_buff:bus_buff|scfifo:scfifo_component  ;
;     -- FIFO Type           ; Single Clock                                                                      ;
;     -- lpm_width           ; 80                                                                                ;
;     -- LPM_NUMWORDS        ; 16                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                ;
;     -- USE_EAB             ; ON                                                                                ;
+----------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                       ;
+----------------------------+-------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                     ;
; Entity Instance            ; ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component                                          ;
;     -- FIFO Type           ; Dual Clock                                                                                            ;
;     -- LPM_WIDTH           ; 192                                                                                                   ;
;     -- LPM_NUMWORDS        ; 4                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                    ;
; Entity Instance            ; ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component                                           ;
;     -- FIFO Type           ; Dual Clock                                                                                            ;
;     -- LPM_WIDTH           ; 192                                                                                                   ;
;     -- LPM_NUMWORDS        ; 4                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                    ;
; Entity Instance            ; waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                            ;
;     -- LPM_WIDTH           ; 17                                                                                                    ;
;     -- LPM_NUMWORDS        ; 4                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                    ;
+----------------------------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                           ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                            ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 3                                                                                                                                                ;
; Entity Instance                       ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component                                 ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                               ;
; Entity Instance                       ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component               ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                               ;
; Entity Instance                       ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 33                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 65                                                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                               ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Name                                      ; Value                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                           ;
; Entity Instance                           ; mem:FPGA_CLK1_50_area_mem|ram_mem:ram|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 32                                                                          ;
;     -- NUMWORDS_A                         ; 8192                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 32                                                                          ;
;     -- NUMWORDS_B                         ; 8192                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; debug:FPGA_CLK1_50_area_debug|ram_debug:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 32                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 32                                                                          ;
;     -- NUMWORDS_B                         ; 256                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                                                                                                            ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 8                                                                                                                                                                                                                                                 ;
; Entity Instance            ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                                                 ;
;     -- TAP_DISTANCE        ; 10                                                                                                                                                                                                                                                ;
;     -- WIDTH               ; 6                                                                                                                                                                                                                                                 ;
; Entity Instance            ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_7 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                                                 ;
;     -- TAP_DISTANCE        ; 3                                                                                                                                                                                                                                                 ;
;     -- WIDTH               ; 13                                                                                                                                                                                                                                                ;
; Entity Instance            ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_1 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                                                 ;
;     -- TAP_DISTANCE        ; 9                                                                                                                                                                                                                                                 ;
;     -- WIDTH               ; 10                                                                                                                                                                                                                                                ;
; Entity Instance            ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_2 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                                                 ;
;     -- TAP_DISTANCE        ; 8                                                                                                                                                                                                                                                 ;
;     -- WIDTH               ; 13                                                                                                                                                                                                                                                ;
; Entity Instance            ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_3 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                                                 ;
;     -- TAP_DISTANCE        ; 7                                                                                                                                                                                                                                                 ;
;     -- WIDTH               ; 15                                                                                                                                                                                                                                                ;
; Entity Instance            ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_4 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                                                 ;
;     -- TAP_DISTANCE        ; 6                                                                                                                                                                                                                                                 ;
;     -- WIDTH               ; 12                                                                                                                                                                                                                                                ;
; Entity Instance            ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_5 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                                                 ;
;     -- TAP_DISTANCE        ; 5                                                                                                                                                                                                                                                 ;
;     -- WIDTH               ; 12                                                                                                                                                                                                                                                ;
; Entity Instance            ; riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_6 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                                                 ;
;     -- TAP_DISTANCE        ; 4                                                                                                                                                                                                                                                 ;
;     -- WIDTH               ; 12                                                                                                                                                                                                                                                ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_pll:pll|altera_pll:altera_pll_i"                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_pll:pll" ;
+--------+--------+----------+-----------------------------------------------+
; Port   ; Type   ; Severity ; Details                                       ;
+--------+--------+----------+-----------------------------------------------+
; locked ; Output ; Info     ; Explicitly unconnected                        ;
+--------+--------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                             ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                       ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                              ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                         ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+--------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                        ;
+----------------+--------+----------+--------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                         ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                   ;
+----------------+--------+----------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                               ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[13]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                          ;
; b[13..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                          ;
; diff     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[13]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                       ;
; b[13]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                       ;
; diff[12..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[13]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                       ;
; b[13]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                       ;
; diff[12..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[13]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                       ;
; b[13..1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                       ;
; diff[12..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[13]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                       ;
; b[13..1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                       ;
; diff[12..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                          ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[13]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                       ;
; b[13]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                       ;
; diff[12..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                  ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[12..5] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                             ;
; d[3..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                             ;
; d[4]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                             ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                       ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                  ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                  ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                  ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                  ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                  ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                        ;
; out_data[35..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                           ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_ddr3_mm_interconnect_0_router_001:router_001|soc_system_ddr3_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_ddr3_mm_interconnect_0_router:router|soc_system_ddr3_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                         ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                         ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                                       ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_f2h_sdram0_data_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                                                           ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst"                             ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; probe ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                                                         ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                    ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                    ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                    ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                    ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                    ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                    ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                    ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                    ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                    ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                    ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                    ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                    ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                    ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                    ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                    ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                        ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                        ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                          ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                          ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                          ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                          ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                              ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                              ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                          ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                          ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                              ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                  ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                  ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                  ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                                                                             ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                                                                         ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                        ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                        ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                        ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                                                                          ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                         ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                 ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                 ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                              ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                         ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                         ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                         ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_address_span_extender:address_span_extender_0" ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                 ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------+
; avs_cntl_address    ; Input  ; Info     ; Stuck at GND                                                                            ;
; avs_cntl_read       ; Input  ; Info     ; Stuck at GND                                                                            ;
; avs_cntl_readdata   ; Output ; Info     ; Explicitly unconnected                                                                  ;
; avs_cntl_write      ; Input  ; Info     ; Stuck at GND                                                                            ;
; avs_cntl_writedata  ; Input  ; Info     ; Stuck at GND                                                                            ;
; avs_cntl_byteenable ; Input  ; Info     ; Stuck at GND                                                                            ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:DDR3_CLK_area_u0"               ;
+-------------------------------------+-------+----------+--------------+
; Port                                ; Type  ; Severity ; Details      ;
+-------------------------------------+-------+----------+--------------+
; ddr3_hps_f2h_sdram0_data_byteenable ; Input ; Info     ; Stuck at VCC ;
+-------------------------------------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debug:FPGA_CLK1_50_area_debug"                                                                                                                          ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; bus_inst_flat_i ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; bus_inst_flat_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|ILI9486_transmit:transmit" ;
+------+--------+----------+------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                        ;
+------+--------+----------+------------------------------------------------------------------------------------------------+
; rdy  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
+------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo" ;
+---------+--------+----------+-----------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------+
; rdfull  ; Output ; Info     ; Explicitly unconnected                                                      ;
; rdusedw ; Output ; Info     ; Explicitly unconnected                                                      ;
; wrempty ; Output ; Info     ; Explicitly unconnected                                                      ;
; wrusedw ; Output ; Info     ; Explicitly unconnected                                                      ;
+---------+--------+----------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield"                                                                        ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                  ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; touchpad_data_flat_i    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; touchpad_data_flat_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; display_data_flat_i     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; display_data_flat_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; displaybuff_data_flat_i ; Input  ; Info     ; Stuck at GND                                                                                             ;
; displaybuff_data_flat_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; consolebuff_data_flat_i ; Input  ; Info     ; Stuck at GND                                                                                             ;
; consolebuff_data_flat_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; arst                    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_top:FPGA_CLK1_50_area_cpu|riscv_csr:csr|WishBoneAsserts_1_:wishBoneAsserts_12_" ;
+-------+-------+----------+---------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                               ;
+-------+-------+----------+---------------------------------------------------------------------------------------+
; stall ; Input ; Info     ; Stuck at GND                                                                          ;
+-------+-------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_top:FPGA_CLK1_50_area_cpu|riscv_csr:csr"                                                                 ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                             ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; mvendoridReg_mvendorid_Bank     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mvendoridReg_mvendorid_Offset   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; marchidReg_marchid_ID           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mimpidReg_mimpid_Implementation ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mhartidReg_mhartid_HartID       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; misaReg_misa_MXL                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; misaReg_misa_Ext_Z              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; misaReg_misa_Ext_Y              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; misaReg_misa_Ext_X              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; misaReg_misa_Ext_W              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; misaReg_misa_Ext_V              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; misaReg_misa_Ext_U              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; misaReg_misa_Ext_T              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; misaReg_misa_Ext_S              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; misaReg_misa_Ext_R              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; misaReg_misa_Ext_Q              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; misaReg_misa_Ext_P              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; misaReg_misa_Ext_O              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; misaReg_misa_Ext_N              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; misaReg_misa_Ext_M              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; misaReg_misa_Ext_L              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; misaReg_misa_Ext_K              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; misaReg_misa_Ext_J              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; misaReg_misa_Ext_I              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; misaReg_misa_Ext_H              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; misaReg_misa_Ext_G              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; misaReg_misa_Ext_F              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; misaReg_misa_Ext_E              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; misaReg_misa_Ext_D              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; misaReg_misa_Ext_C              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; misaReg_misa_Ext_B              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; misaReg_misa_Ext_A              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; medelegReg_medeleg_Exceptions   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; midelegReg_mideleg_Interrupts   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mcounterenReg_mcounteren_HPM31  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mcounterenReg_mcounteren_HPM30  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mcounterenReg_mcounteren_HPM29  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mcounterenReg_mcounteren_HPM28  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mcounterenReg_mcounteren_HPM27  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mcounterenReg_mcounteren_HPM26  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mcounterenReg_mcounteren_HPM25  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mcounterenReg_mcounteren_HPM24  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mcounterenReg_mcounteren_HPM23  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mcounterenReg_mcounteren_HPM22  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mcounterenReg_mcounteren_HPM21  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mcounterenReg_mcounteren_HPM20  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mcounterenReg_mcounteren_HPM19  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mcounterenReg_mcounteren_HPM18  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mcounterenReg_mcounteren_HPM17  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mcounterenReg_mcounteren_HPM16  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mcounterenReg_mcounteren_HPM15  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mcounterenReg_mcounteren_HPM14  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mcounterenReg_mcounteren_HPM13  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mcounterenReg_mcounteren_HPM12  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mcounterenReg_mcounteren_HPM11  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mcounterenReg_mcounteren_HPM10  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mcounterenReg_mcounteren_HPM9   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mcounterenReg_mcounteren_HPM8   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mcounterenReg_mcounteren_HPM7   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mcounterenReg_mcounteren_HPM6   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mcounterenReg_mcounteren_HPM5   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mcounterenReg_mcounteren_HPM4   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mcounterenReg_mcounteren_HPM3   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mcounterenReg_mcounteren_IR     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mcounterenReg_mcounteren_TM     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mcounterenReg_mcounteren_CY     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mscratchReg_mscratch_Scratch    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mcauseReg_mcause_Interrupt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mcauseReg_mcause_ExceptionCode  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mtvalReg_mtval_TVal             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mipReg_MEIP                     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_csu:csu|WishBoneAsserts_1_:wishBoneAsserts_12_" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------+
; req_tga ; Input ; Info     ; Stuck at GND                                                                                      ;
; req_tgd ; Input ; Info     ; Stuck at GND                                                                                      ;
; req_tgc ; Input ; Info     ; Stuck at GND                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_csu:csu"                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rs1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rs2  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu"                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rs1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rs2  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_" ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                      ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; datab[32]     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; result[31..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                          ;
; result[64]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                          ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_" ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                        ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------+
; result[31..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_lsu:lsu|WishBoneAsserts:wishBoneAsserts_12_" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------+
; req_tga ; Input ; Info     ; Stuck at GND                                                                                   ;
; req_tgd ; Input ; Info     ; Stuck at GND                                                                                   ;
; req_tgc ; Input ; Info     ; Stuck at GND                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_lsu:lsu"                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rs1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rs2  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_bru:bru"                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rs1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rs2  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_alu:alu"                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rs1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rs2  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu"                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; brInterruptReturn ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|mor1kx_cache_lru_accessfix:lru" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                 ;
+----------+--------+----------+-----------------------------------------------------------------------------------------+
; lru_post ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
+----------+--------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp"                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; selNext ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_top:FPGA_CLK1_50_area_cpu"                                                                         ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                             ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; IRQ[31..1]                ; Input  ; Info     ; Stuck at GND                                                                        ;
; rvfi_0_valid              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_0_order              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_0_insn               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_0_trap               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_0_halt               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_0_intr               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_0_mode               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_0_rs1_addr           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_0_rs2_addr           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_0_rs1_rdata          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_0_rs2_rdata          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_0_rd_addr            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_0_rd_wdata           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_0_pc_rdata           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_0_pc_wdata           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_0_mem_addr           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_0_mem_rmask          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_0_mem_wmask          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_0_mem_rdata          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_0_mem_wdata          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_0_csr_mcycle_rmask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_0_csr_mcycle_wmask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_0_csr_mcycle_rdata   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_0_csr_mcycle_wdata   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_0_csr_minstret_rmask ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_0_csr_minstret_wmask ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_0_csr_minstret_rdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_0_csr_minstret_wdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_1_valid              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_1_order              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_1_insn               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_1_trap               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_1_halt               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_1_intr               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_1_mode               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_1_rs1_addr           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_1_rs2_addr           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_1_rs1_rdata          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_1_rs2_rdata          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_1_rd_addr            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_1_rd_wdata           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_1_pc_rdata           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_1_pc_wdata           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_1_mem_addr           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_1_mem_rmask          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_1_mem_wmask          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_1_mem_rdata          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_1_mem_wdata          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_1_csr_mcycle_rmask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_1_csr_mcycle_wmask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_1_csr_mcycle_rdata   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_1_csr_mcycle_wdata   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_1_csr_minstret_rmask ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_1_csr_minstret_wmask ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_1_csr_minstret_rdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_1_csr_minstret_wdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_2_valid              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_2_order              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_2_insn               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_2_trap               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_2_halt               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_2_intr               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_2_mode               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_2_rs1_addr           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_2_rs2_addr           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_2_rs1_rdata          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_2_rs2_rdata          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_2_rd_addr            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_2_rd_wdata           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_2_pc_rdata           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_2_pc_wdata           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_2_mem_addr           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_2_mem_rmask          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_2_mem_wmask          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_2_mem_rdata          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_2_mem_wdata          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_2_csr_mcycle_rmask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_2_csr_mcycle_wmask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_2_csr_mcycle_rdata   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_2_csr_mcycle_wdata   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_2_csr_minstret_rmask ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_2_csr_minstret_wmask ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_2_csr_minstret_rdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_2_csr_minstret_wdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_3_valid              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_3_order              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_3_insn               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_3_trap               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_3_halt               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_3_intr               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_3_mode               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_3_rs1_addr           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_3_rs2_addr           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_3_rs1_rdata          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_3_rs2_rdata          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_3_rd_addr            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_3_rd_wdata           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_3_pc_rdata           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_3_pc_wdata           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_3_mem_addr           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_3_mem_rmask          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_3_mem_wmask          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_3_mem_rdata          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_3_mem_wdata          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_3_csr_mcycle_rmask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_3_csr_mcycle_wmask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_3_csr_mcycle_rdata   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_3_csr_mcycle_wdata   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_3_csr_minstret_rmask ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_3_csr_minstret_wmask ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_3_csr_minstret_rdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_3_csr_minstret_wdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_4_valid              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_4_order              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_4_insn               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_4_trap               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_4_halt               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_4_intr               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_4_mode               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_4_rs1_addr           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_4_rs2_addr           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_4_rs1_rdata          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_4_rs2_rdata          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_4_rd_addr            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_4_rd_wdata           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_4_pc_rdata           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_4_pc_wdata           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_4_mem_addr           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_4_mem_rmask          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_4_mem_wmask          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_4_mem_rdata          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_4_mem_wdata          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_4_csr_mcycle_rmask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_4_csr_mcycle_wmask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_4_csr_mcycle_rdata   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_4_csr_mcycle_wdata   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_4_csr_minstret_rmask ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_4_csr_minstret_wmask ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_4_csr_minstret_rdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_4_csr_minstret_wdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_5_valid              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_5_order              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_5_insn               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_5_trap               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_5_halt               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_5_intr               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_5_mode               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_5_rs1_addr           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_5_rs2_addr           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_5_rs1_rdata          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_5_rs2_rdata          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_5_rd_addr            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_5_rd_wdata           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_5_pc_rdata           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_5_pc_wdata           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_5_mem_addr           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_5_mem_rmask          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_5_mem_wmask          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_5_mem_rdata          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_5_mem_wdata          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_5_csr_mcycle_rmask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_5_csr_mcycle_wmask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_5_csr_mcycle_rdata   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_5_csr_mcycle_wdata   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_5_csr_minstret_rmask ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_5_csr_minstret_wmask ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_5_csr_minstret_rdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rvfi_5_csr_minstret_wdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmc_wb:FPGA_CLK1_50_area_mmc_inst"                                                                 ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; mmc_ddr3cntl_flat_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ddr3cntl_mmc_flat_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; mmc_led_flat_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; led_mmc_flat_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; mmc_keys_flat_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; keys_mmc_flat_i     ; Input  ; Info     ; Stuck at GND                                                                        ;
; mmc_uart_flat_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart_mmc_flat_i     ; Input  ; Info     ; Stuck at GND                                                                        ;
; mmc_sdcard_flat_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdcard_mmc_flat_i   ; Input  ; Info     ; Stuck at GND                                                                        ;
; mmc_debug_flat_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug_mmc_flat_i    ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in"                                                          ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data[191..128] ; Input  ; Info     ; Stuck at GND                                                                        ;
; q[191..128]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out"                                                         ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data[191..156] ; Input  ; Info     ; Stuck at GND                                                                        ;
; q[191..156]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr3:ddr3_1_|ddr3_cache:mem_cache"                                                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; dst_i_flat[169..164] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dst_i_flat[137..134] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dst_i_flat[172]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[3].set"                                                                                       ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                            ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; mem_buffer                ; Output ; Warning  ; Output or bidir port (604 bits) is wider than the port expression (0 bits) it drives; bit(s) "mem_buffer[3..-600]" have no fanouts ;
; mem_buffer_lru_entry_next ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[2].set"                                                                                       ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                            ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; mem_buffer                ; Output ; Warning  ; Output or bidir port (604 bits) is wider than the port expression (0 bits) it drives; bit(s) "mem_buffer[3..-600]" have no fanouts ;
; mem_buffer_lru_entry_next ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[1].set"                                                                                       ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                            ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; mem_buffer                ; Output ; Warning  ; Output or bidir port (604 bits) is wider than the port expression (0 bits) it drives; bit(s) "mem_buffer[3..-600]" have no fanouts ;
; mem_buffer_lru_entry_next ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|mor1kx_cache_lru:mem_lru" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------+
; lru_pre ; Output ; Info     ; Explicitly unconnected                                                                  ;
+---------+--------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set"                                                                                       ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                            ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; mem_buffer                ; Output ; Warning  ; Output or bidir port (604 bits) is wider than the port expression (0 bits) it drives; bit(s) "mem_buffer[3..-600]" have no fanouts ;
; mem_buffer_lru_entry_next ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff"                                                                                                                                 ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data         ; Input  ; Warning  ; Input port expression (82 bits) is wider than the input port (80 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[79..77] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; full         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; q            ; Output ; Warning  ; Output or bidir port (80 bits) is smaller than the port expression (82 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND.            ;
; q[79..77]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; usedw        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr3:ddr3_1_|ddr3_cache:inst_cache"                                                                 ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; flushStart           ; Input  ; Info     ; Stuck at GND                                                                        ;
; flushDone            ; Output ; Info     ; Explicitly unconnected                                                              ;
; dst_i_flat[169..164] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dst_i_flat[137..134] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dst_i_flat[172]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition                 ;
+-------------------------------------------------------------+-------+
; Type                                                        ; Count ;
+-------------------------------------------------------------+-------+
; arriav_ff                                                   ; 17903 ;
;     CLR                                                     ; 1027  ;
;     CLR SCLR                                                ; 80    ;
;     ENA                                                     ; 6790  ;
;     ENA CLR                                                 ; 1366  ;
;     ENA CLR SCLR                                            ; 220   ;
;     ENA CLR SCLR SLD                                        ; 8     ;
;     ENA CLR SLD                                             ; 247   ;
;     ENA SCLR                                                ; 1063  ;
;     ENA SCLR SLD                                            ; 4097  ;
;     ENA SLD                                                 ; 531   ;
;     SCLR                                                    ; 989   ;
;     SCLR SLD                                                ; 1     ;
;     SLD                                                     ; 324   ;
;     plain                                                   ; 1160  ;
; arriav_hps_interface_boot_from_fpga                         ; 1     ;
; arriav_hps_interface_clocks_resets                          ; 1     ;
; arriav_hps_interface_dbg_apb                                ; 1     ;
; arriav_hps_interface_fpga2hps                               ; 1     ;
; arriav_hps_interface_fpga2sdram                             ; 1     ;
; arriav_hps_interface_hps2fpga                               ; 1     ;
; arriav_hps_interface_tpiu_trace                             ; 1     ;
; arriav_io_obuf                                              ; 95    ;
; arriav_lcell_comb                                           ; 26093 ;
;     arith                                                   ; 2473  ;
;         0 data inputs                                       ; 93    ;
;         1 data inputs                                       ; 1168  ;
;         2 data inputs                                       ; 282   ;
;         3 data inputs                                       ; 45    ;
;         4 data inputs                                       ; 852   ;
;         5 data inputs                                       ; 33    ;
;     extend                                                  ; 146   ;
;         7 data inputs                                       ; 146   ;
;     normal                                                  ; 22968 ;
;         0 data inputs                                       ; 4     ;
;         1 data inputs                                       ; 169   ;
;         2 data inputs                                       ; 729   ;
;         3 data inputs                                       ; 3694  ;
;         4 data inputs                                       ; 2182  ;
;         5 data inputs                                       ; 4788  ;
;         6 data inputs                                       ; 11402 ;
;     shared                                                  ; 506   ;
;         0 data inputs                                       ; 19    ;
;         1 data inputs                                       ; 129   ;
;         2 data inputs                                       ; 354   ;
;         3 data inputs                                       ; 3     ;
;         4 data inputs                                       ; 1     ;
; arriav_mac                                                  ; 9     ;
; blackbox                                                    ; 1     ;
;                     oc_system_ddr3_hps_hps_io_border:border ; 1     ;
; boundary_port                                               ; 238   ;
; generic_pll                                                 ; 1     ;
; stratixv_ram_block                                          ; 588   ;
;                                                             ;       ;
; Max LUT depth                                               ; 23.00 ;
; Average LUT depth                                           ; 7.84  ;
+-------------------------------------------------------------+-------+


+------------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition soc_system_ddr3_hps_hps_io_border:border ;
+------------------------------------+-----------------------------------------------------+
; Type                               ; Count                                               ;
+------------------------------------+-----------------------------------------------------+
; arriav_clk_phase_select            ; 46                                                  ;
; arriav_ddio_in                     ; 32                                                  ;
; arriav_ddio_oe                     ; 4                                                   ;
; arriav_ddio_out                    ; 252                                                 ;
; arriav_delay_chain                 ; 124                                                 ;
; arriav_dll                         ; 1                                                   ;
; arriav_dqs_config                  ; 4                                                   ;
; arriav_dqs_delay_chain             ; 4                                                   ;
; arriav_dqs_enable_ctrl             ; 4                                                   ;
; arriav_ff                          ; 36                                                  ;
;     plain                          ; 36                                                  ;
; arriav_hps_sdram_pll               ; 1                                                   ;
; arriav_io_config                   ; 40                                                  ;
; arriav_io_ibuf                     ; 36                                                  ;
; arriav_io_obuf                     ; 46                                                  ;
; arriav_ir_fifo_userdes             ; 32                                                  ;
; arriav_lcell_comb                  ; 1                                                   ;
;     normal                         ; 1                                                   ;
;         0 data inputs              ; 1                                                   ;
; arriav_leveling_delay_chain        ; 40                                                  ;
; arriav_lfifo                       ; 4                                                   ;
; arriav_mem_phy                     ; 1                                                   ;
; arriav_read_fifo_read_clock_select ; 32                                                  ;
; arriav_vfifo                       ; 4                                                   ;
; boundary_port                      ; 72                                                  ;
; cyclonev_hmc                       ; 1                                                   ;
; cyclonev_termination               ; 1                                                   ;
; cyclonev_termination_logic         ; 1                                                   ;
; stratixv_pseudo_diff_out           ; 5                                                   ;
;                                    ;                                                     ;
; Max LUT depth                      ; 0.00                                                ;
; Average LUT depth                  ; 0.00                                                ;
+------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------+
; Elapsed Time Per Partition                              ;
+------------------------------------------+--------------+
; Partition Name                           ; Elapsed Time ;
+------------------------------------------+--------------+
; Top                                      ; 00:01:40     ;
; soc_system_ddr3_hps_hps_io_border:border ; 00:00:00     ;
+------------------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Sep 12 17:19:21 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10Nano -c DE10Nano
Info (16303): Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance
    Info (16304): Mode behavior is affected by advanced setting Physical Synthesis Effort Level (default for this mode is Normal)
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/src/rtl/quartus/multiplier/multiplier.v
    Info (12023): Found entity 1: multiplier File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/multiplier/multiplier.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/src/rtl/quartus/multiplier_unsigned/multiplier_unsigned.v
    Info (12023): Found entity 1: multiplier_unsigned File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/multiplier_unsigned/multiplier_unsigned.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/src/rtl/quartus/divider/divider.v
    Info (12023): Found entity 1: divider File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/divider/divider.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/src/rtl/quartus/divider_unsigned/divider_unsigned.v
    Info (12023): Found entity 1: divider_unsigned File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/divider_unsigned/divider_unsigned.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/src/rtl/quartus/multiplier_signed_unsigned/multiplier_signed_unsigned.v
    Info (12023): Found entity 1: multiplier_signed_unsigned File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/multiplier_signed_unsigned/multiplier_signed_unsigned.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/src/rtl/quartus/wishbone_buff/wishbone_buff.v
    Info (12023): Found entity 1: wishbone_buff File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/wishbone_buff/wishbone_buff.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/submodules/mor1kx/rtl/verilog/mor1kx_cache_lru.v
    Info (12023): Found entity 1: mor1kx_cache_lru File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/submodules/mor1kx/rtl/verilog/mor1kx_cache_lru.v Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/src/rtl/de10nano/ddr3/ddr3_cache_set.sv
    Info (12023): Found entity 1: ddr3_cache_set File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3_cache_set.sv Line: 1
Info (12021): Found 1 design units, including 0 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/src/rtl/wishbone/wishbone_pkg.sv
    Info (12022): Found design unit 1: wishbone_pkg (SystemVerilog) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/wishbone/wishbone_pkg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/src/rtl/common/lru_32.sv
    Info (12023): Found entity 1: lru_32 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/common/lru_32.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/src/rtl/common/lru_16.sv
    Info (12023): Found entity 1: lru_16 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/common/lru_16.sv Line: 1
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../output/fpga_top.v(6940) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 6940
Warning (10890): Verilog HDL Attribute warning at fpga_top.v(7056): overriding existing value for attribute "parallel_case" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 7056
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../output/fpga_top.v(7063) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 7063
Warning (10890): Verilog HDL Attribute warning at fpga_top.v(7179): overriding existing value for attribute "parallel_case" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 7179
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../output/fpga_top.v(7942) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 7942
Warning (10890): Verilog HDL Attribute warning at fpga_top.v(7982): overriding existing value for attribute "parallel_case" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 7982
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../output/fpga_top.v(7987) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 7987
Warning (10890): Verilog HDL Attribute warning at fpga_top.v(8027): overriding existing value for attribute "parallel_case" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 8027
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../output/fpga_top.v(8035) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 8035
Warning (10890): Verilog HDL Attribute warning at fpga_top.v(8101): overriding existing value for attribute "parallel_case" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 8101
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../output/fpga_top.v(8106) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 8106
Warning (10890): Verilog HDL Attribute warning at fpga_top.v(8164): overriding existing value for attribute "parallel_case" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 8164
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../output/fpga_top.v(8169) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 8169
Warning (10890): Verilog HDL Attribute warning at fpga_top.v(8209): overriding existing value for attribute "parallel_case" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 8209
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../output/fpga_top.v(8214) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 8214
Warning (10890): Verilog HDL Attribute warning at fpga_top.v(8249): overriding existing value for attribute "parallel_case" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 8249
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../output/fpga_top.v(8253) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 8253
Warning (10890): Verilog HDL Attribute warning at fpga_top.v(8350): overriding existing value for attribute "parallel_case" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 8350
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../output/fpga_top.v(9094) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 9094
Warning (10890): Verilog HDL Attribute warning at fpga_top.v(9103): overriding existing value for attribute "parallel_case" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 9103
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../output/fpga_top.v(9109) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 9109
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../output/fpga_top.v(9116) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 9116
Warning (10890): Verilog HDL Attribute warning at fpga_top.v(9181): overriding existing value for attribute "parallel_case" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 9181
Warning (10890): Verilog HDL Attribute warning at fpga_top.v(9183): overriding existing value for attribute "parallel_case" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 9183
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../output/fpga_top.v(9191) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 9191
Warning (10890): Verilog HDL Attribute warning at fpga_top.v(9203): overriding existing value for attribute "parallel_case" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 9203
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../output/fpga_top.v(9318) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 9318
Warning (10890): Verilog HDL Attribute warning at fpga_top.v(9402): overriding existing value for attribute "parallel_case" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 9402
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../output/fpga_top.v(9411) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 9411
Warning (10890): Verilog HDL Attribute warning at fpga_top.v(9428): overriding existing value for attribute "parallel_case" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 9428
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../output/fpga_top.v(10015) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 10015
Warning (10890): Verilog HDL Attribute warning at fpga_top.v(10040): overriding existing value for attribute "parallel_case" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 10040
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../output/fpga_top.v(10124) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 10124
Warning (10890): Verilog HDL Attribute warning at fpga_top.v(10149): overriding existing value for attribute "parallel_case" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 10149
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../output/fpga_top.v(10723) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 10723
Warning (10890): Verilog HDL Attribute warning at fpga_top.v(10748): overriding existing value for attribute "parallel_case" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 10748
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../output/fpga_top.v(10832) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 10832
Warning (10890): Verilog HDL Attribute warning at fpga_top.v(10857): overriding existing value for attribute "parallel_case" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 10857
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../output/fpga_top.v(11476) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11476
Warning (10890): Verilog HDL Attribute warning at fpga_top.v(11485): overriding existing value for attribute "parallel_case" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11485
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../output/fpga_top.v(11491) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11491
Warning (10890): Verilog HDL Attribute warning at fpga_top.v(11500): overriding existing value for attribute "parallel_case" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11500
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../output/fpga_top.v(11508) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11508
Warning (10890): Verilog HDL Attribute warning at fpga_top.v(11517): overriding existing value for attribute "parallel_case" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11517
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../output/fpga_top.v(11589) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11589
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../output/fpga_top.v(11598) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11598
Warning (10890): Verilog HDL Attribute warning at fpga_top.v(11642): overriding existing value for attribute "parallel_case" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11642
Warning (10890): Verilog HDL Attribute warning at fpga_top.v(11654): overriding existing value for attribute "parallel_case" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11654
Warning (10335): Unrecognized synthesis attribute "parallel_case" at ../output/fpga_top.v(11663) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11663
Warning (10890): Verilog HDL Attribute warning at fpga_top.v(11680): overriding existing value for attribute "parallel_case" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11680
Info (12021): Found 20 design units, including 20 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/output/fpga_top.v
    Info (12023): Found entity 1: WishBoneAsserts File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 142
    Info (12023): Found entity 2: WishBoneAsserts_1_ File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 1148
    Info (12023): Found entity 3: riscv_ibp File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2491
    Info (12023): Found entity 4: riscv_alu File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 6387
    Info (12023): Found entity 5: riscv_bru File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 7277
    Info (12023): Found entity 6: riscv_lsu File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 8445
    Info (12023): Found entity 7: riscv_mpu File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 9448
    Info (12023): Found entity 8: riscv_dvu File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 10171
    Info (12023): Found entity 9: riscv_csu File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 10879
    Info (12023): Found entity 10: riscv_fsm File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11703
    Info (12023): Found entity 11: riscv_ifu File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11943
    Info (12023): Found entity 12: riscv_idu File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 13532
    Info (12023): Found entity 13: riscv_exu File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 14582
    Info (12023): Found entity 14: riscv_csr File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 17114
    Info (12023): Found entity 15: ledAsserts File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 17756
    Info (12023): Found entity 16: riscv_top File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 17774
    Info (12023): Found entity 17: led_top File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 19150
    Info (12023): Found entity 18: keys_top File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 19319
    Info (12023): Found entity 19: uart_top File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 19517
    Info (12023): Found entity 20: fpga_top File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21025
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/src/rtl/top.sv
    Info (12023): Found entity 1: top File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/top.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/soc_system.v
    Info (12023): Found entity 1: soc_system File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/soc_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_pll.v
    Info (12023): Found entity 1: soc_system_pll File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3.v
    Info (12023): Found entity 1: soc_system_ddr3 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_system_ddr3_mm_interconnect_0 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_system_ddr3_mm_interconnect_0_avalon_st_adapter File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_ddr3_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_ddr3_mm_interconnect_0_rsp_mux File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_ddr3_mm_interconnect_0_cmd_mux File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_ddr3_mm_interconnect_0_cmd_demux File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: soc_system_ddr3_mm_interconnect_0_router_001_default_decode File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: soc_system_ddr3_mm_interconnect_0_router_001 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: soc_system_ddr3_mm_interconnect_0_router_default_decode File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_ddr3_mm_interconnect_0_router File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/altera_edge_detector.v
    Info (12023): Found entity 1: altera_edge_detector File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_edge_detector.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/hps_reset.v
    Info (12023): Found entity 1: hps_reset File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_reset.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/hps_reset_manager.v
    Info (12023): Found entity 1: hps_reset_manager File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_reset_manager.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_hps.v
    Info (12023): Found entity 1: soc_system_ddr3_hps File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_hps.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_hps_hps_io.v
    Info (12023): Found entity 1: soc_system_ddr3_hps_hps_io File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_hps_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_hps_hps_io_border.sv
    Info (12023): Found entity 1: soc_system_ddr3_hps_hps_io_border File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_hps_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_hps_fpga_interfaces.sv
    Info (12023): Found entity 1: soc_system_ddr3_hps_fpga_interfaces File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_hps_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/ip/soc_system/soc_system/synthesis/submodules/altera_address_span_extender.sv
    Info (12023): Found entity 1: altera_address_span_extender File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_address_span_extender.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/src/rtl/quartus/ram_mem/ram_mem.v
    Info (12023): Found entity 1: ram_mem File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/ram_mem/ram_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotin/onedrive/github/riscv-de10-nano/src/rtl/quartus/ram_debug/ram_debug.v
    Info (12023): Found entity 1: ram_debug File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/ram_debug/ram_debug.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for "reset_qual_n" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_edge_detector.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 168
Info (12127): Elaborating entity "fpga_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21490): object "FPGA_CLK1_50_area_rvfi_0_valid" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21490
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21491): object "FPGA_CLK1_50_area_rvfi_0_order" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21491
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21492): object "FPGA_CLK1_50_area_rvfi_0_insn" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21492
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21493): object "FPGA_CLK1_50_area_rvfi_0_trap" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21493
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21494): object "FPGA_CLK1_50_area_rvfi_0_halt" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21494
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21495): object "FPGA_CLK1_50_area_rvfi_0_intr" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21495
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21496): object "FPGA_CLK1_50_area_rvfi_0_mode" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21496
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21497): object "FPGA_CLK1_50_area_rvfi_0_rs1_addr" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21497
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21498): object "FPGA_CLK1_50_area_rvfi_0_rs2_addr" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21498
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21499): object "FPGA_CLK1_50_area_rvfi_0_rs1_rdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21499
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21500): object "FPGA_CLK1_50_area_rvfi_0_rs2_rdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21500
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21501): object "FPGA_CLK1_50_area_rvfi_0_rd_addr" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21501
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21502): object "FPGA_CLK1_50_area_rvfi_0_rd_wdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21502
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21503): object "FPGA_CLK1_50_area_rvfi_0_pc_rdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21503
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21504): object "FPGA_CLK1_50_area_rvfi_0_pc_wdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21504
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21505): object "FPGA_CLK1_50_area_rvfi_0_mem_addr" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21505
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21506): object "FPGA_CLK1_50_area_rvfi_0_mem_rmask" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21506
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21507): object "FPGA_CLK1_50_area_rvfi_0_mem_wmask" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21507
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21508): object "FPGA_CLK1_50_area_rvfi_0_mem_rdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21508
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21509): object "FPGA_CLK1_50_area_rvfi_0_mem_wdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21509
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21510): object "FPGA_CLK1_50_area_rvfi_0_csr_mcycle_rmask" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21510
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21511): object "FPGA_CLK1_50_area_rvfi_0_csr_mcycle_wmask" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21511
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21512): object "FPGA_CLK1_50_area_rvfi_0_csr_mcycle_rdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21512
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21513): object "FPGA_CLK1_50_area_rvfi_0_csr_mcycle_wdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21513
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21514): object "FPGA_CLK1_50_area_rvfi_0_csr_minstret_rmask" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21514
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21515): object "FPGA_CLK1_50_area_rvfi_0_csr_minstret_wmask" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21515
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21516): object "FPGA_CLK1_50_area_rvfi_0_csr_minstret_rdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21516
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21517): object "FPGA_CLK1_50_area_rvfi_0_csr_minstret_wdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21517
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21518): object "FPGA_CLK1_50_area_rvfi_1_valid" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21518
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21519): object "FPGA_CLK1_50_area_rvfi_1_order" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21519
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21520): object "FPGA_CLK1_50_area_rvfi_1_insn" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21520
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21521): object "FPGA_CLK1_50_area_rvfi_1_trap" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21521
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21522): object "FPGA_CLK1_50_area_rvfi_1_halt" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21522
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21523): object "FPGA_CLK1_50_area_rvfi_1_intr" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21523
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21524): object "FPGA_CLK1_50_area_rvfi_1_mode" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21524
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21525): object "FPGA_CLK1_50_area_rvfi_1_rs1_addr" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21525
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21526): object "FPGA_CLK1_50_area_rvfi_1_rs2_addr" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21526
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21527): object "FPGA_CLK1_50_area_rvfi_1_rs1_rdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21527
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21528): object "FPGA_CLK1_50_area_rvfi_1_rs2_rdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21528
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21529): object "FPGA_CLK1_50_area_rvfi_1_rd_addr" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21529
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21530): object "FPGA_CLK1_50_area_rvfi_1_rd_wdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21530
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21531): object "FPGA_CLK1_50_area_rvfi_1_pc_rdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21531
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21532): object "FPGA_CLK1_50_area_rvfi_1_pc_wdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21532
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21533): object "FPGA_CLK1_50_area_rvfi_1_mem_addr" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21533
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21534): object "FPGA_CLK1_50_area_rvfi_1_mem_rmask" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21534
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21535): object "FPGA_CLK1_50_area_rvfi_1_mem_wmask" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21535
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21536): object "FPGA_CLK1_50_area_rvfi_1_mem_rdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21536
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21537): object "FPGA_CLK1_50_area_rvfi_1_mem_wdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21537
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21538): object "FPGA_CLK1_50_area_rvfi_1_csr_mcycle_rmask" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21538
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21539): object "FPGA_CLK1_50_area_rvfi_1_csr_mcycle_wmask" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21539
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21540): object "FPGA_CLK1_50_area_rvfi_1_csr_mcycle_rdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21540
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21541): object "FPGA_CLK1_50_area_rvfi_1_csr_mcycle_wdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21541
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21542): object "FPGA_CLK1_50_area_rvfi_1_csr_minstret_rmask" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21542
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21543): object "FPGA_CLK1_50_area_rvfi_1_csr_minstret_wmask" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21543
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21544): object "FPGA_CLK1_50_area_rvfi_1_csr_minstret_rdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21544
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21545): object "FPGA_CLK1_50_area_rvfi_1_csr_minstret_wdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21545
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21546): object "FPGA_CLK1_50_area_rvfi_2_valid" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21546
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21547): object "FPGA_CLK1_50_area_rvfi_2_order" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21547
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21548): object "FPGA_CLK1_50_area_rvfi_2_insn" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21548
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21549): object "FPGA_CLK1_50_area_rvfi_2_trap" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21549
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21550): object "FPGA_CLK1_50_area_rvfi_2_halt" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21550
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21551): object "FPGA_CLK1_50_area_rvfi_2_intr" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21551
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21552): object "FPGA_CLK1_50_area_rvfi_2_mode" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21552
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21553): object "FPGA_CLK1_50_area_rvfi_2_rs1_addr" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21553
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21554): object "FPGA_CLK1_50_area_rvfi_2_rs2_addr" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21554
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21555): object "FPGA_CLK1_50_area_rvfi_2_rs1_rdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21555
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21556): object "FPGA_CLK1_50_area_rvfi_2_rs2_rdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21556
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21557): object "FPGA_CLK1_50_area_rvfi_2_rd_addr" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21557
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21558): object "FPGA_CLK1_50_area_rvfi_2_rd_wdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21558
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21559): object "FPGA_CLK1_50_area_rvfi_2_pc_rdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21559
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21560): object "FPGA_CLK1_50_area_rvfi_2_pc_wdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21560
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21561): object "FPGA_CLK1_50_area_rvfi_2_mem_addr" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21561
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21562): object "FPGA_CLK1_50_area_rvfi_2_mem_rmask" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21562
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21563): object "FPGA_CLK1_50_area_rvfi_2_mem_wmask" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21563
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21564): object "FPGA_CLK1_50_area_rvfi_2_mem_rdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21564
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21565): object "FPGA_CLK1_50_area_rvfi_2_mem_wdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21565
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21566): object "FPGA_CLK1_50_area_rvfi_2_csr_mcycle_rmask" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21566
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21567): object "FPGA_CLK1_50_area_rvfi_2_csr_mcycle_wmask" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21567
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21568): object "FPGA_CLK1_50_area_rvfi_2_csr_mcycle_rdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21568
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21569): object "FPGA_CLK1_50_area_rvfi_2_csr_mcycle_wdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21569
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21570): object "FPGA_CLK1_50_area_rvfi_2_csr_minstret_rmask" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21570
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21571): object "FPGA_CLK1_50_area_rvfi_2_csr_minstret_wmask" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21571
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21572): object "FPGA_CLK1_50_area_rvfi_2_csr_minstret_rdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21572
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21573): object "FPGA_CLK1_50_area_rvfi_2_csr_minstret_wdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21573
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21574): object "FPGA_CLK1_50_area_rvfi_3_valid" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21574
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21575): object "FPGA_CLK1_50_area_rvfi_3_order" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21575
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21576): object "FPGA_CLK1_50_area_rvfi_3_insn" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21576
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21577): object "FPGA_CLK1_50_area_rvfi_3_trap" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21577
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21578): object "FPGA_CLK1_50_area_rvfi_3_halt" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21578
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21579): object "FPGA_CLK1_50_area_rvfi_3_intr" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21579
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21580): object "FPGA_CLK1_50_area_rvfi_3_mode" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21580
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21581): object "FPGA_CLK1_50_area_rvfi_3_rs1_addr" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21581
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21582): object "FPGA_CLK1_50_area_rvfi_3_rs2_addr" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21582
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21583): object "FPGA_CLK1_50_area_rvfi_3_rs1_rdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21583
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21584): object "FPGA_CLK1_50_area_rvfi_3_rs2_rdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21584
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21585): object "FPGA_CLK1_50_area_rvfi_3_rd_addr" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21585
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21586): object "FPGA_CLK1_50_area_rvfi_3_rd_wdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21586
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21587): object "FPGA_CLK1_50_area_rvfi_3_pc_rdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21587
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21588): object "FPGA_CLK1_50_area_rvfi_3_pc_wdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21588
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21589): object "FPGA_CLK1_50_area_rvfi_3_mem_addr" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21589
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21590): object "FPGA_CLK1_50_area_rvfi_3_mem_rmask" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21590
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21591): object "FPGA_CLK1_50_area_rvfi_3_mem_wmask" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21591
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21592): object "FPGA_CLK1_50_area_rvfi_3_mem_rdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21592
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21593): object "FPGA_CLK1_50_area_rvfi_3_mem_wdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21593
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21594): object "FPGA_CLK1_50_area_rvfi_3_csr_mcycle_rmask" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21594
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21595): object "FPGA_CLK1_50_area_rvfi_3_csr_mcycle_wmask" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21595
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21596): object "FPGA_CLK1_50_area_rvfi_3_csr_mcycle_rdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21596
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21597): object "FPGA_CLK1_50_area_rvfi_3_csr_mcycle_wdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21597
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21598): object "FPGA_CLK1_50_area_rvfi_3_csr_minstret_rmask" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21598
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21599): object "FPGA_CLK1_50_area_rvfi_3_csr_minstret_wmask" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21599
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21600): object "FPGA_CLK1_50_area_rvfi_3_csr_minstret_rdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21600
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21601): object "FPGA_CLK1_50_area_rvfi_3_csr_minstret_wdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21601
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21602): object "FPGA_CLK1_50_area_rvfi_4_valid" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21602
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21603): object "FPGA_CLK1_50_area_rvfi_4_order" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21603
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21604): object "FPGA_CLK1_50_area_rvfi_4_insn" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21604
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21605): object "FPGA_CLK1_50_area_rvfi_4_trap" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21605
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21606): object "FPGA_CLK1_50_area_rvfi_4_halt" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21606
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21607): object "FPGA_CLK1_50_area_rvfi_4_intr" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21607
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21608): object "FPGA_CLK1_50_area_rvfi_4_mode" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21608
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21609): object "FPGA_CLK1_50_area_rvfi_4_rs1_addr" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21609
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21610): object "FPGA_CLK1_50_area_rvfi_4_rs2_addr" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21610
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21611): object "FPGA_CLK1_50_area_rvfi_4_rs1_rdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21611
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21612): object "FPGA_CLK1_50_area_rvfi_4_rs2_rdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21612
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21613): object "FPGA_CLK1_50_area_rvfi_4_rd_addr" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21613
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21614): object "FPGA_CLK1_50_area_rvfi_4_rd_wdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21614
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21615): object "FPGA_CLK1_50_area_rvfi_4_pc_rdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21615
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21616): object "FPGA_CLK1_50_area_rvfi_4_pc_wdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21616
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21617): object "FPGA_CLK1_50_area_rvfi_4_mem_addr" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21617
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21618): object "FPGA_CLK1_50_area_rvfi_4_mem_rmask" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21618
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21619): object "FPGA_CLK1_50_area_rvfi_4_mem_wmask" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21619
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21620): object "FPGA_CLK1_50_area_rvfi_4_mem_rdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21620
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21621): object "FPGA_CLK1_50_area_rvfi_4_mem_wdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21621
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21622): object "FPGA_CLK1_50_area_rvfi_4_csr_mcycle_rmask" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21622
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21623): object "FPGA_CLK1_50_area_rvfi_4_csr_mcycle_wmask" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21623
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21624): object "FPGA_CLK1_50_area_rvfi_4_csr_mcycle_rdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21624
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21625): object "FPGA_CLK1_50_area_rvfi_4_csr_mcycle_wdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21625
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21626): object "FPGA_CLK1_50_area_rvfi_4_csr_minstret_rmask" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21626
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21627): object "FPGA_CLK1_50_area_rvfi_4_csr_minstret_wmask" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21627
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21628): object "FPGA_CLK1_50_area_rvfi_4_csr_minstret_rdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21628
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21629): object "FPGA_CLK1_50_area_rvfi_4_csr_minstret_wdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21629
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21630): object "FPGA_CLK1_50_area_rvfi_5_valid" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21630
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21631): object "FPGA_CLK1_50_area_rvfi_5_order" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21631
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21632): object "FPGA_CLK1_50_area_rvfi_5_insn" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21632
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21633): object "FPGA_CLK1_50_area_rvfi_5_trap" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21633
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21634): object "FPGA_CLK1_50_area_rvfi_5_halt" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21634
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21635): object "FPGA_CLK1_50_area_rvfi_5_intr" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21635
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21636): object "FPGA_CLK1_50_area_rvfi_5_mode" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21636
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21637): object "FPGA_CLK1_50_area_rvfi_5_rs1_addr" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21637
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21638): object "FPGA_CLK1_50_area_rvfi_5_rs2_addr" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21638
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21639): object "FPGA_CLK1_50_area_rvfi_5_rs1_rdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21639
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21640): object "FPGA_CLK1_50_area_rvfi_5_rs2_rdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21640
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21641): object "FPGA_CLK1_50_area_rvfi_5_rd_addr" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21641
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21642): object "FPGA_CLK1_50_area_rvfi_5_rd_wdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21642
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21643): object "FPGA_CLK1_50_area_rvfi_5_pc_rdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21643
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21644): object "FPGA_CLK1_50_area_rvfi_5_pc_wdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21644
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21645): object "FPGA_CLK1_50_area_rvfi_5_mem_addr" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21645
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21646): object "FPGA_CLK1_50_area_rvfi_5_mem_rmask" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21646
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21647): object "FPGA_CLK1_50_area_rvfi_5_mem_wmask" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21647
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21648): object "FPGA_CLK1_50_area_rvfi_5_mem_rdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21648
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21649): object "FPGA_CLK1_50_area_rvfi_5_mem_wdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21649
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21650): object "FPGA_CLK1_50_area_rvfi_5_csr_mcycle_rmask" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21650
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21651): object "FPGA_CLK1_50_area_rvfi_5_csr_mcycle_wmask" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21651
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21652): object "FPGA_CLK1_50_area_rvfi_5_csr_mcycle_rdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21652
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21653): object "FPGA_CLK1_50_area_rvfi_5_csr_mcycle_wdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21653
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21654): object "FPGA_CLK1_50_area_rvfi_5_csr_minstret_rmask" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21654
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21655): object "FPGA_CLK1_50_area_rvfi_5_csr_minstret_wmask" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21655
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21656): object "FPGA_CLK1_50_area_rvfi_5_csr_minstret_rdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21656
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(21657): object "FPGA_CLK1_50_area_rvfi_5_csr_minstret_wdata" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21657
Warning (12125): Using design file /users/jotin/onedrive/github/riscv-de10-nano/src/rtl/de10nano/ddr3/ddr3.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ddr3 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3.sv Line: 3
Info (12128): Elaborating entity "ddr3" for hierarchy "ddr3:ddr3_1_" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21677
Warning (10036): Verilog HDL or VHDL warning at ddr3.sv(66): object "ddr3_avl_wait" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3.sv Line: 66
Warning (10763): Verilog HDL warning at ddr3.sv(158): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3.sv Line: 158
Warning (10230): Verilog HDL assignment warning at ddr3.sv(350): truncated value with size 32 to match size of target (2) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3.sv Line: 350
Warning (10230): Verilog HDL assignment warning at ddr3.sv(364): truncated value with size 32 to match size of target (2) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3.sv Line: 364
Warning (10763): Verilog HDL warning at ddr3.sv(316): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3.sv Line: 316
Warning (12125): Using design file /users/jotin/onedrive/github/riscv-de10-nano/src/rtl/de10nano/ddr3/ddr3_cntl.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ddr3_cntl File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3_cntl.sv Line: 3
Info (12128): Elaborating entity "ddr3_cntl" for hierarchy "ddr3:ddr3_1_|ddr3_cntl:cntl" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3.sv Line: 93
Warning (12125): Using design file /users/jotin/onedrive/github/riscv-de10-nano/src/rtl/de10nano/ddr3/ddr3_cache.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ddr3_cache File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3_cache.sv Line: 3
Warning (10236): Verilog HDL Implicit Net warning at ddr3_cache.sv(74): created implicit net for "bus_req_stgd" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3_cache.sv Line: 74
Info (12128): Elaborating entity "ddr3_cache" for hierarchy "ddr3:ddr3_1_|ddr3_cache:inst_cache" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3.sv Line: 107
Warning (10036): Verilog HDL or VHDL warning at ddr3_cache.sv(60): object "mem_buffer_lru_entry_next" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3_cache.sv Line: 60
Warning (10230): Verilog HDL assignment warning at ddr3_cache.sv(218): truncated value with size 32 to match size of target (4) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3_cache.sv Line: 218
Warning (10230): Verilog HDL assignment warning at ddr3_cache.sv(372): truncated value with size 32 to match size of target (2) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3_cache.sv Line: 372
Warning (10230): Verilog HDL assignment warning at ddr3_cache.sv(374): truncated value with size 32 to match size of target (2) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3_cache.sv Line: 374
Warning (10763): Verilog HDL warning at ddr3_cache.sv(192): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3_cache.sv Line: 192
Info (12128): Elaborating entity "wishbone_buff" for hierarchy "ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3_cache.sv Line: 89
Info (12128): Elaborating entity "scfifo" for hierarchy "ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/wishbone_buff/wishbone_buff.v Line: 91
Info (12130): Elaborated megafunction instantiation "ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/wishbone_buff/wishbone_buff.v Line: 91
Info (12133): Instantiated megafunction "ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component" with the following parameter: File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/wishbone_buff/wishbone_buff.v Line: 91
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "2"
    Info (12134): Parameter "almost_full_value" = "15"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "80"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_omg1.tdf
    Info (12023): Found entity 1: scfifo_omg1 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/scfifo_omg1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_omg1" for hierarchy "ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_1u91.tdf
    Info (12023): Found entity 1: a_dpfifo_1u91 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/a_dpfifo_1u91.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_1u91" for hierarchy "ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/scfifo_omg1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_60i1.tdf
    Info (12023): Found entity 1: altsyncram_60i1 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_60i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_60i1" for hierarchy "ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/a_dpfifo_1u91.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_3l8.tdf
    Info (12023): Found entity 1: cmpr_3l8 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/cmpr_3l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_3l8" for hierarchy "ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|cmpr_3l8:almost_full_comparer" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/a_dpfifo_1u91.tdf Line: 55
Info (12128): Elaborating entity "cmpr_3l8" for hierarchy "ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|cmpr_3l8:three_comparison" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/a_dpfifo_1u91.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_e2b.tdf
    Info (12023): Found entity 1: cntr_e2b File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/cntr_e2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_e2b" for hierarchy "ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|cntr_e2b:rd_ptr_msb" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/a_dpfifo_1u91.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r27.tdf
    Info (12023): Found entity 1: cntr_r27 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/cntr_r27.tdf Line: 26
Info (12128): Elaborating entity "cntr_r27" for hierarchy "ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|cntr_r27:usedw_counter" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/a_dpfifo_1u91.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_f2b.tdf
    Info (12023): Found entity 1: cntr_f2b File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/cntr_f2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_f2b" for hierarchy "ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|cntr_f2b:wr_ptr" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/a_dpfifo_1u91.tdf Line: 59
Info (12128): Elaborating entity "ddr3_cache_set" for hierarchy "ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3_cache.sv Line: 134
Warning (10230): Verilog HDL assignment warning at ddr3_cache_set.sv(89): truncated value with size 32 to match size of target (2) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3_cache_set.sv Line: 89
Warning (10230): Verilog HDL assignment warning at ddr3_cache_set.sv(125): truncated value with size 32 to match size of target (2) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3_cache_set.sv Line: 125
Warning (10230): Verilog HDL assignment warning at ddr3_cache_set.sv(168): truncated value with size 32 to match size of target (4) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3_cache_set.sv Line: 168
Warning (10230): Verilog HDL assignment warning at ddr3_cache_set.sv(172): truncated value with size 4 to match size of target (2) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3_cache_set.sv Line: 172
Warning (10763): Verilog HDL warning at ddr3_cache_set.sv(146): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3_cache_set.sv Line: 146
Info (12128): Elaborating entity "mor1kx_cache_lru" for hierarchy "ddr3:ddr3_1_|ddr3_cache:inst_cache|ddr3_cache_set:gen_set[0].set|mor1kx_cache_lru:mem_lru" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3_cache_set.sv Line: 76
Warning (12125): Using design file /users/jotin/onedrive/github/riscv-de10-nano/src/rtl/de10nano/ddr3/ddr3_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ddr3_fifo File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3_fifo.v Line: 40
Info (12128): Elaborating entity "ddr3_fifo" for hierarchy "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3.sv Line: 404
Info (12128): Elaborating entity "dcfifo" for hierarchy "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3_fifo.v Line: 85
Info (12130): Elaborated megafunction instantiation "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3_fifo.v Line: 85
Info (12133): Instantiated megafunction "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3_fifo.v Line: 85
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "4"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "192"
    Info (12134): Parameter "lpm_widthu" = "2"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_hdp1.tdf
    Info (12023): Found entity 1: dcfifo_hdp1 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/dcfifo_hdp1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_hdp1" for hierarchy "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_9u6.tdf
    Info (12023): Found entity 1: a_graycounter_9u6 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/a_graycounter_9u6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_9u6" for hierarchy "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|a_graycounter_9u6:rdptr_g1p" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/dcfifo_hdp1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_5cc.tdf
    Info (12023): Found entity 1: a_graycounter_5cc File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/a_graycounter_5cc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_5cc" for hierarchy "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|a_graycounter_5cc:wrptr_g1p" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/dcfifo_hdp1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i1b1.tdf
    Info (12023): Found entity 1: altsyncram_i1b1 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_i1b1" for hierarchy "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/dcfifo_hdp1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/dffpipe_3dc.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|dffpipe_3dc:rdaclr" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/dcfifo_hdp1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_qnl File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/alt_synch_pipe_qnl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_qnl" for hierarchy "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|alt_synch_pipe_qnl:rs_dgwp" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/dcfifo_hdp1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_bd9.tdf
    Info (12023): Found entity 1: dffpipe_bd9 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/dffpipe_bd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_bd9" for hierarchy "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe10" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/alt_synch_pipe_qnl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qu5.tdf
    Info (12023): Found entity 1: cmpr_qu5 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/cmpr_qu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_qu5" for hierarchy "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|cmpr_qu5:rdempty_eq_comp1_lsb" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/dcfifo_hdp1.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_pu5.tdf
    Info (12023): Found entity 1: cmpr_pu5 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/cmpr_pu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_pu5" for hierarchy "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|cmpr_pu5:rdempty_eq_comp1_msb" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/dcfifo_hdp1.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/mux_5r7.tdf Line: 23
Info (12128): Elaborating entity "mux_5r7" for hierarchy "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/dcfifo_hdp1.tdf Line: 86
Warning (12125): Using design file /users/jotin/onedrive/github/riscv-de10-nano/src/rtl/mmc/mmc_wb.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mmc_wb File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/mmc/mmc_wb.sv Line: 3
Info (12128): Elaborating entity "mmc_wb" for hierarchy "mmc_wb:FPGA_CLK1_50_area_mmc_inst" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21699
Info (12128): Elaborating entity "riscv_top" for hierarchy "riscv_top:FPGA_CLK1_50_area_cpu" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21928
Info (12128): Elaborating entity "WishBoneAsserts" for hierarchy "riscv_top:FPGA_CLK1_50_area_cpu|WishBoneAsserts:wishBoneAsserts_12_" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 18378
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(319): object "reqOutgoing_cyc" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 319
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(320): object "reqOutgoing_stb" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 320
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(321): object "reqOutgoing_we" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 321
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(322): object "reqOutgoing_adr" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 322
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(324): object "reqOutgoing_data" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 324
Warning (10175): Verilog HDL warning at fpga_top.v(1004): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 1004
Warning (10175): Verilog HDL warning at fpga_top.v(1014): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 1014
Warning (10175): Verilog HDL warning at fpga_top.v(1024): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 1024
Warning (10175): Verilog HDL warning at fpga_top.v(1036): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 1036
Warning (10175): Verilog HDL warning at fpga_top.v(1049): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 1049
Warning (10175): Verilog HDL warning at fpga_top.v(1061): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 1061
Warning (10175): Verilog HDL warning at fpga_top.v(1073): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 1073
Warning (10175): Verilog HDL warning at fpga_top.v(1085): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 1085
Warning (10175): Verilog HDL warning at fpga_top.v(1098): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 1098
Warning (10175): Verilog HDL warning at fpga_top.v(1110): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 1110
Warning (10175): Verilog HDL warning at fpga_top.v(1122): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 1122
Warning (12158): Entity "WishBoneAsserts" contains only dangling pins File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 18378
Info (12128): Elaborating entity "riscv_fsm" for hierarchy "riscv_top:FPGA_CLK1_50_area_cpu|riscv_fsm:fsm" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 18460
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(11769): object "statePrev_string" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11769
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(11770): object "state_1__string" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11770
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(11771): object "stateNext_string" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11771
Info (10264): Verilog HDL Case Statement information at fpga_top.v(11812): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11812
Info (10264): Verilog HDL Case Statement information at fpga_top.v(11868): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11868
Info (10264): Verilog HDL Case Statement information at fpga_top.v(11885): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11885
Info (12128): Elaborating entity "riscv_ifu" for hierarchy "riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 18502
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(12085): object "bufFull" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 12085
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(12096): object "bufEmpty" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 12096
Info (12128): Elaborating entity "riscv_ibp" for hierarchy "riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 12210
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(2723): object "misfetchNonBr" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2723
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(2724): object "misfetchBrTaken" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2724
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(2725): object "misfetchBrNotTaken" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2725
Info (10264): Verilog HDL Case Statement information at fpga_top.v(4445): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 4445
Info (10264): Verilog HDL Case Statement information at fpga_top.v(4463): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 4463
Info (10264): Verilog HDL Case Statement information at fpga_top.v(4490): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 4490
Info (10264): Verilog HDL Case Statement information at fpga_top.v(4508): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 4508
Info (10264): Verilog HDL Case Statement information at fpga_top.v(4535): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 4535
Info (10264): Verilog HDL Case Statement information at fpga_top.v(4553): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 4553
Info (10264): Verilog HDL Case Statement information at fpga_top.v(4580): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 4580
Info (10264): Verilog HDL Case Statement information at fpga_top.v(4598): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 4598
Info (10264): Verilog HDL Case Statement information at fpga_top.v(4625): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 4625
Info (10264): Verilog HDL Case Statement information at fpga_top.v(4643): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 4643
Info (10264): Verilog HDL Case Statement information at fpga_top.v(4670): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 4670
Info (10264): Verilog HDL Case Statement information at fpga_top.v(4688): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 4688
Info (10264): Verilog HDL Case Statement information at fpga_top.v(4715): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 4715
Info (10264): Verilog HDL Case Statement information at fpga_top.v(4733): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 4733
Info (10264): Verilog HDL Case Statement information at fpga_top.v(4760): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 4760
Info (10264): Verilog HDL Case Statement information at fpga_top.v(4778): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 4778
Info (10264): Verilog HDL Case Statement information at fpga_top.v(4805): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 4805
Info (10264): Verilog HDL Case Statement information at fpga_top.v(4823): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 4823
Info (10264): Verilog HDL Case Statement information at fpga_top.v(4850): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 4850
Info (10264): Verilog HDL Case Statement information at fpga_top.v(4868): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 4868
Info (10264): Verilog HDL Case Statement information at fpga_top.v(4895): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 4895
Info (10264): Verilog HDL Case Statement information at fpga_top.v(4913): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 4913
Info (10264): Verilog HDL Case Statement information at fpga_top.v(4940): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 4940
Info (10264): Verilog HDL Case Statement information at fpga_top.v(4958): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 4958
Info (10264): Verilog HDL Case Statement information at fpga_top.v(4985): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 4985
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5003): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5003
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5030): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5030
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5048): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5048
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5075): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5075
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5093): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5093
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5120): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5120
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5138): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5138
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5162): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5162
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5180): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5180
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5200): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5200
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5218): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5218
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5238): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5238
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5256): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5256
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5276): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5276
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5294): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5294
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5314): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5314
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5332): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5332
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5352): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5352
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5370): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5370
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5390): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5390
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5408): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5408
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5428): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5428
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5446): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5446
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5466): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5466
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5484): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5484
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5504): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5504
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5522): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5522
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5542): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5542
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5560): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5560
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5580): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5580
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5598): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5598
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5618): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5618
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5636): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5636
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5656): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5656
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5674): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5674
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5694): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5694
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5712): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5712
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5732): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5732
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5750): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5750
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5771): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5771
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5789): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5789
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5809): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5809
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5827): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5827
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5847): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5847
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5865): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5865
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5885): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5885
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5903): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5903
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5923): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5923
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5941): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5941
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5961): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5961
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5979): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5979
Info (10264): Verilog HDL Case Statement information at fpga_top.v(5999): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 5999
Info (10264): Verilog HDL Case Statement information at fpga_top.v(6017): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 6017
Info (10264): Verilog HDL Case Statement information at fpga_top.v(6037): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 6037
Info (10264): Verilog HDL Case Statement information at fpga_top.v(6055): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 6055
Info (10264): Verilog HDL Case Statement information at fpga_top.v(6075): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 6075
Info (10264): Verilog HDL Case Statement information at fpga_top.v(6093): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 6093
Info (10264): Verilog HDL Case Statement information at fpga_top.v(6113): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 6113
Info (10264): Verilog HDL Case Statement information at fpga_top.v(6131): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 6131
Info (10264): Verilog HDL Case Statement information at fpga_top.v(6151): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 6151
Info (10264): Verilog HDL Case Statement information at fpga_top.v(6169): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 6169
Info (10264): Verilog HDL Case Statement information at fpga_top.v(6189): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 6189
Info (10264): Verilog HDL Case Statement information at fpga_top.v(6207): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 6207
Info (10264): Verilog HDL Case Statement information at fpga_top.v(6227): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 6227
Info (10264): Verilog HDL Case Statement information at fpga_top.v(6245): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 6245
Info (10264): Verilog HDL Case Statement information at fpga_top.v(6265): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 6265
Info (10264): Verilog HDL Case Statement information at fpga_top.v(6283): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 6283
Info (10264): Verilog HDL Case Statement information at fpga_top.v(6303): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 6303
Info (10264): Verilog HDL Case Statement information at fpga_top.v(6321): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 6321
Info (10264): Verilog HDL Case Statement information at fpga_top.v(6341): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 6341
Info (10264): Verilog HDL Case Statement information at fpga_top.v(6359): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 6359
Warning (10034): Output port "selNext" at fpga_top.v(2502) has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2502
Warning (12125): Using design file /users/jotin/onedrive/github/riscv-de10-nano/src/rtl/mor1kx/mor1kx_cache_lru_accessfix.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mor1kx_cache_lru_accessfix File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/mor1kx/mor1kx_cache_lru_accessfix.v Line: 86
Info (12128): Elaborating entity "mor1kx_cache_lru_accessfix" for hierarchy "riscv_top:FPGA_CLK1_50_area_cpu|riscv_ifu:ifu|riscv_ibp:ibp|mor1kx_cache_lru_accessfix:lru" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2866
Info (12128): Elaborating entity "riscv_idu" for hierarchy "riscv_top:FPGA_CLK1_50_area_cpu|riscv_idu:idu" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 18532
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(13670): object "instDecoded_Op_string" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 13670
Warning (10762): Verilog HDL Case Statement warning at fpga_top.v(13745): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 13745
Info (10264): Verilog HDL Case Statement information at fpga_top.v(13745): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 13745
Info (12128): Elaborating entity "riscv_exu" for hierarchy "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 18780
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(15157): object "aluHazard" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 15157
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(15159): object "bruHazard" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 15159
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(15161): object "lsuHazard" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 15161
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(15165): object "dvuHazard" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 15165
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(15167): object "csuHazard" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 15167
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(15175): object "instDecoded_Op_string" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 15175
Warning (10762): Verilog HDL Case Statement warning at fpga_top.v(15832): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 15832
Info (10264): Verilog HDL Case Statement information at fpga_top.v(15832): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 15832
Info (12128): Elaborating entity "WishBoneAsserts_1_" for hierarchy "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|WishBoneAsserts_1_:wishBoneAsserts_13_" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 15250
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(1325): object "reqOutgoing_cyc" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 1325
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(1326): object "reqOutgoing_stb" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 1326
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(1327): object "reqOutgoing_we" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 1327
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(1328): object "reqOutgoing_adr" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 1328
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(1330): object "reqOutgoing_data" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 1330
Warning (10175): Verilog HDL warning at fpga_top.v(2010): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2010
Warning (10175): Verilog HDL warning at fpga_top.v(2020): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2020
Warning (10175): Verilog HDL warning at fpga_top.v(2030): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2030
Warning (10175): Verilog HDL warning at fpga_top.v(2042): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2042
Warning (10175): Verilog HDL warning at fpga_top.v(2055): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2055
Warning (10175): Verilog HDL warning at fpga_top.v(2067): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2067
Warning (10175): Verilog HDL warning at fpga_top.v(2079): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2079
Warning (10175): Verilog HDL warning at fpga_top.v(2091): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2091
Warning (10175): Verilog HDL warning at fpga_top.v(2103): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2103
Warning (10175): Verilog HDL warning at fpga_top.v(2115): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2115
Warning (10175): Verilog HDL warning at fpga_top.v(2127): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2127
Warning (10175): Verilog HDL warning at fpga_top.v(2139): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2139
Warning (10175): Verilog HDL warning at fpga_top.v(2151): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2151
Warning (10175): Verilog HDL warning at fpga_top.v(2163): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2163
Warning (10175): Verilog HDL warning at fpga_top.v(2175): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2175
Warning (10175): Verilog HDL warning at fpga_top.v(2187): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2187
Warning (10175): Verilog HDL warning at fpga_top.v(2199): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2199
Warning (10175): Verilog HDL warning at fpga_top.v(2211): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2211
Warning (10175): Verilog HDL warning at fpga_top.v(2223): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2223
Warning (10175): Verilog HDL warning at fpga_top.v(2235): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2235
Warning (10175): Verilog HDL warning at fpga_top.v(2247): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2247
Warning (10175): Verilog HDL warning at fpga_top.v(2259): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2259
Warning (10175): Verilog HDL warning at fpga_top.v(2271): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2271
Warning (10175): Verilog HDL warning at fpga_top.v(2283): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2283
Warning (10175): Verilog HDL warning at fpga_top.v(2295): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2295
Warning (10175): Verilog HDL warning at fpga_top.v(2307): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2307
Warning (10175): Verilog HDL warning at fpga_top.v(2319): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2319
Warning (10175): Verilog HDL warning at fpga_top.v(2331): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2331
Warning (10175): Verilog HDL warning at fpga_top.v(2343): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2343
Warning (10175): Verilog HDL warning at fpga_top.v(2355): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2355
Warning (10175): Verilog HDL warning at fpga_top.v(2367): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2367
Warning (10175): Verilog HDL warning at fpga_top.v(2379): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2379
Warning (10175): Verilog HDL warning at fpga_top.v(2391): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2391
Warning (10175): Verilog HDL warning at fpga_top.v(2403): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2403
Warning (10175): Verilog HDL warning at fpga_top.v(2415): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2415
Warning (10175): Verilog HDL warning at fpga_top.v(2427): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2427
Warning (10175): Verilog HDL warning at fpga_top.v(2440): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2440
Warning (10175): Verilog HDL warning at fpga_top.v(2452): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2452
Warning (10175): Verilog HDL warning at fpga_top.v(2464): ignoring unsupported system task File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 2464
Warning (12158): Entity "WishBoneAsserts_1_" contains only dangling pins File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 15250
Info (12128): Elaborating entity "riscv_alu" for hierarchy "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_alu:alu" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 15340
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(6512): object "inst_CSR" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 6512
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(6513): object "inst_Pred" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 6513
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(6514): object "inst_Succ" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 6514
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(6519): object "instDecoded_Op_string" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 6519
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(6520): object "inst_Op_string" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 6520
Warning (10762): Verilog HDL Case Statement warning at fpga_top.v(6751): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 6751
Info (10264): Verilog HDL Case Statement information at fpga_top.v(6751): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 6751
Warning (10762): Verilog HDL Case Statement warning at fpga_top.v(6841): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 6841
Info (10264): Verilog HDL Case Statement information at fpga_top.v(6841): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 6841
Info (12128): Elaborating entity "riscv_bru" for hierarchy "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_bru:bru" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 15435
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(7460): object "inst_CSR" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 7460
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(7461): object "inst_Pred" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 7461
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(7462): object "inst_Succ" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 7462
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(7467): object "instDecoded_Op_string" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 7467
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(7468): object "inst_Op_string" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 7468
Warning (10762): Verilog HDL Case Statement warning at fpga_top.v(7752): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 7752
Info (10264): Verilog HDL Case Statement information at fpga_top.v(7752): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 7752
Warning (10762): Verilog HDL Case Statement warning at fpga_top.v(7842): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 7842
Info (10264): Verilog HDL Case Statement information at fpga_top.v(7842): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 7842
Info (12128): Elaborating entity "riscv_lsu" for hierarchy "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_lsu:lsu" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 15542
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(8596): object "inst_CSR" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 8596
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(8597): object "inst_Pred" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 8597
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(8598): object "inst_Succ" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 8598
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(8609): object "busDataRsp_ack" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 8609
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(8610): object "busDataRsp_err" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 8610
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(8611): object "busDataRsp_rty" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 8611
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(8613): object "busDataRsp_tga" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 8613
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(8614): object "busDataRsp_tgd" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 8614
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(8615): object "busDataRsp_tgc" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 8615
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(8616): object "pendingRsp" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 8616
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(8622): object "instDecoded_Op_string" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 8622
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(8623): object "inst_Op_string" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 8623
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(8624): object "state_1__string" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 8624
Warning (10762): Verilog HDL Case Statement warning at fpga_top.v(8885): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 8885
Info (10264): Verilog HDL Case Statement information at fpga_top.v(8885): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 8885
Warning (10762): Verilog HDL Case Statement warning at fpga_top.v(8975): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 8975
Info (10264): Verilog HDL Case Statement information at fpga_top.v(8975): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 8975
Info (10264): Verilog HDL Case Statement information at fpga_top.v(9065): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 9065
Warning (10240): Verilog HDL Always Construct warning at fpga_top.v(9293): inferring latch(es) for variable "busDataReq_tga", which holds its previous value in one or more paths through the always construct File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 9293
Warning (10240): Verilog HDL Always Construct warning at fpga_top.v(9293): inferring latch(es) for variable "busDataReq_tgd", which holds its previous value in one or more paths through the always construct File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 9293
Warning (10240): Verilog HDL Always Construct warning at fpga_top.v(9293): inferring latch(es) for variable "busDataReq_tgc", which holds its previous value in one or more paths through the always construct File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 9293
Info (10041): Inferred latch for "busDataReq_tgc[0]" at fpga_top.v(9293) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 9293
Info (10041): Inferred latch for "busDataReq_tgc[1]" at fpga_top.v(9293) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 9293
Info (10041): Inferred latch for "busDataReq_tgc[2]" at fpga_top.v(9293) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 9293
Info (10041): Inferred latch for "busDataReq_tgc[3]" at fpga_top.v(9293) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 9293
Info (10041): Inferred latch for "busDataReq_tgd[0]" at fpga_top.v(9293) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 9293
Info (10041): Inferred latch for "busDataReq_tga[0]" at fpga_top.v(9293) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 9293
Info (12128): Elaborating entity "riscv_mpu" for hierarchy "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 15632
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(9569): object "inst_Immed" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 9569
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(9570): object "inst_CSR" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 9570
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(9571): object "inst_Pred" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 9571
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(9572): object "inst_Succ" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 9572
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(9579): object "instDecoded_Op_string" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 9579
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(9580): object "inst_Op_string" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 9580
Warning (10762): Verilog HDL Case Statement warning at fpga_top.v(9817): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 9817
Info (10264): Verilog HDL Case Statement information at fpga_top.v(9817): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 9817
Warning (10762): Verilog HDL Case Statement warning at fpga_top.v(9907): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 9907
Info (10264): Verilog HDL Case Statement information at fpga_top.v(9907): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 9907
Info (12128): Elaborating entity "multiplier" for hierarchy "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 9600
Info (12128): Elaborating entity "lpm_mult" for hierarchy "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/multiplier/multiplier.v Line: 62
Info (12130): Elaborated megafunction instantiation "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/multiplier/multiplier.v Line: 62
Info (12133): Instantiated megafunction "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component" with the following parameter: File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/multiplier/multiplier.v Line: 62
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=9"
    Info (12134): Parameter "lpm_pipeline" = "2"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "32"
    Info (12134): Parameter "lpm_widthb" = "32"
    Info (12134): Parameter "lpm_widthp" = "64"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_his.v
    Info (12023): Found entity 1: mult_his File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/mult_his.v Line: 29
Info (12128): Elaborating entity "mult_his" for hierarchy "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier:multiplier_1_|lpm_mult:lpm_mult_component|mult_his:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "multiplier_unsigned" for hierarchy "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 9606
Info (12128): Elaborating entity "lpm_mult" for hierarchy "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/multiplier_unsigned/multiplier_unsigned.v Line: 62
Info (12130): Elaborated megafunction instantiation "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/multiplier_unsigned/multiplier_unsigned.v Line: 62
Info (12133): Instantiated megafunction "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component" with the following parameter: File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/multiplier_unsigned/multiplier_unsigned.v Line: 62
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=9"
    Info (12134): Parameter "lpm_pipeline" = "2"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "32"
    Info (12134): Parameter "lpm_widthb" = "32"
    Info (12134): Parameter "lpm_widthp" = "64"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_kps.v
    Info (12023): Found entity 1: mult_kps File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/mult_kps.v Line: 29
Info (12128): Elaborating entity "mult_kps" for hierarchy "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_unsigned:multiplier_unsigned_1_|lpm_mult:lpm_mult_component|mult_kps:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "multiplier_signed_unsigned" for hierarchy "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 9612
Info (12128): Elaborating entity "lpm_mult" for hierarchy "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/multiplier_signed_unsigned/multiplier_signed_unsigned.v Line: 62
Info (12130): Elaborated megafunction instantiation "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/multiplier_signed_unsigned/multiplier_signed_unsigned.v Line: 62
Info (12133): Instantiated megafunction "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component" with the following parameter: File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/multiplier_signed_unsigned/multiplier_signed_unsigned.v Line: 62
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=9"
    Info (12134): Parameter "lpm_pipeline" = "2"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "32"
    Info (12134): Parameter "lpm_widthb" = "33"
    Info (12134): Parameter "lpm_widthp" = "65"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jis.v
    Info (12023): Found entity 1: mult_jis File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/mult_jis.v Line: 29
Info (12128): Elaborating entity "mult_jis" for hierarchy "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_mpu:mpu|multiplier_signed_unsigned:multiplier_signed_unsigned_1_|lpm_mult:lpm_mult_component|mult_jis:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "riscv_dvu" for hierarchy "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 15722
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(10287): object "inst_Immed" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 10287
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(10288): object "inst_CSR" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 10288
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(10289): object "inst_Pred" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 10289
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(10290): object "inst_Succ" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 10290
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(10297): object "instDecoded_Op_string" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 10297
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(10298): object "inst_Op_string" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 10298
Warning (10762): Verilog HDL Case Statement warning at fpga_top.v(10527): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 10527
Info (10264): Verilog HDL Case Statement information at fpga_top.v(10527): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 10527
Warning (10762): Verilog HDL Case Statement warning at fpga_top.v(10617): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 10617
Info (10264): Verilog HDL Case Statement information at fpga_top.v(10617): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 10617
Info (12128): Elaborating entity "divider" for hierarchy "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 10315
Info (12128): Elaborating entity "lpm_divide" for hierarchy "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/divider/divider.v Line: 65
Info (12130): Elaborated megafunction instantiation "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/divider/divider.v Line: 65
Info (12133): Instantiated megafunction "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component" with the following parameter: File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/divider/divider.v Line: 65
    Info (12134): Parameter "lpm_drepresentation" = "SIGNED"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=FALSE"
    Info (12134): Parameter "lpm_nrepresentation" = "SIGNED"
    Info (12134): Parameter "lpm_pipeline" = "10"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "32"
    Info (12134): Parameter "lpm_widthn" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_cqu.tdf
    Info (12023): Found entity 1: lpm_divide_cqu File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/lpm_divide_cqu.tdf Line: 25
Info (12128): Elaborating entity "lpm_divide_cqu" for hierarchy "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf Line: 148
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_20h.tdf
    Info (12023): Found entity 1: abs_divider_20h File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/abs_divider_20h.tdf Line: 29
Info (12128): Elaborating entity "abs_divider_20h" for hierarchy "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated|abs_divider_20h:divider" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/lpm_divide_cqu.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mlf.tdf
    Info (12023): Found entity 1: alt_u_div_mlf File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/alt_u_div_mlf.tdf Line: 41
Info (12128): Elaborating entity "alt_u_div_mlf" for hierarchy "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated|abs_divider_20h:divider|alt_u_div_mlf:divider" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/abs_divider_20h.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf
    Info (12023): Found entity 1: lpm_abs_4p9 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/lpm_abs_4p9.tdf Line: 23
Info (12128): Elaborating entity "lpm_abs_4p9" for hierarchy "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider:divider_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_cqu:auto_generated|abs_divider_20h:divider|lpm_abs_4p9:my_abs_den" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/abs_divider_20h.tdf Line: 44
Info (12128): Elaborating entity "divider_unsigned" for hierarchy "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 10322
Info (12128): Elaborating entity "lpm_divide" for hierarchy "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/divider_unsigned/divider_unsigned.v Line: 65
Info (12130): Elaborated megafunction instantiation "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/divider_unsigned/divider_unsigned.v Line: 65
Info (12133): Instantiated megafunction "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component" with the following parameter: File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/divider_unsigned/divider_unsigned.v Line: 65
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_pipeline" = "10"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "32"
    Info (12134): Parameter "lpm_widthn" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_76v.tdf
    Info (12023): Found entity 1: lpm_divide_76v File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/lpm_divide_76v.tdf Line: 25
Info (12128): Elaborating entity "lpm_divide_76v" for hierarchy "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf Line: 148
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7ai.tdf
    Info (12023): Found entity 1: sign_div_unsign_7ai File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/sign_div_unsign_7ai.tdf Line: 25
Info (12128): Elaborating entity "sign_div_unsign_7ai" for hierarchy "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/lpm_divide_76v.tdf Line: 36
Info (12128): Elaborating entity "riscv_csu" for hierarchy "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_csu:csu" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 15829
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(11005): object "csrDataRsp_ack" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11005
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(11006): object "csrDataRsp_err" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11006
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(11007): object "csrDataRsp_rty" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11007
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(11009): object "csrDataRsp_tga" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11009
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(11010): object "csrDataRsp_tgd" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11010
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(11011): object "csrDataRsp_tgc" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11011
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(11021): object "inst_Immed" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11021
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(11023): object "inst_Pred" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11023
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(11024): object "inst_Succ" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11024
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(11030): object "instDecoded_Op_string" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11030
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(11031): object "inst_Op_string" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11031
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(11032): object "state_1__string" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11032
Warning (10762): Verilog HDL Case Statement warning at fpga_top.v(11269): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11269
Info (10264): Verilog HDL Case Statement information at fpga_top.v(11269): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11269
Warning (10762): Verilog HDL Case Statement warning at fpga_top.v(11359): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11359
Info (10264): Verilog HDL Case Statement information at fpga_top.v(11359): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11359
Info (10264): Verilog HDL Case Statement information at fpga_top.v(11449): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11449
Warning (10240): Verilog HDL Always Construct warning at fpga_top.v(11564): inferring latch(es) for variable "csrDataReq_tga", which holds its previous value in one or more paths through the always construct File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11564
Warning (10240): Verilog HDL Always Construct warning at fpga_top.v(11564): inferring latch(es) for variable "csrDataReq_tgd", which holds its previous value in one or more paths through the always construct File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11564
Warning (10240): Verilog HDL Always Construct warning at fpga_top.v(11564): inferring latch(es) for variable "csrDataReq_tgc", which holds its previous value in one or more paths through the always construct File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11564
Info (10041): Inferred latch for "csrDataReq_tgc[0]" at fpga_top.v(11564) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11564
Info (10041): Inferred latch for "csrDataReq_tgd[0]" at fpga_top.v(11564) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11564
Info (10041): Inferred latch for "csrDataReq_tga[0]" at fpga_top.v(11564) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11564
Info (12128): Elaborating entity "riscv_csr" for hierarchy "riscv_top:FPGA_CLK1_50_area_cpu|riscv_csr:csr" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 18921
Info (12128): Elaborating entity "led_top" for hierarchy "led_top:FPGA_CLK1_50_area_led" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21950
Info (12128): Elaborating entity "ledAsserts" for hierarchy "led_top:FPGA_CLK1_50_area_led|ledAsserts:asserts" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 19223
Warning (12158): Entity "ledAsserts" contains only dangling pins File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 19223
Info (12128): Elaborating entity "keys_top" for hierarchy "keys_top:FPGA_CLK1_50_area_keys" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21972
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(19349): object "busReq_data" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 19349
Info (12128): Elaborating entity "uart_top" for hierarchy "uart_top:FPGA_CLK1_50_area_uart" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21999
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(19580): object "rxBuf_wrDataNdx" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 19580
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(19615): object "txBuf_wrDataNdx" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 19615
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(19711): object "rxState_string" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 19711
Warning (10036): Verilog HDL or VHDL warning at fpga_top.v(19712): object "txState_string" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 19712
Info (10264): Verilog HDL Case Statement information at fpga_top.v(20220): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 20220
Info (10264): Verilog HDL Case Statement information at fpga_top.v(20253): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 20253
Info (10264): Verilog HDL Case Statement information at fpga_top.v(20466): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 20466
Info (10264): Verilog HDL Case Statement information at fpga_top.v(20614): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 20614
Info (10264): Verilog HDL Case Statement information at fpga_top.v(20886): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 20886
Info (10264): Verilog HDL Case Statement information at fpga_top.v(20988): all case item expressions in this case statement are onehot File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 20988
Warning (12125): Using design file /users/jotin/onedrive/github/riscv-de10-nano/src/rtl/mem/mem.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mem File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/mem/mem.sv Line: 2
Info (12128): Elaborating entity "mem" for hierarchy "mem:FPGA_CLK1_50_area_mem" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 22007
Info (12128): Elaborating entity "ram_mem" for hierarchy "mem:FPGA_CLK1_50_area_mem|ram_mem:ram" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/mem/mem.sv Line: 45
Info (12128): Elaborating entity "altsyncram" for hierarchy "mem:FPGA_CLK1_50_area_mem|ram_mem:ram|altsyncram:altsyncram_component" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/ram_mem/ram_mem.v Line: 104
Info (12130): Elaborated megafunction instantiation "mem:FPGA_CLK1_50_area_mem|ram_mem:ram|altsyncram:altsyncram_component" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/ram_mem/ram_mem.v Line: 104
Info (12133): Instantiated megafunction "mem:FPGA_CLK1_50_area_mem|ram_mem:ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/ram_mem/ram_mem.v Line: 104
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fpu2.tdf
    Info (12023): Found entity 1: altsyncram_fpu2 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_fpu2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_fpu2" for hierarchy "mem:FPGA_CLK1_50_area_mem|ram_mem:ram|altsyncram:altsyncram_component|altsyncram_fpu2:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12125): Using design file /users/jotin/onedrive/github/riscv-de10-nano/src/rtl/waveshare/waveshare_tft_touch_shield.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: waveshare_tft_touch_shield File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/waveshare_tft_touch_shield.sv Line: 3
Warning (10236): Verilog HDL Implicit Net warning at waveshare_tft_touch_shield.sv(114): created implicit net for "GND" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/waveshare_tft_touch_shield.sv Line: 114
Warning (10236): Verilog HDL Implicit Net warning at waveshare_tft_touch_shield.sv(161): created implicit net for "display_SPIAck" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/waveshare_tft_touch_shield.sv Line: 161
Warning (10236): Verilog HDL Implicit Net warning at waveshare_tft_touch_shield.sv(167): created implicit net for "display_MOSI" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/waveshare_tft_touch_shield.sv Line: 167
Warning (10236): Verilog HDL Implicit Net warning at waveshare_tft_touch_shield.sv(198): created implicit net for "sdcard_SPIAck" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/waveshare_tft_touch_shield.sv Line: 198
Warning (10236): Verilog HDL Implicit Net warning at waveshare_tft_touch_shield.sv(199): created implicit net for "sdcard_SPIDone" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/waveshare_tft_touch_shield.sv Line: 199
Warning (10236): Verilog HDL Implicit Net warning at waveshare_tft_touch_shield.sv(203): created implicit net for "sdcard_MOSI" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/waveshare_tft_touch_shield.sv Line: 203
Info (12128): Elaborating entity "waveshare_tft_touch_shield" for hierarchy "waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 22042
Warning (10036): Verilog HDL or VHDL warning at waveshare_tft_touch_shield.sv(71): object "touchpad_data_i" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/waveshare_tft_touch_shield.sv Line: 71
Warning (10858): Verilog HDL warning at waveshare_tft_touch_shield.sv(72): object touchpad_data_o used but never assigned File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/waveshare_tft_touch_shield.sv Line: 72
Warning (10036): Verilog HDL or VHDL warning at waveshare_tft_touch_shield.sv(109): object "TP_BUSY" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/waveshare_tft_touch_shield.sv Line: 109
Warning (10036): Verilog HDL or VHDL warning at waveshare_tft_touch_shield.sv(112): object "TP_IRQ" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/waveshare_tft_touch_shield.sv Line: 112
Warning (10030): Net "touchpad_data_o.Data" at waveshare_tft_touch_shield.sv(72) has no driver or initial value, using a default initial value '0' File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/waveshare_tft_touch_shield.sv Line: 72
Warning (10030): Net "touchpad_data_o.Tgc" at waveshare_tft_touch_shield.sv(72) has no driver or initial value, using a default initial value '0' File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/waveshare_tft_touch_shield.sv Line: 72
Warning (10030): Net "touchpad_data_o.Stall" at waveshare_tft_touch_shield.sv(72) has no driver or initial value, using a default initial value '0' File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/waveshare_tft_touch_shield.sv Line: 72
Warning (10030): Net "touchpad_data_o.Ack" at waveshare_tft_touch_shield.sv(72) has no driver or initial value, using a default initial value '0' File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/waveshare_tft_touch_shield.sv Line: 72
Warning (10030): Net "touchpad_data_o.Err" at waveshare_tft_touch_shield.sv(72) has no driver or initial value, using a default initial value '0' File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/waveshare_tft_touch_shield.sv Line: 72
Warning (10030): Net "touchpad_data_o.Rty" at waveshare_tft_touch_shield.sv(72) has no driver or initial value, using a default initial value '0' File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/waveshare_tft_touch_shield.sv Line: 72
Warning (10030): Net "touchpad_data_o.Tga" at waveshare_tft_touch_shield.sv(72) has no driver or initial value, using a default initial value '0' File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/waveshare_tft_touch_shield.sv Line: 72
Warning (10030): Net "touchpad_data_o.Tgd" at waveshare_tft_touch_shield.sv(72) has no driver or initial value, using a default initial value '0' File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/waveshare_tft_touch_shield.sv Line: 72
Warning (10034): Output port "ADC_CONVST" at waveshare_tft_touch_shield.sv(25) has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/waveshare_tft_touch_shield.sv Line: 25
Warning (10034): Output port "ADC_SCK" at waveshare_tft_touch_shield.sv(26) has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/waveshare_tft_touch_shield.sv Line: 26
Warning (10034): Output port "ADC_SDI" at waveshare_tft_touch_shield.sv(27) has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/waveshare_tft_touch_shield.sv Line: 27
Warning (12125): Using design file /users/jotin/onedrive/github/riscv-de10-nano/src/rtl/waveshare/ili9486/ili9486.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ILI9486 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486.sv Line: 3
Info (12128): Elaborating entity "ILI9486" for hierarchy "waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/waveshare_tft_touch_shield.sv Line: 171
Warning (10230): Verilog HDL assignment warning at ili9486.sv(71): truncated value with size 32 to match size of target (16) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486.sv Line: 71
Warning (10230): Verilog HDL assignment warning at ili9486.sv(85): truncated value with size 32 to match size of target (16) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486.sv Line: 85
Warning (10030): Net "bus_data_o.Tgc" at ili9486.sv(22) has no driver or initial value, using a default initial value '0' File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486.sv Line: 22
Warning (10030): Net "bus_data_o.Stall" at ili9486.sv(22) has no driver or initial value, using a default initial value '0' File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486.sv Line: 22
Warning (10030): Net "bus_data_o.Err" at ili9486.sv(22) has no driver or initial value, using a default initial value '0' File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486.sv Line: 22
Warning (10030): Net "bus_data_o.Rty" at ili9486.sv(22) has no driver or initial value, using a default initial value '0' File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486.sv Line: 22
Warning (10030): Net "bus_data_o.Tga" at ili9486.sv(22) has no driver or initial value, using a default initial value '0' File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486.sv Line: 22
Warning (10030): Net "bus_data_o.Tgd" at ili9486.sv(22) has no driver or initial value, using a default initial value '0' File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486.sv Line: 22
Warning (12125): Using design file /users/jotin/onedrive/github/riscv-de10-nano/src/rtl/waveshare/ili9486/fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: fifo File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/fifo.v Line: 40
Info (12128): Elaborating entity "fifo" for hierarchy "waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486.sv Line: 148
Info (12128): Elaborating entity "dcfifo" for hierarchy "waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/fifo.v Line: 105
Info (12130): Elaborated megafunction instantiation "waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/fifo.v Line: 105
Info (12133): Instantiated megafunction "waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/fifo.v Line: 105
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "4"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "17"
    Info (12134): Parameter "lpm_widthu" = "2"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_j4t1.tdf
    Info (12023): Found entity 1: dcfifo_j4t1 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/dcfifo_j4t1.tdf Line: 49
Info (12128): Elaborating entity "dcfifo_j4t1" for hierarchy "waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_a9b.tdf
    Info (12023): Found entity 1: a_gray2bin_a9b File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/a_gray2bin_a9b.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_a9b" for hierarchy "waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|a_gray2bin_a9b:rdptr_g_gray2bin" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/dcfifo_j4t1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aua1.tdf
    Info (12023): Found entity 1: altsyncram_aua1 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_aua1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_aua1" for hierarchy "waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|altsyncram_aua1:fifo_ram" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/dcfifo_j4t1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ad9.tdf
    Info (12023): Found entity 1: dffpipe_ad9 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/dffpipe_ad9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ad9" for hierarchy "waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|dffpipe_ad9:rs_brp" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/dcfifo_j4t1.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_rnl File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/alt_synch_pipe_rnl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_rnl" for hierarchy "waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|alt_synch_pipe_rnl:rs_dgwp" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/dcfifo_j4t1.tdf Line: 93
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_cd9.tdf
    Info (12023): Found entity 1: dffpipe_cd9 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/dffpipe_cd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_cd9" for hierarchy "waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe7" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/alt_synch_pipe_rnl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_snl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_snl File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/alt_synch_pipe_snl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_snl" for hierarchy "waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|alt_synch_pipe_snl:ws_dgrp" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/dcfifo_j4t1.tdf Line: 97
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf
    Info (12023): Found entity 1: dffpipe_dd9 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/dffpipe_dd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_dd9" for hierarchy "waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe10" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/alt_synch_pipe_snl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ru5.tdf
    Info (12023): Found entity 1: cmpr_ru5 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/cmpr_ru5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ru5" for hierarchy "waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|fifo:fifo|dcfifo:dcfifo_component|dcfifo_j4t1:auto_generated|cmpr_ru5:rdfull_eq_comp" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/dcfifo_j4t1.tdf Line: 108
Warning (12125): Using design file /users/jotin/onedrive/github/riscv-de10-nano/src/rtl/waveshare/ili9486/ili9486_clk.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ILI9486_clk File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_clk.sv Line: 1
Info (12128): Elaborating entity "ILI9486_clk" for hierarchy "waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|ILI9486_clk:sck" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486.sv Line: 156
Warning (10230): Verilog HDL assignment warning at ili9486_clk.sv(23): truncated value with size 32 to match size of target (2) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_clk.sv Line: 23
Warning (10230): Verilog HDL assignment warning at ili9486_clk.sv(27): truncated value with size 32 to match size of target (2) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_clk.sv Line: 27
Warning (10230): Verilog HDL assignment warning at ili9486_clk.sv(49): truncated value with size 32 to match size of target (2) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_clk.sv Line: 49
Warning (10230): Verilog HDL assignment warning at ili9486_clk.sv(56): truncated value with size 32 to match size of target (2) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_clk.sv Line: 56
Warning (10230): Verilog HDL assignment warning at ili9486_clk.sv(60): truncated value with size 32 to match size of target (2) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_clk.sv Line: 60
Warning (12125): Using design file /users/jotin/onedrive/github/riscv-de10-nano/src/rtl/waveshare/ili9486/ili9486_transmit.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ILI9486_transmit File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_transmit.sv Line: 1
Info (12128): Elaborating entity "ILI9486_transmit" for hierarchy "waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486:display|ILI9486_transmit:transmit" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486.sv Line: 175
Warning (10230): Verilog HDL assignment warning at ili9486_transmit.sv(89): truncated value with size 32 to match size of target (4) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_transmit.sv Line: 89
Warning (10230): Verilog HDL assignment warning at ili9486_transmit.sv(108): truncated value with size 32 to match size of target (4) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_transmit.sv Line: 108
Warning (12125): Using design file /users/jotin/onedrive/github/riscv-de10-nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ILI9486_buffer File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv Line: 3
Info (12128): Elaborating entity "ILI9486_buffer" for hierarchy "waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|ILI9486_buffer:display_buffer" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/waveshare_tft_touch_shield.sv Line: 180
Warning (10036): Verilog HDL or VHDL warning at ili9486_buffer.sv(20): object "buffer_R_0_wren" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv Line: 20
Warning (10858): Verilog HDL warning at ili9486_buffer.sv(21): object buffer_R_0_out used but never assigned File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv Line: 21
Warning (10036): Verilog HDL or VHDL warning at ili9486_buffer.sv(22): object "buffer_R_1_wren" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv Line: 22
Warning (10858): Verilog HDL warning at ili9486_buffer.sv(23): object buffer_R_1_out used but never assigned File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv Line: 23
Warning (10036): Verilog HDL or VHDL warning at ili9486_buffer.sv(24): object "buffer_R_2_wren" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv Line: 24
Warning (10858): Verilog HDL warning at ili9486_buffer.sv(25): object buffer_R_2_out used but never assigned File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv Line: 25
Warning (10036): Verilog HDL or VHDL warning at ili9486_buffer.sv(26): object "buffer_G_0_wren" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv Line: 26
Warning (10858): Verilog HDL warning at ili9486_buffer.sv(27): object buffer_G_0_out used but never assigned File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv Line: 27
Warning (10036): Verilog HDL or VHDL warning at ili9486_buffer.sv(28): object "buffer_G_1_wren" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv Line: 28
Warning (10858): Verilog HDL warning at ili9486_buffer.sv(29): object buffer_G_1_out used but never assigned File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv Line: 29
Warning (10036): Verilog HDL or VHDL warning at ili9486_buffer.sv(30): object "buffer_G_2_wren" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv Line: 30
Warning (10858): Verilog HDL warning at ili9486_buffer.sv(31): object buffer_G_2_out used but never assigned File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv Line: 31
Warning (10036): Verilog HDL or VHDL warning at ili9486_buffer.sv(32): object "buffer_B_0_wren" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv Line: 32
Warning (10858): Verilog HDL warning at ili9486_buffer.sv(33): object buffer_B_0_out used but never assigned File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv Line: 33
Warning (10036): Verilog HDL or VHDL warning at ili9486_buffer.sv(34): object "buffer_B_1_wren" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv Line: 34
Warning (10858): Verilog HDL warning at ili9486_buffer.sv(35): object buffer_B_1_out used but never assigned File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv Line: 35
Warning (10036): Verilog HDL or VHDL warning at ili9486_buffer.sv(36): object "buffer_B_2_wren" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv Line: 36
Warning (10858): Verilog HDL warning at ili9486_buffer.sv(37): object buffer_B_2_out used but never assigned File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv Line: 37
Warning (10763): Verilog HDL warning at ili9486_buffer.sv(121): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv Line: 121
Warning (10030): Net "bus_data_o.Tgc" at ili9486_buffer.sv(13) has no driver or initial value, using a default initial value '0' File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv Line: 13
Warning (10030): Net "buffer_R_0_out" at ili9486_buffer.sv(21) has no driver or initial value, using a default initial value '0' File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv Line: 21
Warning (10030): Net "buffer_R_1_out" at ili9486_buffer.sv(23) has no driver or initial value, using a default initial value '0' File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv Line: 23
Warning (10030): Net "buffer_R_2_out" at ili9486_buffer.sv(25) has no driver or initial value, using a default initial value '0' File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv Line: 25
Warning (10030): Net "buffer_G_0_out" at ili9486_buffer.sv(27) has no driver or initial value, using a default initial value '0' File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv Line: 27
Warning (10030): Net "buffer_G_1_out" at ili9486_buffer.sv(29) has no driver or initial value, using a default initial value '0' File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv Line: 29
Warning (10030): Net "buffer_G_2_out" at ili9486_buffer.sv(31) has no driver or initial value, using a default initial value '0' File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv Line: 31
Warning (10030): Net "buffer_B_0_out" at ili9486_buffer.sv(33) has no driver or initial value, using a default initial value '0' File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv Line: 33
Warning (10030): Net "buffer_B_1_out" at ili9486_buffer.sv(35) has no driver or initial value, using a default initial value '0' File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv Line: 35
Warning (10030): Net "buffer_B_2_out" at ili9486_buffer.sv(37) has no driver or initial value, using a default initial value '0' File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv Line: 37
Warning (10030): Net "bus_data_o.Stall" at ili9486_buffer.sv(13) has no driver or initial value, using a default initial value '0' File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv Line: 13
Warning (10030): Net "bus_data_o.Err" at ili9486_buffer.sv(13) has no driver or initial value, using a default initial value '0' File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv Line: 13
Warning (10030): Net "bus_data_o.Rty" at ili9486_buffer.sv(13) has no driver or initial value, using a default initial value '0' File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv Line: 13
Warning (10030): Net "bus_data_o.Tga" at ili9486_buffer.sv(13) has no driver or initial value, using a default initial value '0' File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv Line: 13
Warning (10030): Net "bus_data_o.Tgd" at ili9486_buffer.sv(13) has no driver or initial value, using a default initial value '0' File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/ili9486_buffer.sv Line: 13
Warning (12125): Using design file /users/jotin/onedrive/github/riscv-de10-nano/src/rtl/waveshare/ili9486/console_buffer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: console_buffer File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/console_buffer.sv Line: 3
Info (12128): Elaborating entity "console_buffer" for hierarchy "waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|console_buffer:console_buffer" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/waveshare_tft_touch_shield.sv Line: 189
Warning (10030): Net "bus_data_o.Tgc" at console_buffer.sv(13) has no driver or initial value, using a default initial value '0' File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/console_buffer.sv Line: 13
Warning (10030): Net "bus_data_o.Stall" at console_buffer.sv(13) has no driver or initial value, using a default initial value '0' File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/console_buffer.sv Line: 13
Warning (10030): Net "bus_data_o.Err" at console_buffer.sv(13) has no driver or initial value, using a default initial value '0' File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/console_buffer.sv Line: 13
Warning (10030): Net "bus_data_o.Rty" at console_buffer.sv(13) has no driver or initial value, using a default initial value '0' File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/console_buffer.sv Line: 13
Warning (10030): Net "bus_data_o.Tga" at console_buffer.sv(13) has no driver or initial value, using a default initial value '0' File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/console_buffer.sv Line: 13
Warning (10030): Net "bus_data_o.Tgd" at console_buffer.sv(13) has no driver or initial value, using a default initial value '0' File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/ili9486/console_buffer.sv Line: 13
Warning (12125): Using design file /users/jotin/onedrive/github/riscv-de10-nano/src/rtl/sdcard/sdcard.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sdcard File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/sdcard/sdcard.sv Line: 3
Info (12128): Elaborating entity "sdcard" for hierarchy "waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|sdcard:sdcard" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/waveshare_tft_touch_shield.sv Line: 208
Warning (10036): Verilog HDL or VHDL warning at sdcard.sv(65): object "state_data_recieving" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/sdcard/sdcard.sv Line: 65
Warning (10036): Verilog HDL or VHDL warning at sdcard.sv(70): object "data_in_fifo_rdack" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/sdcard/sdcard.sv Line: 70
Warning (10230): Verilog HDL assignment warning at sdcard.sv(80): truncated value with size 32 to match size of target (9) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/sdcard/sdcard.sv Line: 80
Warning (10230): Verilog HDL assignment warning at sdcard.sv(125): truncated value with size 32 to match size of target (13) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/sdcard/sdcard.sv Line: 125
Warning (10230): Verilog HDL assignment warning at sdcard.sv(313): truncated value with size 32 to match size of target (13) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/sdcard/sdcard.sv Line: 313
Warning (10230): Verilog HDL assignment warning at sdcard.sv(366): truncated value with size 32 to match size of target (13) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/sdcard/sdcard.sv Line: 366
Warning (10230): Verilog HDL assignment warning at sdcard.sv(394): truncated value with size 32 to match size of target (9) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/sdcard/sdcard.sv Line: 394
Warning (10230): Verilog HDL assignment warning at sdcard.sv(417): truncated value with size 32 to match size of target (13) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/sdcard/sdcard.sv Line: 417
Warning (10230): Verilog HDL assignment warning at sdcard.sv(487): truncated value with size 32 to match size of target (16) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/sdcard/sdcard.sv Line: 487
Warning (12125): Using design file /users/jotin/onedrive/github/riscv-de10-nano/src/rtl/spi/spi_arb.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: spi_arb File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/spi/spi_arb.sv Line: 1
Info (12128): Elaborating entity "spi_arb" for hierarchy "waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|spi_arb:spi_arb" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/waveshare/waveshare_tft_touch_shield.sv Line: 237
Warning (10230): Verilog HDL assignment warning at spi_arb.sv(184): truncated value with size 32 to match size of target (7) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/spi/spi_arb.sv Line: 184
Warning (12125): Using design file /users/jotin/onedrive/github/riscv-de10-nano/src/rtl/mem/debug.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: debug File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/mem/debug.sv Line: 3
Info (12128): Elaborating entity "debug" for hierarchy "debug:FPGA_CLK1_50_area_debug" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 22048
Info (12128): Elaborating entity "ram_debug" for hierarchy "debug:FPGA_CLK1_50_area_debug|ram_debug:ram" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/mem/debug.sv Line: 46
Info (12128): Elaborating entity "altsyncram" for hierarchy "debug:FPGA_CLK1_50_area_debug|ram_debug:ram|altsyncram:altsyncram_component" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/ram_debug/ram_debug.v Line: 104
Info (12130): Elaborated megafunction instantiation "debug:FPGA_CLK1_50_area_debug|ram_debug:ram|altsyncram:altsyncram_component" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/ram_debug/ram_debug.v Line: 104
Info (12133): Instantiated megafunction "debug:FPGA_CLK1_50_area_debug|ram_debug:ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/quartus/ram_debug/ram_debug.v Line: 104
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9ju2.tdf
    Info (12023): Found entity 1: altsyncram_9ju2 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_9ju2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_9ju2" for hierarchy "debug:FPGA_CLK1_50_area_debug|ram_debug:ram|altsyncram:altsyncram_component|altsyncram_9ju2:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "soc_system" for hierarchy "soc_system:DDR3_CLK_area_u0" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 22082
Info (12128): Elaborating entity "soc_system_ddr3" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/soc_system.v Line: 68
Info (12128): Elaborating entity "altera_address_span_extender" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_address_span_extender:address_span_extender_0" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3.v Line: 97
Info (12128): Elaborating entity "soc_system_ddr3_hps" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3.v Line: 132
Info (12128): Elaborating entity "soc_system_ddr3_hps_fpga_interfaces" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_fpga_interfaces:fpga_interfaces" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_hps.v Line: 84
Info (12128): Elaborating entity "soc_system_ddr3_hps_hps_io" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_hps.v Line: 103
Info (12128): Elaborating entity "soc_system_ddr3_hps_hps_io_border" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_hps_hps_io.v Line: 45
Info (12128): Elaborating entity "hps_sdram" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_hps_hps_io_border.sv Line: 84
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/ddio_out_uqe.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram.v Line: 238
Warning (12158): Entity "altera_mem_if_hhp_qseq_synth_top" contains only dangling pins File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "hps_reset_manager" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3.v Line: 139
Info (12128): Elaborating entity "hps_reset" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_reset_manager.v Line: 15
Info (12128): Elaborating entity "altsource_probe" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_reset.v Line: 75
Info (12130): Elaborated megafunction instantiation "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_reset.v Line: 75
Info (12133): Instantiated megafunction "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component" with the following parameter: File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_reset.v Line: 75
    Info (12134): Parameter "enable_metastability" = "YES"
    Info (12134): Parameter "instance_id" = "RST"
    Info (12134): Parameter "probe_width" = "0"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "source_initial_value" = " 0"
    Info (12134): Parameter "source_width" = "2"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v Line: 169
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v Line: 243
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 536
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 756
Info (12128): Elaborating entity "altera_edge_detector" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_cold_reset" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_reset_manager.v Line: 22
Info (12128): Elaborating entity "altera_edge_detector" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_warm_reset" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_reset_manager.v Line: 32
Info (12128): Elaborating entity "soc_system_ddr3_mm_interconnect_0" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3.v Line: 162
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0.v Line: 182
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_f2h_sdram0_data_translator" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0.v Line: 246
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0.v Line: 327
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0.v Line: 411
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0.v Line: 452
Info (12128): Elaborating entity "soc_system_ddr3_mm_interconnect_0_router" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_ddr3_mm_interconnect_0_router:router" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0.v Line: 468
Info (12128): Elaborating entity "soc_system_ddr3_mm_interconnect_0_router_default_decode" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_ddr3_mm_interconnect_0_router:router|soc_system_ddr3_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "soc_system_ddr3_mm_interconnect_0_router_001" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_ddr3_mm_interconnect_0_router_001:router_001" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0.v Line: 484
Info (12128): Elaborating entity "soc_system_ddr3_mm_interconnect_0_router_001_default_decode" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_ddr3_mm_interconnect_0_router_001:router_001|soc_system_ddr3_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0.v Line: 534
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 13 to match size of target (1) File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 790
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "soc_system_ddr3_mm_interconnect_0_cmd_demux" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_ddr3_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0.v Line: 551
Info (12128): Elaborating entity "soc_system_ddr3_mm_interconnect_0_cmd_mux" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_ddr3_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0.v Line: 568
Info (12128): Elaborating entity "soc_system_ddr3_mm_interconnect_0_rsp_mux" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_ddr3_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0.v Line: 602
Info (12128): Elaborating entity "soc_system_ddr3_mm_interconnect_0_avalon_st_adapter" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_ddr3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0.v Line: 631
Info (12128): Elaborating entity "soc_system_ddr3_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_ddr3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_ddr3_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_ddr3.v Line: 225
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "soc_system_pll" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_pll:pll" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/soc_system.v Line: 75
Info (12128): Elaborating entity "altera_pll" for hierarchy "soc_system:DDR3_CLK_area_u0|soc_system_pll:pll|altera_pll:altera_pll_i" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_pll.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "soc_system:DDR3_CLK_area_u0|soc_system_pll:pll|altera_pll:altera_pll_i" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_pll.v Line: 85
Info (12133): Instantiated megafunction "soc_system:DDR3_CLK_area_u0|soc_system_pll:pll|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/soc_system_pll.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Warning (12010): Port "probe" on the entity instantiation of "altsource_probe_component" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND. File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/hps_reset.v Line: 75
Warning (12020): Port "data" on the entity instantiation of "bus_buff" is connected to a signal of width 82. The formal width of the signal in the module is 80.  The extra bits will be ignored. File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3_cache.sv Line: 89
Warning (12030): Port "q" on the entity instantiation of "bus_buff" is connected to a signal of width 82. The formal width of the signal in the module is 80.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/de10nano/ddr3/ddr3_cache.sv Line: 89
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.09.12.17:19:53 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/ip/sld7325694e/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[128]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 3881
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[129]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 3911
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[130]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 3941
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[131]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 3971
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[132]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4001
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[133]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4031
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[134]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4061
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[135]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4091
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[136]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4121
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[137]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4151
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[138]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4181
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[139]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4211
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[140]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4241
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[141]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4271
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[142]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4301
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[143]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4331
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[144]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4361
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[145]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4391
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[146]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4421
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[147]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4451
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[148]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4481
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[149]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4511
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[150]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4541
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[151]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4571
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[152]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4601
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[153]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4631
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[154]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4661
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[155]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4691
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[156]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4721
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[157]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4751
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[158]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4781
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[159]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4811
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[160]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4841
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[161]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4871
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[162]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4901
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[163]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4931
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[164]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4961
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[165]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4991
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[166]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5021
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[167]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5051
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[168]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5081
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[169]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5111
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[170]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5141
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[171]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5171
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[172]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5201
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[173]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5231
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[174]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5261
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[175]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5291
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[176]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5321
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[177]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5351
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[178]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5381
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[179]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5411
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[180]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5441
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[181]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5471
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[182]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5501
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[183]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5531
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[184]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5561
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[185]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5591
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[186]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5621
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[187]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5651
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[188]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5681
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[189]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5711
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[190]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5741
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_in|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[191]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5771
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[156]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4721
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[157]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4751
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[158]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4781
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[159]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4811
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[160]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4841
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[161]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4871
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[162]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4901
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[163]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4931
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[164]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4961
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[165]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 4991
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[166]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5021
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[167]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5051
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[168]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5081
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[169]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5111
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[170]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5141
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[171]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5171
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[172]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5201
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[173]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5231
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[174]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5261
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[175]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5291
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[176]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5321
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[177]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5351
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[178]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5381
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[179]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5411
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[180]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5441
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[181]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5471
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[182]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5501
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[183]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5531
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[184]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5561
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[185]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5591
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[186]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5621
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[187]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5651
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[188]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5681
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[189]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5711
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[190]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5741
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_fifo:ddr3_fifo_out|dcfifo:dcfifo_component|dcfifo_hdp1:auto_generated|altsyncram_i1b1:fifo_ram|q_b[191]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_i1b1.tdf Line: 5771
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_cache:mem_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram|q_b[0]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_60i1.tdf Line: 38
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_cache:mem_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram|q_b[1]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_60i1.tdf Line: 66
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_cache:mem_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram|q_b[2]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_60i1.tdf Line: 94
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_cache:mem_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram|q_b[3]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_60i1.tdf Line: 122
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_cache:mem_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram|q_b[4]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_60i1.tdf Line: 150
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_cache:mem_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram|q_b[5]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_60i1.tdf Line: 178
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_cache:mem_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram|q_b[68]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_60i1.tdf Line: 1942
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_cache:mem_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram|q_b[69]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_60i1.tdf Line: 1970
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_cache:mem_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram|q_b[70]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_60i1.tdf Line: 1998
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_cache:mem_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram|q_b[71]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_60i1.tdf Line: 2026
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_cache:mem_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram|q_b[72]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_60i1.tdf Line: 2054
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_cache:mem_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram|q_b[73]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_60i1.tdf Line: 2082
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_cache:mem_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram|q_b[75]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_60i1.tdf Line: 2138
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_cache:mem_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram|q_b[76]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_60i1.tdf Line: 2166
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_cache:mem_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram|q_b[77]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_60i1.tdf Line: 2194
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_cache:mem_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram|q_b[78]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_60i1.tdf Line: 2222
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_cache:mem_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram|q_b[79]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_60i1.tdf Line: 2250
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram|q_b[4]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_60i1.tdf Line: 150
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram|q_b[5]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_60i1.tdf Line: 178
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram|q_b[68]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_60i1.tdf Line: 1942
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram|q_b[69]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_60i1.tdf Line: 1970
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram|q_b[70]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_60i1.tdf Line: 1998
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram|q_b[71]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_60i1.tdf Line: 2026
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram|q_b[72]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_60i1.tdf Line: 2054
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram|q_b[73]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_60i1.tdf Line: 2082
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram|q_b[75]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_60i1.tdf Line: 2138
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram|q_b[76]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_60i1.tdf Line: 2166
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram|q_b[77]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_60i1.tdf Line: 2194
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram|q_b[78]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_60i1.tdf Line: 2222
        Warning (14320): Synthesized away node "ddr3:ddr3_1_|ddr3_cache:inst_cache|wishbone_buff:bus_buff|scfifo:scfifo_component|scfifo_omg1:auto_generated|a_dpfifo_1u91:dpfifo|altsyncram_60i1:FIFOram|q_b[79]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_60i1.tdf Line: 2250
Info (276014): Found 4 instances of uninferred RAM logic
    Info (276007): RAM logic "waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|sdcard:sdcard|mem_array_3" is uninferred due to asynchronous read logic File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/sdcard/sdcard.sv Line: 72
    Info (276007): RAM logic "waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|sdcard:sdcard|mem_array_2" is uninferred due to asynchronous read logic File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/sdcard/sdcard.sv Line: 73
    Info (276007): RAM logic "waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|sdcard:sdcard|mem_array_1" is uninferred due to asynchronous read logic File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/sdcard/sdcard.sv Line: 74
    Info (276007): RAM logic "waveshare_tft_touch_shield:FPGA_CLK1_50_area_shield|sdcard:sdcard|mem_array_0" is uninferred due to asynchronous read logic File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/src/rtl/sdcard/sdcard.sv Line: 75
Info (19000): Inferred 8 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 10
        Info (286033): Parameter WIDTH set to 6
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_1"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 9
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_2"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 8
        Info (286033): Parameter WIDTH set to 13
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_3"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 7
        Info (286033): Parameter WIDTH set to 15
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_4"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 6
        Info (286033): Parameter WIDTH set to 12
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_5"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 12
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_6"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 12
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|DFFNumerator_rtl_7"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 13
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (12130): Elaborated megafunction instantiation "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_0"
Info (12133): Instantiated megafunction "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "10"
    Info (12134): Parameter "WIDTH" = "6"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_og11.tdf
    Info (12023): Found entity 1: shift_taps_og11 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/shift_taps_og11.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8r91.tdf
    Info (12023): Found entity 1: altsyncram_8r91 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_8r91.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8jf.tdf
    Info (12023): Found entity 1: cntr_8jf File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/cntr_8jf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/cmpr_c9c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_7"
Info (12133): Instantiated megafunction "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_7" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "13"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_ng11.tdf
    Info (12023): Found entity 1: shift_taps_ng11 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/shift_taps_ng11.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5r91.tdf
    Info (12023): Found entity 1: altsyncram_5r91 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_5r91.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf
    Info (12023): Found entity 1: cntr_ohf File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/cntr_ohf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf
    Info (12023): Found entity 1: cmpr_a9c File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/cmpr_a9c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_1"
Info (12133): Instantiated megafunction "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_1" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "9"
    Info (12134): Parameter "WIDTH" = "10"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_pg11.tdf
    Info (12023): Found entity 1: shift_taps_pg11 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/shift_taps_pg11.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_er91.tdf
    Info (12023): Found entity 1: altsyncram_er91 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_er91.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0if.tdf
    Info (12023): Found entity 1: cntr_0if File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/cntr_0if.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_2"
Info (12133): Instantiated megafunction "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_2" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "8"
    Info (12134): Parameter "WIDTH" = "13"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_rg11.tdf
    Info (12023): Found entity 1: shift_taps_rg11 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/shift_taps_rg11.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gr91.tdf
    Info (12023): Found entity 1: altsyncram_gr91 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_gr91.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uhf.tdf
    Info (12023): Found entity 1: cntr_uhf File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/cntr_uhf.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_3"
Info (12133): Instantiated megafunction "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_3" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "7"
    Info (12134): Parameter "WIDTH" = "15"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_qg11.tdf
    Info (12023): Found entity 1: shift_taps_qg11 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/shift_taps_qg11.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ir91.tdf
    Info (12023): Found entity 1: altsyncram_ir91 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_ir91.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_thf.tdf
    Info (12023): Found entity 1: cntr_thf File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/cntr_thf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf
    Info (12023): Found entity 1: cmpr_b9c File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/cmpr_b9c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_4"
Info (12133): Instantiated megafunction "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_4" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "6"
    Info (12134): Parameter "WIDTH" = "12"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_mg11.tdf
    Info (12023): Found entity 1: shift_taps_mg11 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/shift_taps_mg11.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ar91.tdf
    Info (12023): Found entity 1: altsyncram_ar91 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_ar91.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_shf.tdf
    Info (12023): Found entity 1: cntr_shf File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/cntr_shf.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_5"
Info (12133): Instantiated megafunction "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_5" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "12"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_lg11.tdf
    Info (12023): Found entity 1: shift_taps_lg11 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/shift_taps_lg11.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9r91.tdf
    Info (12023): Found entity 1: altsyncram_9r91 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_9r91.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rhf.tdf
    Info (12023): Found entity 1: cntr_rhf File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/cntr_rhf.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_6"
Info (12133): Instantiated megafunction "riscv_top:FPGA_CLK1_50_area_cpu|riscv_exu:exu|riscv_dvu:dvu|divider_unsigned:divider_unsigned_1_|lpm_divide:LPM_DIVIDE_component|lpm_divide_76v:auto_generated|sign_div_unsign_7ai:divider|alt_u_div_mlf:divider|altshift_taps:DFFNumerator_rtl_6" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "12"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_kg11.tdf
    Info (12023): Found entity 1: shift_taps_kg11 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/shift_taps_kg11.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4r91.tdf
    Info (12023): Found entity 1: altsyncram_4r91 File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/altsyncram_4r91.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf
    Info (12023): Found entity 1: cntr_phf File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/db/cntr_phf.tdf Line: 26
Warning (12241): 41 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (284007): State machine "|fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_warm_reset|state" will be implemented as a safe state machine. File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_edge_detector.v Line: 16
Info (284007): State machine "|fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_cold_reset|state" will be implemented as a safe state machine. File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_edge_detector.v Line: 16
Info (284007): State machine "|fpga_top|uart_top:FPGA_CLK1_50_area_uart|txState" will be implemented as a safe state machine. File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 19706
Info (284007): State machine "|fpga_top|soc_system:DDR3_CLK_area_u0|soc_system_ddr3:ddr3|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state" will be implemented as a safe state machine. File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/ip/soc_system/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 398
Info (284007): State machine "|fpga_top|uart_top:FPGA_CLK1_50_area_uart|rxState" will be implemented as a safe state machine. File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 19686
Info (284007): State machine "|fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_fsm:fsm|statePrev" will be implemented as a safe state machine. File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11764
Info (284007): State machine "|fpga_top|riscv_top:FPGA_CLK1_50_area_cpu|riscv_fsm:fsm|state_1_" will be implemented as a safe state machine. File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 11765
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "area" technology mapper which leaves 22 WYSIWYG logic cells and I/Os untouched
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0_05" and its non-tri-state driver. File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21057
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0_09" and its non-tri-state driver. File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21061
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO_08" and its non-tri-state driver. File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21132
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0_03" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21055
Info (13000): Registers with preset signals will power-up high File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 19372
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "keys_top:FPGA_CLK1_50_area_keys|_zz_8_" is converted into an equivalent circuit using register "keys_top:FPGA_CLK1_50_area_keys|_zz_8_~synth" and latch "keys_top:FPGA_CLK1_50_area_keys|_zz_8_~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 19368
    Warning (13310): Register "keys_top:FPGA_CLK1_50_area_keys|_zz_7_" is converted into an equivalent circuit using register "keys_top:FPGA_CLK1_50_area_keys|_zz_7_~synth" and latch "keys_top:FPGA_CLK1_50_area_keys|_zz_8_~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 19367
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO_05" and its non-tri-state driver. File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21129
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO_07" and its non-tri-state driver. File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21131
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO_10" and its non-tri-state driver. File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21134
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO_11" and its non-tri-state driver. File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21135
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO_13" and its non-tri-state driver. File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21137
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0_07" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21059
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0_00" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21052
    Warning (13040): bidirectional pin "GPIO_0_02" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21054
    Warning (13040): bidirectional pin "GPIO_0_04" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21056
    Warning (13040): bidirectional pin "GPIO_0_06" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21058
    Warning (13040): bidirectional pin "GPIO_0_08" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21060
    Warning (13040): bidirectional pin "GPIO_0_10" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21062
    Warning (13040): bidirectional pin "GPIO_0_11" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21063
    Warning (13040): bidirectional pin "GPIO_0_12" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21064
    Warning (13040): bidirectional pin "GPIO_0_13" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21065
    Warning (13040): bidirectional pin "GPIO_0_14" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21066
    Warning (13040): bidirectional pin "GPIO_0_15" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21067
    Warning (13040): bidirectional pin "GPIO_0_16" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21068
    Warning (13040): bidirectional pin "GPIO_0_17" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21069
    Warning (13040): bidirectional pin "GPIO_0_18" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21070
    Warning (13040): bidirectional pin "GPIO_0_19" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21071
    Warning (13040): bidirectional pin "GPIO_0_20" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21072
    Warning (13040): bidirectional pin "GPIO_0_21" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21073
    Warning (13040): bidirectional pin "GPIO_0_22" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21074
    Warning (13040): bidirectional pin "GPIO_0_23" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21075
    Warning (13040): bidirectional pin "GPIO_0_24" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21076
    Warning (13040): bidirectional pin "GPIO_0_25" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21077
    Warning (13040): bidirectional pin "GPIO_0_26" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21078
    Warning (13040): bidirectional pin "GPIO_0_27" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21079
    Warning (13040): bidirectional pin "GPIO_0_28" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21080
    Warning (13040): bidirectional pin "GPIO_0_29" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21081
    Warning (13040): bidirectional pin "GPIO_0_30" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21082
    Warning (13040): bidirectional pin "GPIO_0_31" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21083
    Warning (13040): bidirectional pin "GPIO_0_32" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21084
    Warning (13040): bidirectional pin "GPIO_0_33" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21085
    Warning (13040): bidirectional pin "GPIO_0_34" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21086
    Warning (13040): bidirectional pin "GPIO_0_35" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21087
    Warning (13040): bidirectional pin "GPIO_1_00" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21088
    Warning (13040): bidirectional pin "GPIO_1_01" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21089
    Warning (13040): bidirectional pin "GPIO_1_02" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21090
    Warning (13040): bidirectional pin "GPIO_1_03" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21091
    Warning (13040): bidirectional pin "GPIO_1_04" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21092
    Warning (13040): bidirectional pin "GPIO_1_05" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21093
    Warning (13040): bidirectional pin "GPIO_1_06" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21094
    Warning (13040): bidirectional pin "GPIO_1_07" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21095
    Warning (13040): bidirectional pin "GPIO_1_08" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21096
    Warning (13040): bidirectional pin "GPIO_1_09" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21097
    Warning (13040): bidirectional pin "GPIO_1_10" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21098
    Warning (13040): bidirectional pin "GPIO_1_11" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21099
    Warning (13040): bidirectional pin "GPIO_1_12" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21100
    Warning (13040): bidirectional pin "GPIO_1_13" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21101
    Warning (13040): bidirectional pin "GPIO_1_14" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21102
    Warning (13040): bidirectional pin "GPIO_1_15" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21103
    Warning (13040): bidirectional pin "GPIO_1_16" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21104
    Warning (13040): bidirectional pin "GPIO_1_17" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21105
    Warning (13040): bidirectional pin "GPIO_1_18" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21106
    Warning (13040): bidirectional pin "GPIO_1_19" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21107
    Warning (13040): bidirectional pin "GPIO_1_20" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21108
    Warning (13040): bidirectional pin "GPIO_1_21" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21109
    Warning (13040): bidirectional pin "GPIO_1_22" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21110
    Warning (13040): bidirectional pin "GPIO_1_23" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21111
    Warning (13040): bidirectional pin "GPIO_1_24" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21112
    Warning (13040): bidirectional pin "GPIO_1_25" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21113
    Warning (13040): bidirectional pin "GPIO_1_26" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21114
    Warning (13040): bidirectional pin "GPIO_1_27" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21115
    Warning (13040): bidirectional pin "GPIO_1_28" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21116
    Warning (13040): bidirectional pin "GPIO_1_29" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21117
    Warning (13040): bidirectional pin "GPIO_1_30" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21118
    Warning (13040): bidirectional pin "GPIO_1_31" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21119
    Warning (13040): bidirectional pin "GPIO_1_32" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21120
    Warning (13040): bidirectional pin "GPIO_1_33" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21121
    Warning (13040): bidirectional pin "GPIO_1_34" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21122
    Warning (13040): bidirectional pin "GPIO_1_35" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21123
    Warning (13040): bidirectional pin "HDMI_I2C_SCL" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21141
    Warning (13040): bidirectional pin "HDMI_I2C_SDA" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21142
    Warning (13040): bidirectional pin "HDMI_I2S" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21143
    Warning (13040): bidirectional pin "HDMI_LRCLK" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21144
    Warning (13040): bidirectional pin "HDMI_MCLK" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21145
    Warning (13040): bidirectional pin "HDMI_SCLK" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21146
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21140
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO_0_01" is fed by GND File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21053
    Warning (13033): The pin "ARDUINO_IO_04" is fed by VCC File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21128
    Warning (13033): The pin "ARDUINO_IO_09" is fed by VCC File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21133
    Warning (13033): The pin "ARDUINO_IO_14" is fed by GND File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21138
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0_05~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21057
    Warning (13010): Node "GPIO_0_09~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21061
    Warning (13010): Node "ARDUINO_IO_08~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21132
    Warning (13010): Node "ARDUINO_IO_05~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21129
    Warning (13010): Node "ARDUINO_IO_07~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21131
    Warning (13010): Node "ARDUINO_IO_10~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21134
    Warning (13010): Node "ARDUINO_IO_11~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21135
    Warning (13010): Node "ARDUINO_IO_13~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21137
    Warning (13010): Node "HPS_DDR3_DQ[0]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21038
    Warning (13010): Node "HPS_DDR3_DQ[1]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21038
    Warning (13010): Node "HPS_DDR3_DQ[2]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21038
    Warning (13010): Node "HPS_DDR3_DQ[3]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21038
    Warning (13010): Node "HPS_DDR3_DQ[4]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21038
    Warning (13010): Node "HPS_DDR3_DQ[5]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21038
    Warning (13010): Node "HPS_DDR3_DQ[6]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21038
    Warning (13010): Node "HPS_DDR3_DQ[7]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21038
    Warning (13010): Node "HPS_DDR3_DQ[8]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21038
    Warning (13010): Node "HPS_DDR3_DQ[9]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21038
    Warning (13010): Node "HPS_DDR3_DQ[10]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21038
    Warning (13010): Node "HPS_DDR3_DQ[11]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21038
    Warning (13010): Node "HPS_DDR3_DQ[12]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21038
    Warning (13010): Node "HPS_DDR3_DQ[13]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21038
    Warning (13010): Node "HPS_DDR3_DQ[14]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21038
    Warning (13010): Node "HPS_DDR3_DQ[15]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21038
    Warning (13010): Node "HPS_DDR3_DQ[16]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21038
    Warning (13010): Node "HPS_DDR3_DQ[17]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21038
    Warning (13010): Node "HPS_DDR3_DQ[18]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21038
    Warning (13010): Node "HPS_DDR3_DQ[19]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21038
    Warning (13010): Node "HPS_DDR3_DQ[20]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21038
    Warning (13010): Node "HPS_DDR3_DQ[21]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21038
    Warning (13010): Node "HPS_DDR3_DQ[22]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21038
    Warning (13010): Node "HPS_DDR3_DQ[23]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21038
    Warning (13010): Node "HPS_DDR3_DQ[24]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21038
    Warning (13010): Node "HPS_DDR3_DQ[25]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21038
    Warning (13010): Node "HPS_DDR3_DQ[26]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21038
    Warning (13010): Node "HPS_DDR3_DQ[27]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21038
    Warning (13010): Node "HPS_DDR3_DQ[28]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21038
    Warning (13010): Node "HPS_DDR3_DQ[29]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21038
    Warning (13010): Node "HPS_DDR3_DQ[30]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21038
    Warning (13010): Node "HPS_DDR3_DQ[31]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21038
    Warning (13010): Node "HPS_DDR3_DQS_N[0]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21039
    Warning (13010): Node "HPS_DDR3_DQS_N[1]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21039
    Warning (13010): Node "HPS_DDR3_DQS_N[2]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21039
    Warning (13010): Node "HPS_DDR3_DQS_N[3]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21039
    Warning (13010): Node "HPS_DDR3_DQS_P[0]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21040
    Warning (13010): Node "HPS_DDR3_DQS_P[1]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21040
    Warning (13010): Node "HPS_DDR3_DQS_P[2]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21040
    Warning (13010): Node "HPS_DDR3_DQS_P[3]~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21040
    Warning (13010): Node "ARDUINO_IO_04~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21128
    Warning (13010): Node "ARDUINO_IO_09~synth" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21133
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21048
    Warning (13410): Pin "ADC_SCK" is stuck at GND File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21049
    Warning (13410): Pin "ADC_SDI" is stuck at GND File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21050
    Warning (13410): Pin "HDMI_TX_CLK" is stuck at GND File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21147
    Warning (13410): Pin "HDMI_TX_DE" is stuck at GND File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21148
    Warning (13410): Pin "HDMI_TX_D[0]" is stuck at GND File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21149
    Warning (13410): Pin "HDMI_TX_D[1]" is stuck at GND File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21149
    Warning (13410): Pin "HDMI_TX_D[2]" is stuck at GND File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21149
    Warning (13410): Pin "HDMI_TX_D[3]" is stuck at GND File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21149
    Warning (13410): Pin "HDMI_TX_D[4]" is stuck at GND File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21149
    Warning (13410): Pin "HDMI_TX_D[5]" is stuck at GND File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21149
    Warning (13410): Pin "HDMI_TX_D[6]" is stuck at GND File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21149
    Warning (13410): Pin "HDMI_TX_D[7]" is stuck at GND File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21149
    Warning (13410): Pin "HDMI_TX_D[8]" is stuck at GND File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21149
    Warning (13410): Pin "HDMI_TX_D[9]" is stuck at GND File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21149
    Warning (13410): Pin "HDMI_TX_D[10]" is stuck at GND File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21149
    Warning (13410): Pin "HDMI_TX_D[11]" is stuck at GND File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21149
    Warning (13410): Pin "HDMI_TX_D[12]" is stuck at GND File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21149
    Warning (13410): Pin "HDMI_TX_D[13]" is stuck at GND File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21149
    Warning (13410): Pin "HDMI_TX_D[14]" is stuck at GND File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21149
    Warning (13410): Pin "HDMI_TX_D[15]" is stuck at GND File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21149
    Warning (13410): Pin "HDMI_TX_D[16]" is stuck at GND File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21149
    Warning (13410): Pin "HDMI_TX_D[17]" is stuck at GND File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21149
    Warning (13410): Pin "HDMI_TX_D[18]" is stuck at GND File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21149
    Warning (13410): Pin "HDMI_TX_D[19]" is stuck at GND File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21149
    Warning (13410): Pin "HDMI_TX_D[20]" is stuck at GND File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21149
    Warning (13410): Pin "HDMI_TX_D[21]" is stuck at GND File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21149
    Warning (13410): Pin "HDMI_TX_D[22]" is stuck at GND File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21149
    Warning (13410): Pin "HDMI_TX_D[23]" is stuck at GND File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21149
    Warning (13410): Pin "HDMI_TX_HS" is stuck at GND File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21150
    Warning (13410): Pin "HDMI_TX_VS" is stuck at GND File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21153
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 325 registers lost all their fanouts during netlist optimizations.
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "area" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Info (286031): Timing-Driven Synthesis is running on partition "soc_system_ddr3_hps_hps_io_border:border"
Info (144001): Generated suppressed messages file C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/output/quartus/DE10Nano.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 19 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FPGA_CLK2_50" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21027
    Warning (15610): No output dependent on input pin "FPGA_CLK3_50" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21028
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21047
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21047
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21047
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21047
    Warning (15610): No output dependent on input pin "ADC_SDO" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21051
    Warning (15610): No output dependent on input pin "HDMI_TX_INT" File: C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/output/fpga_top.v Line: 21151
Info (21057): Implemented 41630 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 71 output pins
    Info (21060): Implemented 135 bidirectional pins
    Info (21061): Implemented 40170 logic cells
    Info (21064): Implemented 588 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 9 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 835 warnings
    Info: Peak virtual memory: 5562 megabytes
    Info: Processing ended: Sun Sep 12 17:24:19 2021
    Info: Elapsed time: 00:04:58
    Info: Total CPU time (on all processors): 00:06:58


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/jotin/OneDrive/GitHub/RISCV-DE10-Nano/quartus/output/quartus/DE10Nano.map.smsg.


