# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab6.srcs/sources_1/new/ADDER.vhd" \
"../../../../lab6.srcs/sources_1/new/MUL_SHIFT.vhd" \
"../../../../lab6.srcs/sources_1/new/MUX.vhd" \
"../../../../lab6.srcs/sources_1/new/PROD_SHIFT.vhd" \
"../../../../lab6.srcs/sources_1/new/TOP.vhd" \
"../../../../lab6.srcs/sim_1/new/TB_TOP.vhd" \

# Do not sort compile order
nosort
