Analysis & Synthesis report for DE10_Top_Level
Tue Oct 09 13:35:19 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE10_Top_Level|LED_control:led_control_comp|Current_State
 12. State Machine - |DE10_Top_Level|LED_control:led_control_comp|Next_State
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for sld_signaltap:auto_signaltap_0
 18. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 19. Port Connectivity Checks: "PB_Condition:PB_Condition_comp"
 20. Port Connectivity Checks: "LED_control:led_control_comp"
 21. Signal Tap Logic Analyzer Settings
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Connections to In-System Debugging Instance "auto_signaltap_0"
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Oct 09 13:35:19 2018       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; DE10_Top_Level                              ;
; Top-level Entity Name           ; DE10_Top_Level                              ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1129                                        ;
; Total pins                      ; 89                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,152                                       ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; DE10_Top_Level     ; DE10_Top_Level     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                              ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+
; DE10_Top_Level.vhd                                                 ; yes             ; User VHDL File                               ; E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd                                                 ;             ;
; LED_control.vhd                                                    ; yes             ; User VHDL File                               ; E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/LED_control.vhd                                                    ;             ;
; PB_Condition.vhd                                                   ; yes             ; User VHDL File                               ; E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/PB_Condition.vhd                                                   ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                  ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                             ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                   ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_constant.inc                                                   ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dffeea.inc                                                         ;             ;
; aglobal180.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                                     ;             ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                                ;             ;
; db/sld_ela_trigger_imo.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/db/sld_ela_trigger_imo.tdf                                         ;             ;
; db/sld_reserved_de10_lab4_auto_signaltap_0_1_13c2.v                ; yes             ; Encrypted Auto-Generated Megafunction        ; E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/db/sld_reserved_de10_lab4_auto_signaltap_0_1_13c2.v                ;             ;
; sld_alt_reduction.vhd                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_alt_reduction.vhd                                              ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                      ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                       ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                             ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                                     ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                              ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                                        ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                                     ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                      ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                                         ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                                                         ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                                       ;             ;
; db/altsyncram_o884.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/db/altsyncram_o884.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.tdf                                                       ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/memmodes.inc                                                     ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_hdffe.inc                                                        ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.inc                                                     ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                        ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/muxlut.inc                                                         ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/bypassff.inc                                                       ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift.inc                                                       ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                     ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/declut.inc                                                         ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.inc                                                    ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                    ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                    ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cmpconst.inc                                                       ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.inc                                                    ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                            ;             ;
; db/cntr_j7i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/db/cntr_j7i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/db/cntr_09i.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                  ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd                                                        ; altera_sld  ;
; db/ip/sldaf7599be/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/db/ip/sldaf7599be/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldaf7599be/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/db/ip/sldaf7599be/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldaf7599be/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/db/ip/sldaf7599be/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldaf7599be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/db/ip/sldaf7599be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldaf7599be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/db/ip/sldaf7599be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldaf7599be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/db/ip/sldaf7599be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                   ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 723                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 814                      ;
;     -- 7 input functions                    ; 0                        ;
;     -- 6 input functions                    ; 271                      ;
;     -- 5 input functions                    ; 69                       ;
;     -- 4 input functions                    ; 129                      ;
;     -- <=3 input functions                  ; 345                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 1129                     ;
;                                             ;                          ;
; I/O pins                                    ; 89                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 1152                     ;
;                                             ;                          ;
; Total DSP Blocks                            ; 2                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 630                      ;
; Total fan-out                               ; 7434                     ;
; Average fan-out                             ; 3.36                     ;
+---------------------------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                     ; Entity Name                                    ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; |DE10_Top_Level                                                                                                                         ; 814 (0)             ; 1129 (0)                  ; 1152              ; 2          ; 89   ; 0            ; |DE10_Top_Level                                                                                                                                                                                                                                                                                                                                                                                         ; DE10_Top_Level                                 ; work         ;
;    |LED_control:led_control_comp|                                                                                                       ; 340 (340)           ; 203 (203)                 ; 0                 ; 2          ; 0    ; 0            ; |DE10_Top_Level|LED_control:led_control_comp                                                                                                                                                                                                                                                                                                                                                            ; LED_control                                    ; work         ;
;    |PB_Condition:PB_Condition_comp|                                                                                                     ; 37 (37)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|PB_Condition:PB_Condition_comp                                                                                                                                                                                                                                                                                                                                                          ; PB_Condition                                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 92 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                        ; sld_hub                                        ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 91 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                        ; alt_sld_fab_with_jtag_input                    ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 91 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                     ; alt_sld_fab                                    ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 91 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                 ; alt_sld_fab_alt_sld_fab                        ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 90 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                     ; alt_sld_fab_alt_sld_fab_sldfabric              ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 90 (57)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                        ; sld_jtag_hub                                   ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                ; sld_rom_sr                                     ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                              ; sld_shadow_jsm                                 ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 345 (2)             ; 806 (87)                  ; 1152              ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                          ; sld_signaltap                                  ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 343 (0)             ; 719 (0)                   ; 1152              ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                    ; sld_signaltap_impl                             ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 343 (67)            ; 719 (110)                 ; 1152              ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                             ; sld_signaltap_implb                            ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                              ; altdpram                                       ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                          ; lpm_decode                                     ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                                ; decode_vnf                                     ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 1152              ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                             ; altsyncram                                     ; work         ;
;                |altsyncram_o884:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1152              ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o884:auto_generated                                                                                                                                                                                              ; altsyncram_o884                                ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                              ; lpm_shiftreg                                   ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                ; lpm_shiftreg                                   ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                     ; serial_crc_16                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                  ; sld_buffer_manager                             ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 141 (1)             ; 419 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                 ; sld_ela_control                                ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                         ; lpm_shiftreg                                   ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 139 (0)             ; 403 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                      ; sld_ela_trigger                                ; work         ;
;                   |sld_ela_trigger_imo:auto_generated|                                                                                  ; 139 (0)             ; 403 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated                                                                                                                                   ; sld_ela_trigger_imo                            ; work         ;
;                      |sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|                                                         ; 139 (78)            ; 403 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1                                                                          ; sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2 ; work         ;
;                         |lpm_shiftreg:config_shiftreg_100|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_100                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_102|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_102                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_103|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_103                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_105|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_105                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_106|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_106                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_108|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_108                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_109|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_109                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_10|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_111|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_111                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_112|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_112                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_114|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_114                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_115|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_115                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_117|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_117                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_118|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_118                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_120|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_120                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_121|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_121                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_122|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_122                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_125|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_125                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_126|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_126                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_128|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_128                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_129|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_129                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_131|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_131                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_132|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_132                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_134|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_134                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_135|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_135                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_137|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_137                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_138|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_138                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_13|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_13                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_140|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_140                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_141|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_141                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_143|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_143                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_144|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_144                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_146|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_146                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_147|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_147                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_149|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_149                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_150|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_150                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_152|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_152                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_153|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_153                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_155|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_155                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_156|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_156                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_158|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_158                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_159|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_159                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_161|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_161                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_162|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_162                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_164|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_164                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_165|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_165                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_167|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_167                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_168|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_168                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_16|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_16                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_170|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_170                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_171|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_171                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_173|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_173                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_174|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_174                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_176|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_176                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_177|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_177                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_179|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_179                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_180|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_180                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_182|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_182                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_183|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_183                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_185|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_185                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_186|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_186                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_188|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_188                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_189|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_189                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_191|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_191                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_192|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_192                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_194|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_194                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_195|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_195                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_197|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_197                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_198|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_198                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_19|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_19                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_200|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_200                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_201|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_201                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_203|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_203                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_204|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_204                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_206|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_206                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_207|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_207                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_209|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_209                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_210|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_210                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_212|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_212                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_213|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_213                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_215|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_215                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_216|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_216                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_218|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_218                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_219|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_219                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_220|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_220                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_222|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_222                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_223|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_223                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_225|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_225                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_226|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_226                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_228|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_228                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_229|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_229                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_22|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_22                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_231|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_231                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_232|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_232                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_234|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_234                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_235|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_235                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_237|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_237                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_238|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_238                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_240|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_240                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_241|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_241                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_242|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_242                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_24|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_24                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_27|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_27                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_28|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_28                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_30|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_30                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_31|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_31                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_33|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_33                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_34|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_34                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_36|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_36                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_37|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_37                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_39|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_39                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_40|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_40                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_42|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_42                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_43|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_43                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_45|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_45                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_46|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_46                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_48|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_48                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_49|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_49                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                           ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_51|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_51                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_52|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_52                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_54|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_54                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_55|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_55                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_57|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_57                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_58|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_58                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                           ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_60|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_60                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_61|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_61                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_63|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_63                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_64|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_64                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_66|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_66                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_67|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_67                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_69|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_69                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_70|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_70                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_72|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_72                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_73|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_73                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_75|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_75                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_76|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_76                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_78|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_78                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_79|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_79                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_7|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                           ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_81|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_81                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_82|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_82                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_84|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_84                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_85|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_85                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_87|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_87                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_88|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_88                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                           ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_90|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_90                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_91|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_91                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_93|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_93                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_94|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_94                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_96|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_96                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_97|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_97                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_99|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|lpm_shiftreg:config_shiftreg_99                                          ; lpm_shiftreg                                   ; work         ;
;                         |sld_alt_reduction:unary_123|                                                                                   ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_alt_reduction:unary_123                                              ; sld_alt_reduction                              ; work         ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_alt_reduction:unary_1                                                ; sld_alt_reduction                              ; work         ;
;                         |sld_alt_reduction:unary_25|                                                                                    ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_alt_reduction:unary_25                                               ; sld_alt_reduction                              ; work         ;
;                         |sld_alt_reduction:unary_2|                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_alt_reduction:unary_2                                                ; sld_alt_reduction                              ; work         ;
;                         |sld_mbpmg:mbpm_101|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_101                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_101|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_104|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_104                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_104|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_107|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_107                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_107|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_110|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_110                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_110|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_113|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_113                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_113|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_116|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_116                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_116|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_119|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_119                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_119|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_124|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_124                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_124|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_127|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_127                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_127|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_12|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_12                                                        ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_130|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_130                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_130|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_133|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_133                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_133|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_136|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_136                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_136|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_139|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_139                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_139|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_142|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_142                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_142|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_145|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_145                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_145|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_148|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_148                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_148|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_151|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_151                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_151|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_154|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_154                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_154|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_157|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_157                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_157|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_15|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_15                                                        ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_15|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_160|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_160                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_160|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_163|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_163                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_163|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_166|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_166                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_166|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_169|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_169                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_169|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_172|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_172                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_172|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_175|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_175                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_175|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_178|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_178                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_178|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_181|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_181                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_181|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_184|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_184                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_184|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_187|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_187                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_187|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_18|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_18                                                        ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_18|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_190|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_190                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_190|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_193|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_193                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_193|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_196|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_196                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_196|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_199|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_199                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_199|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_202|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_202                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_202|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_205|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_205                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_205|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_208|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_208                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_208|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_211|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_211                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_211|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_214|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_214                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_214|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_217|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_217                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_217|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_21|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_21                                                        ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_21|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_221|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_221                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_221|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_224|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_224                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_224|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_227|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_227                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_227|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_230|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_230                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_230|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_233|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_233                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_233|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_236|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_236                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_236|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_239|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_239                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_239|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_26|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_26                                                        ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_26|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_29|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_29                                                        ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_29|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_32|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_32                                                        ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_32|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_35|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_35                                                        ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_35|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_38|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_38                                                        ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_38|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_3|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_3                                                         ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_41|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_41                                                        ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_41|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_44|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_44                                                        ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_44|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_47|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_47                                                        ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_47|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_50|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_50                                                        ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_50|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_53|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_53                                                        ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_53|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_56|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_56                                                        ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_56|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_59|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_59                                                        ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_59|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_62|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_62                                                        ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_62|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_65|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_65                                                        ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_65|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_68|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_68                                                        ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_68|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_6|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_6                                                         ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_71|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_71                                                        ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_71|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_74|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_74                                                        ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_74|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_77|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_77                                                        ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_77|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_80|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_80                                                        ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_80|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_83|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_83                                                        ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_83|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_86|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_86                                                        ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_86|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_89|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_89                                                        ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_89|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_92|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_92                                                        ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_92|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_95|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_95                                                        ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_95|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_98|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_98                                                        ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_98|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_9|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_9                                                         ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                      ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                   ; sld_ela_trigger_flow_mgr                       ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                           ; lpm_shiftreg                                   ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 33 (9)              ; 55 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                            ; sld_offload_buffer_mgr                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                  ; lpm_counter                                    ; work         ;
;                   |cntr_j7i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_j7i:auto_generated                                                                                                          ; cntr_j7i                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                           ; lpm_counter                                    ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                                                                   ; cntr_4vi                                       ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                 ; lpm_counter                                    ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                                                         ; cntr_09i                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                    ; lpm_counter                                    ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                            ; cntr_kri                                       ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                           ; lpm_shiftreg                                   ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                            ; lpm_shiftreg                                   ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                         ; lpm_shiftreg                                   ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                       ; sld_rom_sr                                     ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o884:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 9            ; 128          ; 9            ; 1152 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Independent 18x18 plus 36       ; 1           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 2           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE10_Top_Level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                            ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE10_Top_Level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                        ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE10_Top_Level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                              ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE10_Top_Level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                            ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE10_Top_Level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                              ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE10_Top_Level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_imo:auto_generated|sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2:mgl_prim1 ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Top_Level|LED_control:led_control_comp|Current_State                                                                                                                                                         ;
+-----------------------------+--------------------+-----------------------------+---------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+
; Name                        ; Current_State.init ; Current_State.State_Wickham ; Current_State.State_McVay ; Current_State.State_4 ; Current_State.State_3 ; Current_State.State_2 ; Current_State.State_1 ; Current_State.State_0 ;
+-----------------------------+--------------------+-----------------------------+---------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+
; Current_State.State_0       ; 0                  ; 0                           ; 0                         ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ;
; Current_State.State_1       ; 0                  ; 0                           ; 0                         ; 0                     ; 0                     ; 0                     ; 1                     ; 1                     ;
; Current_State.State_2       ; 0                  ; 0                           ; 0                         ; 0                     ; 0                     ; 1                     ; 0                     ; 1                     ;
; Current_State.State_3       ; 0                  ; 0                           ; 0                         ; 0                     ; 1                     ; 0                     ; 0                     ; 1                     ;
; Current_State.State_4       ; 0                  ; 0                           ; 0                         ; 1                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; Current_State.State_McVay   ; 0                  ; 0                           ; 1                         ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; Current_State.State_Wickham ; 0                  ; 1                           ; 0                         ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; Current_State.init          ; 1                  ; 0                           ; 0                         ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
+-----------------------------+--------------------+-----------------------------+---------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Top_Level|LED_control:led_control_comp|Next_State                                                                                                                                 ;
+--------------------------+-----------------+--------------------------+------------------------+--------------------+--------------------+--------------------+--------------------+--------------------+
; Name                     ; Next_State.init ; Next_State.State_Wickham ; Next_State.State_McVay ; Next_State.State_4 ; Next_State.State_3 ; Next_State.State_2 ; Next_State.State_1 ; Next_State.State_0 ;
+--------------------------+-----------------+--------------------------+------------------------+--------------------+--------------------+--------------------+--------------------+--------------------+
; Next_State.State_0       ; 0               ; 0                        ; 0                      ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ;
; Next_State.State_1       ; 0               ; 0                        ; 0                      ; 0                  ; 0                  ; 0                  ; 1                  ; 1                  ;
; Next_State.State_2       ; 0               ; 0                        ; 0                      ; 0                  ; 0                  ; 1                  ; 0                  ; 1                  ;
; Next_State.State_3       ; 0               ; 0                        ; 0                      ; 0                  ; 1                  ; 0                  ; 0                  ; 1                  ;
; Next_State.State_4       ; 0               ; 0                        ; 0                      ; 1                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; Next_State.State_McVay   ; 0               ; 0                        ; 1                      ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; Next_State.State_Wickham ; 0               ; 1                        ; 0                      ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; Next_State.init          ; 1               ; 0                        ; 0                      ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
+--------------------------+-----------------+--------------------------+------------------------+--------------------+--------------------+--------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                               ;
+-------------------------------------------------+----------------------------------------------------------------+
; Register name                                   ; Reason for Removal                                             ;
+-------------------------------------------------+----------------------------------------------------------------+
; LED_control:led_control_comp|Current_State.init ; Merged with LED_control:led_control_comp|Current_State.State_4 ;
; LED_control:led_control_comp|Next_State.init    ; Merged with LED_control:led_control_comp|Next_State.State_4    ;
; LED_control:led_control_comp|mcVay_shifty[6]    ; Stuck at VCC due to stuck port data_in                         ;
; Total Number of Removed Registers = 3           ;                                                                ;
+-------------------------------------------------+----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1129  ;
; Number of registers using Synchronous Clear  ; 253   ;
; Number of registers using Synchronous Load   ; 116   ;
; Number of registers using Asynchronous Clear ; 611   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 715   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; PB_Condition:PB_Condition_comp|PB_out                                                                                                                                                                                                                                                                                           ; 17      ;
; LED_control:led_control_comp|shifty[6]                                                                                                                                                                                                                                                                                          ; 4       ;
; LED_control:led_control_comp|dylan_shifty[0]                                                                                                                                                                                                                                                                                    ; 7       ;
; LED_control:led_control_comp|down_cntr[0]                                                                                                                                                                                                                                                                                       ; 3       ;
; LED_control:led_control_comp|down_cntr[1]                                                                                                                                                                                                                                                                                       ; 2       ;
; LED_control:led_control_comp|down_cntr[2]                                                                                                                                                                                                                                                                                       ; 2       ;
; LED_control:led_control_comp|down_cntr[3]                                                                                                                                                                                                                                                                                       ; 2       ;
; LED_control:led_control_comp|down_cntr[4]                                                                                                                                                                                                                                                                                       ; 2       ;
; LED_control:led_control_comp|double_shifty[5]                                                                                                                                                                                                                                                                                   ; 3       ;
; LED_control:led_control_comp|down_cntr[5]                                                                                                                                                                                                                                                                                       ; 2       ;
; LED_control:led_control_comp|double_shifty[6]                                                                                                                                                                                                                                                                                   ; 2       ;
; LED_control:led_control_comp|down_cntr[6]                                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 22                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_Top_Level|LED_control:led_control_comp|double_shifty[4]      ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |DE10_Top_Level|PB_Condition:PB_Condition_comp|Clock_count[20]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE10_Top_Level|LED_control:led_control_comp|mcVay_shifty[1]       ;
; 12:1               ; 3 bits    ; 24 LEs        ; 15 LEs               ; 9 LEs                  ; Yes        ; |DE10_Top_Level|LED_control:led_control_comp|led_val[5]            ;
; 12:1               ; 4 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; Yes        ; |DE10_Top_Level|LED_control:led_control_comp|led_val[3]            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_Top_Level|LED_control:led_control_comp|double_shifty[5]      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_Top_Level|LED_control:led_control_comp|Current_State.State_0 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |DE10_Top_Level|LED_control:led_control_comp|Next_State            ;
; 17:1               ; 6 bits    ; 66 LEs        ; 30 LEs               ; 36 LEs                 ; No         ; |DE10_Top_Level|LED_control:led_control_comp|Next_State            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                    ;
+-------------------------------------------------+-------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                           ; Type           ;
+-------------------------------------------------+-------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                   ; String         ;
; sld_node_info                                   ; 805334528                                       ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                 ; String         ;
; SLD_IP_VERSION                                  ; 6                                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                               ; Signed Integer ;
; sld_data_bits                                   ; 9                                               ; Untyped        ;
; sld_trigger_bits                                ; 78                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                              ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                           ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                           ; Signed Integer ;
; sld_incremental_routing                         ; 1                                               ; Untyped        ;
; sld_sample_depth                                ; 128                                             ; Untyped        ;
; sld_segment_size                                ; 128                                             ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                            ; Untyped        ;
; sld_state_bits                                  ; 11                                              ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                               ; Signed Integer ;
; sld_trigger_level                               ; 1                                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                               ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                               ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                               ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                               ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                               ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                               ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                               ; Untyped        ;
; sld_ram_pipeline                                ; 0                                               ; Untyped        ;
; sld_counter_pipeline                            ; 0                                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                            ; String         ;
; sld_inversion_mask_length                       ; 21                                              ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000                           ; Untyped        ;
; sld_power_up_trigger                            ; 0                                               ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                       ; String         ;
; sld_state_flow_use_generated                    ; 0                                               ; Untyped        ;
; sld_current_resource_width                      ; 1                                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                             ; Untyped        ;
; sld_storage_qualifier_bits                      ; 79                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                             ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                               ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                               ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                               ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Port Connectivity Checks: "PB_Condition:PB_Condition_comp" ;
+----------------------+-------+----------+------------------+
; Port                 ; Type  ; Severity ; Details          ;
+----------------------+-------+----------+------------------+
; sys_clks_sec[23..19] ; Input ; Info     ; Stuck at VCC     ;
; sys_clks_sec[15..12] ; Input ; Info     ; Stuck at VCC     ;
; sys_clks_sec[31..26] ; Input ; Info     ; Stuck at GND     ;
; sys_clks_sec[11..8]  ; Input ; Info     ; Stuck at GND     ;
; sys_clks_sec[6..0]   ; Input ; Info     ; Stuck at GND     ;
; sys_clks_sec[25]     ; Input ; Info     ; Stuck at VCC     ;
; sys_clks_sec[24]     ; Input ; Info     ; Stuck at GND     ;
; sys_clks_sec[18]     ; Input ; Info     ; Stuck at GND     ;
; sys_clks_sec[17]     ; Input ; Info     ; Stuck at VCC     ;
; sys_clks_sec[16]     ; Input ; Info     ; Stuck at GND     ;
; sys_clks_sec[7]      ; Input ; Info     ; Stuck at VCC     ;
+----------------------+-------+----------+------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "LED_control:led_control_comp" ;
+----------------------+-------+----------+----------------+
; Port                 ; Type  ; Severity ; Details        ;
+----------------------+-------+----------+----------------+
; hs_led_control       ; Input ; Info     ; Stuck at GND   ;
; sys_clks_sec[23..19] ; Input ; Info     ; Stuck at VCC   ;
; sys_clks_sec[15..12] ; Input ; Info     ; Stuck at VCC   ;
; sys_clks_sec[31..26] ; Input ; Info     ; Stuck at GND   ;
; sys_clks_sec[11..8]  ; Input ; Info     ; Stuck at GND   ;
; sys_clks_sec[6..0]   ; Input ; Info     ; Stuck at GND   ;
; sys_clks_sec[25]     ; Input ; Info     ; Stuck at VCC   ;
; sys_clks_sec[24]     ; Input ; Info     ; Stuck at GND   ;
; sys_clks_sec[18]     ; Input ; Info     ; Stuck at GND   ;
; sys_clks_sec[17]     ; Input ; Info     ; Stuck at VCC   ;
; sys_clks_sec[16]     ; Input ; Info     ; Stuck at GND   ;
; sys_clks_sec[7]      ; Input ; Info     ; Stuck at VCC   ;
; base_rate[7..6]      ; Input ; Info     ; Stuck at GND   ;
; base_rate[4..0]      ; Input ; Info     ; Stuck at GND   ;
; base_rate[5]         ; Input ; Info     ; Stuck at VCC   ;
; led_reg              ; Input ; Info     ; Stuck at GND   ;
+----------------------+-------+----------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 78                  ; 9                ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 232                         ;
;     CLR               ; 13                          ;
;     CLR SCLR          ; 96                          ;
;     ENA               ; 55                          ;
;     ENA CLR           ; 8                           ;
;     ENA CLR SCLR      ; 32                          ;
;     ENA SCLR          ; 28                          ;
; arriav_io_obuf        ; 72                          ;
; arriav_lcell_comb     ; 377                         ;
;     arith             ; 169                         ;
;         1 data inputs ; 168                         ;
;         2 data inputs ; 1                           ;
;     normal            ; 208                         ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 3                           ;
;         4 data inputs ; 77                          ;
;         5 data inputs ; 19                          ;
;         6 data inputs ; 83                          ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 167                         ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.91                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                           ;
+-------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------+---------+
; Name                                                  ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                     ; Details ;
+-------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------+---------+
; FPGA_CLK1_50                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_CLK1_50                                          ; N/A     ;
; LED_control:led_control_comp|Current_State.init       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|Current_State.State_4    ; N/A     ;
; LED_control:led_control_comp|PB                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PB_Condition:PB_Condition_comp|PB_out~_wirecell       ; N/A     ;
; LED_control:led_control_comp|button_pushed            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|button_pushed            ; N/A     ;
; LED_control:led_control_comp|button_timer[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|button_timer[0]          ; N/A     ;
; LED_control:led_control_comp|button_timer[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|button_timer[10]         ; N/A     ;
; LED_control:led_control_comp|button_timer[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|button_timer[11]         ; N/A     ;
; LED_control:led_control_comp|button_timer[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|button_timer[12]         ; N/A     ;
; LED_control:led_control_comp|button_timer[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|button_timer[13]         ; N/A     ;
; LED_control:led_control_comp|button_timer[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|button_timer[14]         ; N/A     ;
; LED_control:led_control_comp|button_timer[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|button_timer[15]         ; N/A     ;
; LED_control:led_control_comp|button_timer[16]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|button_timer[16]         ; N/A     ;
; LED_control:led_control_comp|button_timer[17]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|button_timer[17]         ; N/A     ;
; LED_control:led_control_comp|button_timer[18]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|button_timer[18]         ; N/A     ;
; LED_control:led_control_comp|button_timer[19]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|button_timer[19]         ; N/A     ;
; LED_control:led_control_comp|button_timer[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|button_timer[1]          ; N/A     ;
; LED_control:led_control_comp|button_timer[20]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|button_timer[20]         ; N/A     ;
; LED_control:led_control_comp|button_timer[21]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|button_timer[21]         ; N/A     ;
; LED_control:led_control_comp|button_timer[22]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|button_timer[22]         ; N/A     ;
; LED_control:led_control_comp|button_timer[23]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|button_timer[23]         ; N/A     ;
; LED_control:led_control_comp|button_timer[24]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|button_timer[24]         ; N/A     ;
; LED_control:led_control_comp|button_timer[25]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|button_timer[25]         ; N/A     ;
; LED_control:led_control_comp|button_timer[26]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|button_timer[26]         ; N/A     ;
; LED_control:led_control_comp|button_timer[27]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|button_timer[27]         ; N/A     ;
; LED_control:led_control_comp|button_timer[28]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|button_timer[28]         ; N/A     ;
; LED_control:led_control_comp|button_timer[29]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|button_timer[29]         ; N/A     ;
; LED_control:led_control_comp|button_timer[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|button_timer[2]          ; N/A     ;
; LED_control:led_control_comp|button_timer[30]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|button_timer[30]         ; N/A     ;
; LED_control:led_control_comp|button_timer[31]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|button_timer[31]         ; N/A     ;
; LED_control:led_control_comp|button_timer[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|button_timer[3]          ; N/A     ;
; LED_control:led_control_comp|button_timer[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|button_timer[4]          ; N/A     ;
; LED_control:led_control_comp|button_timer[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|button_timer[5]          ; N/A     ;
; LED_control:led_control_comp|button_timer[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|button_timer[6]          ; N/A     ;
; LED_control:led_control_comp|button_timer[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|button_timer[7]          ; N/A     ;
; LED_control:led_control_comp|button_timer[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|button_timer[8]          ; N/A     ;
; LED_control:led_control_comp|button_timer[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|button_timer[9]          ; N/A     ;
; LED_control:led_control_comp|four_transition          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|four_transition          ; N/A     ;
; LED_control:led_control_comp|four_transition          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|four_transition          ; N/A     ;
; LED_control:led_control_comp|led_7                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|led_7                    ; N/A     ;
; LED_control:led_control_comp|led_transition           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|led_transition           ; N/A     ;
; LED_control:led_control_comp|led_transition_clock[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|led_transition_clock[0]  ; N/A     ;
; LED_control:led_control_comp|led_transition_clock[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|led_transition_clock[10] ; N/A     ;
; LED_control:led_control_comp|led_transition_clock[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|led_transition_clock[11] ; N/A     ;
; LED_control:led_control_comp|led_transition_clock[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|led_transition_clock[12] ; N/A     ;
; LED_control:led_control_comp|led_transition_clock[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|led_transition_clock[13] ; N/A     ;
; LED_control:led_control_comp|led_transition_clock[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|led_transition_clock[14] ; N/A     ;
; LED_control:led_control_comp|led_transition_clock[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|led_transition_clock[15] ; N/A     ;
; LED_control:led_control_comp|led_transition_clock[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|led_transition_clock[16] ; N/A     ;
; LED_control:led_control_comp|led_transition_clock[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|led_transition_clock[17] ; N/A     ;
; LED_control:led_control_comp|led_transition_clock[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|led_transition_clock[18] ; N/A     ;
; LED_control:led_control_comp|led_transition_clock[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|led_transition_clock[19] ; N/A     ;
; LED_control:led_control_comp|led_transition_clock[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|led_transition_clock[1]  ; N/A     ;
; LED_control:led_control_comp|led_transition_clock[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|led_transition_clock[20] ; N/A     ;
; LED_control:led_control_comp|led_transition_clock[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|led_transition_clock[21] ; N/A     ;
; LED_control:led_control_comp|led_transition_clock[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|led_transition_clock[22] ; N/A     ;
; LED_control:led_control_comp|led_transition_clock[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|led_transition_clock[23] ; N/A     ;
; LED_control:led_control_comp|led_transition_clock[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|led_transition_clock[24] ; N/A     ;
; LED_control:led_control_comp|led_transition_clock[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|led_transition_clock[25] ; N/A     ;
; LED_control:led_control_comp|led_transition_clock[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|led_transition_clock[26] ; N/A     ;
; LED_control:led_control_comp|led_transition_clock[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|led_transition_clock[27] ; N/A     ;
; LED_control:led_control_comp|led_transition_clock[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|led_transition_clock[28] ; N/A     ;
; LED_control:led_control_comp|led_transition_clock[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|led_transition_clock[29] ; N/A     ;
; LED_control:led_control_comp|led_transition_clock[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|led_transition_clock[2]  ; N/A     ;
; LED_control:led_control_comp|led_transition_clock[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|led_transition_clock[30] ; N/A     ;
; LED_control:led_control_comp|led_transition_clock[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|led_transition_clock[31] ; N/A     ;
; LED_control:led_control_comp|led_transition_clock[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|led_transition_clock[3]  ; N/A     ;
; LED_control:led_control_comp|led_transition_clock[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|led_transition_clock[4]  ; N/A     ;
; LED_control:led_control_comp|led_transition_clock[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|led_transition_clock[5]  ; N/A     ;
; LED_control:led_control_comp|led_transition_clock[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|led_transition_clock[6]  ; N/A     ;
; LED_control:led_control_comp|led_transition_clock[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|led_transition_clock[7]  ; N/A     ;
; LED_control:led_control_comp|led_transition_clock[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|led_transition_clock[8]  ; N/A     ;
; LED_control:led_control_comp|led_transition_clock[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|led_transition_clock[9]  ; N/A     ;
; LED_control:led_control_comp|shifty[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|shifty[0]                ; N/A     ;
; LED_control:led_control_comp|shifty[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|shifty[0]                ; N/A     ;
; LED_control:led_control_comp|shifty[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|shifty[1]                ; N/A     ;
; LED_control:led_control_comp|shifty[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|shifty[1]                ; N/A     ;
; LED_control:led_control_comp|shifty[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|shifty[2]                ; N/A     ;
; LED_control:led_control_comp|shifty[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|shifty[2]                ; N/A     ;
; LED_control:led_control_comp|shifty[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|shifty[3]                ; N/A     ;
; LED_control:led_control_comp|shifty[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|shifty[3]                ; N/A     ;
; LED_control:led_control_comp|shifty[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|shifty[4]                ; N/A     ;
; LED_control:led_control_comp|shifty[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|shifty[4]                ; N/A     ;
; LED_control:led_control_comp|shifty[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|shifty[5]                ; N/A     ;
; LED_control:led_control_comp|shifty[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|shifty[5]                ; N/A     ;
; LED_control:led_control_comp|shifty[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|shifty[6]~_wirecell      ; N/A     ;
; LED_control:led_control_comp|shifty[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|shifty[6]~_wirecell      ; N/A     ;
; LED_control:led_control_comp|two_transition           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|two_transition           ; N/A     ;
; LED_control:led_control_comp|two_transition           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_control:led_control_comp|two_transition           ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
+-------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Tue Oct 09 13:34:42 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Lab4 -c DE10_Top_Level
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file de10_top_level.vhd
    Info (12022): Found design unit 1: DE10_Top_Level-DE10_arch File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 54
    Info (12023): Found entity 1: DE10_Top_Level File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file led_control.vhd
    Info (12022): Found design unit 1: LED_control-LED_control_arch File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/LED_control.vhd Line: 24
    Info (12023): Found entity 1: LED_control File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/LED_control.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file pb_condition.vhd
    Info (12022): Found design unit 1: PB_Condition-PB_Condition_arch File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/PB_Condition.vhd Line: 19
    Info (12023): Found entity 1: PB_Condition File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/PB_Condition.vhd Line: 9
Info (12127): Elaborating entity "DE10_Top_Level" for the top level hierarchy
Info (12128): Elaborating entity "LED_control" for hierarchy "LED_control:led_control_comp" File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 84
Info (12128): Elaborating entity "PB_Condition" for hierarchy "PB_Condition:PB_Condition_comp" File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 88
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_imo.tdf
    Info (12023): Found entity 1: sld_ela_trigger_imo File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/db/sld_ela_trigger_imo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_de10_lab4_auto_signaltap_0_1_13c2.v
    Info (12023): Found entity 1: sld_reserved_DE10_Lab4_auto_signaltap_0_1_13c2 File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/db/sld_reserved_de10_lab4_auto_signaltap_0_1_13c2.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o884.tdf
    Info (12023): Found entity 1: altsyncram_o884 File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/db/altsyncram_o884.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/db/mux_elc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_j7i.tdf
    Info (12023): Found entity 1: cntr_j7i File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/db/cntr_j7i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/db/cmpr_c9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/db/cntr_4vi.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/db/cntr_09i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.10.09.13:35:05 Progress: Loading sldaf7599be/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaf7599be/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/db/ip/sldaf7599be/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaf7599be/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/db/ip/sldaf7599be/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaf7599be/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/db/ip/sldaf7599be/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaf7599be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/db/ip/sldaf7599be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldaf7599be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/db/ip/sldaf7599be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/db/ip/sldaf7599be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaf7599be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/db/ip/sldaf7599be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 46
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 46
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 46
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 46
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 46
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 46
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 46
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 46
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 46
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 46
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 46
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 46
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 46
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 46
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 46
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 46
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 46
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 46
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 46
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 46
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 46
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 46
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 46
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 46
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 46
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 46
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 46
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 46
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 46
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 46
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 46
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 46
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 46
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 46
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 46
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 46
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 47
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (20013): Ignored 430 assignments for entity "DE10Nano_System" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[0] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[10] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[11] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[12] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[13] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[14] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[1] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[2] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[3] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[4] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[5] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[6] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[7] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[8] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[9] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[0] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[1] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[2] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CAS_N -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CKE -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_N -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_P -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CS_N -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[0] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[1] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[2] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[3] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[0] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[1] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[2] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[3] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[0] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[1] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[2] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[3] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[0] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[10] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[11] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[12] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[13] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[14] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[15] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[16] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[17] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[18] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[19] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[1] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[20] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[21] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[22] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[23] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[24] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[25] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[26] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[27] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[28] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[29] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[2] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[30] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[31] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[3] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[4] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[5] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[6] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[7] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[8] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[9] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ODT -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RAS_N -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RESET_N -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_WE_N -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AD1939_ADC_ABCLK -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AD1939_ADC_ALRCLK -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AD1939_ADC_ASDATA2 -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AD1939_DAC_DBCLK -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AD1939_DAC_DLRCLK -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AD1939_DAC_DSDATA1 -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AD1939_MCLK -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AD1939_RST_CODEC_n -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AD1939_spi_CCLK -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AD1939_spi_CIN -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AD1939_spi_CLATCH_n -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AD1939_spi_COUT -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CONVST -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCK -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SDI -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SDO -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[0] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[10] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[11] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[12] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[13] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[14] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[15] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[1] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[2] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[3] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[4] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[5] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[6] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[7] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[8] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[9] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_RESET_N -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_0 -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_0[0] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_0[10] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_0[11] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_0[12] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_0[13] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_0[14] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_0[15] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_0[16] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_0[17] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_0[18] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_0[19] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_0[1] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_0[20] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_0[21] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_0[22] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_0[23] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_0[24] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_0[25] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_0[26] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_0[27] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_0[28] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_0[29] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_0[2] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_0[30] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_0[31] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_0[32] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_0[33] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_0[3] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_0[4] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_0[5] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_0[6] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_0[7] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_0[8] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_0[9] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_1 -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_1[0] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_1[10] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_1[11] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_1[12] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_1[1] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_1[2] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_1[3] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_1[4] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_1[5] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_1[6] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_1[7] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_1[8] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_GPIO_1[9] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_LEDs -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_LEDs[0] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_LEDs[1] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_LEDs[2] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_LEDs[3] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_SWITCHES -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_SWITCHES[0] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_SWITCHES[1] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_SWITCHES[2] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Audio_Mini_SWITCHES[3] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_CLK1_50 -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_CLK2_50 -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_CLK3_50 -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RZQ -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C0_SCLK -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C0_SDAT -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to INMP621_mic_CLK -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to INMP621_mic_DATA -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[0] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[1] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[2] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[3] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[4] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[5] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[6] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[7] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TPA6130_i2c_SCL -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TPA6130_i2c_SDA -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TPA6130_power_off -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[0] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[10] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[11] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[12] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[13] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[14] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[1] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[2] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[3] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[4] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[5] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[6] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[7] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[8] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[9] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[0] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[1] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[2] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CAS_N -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CKE -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CS_N -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ODT -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RAS_N -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RESET_N -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_WE_N -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_N -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_P -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[0] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[1] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[2] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[3] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_N -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_P -entity DE10Nano_System was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE10Nano_System -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10Nano_System -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10Nano_System -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10Nano_System -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10Nano_System -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10Nano_System -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10Nano_System -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10Nano_System -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10Nano_System -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10Nano_System -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10Nano_System -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10Nano_System -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10Nano_System -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10Nano_System -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10Nano_System -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10Nano_System -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10Nano_System -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10Nano_System -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10Nano_System -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10Nano_System -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10Nano_System -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10Nano_System -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10Nano_System -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10Nano_System -section_id Top was ignored
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 120 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FPGA_CLK2_50" File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 22
    Warning (15610): No output dependent on input pin "FPGA_CLK3_50" File: E:/Documents/School/EELE 467 SoC/quartus_project/Lab 4/DE10_Top_Level.vhd Line: 23
Info (21057): Implemented 1682 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 9 output pins
    Info (21060): Implemented 72 bidirectional pins
    Info (21061): Implemented 1577 logic cells
    Info (21064): Implemented 9 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 508 warnings
    Info: Peak virtual memory: 4953 megabytes
    Info: Processing ended: Tue Oct 09 13:35:19 2018
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:01:03


