[p LITE_MODE AUTOSTATIC LFSROK EMI_WORD ]
[d version 1.1 ]
[d edition pro ]
[d chip 18F4550 ]
"44 /opt/microchip/xc8/v1.01/include/pic18f4550.h
[s S22 . 1 `uc 1 DATA 1 0 :8:0 
]
[u S24 . 1 `S22 1 . 1 0 ]
"60
[s S30 . 1 `uc 1 WS 1 0 :4:0 
`uc 1 CLK1EN 1 0 :1:4 
`uc 1 CSEN 1 0 :1:5 
`uc 1 CLKCFG 1 0 :2:6 
]
[s S35 . 1 `uc 1 WS0 1 0 :1:0 
`uc 1 WS1 1 0 :1:1 
`uc 1 WS2 1 0 :1:2 
`uc 1 WS3 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 CLKCFG0 1 0 :1:6 
`uc 1 CLKCFG1 1 0 :1:7 
]
[u S43 . 1 `S30 1 . 1 0 `S35 1 . 1 0 ]
"115
[s S61 . 1 `uc 1 ADDR 1 0 :4:0 
`uc 1 SPPBUSY 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 WRSPP 1 0 :1:6 
`uc 1 RDSPP 1 0 :1:7 
]
[s S67 . 1 `uc 1 ADDR0 1 0 :1:0 
`uc 1 ADDR1 1 0 :1:1 
`uc 1 ADDR2 1 0 :1:2 
`uc 1 ADDR3 1 0 :1:3 
]
[s S72 . 1 `uc 1 . 1 0 :4:0 
`uc 1 BUSY 1 0 :1:4 
]
[u S75 . 1 `S61 1 . 1 0 `S67 1 . 1 0 `S72 1 . 1 0 ]
"169
[s S95 . 1 `uc 1 SPPEN 1 0 :1:0 
`uc 1 SPPOWN 1 0 :1:1 
]
[u S98 . 1 `S95 1 . 1 0 ]
"195
[s S106 . 1 `uc 1 FRM 1 0 :8:0 
]
[s S108 . 1 `uc 1 FRM0 1 0 :1:0 
`uc 1 FRM1 1 0 :1:1 
`uc 1 FRM2 1 0 :1:2 
`uc 1 FRM3 1 0 :1:3 
`uc 1 FRM4 1 0 :1:4 
`uc 1 FRM5 1 0 :1:5 
`uc 1 FRM6 1 0 :1:6 
`uc 1 FRM7 1 0 :1:7 
]
[s S117 . 1 `uc 1 FRML 1 0 :8:0 
]
[u S119 . 1 `S106 1 . 1 0 `S108 1 . 1 0 `S117 1 . 1 0 ]
"251
[s S138 . 1 `uc 1 FRM 1 0 :3:0 
]
[s S140 . 1 `uc 1 FRM8 1 0 :1:0 
`uc 1 FRM9 1 0 :1:1 
`uc 1 FRM10 1 0 :1:2 
]
[u S144 . 1 `S138 1 . 1 0 `S140 1 . 1 0 ]
"281
[s S155 . 1 `uc 1 URSTIF 1 0 :1:0 
`uc 1 UERRIF 1 0 :1:1 
`uc 1 ACTVIF 1 0 :1:2 
`uc 1 TRNIF 1 0 :1:3 
`uc 1 IDLEIF 1 0 :1:4 
`uc 1 STALLIF 1 0 :1:5 
`uc 1 SOFIF 1 0 :1:6 
]
[u S163 . 1 `S155 1 . 1 0 ]
"321
[s S175 . 1 `uc 1 URSTIE 1 0 :1:0 
`uc 1 UERRIE 1 0 :1:1 
`uc 1 ACTVIE 1 0 :1:2 
`uc 1 TRNIE 1 0 :1:3 
`uc 1 IDLEIE 1 0 :1:4 
`uc 1 STALLIE 1 0 :1:5 
`uc 1 SOFIE 1 0 :1:6 
]
[u S183 . 1 `S175 1 . 1 0 ]
"361
[s S195 . 1 `uc 1 PIDEF 1 0 :1:0 
`uc 1 CRC5EF 1 0 :1:1 
`uc 1 CRC16EF 1 0 :1:2 
`uc 1 DFN8EF 1 0 :1:3 
`uc 1 BTOEF 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEF 1 0 :1:7 
]
[u S203 . 1 `S195 1 . 1 0 ]
"398
[s S215 . 1 `uc 1 PIDEE 1 0 :1:0 
`uc 1 CRC5EE 1 0 :1:1 
`uc 1 CRC16EE 1 0 :1:2 
`uc 1 DFN8EE 1 0 :1:3 
`uc 1 BTOEE 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEE 1 0 :1:7 
]
[u S223 . 1 `S215 1 . 1 0 ]
"435
[s S235 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PPBI 1 0 :1:1 
`uc 1 DIR 1 0 :1:2 
`uc 1 ENDP 1 0 :4:3 
]
[s S240 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ENDP0 1 0 :1:3 
`uc 1 ENDP1 1 0 :1:4 
`uc 1 ENDP2 1 0 :1:5 
`uc 1 ENDP3 1 0 :1:6 
]
[u S246 . 1 `S235 1 . 1 0 `S240 1 . 1 0 ]
"479
[s S262 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SUSPND 1 0 :1:1 
`uc 1 RESUME 1 0 :1:2 
`uc 1 USBEN 1 0 :1:3 
`uc 1 PKTDIS 1 0 :1:4 
`uc 1 SE0 1 0 :1:5 
`uc 1 PPBRST 1 0 :1:6 
]
[u S270 . 1 `S262 1 . 1 0 ]
"516
[s S282 . 1 `uc 1 ADDR 1 0 :7:0 
]
[s S284 . 1 `uc 1 ADDR0 1 0 :1:0 
`uc 1 ADDR1 1 0 :1:1 
`uc 1 ADDR2 1 0 :1:2 
`uc 1 ADDR3 1 0 :1:3 
`uc 1 ADDR4 1 0 :1:4 
`uc 1 ADDR5 1 0 :1:5 
`uc 1 ADDR6 1 0 :1:6 
]
[u S292 . 1 `S282 1 . 1 0 `S284 1 . 1 0 ]
"562
[s S307 . 1 `uc 1 PPB 1 0 :2:0 
`uc 1 FSEN 1 0 :1:2 
`uc 1 UTRDIS 1 0 :1:3 
`uc 1 UPUEN 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 UOEMON 1 0 :1:6 
`uc 1 UTEYE 1 0 :1:7 
]
[s S315 . 1 `uc 1 PPB0 1 0 :1:0 
`uc 1 PPB1 1 0 :1:1 
]
[s S318 . 1 `uc 1 UPP0 1 0 :1:0 
]
[s S320 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UPP1 1 0 :1:1 
]
[u S323 . 1 `S307 1 . 1 0 `S315 1 . 1 0 `S318 1 . 1 0 `S320 1 . 1 0 ]
"622
[s S346 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S352 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP0CONDIS 1 0 :1:3 
]
[s S355 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP0HSHK 1 0 :1:4 
]
[s S358 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP0INEN 1 0 :1:1 
]
[s S361 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP0OUTEN 1 0 :1:2 
]
[s S364 . 1 `uc 1 EP0STALL 1 0 :1:0 
]
[s S366 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS0 1 0 :1:3 
]
[s S369 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK0 1 0 :1:4 
]
[s S372 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN0 1 0 :1:1 
]
[s S375 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN0 1 0 :1:2 
]
[s S378 . 1 `uc 1 EPSTALL0 1 0 :1:0 
]
[u S380 . 1 `S346 1 . 1 0 `S352 1 . 1 0 `S355 1 . 1 0 `S358 1 . 1 0 `S361 1 . 1 0 `S364 1 . 1 0 `S366 1 . 1 0 `S369 1 . 1 0 `S372 1 . 1 0 `S375 1 . 1 0 `S378 1 . 1 0 ]
"722
[s S428 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S434 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP1CONDIS 1 0 :1:3 
]
[s S437 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP1HSHK 1 0 :1:4 
]
[s S440 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP1INEN 1 0 :1:1 
]
[s S443 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP1OUTEN 1 0 :1:2 
]
[s S446 . 1 `uc 1 EP1STALL 1 0 :1:0 
]
[s S448 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS1 1 0 :1:3 
]
[s S451 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK1 1 0 :1:4 
]
[s S454 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN1 1 0 :1:1 
]
[s S457 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN1 1 0 :1:2 
]
[s S460 . 1 `uc 1 EPSTALL1 1 0 :1:0 
]
[u S462 . 1 `S346 1 . 1 0 `S434 1 . 1 0 `S437 1 . 1 0 `S440 1 . 1 0 `S443 1 . 1 0 `S446 1 . 1 0 `S448 1 . 1 0 `S451 1 . 1 0 `S454 1 . 1 0 `S457 1 . 1 0 `S460 1 . 1 0 ]
"822
[s S510 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S516 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP2CONDIS 1 0 :1:3 
]
[s S519 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP2HSHK 1 0 :1:4 
]
[s S522 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP2INEN 1 0 :1:1 
]
[s S525 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP2OUTEN 1 0 :1:2 
]
[s S528 . 1 `uc 1 EP2STALL 1 0 :1:0 
]
[s S530 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS2 1 0 :1:3 
]
[s S533 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK2 1 0 :1:4 
]
[s S536 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN2 1 0 :1:1 
]
[s S539 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN2 1 0 :1:2 
]
[s S542 . 1 `uc 1 EPSTALL2 1 0 :1:0 
]
[u S544 . 1 `S346 1 . 1 0 `S516 1 . 1 0 `S519 1 . 1 0 `S522 1 . 1 0 `S525 1 . 1 0 `S528 1 . 1 0 `S530 1 . 1 0 `S533 1 . 1 0 `S536 1 . 1 0 `S539 1 . 1 0 `S542 1 . 1 0 ]
"922
[s S592 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S598 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP3CONDIS 1 0 :1:3 
]
[s S601 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP3HSHK 1 0 :1:4 
]
[s S604 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP3INEN 1 0 :1:1 
]
[s S607 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP3OUTEN 1 0 :1:2 
]
[s S610 . 1 `uc 1 EP3STALL 1 0 :1:0 
]
[s S612 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS3 1 0 :1:3 
]
[s S615 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK3 1 0 :1:4 
]
[s S618 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN3 1 0 :1:1 
]
[s S621 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN3 1 0 :1:2 
]
[s S624 . 1 `uc 1 EPSTALL3 1 0 :1:0 
]
[u S626 . 1 `S346 1 . 1 0 `S598 1 . 1 0 `S601 1 . 1 0 `S604 1 . 1 0 `S607 1 . 1 0 `S610 1 . 1 0 `S612 1 . 1 0 `S615 1 . 1 0 `S618 1 . 1 0 `S621 1 . 1 0 `S624 1 . 1 0 ]
"1022
[s S674 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S680 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP4CONDIS 1 0 :1:3 
]
[s S683 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP4HSHK 1 0 :1:4 
]
[s S686 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP4INEN 1 0 :1:1 
]
[s S689 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP4OUTEN 1 0 :1:2 
]
[s S692 . 1 `uc 1 EP4STALL 1 0 :1:0 
]
[s S694 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS4 1 0 :1:3 
]
[s S697 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK4 1 0 :1:4 
]
[s S700 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN4 1 0 :1:1 
]
[s S703 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN4 1 0 :1:2 
]
[s S706 . 1 `uc 1 EPSTALL4 1 0 :1:0 
]
[u S708 . 1 `S346 1 . 1 0 `S680 1 . 1 0 `S683 1 . 1 0 `S686 1 . 1 0 `S689 1 . 1 0 `S692 1 . 1 0 `S694 1 . 1 0 `S697 1 . 1 0 `S700 1 . 1 0 `S703 1 . 1 0 `S706 1 . 1 0 ]
"1122
[s S756 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S762 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP5CONDIS 1 0 :1:3 
]
[s S765 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP5HSHK 1 0 :1:4 
]
[s S768 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP5INEN 1 0 :1:1 
]
[s S771 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP5OUTEN 1 0 :1:2 
]
[s S774 . 1 `uc 1 EP5STALL 1 0 :1:0 
]
[s S776 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS5 1 0 :1:3 
]
[s S779 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK5 1 0 :1:4 
]
[s S782 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN5 1 0 :1:1 
]
[s S785 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN5 1 0 :1:2 
]
[s S788 . 1 `uc 1 EPSTALL5 1 0 :1:0 
]
[u S790 . 1 `S346 1 . 1 0 `S762 1 . 1 0 `S765 1 . 1 0 `S768 1 . 1 0 `S771 1 . 1 0 `S774 1 . 1 0 `S776 1 . 1 0 `S779 1 . 1 0 `S782 1 . 1 0 `S785 1 . 1 0 `S788 1 . 1 0 ]
"1222
[s S838 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S844 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP6CONDIS 1 0 :1:3 
]
[s S847 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP6HSHK 1 0 :1:4 
]
[s S850 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP6INEN 1 0 :1:1 
]
[s S853 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP6OUTEN 1 0 :1:2 
]
[s S856 . 1 `uc 1 EP6STALL 1 0 :1:0 
]
[s S858 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS6 1 0 :1:3 
]
[s S861 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK6 1 0 :1:4 
]
[s S864 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN6 1 0 :1:1 
]
[s S867 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN6 1 0 :1:2 
]
[s S870 . 1 `uc 1 EPSTALL6 1 0 :1:0 
]
[u S872 . 1 `S346 1 . 1 0 `S844 1 . 1 0 `S847 1 . 1 0 `S850 1 . 1 0 `S853 1 . 1 0 `S856 1 . 1 0 `S858 1 . 1 0 `S861 1 . 1 0 `S864 1 . 1 0 `S867 1 . 1 0 `S870 1 . 1 0 ]
"1322
[s S920 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S926 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP7CONDIS 1 0 :1:3 
]
[s S929 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP7HSHK 1 0 :1:4 
]
[s S932 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP7INEN 1 0 :1:1 
]
[s S935 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP7OUTEN 1 0 :1:2 
]
[s S938 . 1 `uc 1 EP7STALL 1 0 :1:0 
]
[s S940 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS7 1 0 :1:3 
]
[s S943 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK7 1 0 :1:4 
]
[s S946 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN7 1 0 :1:1 
]
[s S949 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN7 1 0 :1:2 
]
[s S952 . 1 `uc 1 EPSTALL7 1 0 :1:0 
]
[u S954 . 1 `S346 1 . 1 0 `S926 1 . 1 0 `S929 1 . 1 0 `S932 1 . 1 0 `S935 1 . 1 0 `S938 1 . 1 0 `S940 1 . 1 0 `S943 1 . 1 0 `S946 1 . 1 0 `S949 1 . 1 0 `S952 1 . 1 0 ]
"1422
[s S1002 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1008 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS8 1 0 :1:3 
]
[s S1011 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK8 1 0 :1:4 
]
[s S1014 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN8 1 0 :1:1 
]
[s S1017 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN8 1 0 :1:2 
]
[s S1020 . 1 `uc 1 EPSTALL8 1 0 :1:0 
]
[u S1022 . 1 `S346 1 . 1 0 `S1008 1 . 1 0 `S1011 1 . 1 0 `S1014 1 . 1 0 `S1017 1 . 1 0 `S1020 1 . 1 0 ]
"1488
[s S1051 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1057 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS9 1 0 :1:3 
]
[s S1060 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK9 1 0 :1:4 
]
[s S1063 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN9 1 0 :1:1 
]
[s S1066 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN9 1 0 :1:2 
]
[s S1069 . 1 `uc 1 EPSTALL9 1 0 :1:0 
]
[u S1071 . 1 `S346 1 . 1 0 `S1057 1 . 1 0 `S1060 1 . 1 0 `S1063 1 . 1 0 `S1066 1 . 1 0 `S1069 1 . 1 0 ]
"1554
[s S1100 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1106 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS10 1 0 :1:3 
]
[s S1109 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK10 1 0 :1:4 
]
[s S1112 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN10 1 0 :1:1 
]
[s S1115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN10 1 0 :1:2 
]
[s S1118 . 1 `uc 1 EPSTALL10 1 0 :1:0 
]
[u S1120 . 1 `S346 1 . 1 0 `S1106 1 . 1 0 `S1109 1 . 1 0 `S1112 1 . 1 0 `S1115 1 . 1 0 `S1118 1 . 1 0 ]
"1620
[s S1149 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1155 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS11 1 0 :1:3 
]
[s S1158 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK11 1 0 :1:4 
]
[s S1161 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN11 1 0 :1:1 
]
[s S1164 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN11 1 0 :1:2 
]
[s S1167 . 1 `uc 1 EPSTALL11 1 0 :1:0 
]
[u S1169 . 1 `S346 1 . 1 0 `S1155 1 . 1 0 `S1158 1 . 1 0 `S1161 1 . 1 0 `S1164 1 . 1 0 `S1167 1 . 1 0 ]
"1686
[s S1198 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1204 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS12 1 0 :1:3 
]
[s S1207 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK12 1 0 :1:4 
]
[s S1210 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN12 1 0 :1:1 
]
[s S1213 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN12 1 0 :1:2 
]
[s S1216 . 1 `uc 1 EPSTALL12 1 0 :1:0 
]
[u S1218 . 1 `S346 1 . 1 0 `S1204 1 . 1 0 `S1207 1 . 1 0 `S1210 1 . 1 0 `S1213 1 . 1 0 `S1216 1 . 1 0 ]
"1752
[s S1247 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1253 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS13 1 0 :1:3 
]
[s S1256 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK13 1 0 :1:4 
]
[s S1259 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN13 1 0 :1:1 
]
[s S1262 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN13 1 0 :1:2 
]
[s S1265 . 1 `uc 1 EPSTALL13 1 0 :1:0 
]
[u S1267 . 1 `S346 1 . 1 0 `S1253 1 . 1 0 `S1256 1 . 1 0 `S1259 1 . 1 0 `S1262 1 . 1 0 `S1265 1 . 1 0 ]
"1818
[s S1296 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1302 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS14 1 0 :1:3 
]
[s S1305 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK14 1 0 :1:4 
]
[s S1308 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN14 1 0 :1:1 
]
[s S1311 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN14 1 0 :1:2 
]
[s S1314 . 1 `uc 1 EPSTALL14 1 0 :1:0 
]
[u S1316 . 1 `S346 1 . 1 0 `S1302 1 . 1 0 `S1305 1 . 1 0 `S1308 1 . 1 0 `S1311 1 . 1 0 `S1314 1 . 1 0 ]
"1884
[s S1345 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1351 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS15 1 0 :1:3 
]
[s S1354 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK15 1 0 :1:4 
]
[s S1357 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN15 1 0 :1:1 
]
[s S1360 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN15 1 0 :1:2 
]
[s S1363 . 1 `uc 1 EPSTALL15 1 0 :1:0 
]
[u S1365 . 1 `S346 1 . 1 0 `S1351 1 . 1 0 `S1354 1 . 1 0 `S1357 1 . 1 0 `S1360 1 . 1 0 `S1363 1 . 1 0 ]
"1950
[s S1394 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
]
[s S1402 . 1 `uc 1 AN0 1 0 :1:0 
`uc 1 AN1 1 0 :1:1 
`uc 1 AN2 1 0 :1:2 
`uc 1 AN3 1 0 :1:3 
`uc 1 T0CKI 1 0 :1:4 
`uc 1 AN4 1 0 :1:5 
`uc 1 OSC2 1 0 :1:6 
]
[s S1410 . 1 `uc 1 . 1 0 :2:0 
`uc 1 VREFM 1 0 :1:2 
`uc 1 VREFP 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 LVDIN 1 0 :1:5 
]
[s S1416 . 1 `uc 1 . 1 0 :5:0 
`uc 1 HLVDIN 1 0 :1:5 
]
[s S1419 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RA7 1 0 :1:7 
]
[s S1422 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RJPU 1 0 :1:7 
]
[s S1425 . 1 `uc 1 ULPWUIN 1 0 :1:0 
]
[u S1427 . 1 `S1394 1 . 1 0 `S1402 1 . 1 0 `S1410 1 . 1 0 `S1416 1 . 1 0 `S1419 1 . 1 0 `S1422 1 . 1 0 `S1425 1 . 1 0 ]
"2063
[s S1470 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[s S1479 . 1 `uc 1 INT0 1 0 :1:0 
`uc 1 INT1 1 0 :1:1 
`uc 1 INT2 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 PGM 1 0 :1:5 
`uc 1 PGC 1 0 :1:6 
`uc 1 PGD 1 0 :1:7 
]
[s S1487 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP2_PA2 1 0 :1:3 
]
[u S1490 . 1 `S1470 1 . 1 0 `S1479 1 . 1 0 `S1487 1 . 1 0 ]
"2141
[s S1516 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S1525 . 1 `uc 1 T1OSO 1 0 :1:0 
`uc 1 T1OSI 1 0 :1:1 
`uc 1 CCP1 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TX 1 0 :1:6 
`uc 1 RX 1 0 :1:7 
]
[s S1532 . 1 `uc 1 T13CKI 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 P1A 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 CK 1 0 :1:6 
`uc 1 DT 1 0 :1:7 
]
[s S1539 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP2 1 0 :1:1 
]
[s S1542 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PA1 1 0 :1:2 
]
[s S1545 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PA2 1 0 :1:1 
]
[s S1548 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RC3 1 0 :1:3 
]
[u S1551 . 1 `S1516 1 . 1 0 `S1525 1 . 1 0 `S1532 1 . 1 0 `S1539 1 . 1 0 `S1542 1 . 1 0 `S1545 1 . 1 0 `S1548 1 . 1 0 ]
"2253
[s S1596 . 1 `uc 1 RD0 1 0 :1:0 
`uc 1 RD1 1 0 :1:1 
`uc 1 RD2 1 0 :1:2 
`uc 1 RD3 1 0 :1:3 
`uc 1 RD4 1 0 :1:4 
`uc 1 RD5 1 0 :1:5 
`uc 1 RD6 1 0 :1:6 
`uc 1 RD7 1 0 :1:7 
]
[s S1605 . 1 `uc 1 SPP0 1 0 :1:0 
`uc 1 SPP1 1 0 :1:1 
`uc 1 SPP2 1 0 :1:2 
`uc 1 SPP3 1 0 :1:3 
`uc 1 SPP4 1 0 :1:4 
`uc 1 SPP5 1 0 :1:5 
`uc 1 SPP6 1 0 :1:6 
`uc 1 SPP7 1 0 :1:7 
]
[s S1614 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SS2 1 0 :1:7 
]
[u S1617 . 1 `S1596 1 . 1 0 `S1605 1 . 1 0 `S1614 1 . 1 0 ]
"2338
[s S1644 . 1 `uc 1 RE0 1 0 :1:0 
`uc 1 RE1 1 0 :1:1 
`uc 1 RE2 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 RDPU 1 0 :1:7 
]
[s S1651 . 1 `uc 1 CK1SPP 1 0 :1:0 
`uc 1 CK2SPP 1 0 :1:1 
`uc 1 OESPP 1 0 :1:2 
]
[s S1655 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CCP10 1 0 :1:2 
]
[s S1658 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CCP2E 1 0 :1:7 
]
[s S1661 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CCP6E 1 0 :1:6 
]
[s S1664 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CCP7E 1 0 :1:5 
]
[s S1667 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP8E 1 0 :1:4 
]
[s S1670 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP9E 1 0 :1:3 
]
[s S1673 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CS 1 0 :1:2 
]
[s S1676 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PA2E 1 0 :1:7 
]
[s S1679 . 1 `uc 1 . 1 0 :6:0 
`uc 1 PB1E 1 0 :1:6 
]
[s S1682 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PB2 1 0 :1:2 
]
[s S1685 . 1 `uc 1 . 1 0 :4:0 
`uc 1 PB3E 1 0 :1:4 
]
[s S1688 . 1 `uc 1 . 1 0 :5:0 
`uc 1 PC1E 1 0 :1:5 
]
[s S1691 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PC2 1 0 :1:1 
]
[s S1694 . 1 `uc 1 . 1 0 :3:0 
`uc 1 PC3E 1 0 :1:3 
]
[s S1697 . 1 `uc 1 PD2 1 0 :1:0 
]
[s S1699 . 1 `uc 1 RDE 1 0 :1:0 
]
[s S1701 . 1 `uc 1 . 1 0 :4:0 
`uc 1 RE4 1 0 :1:4 
]
[s S1704 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RE5 1 0 :1:5 
]
[s S1707 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RE6 1 0 :1:6 
]
[s S1710 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RE7 1 0 :1:7 
]
[s S1713 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WRE 1 0 :1:1 
]
[u S1716 . 1 `S1644 1 . 1 0 `S1651 1 . 1 0 `S1655 1 . 1 0 `S1658 1 . 1 0 `S1661 1 . 1 0 `S1664 1 . 1 0 `S1667 1 . 1 0 `S1670 1 . 1 0 `S1673 1 . 1 0 `S1676 1 . 1 0 `S1679 1 . 1 0 `S1682 1 . 1 0 `S1685 1 . 1 0 `S1688 1 . 1 0 `S1691 1 . 1 0 `S1694 1 . 1 0 `S1697 1 . 1 0 `S1699 1 . 1 0 `S1701 1 . 1 0 `S1704 1 . 1 0 `S1707 1 . 1 0 `S1710 1 . 1 0 `S1713 1 . 1 0 ]
"2530
[s S1814 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
]
[s S1822 . 1 `uc 1 LA0 1 0 :1:0 
]
[s S1824 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LA1 1 0 :1:1 
]
[s S1827 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LA2 1 0 :1:2 
]
[s S1830 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LA3 1 0 :1:3 
]
[s S1833 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LA4 1 0 :1:4 
]
[s S1836 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LA5 1 0 :1:5 
]
[s S1839 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LA6 1 0 :1:6 
]
[s S1842 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LA7 1 0 :1:7 
]
[s S1845 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LATA7 1 0 :1:7 
]
[u S1848 . 1 `S1814 1 . 1 0 `S1822 1 . 1 0 `S1824 1 . 1 0 `S1827 1 . 1 0 `S1830 1 . 1 0 `S1833 1 . 1 0 `S1836 1 . 1 0 `S1839 1 . 1 0 `S1842 1 . 1 0 `S1845 1 . 1 0 ]
"2632
[s S1895 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[s S1904 . 1 `uc 1 LB0 1 0 :1:0 
]
[s S1906 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LB1 1 0 :1:1 
]
[s S1909 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LB2 1 0 :1:2 
]
[s S1912 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LB3 1 0 :1:3 
]
[s S1915 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LB4 1 0 :1:4 
]
[s S1918 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LB5 1 0 :1:5 
]
[s S1921 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LB6 1 0 :1:6 
]
[s S1924 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LB7 1 0 :1:7 
]
[u S1927 . 1 `S1895 1 . 1 0 `S1904 1 . 1 0 `S1906 1 . 1 0 `S1909 1 . 1 0 `S1912 1 . 1 0 `S1915 1 . 1 0 `S1918 1 . 1 0 `S1921 1 . 1 0 `S1924 1 . 1 0 ]
"2731
[s S1971 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[s S1978 . 1 `uc 1 LC0 1 0 :1:0 
]
[s S1980 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LC1 1 0 :1:1 
]
[s S1983 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LC2 1 0 :1:2 
]
[s S1986 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LC3 1 0 :1:3 
]
[s S1989 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LC4 1 0 :1:4 
]
[s S1992 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LC5 1 0 :1:5 
]
[s S1995 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LC6 1 0 :1:6 
]
[s S1998 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LC7 1 0 :1:7 
]
[u S2001 . 1 `S1971 1 . 1 0 `S1978 1 . 1 0 `S1980 1 . 1 0 `S1983 1 . 1 0 `S1986 1 . 1 0 `S1989 1 . 1 0 `S1992 1 . 1 0 `S1995 1 . 1 0 `S1998 1 . 1 0 ]
"2819
[s S2043 . 1 `uc 1 LATD0 1 0 :1:0 
`uc 1 LATD1 1 0 :1:1 
`uc 1 LATD2 1 0 :1:2 
`uc 1 LATD3 1 0 :1:3 
`uc 1 LATD4 1 0 :1:4 
`uc 1 LATD5 1 0 :1:5 
`uc 1 LATD6 1 0 :1:6 
`uc 1 LATD7 1 0 :1:7 
]
[s S2052 . 1 `uc 1 LD0 1 0 :1:0 
]
[s S2054 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LD1 1 0 :1:1 
]
[s S2057 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LD2 1 0 :1:2 
]
[s S2060 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LD3 1 0 :1:3 
]
[s S2063 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LD4 1 0 :1:4 
]
[s S2066 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LD5 1 0 :1:5 
]
[s S2069 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LD6 1 0 :1:6 
]
[s S2072 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LD7 1 0 :1:7 
]
[u S2075 . 1 `S2043 1 . 1 0 `S2052 1 . 1 0 `S2054 1 . 1 0 `S2057 1 . 1 0 `S2060 1 . 1 0 `S2063 1 . 1 0 `S2066 1 . 1 0 `S2069 1 . 1 0 `S2072 1 . 1 0 ]
"2918
[s S2119 . 1 `uc 1 LATE0 1 0 :1:0 
`uc 1 LATE1 1 0 :1:1 
`uc 1 LATE2 1 0 :1:2 
]
[s S2123 . 1 `uc 1 LE0 1 0 :1:0 
]
[s S2125 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LE1 1 0 :1:1 
]
[s S2128 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LE2 1 0 :1:2 
]
[s S2131 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LE3 1 0 :1:3 
]
[s S2134 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LE4 1 0 :1:4 
]
[s S2137 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LE5 1 0 :1:5 
]
[s S2140 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LE6 1 0 :1:6 
]
[s S2143 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LE7 1 0 :1:7 
]
[u S2146 . 1 `S2119 1 . 1 0 `S2123 1 . 1 0 `S2125 1 . 1 0 `S2128 1 . 1 0 `S2131 1 . 1 0 `S2134 1 . 1 0 `S2137 1 . 1 0 `S2140 1 . 1 0 `S2143 1 . 1 0 ]
"3002
[s S2186 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
]
[s S2194 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
]
[u S2202 . 1 `S2186 1 . 1 0 `S1394 1 . 1 0 ]
"3026
[s S2222 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
]
[s S2230 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
]
[u S2238 . 1 `S2186 1 . 1 0 `S1394 1 . 1 0 ]
"3141
[s S2260 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[s S2269 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S2278 . 1 `S2260 1 . 1 0 `S1470 1 . 1 0 ]
"3167
[s S2300 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[s S2309 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S2318 . 1 `S2260 1 . 1 0 `S1470 1 . 1 0 ]
"3296
[s S2342 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[s S2349 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S2356 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TRISC3 1 0 :1:3 
]
[u S2359 . 1 `S2342 1 . 1 0 `S2349 1 . 1 0 `S2356 1 . 1 0 ]
"3322
[s S2381 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[s S2388 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S2395 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TRISC3 1 0 :1:3 
]
[u S2398 . 1 `S2342 1 . 1 0 `S2349 1 . 1 0 `S2356 1 . 1 0 ]
"3421
[s S2422 . 1 `uc 1 TRISD0 1 0 :1:0 
`uc 1 TRISD1 1 0 :1:1 
`uc 1 TRISD2 1 0 :1:2 
`uc 1 TRISD3 1 0 :1:3 
`uc 1 TRISD4 1 0 :1:4 
`uc 1 TRISD5 1 0 :1:5 
`uc 1 TRISD6 1 0 :1:6 
`uc 1 TRISD7 1 0 :1:7 
]
[s S2431 . 1 `uc 1 RD0 1 0 :1:0 
`uc 1 RD1 1 0 :1:1 
`uc 1 RD2 1 0 :1:2 
`uc 1 RD3 1 0 :1:3 
`uc 1 RD4 1 0 :1:4 
`uc 1 RD5 1 0 :1:5 
`uc 1 RD6 1 0 :1:6 
`uc 1 RD7 1 0 :1:7 
]
[u S2440 . 1 `S2422 1 . 1 0 `S1596 1 . 1 0 ]
"3447
[s S2462 . 1 `uc 1 TRISD0 1 0 :1:0 
`uc 1 TRISD1 1 0 :1:1 
`uc 1 TRISD2 1 0 :1:2 
`uc 1 TRISD3 1 0 :1:3 
`uc 1 TRISD4 1 0 :1:4 
`uc 1 TRISD5 1 0 :1:5 
`uc 1 TRISD6 1 0 :1:6 
`uc 1 TRISD7 1 0 :1:7 
]
[s S2471 . 1 `uc 1 RD0 1 0 :1:0 
`uc 1 RD1 1 0 :1:1 
`uc 1 RD2 1 0 :1:2 
`uc 1 RD3 1 0 :1:3 
`uc 1 RD4 1 0 :1:4 
`uc 1 RD5 1 0 :1:5 
`uc 1 RD6 1 0 :1:6 
`uc 1 RD7 1 0 :1:7 
]
[u S2480 . 1 `S2422 1 . 1 0 `S1596 1 . 1 0 ]
"3576
[s S2504 . 1 `uc 1 TRISE0 1 0 :1:0 
`uc 1 TRISE1 1 0 :1:1 
`uc 1 TRISE2 1 0 :1:2 
]
[s S2508 . 1 `uc 1 RE0 1 0 :1:0 
`uc 1 RE1 1 0 :1:1 
`uc 1 RE2 1 0 :1:2 
]
[u S2512 . 1 `S2504 1 . 1 0 `S2508 1 . 1 0 ]
"3592
[s S2524 . 1 `uc 1 TRISE0 1 0 :1:0 
`uc 1 TRISE1 1 0 :1:1 
`uc 1 TRISE2 1 0 :1:2 
]
[s S2528 . 1 `uc 1 RE0 1 0 :1:0 
`uc 1 RE1 1 0 :1:1 
`uc 1 RE2 1 0 :1:2 
]
[u S2532 . 1 `S2504 1 . 1 0 `S2508 1 . 1 0 ]
"3646
[s S2545 . 1 `uc 1 TUN 1 0 :5:0 
`uc 1 . 1 0 :2:5 
`uc 1 INTSRC 1 0 :1:7 
]
[s S2549 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
]
[u S2555 . 1 `S2545 1 . 1 0 `S2549 1 . 1 0 ]
"3689
[s S2570 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 SPPIE 1 0 :1:7 
]
[s S2579 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PSPIE 1 0 :1:7 
]
[s S2582 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RC1IE 1 0 :1:5 
]
[s S2585 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IE 1 0 :1:4 
]
[u S2588 . 1 `S2570 1 . 1 0 `S2579 1 . 1 0 `S2582 1 . 1 0 `S2585 1 . 1 0 ]
"3754
[s S2613 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 SPPIF 1 0 :1:7 
]
[s S2622 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PSPIF 1 0 :1:7 
]
[s S2625 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RC1IF 1 0 :1:5 
]
[s S2628 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IF 1 0 :1:4 
]
[u S2631 . 1 `S2613 1 . 1 0 `S2622 1 . 1 0 `S2625 1 . 1 0 `S2628 1 . 1 0 ]
"3819
[s S2656 . 1 `uc 1 TMR1IP 1 0 :1:0 
`uc 1 TMR2IP 1 0 :1:1 
`uc 1 CCP1IP 1 0 :1:2 
`uc 1 SSPIP 1 0 :1:3 
`uc 1 TXIP 1 0 :1:4 
`uc 1 RCIP 1 0 :1:5 
`uc 1 ADIP 1 0 :1:6 
`uc 1 SPPIP 1 0 :1:7 
]
[s S2665 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PSPIP 1 0 :1:7 
]
[s S2668 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RC1IP 1 0 :1:5 
]
[s S2671 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IP 1 0 :1:4 
]
[u S2674 . 1 `S2656 1 . 1 0 `S2665 1 . 1 0 `S2668 1 . 1 0 `S2671 1 . 1 0 ]
"3884
[s S2699 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 TMR3IE 1 0 :1:1 
`uc 1 HLVDIE 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 EEIE 1 0 :1:4 
`uc 1 USBIE 1 0 :1:5 
`uc 1 CMIE 1 0 :1:6 
`uc 1 OSCFIE 1 0 :1:7 
]
[s S2708 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LVDIE 1 0 :1:2 
]
[u S2711 . 1 `S2699 1 . 1 0 `S2708 1 . 1 0 ]
"3935
[s S2728 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 TMR3IF 1 0 :1:1 
`uc 1 HLVDIF 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
`uc 1 EEIF 1 0 :1:4 
`uc 1 USBIF 1 0 :1:5 
`uc 1 CMIF 1 0 :1:6 
`uc 1 OSCFIF 1 0 :1:7 
]
[s S2737 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LVDIF 1 0 :1:2 
]
[u S2740 . 1 `S2728 1 . 1 0 `S2737 1 . 1 0 ]
"3986
[s S2757 . 1 `uc 1 CCP2IP 1 0 :1:0 
`uc 1 TMR3IP 1 0 :1:1 
`uc 1 HLVDIP 1 0 :1:2 
`uc 1 BCLIP 1 0 :1:3 
`uc 1 EEIP 1 0 :1:4 
`uc 1 USBIP 1 0 :1:5 
`uc 1 CMIP 1 0 :1:6 
`uc 1 OSCFIP 1 0 :1:7 
]
[s S2766 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LVDIP 1 0 :1:2 
]
[u S2769 . 1 `S2757 1 . 1 0 `S2766 1 . 1 0 ]
"4037
[s S2786 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 EEPGD 1 0 :1:7 
]
[s S2795 . 1 `uc 1 . 1 0 :6:0 
`uc 1 EEFS 1 0 :1:6 
]
[u S2798 . 1 `S2786 1 . 1 0 `S2795 1 . 1 0 ]
"4108
[s S2819 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S2828 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADEN 1 0 :1:3 
]
[s S2831 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S2834 . 1 `S2819 1 . 1 0 `S2828 1 . 1 0 `S2831 1 . 1 0 ]
"4132
[s S2854 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S2863 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADEN 1 0 :1:3 
]
[s S2866 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S2869 . 1 `S2819 1 . 1 0 `S2828 1 . 1 0 `S2831 1 . 1 0 ]
"4223
[s S2891 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S2900 . 1 `uc 1 . 1 0 :2:0 
`uc 1 BRGH1 1 0 :1:2 
]
[s S2903 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CSRC1 1 0 :1:7 
]
[s S2906 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SENDB1 1 0 :1:3 
]
[s S2909 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SYNC1 1 0 :1:4 
]
[s S2912 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
]
[s S2915 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX91 1 0 :1:6 
]
[s S2918 . 1 `uc 1 TX9D1 1 0 :1:0 
]
[s S2920 . 1 `uc 1 . 1 0 :5:0 
`uc 1 TXEN1 1 0 :1:5 
]
[u S2923 . 1 `S2891 1 . 1 0 `S2900 1 . 1 0 `S2903 1 . 1 0 `S2906 1 . 1 0 `S2909 1 . 1 0 `S2912 1 . 1 0 `S2915 1 . 1 0 `S2918 1 . 1 0 `S2920 1 . 1 0 ]
"4270
[s S2966 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S2975 . 1 `uc 1 . 1 0 :2:0 
`uc 1 BRGH1 1 0 :1:2 
]
[s S2978 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CSRC1 1 0 :1:7 
]
[s S2981 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SENDB1 1 0 :1:3 
]
[s S2984 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SYNC1 1 0 :1:4 
]
[s S2987 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
]
[s S2990 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX91 1 0 :1:6 
]
[s S2993 . 1 `uc 1 TX9D1 1 0 :1:0 
]
[s S2995 . 1 `uc 1 . 1 0 :5:0 
`uc 1 TXEN1 1 0 :1:5 
]
[u S2998 . 1 `S2891 1 . 1 0 `S2900 1 . 1 0 `S2903 1 . 1 0 `S2906 1 . 1 0 `S2909 1 . 1 0 `S2912 1 . 1 0 `S2915 1 . 1 0 `S2918 1 . 1 0 `S2920 1 . 1 0 ]
"4454
[s S3049 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T3SYNC 1 0 :1:2 
]
[s S3052 . 1 `uc 1 TMR3ON 1 0 :1:0 
`uc 1 TMR3CS 1 0 :1:1 
`uc 1 nT3SYNC 1 0 :1:2 
`uc 1 T3CCP1 1 0 :1:3 
`uc 1 T3CKPS 1 0 :2:4 
`uc 1 T3CCP2 1 0 :1:6 
`uc 1 RD16 1 0 :1:7 
]
[s S3060 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T3SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T3CKPS0 1 0 :1:4 
`uc 1 T3CKPS1 1 0 :1:5 
]
[s S3066 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T3NSYNC 1 0 :1:2 
]
[s S3069 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RD163 1 0 :1:7 
]
[s S3072 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN3 1 0 :1:3 
]
[s S3075 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T3RD16 1 0 :1:7 
]
[u S3078 . 1 `S3049 1 . 1 0 `S3052 1 . 1 0 `S3060 1 . 1 0 `S3066 1 . 1 0 `S3069 1 . 1 0 `S3072 1 . 1 0 `S3075 1 . 1 0 ]
"4563
[s S3120 . 1 `uc 1 CM 1 0 :3:0 
`uc 1 CIS 1 0 :1:3 
`uc 1 C1INV 1 0 :1:4 
`uc 1 C2INV 1 0 :1:5 
`uc 1 C1OUT 1 0 :1:6 
`uc 1 C2OUT 1 0 :1:7 
]
[s S3127 . 1 `uc 1 CM0 1 0 :1:0 
`uc 1 CM1 1 0 :1:1 
`uc 1 CM2 1 0 :1:2 
]
[s S3131 . 1 `uc 1 CMEN0 1 0 :1:0 
]
[s S3133 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CMEN1 1 0 :1:1 
]
[s S3136 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CMEN2 1 0 :1:2 
]
[u S3139 . 1 `S3120 1 . 1 0 `S3127 1 . 1 0 `S3131 1 . 1 0 `S3133 1 . 1 0 `S3136 1 . 1 0 ]
"4633
[s S3166 . 1 `uc 1 CVR 1 0 :4:0 
`uc 1 CVRSS 1 0 :1:4 
`uc 1 CVRR 1 0 :1:5 
`uc 1 CVROE 1 0 :1:6 
`uc 1 CVREN 1 0 :1:7 
]
[s S3172 . 1 `uc 1 CVR0 1 0 :1:0 
`uc 1 CVR1 1 0 :1:1 
`uc 1 CVR2 1 0 :1:2 
`uc 1 CVR3 1 0 :1:3 
`uc 1 CVREF 1 0 :1:4 
]
[s S3178 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CVROEN 1 0 :1:6 
]
[u S3181 . 1 `S3166 1 . 1 0 `S3172 1 . 1 0 `S3178 1 . 1 0 ]
"4699
[s S3203 . 1 `uc 1 PSSBD 1 0 :2:0 
`uc 1 PSSAC 1 0 :2:2 
`uc 1 ECCPAS 1 0 :3:4 
`uc 1 ECCPASE 1 0 :1:7 
]
[s S3208 . 1 `uc 1 PSSBD0 1 0 :1:0 
`uc 1 PSSBD1 1 0 :1:1 
`uc 1 PSSAC0 1 0 :1:2 
`uc 1 PSSAC1 1 0 :1:3 
`uc 1 ECCPAS0 1 0 :1:4 
`uc 1 ECCPAS1 1 0 :1:5 
`uc 1 ECCPAS2 1 0 :1:6 
]
[u S3216 . 1 `S3203 1 . 1 0 `S3208 1 . 1 0 ]
"4720
[s S3233 . 1 `uc 1 PSSBD 1 0 :2:0 
`uc 1 PSSAC 1 0 :2:2 
`uc 1 ECCPAS 1 0 :3:4 
`uc 1 ECCPASE 1 0 :1:7 
]
[s S3238 . 1 `uc 1 PSSBD0 1 0 :1:0 
`uc 1 PSSBD1 1 0 :1:1 
`uc 1 PSSAC0 1 0 :1:2 
`uc 1 PSSAC1 1 0 :1:3 
`uc 1 ECCPAS0 1 0 :1:4 
`uc 1 ECCPAS1 1 0 :1:5 
`uc 1 ECCPAS2 1 0 :1:6 
]
[u S3246 . 1 `S3203 1 . 1 0 `S3208 1 . 1 0 ]
"4814
[s S3265 . 1 `uc 1 PDC 1 0 :7:0 
`uc 1 PRSEN 1 0 :1:7 
]
[s S3268 . 1 `uc 1 PDC0 1 0 :1:0 
`uc 1 PDC1 1 0 :1:1 
`uc 1 PDC2 1 0 :1:2 
`uc 1 PDC3 1 0 :1:3 
`uc 1 PDC4 1 0 :1:4 
`uc 1 PDC5 1 0 :1:5 
`uc 1 PDC6 1 0 :1:6 
]
[u S3276 . 1 `S3265 1 . 1 0 `S3268 1 . 1 0 ]
"4833
[s S3291 . 1 `uc 1 PDC 1 0 :7:0 
`uc 1 PRSEN 1 0 :1:7 
]
[s S3294 . 1 `uc 1 PDC0 1 0 :1:0 
`uc 1 PDC1 1 0 :1:1 
`uc 1 PDC2 1 0 :1:2 
`uc 1 PDC3 1 0 :1:3 
`uc 1 PDC4 1 0 :1:4 
`uc 1 PDC5 1 0 :1:5 
`uc 1 PDC6 1 0 :1:6 
]
[u S3302 . 1 `S3265 1 . 1 0 `S3268 1 . 1 0 ]
"4913
[s S3319 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S3328 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCMT 1 0 :1:6 
]
[s S3333 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S3336 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S3339 . 1 `S3319 1 . 1 0 `S3328 1 . 1 0 `S3333 1 . 1 0 `S3336 1 . 1 0 ]
"4943
[s S3365 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S3374 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCMT 1 0 :1:6 
]
[s S3379 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S3382 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S3385 . 1 `S3319 1 . 1 0 `S3328 1 . 1 0 `S3333 1 . 1 0 `S3336 1 . 1 0 ]
"5041
[s S3412 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
]
[s S3415 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
]
[u S3422 . 1 `S3412 1 . 1 0 `S3415 1 . 1 0 ]
"5110
[s S3441 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S3445 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[u S3454 . 1 `S3441 1 . 1 0 `S3445 1 . 1 0 ]
"5131
[s S3471 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S3475 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[u S3484 . 1 `S3441 1 . 1 0 `S3445 1 . 1 0 ]
"5238
[s S3505 . 1 `uc 1 ADCS 1 0 :3:0 
`uc 1 ACQT 1 0 :3:3 
`uc 1 . 1 0 :1:6 
`uc 1 ADFM 1 0 :1:7 
]
[s S3510 . 1 `uc 1 ADCS0 1 0 :1:0 
`uc 1 ADCS1 1 0 :1:1 
`uc 1 ADCS2 1 0 :1:2 
`uc 1 ACQT0 1 0 :1:3 
`uc 1 ACQT1 1 0 :1:4 
`uc 1 ACQT2 1 0 :1:5 
]
[u S3517 . 1 `S3505 1 . 1 0 `S3510 1 . 1 0 ]
"5289
[s S3534 . 1 `uc 1 PCFG 1 0 :4:0 
`uc 1 VCFG 1 0 :2:4 
]
[s S3537 . 1 `uc 1 PCFG0 1 0 :1:0 
`uc 1 PCFG1 1 0 :1:1 
`uc 1 PCFG2 1 0 :1:2 
`uc 1 PCFG3 1 0 :1:3 
`uc 1 VCFG0 1 0 :1:4 
`uc 1 VCFG1 1 0 :1:5 
]
[s S3544 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CHSN3 1 0 :1:3 
]
[s S3547 . 1 `uc 1 . 1 0 :4:0 
`uc 1 VCFG01 1 0 :1:4 
]
[s S3550 . 1 `uc 1 . 1 0 :5:0 
`uc 1 VCFG11 1 0 :1:5 
]
[u S3553 . 1 `S3534 1 . 1 0 `S3537 1 . 1 0 `S3544 1 . 1 0 `S3547 1 . 1 0 `S3550 1 . 1 0 ]
"5356
[s S3580 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
[s S3583 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
]
[s S3587 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
[s S3590 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
]
[s S3597 . 1 `uc 1 . 1 0 :1:0 
`uc 1 DONE 1 0 :1:1 
]
[s S3600 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[s S3603 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_DONE 1 0 :1:1 
]
[s S3606 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S3609 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GODONE 1 0 :1:1 
]
[u S3612 . 1 `S3580 1 . 1 0 `S3583 1 . 1 0 `S3580 1 . 1 0 `S3590 1 . 1 0 `S3597 1 . 1 0 `S3600 1 . 1 0 `S3603 1 . 1 0 `S3606 1 . 1 0 `S3609 1 . 1 0 ]
"5467
[s S3659 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S3668 . 1 `S3659 1 . 1 0 ]
"5511
[s S3681 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S3687 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S3692 . 1 `S3681 1 . 1 0 `S3687 1 . 1 0 ]
"5561
[s S3708 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S3711 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S3714 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S3723 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S3726 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S3729 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S3734 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S3740 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S3745 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S3748 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S3751 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S3756 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S3761 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S3766 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S3769 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S3772 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S3775 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S3778 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S3781 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S3784 . 1 `S3708 1 . 1 0 `S3711 1 . 1 0 `S3714 1 . 1 0 `S3708 1 . 1 0 `S3711 1 . 1 0 `S3729 1 . 1 0 `S3734 1 . 1 0 `S3740 1 . 1 0 `S3745 1 . 1 0 `S3748 1 . 1 0 `S3751 1 . 1 0 `S3756 1 . 1 0 `S3761 1 . 1 0 `S3766 1 . 1 0 `S3769 1 . 1 0 `S3772 1 . 1 0 `S3775 1 . 1 0 `S3778 1 . 1 0 `S3781 1 . 1 0 ]
"5774
[s S3884 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 TOUTPS 1 0 :4:3 
]
[s S3888 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[s S3896 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S3902 . 1 `S3884 1 . 1 0 `S3888 1 . 1 0 `S3896 1 . 1 0 ]
"5861
[s S3929 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T1SYNC 1 0 :1:2 
]
[s S3932 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 TMR1CS 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 T1RUN 1 0 :1:6 
`uc 1 RD16 1 0 :1:7 
]
[s S3940 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
]
[s S3946 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN 1 0 :1:3 
]
[s S3949 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1RD16 1 0 :1:7 
]
[u S3952 . 1 `S3929 1 . 1 0 `S3932 1 . 1 0 `S3940 1 . 1 0 `S3946 1 . 1 0 `S3949 1 . 1 0 ]
"5956
[s S3986 . 1 `uc 1 NOT_BOR 1 0 :1:0 
]
[s S3988 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_POR 1 0 :1:1 
]
[s S3991 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_PD 1 0 :1:2 
]
[s S3994 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_TO 1 0 :1:3 
]
[s S3997 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NOT_RI 1 0 :1:4 
]
[s S4000 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nPD 1 0 :1:2 
`uc 1 nTO 1 0 :1:3 
`uc 1 nRI 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 SBOREN 1 0 :1:6 
`uc 1 IPEN 1 0 :1:7 
]
[s S4009 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_IPEN 1 0 :1:7 
]
[s S4012 . 1 `uc 1 BOR 1 0 :1:0 
`uc 1 POR 1 0 :1:1 
`uc 1 PD 1 0 :1:2 
`uc 1 TO 1 0 :1:3 
`uc 1 RI 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 nIPEN 1 0 :1:7 
]
[u S4020 . 1 `S3986 1 . 1 0 `S3988 1 . 1 0 `S3991 1 . 1 0 `S3994 1 . 1 0 `S3997 1 . 1 0 `S4000 1 . 1 0 `S4009 1 . 1 0 `S4012 1 . 1 0 ]
"6065
[s S4065 . 1 `uc 1 SWDTEN 1 0 :1:0 
]
[s S4067 . 1 `uc 1 SWDTE 1 0 :1:0 
]
[u S4069 . 1 `S4065 1 . 1 0 `S4067 1 . 1 0 ]
"6092
[s S4079 . 1 `uc 1 HLVDL 1 0 :4:0 
`uc 1 HLVDEN 1 0 :1:4 
`uc 1 IRVST 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 VDIRMAG 1 0 :1:7 
]
[s S4085 . 1 `uc 1 HLVDL0 1 0 :1:0 
`uc 1 HLVDL1 1 0 :1:1 
`uc 1 HLVDL2 1 0 :1:2 
`uc 1 HLVDL3 1 0 :1:3 
]
[s S4090 . 1 `uc 1 LVDL0 1 0 :1:0 
`uc 1 LVDL1 1 0 :1:1 
`uc 1 LVDL2 1 0 :1:2 
`uc 1 LVDL3 1 0 :1:3 
`uc 1 LVDEN 1 0 :1:4 
`uc 1 IVRST 1 0 :1:5 
]
[s S4097 . 1 `uc 1 LVV0 1 0 :1:0 
`uc 1 LVV1 1 0 :1:1 
`uc 1 LVV2 1 0 :1:2 
`uc 1 LVV3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 BGST 1 0 :1:5 
]
[u S4104 . 1 `S4079 1 . 1 0 `S4085 1 . 1 0 `S4090 1 . 1 0 `S4097 1 . 1 0 ]
"6127
[s S4135 . 1 `uc 1 HLVDL 1 0 :4:0 
`uc 1 HLVDEN 1 0 :1:4 
`uc 1 IRVST 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 VDIRMAG 1 0 :1:7 
]
[s S4141 . 1 `uc 1 HLVDL0 1 0 :1:0 
`uc 1 HLVDL1 1 0 :1:1 
`uc 1 HLVDL2 1 0 :1:2 
`uc 1 HLVDL3 1 0 :1:3 
]
[s S4146 . 1 `uc 1 LVDL0 1 0 :1:0 
`uc 1 LVDL1 1 0 :1:1 
`uc 1 LVDL2 1 0 :1:2 
`uc 1 LVDL3 1 0 :1:3 
`uc 1 LVDEN 1 0 :1:4 
`uc 1 IVRST 1 0 :1:5 
]
[s S4153 . 1 `uc 1 LVV0 1 0 :1:0 
`uc 1 LVV1 1 0 :1:1 
`uc 1 LVV2 1 0 :1:2 
`uc 1 LVV3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 BGST 1 0 :1:5 
]
[u S4160 . 1 `S4079 1 . 1 0 `S4085 1 . 1 0 `S4090 1 . 1 0 `S4097 1 . 1 0 ]
"6278
[s S4192 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 IOFS 1 0 :1:2 
`uc 1 OSTS 1 0 :1:3 
`uc 1 IRCF 1 0 :3:4 
`uc 1 IDLEN 1 0 :1:7 
]
[s S4198 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 FLTS 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
`uc 1 IRCF2 1 0 :1:6 
]
[u S4206 . 1 `S4192 1 . 1 0 `S4198 1 . 1 0 ]
"6337
[s S4225 . 1 `uc 1 T0PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 T08BIT 1 0 :1:6 
`uc 1 TMR0ON 1 0 :1:7 
]
[s S4232 . 1 `uc 1 T0PS0 1 0 :1:0 
`uc 1 T0PS1 1 0 :1:1 
`uc 1 T0PS2 1 0 :1:2 
]
[u S4236 . 1 `S4225 1 . 1 0 `S4232 1 . 1 0 ]
"6405
[s S4255 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 OV 1 0 :1:3 
`uc 1 N 1 0 :1:4 
]
[s S4261 . 1 `uc 1 CARRY 1 0 :1:0 
]
[s S4263 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NEGATIVE 1 0 :1:4 
]
[s S4266 . 1 `uc 1 . 1 0 :3:0 
`uc 1 OVERFLOW 1 0 :1:3 
]
[s S4269 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ZERO 1 0 :1:2 
]
[u S4272 . 1 `S4255 1 . 1 0 `S4261 1 . 1 0 `S4263 1 . 1 0 `S4266 1 . 1 0 `S4269 1 . 1 0 ]
"6620
[s S4323 . 1 `uc 1 INT1IF 1 0 :1:0 
`uc 1 INT2IF 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 INT1IE 1 0 :1:3 
`uc 1 INT2IE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 INT1IP 1 0 :1:6 
`uc 1 INT2IP 1 0 :1:7 
]
[s S4332 . 1 `uc 1 INT1F 1 0 :1:0 
`uc 1 INT2F 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 INT1E 1 0 :1:3 
`uc 1 INT2E 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 INT1P 1 0 :1:6 
`uc 1 INT2P 1 0 :1:7 
]
[u S4341 . 1 `S4323 1 . 1 0 `S4332 1 . 1 0 ]
"6686
[s S4364 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_RBPU 1 0 :1:7 
]
[s S4367 . 1 `uc 1 RBIP 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 TMR0IP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INTEDG2 1 0 :1:4 
`uc 1 INTEDG1 1 0 :1:5 
`uc 1 INTEDG0 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S4376 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IP 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 RBPU 1 0 :1:7 
]
[u S4381 . 1 `S4364 1 . 1 0 `S4367 1 . 1 0 `S4376 1 . 1 0 ]
"6743
[s S4404 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
[s S4413 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S4422 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[s S4431 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S4440 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S4444 . 1 `S4404 1 . 1 0 `S4413 1 . 1 0 `S4422 1 . 1 0 `S4431 1 . 1 0 `S4440 1 . 1 0 ]
"6923
[s S4505 . 1 `uc 1 STKPTR 1 0 :5:0 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKFUL 1 0 :1:7 
]
[s S4510 . 1 `uc 1 STKPTR0 1 0 :1:0 
`uc 1 STKPTR1 1 0 :1:1 
`uc 1 STKPTR2 1 0 :1:2 
`uc 1 STKPTR3 1 0 :1:3 
`uc 1 STKPTR4 1 0 :1:4 
]
[s S4516 . 1 `uc 1 . 1 0 :7:0 
`uc 1 STKOVF 1 0 :1:7 
]
[u S4519 . 1 `S4505 1 . 1 0 `S4510 1 . 1 0 `S4516 1 . 1 0 ]
"8566
[s S5324 . 1 `uc 1 Cap1OVF 1 0 :1:0 
`uc 1 Cap2OVF 1 0 :1:1 
]
[u S5327 capstatus 1 `S5324 1 . 1 0 `uc 1 . 1 0 :8:0 
]
"13 /opt/microchip/xc8/v1.01/include/stddef.h
[s S5336 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S5342 USART 1 `uc 1 val 1 0 `S5336 1 . 1 0 ]
"404 /opt/microchip/xc8/v1.01/include/plib/usart.h
[s S5353 . 1 `uc 1 atFrontLeftEdge 1 0 :1:0 
`uc 1 atFrontRightEdge 1 0 :1:1 
`uc 1 atBackLeftEdge 1 0 :1:2 
`uc 1 atBackRightEdge 1 0 :1:3 
`uc 1 state 1 0 :2:4 
`uc 1 first_time 1 0 :1:6 
`uc 1 searchClockwise 1 0 :1:7 
]
"981 /opt/microchip/xc8/v1.01/include/plib/adc.h
[s S5403 . 2 `uc 1 LB 1 0 `uc 1 HB 1 1 ]
[s S5406 . 2 `uc 1 b0 1 0 :1:0 
`uc 1 b1 1 0 :1:1 
`uc 1 b2 1 0 :1:2 
`uc 1 b3 1 0 :1:3 
`uc 1 b4 1 0 :1:4 
`uc 1 b5 1 0 :1:5 
`uc 1 b6 1 0 :1:6 
`uc 1 b7 1 0 :1:7 
`uc 1 b8 1 1 :1:0 
`uc 1 b9 1 1 :1:1 
`uc 1 b10 1 1 :1:2 
`uc 1 b11 1 1 :1:3 
`uc 1 b12 1 1 :1:4 
`uc 1 b13 1 1 :1:5 
`uc 1 b14 1 1 :1:6 
`uc 1 b15 1 1 :1:7 
]
[u S5423 . 2 `us 1 Val 2 0 `[2]uc 1 v 2 0 `S5403 1 byte 2 0 `S5406 1 bits 2 0 ]
"269 main.c
[s S5679 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
[s S5682 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
]
[s S5686 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
[s S5689 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
]
[s S5696 . 1 `uc 1 . 1 0 :1:0 
`uc 1 DONE 1 0 :1:1 
]
[s S5699 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[s S5702 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_DONE 1 0 :1:1 
]
[s S5705 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S5708 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GODONE 1 0 :1:1 
]
[u S5711 . 1 `S3580 1 . 1 0 `S3583 1 . 1 0 `S3580 1 . 1 0 `S3590 1 . 1 0 `S3597 1 . 1 0 `S3600 1 . 1 0 `S3603 1 . 1 0 `S3606 1 . 1 0 `S3609 1 . 1 0 ]
"5289 /Volumes/build/bamboo/xml-data/build-dir/XC8-RELEASE-JOB1/nz/build/dist/osx/include/pic18f4550.h
[s S5726 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 SPPIF 1 0 :1:7 
]
[s S5735 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PSPIF 1 0 :1:7 
]
[s S5738 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RC1IF 1 0 :1:5 
]
[s S5741 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IF 1 0 :1:4 
]
[u S5744 . 1 `S2613 1 . 1 0 `S2622 1 . 1 0 `S2625 1 . 1 0 `S2628 1 . 1 0 ]
"3782
[s S5750 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 SPPIE 1 0 :1:7 
]
[s S5759 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PSPIE 1 0 :1:7 
]
[s S5762 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RC1IE 1 0 :1:5 
]
[s S5765 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IE 1 0 :1:4 
]
[u S5768 . 1 `S2570 1 . 1 0 `S2579 1 . 1 0 `S2582 1 . 1 0 `S2585 1 . 1 0 ]
"3717
[s S5774 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
[s S5783 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S5792 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[s S5801 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S5810 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S5814 . 1 `S4404 1 . 1 0 `S4413 1 . 1 0 `S4422 1 . 1 0 `S4431 1 . 1 0 `S4440 1 . 1 0 ]
"6794
[s S5821 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
[s S5824 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
]
[s S5828 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
[s S5831 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
]
[s S5838 . 1 `uc 1 . 1 0 :1:0 
`uc 1 DONE 1 0 :1:1 
]
[s S5841 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[s S5844 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_DONE 1 0 :1:1 
]
[s S5847 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S5850 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GODONE 1 0 :1:1 
]
[u S5853 . 1 `S3580 1 . 1 0 `S3583 1 . 1 0 `S3580 1 . 1 0 `S3590 1 . 1 0 `S3597 1 . 1 0 `S3600 1 . 1 0 `S3603 1 . 1 0 `S3606 1 . 1 0 `S3609 1 . 1 0 ]
"27 plib/ADC/adcread.c
[s S5882 . 1 `uc 1 Cap1OVF 1 0 :1:0 
`uc 1 Cap2OVF 1 0 :1:1 
]
[u S5885 capstatus 1 `S5324 1 . 1 0 `uc 1 . 1 0 :8:0 
]
"10 plib/CCP/cap18def.c
[s S5889 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S5895 USART 1 `uc 1 val 1 0 `S5336 1 . 1 0 ]
"5 ../common/asfladd.c
[v ___asfladd `(d  1 e 3 0 ]
"5 ../common/asfldiv.c
[v ___asfldiv `(d  1 e 3 0 ]
"5 ../common/asflmul.c
[v ___asflmul `(d  1 e 3 0 ]
"5 ../common/asflsub.c
[v ___asflsub `(d  1 e 3 0 ]
"5 ../common/asftadd.c
[v ___asftadd `(f  1 e 3 0 ]
"5 ../common/asftdiv.c
[v ___asftdiv `(f  1 e 3 0 ]
"5 ../common/asftmul.c
[v ___asftmul `(f  1 e 3 0 ]
"5 ../common/asftsub.c
[v ___asftsub `(f  1 e 3 0 ]
"5 ../common/aslmul.c
[v ___aslmul `(ul  1 e 4 0 ]
"9 ../common/d10ktcyx.c
[v _Delay10KTCYx `(v  1 e 0 0 ]
"9 ../common/d10tcyx.c
[v _Delay10TCYx `(v  1 e 0 0 ]
"5 /opt/microchip/xc8/v1.01/sources/abdiv.c
[v ___abdiv `(c  1 e 1 0 ]
"5 /opt/microchip/xc8/v1.01/sources/abmod.c
[v ___abmod `(c  1 e 1 0 ]
"32 /opt/microchip/xc8/v1.01/sources/abtofl.c
[v ___abtofl `(d  1 e 3 0 ]
"34 /opt/microchip/xc8/v1.01/sources/abtoft.c
[v ___abtoft `(f  1 e 3 0 ]
"10 /opt/microchip/xc8/v1.01/sources/aldiv.c
[v ___aldiv `(l  1 e 4 0 ]
"10 /opt/microchip/xc8/v1.01/sources/almod.c
[v ___almod `(l  1 e 4 0 ]
"37 /opt/microchip/xc8/v1.01/sources/altofl.c
[v ___altofl `(d  1 e 3 0 ]
"43 /opt/microchip/xc8/v1.01/sources/altoft.c
[v ___altoft `(f  1 e 3 0 ]
"10 /opt/microchip/xc8/v1.01/sources/atdiv.c
[v ___atdiv `(m  1 e 3 0 ]
"10 /opt/microchip/xc8/v1.01/sources/atmod.c
[v ___atmod `(m  1 e 3 0 ]
"38 /opt/microchip/xc8/v1.01/sources/attofl.c
[v ___attofl `(d  1 e 3 0 ]
"38 /opt/microchip/xc8/v1.01/sources/attoft.c
[v ___attoft `(f  1 e 3 0 ]
"10 /opt/microchip/xc8/v1.01/sources/awdiv.c
[v ___awdiv `(i  1 e 2 0 ]
"10 /opt/microchip/xc8/v1.01/sources/awmod.c
[v ___awmod `(i  1 e 2 0 ]
"32 /opt/microchip/xc8/v1.01/sources/awtofl.c
[v ___awtofl `(d  1 e 3 0 ]
"33 /opt/microchip/xc8/v1.01/sources/awtoft.c
[v ___awtoft `(f  1 e 3 0 ]
"3 /opt/microchip/xc8/v1.01/sources/bmul.c
[v ___bmul `(uc  1 e 1 0 ]
"64 /opt/microchip/xc8/v1.01/sources/double.c
[v ___flpack `(d  1 e 3 0 ]
"89 /opt/microchip/xc8/v1.01/sources/fladd.c
[v ___fladd `(d  1 e 3 0 ]
"50 /opt/microchip/xc8/v1.01/sources/fldiv.c
[v ___fldiv `(d  1 e 3 0 ]
"5 /opt/microchip/xc8/v1.01/sources/flge.c
[v ___flge `(b  1 e 0 0 ]
"51 /opt/microchip/xc8/v1.01/sources/flmul.c
[v ___flmul `(d  1 e 3 0 ]
"16 /opt/microchip/xc8/v1.01/sources/flneg.c
[v ___flneg `(d  1 e 3 0 ]
"63 /opt/microchip/xc8/v1.01/sources/float.c
[v ___ftpack `(f  1 e 3 0 ]
"22 /opt/microchip/xc8/v1.01/sources/flsub.c
[v ___flsub `(d  1 e 3 0 ]
"44 /opt/microchip/xc8/v1.01/sources/fltol.c
[v ___fltol `(l  1 e 4 0 ]
"87 /opt/microchip/xc8/v1.01/sources/ftadd.c
[v ___ftadd `(f  1 e 3 0 ]
"50 /opt/microchip/xc8/v1.01/sources/ftdiv.c
[v ___ftdiv `(f  1 e 3 0 ]
"5 /opt/microchip/xc8/v1.01/sources/ftge.c
[v ___ftge `(b  1 e 0 0 ]
"52 /opt/microchip/xc8/v1.01/sources/ftmul.c
[v ___ftmul `(f  1 e 3 0 ]
"16 /opt/microchip/xc8/v1.01/sources/ftneg.c
[v ___ftneg `(f  1 e 3 0 ]
"22 /opt/microchip/xc8/v1.01/sources/ftsub.c
[v ___ftsub `(f  1 e 3 0 ]
"45 /opt/microchip/xc8/v1.01/sources/fttol.c
[v ___fttol `(l  1 e 4 0 ]
"5 /opt/microchip/xc8/v1.01/sources/lbdiv.c
[v ___lbdiv `(uc  1 e 1 0 ]
"5 /opt/microchip/xc8/v1.01/sources/lbmod.c
[v ___lbmod `(uc  1 e 1 0 ]
"28 /opt/microchip/xc8/v1.01/sources/lbtofl.c
[v ___lbtofl `(d  1 e 3 0 ]
"28 /opt/microchip/xc8/v1.01/sources/lbtoft.c
[v ___lbtoft `(f  1 e 3 0 ]
"10 /opt/microchip/xc8/v1.01/sources/lldiv.c
[v ___lldiv `(ul  1 e 4 0 ]
"10 /opt/microchip/xc8/v1.01/sources/llmod.c
[v ___llmod `(ul  1 e 4 0 ]
"31 /opt/microchip/xc8/v1.01/sources/lltofl.c
[v ___lltofl `(d  1 e 3 0 ]
"36 /opt/microchip/xc8/v1.01/sources/lltoft.c
[v ___lltoft `(f  1 e 3 0 ]
"3 /opt/microchip/xc8/v1.01/sources/lmul.c
[v ___lmul `(ul  1 e 4 0 ]
"10 /opt/microchip/xc8/v1.01/sources/ltdiv.c
[v ___ltdiv `(um  1 e 3 0 ]
"10 /opt/microchip/xc8/v1.01/sources/ltmod.c
[v ___ltmod `(um  1 e 3 0 ]
"31 /opt/microchip/xc8/v1.01/sources/lttofl.c
[v ___lttofl `(d  1 e 3 0 ]
"31 /opt/microchip/xc8/v1.01/sources/lttoft.c
[v ___lttoft `(f  1 e 3 0 ]
"10 /opt/microchip/xc8/v1.01/sources/lwdiv.c
[v ___lwdiv `(ui  1 e 2 0 ]
"10 /opt/microchip/xc8/v1.01/sources/lwmod.c
[v ___lwmod `(ui  1 e 2 0 ]
"29 /opt/microchip/xc8/v1.01/sources/lwtofl.c
[v ___lwtofl `(d  1 e 3 0 ]
"29 /opt/microchip/xc8/v1.01/sources/lwtoft.c
[v ___lwtoft `(f  1 e 3 0 ]
"3 /opt/microchip/xc8/v1.01/sources/tmul.c
[v ___tmul `(um  1 e 3 0 ]
"3 /opt/microchip/xc8/v1.01/sources/wmul.c
[v ___wmul `(ui  1 e 2 0 ]
"4 main.c
[v _main `(v  1 e 0 0 ]
"111
[v _init_sumo `(v  1 e 0 0 ]
"142
[v _sumo_move `(v  1 e 0 0 ]
"174
[v _read_a2d `(i  1 e 2 0 ]
"183
[v _get_sensors `(v  1 e 0 0 ]
"234
[v _wait_5s `(v  1 e 0 0 ]
"265
[v _putch `(v  1 e 0 0 ]
"27 plib/ADC/adcbusy.c
[v _BusyADC `(uc  1 e 1 0 ]
"71 plib/ADC/adcopen.c
[v _OpenADC `(v  1 e 0 0 ]
"25 plib/ADC/adcread.c
[v _ReadADC `(i  1 e 2 0 ]
"44 /opt/microchip/xc8/v1.01/include/pic18f4550.h
[v _SPPDATA `Vuc  1 e 1 @3938 ]
[s S22 . 1 `uc 1 DATA 1 0 :8:0 
]
"53
[u S24 . 1 `S22 1 . 1 0 ]
[v _SPPDATAbits `VS24  1 e 1 @3938 ]
"60
[v _SPPCFG `Vuc  1 e 1 @3939 ]
[s S30 . 1 `uc 1 WS 1 0 :4:0 
`uc 1 CLK1EN 1 0 :1:4 
`uc 1 CSEN 1 0 :1:5 
`uc 1 CLKCFG 1 0 :2:6 
]
"81
[s S35 . 1 `uc 1 WS0 1 0 :1:0 
`uc 1 WS1 1 0 :1:1 
`uc 1 WS2 1 0 :1:2 
`uc 1 WS3 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 CLKCFG0 1 0 :1:6 
`uc 1 CLKCFG1 1 0 :1:7 
]
[u S43 . 1 `S30 1 . 1 0 `S35 1 . 1 0 ]
[v _SPPCFGbits `VS43  1 e 1 @3939 ]
"115
[v _SPPEPS `Vuc  1 e 1 @3940 ]
[s S61 . 1 `uc 1 ADDR 1 0 :4:0 
`uc 1 SPPBUSY 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 WRSPP 1 0 :1:6 
`uc 1 RDSPP 1 0 :1:7 
]
"138
[s S67 . 1 `uc 1 ADDR0 1 0 :1:0 
`uc 1 ADDR1 1 0 :1:1 
`uc 1 ADDR2 1 0 :1:2 
`uc 1 ADDR3 1 0 :1:3 
]
[s S72 . 1 `uc 1 . 1 0 :4:0 
`uc 1 BUSY 1 0 :1:4 
]
[u S75 . 1 `S61 1 . 1 0 `S67 1 . 1 0 `S72 1 . 1 0 ]
[v _SPPEPSbits `VS75  1 e 1 @3940 ]
"169
[v _SPPCON `Vuc  1 e 1 @3941 ]
[s S95 . 1 `uc 1 SPPEN 1 0 :1:0 
`uc 1 SPPOWN 1 0 :1:1 
]
"179
[u S98 . 1 `S95 1 . 1 0 ]
[v _SPPCONbits `VS98  1 e 1 @3941 ]
"189
[v _UFRM `Vus  1 e 2 @3942 ]
"195
[v _UFRML `Vuc  1 e 1 @3942 ]
[s S106 . 1 `uc 1 FRM 1 0 :8:0 
]
"217
[s S108 . 1 `uc 1 FRM0 1 0 :1:0 
`uc 1 FRM1 1 0 :1:1 
`uc 1 FRM2 1 0 :1:2 
`uc 1 FRM3 1 0 :1:3 
`uc 1 FRM4 1 0 :1:4 
`uc 1 FRM5 1 0 :1:5 
`uc 1 FRM6 1 0 :1:6 
`uc 1 FRM7 1 0 :1:7 
]
[s S117 . 1 `uc 1 FRML 1 0 :8:0 
]
[u S119 . 1 `S106 1 . 1 0 `S108 1 . 1 0 `S117 1 . 1 0 ]
[v _UFRMLbits `VS119  1 e 1 @3942 ]
"251
[v _UFRMH `Vuc  1 e 1 @3943 ]
[s S138 . 1 `uc 1 FRM 1 0 :3:0 
]
"265
[s S140 . 1 `uc 1 FRM8 1 0 :1:0 
`uc 1 FRM9 1 0 :1:1 
`uc 1 FRM10 1 0 :1:2 
]
[u S144 . 1 `S138 1 . 1 0 `S140 1 . 1 0 ]
[v _UFRMHbits `VS144  1 e 1 @3943 ]
"281
[v _UIR `Vuc  1 e 1 @3944 ]
[s S155 . 1 `uc 1 URSTIF 1 0 :1:0 
`uc 1 UERRIF 1 0 :1:1 
`uc 1 ACTVIF 1 0 :1:2 
`uc 1 TRNIF 1 0 :1:3 
`uc 1 IDLEIF 1 0 :1:4 
`uc 1 STALLIF 1 0 :1:5 
`uc 1 SOFIF 1 0 :1:6 
]
"296
[u S163 . 1 `S155 1 . 1 0 ]
[v _UIRbits `VS163  1 e 1 @3944 ]
"321
[v _UIE `Vuc  1 e 1 @3945 ]
"336
[v _UIEbits `VS163  1 e 1 @3945 ]
"361
[v _UEIR `Vuc  1 e 1 @3946 ]
[s S195 . 1 `uc 1 PIDEF 1 0 :1:0 
`uc 1 CRC5EF 1 0 :1:1 
`uc 1 CRC16EF 1 0 :1:2 
`uc 1 DFN8EF 1 0 :1:3 
`uc 1 BTOEF 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEF 1 0 :1:7 
]
"376
[u S203 . 1 `S195 1 . 1 0 ]
[v _UEIRbits `VS203  1 e 1 @3946 ]
"398
[v _UEIE `Vuc  1 e 1 @3947 ]
"413
[v _UEIEbits `VS203  1 e 1 @3947 ]
"435
[v _USTAT `Vuc  1 e 1 @3948 ]
[s S235 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PPBI 1 0 :1:1 
`uc 1 DIR 1 0 :1:2 
`uc 1 ENDP 1 0 :4:3 
]
"454
[s S240 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ENDP0 1 0 :1:3 
`uc 1 ENDP1 1 0 :1:4 
`uc 1 ENDP2 1 0 :1:5 
`uc 1 ENDP3 1 0 :1:6 
]
[u S246 . 1 `S235 1 . 1 0 `S240 1 . 1 0 ]
[v _USTATbits `VS246  1 e 1 @3948 ]
"479
[v _UCON `Vuc  1 e 1 @3949 ]
"494
[v _UCONbits `VS163  1 e 1 @3949 ]
"516
[v _UADDR `Vuc  1 e 1 @3950 ]
[s S282 . 1 `uc 1 ADDR 1 0 :7:0 
]
"534
[s S284 . 1 `uc 1 ADDR0 1 0 :1:0 
`uc 1 ADDR1 1 0 :1:1 
`uc 1 ADDR2 1 0 :1:2 
`uc 1 ADDR3 1 0 :1:3 
`uc 1 ADDR4 1 0 :1:4 
`uc 1 ADDR5 1 0 :1:5 
`uc 1 ADDR6 1 0 :1:6 
]
[u S292 . 1 `S282 1 . 1 0 `S284 1 . 1 0 ]
[v _UADDRbits `VS292  1 e 1 @3950 ]
"562
[v _UCFG `Vuc  1 e 1 @3951 ]
[s S307 . 1 `uc 1 PPB 1 0 :2:0 
`uc 1 FSEN 1 0 :1:2 
`uc 1 UTRDIS 1 0 :1:3 
`uc 1 UPUEN 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 UOEMON 1 0 :1:6 
`uc 1 UTEYE 1 0 :1:7 
]
"588
[s S315 . 1 `uc 1 PPB0 1 0 :1:0 
`uc 1 PPB1 1 0 :1:1 
]
[s S318 . 1 `uc 1 UPP0 1 0 :1:0 
]
[s S320 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UPP1 1 0 :1:1 
]
[u S323 . 1 `S307 1 . 1 0 `S315 1 . 1 0 `S318 1 . 1 0 `S320 1 . 1 0 ]
[v _UCFGbits `VS323  1 e 1 @3951 ]
"622
[v _UEP0 `Vuc  1 e 1 @3952 ]
[s S346 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
"673
[s S352 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP0CONDIS 1 0 :1:3 
]
[s S355 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP0HSHK 1 0 :1:4 
]
[s S358 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP0INEN 1 0 :1:1 
]
[s S361 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP0OUTEN 1 0 :1:2 
]
[s S364 . 1 `uc 1 EP0STALL 1 0 :1:0 
]
[s S366 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS0 1 0 :1:3 
]
[s S369 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK0 1 0 :1:4 
]
[s S372 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN0 1 0 :1:1 
]
[s S375 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN0 1 0 :1:2 
]
[s S378 . 1 `uc 1 EPSTALL0 1 0 :1:0 
]
[u S380 . 1 `S346 1 . 1 0 `S352 1 . 1 0 `S355 1 . 1 0 `S358 1 . 1 0 `S361 1 . 1 0 `S364 1 . 1 0 `S366 1 . 1 0 `S369 1 . 1 0 `S372 1 . 1 0 `S375 1 . 1 0 `S378 1 . 1 0 ]
[v _UEP0bits `VS380  1 e 1 @3952 ]
"722
[v _UEP1 `Vuc  1 e 1 @3953 ]
"773
[v _UEP1bits `VS380  1 e 1 @3953 ]
"822
[v _UEP2 `Vuc  1 e 1 @3954 ]
"873
[v _UEP2bits `VS380  1 e 1 @3954 ]
"922
[v _UEP3 `Vuc  1 e 1 @3955 ]
"973
[v _UEP3bits `VS380  1 e 1 @3955 ]
"1022
[v _UEP4 `Vuc  1 e 1 @3956 ]
"1073
[v _UEP4bits `VS380  1 e 1 @3956 ]
"1122
[v _UEP5 `Vuc  1 e 1 @3957 ]
"1173
[v _UEP5bits `VS380  1 e 1 @3957 ]
"1222
[v _UEP6 `Vuc  1 e 1 @3958 ]
"1273
[v _UEP6bits `VS380  1 e 1 @3958 ]
"1322
[v _UEP7 `Vuc  1 e 1 @3959 ]
"1373
[v _UEP7bits `VS380  1 e 1 @3959 ]
"1422
[v _UEP8 `Vuc  1 e 1 @3960 ]
[s S1008 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS8 1 0 :1:3 
]
"1454
[s S1011 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK8 1 0 :1:4 
]
[s S1014 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN8 1 0 :1:1 
]
[s S1017 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN8 1 0 :1:2 
]
[s S1020 . 1 `uc 1 EPSTALL8 1 0 :1:0 
]
[u S1022 . 1 `S346 1 . 1 0 `S1008 1 . 1 0 `S1011 1 . 1 0 `S1014 1 . 1 0 `S1017 1 . 1 0 `S1020 1 . 1 0 ]
[v _UEP8bits `VS1022  1 e 1 @3960 ]
"1488
[v _UEP9 `Vuc  1 e 1 @3961 ]
"1520
[v _UEP9bits `VS1022  1 e 1 @3961 ]
"1554
[v _UEP10 `Vuc  1 e 1 @3962 ]
"1586
[v _UEP10bits `VS1022  1 e 1 @3962 ]
"1620
[v _UEP11 `Vuc  1 e 1 @3963 ]
"1652
[v _UEP11bits `VS1022  1 e 1 @3963 ]
"1686
[v _UEP12 `Vuc  1 e 1 @3964 ]
"1718
[v _UEP12bits `VS1022  1 e 1 @3964 ]
"1752
[v _UEP13 `Vuc  1 e 1 @3965 ]
"1784
[v _UEP13bits `VS1022  1 e 1 @3965 ]
"1818
[v _UEP14 `Vuc  1 e 1 @3966 ]
"1850
[v _UEP14bits `VS1022  1 e 1 @3966 ]
"1884
[v _UEP15 `Vuc  1 e 1 @3967 ]
"1916
[v _UEP15bits `VS1022  1 e 1 @3967 ]
"1950
[v _PORTA `Vuc  1 e 1 @3968 ]
[s S1394 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
]
"1996
[s S1402 . 1 `uc 1 AN0 1 0 :1:0 
`uc 1 AN1 1 0 :1:1 
`uc 1 AN2 1 0 :1:2 
`uc 1 AN3 1 0 :1:3 
`uc 1 T0CKI 1 0 :1:4 
`uc 1 AN4 1 0 :1:5 
`uc 1 OSC2 1 0 :1:6 
]
[s S1410 . 1 `uc 1 . 1 0 :2:0 
`uc 1 VREFM 1 0 :1:2 
`uc 1 VREFP 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 LVDIN 1 0 :1:5 
]
[s S1416 . 1 `uc 1 . 1 0 :5:0 
`uc 1 HLVDIN 1 0 :1:5 
]
[s S1419 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RA7 1 0 :1:7 
]
[s S1422 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RJPU 1 0 :1:7 
]
[s S1425 . 1 `uc 1 ULPWUIN 1 0 :1:0 
]
[u S1427 . 1 `S1394 1 . 1 0 `S1402 1 . 1 0 `S1410 1 . 1 0 `S1416 1 . 1 0 `S1419 1 . 1 0 `S1422 1 . 1 0 `S1425 1 . 1 0 ]
[v _PORTAbits `VS1427  1 e 1 @3968 ]
"2063
[v _PORTB `Vuc  1 e 1 @3969 ]
[s S1470 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
"2092
[s S1479 . 1 `uc 1 INT0 1 0 :1:0 
`uc 1 INT1 1 0 :1:1 
`uc 1 INT2 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 PGM 1 0 :1:5 
`uc 1 PGC 1 0 :1:6 
`uc 1 PGD 1 0 :1:7 
]
[s S1487 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP2_PA2 1 0 :1:3 
]
[u S1490 . 1 `S1470 1 . 1 0 `S1479 1 . 1 0 `S1487 1 . 1 0 ]
[v _PORTBbits `VS1490  1 e 1 @3969 ]
"2141
[v _PORTC `Vuc  1 e 1 @3970 ]
[s S1516 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
"2189
[s S1525 . 1 `uc 1 T1OSO 1 0 :1:0 
`uc 1 T1OSI 1 0 :1:1 
`uc 1 CCP1 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TX 1 0 :1:6 
`uc 1 RX 1 0 :1:7 
]
[s S1532 . 1 `uc 1 T13CKI 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 P1A 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 CK 1 0 :1:6 
`uc 1 DT 1 0 :1:7 
]
[s S1539 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP2 1 0 :1:1 
]
[s S1542 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PA1 1 0 :1:2 
]
[s S1545 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PA2 1 0 :1:1 
]
[s S1548 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RC3 1 0 :1:3 
]
[u S1551 . 1 `S1516 1 . 1 0 `S1525 1 . 1 0 `S1532 1 . 1 0 `S1539 1 . 1 0 `S1542 1 . 1 0 `S1545 1 . 1 0 `S1548 1 . 1 0 ]
[v _PORTCbits `VS1551  1 e 1 @3970 ]
"2253
[v _PORTD `Vuc  1 e 1 @3971 ]
[s S1596 . 1 `uc 1 RD0 1 0 :1:0 
`uc 1 RD1 1 0 :1:1 
`uc 1 RD2 1 0 :1:2 
`uc 1 RD3 1 0 :1:3 
`uc 1 RD4 1 0 :1:4 
`uc 1 RD5 1 0 :1:5 
`uc 1 RD6 1 0 :1:6 
`uc 1 RD7 1 0 :1:7 
]
"2283
[s S1605 . 1 `uc 1 SPP0 1 0 :1:0 
`uc 1 SPP1 1 0 :1:1 
`uc 1 SPP2 1 0 :1:2 
`uc 1 SPP3 1 0 :1:3 
`uc 1 SPP4 1 0 :1:4 
`uc 1 SPP5 1 0 :1:5 
`uc 1 SPP6 1 0 :1:6 
`uc 1 SPP7 1 0 :1:7 
]
[s S1614 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SS2 1 0 :1:7 
]
[u S1617 . 1 `S1596 1 . 1 0 `S1605 1 . 1 0 `S1614 1 . 1 0 ]
[v _PORTDbits `VS1617  1 e 1 @3971 ]
"2338
[v _PORTE `Vuc  1 e 1 @3972 ]
[s S1644 . 1 `uc 1 RE0 1 0 :1:0 
`uc 1 RE1 1 0 :1:1 
`uc 1 RE2 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 RDPU 1 0 :1:7 
]
"2439
[s S1651 . 1 `uc 1 CK1SPP 1 0 :1:0 
`uc 1 CK2SPP 1 0 :1:1 
`uc 1 OESPP 1 0 :1:2 
]
[s S1655 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CCP10 1 0 :1:2 
]
[s S1658 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CCP2E 1 0 :1:7 
]
[s S1661 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CCP6E 1 0 :1:6 
]
[s S1664 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CCP7E 1 0 :1:5 
]
[s S1667 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP8E 1 0 :1:4 
]
[s S1670 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP9E 1 0 :1:3 
]
[s S1673 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CS 1 0 :1:2 
]
[s S1676 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PA2E 1 0 :1:7 
]
[s S1679 . 1 `uc 1 . 1 0 :6:0 
`uc 1 PB1E 1 0 :1:6 
]
[s S1682 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PB2 1 0 :1:2 
]
[s S1685 . 1 `uc 1 . 1 0 :4:0 
`uc 1 PB3E 1 0 :1:4 
]
[s S1688 . 1 `uc 1 . 1 0 :5:0 
`uc 1 PC1E 1 0 :1:5 
]
[s S1691 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PC2 1 0 :1:1 
]
[s S1694 . 1 `uc 1 . 1 0 :3:0 
`uc 1 PC3E 1 0 :1:3 
]
[s S1697 . 1 `uc 1 PD2 1 0 :1:0 
]
[s S1699 . 1 `uc 1 RDE 1 0 :1:0 
]
[s S1701 . 1 `uc 1 . 1 0 :4:0 
`uc 1 RE4 1 0 :1:4 
]
[s S1704 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RE5 1 0 :1:5 
]
[s S1707 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RE6 1 0 :1:6 
]
[s S1710 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RE7 1 0 :1:7 
]
[s S1713 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WRE 1 0 :1:1 
]
[u S1716 . 1 `S1644 1 . 1 0 `S1651 1 . 1 0 `S1655 1 . 1 0 `S1658 1 . 1 0 `S1661 1 . 1 0 `S1664 1 . 1 0 `S1667 1 . 1 0 `S1670 1 . 1 0 `S1673 1 . 1 0 `S1676 1 . 1 0 `S1679 1 . 1 0 `S1682 1 . 1 0 `S1685 1 . 1 0 `S1688 1 . 1 0 `S1691 1 . 1 0 `S1694 1 . 1 0 `S1697 1 . 1 0 `S1699 1 . 1 0 `S1701 1 . 1 0 `S1704 1 . 1 0 `S1707 1 . 1 0 `S1710 1 . 1 0 `S1713 1 . 1 0 ]
[v _PORTEbits `VS1716  1 e 1 @3972 ]
"2530
[v _LATA `Vuc  1 e 1 @3977 ]
[s S1814 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
]
"2580
[s S1822 . 1 `uc 1 LA0 1 0 :1:0 
]
[s S1824 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LA1 1 0 :1:1 
]
[s S1827 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LA2 1 0 :1:2 
]
[s S1830 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LA3 1 0 :1:3 
]
[s S1833 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LA4 1 0 :1:4 
]
[s S1836 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LA5 1 0 :1:5 
]
[s S1839 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LA6 1 0 :1:6 
]
[s S1842 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LA7 1 0 :1:7 
]
[s S1845 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LATA7 1 0 :1:7 
]
[u S1848 . 1 `S1814 1 . 1 0 `S1822 1 . 1 0 `S1824 1 . 1 0 `S1827 1 . 1 0 `S1830 1 . 1 0 `S1833 1 . 1 0 `S1836 1 . 1 0 `S1839 1 . 1 0 `S1842 1 . 1 0 `S1845 1 . 1 0 ]
[v _LATAbits `VS1848  1 e 1 @3977 ]
"2632
[v _LATB `Vuc  1 e 1 @3978 ]
[s S1895 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
"2679
[s S1904 . 1 `uc 1 LB0 1 0 :1:0 
]
[s S1906 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LB1 1 0 :1:1 
]
[s S1909 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LB2 1 0 :1:2 
]
[s S1912 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LB3 1 0 :1:3 
]
[s S1915 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LB4 1 0 :1:4 
]
[s S1918 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LB5 1 0 :1:5 
]
[s S1921 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LB6 1 0 :1:6 
]
[s S1924 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LB7 1 0 :1:7 
]
[u S1927 . 1 `S1895 1 . 1 0 `S1904 1 . 1 0 `S1906 1 . 1 0 `S1909 1 . 1 0 `S1912 1 . 1 0 `S1915 1 . 1 0 `S1918 1 . 1 0 `S1921 1 . 1 0 `S1924 1 . 1 0 ]
[v _LATBbits `VS1927  1 e 1 @3978 ]
"2731
[v _LATC `Vuc  1 e 1 @3979 ]
[s S1971 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
"2776
[s S1978 . 1 `uc 1 LC0 1 0 :1:0 
]
[s S1980 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LC1 1 0 :1:1 
]
[s S1983 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LC2 1 0 :1:2 
]
[s S1986 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LC3 1 0 :1:3 
]
[s S1989 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LC4 1 0 :1:4 
]
[s S1992 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LC5 1 0 :1:5 
]
[s S1995 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LC6 1 0 :1:6 
]
[s S1998 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LC7 1 0 :1:7 
]
[u S2001 . 1 `S1971 1 . 1 0 `S1978 1 . 1 0 `S1980 1 . 1 0 `S1983 1 . 1 0 `S1986 1 . 1 0 `S1989 1 . 1 0 `S1992 1 . 1 0 `S1995 1 . 1 0 `S1998 1 . 1 0 ]
[v _LATCbits `VS2001  1 e 1 @3979 ]
"2819
[v _LATD `Vuc  1 e 1 @3980 ]
"2866
[v _LATDbits `VS1927  1 e 1 @3980 ]
"2918
[v _LATE `Vuc  1 e 1 @3981 ]
[s S2119 . 1 `uc 1 LATE0 1 0 :1:0 
`uc 1 LATE1 1 0 :1:1 
`uc 1 LATE2 1 0 :1:2 
]
"2960
[s S2123 . 1 `uc 1 LE0 1 0 :1:0 
]
[s S2125 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LE1 1 0 :1:1 
]
[s S2128 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LE2 1 0 :1:2 
]
[s S2131 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LE3 1 0 :1:3 
]
[s S2134 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LE4 1 0 :1:4 
]
[s S2137 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LE5 1 0 :1:5 
]
[s S2140 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LE6 1 0 :1:6 
]
[s S2143 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LE7 1 0 :1:7 
]
[u S2146 . 1 `S2119 1 . 1 0 `S2123 1 . 1 0 `S2125 1 . 1 0 `S2128 1 . 1 0 `S2131 1 . 1 0 `S2134 1 . 1 0 `S2137 1 . 1 0 `S2140 1 . 1 0 `S2143 1 . 1 0 ]
[v _LATEbits `VS2146  1 e 1 @3981 ]
"2997
[v _TRISA `Vuc  1 e 1 @3986 ]
"3002
[v _DDRA `Vuc  1 e 1 @3986 ]
[s S2186 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
]
"3026
[u S2202 . 1 `S2186 1 . 1 0 `S1394 1 . 1 0 ]
[v _TRISAbits `VS2202  1 e 1 @3986 ]
"3090
[v _DDRAbits `VS2202  1 e 1 @3986 ]
"3136
[v _TRISB `Vuc  1 e 1 @3987 ]
"3141
[v _DDRB `Vuc  1 e 1 @3987 ]
[s S2260 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
"3167
[u S2278 . 1 `S2260 1 . 1 0 `S1470 1 . 1 0 ]
[v _TRISBbits `VS2278  1 e 1 @3987 ]
"3239
[v _DDRBbits `VS2278  1 e 1 @3987 ]
"3291
[v _TRISC `Vuc  1 e 1 @3988 ]
"3296
[v _DDRC `Vuc  1 e 1 @3988 ]
[s S2342 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
"3322
[s S2349 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S2356 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TRISC3 1 0 :1:3 
]
[u S2359 . 1 `S2342 1 . 1 0 `S2349 1 . 1 0 `S2356 1 . 1 0 ]
[v _TRISCbits `VS2359  1 e 1 @3988 ]
"3379
[v _DDRCbits `VS2359  1 e 1 @3988 ]
"3416
[v _TRISD `Vuc  1 e 1 @3989 ]
"3421
[v _DDRD `Vuc  1 e 1 @3989 ]
"3447
[v _TRISDbits `VS2278  1 e 1 @3989 ]
"3519
[v _DDRDbits `VS2278  1 e 1 @3989 ]
"3571
[v _TRISE `Vuc  1 e 1 @3990 ]
"3576
[v _DDRE `Vuc  1 e 1 @3990 ]
[s S2504 . 1 `uc 1 TRISE0 1 0 :1:0 
`uc 1 TRISE1 1 0 :1:1 
`uc 1 TRISE2 1 0 :1:2 
]
"3592
[s S2508 . 1 `uc 1 RE0 1 0 :1:0 
`uc 1 RE1 1 0 :1:1 
`uc 1 RE2 1 0 :1:2 
]
[u S2512 . 1 `S2504 1 . 1 0 `S2508 1 . 1 0 ]
[v _TRISEbits `VS2512  1 e 1 @3990 ]
"3624
[v _DDREbits `VS2512  1 e 1 @3990 ]
"3646
[v _OSCTUNE `Vuc  1 e 1 @3995 ]
[s S2545 . 1 `uc 1 TUN 1 0 :5:0 
`uc 1 . 1 0 :2:5 
`uc 1 INTSRC 1 0 :1:7 
]
"3664
[s S2549 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
]
[u S2555 . 1 `S2545 1 . 1 0 `S2549 1 . 1 0 ]
[v _OSCTUNEbits `VS2555  1 e 1 @3995 ]
"3689
[v _PIE1 `Vuc  1 e 1 @3997 ]
[s S2570 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 SPPIE 1 0 :1:7 
]
"3717
[s S2579 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PSPIE 1 0 :1:7 
]
[s S2582 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RC1IE 1 0 :1:5 
]
[s S2585 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IE 1 0 :1:4 
]
[u S2588 . 1 `S2570 1 . 1 0 `S2579 1 . 1 0 `S2582 1 . 1 0 `S2585 1 . 1 0 ]
[v _PIE1bits `VS2588  1 e 1 @3997 ]
"3754
[v _PIR1 `Vuc  1 e 1 @3998 ]
"3782
[v _PIR1bits `VS2588  1 e 1 @3998 ]
"3819
[v _IPR1 `Vuc  1 e 1 @3999 ]
"3847
[v _IPR1bits `VS2588  1 e 1 @3999 ]
"3884
[v _PIE2 `Vuc  1 e 1 @4000 ]
[s S2699 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 TMR3IE 1 0 :1:1 
`uc 1 HLVDIE 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 EEIE 1 0 :1:4 
`uc 1 USBIE 1 0 :1:5 
`uc 1 CMIE 1 0 :1:6 
`uc 1 OSCFIE 1 0 :1:7 
]
"3904
[s S2708 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LVDIE 1 0 :1:2 
]
[u S2711 . 1 `S2699 1 . 1 0 `S2708 1 . 1 0 ]
[v _PIE2bits `VS2711  1 e 1 @4000 ]
"3935
[v _PIR2 `Vuc  1 e 1 @4001 ]
"3955
[v _PIR2bits `VS2711  1 e 1 @4001 ]
"3986
[v _IPR2 `Vuc  1 e 1 @4002 ]
"4006
[v _IPR2bits `VS2711  1 e 1 @4002 ]
"4037
[v _EECON1 `Vuc  1 e 1 @4006 ]
[s S2786 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 EEPGD 1 0 :1:7 
]
"4057
[s S2795 . 1 `uc 1 . 1 0 :6:0 
`uc 1 EEFS 1 0 :1:6 
]
[u S2798 . 1 `S2786 1 . 1 0 `S2795 1 . 1 0 ]
[v _EECON1bits `VS2798  1 e 1 @4006 ]
"4085
[v _EECON2 `Vuc  1 e 1 @4007 ]
"4091
[v _EEDATA `Vuc  1 e 1 @4008 ]
"4097
[v _EEADR `Vuc  1 e 1 @4009 ]
"4103
[v _RCSTA `Vuc  1 e 1 @4011 ]
"4108
[v _RCSTA1 `Vuc  1 e 1 @4011 ]
[s S2819 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
"4132
[s S2828 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADEN 1 0 :1:3 
]
[s S2831 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S2834 . 1 `S2819 1 . 1 0 `S2828 1 . 1 0 `S2831 1 . 1 0 ]
[v _RCSTAbits `VS2834  1 e 1 @4011 ]
"4184
[v _RCSTA1bits `VS2834  1 e 1 @4011 ]
"4218
[v _TXSTA `Vuc  1 e 1 @4012 ]
"4223
[v _TXSTA1 `Vuc  1 e 1 @4012 ]
[s S2891 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
"4270
[s S2900 . 1 `uc 1 . 1 0 :2:0 
`uc 1 BRGH1 1 0 :1:2 
]
[s S2903 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CSRC1 1 0 :1:7 
]
[s S2906 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SENDB1 1 0 :1:3 
]
[s S2909 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SYNC1 1 0 :1:4 
]
[s S2912 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
]
[s S2915 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX91 1 0 :1:6 
]
[s S2918 . 1 `uc 1 TX9D1 1 0 :1:0 
]
[s S2920 . 1 `uc 1 . 1 0 :5:0 
`uc 1 TXEN1 1 0 :1:5 
]
[u S2923 . 1 `S2891 1 . 1 0 `S2900 1 . 1 0 `S2903 1 . 1 0 `S2906 1 . 1 0 `S2909 1 . 1 0 `S2912 1 . 1 0 `S2915 1 . 1 0 `S2918 1 . 1 0 `S2920 1 . 1 0 ]
[v _TXSTAbits `VS2923  1 e 1 @4012 ]
"4363
[v _TXSTA1bits `VS2923  1 e 1 @4012 ]
"4415
[v _TXREG `Vuc  1 e 1 @4013 ]
"4420
[v _TXREG1 `Vuc  1 e 1 @4013 ]
"4426
[v _RCREG `Vuc  1 e 1 @4014 ]
"4431
[v _RCREG1 `Vuc  1 e 1 @4014 ]
"4437
[v _SPBRG `Vuc  1 e 1 @4015 ]
"4442
[v _SPBRG1 `Vuc  1 e 1 @4015 ]
"4448
[v _SPBRGH `Vuc  1 e 1 @4016 ]
"4454
[v _T3CON `Vuc  1 e 1 @4017 ]
[s S3049 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T3SYNC 1 0 :1:2 
]
"4496
[s S3052 . 1 `uc 1 TMR3ON 1 0 :1:0 
`uc 1 TMR3CS 1 0 :1:1 
`uc 1 nT3SYNC 1 0 :1:2 
`uc 1 T3CCP1 1 0 :1:3 
`uc 1 T3CKPS 1 0 :2:4 
`uc 1 T3CCP2 1 0 :1:6 
`uc 1 RD16 1 0 :1:7 
]
[s S3060 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T3SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T3CKPS0 1 0 :1:4 
`uc 1 T3CKPS1 1 0 :1:5 
]
[s S3066 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T3NSYNC 1 0 :1:2 
]
[s S3069 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RD163 1 0 :1:7 
]
[s S3072 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN3 1 0 :1:3 
]
[s S3075 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T3RD16 1 0 :1:7 
]
[u S3078 . 1 `S3049 1 . 1 0 `S3052 1 . 1 0 `S3060 1 . 1 0 `S3066 1 . 1 0 `S3069 1 . 1 0 `S3072 1 . 1 0 `S3075 1 . 1 0 ]
[v _T3CONbits `VS3078  1 e 1 @4017 ]
"4545
[v _TMR3 `Vus  1 e 2 @4018 ]
"4551
[v _TMR3L `Vuc  1 e 1 @4018 ]
"4557
[v _TMR3H `Vuc  1 e 1 @4019 ]
"4563
[v _CMCON `Vuc  1 e 1 @4020 ]
[s S3120 . 1 `uc 1 CM 1 0 :3:0 
`uc 1 CIS 1 0 :1:3 
`uc 1 C1INV 1 0 :1:4 
`uc 1 C2INV 1 0 :1:5 
`uc 1 C1OUT 1 0 :1:6 
`uc 1 C2OUT 1 0 :1:7 
]
"4593
[s S3127 . 1 `uc 1 CM0 1 0 :1:0 
`uc 1 CM1 1 0 :1:1 
`uc 1 CM2 1 0 :1:2 
]
[s S3131 . 1 `uc 1 CMEN0 1 0 :1:0 
]
[s S3133 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CMEN1 1 0 :1:1 
]
[s S3136 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CMEN2 1 0 :1:2 
]
[u S3139 . 1 `S3120 1 . 1 0 `S3127 1 . 1 0 `S3131 1 . 1 0 `S3133 1 . 1 0 `S3136 1 . 1 0 ]
[v _CMCONbits `VS3139  1 e 1 @4020 ]
"4633
[v _CVRCON `Vuc  1 e 1 @4021 ]
[s S3166 . 1 `uc 1 CVR 1 0 :4:0 
`uc 1 CVRSS 1 0 :1:4 
`uc 1 CVRR 1 0 :1:5 
`uc 1 CVROE 1 0 :1:6 
`uc 1 CVREN 1 0 :1:7 
]
"4657
[s S3172 . 1 `uc 1 CVR0 1 0 :1:0 
`uc 1 CVR1 1 0 :1:1 
`uc 1 CVR2 1 0 :1:2 
`uc 1 CVR3 1 0 :1:3 
`uc 1 CVREF 1 0 :1:4 
]
[s S3178 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CVROEN 1 0 :1:6 
]
[u S3181 . 1 `S3166 1 . 1 0 `S3172 1 . 1 0 `S3178 1 . 1 0 ]
[v _CVRCONbits `VS3181  1 e 1 @4021 ]
"4694
[v _ECCP1AS `Vuc  1 e 1 @4022 ]
"4699
[v _CCP1AS `Vuc  1 e 1 @4022 ]
[s S3203 . 1 `uc 1 PSSBD 1 0 :2:0 
`uc 1 PSSAC 1 0 :2:2 
`uc 1 ECCPAS 1 0 :3:4 
`uc 1 ECCPASE 1 0 :1:7 
]
"4720
[s S3208 . 1 `uc 1 PSSBD0 1 0 :1:0 
`uc 1 PSSBD1 1 0 :1:1 
`uc 1 PSSAC0 1 0 :1:2 
`uc 1 PSSAC1 1 0 :1:3 
`uc 1 ECCPAS0 1 0 :1:4 
`uc 1 ECCPAS1 1 0 :1:5 
`uc 1 ECCPAS2 1 0 :1:6 
]
[u S3216 . 1 `S3203 1 . 1 0 `S3208 1 . 1 0 ]
[v _ECCP1ASbits `VS3216  1 e 1 @4022 ]
"4772
[v _CCP1ASbits `VS3216  1 e 1 @4022 ]
"4809
[v _ECCP1DEL `Vuc  1 e 1 @4023 ]
"4814
[v _CCP1DEL `Vuc  1 e 1 @4023 ]
[s S3265 . 1 `uc 1 PDC 1 0 :7:0 
`uc 1 PRSEN 1 0 :1:7 
]
"4833
[s S3268 . 1 `uc 1 PDC0 1 0 :1:0 
`uc 1 PDC1 1 0 :1:1 
`uc 1 PDC2 1 0 :1:2 
`uc 1 PDC3 1 0 :1:3 
`uc 1 PDC4 1 0 :1:4 
`uc 1 PDC5 1 0 :1:5 
`uc 1 PDC6 1 0 :1:6 
]
[u S3276 . 1 `S3265 1 . 1 0 `S3268 1 . 1 0 ]
[v _ECCP1DELbits `VS3276  1 e 1 @4023 ]
"4877
[v _CCP1DELbits `VS3276  1 e 1 @4023 ]
"4908
[v _BAUDCON `Vuc  1 e 1 @4024 ]
"4913
[v _BAUDCTL `Vuc  1 e 1 @4024 ]
[s S3319 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
"4943
[s S3328 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCMT 1 0 :1:6 
]
[s S3333 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S3336 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S3339 . 1 `S3319 1 . 1 0 `S3328 1 . 1 0 `S3333 1 . 1 0 `S3336 1 . 1 0 ]
[v _BAUDCONbits `VS3339  1 e 1 @4024 ]
"5004
[v _BAUDCTLbits `VS3339  1 e 1 @4024 ]
"5041
[v _CCP2CON `Vuc  1 e 1 @4026 ]
[s S3412 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
]
"5059
[s S3415 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
]
[u S3422 . 1 `S3412 1 . 1 0 `S3415 1 . 1 0 ]
[v _CCP2CONbits `VS3422  1 e 1 @4026 ]
"5087
[v _CCPR2 `Vus  1 e 2 @4027 ]
"5093
[v _CCPR2L `Vuc  1 e 1 @4027 ]
"5099
[v _CCPR2H `Vuc  1 e 1 @4028 ]
"5105
[v _CCP1CON `Vuc  1 e 1 @4029 ]
"5110
[v _ECCP1CON `Vuc  1 e 1 @4029 ]
[s S3441 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
"5131
[s S3445 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[u S3454 . 1 `S3441 1 . 1 0 `S3445 1 . 1 0 ]
[v _CCP1CONbits `VS3454  1 e 1 @4029 ]
"5183
[v _ECCP1CONbits `VS3454  1 e 1 @4029 ]
"5220
[v _CCPR1 `Vus  1 e 2 @4030 ]
"5226
[v _CCPR1L `Vuc  1 e 1 @4030 ]
"5232
[v _CCPR1H `Vuc  1 e 1 @4031 ]
"5238
[v _ADCON2 `Vuc  1 e 1 @4032 ]
[s S3505 . 1 `uc 1 ADCS 1 0 :3:0 
`uc 1 ACQT 1 0 :3:3 
`uc 1 . 1 0 :1:6 
`uc 1 ADFM 1 0 :1:7 
]
"5258
[s S3510 . 1 `uc 1 ADCS0 1 0 :1:0 
`uc 1 ADCS1 1 0 :1:1 
`uc 1 ADCS2 1 0 :1:2 
`uc 1 ACQT0 1 0 :1:3 
`uc 1 ACQT1 1 0 :1:4 
`uc 1 ACQT2 1 0 :1:5 
]
[u S3517 . 1 `S3505 1 . 1 0 `S3510 1 . 1 0 ]
[v _ADCON2bits `VS3517  1 e 1 @4032 ]
"5289
[v _ADCON1 `Vuc  1 e 1 @4033 ]
[s S3534 . 1 `uc 1 PCFG 1 0 :4:0 
`uc 1 VCFG 1 0 :2:4 
]
"5319
[s S3537 . 1 `uc 1 PCFG0 1 0 :1:0 
`uc 1 PCFG1 1 0 :1:1 
`uc 1 PCFG2 1 0 :1:2 
`uc 1 PCFG3 1 0 :1:3 
`uc 1 VCFG0 1 0 :1:4 
`uc 1 VCFG1 1 0 :1:5 
]
[s S3544 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CHSN3 1 0 :1:3 
]
[s S3547 . 1 `uc 1 . 1 0 :4:0 
`uc 1 VCFG01 1 0 :1:4 
]
[s S3550 . 1 `uc 1 . 1 0 :5:0 
`uc 1 VCFG11 1 0 :1:5 
]
[u S3553 . 1 `S3534 1 . 1 0 `S3537 1 . 1 0 `S3544 1 . 1 0 `S3547 1 . 1 0 `S3550 1 . 1 0 ]
[v _ADCON1bits `VS3553  1 e 1 @4033 ]
"5356
[v _ADCON0 `Vuc  1 e 1 @4034 ]
[s S3580 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
"5403
[s S3583 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
]
[s S3590 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
]
[s S3597 . 1 `uc 1 . 1 0 :1:0 
`uc 1 DONE 1 0 :1:1 
]
[s S3600 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[s S3603 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_DONE 1 0 :1:1 
]
[s S3606 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S3609 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GODONE 1 0 :1:1 
]
[u S3612 . 1 `S3580 1 . 1 0 `S3583 1 . 1 0 `S3580 1 . 1 0 `S3590 1 . 1 0 `S3597 1 . 1 0 `S3600 1 . 1 0 `S3603 1 . 1 0 `S3606 1 . 1 0 `S3609 1 . 1 0 ]
[v _ADCON0bits `VS3612  1 e 1 @4034 ]
"5449
[v _ADRES `Vus  1 e 2 @4035 ]
"5455
[v _ADRESL `Vuc  1 e 1 @4035 ]
"5461
[v _ADRESH `Vuc  1 e 1 @4036 ]
"5467
[v _SSPCON2 `Vuc  1 e 1 @4037 ]
[s S3659 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
"5483
[u S3668 . 1 `S3659 1 . 1 0 ]
[v _SSPCON2bits `VS3668  1 e 1 @4037 ]
"5511
[v _SSPCON1 `Vuc  1 e 1 @4038 ]
[s S3681 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
"5530
[s S3687 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S3692 . 1 `S3681 1 . 1 0 `S3687 1 . 1 0 ]
[v _SSPCON1bits `VS3692  1 e 1 @4038 ]
"5561
[v _SSPSTAT `Vuc  1 e 1 @4039 ]
[s S3708 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
"5662
[s S3711 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S3714 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S3729 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S3734 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S3740 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S3745 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S3748 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S3751 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S3756 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S3761 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S3766 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S3769 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S3772 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S3775 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S3778 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S3781 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S3784 . 1 `S3708 1 . 1 0 `S3711 1 . 1 0 `S3714 1 . 1 0 `S3708 1 . 1 0 `S3711 1 . 1 0 `S3729 1 . 1 0 `S3734 1 . 1 0 `S3740 1 . 1 0 `S3745 1 . 1 0 `S3748 1 . 1 0 `S3751 1 . 1 0 `S3756 1 . 1 0 `S3761 1 . 1 0 `S3766 1 . 1 0 `S3769 1 . 1 0 `S3772 1 . 1 0 `S3775 1 . 1 0 `S3778 1 . 1 0 `S3781 1 . 1 0 ]
[v _SSPSTATbits `VS3784  1 e 1 @4039 ]
"5762
[v _SSPADD `Vuc  1 e 1 @4040 ]
"5768
[v _SSPBUF `Vuc  1 e 1 @4041 ]
"5774
[v _T2CON `Vuc  1 e 1 @4042 ]
[s S3884 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 TOUTPS 1 0 :4:3 
]
"5801
[s S3888 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[s S3896 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S3902 . 1 `S3884 1 . 1 0 `S3888 1 . 1 0 `S3896 1 . 1 0 ]
[v _T2CONbits `VS3902  1 e 1 @4042 ]
"5844
[v _PR2 `Vuc  1 e 1 @4043 ]
"5849
[v _MEMCON `Vuc  1 e 1 @4043 ]
"5855
[v _TMR2 `Vuc  1 e 1 @4044 ]
"5861
[v _T1CON `Vuc  1 e 1 @4045 ]
[s S3929 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T1SYNC 1 0 :1:2 
]
"5895
[s S3932 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 TMR1CS 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 T1RUN 1 0 :1:6 
`uc 1 RD16 1 0 :1:7 
]
[s S3940 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
]
[s S3946 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN 1 0 :1:3 
]
[s S3949 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1RD16 1 0 :1:7 
]
[u S3952 . 1 `S3929 1 . 1 0 `S3932 1 . 1 0 `S3940 1 . 1 0 `S3946 1 . 1 0 `S3949 1 . 1 0 ]
[v _T1CONbits `VS3952  1 e 1 @4045 ]
"5938
[v _TMR1 `Vus  1 e 2 @4046 ]
"5944
[v _TMR1L `Vuc  1 e 1 @4046 ]
"5950
[v _TMR1H `Vuc  1 e 1 @4047 ]
"5956
[v _RCON `Vuc  1 e 1 @4048 ]
[s S3986 . 1 `uc 1 NOT_BOR 1 0 :1:0 
]
"6004
[s S3988 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_POR 1 0 :1:1 
]
[s S3991 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_PD 1 0 :1:2 
]
[s S3994 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_TO 1 0 :1:3 
]
[s S3997 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NOT_RI 1 0 :1:4 
]
[s S4000 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nPD 1 0 :1:2 
`uc 1 nTO 1 0 :1:3 
`uc 1 nRI 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 SBOREN 1 0 :1:6 
`uc 1 IPEN 1 0 :1:7 
]
[s S4009 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_IPEN 1 0 :1:7 
]
[s S4012 . 1 `uc 1 BOR 1 0 :1:0 
`uc 1 POR 1 0 :1:1 
`uc 1 PD 1 0 :1:2 
`uc 1 TO 1 0 :1:3 
`uc 1 RI 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 nIPEN 1 0 :1:7 
]
[u S4020 . 1 `S3986 1 . 1 0 `S3988 1 . 1 0 `S3991 1 . 1 0 `S3994 1 . 1 0 `S3997 1 . 1 0 `S4000 1 . 1 0 `S4009 1 . 1 0 `S4012 1 . 1 0 ]
[v _RCONbits `VS4020  1 e 1 @4048 ]
"6065
[v _WDTCON `Vuc  1 e 1 @4049 ]
[s S4065 . 1 `uc 1 SWDTEN 1 0 :1:0 
]
"6077
[s S4067 . 1 `uc 1 SWDTE 1 0 :1:0 
]
[u S4069 . 1 `S4065 1 . 1 0 `S4067 1 . 1 0 ]
[v _WDTCONbits `VS4069  1 e 1 @4049 ]
"6087
[v _HLVDCON `Vuc  1 e 1 @4050 ]
"6092
[v _LVDCON `Vuc  1 e 1 @4050 ]
[s S4079 . 1 `uc 1 HLVDL 1 0 :4:0 
`uc 1 HLVDEN 1 0 :1:4 
`uc 1 IRVST 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 VDIRMAG 1 0 :1:7 
]
"6127
[s S4085 . 1 `uc 1 HLVDL0 1 0 :1:0 
`uc 1 HLVDL1 1 0 :1:1 
`uc 1 HLVDL2 1 0 :1:2 
`uc 1 HLVDL3 1 0 :1:3 
]
[s S4090 . 1 `uc 1 LVDL0 1 0 :1:0 
`uc 1 LVDL1 1 0 :1:1 
`uc 1 LVDL2 1 0 :1:2 
`uc 1 LVDL3 1 0 :1:3 
`uc 1 LVDEN 1 0 :1:4 
`uc 1 IVRST 1 0 :1:5 
]
[s S4097 . 1 `uc 1 LVV0 1 0 :1:0 
`uc 1 LVV1 1 0 :1:1 
`uc 1 LVV2 1 0 :1:2 
`uc 1 LVV3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 BGST 1 0 :1:5 
]
[u S4104 . 1 `S4079 1 . 1 0 `S4085 1 . 1 0 `S4090 1 . 1 0 `S4097 1 . 1 0 ]
[v _HLVDCONbits `VS4104  1 e 1 @4050 ]
"6217
[v _LVDCONbits `VS4104  1 e 1 @4050 ]
"6278
[v _OSCCON `Vuc  1 e 1 @4051 ]
[s S4192 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 IOFS 1 0 :1:2 
`uc 1 OSTS 1 0 :1:3 
`uc 1 IRCF 1 0 :3:4 
`uc 1 IDLEN 1 0 :1:7 
]
"6300
[s S4198 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 FLTS 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
`uc 1 IRCF2 1 0 :1:6 
]
[u S4206 . 1 `S4192 1 . 1 0 `S4198 1 . 1 0 ]
[v _OSCCONbits `VS4206  1 e 1 @4051 ]
"6337
[v _T0CON `Vuc  1 e 1 @4053 ]
[s S4225 . 1 `uc 1 T0PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 T08BIT 1 0 :1:6 
`uc 1 TMR0ON 1 0 :1:7 
]
"6356
[s S4232 . 1 `uc 1 T0PS0 1 0 :1:0 
`uc 1 T0PS1 1 0 :1:1 
`uc 1 T0PS2 1 0 :1:2 
]
[u S4236 . 1 `S4225 1 . 1 0 `S4232 1 . 1 0 ]
[v _T0CONbits `VS4236  1 e 1 @4053 ]
"6387
[v _TMR0 `Vus  1 e 2 @4054 ]
"6393
[v _TMR0L `Vuc  1 e 1 @4054 ]
"6399
[v _TMR0H `Vuc  1 e 1 @4055 ]
"6405
[v _STATUS `Vuc  1 e 1 @4056 ]
[s S4255 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 OV 1 0 :1:3 
`uc 1 N 1 0 :1:4 
]
"6433
[s S4261 . 1 `uc 1 CARRY 1 0 :1:0 
]
[s S4263 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NEGATIVE 1 0 :1:4 
]
[s S4266 . 1 `uc 1 . 1 0 :3:0 
`uc 1 OVERFLOW 1 0 :1:3 
]
[s S4269 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ZERO 1 0 :1:2 
]
[u S4272 . 1 `S4255 1 . 1 0 `S4261 1 . 1 0 `S4263 1 . 1 0 `S4266 1 . 1 0 `S4269 1 . 1 0 ]
[v _STATUSbits `VS4272  1 e 1 @4056 ]
"6464
[v _FSR2 `Vus  1 e 2 @4057 ]
"6470
[v _FSR2L `Vuc  1 e 1 @4057 ]
"6476
[v _FSR2H `Vuc  1 e 1 @4058 ]
"6482
[v _PLUSW2 `Vuc  1 e 1 @4059 ]
"6488
[v _PREINC2 `Vuc  1 e 1 @4060 ]
"6494
[v _POSTDEC2 `Vuc  1 e 1 @4061 ]
"6500
[v _POSTINC2 `Vuc  1 e 1 @4062 ]
"6506
[v _INDF2 `Vuc  1 e 1 @4063 ]
"6512
[v _BSR `Vuc  1 e 1 @4064 ]
"6518
[v _FSR1 `Vus  1 e 2 @4065 ]
"6524
[v _FSR1L `Vuc  1 e 1 @4065 ]
"6530
[v _FSR1H `Vuc  1 e 1 @4066 ]
"6536
[v _PLUSW1 `Vuc  1 e 1 @4067 ]
"6542
[v _PREINC1 `Vuc  1 e 1 @4068 ]
"6548
[v _POSTDEC1 `Vuc  1 e 1 @4069 ]
"6554
[v _POSTINC1 `Vuc  1 e 1 @4070 ]
"6560
[v _INDF1 `Vuc  1 e 1 @4071 ]
"6566
[v _WREG `Vuc  1 e 1 @4072 ]
"6572
[v _FSR0 `Vus  1 e 2 @4073 ]
"6578
[v _FSR0L `Vuc  1 e 1 @4073 ]
"6584
[v _FSR0H `Vuc  1 e 1 @4074 ]
"6590
[v _PLUSW0 `Vuc  1 e 1 @4075 ]
"6596
[v _PREINC0 `Vuc  1 e 1 @4076 ]
"6602
[v _POSTDEC0 `Vuc  1 e 1 @4077 ]
"6608
[v _POSTINC0 `Vuc  1 e 1 @4078 ]
"6614
[v _INDF0 `Vuc  1 e 1 @4079 ]
"6620
[v _INTCON3 `Vuc  1 e 1 @4080 ]
"6646
[v _INTCON3bits `VS2278  1 e 1 @4080 ]
"6686
[v _INTCON2 `Vuc  1 e 1 @4081 ]
[s S4364 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_RBPU 1 0 :1:7 
]
"6712
[s S4367 . 1 `uc 1 RBIP 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 TMR0IP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INTEDG2 1 0 :1:4 
`uc 1 INTEDG1 1 0 :1:5 
`uc 1 INTEDG0 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S4376 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IP 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 RBPU 1 0 :1:7 
]
[u S4381 . 1 `S4364 1 . 1 0 `S4367 1 . 1 0 `S4376 1 . 1 0 ]
[v _INTCON2bits `VS4381  1 e 1 @4081 ]
"6743
[v _INTCON `Vuc  1 e 1 @4082 ]
[s S4404 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
"6794
[s S4413 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S4422 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[s S4431 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S4440 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S4444 . 1 `S4404 1 . 1 0 `S4413 1 . 1 0 `S4422 1 . 1 0 `S4431 1 . 1 0 `S4440 1 . 1 0 ]
[v _INTCONbits `VS4444  1 e 1 @4082 ]
"6846
[v _PROD `Vus  1 e 2 @4083 ]
"6852
[v _PRODL `Vuc  1 e 1 @4083 ]
"6858
[v _PRODH `Vuc  1 e 1 @4084 ]
"6864
[v _TABLAT `Vuc  1 e 1 @4085 ]
"6870
[v _TBLPTR `Vum  1 e 3 @4086 ]
"6876
[v _TBLPTRL `Vuc  1 e 1 @4086 ]
"6882
[v _TBLPTRH `Vuc  1 e 1 @4087 ]
"6888
[v _TBLPTRU `Vuc  1 e 1 @4088 ]
"6894
[v _PCLAT `Vum  1 e 3 @4089 ]
"6899
[v _PC `Vum  1 e 3 @4089 ]
"6905
[v _PCL `Vuc  1 e 1 @4089 ]
"6911
[v _PCLATH `Vuc  1 e 1 @4090 ]
"6917
[v _PCLATU `Vuc  1 e 1 @4091 ]
"6923
[v _STKPTR `Vuc  1 e 1 @4092 ]
[s S4505 . 1 `uc 1 STKPTR 1 0 :5:0 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKFUL 1 0 :1:7 
]
"6946
[s S4510 . 1 `uc 1 STKPTR0 1 0 :1:0 
`uc 1 STKPTR1 1 0 :1:1 
`uc 1 STKPTR2 1 0 :1:2 
`uc 1 STKPTR3 1 0 :1:3 
`uc 1 STKPTR4 1 0 :1:4 
]
[s S4516 . 1 `uc 1 . 1 0 :7:0 
`uc 1 STKOVF 1 0 :1:7 
]
[u S4519 . 1 `S4505 1 . 1 0 `S4510 1 . 1 0 `S4516 1 . 1 0 ]
[v _STKPTRbits `VS4519  1 e 1 @4092 ]
"6977
[v _TOS `Vum  1 e 3 @4093 ]
"6983
[v _TOSL `Vuc  1 e 1 @4093 ]
"6989
[v _TOSH `Vuc  1 e 1 @4094 ]
"6995
[v _TOSU `Vuc  1 e 1 @4095 ]
"7004
[v _ABDEN `Vb  1 e 0 @32192 ]
"7006
[v _ABDOVF `Vb  1 e 0 @32199 ]
"7008
[v _ACKDT `Vb  1 e 0 @32301 ]
"7010
[v _ACKEN `Vb  1 e 0 @32300 ]
"7012
[v _ACKSTAT `Vb  1 e 0 @32302 ]
"7014
[v _ACQT0 `Vb  1 e 0 @32259 ]
"7016
[v _ACQT1 `Vb  1 e 0 @32260 ]
"7018
[v _ACQT2 `Vb  1 e 0 @32261 ]
"7020
[v _ACTVIE `Vb  1 e 0 @31562 ]
"7022
[v _ACTVIF `Vb  1 e 0 @31554 ]
"7024
[v _ADCS0 `Vb  1 e 0 @32256 ]
"7026
[v _ADCS1 `Vb  1 e 0 @32257 ]
"7028
[v _ADCS2 `Vb  1 e 0 @32258 ]
"7030
[v _ADDEN `Vb  1 e 0 @32091 ]
"7032
[v _ADDR0 `Vb  1 e 0 @31520 ]
"7034
[v _ADDR1 `Vb  1 e 0 @31521 ]
"7036
[v _ADDR2 `Vb  1 e 0 @31522 ]
"7038
[v _ADDR3 `Vb  1 e 0 @31523 ]
"7040
[v _ADDR4 `Vb  1 e 0 @31604 ]
"7042
[v _ADDR5 `Vb  1 e 0 @31605 ]
"7044
[v _ADDR6 `Vb  1 e 0 @31606 ]
"7046
[v _ADEN `Vb  1 e 0 @32091 ]
"7048
[v _ADFM `Vb  1 e 0 @32263 ]
"7050
[v _ADIE `Vb  1 e 0 @31982 ]
"7052
[v _ADIF `Vb  1 e 0 @31990 ]
"7054
[v _ADIP `Vb  1 e 0 @31998 ]
"7056
[v _ADON `Vb  1 e 0 @32272 ]
"7058
[v _AN0 `Vb  1 e 0 @31744 ]
"7060
[v _AN1 `Vb  1 e 0 @31745 ]
"7062
[v _AN2 `Vb  1 e 0 @31746 ]
"7064
[v _AN3 `Vb  1 e 0 @31747 ]
"7066
[v _AN4 `Vb  1 e 0 @31749 ]
"7068
[v _BCLIE `Vb  1 e 0 @32003 ]
"7070
[v _BCLIF `Vb  1 e 0 @32011 ]
"7072
[v _BCLIP `Vb  1 e 0 @32019 ]
"7074
[v _BF `Vb  1 e 0 @32312 ]
"7076
[v _BGST `Vb  1 e 0 @32405 ]
"7078
[v _BOR `Vb  1 e 0 @32384 ]
"7080
[v _BRG16 `Vb  1 e 0 @32195 ]
"7082
[v _BRGH `Vb  1 e 0 @32098 ]
"7084
[v _BRGH1 `Vb  1 e 0 @32098 ]
"7086
[v _BTOEE `Vb  1 e 0 @31580 ]
"7088
[v _BTOEF `Vb  1 e 0 @31572 ]
"7090
[v _BTSEE `Vb  1 e 0 @31583 ]
"7092
[v _BTSEF `Vb  1 e 0 @31575 ]
"7094
[v _BUSY `Vb  1 e 0 @31524 ]
"7096
[v _C1INV `Vb  1 e 0 @32164 ]
"7098
[v _C1OUT `Vb  1 e 0 @32166 ]
"7100
[v _C2INV `Vb  1 e 0 @32165 ]
"7102
[v _C2OUT `Vb  1 e 0 @32167 ]
"7104
[v _CARRY `Vb  1 e 0 @32448 ]
"7106
[v _CCP1 `Vb  1 e 0 @31762 ]
"7108
[v _CCP10 `Vb  1 e 0 @31778 ]
"7110
[v _CCP1IE `Vb  1 e 0 @31978 ]
"7112
[v _CCP1IF `Vb  1 e 0 @31986 ]
"7114
[v _CCP1IP `Vb  1 e 0 @31994 ]
"7116
[v _CCP1M0 `Vb  1 e 0 @32232 ]
"7118
[v _CCP1M1 `Vb  1 e 0 @32233 ]
"7120
[v _CCP1M2 `Vb  1 e 0 @32234 ]
"7122
[v _CCP1M3 `Vb  1 e 0 @32235 ]
"7124
[v _CCP2 `Vb  1 e 0 @31761 ]
"7126
[v _CCP2E `Vb  1 e 0 @31783 ]
"7128
[v _CCP2IE `Vb  1 e 0 @32000 ]
"7130
[v _CCP2IF `Vb  1 e 0 @32008 ]
"7132
[v _CCP2IP `Vb  1 e 0 @32016 ]
"7134
[v _CCP2M0 `Vb  1 e 0 @32208 ]
"7136
[v _CCP2M1 `Vb  1 e 0 @32209 ]
"7138
[v _CCP2M2 `Vb  1 e 0 @32210 ]
"7140
[v _CCP2M3 `Vb  1 e 0 @32211 ]
"7142
[v _CCP2_PA2 `Vb  1 e 0 @31755 ]
"7144
[v _CCP6E `Vb  1 e 0 @31782 ]
"7146
[v _CCP7E `Vb  1 e 0 @31781 ]
"7148
[v _CCP8E `Vb  1 e 0 @31780 ]
"7150
[v _CCP9E `Vb  1 e 0 @31779 ]
"7152
[v _CFGS `Vb  1 e 0 @32054 ]
"7154
[v _CHS0 `Vb  1 e 0 @32274 ]
"7156
[v _CHS1 `Vb  1 e 0 @32275 ]
"7158
[v _CHS2 `Vb  1 e 0 @32276 ]
"7160
[v _CHS3 `Vb  1 e 0 @32277 ]
"7162
[v _CHSN3 `Vb  1 e 0 @32267 ]
"7164
[v _CIS `Vb  1 e 0 @32163 ]
"7166
[v _CK `Vb  1 e 0 @31766 ]
"7168
[v _CK1SPP `Vb  1 e 0 @31776 ]
"7170
[v _CK2SPP `Vb  1 e 0 @31777 ]
"7172
[v _CKE `Vb  1 e 0 @32318 ]
"7174
[v _CKP `Vb  1 e 0 @32308 ]
"7176
[v _CLK1EN `Vb  1 e 0 @31516 ]
"7178
[v _CLKCFG0 `Vb  1 e 0 @31518 ]
"7180
[v _CLKCFG1 `Vb  1 e 0 @31519 ]
"7182
[v _CM0 `Vb  1 e 0 @32160 ]
"7184
[v _CM1 `Vb  1 e 0 @32161 ]
"7186
[v _CM2 `Vb  1 e 0 @32162 ]
"7188
[v _CMEN0 `Vb  1 e 0 @32160 ]
"7190
[v _CMEN1 `Vb  1 e 0 @32161 ]
"7192
[v _CMEN2 `Vb  1 e 0 @32162 ]
"7194
[v _CMIE `Vb  1 e 0 @32006 ]
"7196
[v _CMIF `Vb  1 e 0 @32014 ]
"7198
[v _CMIP `Vb  1 e 0 @32022 ]
"7200
[v _CRC16EE `Vb  1 e 0 @31578 ]
"7202
[v _CRC16EF `Vb  1 e 0 @31570 ]
"7204
[v _CRC5EE `Vb  1 e 0 @31577 ]
"7206
[v _CRC5EF `Vb  1 e 0 @31569 ]
"7208
[v _CREN `Vb  1 e 0 @32092 ]
"7210
[v _CS `Vb  1 e 0 @31778 ]
"7212
[v _CSEN `Vb  1 e 0 @31517 ]
"7214
[v _CSRC `Vb  1 e 0 @32103 ]
"7216
[v _CSRC1 `Vb  1 e 0 @32103 ]
"7218
[v _CVR0 `Vb  1 e 0 @32168 ]
"7220
[v _CVR1 `Vb  1 e 0 @32169 ]
"7222
[v _CVR2 `Vb  1 e 0 @32170 ]
"7224
[v _CVR3 `Vb  1 e 0 @32171 ]
"7226
[v _CVREF `Vb  1 e 0 @32172 ]
"7228
[v _CVREN `Vb  1 e 0 @32175 ]
"7230
[v _CVROE `Vb  1 e 0 @32174 ]
"7232
[v _CVROEN `Vb  1 e 0 @32174 ]
"7234
[v _CVRR `Vb  1 e 0 @32173 ]
"7236
[v _CVRSS `Vb  1 e 0 @32172 ]
"7238
[v _DA `Vb  1 e 0 @32317 ]
"7240
[v _DATA_ADDRESS `Vb  1 e 0 @32317 ]
"7242
[v _DC `Vb  1 e 0 @32449 ]
"7244
[v _DC1B0 `Vb  1 e 0 @32236 ]
"7246
[v _DC1B1 `Vb  1 e 0 @32237 ]
"7248
[v _DC2B0 `Vb  1 e 0 @32212 ]
"7250
[v _DC2B1 `Vb  1 e 0 @32213 ]
"7252
[v _DFN8EE `Vb  1 e 0 @31579 ]
"7254
[v _DFN8EF `Vb  1 e 0 @31571 ]
"7256
[v _DIR `Vb  1 e 0 @31586 ]
"7258
[v _DONE `Vb  1 e 0 @32273 ]
"7260
[v _DT `Vb  1 e 0 @31767 ]
"7262
[v _D_A `Vb  1 e 0 @32317 ]
"7264
[v _D_NOT_A `Vb  1 e 0 @32317 ]
"7266
[v _D_nA `Vb  1 e 0 @32317 ]
"7268
[v _ECCPAS0 `Vb  1 e 0 @32180 ]
"7270
[v _ECCPAS1 `Vb  1 e 0 @32181 ]
"7272
[v _ECCPAS2 `Vb  1 e 0 @32182 ]
"7274
[v _ECCPASE `Vb  1 e 0 @32183 ]
"7276
[v _EEFS `Vb  1 e 0 @32054 ]
"7278
[v _EEIE `Vb  1 e 0 @32004 ]
"7280
[v _EEIF `Vb  1 e 0 @32012 ]
"7282
[v _EEIP `Vb  1 e 0 @32020 ]
"7284
[v _EEPGD `Vb  1 e 0 @32055 ]
"7286
[v _ENDP0 `Vb  1 e 0 @31587 ]
"7288
[v _ENDP1 `Vb  1 e 0 @31588 ]
"7290
[v _ENDP2 `Vb  1 e 0 @31589 ]
"7292
[v _ENDP3 `Vb  1 e 0 @31590 ]
"7294
[v _EP0CONDIS `Vb  1 e 0 @31619 ]
"7296
[v _EP0HSHK `Vb  1 e 0 @31620 ]
"7298
[v _EP0INEN `Vb  1 e 0 @31617 ]
"7300
[v _EP0OUTEN `Vb  1 e 0 @31618 ]
"7302
[v _EP0STALL `Vb  1 e 0 @31616 ]
"7304
[v _EP1CONDIS `Vb  1 e 0 @31627 ]
"7306
[v _EP1HSHK `Vb  1 e 0 @31628 ]
"7308
[v _EP1INEN `Vb  1 e 0 @31625 ]
"7310
[v _EP1OUTEN `Vb  1 e 0 @31626 ]
"7312
[v _EP1STALL `Vb  1 e 0 @31624 ]
"7314
[v _EP2CONDIS `Vb  1 e 0 @31635 ]
"7316
[v _EP2HSHK `Vb  1 e 0 @31636 ]
"7318
[v _EP2INEN `Vb  1 e 0 @31633 ]
"7320
[v _EP2OUTEN `Vb  1 e 0 @31634 ]
"7322
[v _EP2STALL `Vb  1 e 0 @31632 ]
"7324
[v _EP3CONDIS `Vb  1 e 0 @31643 ]
"7326
[v _EP3HSHK `Vb  1 e 0 @31644 ]
"7328
[v _EP3INEN `Vb  1 e 0 @31641 ]
"7330
[v _EP3OUTEN `Vb  1 e 0 @31642 ]
"7332
[v _EP3STALL `Vb  1 e 0 @31640 ]
"7334
[v _EP4CONDIS `Vb  1 e 0 @31651 ]
"7336
[v _EP4HSHK `Vb  1 e 0 @31652 ]
"7338
[v _EP4INEN `Vb  1 e 0 @31649 ]
"7340
[v _EP4OUTEN `Vb  1 e 0 @31650 ]
"7342
[v _EP4STALL `Vb  1 e 0 @31648 ]
"7344
[v _EP5CONDIS `Vb  1 e 0 @31659 ]
"7346
[v _EP5HSHK `Vb  1 e 0 @31660 ]
"7348
[v _EP5INEN `Vb  1 e 0 @31657 ]
"7350
[v _EP5OUTEN `Vb  1 e 0 @31658 ]
"7352
[v _EP5STALL `Vb  1 e 0 @31656 ]
"7354
[v _EP6CONDIS `Vb  1 e 0 @31667 ]
"7356
[v _EP6HSHK `Vb  1 e 0 @31668 ]
"7358
[v _EP6INEN `Vb  1 e 0 @31665 ]
"7360
[v _EP6OUTEN `Vb  1 e 0 @31666 ]
"7362
[v _EP6STALL `Vb  1 e 0 @31664 ]
"7364
[v _EP7CONDIS `Vb  1 e 0 @31675 ]
"7366
[v _EP7HSHK `Vb  1 e 0 @31676 ]
"7368
[v _EP7INEN `Vb  1 e 0 @31673 ]
"7370
[v _EP7OUTEN `Vb  1 e 0 @31674 ]
"7372
[v _EP7STALL `Vb  1 e 0 @31672 ]
"7374
[v _EPCONDIS0 `Vb  1 e 0 @31619 ]
"7376
[v _EPCONDIS1 `Vb  1 e 0 @31627 ]
"7378
[v _EPCONDIS10 `Vb  1 e 0 @31699 ]
"7380
[v _EPCONDIS11 `Vb  1 e 0 @31707 ]
"7382
[v _EPCONDIS12 `Vb  1 e 0 @31715 ]
"7384
[v _EPCONDIS13 `Vb  1 e 0 @31723 ]
"7386
[v _EPCONDIS14 `Vb  1 e 0 @31731 ]
"7388
[v _EPCONDIS15 `Vb  1 e 0 @31739 ]
"7390
[v _EPCONDIS2 `Vb  1 e 0 @31635 ]
"7392
[v _EPCONDIS3 `Vb  1 e 0 @31643 ]
"7394
[v _EPCONDIS4 `Vb  1 e 0 @31651 ]
"7396
[v _EPCONDIS5 `Vb  1 e 0 @31659 ]
"7398
[v _EPCONDIS6 `Vb  1 e 0 @31667 ]
"7400
[v _EPCONDIS7 `Vb  1 e 0 @31675 ]
"7402
[v _EPCONDIS8 `Vb  1 e 0 @31683 ]
"7404
[v _EPCONDIS9 `Vb  1 e 0 @31691 ]
"7406
[v _EPHSHK0 `Vb  1 e 0 @31620 ]
"7408
[v _EPHSHK1 `Vb  1 e 0 @31628 ]
"7410
[v _EPHSHK10 `Vb  1 e 0 @31700 ]
"7412
[v _EPHSHK11 `Vb  1 e 0 @31708 ]
"7414
[v _EPHSHK12 `Vb  1 e 0 @31716 ]
"7416
[v _EPHSHK13 `Vb  1 e 0 @31724 ]
"7418
[v _EPHSHK14 `Vb  1 e 0 @31732 ]
"7420
[v _EPHSHK15 `Vb  1 e 0 @31740 ]
"7422
[v _EPHSHK2 `Vb  1 e 0 @31636 ]
"7424
[v _EPHSHK3 `Vb  1 e 0 @31644 ]
"7426
[v _EPHSHK4 `Vb  1 e 0 @31652 ]
"7428
[v _EPHSHK5 `Vb  1 e 0 @31660 ]
"7430
[v _EPHSHK6 `Vb  1 e 0 @31668 ]
"7432
[v _EPHSHK7 `Vb  1 e 0 @31676 ]
"7434
[v _EPHSHK8 `Vb  1 e 0 @31684 ]
"7436
[v _EPHSHK9 `Vb  1 e 0 @31692 ]
"7438
[v _EPINEN0 `Vb  1 e 0 @31617 ]
"7440
[v _EPINEN1 `Vb  1 e 0 @31625 ]
"7442
[v _EPINEN10 `Vb  1 e 0 @31697 ]
"7444
[v _EPINEN11 `Vb  1 e 0 @31705 ]
"7446
[v _EPINEN12 `Vb  1 e 0 @31713 ]
"7448
[v _EPINEN13 `Vb  1 e 0 @31721 ]
"7450
[v _EPINEN14 `Vb  1 e 0 @31729 ]
"7452
[v _EPINEN15 `Vb  1 e 0 @31737 ]
"7454
[v _EPINEN2 `Vb  1 e 0 @31633 ]
"7456
[v _EPINEN3 `Vb  1 e 0 @31641 ]
"7458
[v _EPINEN4 `Vb  1 e 0 @31649 ]
"7460
[v _EPINEN5 `Vb  1 e 0 @31657 ]
"7462
[v _EPINEN6 `Vb  1 e 0 @31665 ]
"7464
[v _EPINEN7 `Vb  1 e 0 @31673 ]
"7466
[v _EPINEN8 `Vb  1 e 0 @31681 ]
"7468
[v _EPINEN9 `Vb  1 e 0 @31689 ]
"7470
[v _EPOUTEN0 `Vb  1 e 0 @31618 ]
"7472
[v _EPOUTEN1 `Vb  1 e 0 @31626 ]
"7474
[v _EPOUTEN10 `Vb  1 e 0 @31698 ]
"7476
[v _EPOUTEN11 `Vb  1 e 0 @31706 ]
"7478
[v _EPOUTEN12 `Vb  1 e 0 @31714 ]
"7480
[v _EPOUTEN13 `Vb  1 e 0 @31722 ]
"7482
[v _EPOUTEN14 `Vb  1 e 0 @31730 ]
"7484
[v _EPOUTEN15 `Vb  1 e 0 @31738 ]
"7486
[v _EPOUTEN2 `Vb  1 e 0 @31634 ]
"7488
[v _EPOUTEN3 `Vb  1 e 0 @31642 ]
"7490
[v _EPOUTEN4 `Vb  1 e 0 @31650 ]
"7492
[v _EPOUTEN5 `Vb  1 e 0 @31658 ]
"7494
[v _EPOUTEN6 `Vb  1 e 0 @31666 ]
"7496
[v _EPOUTEN7 `Vb  1 e 0 @31674 ]
"7498
[v _EPOUTEN8 `Vb  1 e 0 @31682 ]
"7500
[v _EPOUTEN9 `Vb  1 e 0 @31690 ]
"7502
[v _EPSTALL0 `Vb  1 e 0 @31616 ]
"7504
[v _EPSTALL1 `Vb  1 e 0 @31624 ]
"7506
[v _EPSTALL10 `Vb  1 e 0 @31696 ]
"7508
[v _EPSTALL11 `Vb  1 e 0 @31704 ]
"7510
[v _EPSTALL12 `Vb  1 e 0 @31712 ]
"7512
[v _EPSTALL13 `Vb  1 e 0 @31720 ]
"7514
[v _EPSTALL14 `Vb  1 e 0 @31728 ]
"7516
[v _EPSTALL15 `Vb  1 e 0 @31736 ]
"7518
[v _EPSTALL2 `Vb  1 e 0 @31632 ]
"7520
[v _EPSTALL3 `Vb  1 e 0 @31640 ]
"7522
[v _EPSTALL4 `Vb  1 e 0 @31648 ]
"7524
[v _EPSTALL5 `Vb  1 e 0 @31656 ]
"7526
[v _EPSTALL6 `Vb  1 e 0 @31664 ]
"7528
[v _EPSTALL7 `Vb  1 e 0 @31672 ]
"7530
[v _EPSTALL8 `Vb  1 e 0 @31680 ]
"7532
[v _EPSTALL9 `Vb  1 e 0 @31688 ]
"7534
[v _FERR `Vb  1 e 0 @32090 ]
"7536
[v _FLTS `Vb  1 e 0 @32410 ]
"7538
[v _FREE `Vb  1 e 0 @32052 ]
"7540
[v _FRM0 `Vb  1 e 0 @31536 ]
"7542
[v _FRM1 `Vb  1 e 0 @31537 ]
"7544
[v _FRM10 `Vb  1 e 0 @31546 ]
"7546
[v _FRM2 `Vb  1 e 0 @31538 ]
"7548
[v _FRM3 `Vb  1 e 0 @31539 ]
"7550
[v _FRM4 `Vb  1 e 0 @31540 ]
"7552
[v _FRM5 `Vb  1 e 0 @31541 ]
"7554
[v _FRM6 `Vb  1 e 0 @31542 ]
"7556
[v _FRM7 `Vb  1 e 0 @31543 ]
"7558
[v _FRM8 `Vb  1 e 0 @31544 ]
"7560
[v _FRM9 `Vb  1 e 0 @31545 ]
"7562
[v _FSEN `Vb  1 e 0 @31610 ]
"7564
[v _GCEN `Vb  1 e 0 @32303 ]
"7566
[v _GIE `Vb  1 e 0 @32663 ]
"7568
[v _GIEH `Vb  1 e 0 @32663 ]
"7570
[v _GIEL `Vb  1 e 0 @32662 ]
"7572
[v _GIE_GIEH `Vb  1 e 0 @32663 ]
"7574
[v _GO `Vb  1 e 0 @32273 ]
"7576
[v _GODONE `Vb  1 e 0 @32273 ]
"7578
[v _GO_DONE `Vb  1 e 0 @32273 ]
"7580
[v _GO_NOT_DONE `Vb  1 e 0 @32273 ]
"7582
[v _GO_nDONE `Vb  1 e 0 @32273 ]
"7584
[v _HLVDEN `Vb  1 e 0 @32404 ]
"7586
[v _HLVDIE `Vb  1 e 0 @32002 ]
"7588
[v _HLVDIF `Vb  1 e 0 @32010 ]
"7590
[v _HLVDIN `Vb  1 e 0 @31749 ]
"7592
[v _HLVDIP `Vb  1 e 0 @32018 ]
"7594
[v _HLVDL0 `Vb  1 e 0 @32400 ]
"7596
[v _HLVDL1 `Vb  1 e 0 @32401 ]
"7598
[v _HLVDL2 `Vb  1 e 0 @32402 ]
"7600
[v _HLVDL3 `Vb  1 e 0 @32403 ]
"7602
[v _I2C_DAT `Vb  1 e 0 @32317 ]
"7604
[v _I2C_READ `Vb  1 e 0 @32314 ]
"7606
[v _I2C_START `Vb  1 e 0 @32315 ]
"7608
[v _I2C_STOP `Vb  1 e 0 @32316 ]
"7610
[v _IDLEIE `Vb  1 e 0 @31564 ]
"7612
[v _IDLEIF `Vb  1 e 0 @31556 ]
"7614
[v _IDLEN `Vb  1 e 0 @32415 ]
"7616
[v _INT0 `Vb  1 e 0 @31752 ]
"7618
[v _INT0E `Vb  1 e 0 @32660 ]
"7620
[v _INT0F `Vb  1 e 0 @32657 ]
"7622
[v _INT0IE `Vb  1 e 0 @32660 ]
"7624
[v _INT0IF `Vb  1 e 0 @32657 ]
"7626
[v _INT1 `Vb  1 e 0 @31753 ]
"7628
[v _INT1E `Vb  1 e 0 @32643 ]
"7630
[v _INT1F `Vb  1 e 0 @32640 ]
"7632
[v _INT1IE `Vb  1 e 0 @32643 ]
"7634
[v _INT1IF `Vb  1 e 0 @32640 ]
"7636
[v _INT1IP `Vb  1 e 0 @32646 ]
"7638
[v _INT1P `Vb  1 e 0 @32646 ]
"7640
[v _INT2 `Vb  1 e 0 @31754 ]
"7642
[v _INT2E `Vb  1 e 0 @32644 ]
"7644
[v _INT2F `Vb  1 e 0 @32641 ]
"7646
[v _INT2IE `Vb  1 e 0 @32644 ]
"7648
[v _INT2IF `Vb  1 e 0 @32641 ]
"7650
[v _INT2IP `Vb  1 e 0 @32647 ]
"7652
[v _INT2P `Vb  1 e 0 @32647 ]
"7654
[v _INTEDG0 `Vb  1 e 0 @32654 ]
"7656
[v _INTEDG1 `Vb  1 e 0 @32653 ]
"7658
[v _INTEDG2 `Vb  1 e 0 @32652 ]
"7660
[v _INTSRC `Vb  1 e 0 @31967 ]
"7662
[v _IOFS `Vb  1 e 0 @32410 ]
"7664
[v _IPEN `Vb  1 e 0 @32391 ]
"7666
[v _IRCF0 `Vb  1 e 0 @32412 ]
"7668
[v _IRCF1 `Vb  1 e 0 @32413 ]
"7670
[v _IRCF2 `Vb  1 e 0 @32414 ]
"7672
[v _IRVST `Vb  1 e 0 @32405 ]
"7674
[v _IVRST `Vb  1 e 0 @32405 ]
"7676
[v _LA0 `Vb  1 e 0 @31816 ]
"7678
[v _LA1 `Vb  1 e 0 @31817 ]
"7680
[v _LA2 `Vb  1 e 0 @31818 ]
"7682
[v _LA3 `Vb  1 e 0 @31819 ]
"7684
[v _LA4 `Vb  1 e 0 @31820 ]
"7686
[v _LA5 `Vb  1 e 0 @31821 ]
"7688
[v _LA6 `Vb  1 e 0 @31822 ]
"7690
[v _LA7 `Vb  1 e 0 @31823 ]
"7692
[v _LATA0 `Vb  1 e 0 @31816 ]
"7694
[v _LATA1 `Vb  1 e 0 @31817 ]
"7696
[v _LATA2 `Vb  1 e 0 @31818 ]
"7698
[v _LATA3 `Vb  1 e 0 @31819 ]
"7700
[v _LATA4 `Vb  1 e 0 @31820 ]
"7702
[v _LATA5 `Vb  1 e 0 @31821 ]
"7704
[v _LATA6 `Vb  1 e 0 @31822 ]
"7706
[v _LATA7 `Vb  1 e 0 @31823 ]
"7708
[v _LATB0 `Vb  1 e 0 @31824 ]
"7710
[v _LATB1 `Vb  1 e 0 @31825 ]
"7712
[v _LATB2 `Vb  1 e 0 @31826 ]
"7714
[v _LATB3 `Vb  1 e 0 @31827 ]
"7716
[v _LATB4 `Vb  1 e 0 @31828 ]
"7718
[v _LATB5 `Vb  1 e 0 @31829 ]
"7720
[v _LATB6 `Vb  1 e 0 @31830 ]
"7722
[v _LATB7 `Vb  1 e 0 @31831 ]
"7724
[v _LATC0 `Vb  1 e 0 @31832 ]
"7726
[v _LATC1 `Vb  1 e 0 @31833 ]
"7728
[v _LATC2 `Vb  1 e 0 @31834 ]
"7730
[v _LATC6 `Vb  1 e 0 @31838 ]
"7732
[v _LATC7 `Vb  1 e 0 @31839 ]
"7734
[v _LATD0 `Vb  1 e 0 @31840 ]
"7736
[v _LATD1 `Vb  1 e 0 @31841 ]
"7738
[v _LATD2 `Vb  1 e 0 @31842 ]
"7740
[v _LATD3 `Vb  1 e 0 @31843 ]
"7742
[v _LATD4 `Vb  1 e 0 @31844 ]
"7744
[v _LATD5 `Vb  1 e 0 @31845 ]
"7746
[v _LATD6 `Vb  1 e 0 @31846 ]
"7748
[v _LATD7 `Vb  1 e 0 @31847 ]
"7750
[v _LATE0 `Vb  1 e 0 @31848 ]
"7752
[v _LATE1 `Vb  1 e 0 @31849 ]
"7754
[v _LATE2 `Vb  1 e 0 @31850 ]
"7756
[v _LB0 `Vb  1 e 0 @31824 ]
"7758
[v _LB1 `Vb  1 e 0 @31825 ]
"7760
[v _LB2 `Vb  1 e 0 @31826 ]
"7762
[v _LB3 `Vb  1 e 0 @31827 ]
"7764
[v _LB4 `Vb  1 e 0 @31828 ]
"7766
[v _LB5 `Vb  1 e 0 @31829 ]
"7768
[v _LB6 `Vb  1 e 0 @31830 ]
"7770
[v _LB7 `Vb  1 e 0 @31831 ]
"7772
[v _LC0 `Vb  1 e 0 @31832 ]
"7774
[v _LC1 `Vb  1 e 0 @31833 ]
"7776
[v _LC2 `Vb  1 e 0 @31834 ]
"7778
[v _LC3 `Vb  1 e 0 @31835 ]
"7780
[v _LC4 `Vb  1 e 0 @31836 ]
"7782
[v _LC5 `Vb  1 e 0 @31837 ]
"7784
[v _LC6 `Vb  1 e 0 @31838 ]
"7786
[v _LC7 `Vb  1 e 0 @31839 ]
"7788
[v _LD0 `Vb  1 e 0 @31840 ]
"7790
[v _LD1 `Vb  1 e 0 @31841 ]
"7792
[v _LD2 `Vb  1 e 0 @31842 ]
"7794
[v _LD3 `Vb  1 e 0 @31843 ]
"7796
[v _LD4 `Vb  1 e 0 @31844 ]
"7798
[v _LD5 `Vb  1 e 0 @31845 ]
"7800
[v _LD6 `Vb  1 e 0 @31846 ]
"7802
[v _LD7 `Vb  1 e 0 @31847 ]
"7804
[v _LE0 `Vb  1 e 0 @31848 ]
"7806
[v _LE1 `Vb  1 e 0 @31849 ]
"7808
[v _LE2 `Vb  1 e 0 @31850 ]
"7810
[v _LE3 `Vb  1 e 0 @31851 ]
"7812
[v _LE4 `Vb  1 e 0 @31852 ]
"7814
[v _LE5 `Vb  1 e 0 @31853 ]
"7816
[v _LE6 `Vb  1 e 0 @31854 ]
"7818
[v _LE7 `Vb  1 e 0 @31855 ]
"7820
[v _LVDEN `Vb  1 e 0 @32404 ]
"7822
[v _LVDIE `Vb  1 e 0 @32002 ]
"7824
[v _LVDIF `Vb  1 e 0 @32010 ]
"7826
[v _LVDIN `Vb  1 e 0 @31749 ]
"7828
[v _LVDIP `Vb  1 e 0 @32018 ]
"7830
[v _LVDL0 `Vb  1 e 0 @32400 ]
"7832
[v _LVDL1 `Vb  1 e 0 @32401 ]
"7834
[v _LVDL2 `Vb  1 e 0 @32402 ]
"7836
[v _LVDL3 `Vb  1 e 0 @32403 ]
"7838
[v _LVV0 `Vb  1 e 0 @32400 ]
"7840
[v _LVV1 `Vb  1 e 0 @32401 ]
"7842
[v _LVV2 `Vb  1 e 0 @32402 ]
"7844
[v _LVV3 `Vb  1 e 0 @32403 ]
"7846
[v _NEGATIVE `Vb  1 e 0 @32452 ]
"7848
[v _NOT_A `Vb  1 e 0 @32317 ]
"7850
[v _NOT_ADDRESS `Vb  1 e 0 @32317 ]
"7852
[v _NOT_BOR `Vb  1 e 0 @32384 ]
"7854
[v _NOT_DONE `Vb  1 e 0 @32273 ]
"7856
[v _NOT_IPEN `Vb  1 e 0 @32391 ]
"7858
[v _NOT_PD `Vb  1 e 0 @32386 ]
"7860
[v _NOT_POR `Vb  1 e 0 @32385 ]
"7862
[v _NOT_RBPU `Vb  1 e 0 @32655 ]
"7864
[v _NOT_RI `Vb  1 e 0 @32388 ]
"7866
[v _NOT_T1SYNC `Vb  1 e 0 @32362 ]
"7868
[v _NOT_T3SYNC `Vb  1 e 0 @32138 ]
"7870
[v _NOT_TO `Vb  1 e 0 @32387 ]
"7872
[v _NOT_W `Vb  1 e 0 @32314 ]
"7874
[v _NOT_WRITE `Vb  1 e 0 @32314 ]
"7876
[v _OERR `Vb  1 e 0 @32089 ]
"7878
[v _OESPP `Vb  1 e 0 @31778 ]
"7880
[v _OSC2 `Vb  1 e 0 @31750 ]
"7882
[v _OSCFIE `Vb  1 e 0 @32007 ]
"7884
[v _OSCFIF `Vb  1 e 0 @32015 ]
"7886
[v _OSCFIP `Vb  1 e 0 @32023 ]
"7888
[v _OSTS `Vb  1 e 0 @32411 ]
"7890
[v _OV `Vb  1 e 0 @32451 ]
"7892
[v _OVERFLOW `Vb  1 e 0 @32451 ]
"7894
[v _P1A `Vb  1 e 0 @31762 ]
"7896
[v _P1M0 `Vb  1 e 0 @32238 ]
"7898
[v _P1M1 `Vb  1 e 0 @32239 ]
"7900
[v _PA1 `Vb  1 e 0 @31762 ]
"7902
[v _PA2 `Vb  1 e 0 @31761 ]
"7904
[v _PA2E `Vb  1 e 0 @31783 ]
"7906
[v _PB1E `Vb  1 e 0 @31782 ]
"7908
[v _PB2 `Vb  1 e 0 @31778 ]
"7910
[v _PB3E `Vb  1 e 0 @31780 ]
"7912
[v _PC1E `Vb  1 e 0 @31781 ]
"7914
[v _PC2 `Vb  1 e 0 @31777 ]
"7916
[v _PC3E `Vb  1 e 0 @31779 ]
"7918
[v _PCFG0 `Vb  1 e 0 @32264 ]
"7920
[v _PCFG1 `Vb  1 e 0 @32265 ]
"7922
[v _PCFG2 `Vb  1 e 0 @32266 ]
"7924
[v _PCFG3 `Vb  1 e 0 @32267 ]
"7926
[v _PD `Vb  1 e 0 @32386 ]
"7928
[v _PD2 `Vb  1 e 0 @31776 ]
"7930
[v _PDC0 `Vb  1 e 0 @32184 ]
"7932
[v _PDC1 `Vb  1 e 0 @32185 ]
"7934
[v _PDC2 `Vb  1 e 0 @32186 ]
"7936
[v _PDC3 `Vb  1 e 0 @32187 ]
"7938
[v _PDC4 `Vb  1 e 0 @32188 ]
"7940
[v _PDC5 `Vb  1 e 0 @32189 ]
"7942
[v _PDC6 `Vb  1 e 0 @32190 ]
"7944
[v _PEIE `Vb  1 e 0 @32662 ]
"7946
[v _PEIE_GIEL `Vb  1 e 0 @32662 ]
"7948
[v _PEN `Vb  1 e 0 @32298 ]
"7950
[v _PGC `Vb  1 e 0 @31758 ]
"7952
[v _PGD `Vb  1 e 0 @31759 ]
"7954
[v _PGM `Vb  1 e 0 @31757 ]
"7956
[v _PIDEE `Vb  1 e 0 @31576 ]
"7958
[v _PIDEF `Vb  1 e 0 @31568 ]
"7960
[v _PKTDIS `Vb  1 e 0 @31596 ]
"7962
[v _POR `Vb  1 e 0 @32385 ]
"7964
[v _PPB0 `Vb  1 e 0 @31608 ]
"7966
[v _PPB1 `Vb  1 e 0 @31609 ]
"7968
[v _PPBI `Vb  1 e 0 @31585 ]
"7970
[v _PPBRST `Vb  1 e 0 @31598 ]
"7972
[v _PRSEN `Vb  1 e 0 @32191 ]
"7974
[v _PSA `Vb  1 e 0 @32427 ]
"7976
[v _PSPIE `Vb  1 e 0 @31983 ]
"7978
[v _PSPIF `Vb  1 e 0 @31991 ]
"7980
[v _PSPIP `Vb  1 e 0 @31999 ]
"7982
[v _PSSAC0 `Vb  1 e 0 @32178 ]
"7984
[v _PSSAC1 `Vb  1 e 0 @32179 ]
"7986
[v _PSSBD0 `Vb  1 e 0 @32176 ]
"7988
[v _PSSBD1 `Vb  1 e 0 @32177 ]
"7990
[v _RA0 `Vb  1 e 0 @31744 ]
"7992
[v _RA1 `Vb  1 e 0 @31745 ]
"7994
[v _RA2 `Vb  1 e 0 @31746 ]
"7996
[v _RA3 `Vb  1 e 0 @31747 ]
"7998
[v _RA4 `Vb  1 e 0 @31748 ]
"8000
[v _RA5 `Vb  1 e 0 @31749 ]
"8002
[v _RA6 `Vb  1 e 0 @31750 ]
"8004
[v _RA7 `Vb  1 e 0 @31751 ]
"8006
[v _RB0 `Vb  1 e 0 @31752 ]
"8008
[v _RB1 `Vb  1 e 0 @31753 ]
"8010
[v _RB2 `Vb  1 e 0 @31754 ]
"8012
[v _RB3 `Vb  1 e 0 @31755 ]
"8014
[v _RB4 `Vb  1 e 0 @31756 ]
"8016
[v _RB5 `Vb  1 e 0 @31757 ]
"8018
[v _RB6 `Vb  1 e 0 @31758 ]
"8020
[v _RB7 `Vb  1 e 0 @31759 ]
"8022
[v _RBIE `Vb  1 e 0 @32659 ]
"8024
[v _RBIF `Vb  1 e 0 @32656 ]
"8026
[v _RBIP `Vb  1 e 0 @32648 ]
"8028
[v _RBPU `Vb  1 e 0 @32655 ]
"8030
[v _RC0 `Vb  1 e 0 @31760 ]
"8032
[v _RC1 `Vb  1 e 0 @31761 ]
"8034
[v _RC1IE `Vb  1 e 0 @31981 ]
"8036
[v _RC1IF `Vb  1 e 0 @31989 ]
"8038
[v _RC1IP `Vb  1 e 0 @31997 ]
"8040
[v _RC2 `Vb  1 e 0 @31762 ]
"8042
[v _RC3 `Vb  1 e 0 @31763 ]
"8044
[v _RC4 `Vb  1 e 0 @31764 ]
"8046
[v _RC5 `Vb  1 e 0 @31765 ]
"8048
[v _RC6 `Vb  1 e 0 @31766 ]
"8050
[v _RC7 `Vb  1 e 0 @31767 ]
"8052
[v _RCEN `Vb  1 e 0 @32299 ]
"8054
[v _RCIDL `Vb  1 e 0 @32198 ]
"8056
[v _RCIE `Vb  1 e 0 @31981 ]
"8058
[v _RCIF `Vb  1 e 0 @31989 ]
"8060
[v _RCIP `Vb  1 e 0 @31997 ]
"8062
[v _RCMT `Vb  1 e 0 @32198 ]
"8064
[v _RD `Vb  1 e 0 @32048 ]
"8066
[v _RD0 `Vb  1 e 0 @31768 ]
"8068
[v _RD1 `Vb  1 e 0 @31769 ]
"8070
[v _RD163 `Vb  1 e 0 @32143 ]
"8072
[v _RD2 `Vb  1 e 0 @31770 ]
"8074
[v _RD3 `Vb  1 e 0 @31771 ]
"8076
[v _RD4 `Vb  1 e 0 @31772 ]
"8078
[v _RD5 `Vb  1 e 0 @31773 ]
"8080
[v _RD6 `Vb  1 e 0 @31774 ]
"8082
[v _RD7 `Vb  1 e 0 @31775 ]
"8084
[v _RDE `Vb  1 e 0 @31776 ]
"8086
[v _RDPU `Vb  1 e 0 @31783 ]
"8088
[v _RDSPP `Vb  1 e 0 @31527 ]
"8090
[v _RE0 `Vb  1 e 0 @31776 ]
"8092
[v _RE1 `Vb  1 e 0 @31777 ]
"8094
[v _RE2 `Vb  1 e 0 @31778 ]
"8096
[v _RE3 `Vb  1 e 0 @31779 ]
"8098
[v _RE4 `Vb  1 e 0 @31780 ]
"8100
[v _RE5 `Vb  1 e 0 @31781 ]
"8102
[v _RE6 `Vb  1 e 0 @31782 ]
"8104
[v _RE7 `Vb  1 e 0 @31783 ]
"8106
[v _READ_WRITE `Vb  1 e 0 @32314 ]
"8108
[v _RESUME `Vb  1 e 0 @31594 ]
"8110
[v _RI `Vb  1 e 0 @32388 ]
"8112
[v _RJPU `Vb  1 e 0 @31751 ]
"8114
[v _RSEN `Vb  1 e 0 @32297 ]
"8116
[v _RW `Vb  1 e 0 @32314 ]
"8118
[v _RX `Vb  1 e 0 @31767 ]
"8120
[v _RX9 `Vb  1 e 0 @32094 ]
"8122
[v _RX9D `Vb  1 e 0 @32088 ]
"8124
[v _RXCKP `Vb  1 e 0 @32197 ]
"8126
[v _RXDTP `Vb  1 e 0 @32197 ]
"8128
[v _R_NOT_W `Vb  1 e 0 @32314 ]
"8130
[v _R_W `Vb  1 e 0 @32314 ]
"8132
[v _R_nW `Vb  1 e 0 @32314 ]
"8134
[v _SBOREN `Vb  1 e 0 @32390 ]
"8136
[v _SCKP `Vb  1 e 0 @32196 ]
"8138
[v _SCS0 `Vb  1 e 0 @32408 ]
"8140
[v _SCS1 `Vb  1 e 0 @32409 ]
"8142
[v _SE0 `Vb  1 e 0 @31597 ]
"8144
[v _SEN `Vb  1 e 0 @32296 ]
"8146
[v _SENDB `Vb  1 e 0 @32099 ]
"8148
[v _SENDB1 `Vb  1 e 0 @32099 ]
"8150
[v _SMP `Vb  1 e 0 @32319 ]
"8152
[v _SOFIE `Vb  1 e 0 @31566 ]
"8154
[v _SOFIF `Vb  1 e 0 @31558 ]
"8156
[v _SOSCEN `Vb  1 e 0 @32363 ]
"8158
[v _SOSCEN3 `Vb  1 e 0 @32139 ]
"8160
[v _SPEN `Vb  1 e 0 @32095 ]
"8162
[v _SPP0 `Vb  1 e 0 @31768 ]
"8164
[v _SPP1 `Vb  1 e 0 @31769 ]
"8166
[v _SPP2 `Vb  1 e 0 @31770 ]
"8168
[v _SPP3 `Vb  1 e 0 @31771 ]
"8170
[v _SPP4 `Vb  1 e 0 @31772 ]
"8172
[v _SPP5 `Vb  1 e 0 @31773 ]
"8174
[v _SPP6 `Vb  1 e 0 @31774 ]
"8176
[v _SPP7 `Vb  1 e 0 @31775 ]
"8178
[v _SPPBUSY `Vb  1 e 0 @31524 ]
"8180
[v _SPPEN `Vb  1 e 0 @31528 ]
"8182
[v _SPPIE `Vb  1 e 0 @31983 ]
"8184
[v _SPPIF `Vb  1 e 0 @31991 ]
"8186
[v _SPPIP `Vb  1 e 0 @31999 ]
"8188
[v _SPPOWN `Vb  1 e 0 @31529 ]
"8190
[v _SREN `Vb  1 e 0 @32093 ]
"8192
[v _SRENA `Vb  1 e 0 @32093 ]
"8194
[v _SS2 `Vb  1 e 0 @31775 ]
"8196
[v _SSPEN `Vb  1 e 0 @32309 ]
"8198
[v _SSPIE `Vb  1 e 0 @31979 ]
"8200
[v _SSPIF `Vb  1 e 0 @31987 ]
"8202
[v _SSPIP `Vb  1 e 0 @31995 ]
"8204
[v _SSPM0 `Vb  1 e 0 @32304 ]
"8206
[v _SSPM1 `Vb  1 e 0 @32305 ]
"8208
[v _SSPM2 `Vb  1 e 0 @32306 ]
"8210
[v _SSPM3 `Vb  1 e 0 @32307 ]
"8212
[v _SSPOV `Vb  1 e 0 @32310 ]
"8214
[v _STALLIE `Vb  1 e 0 @31565 ]
"8216
[v _STALLIF `Vb  1 e 0 @31557 ]
"8218
[v _START `Vb  1 e 0 @32315 ]
"8220
[v _STKFUL `Vb  1 e 0 @32743 ]
"8222
[v _STKOVF `Vb  1 e 0 @32743 ]
"8224
[v _STKPTR0 `Vb  1 e 0 @32736 ]
"8226
[v _STKPTR1 `Vb  1 e 0 @32737 ]
"8228
[v _STKPTR2 `Vb  1 e 0 @32738 ]
"8230
[v _STKPTR3 `Vb  1 e 0 @32739 ]
"8232
[v _STKPTR4 `Vb  1 e 0 @32740 ]
"8234
[v _STKUNF `Vb  1 e 0 @32742 ]
"8236
[v _STOP `Vb  1 e 0 @32316 ]
"8238
[v _SUSPND `Vb  1 e 0 @31593 ]
"8240
[v _SWDTE `Vb  1 e 0 @32392 ]
"8242
[v _SWDTEN `Vb  1 e 0 @32392 ]
"8244
[v _SYNC `Vb  1 e 0 @32100 ]
"8246
[v _SYNC1 `Vb  1 e 0 @32100 ]
"8248
[v _T08BIT `Vb  1 e 0 @32430 ]
"8250
[v _T0CKI `Vb  1 e 0 @31748 ]
"8252
[v _T0CS `Vb  1 e 0 @32429 ]
"8254
[v _T0IE `Vb  1 e 0 @32661 ]
"8256
[v _T0IF `Vb  1 e 0 @32658 ]
"8258
[v _T0IP `Vb  1 e 0 @32650 ]
"8260
[v _T0PS0 `Vb  1 e 0 @32424 ]
"8262
[v _T0PS1 `Vb  1 e 0 @32425 ]
"8264
[v _T0PS2 `Vb  1 e 0 @32426 ]
"8266
[v _T0SE `Vb  1 e 0 @32428 ]
"8268
[v _T13CKI `Vb  1 e 0 @31760 ]
"8270
[v _T1CKPS0 `Vb  1 e 0 @32364 ]
"8272
[v _T1CKPS1 `Vb  1 e 0 @32365 ]
"8274
[v _T1OSCEN `Vb  1 e 0 @32363 ]
"8276
[v _T1OSI `Vb  1 e 0 @31761 ]
"8278
[v _T1OSO `Vb  1 e 0 @31760 ]
"8280
[v _T1RD16 `Vb  1 e 0 @32367 ]
"8282
[v _T1RUN `Vb  1 e 0 @32366 ]
"8284
[v _T1SYNC `Vb  1 e 0 @32362 ]
"8286
[v _T2CKPS0 `Vb  1 e 0 @32336 ]
"8288
[v _T2CKPS1 `Vb  1 e 0 @32337 ]
"8290
[v _T2OUTPS0 `Vb  1 e 0 @32339 ]
"8292
[v _T2OUTPS1 `Vb  1 e 0 @32340 ]
"8294
[v _T2OUTPS2 `Vb  1 e 0 @32341 ]
"8296
[v _T2OUTPS3 `Vb  1 e 0 @32342 ]
"8298
[v _T3CCP1 `Vb  1 e 0 @32139 ]
"8300
[v _T3CCP2 `Vb  1 e 0 @32142 ]
"8302
[v _T3CKPS0 `Vb  1 e 0 @32140 ]
"8304
[v _T3CKPS1 `Vb  1 e 0 @32141 ]
"8306
[v _T3NSYNC `Vb  1 e 0 @32138 ]
"8308
[v _T3RD16 `Vb  1 e 0 @32143 ]
"8310
[v _T3SYNC `Vb  1 e 0 @32138 ]
"8312
[v _TMR0IE `Vb  1 e 0 @32661 ]
"8314
[v _TMR0IF `Vb  1 e 0 @32658 ]
"8316
[v _TMR0IP `Vb  1 e 0 @32650 ]
"8318
[v _TMR0ON `Vb  1 e 0 @32431 ]
"8320
[v _TMR1CS `Vb  1 e 0 @32361 ]
"8322
[v _TMR1IE `Vb  1 e 0 @31976 ]
"8324
[v _TMR1IF `Vb  1 e 0 @31984 ]
"8326
[v _TMR1IP `Vb  1 e 0 @31992 ]
"8328
[v _TMR1ON `Vb  1 e 0 @32360 ]
"8330
[v _TMR2IE `Vb  1 e 0 @31977 ]
"8332
[v _TMR2IF `Vb  1 e 0 @31985 ]
"8334
[v _TMR2IP `Vb  1 e 0 @31993 ]
"8336
[v _TMR2ON `Vb  1 e 0 @32338 ]
"8338
[v _TMR3CS `Vb  1 e 0 @32137 ]
"8340
[v _TMR3IE `Vb  1 e 0 @32001 ]
"8342
[v _TMR3IF `Vb  1 e 0 @32009 ]
"8344
[v _TMR3IP `Vb  1 e 0 @32017 ]
"8346
[v _TMR3ON `Vb  1 e 0 @32136 ]
"8348
[v _TO `Vb  1 e 0 @32387 ]
"8350
[v _TOUTPS0 `Vb  1 e 0 @32339 ]
"8352
[v _TOUTPS1 `Vb  1 e 0 @32340 ]
"8354
[v _TOUTPS2 `Vb  1 e 0 @32341 ]
"8356
[v _TOUTPS3 `Vb  1 e 0 @32342 ]
"8358
[v _TRISA0 `Vb  1 e 0 @31888 ]
"8360
[v _TRISA1 `Vb  1 e 0 @31889 ]
"8362
[v _TRISA2 `Vb  1 e 0 @31890 ]
"8364
[v _TRISA3 `Vb  1 e 0 @31891 ]
"8366
[v _TRISA4 `Vb  1 e 0 @31892 ]
"8368
[v _TRISA5 `Vb  1 e 0 @31893 ]
"8370
[v _TRISA6 `Vb  1 e 0 @31894 ]
"8372
[v _TRISB0 `Vb  1 e 0 @31896 ]
"8374
[v _TRISB1 `Vb  1 e 0 @31897 ]
"8376
[v _TRISB2 `Vb  1 e 0 @31898 ]
"8378
[v _TRISB3 `Vb  1 e 0 @31899 ]
"8380
[v _TRISB4 `Vb  1 e 0 @31900 ]
"8382
[v _TRISB5 `Vb  1 e 0 @31901 ]
"8384
[v _TRISB6 `Vb  1 e 0 @31902 ]
"8386
[v _TRISB7 `Vb  1 e 0 @31903 ]
"8388
[v _TRISC0 `Vb  1 e 0 @31904 ]
"8390
[v _TRISC1 `Vb  1 e 0 @31905 ]
"8392
[v _TRISC2 `Vb  1 e 0 @31906 ]
"8394
[v _TRISC3 `Vb  1 e 0 @31907 ]
"8396
[v _TRISC6 `Vb  1 e 0 @31910 ]
"8398
[v _TRISC7 `Vb  1 e 0 @31911 ]
"8400
[v _TRISD0 `Vb  1 e 0 @31912 ]
"8402
[v _TRISD1 `Vb  1 e 0 @31913 ]
"8404
[v _TRISD2 `Vb  1 e 0 @31914 ]
"8406
[v _TRISD3 `Vb  1 e 0 @31915 ]
"8408
[v _TRISD4 `Vb  1 e 0 @31916 ]
"8410
[v _TRISD5 `Vb  1 e 0 @31917 ]
"8412
[v _TRISD6 `Vb  1 e 0 @31918 ]
"8414
[v _TRISD7 `Vb  1 e 0 @31919 ]
"8416
[v _TRISE0 `Vb  1 e 0 @31920 ]
"8418
[v _TRISE1 `Vb  1 e 0 @31921 ]
"8420
[v _TRISE2 `Vb  1 e 0 @31922 ]
"8422
[v _TRMT `Vb  1 e 0 @32097 ]
"8424
[v _TRMT1 `Vb  1 e 0 @32097 ]
"8426
[v _TRNIE `Vb  1 e 0 @31563 ]
"8428
[v _TRNIF `Vb  1 e 0 @31555 ]
"8430
[v _TUN0 `Vb  1 e 0 @31960 ]
"8432
[v _TUN1 `Vb  1 e 0 @31961 ]
"8434
[v _TUN2 `Vb  1 e 0 @31962 ]
"8436
[v _TUN3 `Vb  1 e 0 @31963 ]
"8438
[v _TUN4 `Vb  1 e 0 @31964 ]
"8440
[v _TX `Vb  1 e 0 @31766 ]
"8442
[v _TX1IE `Vb  1 e 0 @31980 ]
"8444
[v _TX1IF `Vb  1 e 0 @31988 ]
"8446
[v _TX1IP `Vb  1 e 0 @31996 ]
"8448
[v _TX9 `Vb  1 e 0 @32102 ]
"8450
[v _TX91 `Vb  1 e 0 @32102 ]
"8452
[v _TX9D `Vb  1 e 0 @32096 ]
"8454
[v _TX9D1 `Vb  1 e 0 @32096 ]
"8456
[v _TXCKP `Vb  1 e 0 @32196 ]
"8458
[v _TXEN `Vb  1 e 0 @32101 ]
"8460
[v _TXEN1 `Vb  1 e 0 @32101 ]
"8462
[v _TXIE `Vb  1 e 0 @31980 ]
"8464
[v _TXIF `Vb  1 e 0 @31988 ]
"8466
[v _TXIP `Vb  1 e 0 @31996 ]
"8468
[v _UA `Vb  1 e 0 @32313 ]
"8470
[v _UERRIE `Vb  1 e 0 @31561 ]
"8472
[v _UERRIF `Vb  1 e 0 @31553 ]
"8474
[v _ULPWUIN `Vb  1 e 0 @31744 ]
"8476
[v _UOEMON `Vb  1 e 0 @31614 ]
"8478
[v _UPP0 `Vb  1 e 0 @31608 ]
"8480
[v _UPP1 `Vb  1 e 0 @31609 ]
"8482
[v _UPUEN `Vb  1 e 0 @31612 ]
"8484
[v _URSTIE `Vb  1 e 0 @31560 ]
"8486
[v _URSTIF `Vb  1 e 0 @31552 ]
"8488
[v _USBEN `Vb  1 e 0 @31595 ]
"8490
[v _USBIE `Vb  1 e 0 @32005 ]
"8492
[v _USBIF `Vb  1 e 0 @32013 ]
"8494
[v _USBIP `Vb  1 e 0 @32021 ]
"8496
[v _UTEYE `Vb  1 e 0 @31615 ]
"8498
[v _UTRDIS `Vb  1 e 0 @31611 ]
"8500
[v _VCFG0 `Vb  1 e 0 @32268 ]
"8502
[v _VCFG01 `Vb  1 e 0 @32268 ]
"8504
[v _VCFG1 `Vb  1 e 0 @32269 ]
"8506
[v _VCFG11 `Vb  1 e 0 @32269 ]
"8508
[v _VDIRMAG `Vb  1 e 0 @32407 ]
"8510
[v _VREFM `Vb  1 e 0 @31746 ]
"8512
[v _VREFP `Vb  1 e 0 @31747 ]
"8514
[v _W4E `Vb  1 e 0 @32193 ]
"8516
[v _WCOL `Vb  1 e 0 @32311 ]
"8518
[v _WR `Vb  1 e 0 @32049 ]
"8520
[v _WRE `Vb  1 e 0 @31777 ]
"8522
[v _WREN `Vb  1 e 0 @32050 ]
"8524
[v _WRERR `Vb  1 e 0 @32051 ]
"8526
[v _WRSPP `Vb  1 e 0 @31526 ]
"8528
[v _WS0 `Vb  1 e 0 @31512 ]
"8530
[v _WS1 `Vb  1 e 0 @31513 ]
"8532
[v _WS2 `Vb  1 e 0 @31514 ]
"8534
[v _WS3 `Vb  1 e 0 @31515 ]
"8536
[v _WUE `Vb  1 e 0 @32193 ]
"8538
[v _ZERO `Vb  1 e 0 @32450 ]
"8540
[v _nA `Vb  1 e 0 @32317 ]
"8542
[v _nADDRESS `Vb  1 e 0 @32317 ]
"8544
[v _nBOR `Vb  1 e 0 @32384 ]
"8546
[v _nDONE `Vb  1 e 0 @32273 ]
"8548
[v _nIPEN `Vb  1 e 0 @32391 ]
"8550
[v _nPD `Vb  1 e 0 @32386 ]
"8552
[v _nPOR `Vb  1 e 0 @32385 ]
"8554
[v _nRBPU `Vb  1 e 0 @32655 ]
"8556
[v _nRI `Vb  1 e 0 @32388 ]
"8558
[v _nT1SYNC `Vb  1 e 0 @32362 ]
"8560
[v _nT3SYNC `Vb  1 e 0 @32138 ]
"8562
[v _nTO `Vb  1 e 0 @32387 ]
"8564
[v _nW `Vb  1 e 0 @32314 ]
"8566
[v _nWRITE `Vb  1 e 0 @32314 ]
"3 /opt/microchip/xc8/v1.01/sources/errno.c
[v _errno `i  1 e 2 0 ]
[s S5324 . 1 `uc 1 Cap1OVF 1 0 :1:0 
`uc 1 Cap2OVF 1 0 :1:1 
]
"10 plib/CCP/cap18def.c
[u S5327 capstatus 1 `S5324 1 . 1 0 `uc 1 . 1 0 :8:0 
]
[v _CapStatus `S5327  1 e 1 0 ]
[s S5336 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
"5 plib/USART/udefs.c
[u S5342 USART 1 `uc 1 val 1 0 `S5336 1 . 1 0 ]
[v _USART_Status `S5342  1 e 1 0 ]
[s S5353 . 1 `uc 1 atFrontLeftEdge 1 0 :1:0 
`uc 1 atFrontRightEdge 1 0 :1:1 
`uc 1 atBackLeftEdge 1 0 :1:2 
`uc 1 atBackRightEdge 1 0 :1:3 
`uc 1 state 1 0 :2:4 
`uc 1 first_time 1 0 :1:6 
`uc 1 searchClockwise 1 0 :1:7 
]
"151 thor.h
[v _Sumo `VS5353  1 e 1 0 ]
"153
[v _mEdgeFrontLeftThreshold `i  1 e 2 0 ]
"154
[v _mEdgeFrontRightThreshold `i  1 e 2 0 ]
"155
[v _mEdgeBackLeftThreshold `i  1 e 2 0 ]
"156
[v _mEdgeBackRightThreshold `i  1 e 2 0 ]
"157
[v _mTargetThreshold `i  1 e 2 0 ]
"158
[v _mAttackThreshold `i  1 e 2 0 ]
"166
[v _rangeDifference `i  1 e 2 0 ]
"167
[v _rangeAverage `i  1 e 2 0 ]
"4 main.c
[v _main `(v  1 e 0 0 ]
{
"108
} 0
"111
[v _init_sumo `(v  1 e 0 0 ]
{
"139
} 0
"234
[v _wait_5s `(v  1 e 0 0 ]
{
"256
[v wait_5s@t `i  1 a 2 3 ]
"262
} 0
"183
[v _get_sensors `(v  1 e 0 0 ]
{
[s S5403 . 2 `uc 1 LB 1 0 `uc 1 HB 1 1 ]
"185
[s S5406 . 2 `uc 1 b0 1 0 :1:0 
`uc 1 b1 1 0 :1:1 
`uc 1 b2 1 0 :1:2 
`uc 1 b3 1 0 :1:3 
`uc 1 b4 1 0 :1:4 
`uc 1 b5 1 0 :1:5 
`uc 1 b6 1 0 :1:6 
`uc 1 b7 1 0 :1:7 
`uc 1 b8 1 1 :1:0 
`uc 1 b9 1 1 :1:1 
`uc 1 b10 1 1 :1:2 
`uc 1 b11 1 1 :1:3 
`uc 1 b12 1 1 :1:4 
`uc 1 b13 1 1 :1:5 
`uc 1 b14 1 1 :1:6 
`uc 1 b15 1 1 :1:7 
]
[u S5423 . 2 `us 1 Val 2 0 `[2]uc 1 v 2 0 `S5403 1 byte 2 0 `S5406 1 bits 2 0 ]
[v get_sensors@mRightRange `S5423  1 a 2 19 ]
[v get_sensors@mLeftRange `S5423  1 a 2 17 ]
[v get_sensors@mBackRightLine `S5423  1 a 2 15 ]
[v get_sensors@mBackLeftLine `S5423  1 a 2 13 ]
[v get_sensors@mFrontRightLine `S5423  1 a 2 11 ]
[v get_sensors@mFrontLeftLine `S5423  1 a 2 9 ]
[v get_sensors@mCenterRange `S5423  1 a 2 7 ]
"184
[v get_sensors@i `uc  1 a 1 21 ]
"231
} 0
"142
[v _sumo_move `(v  1 e 0 0 ]
{
[v sumo_move@direction `uc  1 p 1 0 ]
"171
} 0
"9 ../common/d10ktcyx.c
[v _Delay10KTCYx `(v  1 e 0 0 ]
{
[v Delay10KTCYx@unit `uc  1 p 1 0 ]
"13
} 0
"71 plib/ADC/adcopen.c
[v _OpenADC `(v  1 e 0 0 ]
{
[v OpenADC@config `uc  1 p 1 0 ]
[v OpenADC@config2 `uc  1 p 1 1 ]
[v OpenADC@portconfig `uc  1 p 1 2 ]
"89
} 0
"174 main.c
[v _read_a2d `(i  1 e 2 0 ]
{
[v read_a2d@channel `uc  1 p 1 2 ]
"180
} 0
"9 ../common/d10tcyx.c
[v _Delay10TCYx `(v  1 e 0 0 ]
{
[v Delay10TCYx@unit `uc  1 p 1 0 ]
"13
} 0
"27 plib/ADC/adcbusy.c
[v _BusyADC `(uc  1 e 1 0 ]
{
"29
} 0
"25 plib/ADC/adcread.c
[v _ReadADC `(i  1 e 2 0 ]
{
"27
} 0
