// Seed: 2723615514
module module_0 (
    input wand id_0,
    output wor id_1,
    input tri0 id_2,
    input tri1 id_3,
    input wor id_4,
    input wor id_5,
    input supply1 id_6,
    input tri1 id_7,
    output wire id_8,
    output wire id_9,
    input uwire id_10,
    output wand id_11,
    input wire id_12,
    input wire id_13,
    output tri id_14,
    input supply1 id_15,
    output tri0 id_16,
    output supply0 id_17,
    input tri id_18,
    input wor id_19,
    input wire id_20
);
  wire id_22;
  wor  id_23 = 1 != id_18;
  id_24(
      .id_0(1),
      .id_1(1),
      .id_2(1'b0),
      .id_3(1),
      .id_4(id_13),
      .id_5(1),
      .id_6(1'b0),
      .id_7(id_22),
      .id_8(id_6 != 1'b0),
      .id_9(1'b0 ? id_2 : 1),
      .id_10(1),
      .id_11(id_20)
  );
endmodule
module module_1 (
    input  tri1  id_0,
    output tri1  id_1,
    output wor   id_2,
    output uwire id_3,
    output tri1  id_4
);
  assign id_2 = id_0;
  module_0(
      id_0,
      id_3,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_3,
      id_4,
      id_0,
      id_1,
      id_0,
      id_0,
      id_3,
      id_0,
      id_3,
      id_3,
      id_0,
      id_0,
      id_0
  );
  wire id_6;
endmodule
