<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Jun  5 23:37:49 2018" VIVADOVERSION="2017.4">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="design_2" PACKAGE="clg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="15" NAME="fix_num_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_fix_num_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xlconcat_0" PORT="In0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="point_position_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_point_position_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xlconcat_0" PORT="In2"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_0" SIGIS="clk" SIGNAME="External_Ports_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="myrom5bit_1" PORT="clk"/>
        <CONNECTION INSTANCE="myrom4bit_4" PORT="clk"/>
        <CONNECTION INSTANCE="myrom4bit_5" PORT="clk"/>
        <CONNECTION INSTANCE="myrom4bit_6" PORT="clk"/>
        <CONNECTION INSTANCE="myrom4bit_7" PORT="clk"/>
        <CONNECTION INSTANCE="fix_shift_0" PORT="clk"/>
        <CONNECTION INSTANCE="multiply32_32_1" PORT="clk"/>
        <CONNECTION INSTANCE="multiply32_32_0" PORT="clk"/>
        <CONNECTION INSTANCE="multiply32_32_3" PORT="clk"/>
        <CONNECTION INSTANCE="multiply32_32_2" PORT="clk"/>
        <CONNECTION INSTANCE="reg5_0" PORT="clk"/>
        <CONNECTION INSTANCE="reg5_1" PORT="clk"/>
        <CONNECTION INSTANCE="summary_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst_n_0" SIGIS="rst" SIGNAME="External_Ports_rst_n_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="myrom5bit_1" PORT="rst_n"/>
        <CONNECTION INSTANCE="myrom4bit_4" PORT="rst_n"/>
        <CONNECTION INSTANCE="myrom4bit_5" PORT="rst_n"/>
        <CONNECTION INSTANCE="myrom4bit_6" PORT="rst_n"/>
        <CONNECTION INSTANCE="myrom4bit_7" PORT="rst_n"/>
        <CONNECTION INSTANCE="fix_shift_0" PORT="rst"/>
        <CONNECTION INSTANCE="not_gate_0" PORT="a"/>
        <CONNECTION INSTANCE="reg5_0" PORT="rst"/>
        <CONNECTION INSTANCE="reg5_1" PORT="rst"/>
        <CONNECTION INSTANCE="summary_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="en_0" SIGIS="undef" SIGNAME="External_Ports_en_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="summary_0" PORT="en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="sum_0" RIGHT="0" SIGIS="undef" SIGNAME="summary_0_sum">
      <CONNECTIONS>
        <CONNECTION INSTANCE="summary_0" PORT="sum"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="P_0" RIGHT="0" SIGIS="data" SIGNAME="myslice_3_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="myslice_3" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE FULLNAME="/fix_shift_0" HWVERSION="1.0" INSTANCE="fix_shift_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fix_shift" VLNV="xilinx.com:module_ref:fix_shift:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_2_fix_shift_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="input_data" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="befor_point" RIGHT="0" SIGIS="undef" SIGNAME="fix_shift_0_befor_point">
          <CONNECTIONS>
            <CONNECTION INSTANCE="myrom5bit_1" PORT="cur_substrate_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="after_point_0" RIGHT="0" SIGIS="undef" SIGNAME="fix_shift_0_after_point_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="myrom4bit_4" PORT="cur_substrate_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="after_point_1" RIGHT="0" SIGIS="undef" SIGNAME="fix_shift_0_after_point_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="myrom4bit_5" PORT="cur_substrate_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="after_point_2" RIGHT="0" SIGIS="undef" SIGNAME="fix_shift_0_after_point_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="myrom4bit_6" PORT="cur_substrate_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="after_point_3" RIGHT="0" SIGIS="undef" SIGNAME="fix_shift_0_after_point_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="myrom4bit_7" PORT="cur_substrate_N"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/multiply32_32_0" HWVERSION="1.0" INSTANCE="multiply32_32_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="multiply32_32" VLNV="xilinx.com:user:multiply32_32:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_2_multiply32_32_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="dataA" RIGHT="0" SIGIS="undef" SIGNAME="myrom4bit_4_cur_result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="myrom4bit_4" PORT="cur_result"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dataB" RIGHT="0" SIGIS="undef" SIGNAME="myrom4bit_5_cur_result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="myrom4bit_5" PORT="cur_result"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="not_gate_0_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="not_gate_0" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="outdata" RIGHT="0" SIGIS="undef" SIGNAME="multiply32_32_0_outdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="myslice_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/multiply32_32_1" HWVERSION="1.0" INSTANCE="multiply32_32_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="multiply32_32" VLNV="xilinx.com:user:multiply32_32:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_2_multiply32_32_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="dataA" RIGHT="0" SIGIS="undef" SIGNAME="myrom4bit_6_cur_result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="myrom4bit_6" PORT="cur_result"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dataB" RIGHT="0" SIGIS="undef" SIGNAME="myrom4bit_7_cur_result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="myrom4bit_7" PORT="cur_result"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="not_gate_0_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="not_gate_0" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="outdata" RIGHT="0" SIGIS="undef" SIGNAME="multiply32_32_1_outdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="myslice_1" PORT="din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/multiply32_32_2" HWVERSION="1.0" INSTANCE="multiply32_32_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="multiply32_32" VLNV="xilinx.com:user:multiply32_32:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_2_multiply32_32_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="dataA" RIGHT="0" SIGIS="undef" SIGNAME="myslice_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="myslice_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dataB" RIGHT="0" SIGIS="undef" SIGNAME="reg5_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg5_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="not_gate_0_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="not_gate_0" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="outdata" RIGHT="0" SIGIS="undef" SIGNAME="multiply32_32_2_outdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="myslice_3" PORT="din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/multiply32_32_3" HWVERSION="1.0" INSTANCE="multiply32_32_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="multiply32_32" VLNV="xilinx.com:user:multiply32_32:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_2_multiply32_32_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="dataA" RIGHT="0" SIGIS="undef" SIGNAME="myslice_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="myslice_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dataB" RIGHT="0" SIGIS="undef" SIGNAME="myslice_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="myslice_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="not_gate_0_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="not_gate_0" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="outdata" RIGHT="0" SIGIS="undef" SIGNAME="multiply32_32_3_outdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="myslice_2" PORT="din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/myrom4bit_4" HWVERSION="1.0" INSTANCE="myrom4bit_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="myrom4bit" VLNV="xilinx.com:module_ref:myrom4bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="RESULT_00" VALUE="0x80000000"/>
        <PARAMETER NAME="RESULT_01" VALUE="0x783eafef"/>
        <PARAMETER NAME="RESULT_02" VALUE="0x70f5a893"/>
        <PARAMETER NAME="RESULT_03" VALUE="0x6a1da04b"/>
        <PARAMETER NAME="RESULT_04" VALUE="0x63afbe7a"/>
        <PARAMETER NAME="RESULT_05" VALUE="0x5da594b7"/>
        <PARAMETER NAME="RESULT_06" VALUE="0x57f91857"/>
        <PARAMETER NAME="RESULT_07" VALUE="0x52a49c64"/>
        <PARAMETER NAME="RESULT_08" VALUE="0x4da2cbf1"/>
        <PARAMETER NAME="RESULT_09" VALUE="0x48eea4c3"/>
        <PARAMETER NAME="RESULT_10" VALUE="0x4483724d"/>
        <PARAMETER NAME="RESULT_11" VALUE="0x405cc8ff"/>
        <PARAMETER NAME="RESULT_12" VALUE="0x3c7681d7"/>
        <PARAMETER NAME="RESULT_13" VALUE="0x38ccb63c"/>
        <PARAMETER NAME="RESULT_14" VALUE="0x355bbc12"/>
        <PARAMETER NAME="RESULT_15" VALUE="0x32202217"/>
        <PARAMETER NAME="Component_Name" VALUE="design_2_myrom4bit_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="cur_substrate_N" RIGHT="0" SIGIS="undef" SIGNAME="fix_shift_0_after_point_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fix_shift_0" PORT="after_point_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" SIGIS="rst" SIGNAME="External_Ports_rst_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="cur_result" RIGHT="0" SIGIS="undef" SIGNAME="myrom4bit_4_cur_result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multiply32_32_0" PORT="dataA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/myrom4bit_5" HWVERSION="1.0" INSTANCE="myrom4bit_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="myrom4bit" VLNV="xilinx.com:module_ref:myrom4bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="RESULT_00" VALUE="0x80000000"/>
        <PARAMETER NAME="RESULT_01" VALUE="0x7f803fea"/>
        <PARAMETER NAME="RESULT_02" VALUE="0x7f00ff55"/>
        <PARAMETER NAME="RESULT_03" VALUE="0x7e823dc1"/>
        <PARAMETER NAME="RESULT_04" VALUE="0x7e03faaf"/>
        <PARAMETER NAME="RESULT_05" VALUE="0x7d8635a2"/>
        <PARAMETER NAME="RESULT_06" VALUE="0x7d08ee1a"/>
        <PARAMETER NAME="RESULT_07" VALUE="0x7c8c239c"/>
        <PARAMETER NAME="RESULT_08" VALUE="0x7c0fd5aa"/>
        <PARAMETER NAME="RESULT_09" VALUE="0x7b9403c7"/>
        <PARAMETER NAME="RESULT_10" VALUE="0x7b18ad79"/>
        <PARAMETER NAME="RESULT_11" VALUE="0x7a9dd243"/>
        <PARAMETER NAME="RESULT_12" VALUE="0x7a2371ab"/>
        <PARAMETER NAME="RESULT_13" VALUE="0x79a98b37"/>
        <PARAMETER NAME="RESULT_14" VALUE="0x79301e6c"/>
        <PARAMETER NAME="RESULT_15" VALUE="0x78b72ad2"/>
        <PARAMETER NAME="Component_Name" VALUE="design_2_myrom4bit_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="cur_substrate_N" RIGHT="0" SIGIS="undef" SIGNAME="fix_shift_0_after_point_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fix_shift_0" PORT="after_point_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" SIGIS="rst" SIGNAME="External_Ports_rst_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="cur_result" RIGHT="0" SIGIS="undef" SIGNAME="myrom4bit_5_cur_result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multiply32_32_0" PORT="dataB"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/myrom4bit_6" HWVERSION="1.0" INSTANCE="myrom4bit_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="myrom4bit" VLNV="xilinx.com:module_ref:myrom4bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="RESULT_00" VALUE="0x80000000"/>
        <PARAMETER NAME="RESULT_01" VALUE="0x7ff8003f"/>
        <PARAMETER NAME="RESULT_02" VALUE="0x7ff000ff"/>
        <PARAMETER NAME="RESULT_03" VALUE="0x7fe8023f"/>
        <PARAMETER NAME="RESULT_04" VALUE="0x7fe003ff"/>
        <PARAMETER NAME="RESULT_05" VALUE="0x7fd8063f"/>
        <PARAMETER NAME="RESULT_06" VALUE="0x7fd008fe"/>
        <PARAMETER NAME="RESULT_07" VALUE="0x7fc80c3e"/>
        <PARAMETER NAME="RESULT_08" VALUE="0x7fc00ffd"/>
        <PARAMETER NAME="RESULT_09" VALUE="0x7fb8143c"/>
        <PARAMETER NAME="RESULT_10" VALUE="0x7fb018fa"/>
        <PARAMETER NAME="RESULT_11" VALUE="0x7fa81e39"/>
        <PARAMETER NAME="RESULT_12" VALUE="0x7fa023f7"/>
        <PARAMETER NAME="RESULT_13" VALUE="0x7f982a34"/>
        <PARAMETER NAME="RESULT_14" VALUE="0x7f9030f1"/>
        <PARAMETER NAME="RESULT_15" VALUE="0x7f88382e"/>
        <PARAMETER NAME="Component_Name" VALUE="design_2_myrom4bit_2_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="cur_substrate_N" RIGHT="0" SIGIS="undef" SIGNAME="fix_shift_0_after_point_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fix_shift_0" PORT="after_point_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" SIGIS="rst" SIGNAME="External_Ports_rst_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="cur_result" RIGHT="0" SIGIS="undef" SIGNAME="myrom4bit_6_cur_result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multiply32_32_1" PORT="dataA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/myrom4bit_7" HWVERSION="1.0" INSTANCE="myrom4bit_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="myrom4bit" VLNV="xilinx.com:module_ref:myrom4bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="RESULT_00" VALUE="0x80000000"/>
        <PARAMETER NAME="RESULT_01" VALUE="0x7fff8000"/>
        <PARAMETER NAME="RESULT_02" VALUE="0x7fff0000"/>
        <PARAMETER NAME="RESULT_03" VALUE="0x7ffe8002"/>
        <PARAMETER NAME="RESULT_04" VALUE="0x7ffe0003"/>
        <PARAMETER NAME="RESULT_05" VALUE="0x7ffd8006"/>
        <PARAMETER NAME="RESULT_06" VALUE="0x7ffd0008"/>
        <PARAMETER NAME="RESULT_07" VALUE="0x7ffc800c"/>
        <PARAMETER NAME="RESULT_08" VALUE="0x7ffc000f"/>
        <PARAMETER NAME="RESULT_09" VALUE="0x7ffb8014"/>
        <PARAMETER NAME="RESULT_10" VALUE="0x7ffb0018"/>
        <PARAMETER NAME="RESULT_11" VALUE="0x7ffa801e"/>
        <PARAMETER NAME="RESULT_12" VALUE="0x7ffa0023"/>
        <PARAMETER NAME="RESULT_13" VALUE="0x7ff9802a"/>
        <PARAMETER NAME="RESULT_14" VALUE="0x7ff90030"/>
        <PARAMETER NAME="RESULT_15" VALUE="0x7ff88038"/>
        <PARAMETER NAME="Component_Name" VALUE="design_2_myrom4bit_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="cur_substrate_N" RIGHT="0" SIGIS="undef" SIGNAME="fix_shift_0_after_point_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fix_shift_0" PORT="after_point_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" SIGIS="rst" SIGNAME="External_Ports_rst_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="cur_result" RIGHT="0" SIGIS="undef" SIGNAME="myrom4bit_7_cur_result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multiply32_32_1" PORT="dataB"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/myrom5bit_1" HWVERSION="1.0" INSTANCE="myrom5bit_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="myrom5bit" VLNV="xilinx.com:module_ref:myrom5bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="RESULT_00" VALUE="0x80000000"/>
        <PARAMETER NAME="RESULT_01" VALUE="0x2f16ac6c"/>
        <PARAMETER NAME="RESULT_02" VALUE="0x1152aaa3"/>
        <PARAMETER NAME="RESULT_03" VALUE="0x065F6C33"/>
        <PARAMETER NAME="RESULT_04" VALUE="0x02582AB7"/>
        <PARAMETER NAME="RESULT_05" VALUE="0x00DCC9FF"/>
        <PARAMETER NAME="RESULT_06" VALUE="0x00513947"/>
        <PARAMETER NAME="RESULT_07" VALUE="0x001DE16B"/>
        <PARAMETER NAME="RESULT_08" VALUE="0x000AFE10"/>
        <PARAMETER NAME="RESULT_09" VALUE="0x00040B3C"/>
        <PARAMETER NAME="RESULT_10" VALUE="0x00017CD7"/>
        <PARAMETER NAME="RESULT_11" VALUE="0x00008C1A"/>
        <PARAMETER NAME="RESULT_12" VALUE="0x0000338A"/>
        <PARAMETER NAME="RESULT_13" VALUE="0x000012F6"/>
        <PARAMETER NAME="RESULT_14" VALUE="0x000006F9"/>
        <PARAMETER NAME="RESULT_15" VALUE="0x00000290"/>
        <PARAMETER NAME="RESULT_16" VALUE="0x000000F1"/>
        <PARAMETER NAME="RESULT_17" VALUE="0x00000058"/>
        <PARAMETER NAME="RESULT_18" VALUE="0x00000020"/>
        <PARAMETER NAME="RESULT_19" VALUE="0x0000000C"/>
        <PARAMETER NAME="RESULT_20" VALUE="0x00000004"/>
        <PARAMETER NAME="RESULT_21" VALUE="0x00000001"/>
        <PARAMETER NAME="RESULT_22" VALUE="0x00000000"/>
        <PARAMETER NAME="RESULT_23" VALUE="0x00000000"/>
        <PARAMETER NAME="RESULT_24" VALUE="0x00000000"/>
        <PARAMETER NAME="RESULT_25" VALUE="0x00000000"/>
        <PARAMETER NAME="RESULT_26" VALUE="0x00000000"/>
        <PARAMETER NAME="RESULT_27" VALUE="0x00000000"/>
        <PARAMETER NAME="RESULT_28" VALUE="0x00000000"/>
        <PARAMETER NAME="RESULT_29" VALUE="0x00000000"/>
        <PARAMETER NAME="RESULT_30" VALUE="0x00000000"/>
        <PARAMETER NAME="RESULT_31" VALUE="0x00000000"/>
        <PARAMETER NAME="Component_Name" VALUE="design_2_myrom5bit_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="cur_substrate_N" RIGHT="0" SIGIS="undef" SIGNAME="fix_shift_0_befor_point">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fix_shift_0" PORT="befor_point"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" SIGIS="rst" SIGNAME="External_Ports_rst_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="cur_result" RIGHT="0" SIGIS="undef" SIGNAME="myrom5bit_1_cur_result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg5_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/myslice_0" HWVERSION="1.0" INSTANCE="myslice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="myslice" VLNV="xilinx.com:module_ref:myslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN_BITS" VALUE="63"/>
        <PARAMETER NAME="OUT_BITS" VALUE="31"/>
        <PARAMETER NAME="SLICE_BIT_HIGH" VALUE="63"/>
        <PARAMETER NAME="SLICE_BIT_LOW" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_2_myslice_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="63" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="multiply32_32_0_outdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multiply32_32_0" PORT="outdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="myslice_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multiply32_32_3" PORT="dataA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/myslice_1" HWVERSION="1.0" INSTANCE="myslice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="myslice" VLNV="xilinx.com:module_ref:myslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN_BITS" VALUE="63"/>
        <PARAMETER NAME="OUT_BITS" VALUE="31"/>
        <PARAMETER NAME="SLICE_BIT_HIGH" VALUE="63"/>
        <PARAMETER NAME="SLICE_BIT_LOW" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_2_myslice_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="63" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="multiply32_32_1_outdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multiply32_32_1" PORT="outdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="myslice_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multiply32_32_3" PORT="dataB"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/myslice_2" HWVERSION="1.0" INSTANCE="myslice_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="myslice" VLNV="xilinx.com:module_ref:myslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN_BITS" VALUE="63"/>
        <PARAMETER NAME="OUT_BITS" VALUE="31"/>
        <PARAMETER NAME="SLICE_BIT_HIGH" VALUE="63"/>
        <PARAMETER NAME="SLICE_BIT_LOW" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_2_myslice_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="63" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="multiply32_32_3_outdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multiply32_32_3" PORT="outdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="myslice_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multiply32_32_2" PORT="dataA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/myslice_3" HWVERSION="1.0" INSTANCE="myslice_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="myslice" VLNV="xilinx.com:module_ref:myslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN_BITS" VALUE="63"/>
        <PARAMETER NAME="OUT_BITS" VALUE="31"/>
        <PARAMETER NAME="SLICE_BIT_HIGH" VALUE="63"/>
        <PARAMETER NAME="SLICE_BIT_LOW" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_2_myslice_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="63" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="multiply32_32_2_outdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multiply32_32_2" PORT="outdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="myslice_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="P_0"/>
            <CONNECTION INSTANCE="summary_0" PORT="data_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/not_gate_0" HWVERSION="1.0" INSTANCE="not_gate_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="not_gate" VLNV="xilinx.com:module_ref:not_gate:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_2_not_gate_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_rst_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b" SIGIS="undef" SIGNAME="not_gate_0_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multiply32_32_0" PORT="rst"/>
            <CONNECTION INSTANCE="multiply32_32_3" PORT="rst"/>
            <CONNECTION INSTANCE="multiply32_32_1" PORT="rst"/>
            <CONNECTION INSTANCE="multiply32_32_2" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/reg5_0" HWVERSION="1.0" INSTANCE="reg5_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg5" VLNV="xilinx.com:module_ref:reg5:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="BITS" VALUE="31"/>
        <PARAMETER NAME="Component_Name" VALUE="design_2_reg5_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="myrom5bit_1_cur_result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="myrom5bit_1" PORT="cur_result"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="reg5_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg5_1" PORT="din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/reg5_1" HWVERSION="1.0" INSTANCE="reg5_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg5" VLNV="xilinx.com:module_ref:reg5:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="BITS" VALUE="31"/>
        <PARAMETER NAME="Component_Name" VALUE="design_2_reg5_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="reg5_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg5_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="reg5_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="multiply32_32_2" PORT="dataB"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/summary_0" HWVERSION="1.0" INSTANCE="summary_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="summary" VLNV="xilinx.com:module_ref:summary:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_2_summary_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="myslice_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="myslice_3" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="cur_state" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="63" NAME="sum" RIGHT="0" SIGIS="undef" SIGNAME="summary_0_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sum_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlconcat_0" HWVERSION="2.1" INSTANCE="xlconcat_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="16"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="13"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="3"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_2_xlconcat_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_fix_num_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fix_num_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_point_position_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="point_position_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fix_shift_0" PORT="input_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="13"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0000"/>
        <PARAMETER NAME="Component_Name" VALUE="design_2_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="12" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
