#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x986e70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x987000 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x9782d0 .functor NOT 1, L_0x9e1cc0, C4<0>, C4<0>, C4<0>;
L_0x9e1aa0 .functor XOR 2, L_0x9e1940, L_0x9e1a00, C4<00>, C4<00>;
L_0x9e1bb0 .functor XOR 2, L_0x9e1aa0, L_0x9e1b10, C4<00>, C4<00>;
v0x9da020_0 .net *"_ivl_10", 1 0, L_0x9e1b10;  1 drivers
v0x9da120_0 .net *"_ivl_12", 1 0, L_0x9e1bb0;  1 drivers
v0x9da200_0 .net *"_ivl_2", 1 0, L_0x9dd3e0;  1 drivers
v0x9da2c0_0 .net *"_ivl_4", 1 0, L_0x9e1940;  1 drivers
v0x9da3a0_0 .net *"_ivl_6", 1 0, L_0x9e1a00;  1 drivers
v0x9da4d0_0 .net *"_ivl_8", 1 0, L_0x9e1aa0;  1 drivers
v0x9da5b0_0 .net "a", 0 0, v0x9d5140_0;  1 drivers
v0x9da650_0 .net "b", 0 0, v0x9d51e0_0;  1 drivers
v0x9da6f0_0 .net "c", 0 0, v0x9d5280_0;  1 drivers
v0x9da790_0 .var "clk", 0 0;
v0x9da830_0 .net "d", 0 0, v0x9d53c0_0;  1 drivers
v0x9da8d0_0 .net "out_pos_dut", 0 0, L_0x9e17e0;  1 drivers
v0x9da970_0 .net "out_pos_ref", 0 0, L_0x9dbea0;  1 drivers
v0x9daa10_0 .net "out_sop_dut", 0 0, L_0x9dce00;  1 drivers
v0x9daab0_0 .net "out_sop_ref", 0 0, L_0x9af8f0;  1 drivers
v0x9dab50_0 .var/2u "stats1", 223 0;
v0x9dabf0_0 .var/2u "strobe", 0 0;
v0x9dac90_0 .net "tb_match", 0 0, L_0x9e1cc0;  1 drivers
v0x9dad60_0 .net "tb_mismatch", 0 0, L_0x9782d0;  1 drivers
v0x9dae00_0 .net "wavedrom_enable", 0 0, v0x9d5690_0;  1 drivers
v0x9daed0_0 .net "wavedrom_title", 511 0, v0x9d5730_0;  1 drivers
L_0x9dd3e0 .concat [ 1 1 0 0], L_0x9dbea0, L_0x9af8f0;
L_0x9e1940 .concat [ 1 1 0 0], L_0x9dbea0, L_0x9af8f0;
L_0x9e1a00 .concat [ 1 1 0 0], L_0x9e17e0, L_0x9dce00;
L_0x9e1b10 .concat [ 1 1 0 0], L_0x9dbea0, L_0x9af8f0;
L_0x9e1cc0 .cmp/eeq 2, L_0x9dd3e0, L_0x9e1bb0;
S_0x987190 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x987000;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x9786b0 .functor AND 1, v0x9d5280_0, v0x9d53c0_0, C4<1>, C4<1>;
L_0x978a90 .functor NOT 1, v0x9d5140_0, C4<0>, C4<0>, C4<0>;
L_0x978e70 .functor NOT 1, v0x9d51e0_0, C4<0>, C4<0>, C4<0>;
L_0x9790f0 .functor AND 1, L_0x978a90, L_0x978e70, C4<1>, C4<1>;
L_0x991a90 .functor AND 1, L_0x9790f0, v0x9d5280_0, C4<1>, C4<1>;
L_0x9af8f0 .functor OR 1, L_0x9786b0, L_0x991a90, C4<0>, C4<0>;
L_0x9db320 .functor NOT 1, v0x9d51e0_0, C4<0>, C4<0>, C4<0>;
L_0x9db390 .functor OR 1, L_0x9db320, v0x9d53c0_0, C4<0>, C4<0>;
L_0x9db4a0 .functor AND 1, v0x9d5280_0, L_0x9db390, C4<1>, C4<1>;
L_0x9db560 .functor NOT 1, v0x9d5140_0, C4<0>, C4<0>, C4<0>;
L_0x9db630 .functor OR 1, L_0x9db560, v0x9d51e0_0, C4<0>, C4<0>;
L_0x9db6a0 .functor AND 1, L_0x9db4a0, L_0x9db630, C4<1>, C4<1>;
L_0x9db820 .functor NOT 1, v0x9d51e0_0, C4<0>, C4<0>, C4<0>;
L_0x9db890 .functor OR 1, L_0x9db820, v0x9d53c0_0, C4<0>, C4<0>;
L_0x9db7b0 .functor AND 1, v0x9d5280_0, L_0x9db890, C4<1>, C4<1>;
L_0x9dba20 .functor NOT 1, v0x9d5140_0, C4<0>, C4<0>, C4<0>;
L_0x9dbb20 .functor OR 1, L_0x9dba20, v0x9d53c0_0, C4<0>, C4<0>;
L_0x9dbbe0 .functor AND 1, L_0x9db7b0, L_0x9dbb20, C4<1>, C4<1>;
L_0x9dbd90 .functor XNOR 1, L_0x9db6a0, L_0x9dbbe0, C4<0>, C4<0>;
v0x977c00_0 .net *"_ivl_0", 0 0, L_0x9786b0;  1 drivers
v0x978000_0 .net *"_ivl_12", 0 0, L_0x9db320;  1 drivers
v0x9783e0_0 .net *"_ivl_14", 0 0, L_0x9db390;  1 drivers
v0x9787c0_0 .net *"_ivl_16", 0 0, L_0x9db4a0;  1 drivers
v0x978ba0_0 .net *"_ivl_18", 0 0, L_0x9db560;  1 drivers
v0x978f80_0 .net *"_ivl_2", 0 0, L_0x978a90;  1 drivers
v0x979200_0 .net *"_ivl_20", 0 0, L_0x9db630;  1 drivers
v0x9d36b0_0 .net *"_ivl_24", 0 0, L_0x9db820;  1 drivers
v0x9d3790_0 .net *"_ivl_26", 0 0, L_0x9db890;  1 drivers
v0x9d3870_0 .net *"_ivl_28", 0 0, L_0x9db7b0;  1 drivers
v0x9d3950_0 .net *"_ivl_30", 0 0, L_0x9dba20;  1 drivers
v0x9d3a30_0 .net *"_ivl_32", 0 0, L_0x9dbb20;  1 drivers
v0x9d3b10_0 .net *"_ivl_36", 0 0, L_0x9dbd90;  1 drivers
L_0x7f532dc62018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x9d3bd0_0 .net *"_ivl_38", 0 0, L_0x7f532dc62018;  1 drivers
v0x9d3cb0_0 .net *"_ivl_4", 0 0, L_0x978e70;  1 drivers
v0x9d3d90_0 .net *"_ivl_6", 0 0, L_0x9790f0;  1 drivers
v0x9d3e70_0 .net *"_ivl_8", 0 0, L_0x991a90;  1 drivers
v0x9d3f50_0 .net "a", 0 0, v0x9d5140_0;  alias, 1 drivers
v0x9d4010_0 .net "b", 0 0, v0x9d51e0_0;  alias, 1 drivers
v0x9d40d0_0 .net "c", 0 0, v0x9d5280_0;  alias, 1 drivers
v0x9d4190_0 .net "d", 0 0, v0x9d53c0_0;  alias, 1 drivers
v0x9d4250_0 .net "out_pos", 0 0, L_0x9dbea0;  alias, 1 drivers
v0x9d4310_0 .net "out_sop", 0 0, L_0x9af8f0;  alias, 1 drivers
v0x9d43d0_0 .net "pos0", 0 0, L_0x9db6a0;  1 drivers
v0x9d4490_0 .net "pos1", 0 0, L_0x9dbbe0;  1 drivers
L_0x9dbea0 .functor MUXZ 1, L_0x7f532dc62018, L_0x9db6a0, L_0x9dbd90, C4<>;
S_0x9d4610 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x987000;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x9d5140_0 .var "a", 0 0;
v0x9d51e0_0 .var "b", 0 0;
v0x9d5280_0 .var "c", 0 0;
v0x9d5320_0 .net "clk", 0 0, v0x9da790_0;  1 drivers
v0x9d53c0_0 .var "d", 0 0;
v0x9d54b0_0 .var/2u "fail", 0 0;
v0x9d5550_0 .var/2u "fail1", 0 0;
v0x9d55f0_0 .net "tb_match", 0 0, L_0x9e1cc0;  alias, 1 drivers
v0x9d5690_0 .var "wavedrom_enable", 0 0;
v0x9d5730_0 .var "wavedrom_title", 511 0;
E_0x9857e0/0 .event negedge, v0x9d5320_0;
E_0x9857e0/1 .event posedge, v0x9d5320_0;
E_0x9857e0 .event/or E_0x9857e0/0, E_0x9857e0/1;
S_0x9d4940 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x9d4610;
 .timescale -12 -12;
v0x9d4b80_0 .var/2s "i", 31 0;
E_0x985680 .event posedge, v0x9d5320_0;
S_0x9d4c80 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x9d4610;
 .timescale -12 -12;
v0x9d4e80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x9d4f60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x9d4610;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x9d5910 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x987000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x9dc050 .functor NOT 1, v0x9d5140_0, C4<0>, C4<0>, C4<0>;
L_0x9dc0e0 .functor AND 1, L_0x9dc050, v0x9d51e0_0, C4<1>, C4<1>;
L_0x9dc2d0 .functor NOT 1, v0x9d5280_0, C4<0>, C4<0>, C4<0>;
L_0x9dc450 .functor AND 1, L_0x9dc0e0, L_0x9dc2d0, C4<1>, C4<1>;
L_0x9dc590 .functor NOT 1, v0x9d53c0_0, C4<0>, C4<0>, C4<0>;
L_0x9dc710 .functor AND 1, L_0x9dc450, L_0x9dc590, C4<1>, C4<1>;
L_0x9dc860 .functor AND 1, v0x9d5140_0, v0x9d51e0_0, C4<1>, C4<1>;
L_0x9dc9e0 .functor AND 1, L_0x9dc860, v0x9d5280_0, C4<1>, C4<1>;
L_0x9dcaf0 .functor NOT 1, v0x9d53c0_0, C4<0>, C4<0>, C4<0>;
L_0x9dcb60 .functor AND 1, L_0x9dc9e0, L_0x9dcaf0, C4<1>, C4<1>;
L_0x9dccd0 .functor OR 1, L_0x9dc710, L_0x9dcb60, C4<0>, C4<0>;
L_0x9dcd90 .functor AND 1, v0x9d5140_0, v0x9d51e0_0, C4<1>, C4<1>;
L_0x9dce70 .functor AND 1, L_0x9dcd90, v0x9d5280_0, C4<1>, C4<1>;
L_0x9dcf30 .functor AND 1, L_0x9dce70, v0x9d53c0_0, C4<1>, C4<1>;
L_0x9dce00 .functor OR 1, L_0x9dccd0, L_0x9dcf30, C4<0>, C4<0>;
L_0x9dd160 .functor NOT 1, v0x9d51e0_0, C4<0>, C4<0>, C4<0>;
L_0x9dd260 .functor OR 1, v0x9d5140_0, L_0x9dd160, C4<0>, C4<0>;
L_0x9dd320 .functor OR 1, L_0x9dd260, v0x9d5280_0, C4<0>, C4<0>;
L_0x9dd480 .functor OR 1, L_0x9dd320, v0x9d53c0_0, C4<0>, C4<0>;
L_0x9dd540 .functor OR 1, v0x9d5140_0, v0x9d51e0_0, C4<0>, C4<0>;
L_0x9dd660 .functor OR 1, L_0x9dd540, v0x9d5280_0, C4<0>, C4<0>;
L_0x9dd720 .functor NOT 1, v0x9d53c0_0, C4<0>, C4<0>, C4<0>;
L_0x9dd850 .functor OR 1, L_0x9dd660, L_0x9dd720, C4<0>, C4<0>;
L_0x9dd960 .functor AND 1, L_0x9dd480, L_0x9dd850, C4<1>, C4<1>;
L_0x9ddb40 .functor OR 1, v0x9d5140_0, v0x9d51e0_0, C4<0>, C4<0>;
L_0x9ddbb0 .functor NOT 1, v0x9d5280_0, C4<0>, C4<0>, C4<0>;
L_0x9ddd00 .functor OR 1, L_0x9ddb40, L_0x9ddbb0, C4<0>, C4<0>;
L_0x9dde10 .functor OR 1, L_0x9ddd00, v0x9d51e0_0, C4<0>, C4<0>;
L_0x9ddfc0 .functor AND 1, L_0x9dd960, L_0x9dde10, C4<1>, C4<1>;
L_0x9de0d0 .functor OR 1, v0x9d5140_0, v0x9d51e0_0, C4<0>, C4<0>;
L_0x9de240 .functor NOT 1, v0x9d5280_0, C4<0>, C4<0>, C4<0>;
L_0x9de2b0 .functor OR 1, L_0x9de0d0, L_0x9de240, C4<0>, C4<0>;
L_0x9de4d0 .functor OR 1, L_0x9de2b0, v0x9d53c0_0, C4<0>, C4<0>;
L_0x9de590 .functor AND 1, L_0x9ddfc0, L_0x9de4d0, C4<1>, C4<1>;
L_0x9de7c0 .functor OR 1, v0x9d5140_0, v0x9d51e0_0, C4<0>, C4<0>;
L_0x9de830 .functor OR 1, L_0x9de7c0, v0x9d5280_0, C4<0>, C4<0>;
L_0x9dea20 .functor NOT 1, v0x9d53c0_0, C4<0>, C4<0>, C4<0>;
L_0x9dea90 .functor OR 1, L_0x9de830, L_0x9dea20, C4<0>, C4<0>;
L_0x9de8f0 .functor AND 1, L_0x9de590, L_0x9dea90, C4<1>, C4<1>;
L_0x9dece0 .functor OR 1, v0x9d5140_0, v0x9d51e0_0, C4<0>, C4<0>;
L_0x9deea0 .functor NOT 1, v0x9d5280_0, C4<0>, C4<0>, C4<0>;
L_0x9df120 .functor OR 1, L_0x9dece0, L_0x9deea0, C4<0>, C4<0>;
L_0x9df390 .functor NOT 1, v0x9d53c0_0, C4<0>, C4<0>, C4<0>;
L_0x9df400 .functor OR 1, L_0x9df120, L_0x9df390, C4<0>, C4<0>;
L_0x9df680 .functor AND 1, L_0x9de8f0, L_0x9df400, C4<1>, C4<1>;
L_0x9df790 .functor NOT 1, v0x9d51e0_0, C4<0>, C4<0>, C4<0>;
L_0x9df980 .functor OR 1, v0x9d5140_0, L_0x9df790, C4<0>, C4<0>;
L_0x9dfc50 .functor OR 1, L_0x9df980, v0x9d5280_0, C4<0>, C4<0>;
L_0x9dfea0 .functor OR 1, L_0x9dfc50, v0x9d51e0_0, C4<0>, C4<0>;
L_0x9dff60 .functor AND 1, L_0x9df680, L_0x9dfea0, C4<1>, C4<1>;
L_0x9e0210 .functor NOT 1, v0x9d51e0_0, C4<0>, C4<0>, C4<0>;
L_0x9e0280 .functor OR 1, v0x9d5140_0, L_0x9e0210, C4<0>, C4<0>;
L_0x9e04f0 .functor NOT 1, v0x9d5280_0, C4<0>, C4<0>, C4<0>;
L_0x9e0560 .functor OR 1, L_0x9e0280, L_0x9e04f0, C4<0>, C4<0>;
L_0x9e0830 .functor NOT 1, v0x9d53c0_0, C4<0>, C4<0>, C4<0>;
L_0x9e0ab0 .functor OR 1, L_0x9e0560, L_0x9e0830, C4<0>, C4<0>;
L_0x9e0d90 .functor AND 1, L_0x9dff60, L_0x9e0ab0, C4<1>, C4<1>;
L_0x9e0ea0 .functor OR 1, v0x9d5140_0, v0x9d51e0_0, C4<0>, C4<0>;
L_0x9e10f0 .functor NOT 1, v0x9d5280_0, C4<0>, C4<0>, C4<0>;
L_0x9e1160 .functor OR 1, L_0x9e0ea0, L_0x9e10f0, C4<0>, C4<0>;
L_0x9e1460 .functor NOT 1, v0x9d53c0_0, C4<0>, C4<0>, C4<0>;
L_0x9e14d0 .functor OR 1, L_0x9e1160, L_0x9e1460, C4<0>, C4<0>;
L_0x9e17e0 .functor AND 1, L_0x9e0d90, L_0x9e14d0, C4<1>, C4<1>;
v0x9d5ad0_0 .net *"_ivl_0", 0 0, L_0x9dc050;  1 drivers
v0x9d5bb0_0 .net *"_ivl_10", 0 0, L_0x9dc710;  1 drivers
v0x9d5c90_0 .net *"_ivl_100", 0 0, L_0x9e0210;  1 drivers
v0x9d5d80_0 .net *"_ivl_102", 0 0, L_0x9e0280;  1 drivers
v0x9d5e60_0 .net *"_ivl_104", 0 0, L_0x9e04f0;  1 drivers
v0x9d5f90_0 .net *"_ivl_106", 0 0, L_0x9e0560;  1 drivers
v0x9d6070_0 .net *"_ivl_108", 0 0, L_0x9e0830;  1 drivers
v0x9d6150_0 .net *"_ivl_110", 0 0, L_0x9e0ab0;  1 drivers
v0x9d6230_0 .net *"_ivl_112", 0 0, L_0x9e0d90;  1 drivers
v0x9d63a0_0 .net *"_ivl_114", 0 0, L_0x9e0ea0;  1 drivers
v0x9d6480_0 .net *"_ivl_116", 0 0, L_0x9e10f0;  1 drivers
v0x9d6560_0 .net *"_ivl_118", 0 0, L_0x9e1160;  1 drivers
v0x9d6640_0 .net *"_ivl_12", 0 0, L_0x9dc860;  1 drivers
v0x9d6720_0 .net *"_ivl_120", 0 0, L_0x9e1460;  1 drivers
v0x9d6800_0 .net *"_ivl_122", 0 0, L_0x9e14d0;  1 drivers
v0x9d68e0_0 .net *"_ivl_14", 0 0, L_0x9dc9e0;  1 drivers
v0x9d69c0_0 .net *"_ivl_16", 0 0, L_0x9dcaf0;  1 drivers
v0x9d6bb0_0 .net *"_ivl_18", 0 0, L_0x9dcb60;  1 drivers
v0x9d6c90_0 .net *"_ivl_2", 0 0, L_0x9dc0e0;  1 drivers
v0x9d6d70_0 .net *"_ivl_20", 0 0, L_0x9dccd0;  1 drivers
v0x9d6e50_0 .net *"_ivl_22", 0 0, L_0x9dcd90;  1 drivers
v0x9d6f30_0 .net *"_ivl_24", 0 0, L_0x9dce70;  1 drivers
v0x9d7010_0 .net *"_ivl_26", 0 0, L_0x9dcf30;  1 drivers
v0x9d70f0_0 .net *"_ivl_30", 0 0, L_0x9dd160;  1 drivers
v0x9d71d0_0 .net *"_ivl_32", 0 0, L_0x9dd260;  1 drivers
v0x9d72b0_0 .net *"_ivl_34", 0 0, L_0x9dd320;  1 drivers
v0x9d7390_0 .net *"_ivl_36", 0 0, L_0x9dd480;  1 drivers
v0x9d7470_0 .net *"_ivl_38", 0 0, L_0x9dd540;  1 drivers
v0x9d7550_0 .net *"_ivl_4", 0 0, L_0x9dc2d0;  1 drivers
v0x9d7630_0 .net *"_ivl_40", 0 0, L_0x9dd660;  1 drivers
v0x9d7710_0 .net *"_ivl_42", 0 0, L_0x9dd720;  1 drivers
v0x9d77f0_0 .net *"_ivl_44", 0 0, L_0x9dd850;  1 drivers
v0x9d78d0_0 .net *"_ivl_46", 0 0, L_0x9dd960;  1 drivers
v0x9d7bc0_0 .net *"_ivl_48", 0 0, L_0x9ddb40;  1 drivers
v0x9d7ca0_0 .net *"_ivl_50", 0 0, L_0x9ddbb0;  1 drivers
v0x9d7d80_0 .net *"_ivl_52", 0 0, L_0x9ddd00;  1 drivers
v0x9d7e60_0 .net *"_ivl_54", 0 0, L_0x9dde10;  1 drivers
v0x9d7f40_0 .net *"_ivl_56", 0 0, L_0x9ddfc0;  1 drivers
v0x9d8020_0 .net *"_ivl_58", 0 0, L_0x9de0d0;  1 drivers
v0x9d8100_0 .net *"_ivl_6", 0 0, L_0x9dc450;  1 drivers
v0x9d81e0_0 .net *"_ivl_60", 0 0, L_0x9de240;  1 drivers
v0x9d82c0_0 .net *"_ivl_62", 0 0, L_0x9de2b0;  1 drivers
v0x9d83a0_0 .net *"_ivl_64", 0 0, L_0x9de4d0;  1 drivers
v0x9d8480_0 .net *"_ivl_66", 0 0, L_0x9de590;  1 drivers
v0x9d8560_0 .net *"_ivl_68", 0 0, L_0x9de7c0;  1 drivers
v0x9d8640_0 .net *"_ivl_70", 0 0, L_0x9de830;  1 drivers
v0x9d8720_0 .net *"_ivl_72", 0 0, L_0x9dea20;  1 drivers
v0x9d8800_0 .net *"_ivl_74", 0 0, L_0x9dea90;  1 drivers
v0x9d88e0_0 .net *"_ivl_76", 0 0, L_0x9de8f0;  1 drivers
v0x9d89c0_0 .net *"_ivl_78", 0 0, L_0x9dece0;  1 drivers
v0x9d8aa0_0 .net *"_ivl_8", 0 0, L_0x9dc590;  1 drivers
v0x9d8b80_0 .net *"_ivl_80", 0 0, L_0x9deea0;  1 drivers
v0x9d8c60_0 .net *"_ivl_82", 0 0, L_0x9df120;  1 drivers
v0x9d8d40_0 .net *"_ivl_84", 0 0, L_0x9df390;  1 drivers
v0x9d8e20_0 .net *"_ivl_86", 0 0, L_0x9df400;  1 drivers
v0x9d8f00_0 .net *"_ivl_88", 0 0, L_0x9df680;  1 drivers
v0x9d8fe0_0 .net *"_ivl_90", 0 0, L_0x9df790;  1 drivers
v0x9d90c0_0 .net *"_ivl_92", 0 0, L_0x9df980;  1 drivers
v0x9d91a0_0 .net *"_ivl_94", 0 0, L_0x9dfc50;  1 drivers
v0x9d9280_0 .net *"_ivl_96", 0 0, L_0x9dfea0;  1 drivers
v0x9d9360_0 .net *"_ivl_98", 0 0, L_0x9dff60;  1 drivers
v0x9d9440_0 .net "a", 0 0, v0x9d5140_0;  alias, 1 drivers
v0x9d94e0_0 .net "b", 0 0, v0x9d51e0_0;  alias, 1 drivers
v0x9d95d0_0 .net "c", 0 0, v0x9d5280_0;  alias, 1 drivers
v0x9d96c0_0 .net "d", 0 0, v0x9d53c0_0;  alias, 1 drivers
v0x9d9bc0_0 .net "out_pos", 0 0, L_0x9e17e0;  alias, 1 drivers
v0x9d9c80_0 .net "out_sop", 0 0, L_0x9dce00;  alias, 1 drivers
S_0x9d9e00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x987000;
 .timescale -12 -12;
E_0x96d9f0 .event anyedge, v0x9dabf0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x9dabf0_0;
    %nor/r;
    %assign/vec4 v0x9dabf0_0, 0;
    %wait E_0x96d9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x9d4610;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9d54b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9d5550_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x9d4610;
T_4 ;
    %wait E_0x9857e0;
    %load/vec4 v0x9d55f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9d54b0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x9d4610;
T_5 ;
    %wait E_0x985680;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9d53c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d5280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d51e0_0, 0;
    %assign/vec4 v0x9d5140_0, 0;
    %wait E_0x985680;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9d53c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d5280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d51e0_0, 0;
    %assign/vec4 v0x9d5140_0, 0;
    %wait E_0x985680;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9d53c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d5280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d51e0_0, 0;
    %assign/vec4 v0x9d5140_0, 0;
    %wait E_0x985680;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9d53c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d5280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d51e0_0, 0;
    %assign/vec4 v0x9d5140_0, 0;
    %wait E_0x985680;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9d53c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d5280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d51e0_0, 0;
    %assign/vec4 v0x9d5140_0, 0;
    %wait E_0x985680;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9d53c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d5280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d51e0_0, 0;
    %assign/vec4 v0x9d5140_0, 0;
    %wait E_0x985680;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9d53c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d5280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d51e0_0, 0;
    %assign/vec4 v0x9d5140_0, 0;
    %wait E_0x985680;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9d53c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d5280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d51e0_0, 0;
    %assign/vec4 v0x9d5140_0, 0;
    %wait E_0x985680;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9d53c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d5280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d51e0_0, 0;
    %assign/vec4 v0x9d5140_0, 0;
    %wait E_0x985680;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9d53c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d5280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d51e0_0, 0;
    %assign/vec4 v0x9d5140_0, 0;
    %wait E_0x985680;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9d53c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d5280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d51e0_0, 0;
    %assign/vec4 v0x9d5140_0, 0;
    %wait E_0x985680;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9d53c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d5280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d51e0_0, 0;
    %assign/vec4 v0x9d5140_0, 0;
    %wait E_0x985680;
    %load/vec4 v0x9d54b0_0;
    %store/vec4 v0x9d5550_0, 0, 1;
    %fork t_1, S_0x9d4940;
    %jmp t_0;
    .scope S_0x9d4940;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9d4b80_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x9d4b80_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x985680;
    %load/vec4 v0x9d4b80_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x9d53c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d5280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d51e0_0, 0;
    %assign/vec4 v0x9d5140_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9d4b80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x9d4b80_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x9d4610;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9857e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x9d53c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d5280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d51e0_0, 0;
    %assign/vec4 v0x9d5140_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x9d54b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x9d5550_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x987000;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9da790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9dabf0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x987000;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x9da790_0;
    %inv;
    %store/vec4 v0x9da790_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x987000;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x9d5320_0, v0x9dad60_0, v0x9da5b0_0, v0x9da650_0, v0x9da6f0_0, v0x9da830_0, v0x9daab0_0, v0x9daa10_0, v0x9da970_0, v0x9da8d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x987000;
T_9 ;
    %load/vec4 v0x9dab50_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x9dab50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x9dab50_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x9dab50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x9dab50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x9dab50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x9dab50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x9dab50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x9dab50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x9dab50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x987000;
T_10 ;
    %wait E_0x9857e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9dab50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9dab50_0, 4, 32;
    %load/vec4 v0x9dac90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x9dab50_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9dab50_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9dab50_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9dab50_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x9daab0_0;
    %load/vec4 v0x9daab0_0;
    %load/vec4 v0x9daa10_0;
    %xor;
    %load/vec4 v0x9daab0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x9dab50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9dab50_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x9dab50_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9dab50_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x9da970_0;
    %load/vec4 v0x9da970_0;
    %load/vec4 v0x9da8d0_0;
    %xor;
    %load/vec4 v0x9da970_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x9dab50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9dab50_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x9dab50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9dab50_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/ece241_2013_q2/iter0/response18/top_module.sv";
