{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 16 16:50:32 2017 " "Info: Processing started: Mon Oct 16 16:50:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_70_D5M_XVGA -c DE2_70_D5M_XVGA " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_70_D5M_XVGA -c DE2_70_D5M_XVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_70_D5M_XVGA EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"DE2_70_D5M_XVGA\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sdram_pll:u7\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"sdram_pll:u7\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u7\|altpll:altpll_component\|_clk0 10 3 0 0 " "Info: Implementing clock multiplication of 10, clock division of 3, and phase shift of 0 degrees (0 ps) for sdram_pll:u7\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u7\|altpll:altpll_component\|_clk1 10 3 -90 -1500 " "Info: Implementing clock multiplication of 10, clock division of 3, and phase shift of -90 degrees (-1500 ps) for sdram_pll:u7\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u7\|altpll:altpll_component\|_clk2 10 3 -90 -1500 " "Info: Implementing clock multiplication of 10, clock division of 3, and phase shift of -90 degrees (-1500 ps) for sdram_pll:u7\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|pll Cyclone II PLL " "Info: Implemented PLL \"DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk1 2 1 -65 -1806 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of -65 degrees (-1806 ps) for DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_pll:u6\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"vga_pll:u6\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_pll:u6\|altpll:altpll_component\|_clk0 4 1 0 0 " "Info: Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for vga_pll:u6\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a0 " "Info: Atom \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a1 " "Info: Atom \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a2 " "Info: Atom \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a3 " "Info: Atom \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a4 " "Info: Atom \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a5 " "Info: Atom \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a6 " "Info: Atom \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a7 " "Info: Atom \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a8 " "Info: Atom \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a9 " "Info: Atom \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a10 " "Info: Atom \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a11 " "Info: Atom \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a12 " "Info: Atom \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a13 " "Info: Atom \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a14 " "Info: Atom \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a15 " "Info: Atom \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a0 " "Info: Atom \"Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a1 " "Info: Atom \"Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a2 " "Info: Atom \"Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a3 " "Info: Atom \"Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a4 " "Info: Atom \"Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a5 " "Info: Atom \"Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a6 " "Info: Atom \"Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a7 " "Info: Atom \"Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a8 " "Info: Atom \"Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a9 " "Info: Atom \"Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a10 " "Info: Atom \"Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a11 " "Info: Atom \"Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a12 " "Info: Atom \"Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a13 " "Info: Atom \"Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a14 " "Info: Atom \"Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a15 " "Info: Atom \"Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a0 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "v/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 313 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 619 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a1 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "v/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 313 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 619 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a2 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "v/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 313 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 619 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a3 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "v/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 313 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 619 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a4 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "v/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 313 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 619 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a5 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "v/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 313 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 619 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a6 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "v/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 313 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 619 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a7 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "v/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 313 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 619 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a8 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "v/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 313 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 619 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a9 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "v/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 313 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 619 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a10 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "v/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 313 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 619 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a11 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "v/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 313 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 619 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a12 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "v/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 313 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 619 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a13 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "v/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 313 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 619 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a14 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "v/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 313 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 619 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a15 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "v/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 313 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 619 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a0 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "v/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 313 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 667 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a1 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "v/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 313 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 667 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a2 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "v/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 313 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 667 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a3 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "v/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 313 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 667 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a4 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "v/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 313 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 667 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a5 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "v/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 313 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 667 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a6 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "v/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 313 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 667 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a7 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "v/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 313 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 667 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a8 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "v/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 313 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 667 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a9 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "v/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 313 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 667 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a10 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "v/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 313 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 667 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a11 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "v/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 313 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 667 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a12 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "v/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 313 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 667 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a13 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "v/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 313 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 667 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a14 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "v/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 313 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 667 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a15 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:u9\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "v/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 313 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 667 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk1 (placed in counter C1 of PLL_1) " "Info: Automatically promoted node DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk1 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iCLK_50_4 (placed in PIN R3 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node iCLK_50_4 (placed in PIN R3 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { iCLK_50_4 } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "iCLK_50_4" } } } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 230 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50_4 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u7\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_4) " "Info: Automatically promoted node sdram_pll:u7\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u7|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u7\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_4) " "Info: Automatically promoted node sdram_pll:u7\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u7|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u7\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_4) " "Info: Automatically promoted node sdram_pll:u7\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u7|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_pll:u6\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3) " "Info: Automatically promoted node vga_pll:u6\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPIO_CLKIN_N1 (placed in PIN AH14 (CLK14, LVDSCLK7n, Input)) " "Info: Automatically promoted node GPIO_CLKIN_N1 (placed in PIN AH14 (CLK14, LVDSCLK7n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAW2RGB:u4\|dval_ctrl " "Info: Destination node RAW2RGB:u4\|dval_ctrl" {  } { { "v/RAW2RGB.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 81 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u4|dval_ctrl } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO_CLKIN_N1 } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_N1" } } } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 391 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_CLKIN_N1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_CCD_Config:u10\|mI2C_CTRL_CLK  " "Info: Automatically promoted node I2C_CCD_Config:u10\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u10\|I2C_Controller:u0\|I2C_SCLK~1 " "Info: Destination node I2C_CCD_Config:u10\|I2C_Controller:u0\|I2C_SCLK~1" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/I2C_Controller.v" 60 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u10|I2C_Controller:u0|I2C_SCLK~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u10\|mI2C_CTRL_CLK~2 " "Info: Destination node I2C_CCD_Config:u10\|mI2C_CTRL_CLK~2" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/I2C_CCD_Config.v" 67 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u10|mI2C_CTRL_CLK~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/I2C_CCD_Config.v" 67 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u10|mI2C_CTRL_CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~CLKDRUSER  " "Info: Automatically promoted node altera_internal_jtag~CLKDRUSER " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|EPEO2888_7  " "Info: Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|EPEO2888_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|EPEO2888_7~0 " "Info: Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|EPEO2888_7~0" {  } { { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 705 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1|EPEO2888_7~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 705 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|EPEO2888_7" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1|EPEO2888_7 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|WCRO7487_0  " "Info: Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|WCRO7487_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 803 0 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1\|WCRO7487_0" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1|WCRO7487_0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~UPDATEUSER  " "Info: Automatically promoted node altera_internal_jtag~UPDATEUSER " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|EHEH8502 " "Info: Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|EHEH8502" {  } { { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 984 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|EHEH8502 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_70_SOPC:sopc_instance\|cpu:the_cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Info: Automatically promoted node DE2_70_SOPC:sopc_instance\|cpu:the_cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_70_SOPC:sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetlatch~3 " "Info: Destination node DE2_70_SOPC:sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetlatch~3" {  } { { "cpu.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/cpu.v" 546 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_SOPC:sopc_instance|cpu:the_cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_0  " "Info: Automatically promoted node Reset_Delay:u2\|oRST_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_0~0 " "Info: Destination node Reset_Delay:u2\|oRST_0~0" {  } { { "v/Reset_Delay.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Reset_Delay.v" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_0~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u8\|always3~10 " "Info: Destination node Sdram_Control_4Port:u8\|always3~10" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|always3~10 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u9\|always3~10 " "Info: Destination node Sdram_Control_4Port:u9\|always3~10" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u9|always3~10 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u8\|rRD1_ADDR\[12\]~87 " "Info: Destination node Sdram_Control_4Port:u8\|rRD1_ADDR\[12\]~87" {  } { { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|rRD1_ADDR[12]~87 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u8\|rRD1_ADDR\[12\]~88 " "Info: Destination node Sdram_Control_4Port:u8\|rRD1_ADDR\[12\]~88" {  } { { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|rRD1_ADDR[12]~88 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u8\|rRD2_ADDR\[22\]~87 " "Info: Destination node Sdram_Control_4Port:u8\|rRD2_ADDR\[22\]~87" {  } { { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|rRD2_ADDR[22]~87 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u8\|rRD2_ADDR\[22\]~88 " "Info: Destination node Sdram_Control_4Port:u8\|rRD2_ADDR\[22\]~88" {  } { { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|rRD2_ADDR[22]~88 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u8\|rWR1_ADDR\[9\]~87 " "Info: Destination node Sdram_Control_4Port:u8\|rWR1_ADDR\[9\]~87" {  } { { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|rWR1_ADDR[9]~87 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u8\|rWR1_ADDR\[9\]~88 " "Info: Destination node Sdram_Control_4Port:u8\|rWR1_ADDR\[9\]~88" {  } { { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|rWR1_ADDR[9]~88 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u9\|rRD1_ADDR\[22\]~87 " "Info: Destination node Sdram_Control_4Port:u9\|rRD1_ADDR\[22\]~87" {  } { { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u9|rRD1_ADDR[22]~87 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "v/Reset_Delay.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Reset_Delay.v" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2 EC " "Extra Info: Packed 2 registers into blocks of type EC" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "203 I/O " "Extra Info: Packed 203 registers into blocks of type I/O" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Extra Info: Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "65 " "Extra Info: Created 65 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sdram_pll:u7\|altpll:altpll_component\|pll clk\[1\] oDRAM0_CLK " "Warning: PLL \"sdram_pll:u7\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"oDRAM0_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "sdram_pll.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/sdram_pll.v" 98 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 567 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 282 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sdram_pll:u7\|altpll:altpll_component\|pll clk\[2\] oDRAM1_CLK " "Warning: PLL \"sdram_pll:u7\|altpll:altpll_component\|pll\" output port clk\[2\] feeds output pin \"oDRAM1_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "sdram_pll.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/sdram_pll.v" 98 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 567 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 283 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|pll clk\[1\] oSRAM_CLK " "Warning: PLL \"DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|pll\" output port clk\[1\] feeds output pin \"oSRAM_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "pll.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/pll.v" 220 0 0 } } { "DE2_70_SOPC.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_SOPC.v" 6207 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 740 0 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 308 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
