{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730259687698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730259687706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 11:41:27 2024 " "Processing started: Wed Oct 30 11:41:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730259687706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730259687706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project1030 -c Project1030 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project1030 -c Project1030" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730259687706 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730259689651 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730259689651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nand_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NAND_2-structure " "Found design unit 1: NAND_2-structure" {  } { { "NAND_2.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1030/NAND_2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730259699672 ""} { "Info" "ISGN_ENTITY_NAME" "1 NAND_2 " "Found entity 1: NAND_2" {  } { { "NAND_2.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1030/NAND_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730259699672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730259699672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nand_21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NAND_21-Dataflow " "Found design unit 1: NAND_21-Dataflow" {  } { { "NAND_21.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1030/NAND_21.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730259699690 ""} { "Info" "ISGN_ENTITY_NAME" "1 NAND_21 " "Found entity 1: NAND_21" {  } { { "NAND_21.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1030/NAND_21.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730259699690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730259699690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nand_22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NAND_22-behavior " "Found design unit 1: NAND_22-behavior" {  } { { "NAND_22.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1030/NAND_22.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730259699707 ""} { "Info" "ISGN_ENTITY_NAME" "1 NAND_22 " "Found entity 1: NAND_22" {  } { { "NAND_22.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1030/NAND_22.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730259699707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730259699707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INVERTER-Dataflow " "Found design unit 1: INVERTER-Dataflow" {  } { { "INVERTER.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1030/INVERTER.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730259699725 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "INVERTER.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1030/INVERTER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730259699725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730259699725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_2-Dataflow " "Found design unit 1: AND_2-Dataflow" {  } { { "AND_2.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1030/AND_2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730259699743 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_2 " "Found entity 1: AND_2" {  } { { "AND_2.vhd" "" { Text "C:/intelFPGA_lite/18.1/Project1030/AND_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730259699743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730259699743 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NAND_2 " "Elaborating entity \"NAND_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730259699848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 AND_2:Cell1 " "Elaborating entity \"AND_2\" for hierarchy \"AND_2:Cell1\"" {  } { { "NAND_2.vhd" "Cell1" { Text "C:/intelFPGA_lite/18.1/Project1030/NAND_2.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730259699854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER INVERTER:Cell2 " "Elaborating entity \"INVERTER\" for hierarchy \"INVERTER:Cell2\"" {  } { { "NAND_2.vhd" "Cell2" { Text "C:/intelFPGA_lite/18.1/Project1030/NAND_2.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730259699860 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1730259700452 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730259700966 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730259700966 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730259701015 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730259701015 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730259701015 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730259701015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730259701038 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 11:41:41 2024 " "Processing ended: Wed Oct 30 11:41:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730259701038 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730259701038 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730259701038 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730259701038 ""}
