 -a -ls -r  -mg mega_x86 8 mega.elb mega.dbg mega.itf mega.cli mega.rep mega.ext -lc "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg" -w ddr4_pl_v1_0_0 -b ddr4_pl_v1_0_0  -b ddr4_pl_v1_0_0 -i "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\.cxl.ip/incl" -O2 -o "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ddr4_pl_v1_0_0" -p "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ddr4_pl_v1_0_0" -tmp "C:\Users\lucas\AppData\Local\Temp\26876_1816006031" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_v1_0/hdl/cal/ddr4_pl_v1_0_cal.sv" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_v1_0/hdl/cal/ddr4_pl_v1_0_cal_addr_decode.sv" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_v1_0/hdl/cal/ddr4_pl_v1_0_cal_bfifo.sv" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_v1_0/hdl/cal/ddr4_pl_v1_0_cal_config_rom.sv" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_v1_0/hdl/cal/ddr4_pl_v1_0_cal_cplx.sv" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_v1_0/hdl/cal/ddr4_pl_v1_0_cal_cplx_data.sv" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_v1_0/hdl/cal/ddr4_pl_v1_0_cal_debug_microblaze.sv" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_v1_0/hdl/cal/ddr4_pl_v1_0_cal_mc_odt.sv" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_v1_0/hdl/cal/ddr4_pl_v1_0_cal_odt.sv" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_v1_0/hdl/cal/ddr4_pl_v1_0_cal_pi.sv" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_v1_0/hdl/cal/ddr4_pl_v1_0_cal_rd_en.sv" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_v1_0/hdl/cal/ddr4_pl_v1_0_cal_read.sv" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_v1_0/hdl/cal/ddr4_pl_v1_0_cal_sync.sv" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_v1_0/hdl/cal/ddr4_pl_v1_0_cal_top.sv" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_v1_0/hdl/cal/ddr4_pl_v1_0_cal_wr_bit.sv" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_v1_0/hdl/cal/ddr4_pl_v1_0_cal_wr_byte.sv" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_v1_0/hdl/cal/ddr4_pl_v1_0_cal_write.sv" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_v1_0/hdl/cal/ddr4_pl_v1_0_cal_xsdb_arbiter.sv" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_v1_0/hdl/cal/ddr4_pl_v1_0_cal_xsdb_bram.sv" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_v1_0/hdl/cal/xsdb/ddr4_pl_v1_0_chipscope_xsdb_slave.sv" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_v1_0/hdl/cal/xsdb/ddr4_pl_v1_0_dp_AB9.sv"   -sv2k12  -u "C:\Aldec\Active-HDL-Student-Edition\bin/systf" 