# Generated by Yosys 0.9+4008 (git sha1 1af99480, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model delay_syntax
.inputs clock a
.outputs b c d
.subckt $dff CLK=clock D=x Q=delayed
.param CLK_POLARITY 1
.param WIDTH 00000000000000000000000000000001
.subckt $dff CLK=clock D=a Q=x
.param CLK_POLARITY 1
.param WIDTH 00000000000000000000000000000001
.names x b
1 1
.names delayed c
1 1
.names delayed d
1 1
.names delayed y
1 1
.end
