# Advanced Physical Design Using OpenLANE by Rishabh N Hanji

Course -  Advanced Physical Design Using OpenLANE/SKY130 offered by VSDIAT

Author - Rishabh N Hanji

Contents -:
* [Day 1](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%201.md)
  + [Processor/chip](https://private-user-images.githubusercontent.com/164547532/316231060-939d9f5e-9961-4974-8d35-13003d2ce4b7.png?jwt=eyJhbGciOiJIUzI1NiIsInR5cCI6IkpXVCJ9.eyJpc3MiOiJnaXRodWIuY29tIiwiYXVkIjoicmF3LmdpdGh1YnVzZXJjb250ZW50LmNvbSIsImtleSI6ImtleTUiLCJleHAiOjE3MTE4NzI3NjEsIm5iZiI6MTcxMTg3MjQ2MSwicGF0aCI6Ii8xNjQ1NDc1MzIvMzE2MjMxMDYwLTkzOWQ5ZjVlLTk5NjEtNDk3NC04ZDM1LTEzMDAzZDJjZTRiNy5wbmc_WC1BbXotQWxnb3JpdGhtPUFXUzQtSE1BQy1TSEEyNTYmWC1BbXotQ3JlZGVudGlhbD1BS0lBVkNPRFlMU0E1M1BRSzRaQSUyRjIwMjQwMzMxJTJGdXMtZWFzdC0xJTJGczMlMkZhd3M0X3JlcXVlc3QmWC1BbXotRGF0ZT0yMDI0MDMzMVQwODA3NDFaJlgtQW16LUV4cGlyZXM9MzAwJlgtQW16LVNpZ25hdHVyZT1kN2VjMjhhNmE3N2Y1NWNkZGJkODg1YzIyNmY3ZTA0ZmNkMmYxOTNiMDc0NzRlYTkxNTAxNTQ0MDNkNjJiMDE1JlgtQW16LVNpZ25lZEhlYWRlcnM9aG9zdCZhY3Rvcl9pZD0wJmtleV9pZD0wJnJlcG9faWQ9MCJ9.6hOeqojRB-ai6SJkqbojCsmeHnZLNvJyFDds4NGjw2w)
  + [The details of the parts and the functioning parts
](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%201.md#the-details-of-the-parts-and-the-functioning-of-parts)
  + [RISC-V Instruction Set Architecture {ISA}
](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%201.md#risc-v-instruction-set-architecture-isa)
  + [Work of OS
](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%201.md#work-of-os)
  + [SoC Design Using Openlane
](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%201.md#soc-design-using-openlane)
  + [ASIC Design Flow
](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%201.md#asic-design-flow)
  + [ Labs](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%201.md#pictures-while-doing-the-labs)

* [Day 2](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%202.md)
   + [Defining width and height of the core and die](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%202.md#define-width-and-hiegh-of-the-core-and-die)
   + [Defining locations of preplaced cells
](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%202.md#define-locations-of-preplaced-cells)
   + [Locations of pre placed cells
](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%202.md#locations-of-pre-placed-cells)
   + [Placement and routing
](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%202.md#placement--routing)
   + [library characterization and modelling
](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%202.md#library-characteration-and-modelling)
   + [Cell design flow
](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%202.md#cell-design-flow)
   + [Propagation delay
](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%202.md#propogation-delay)
   + [Timing characterization
](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%202.md#timing-characterzation)
   + [Labs](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%202.md#pictures-while-doing-labs--)
 
* [Day 3](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%203.md#vtc---spice-simulation)
  + [Spice Simulation
](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%203.md#vtc---spice-simulation)
  + [Netlist Description
](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%203.md#-netlist-description-)
  + [Simulation Commands
](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%203.md#simulation-commands)
  + [16-mask CMOS process
](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%203.md#16-mask-cmos-process)
  + [Lightly Doped Drain{LDD} formation
](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%203.md#lihtly-doped-drainldd-formation)
  + [Short channel effect
](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%203.md#short-channel-effeft)
  + [Open source EDA tool development
](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%203.md#open-source-eda-tool-development)
  + [Labs](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%203.md#labs-pictures)

* [Day 4](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%204.md#power-aware-cts)
  + [Power Aware CTS
](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%204.md#power-aware-cts)
  + [Setup Timing Analysis
](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%204.md#setup-timing-analysis)
  + [CTC problems
](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%204.md#ctc-problems)
  + [What is glitch
](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%204.md#what-is-glitch)
  + [Hold timing Analysis
](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%204.md#hold-timing-analysis)
  + [Labs](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%204.md#lab-pictures)

* [Day 5](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%205.md)
  + [Routing](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%205.md#route)
  + [DRC Clean](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%205.md#drc-clean)
  + [Routing using Tritan-Route](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%205.md#routing-using-tritan-route)
  + [Tritan routing
](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%205.md#tritan-routing)
  + [Routing topology algorithm
](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%205.md#routing-topology-algorithm)
  + [Labs](https://github.com/rishabh7823/advanced-DCDC/blob/main/Day%205.md#lab-pictures) 
