#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5ed174cb5cf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5ed174c9fa90 .scope package, "arm7tdmi_pkg" "arm7tdmi_pkg" 3 1;
 .timescale 0 0;
P_0x5ed174ccbe80 .param/l "CPSR_C_BIT" 0 3 109, +C4<00000000000000000000000000011101>;
P_0x5ed174ccbec0 .param/l "CPSR_F_BIT" 0 3 112, +C4<00000000000000000000000000000110>;
P_0x5ed174ccbf00 .param/l "CPSR_I_BIT" 0 3 111, +C4<00000000000000000000000000000111>;
P_0x5ed174ccbf40 .param/l "CPSR_N_BIT" 0 3 107, +C4<00000000000000000000000000011111>;
P_0x5ed174ccbf80 .param/l "CPSR_T_BIT" 0 3 113, +C4<00000000000000000000000000000101>;
P_0x5ed174ccbfc0 .param/l "CPSR_V_BIT" 0 3 110, +C4<00000000000000000000000000011100>;
P_0x5ed174ccc000 .param/l "CPSR_Z_BIT" 0 3 108, +C4<00000000000000000000000000011110>;
P_0x5ed174ccc040 .param/l "R0" 0 3 89, C4<0000>;
P_0x5ed174ccc080 .param/l "R1" 0 3 90, C4<0001>;
P_0x5ed174ccc0c0 .param/l "R10" 0 3 99, C4<1010>;
P_0x5ed174ccc100 .param/l "R11" 0 3 100, C4<1011>;
P_0x5ed174ccc140 .param/l "R12" 0 3 101, C4<1100>;
P_0x5ed174ccc180 .param/l "R13" 0 3 102, C4<1101>;
P_0x5ed174ccc1c0 .param/l "R14" 0 3 103, C4<1110>;
P_0x5ed174ccc200 .param/l "R15" 0 3 104, C4<1111>;
P_0x5ed174ccc240 .param/l "R2" 0 3 91, C4<0010>;
P_0x5ed174ccc280 .param/l "R3" 0 3 92, C4<0011>;
P_0x5ed174ccc2c0 .param/l "R4" 0 3 93, C4<0100>;
P_0x5ed174ccc300 .param/l "R5" 0 3 94, C4<0101>;
P_0x5ed174ccc340 .param/l "R6" 0 3 95, C4<0110>;
P_0x5ed174ccc380 .param/l "R7" 0 3 96, C4<0111>;
P_0x5ed174ccc3c0 .param/l "R8" 0 3 97, C4<1000>;
P_0x5ed174ccc400 .param/l "R9" 0 3 98, C4<1001>;
enum0x5ed174b64b80 .enum4 (3)
   "FETCH" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY" 3'b011,
   "WRITEBACK" 3'b100
 ;
enum0x5ed174b654e0 .enum4 (5)
   "MODE_USER" 5'b10000,
   "MODE_FIQ" 5'b10001,
   "MODE_IRQ" 5'b10010,
   "MODE_SUPERVISOR" 5'b10011,
   "MODE_ABORT" 5'b10111,
   "MODE_UNDEFINED" 5'b11011,
   "MODE_SYSTEM" 5'b11111
 ;
enum0x5ed174b9b110 .enum4 (4)
   "INSTR_DATA_PROC" 4'b0000,
   "INSTR_MUL" 4'b0001,
   "INSTR_MUL_LONG" 4'b0010,
   "INSTR_SINGLE_SWAP" 4'b0011,
   "INSTR_BRANCH_EX" 4'b0100,
   "INSTR_HALFWORD_DT" 4'b0101,
   "INSTR_SINGLE_DT" 4'b0110,
   "INSTR_UNDEFINED" 4'b0111,
   "INSTR_BLOCK_DT" 4'b1000,
   "INSTR_BRANCH" 4'b1001,
   "INSTR_COPROCESSOR" 4'b1010,
   "INSTR_SWI" 4'b1011,
   "INSTR_PSR_TRANSFER" 4'b1100
 ;
enum0x5ed174c428d0 .enum4 (4)
   "ALU_AND" 4'b0000,
   "ALU_EOR" 4'b0001,
   "ALU_SUB" 4'b0010,
   "ALU_RSB" 4'b0011,
   "ALU_ADD" 4'b0100,
   "ALU_ADC" 4'b0101,
   "ALU_SBC" 4'b0110,
   "ALU_RSC" 4'b0111,
   "ALU_TST" 4'b1000,
   "ALU_TEQ" 4'b1001,
   "ALU_CMP" 4'b1010,
   "ALU_CMN" 4'b1011,
   "ALU_ORR" 4'b1100,
   "ALU_MOV" 4'b1101,
   "ALU_BIC" 4'b1110,
   "ALU_MVN" 4'b1111
 ;
enum0x5ed174c44480 .enum4 (4)
   "COND_EQ" 4'b0000,
   "COND_NE" 4'b0001,
   "COND_CS" 4'b0010,
   "COND_CC" 4'b0011,
   "COND_MI" 4'b0100,
   "COND_PL" 4'b0101,
   "COND_VS" 4'b0110,
   "COND_VC" 4'b0111,
   "COND_HI" 4'b1000,
   "COND_LS" 4'b1001,
   "COND_GE" 4'b1010,
   "COND_LT" 4'b1011,
   "COND_GT" 4'b1100,
   "COND_LE" 4'b1101,
   "COND_AL" 4'b1110,
   "COND_NV" 4'b1111
 ;
enum0x5ed174c46030 .enum4 (2)
   "SHIFT_LSL" 2'b00,
   "SHIFT_LSR" 2'b01,
   "SHIFT_ASR" 2'b10,
   "SHIFT_ROR" 2'b11
 ;
enum0x5ed174c468c0 .enum4 (3)
   "CP_CDP" 3'b000,
   "CP_LDC" 3'b001,
   "CP_STC" 3'b010,
   "CP_MCR" 3'b011,
   "CP_MRC" 3'b100
 ;
enum0x5ed174c47300 .enum4 (5)
   "THUMB_ALU_IMM" 5'b00000,
   "THUMB_ALU_REG" 5'b00001,
   "THUMB_SHIFT" 5'b00010,
   "THUMB_CMP_MOV_IMM" 5'b00011,
   "THUMB_ALU_HI" 5'b00100,
   "THUMB_PC_REL_LOAD" 5'b00101,
   "THUMB_LOAD_STORE" 5'b00110,
   "THUMB_LOAD_STORE_IMM" 5'b00111,
   "THUMB_LOAD_STORE_HW" 5'b01000,
   "THUMB_SP_REL_LOAD" 5'b01001,
   "THUMB_GET_REL_ADDR" 5'b01010,
   "THUMB_ADD_SUB_SP" 5'b01011,
   "THUMB_PUSH_POP" 5'b01100,
   "THUMB_LOAD_STORE_MULT" 5'b01101,
   "THUMB_BRANCH_COND" 5'b01110,
   "THUMB_BRANCH_UNCOND" 5'b01111,
   "THUMB_BL_HIGH" 5'b10000,
   "THUMB_BL_LOW" 5'b10001,
   "THUMB_SWI" 5'b10010
 ;
S_0x5ed174c9ff10 .scope module, "embeddedice_test_tb" "embeddedice_test_tb" 4 7;
 .timescale -9 -12;
L_0x5ed174d01180 .functor NOT 1, v0x5ed174cedaf0_0, C4<0>, C4<0>, C4<0>;
v0x5ed174cecb00_0 .net "breakpoint", 0 0, v0x5ed174cde6b0_0;  1 drivers
v0x5ed174cecba0_0 .var "clk", 0 0;
v0x5ed174cecc60_0 .net "dbgack", 0 0, v0x5ed174cdedf0_0;  1 drivers
v0x5ed174cecd00_0 .var "dbgrq", 0 0;
v0x5ed174cecdf0_0 .net "debug_abort", 0 0, v0x5ed174cdef70_0;  1 drivers
v0x5ed174cecf30_0 .var "debug_addr", 31 0;
v0x5ed174ced060_0 .var "debug_data", 31 0;
v0x5ed174ced190_0 .net "debug_en", 0 0, L_0x5ed174c73710;  1 drivers
v0x5ed174ced230_0 .var "debug_exec", 0 0;
v0x5ed174ced360_0 .var "debug_instr", 31 0;
v0x5ed174ced420_0 .var "debug_lock", 0 0;
v0x5ed174ced510_0 .var "debug_mas", 0 0;
v0x5ed174ced600_0 .var "debug_mem", 0 0;
v0x5ed174ced6f0_0 .var "debug_mode", 4 0;
v0x5ed174ced800_0 .var "debug_pc", 31 0;
v0x5ed174ced910_0 .net "debug_req", 0 0, v0x5ed174cdfee0_0;  1 drivers
v0x5ed174ceda00_0 .net "debug_restart", 0 0, v0x5ed174cdffa0_0;  1 drivers
v0x5ed174cedaf0_0 .var "debug_rw", 0 0;
v0x5ed174cedb90_0 .var "debug_seq", 0 0;
v0x5ed174cedc80_0 .var "debug_thumb", 0 0;
v0x5ed174cedd70_0 .var "extern_dbg", 0 0;
v0x5ed174cede60_0 .var "rst_n", 0 0;
v0x5ed174cedf50_0 .var "tck", 0 0;
v0x5ed174cedff0_0 .var "tdi", 0 0;
v0x5ed174cee090_0 .net "tdo", 0 0, v0x5ed174ce7a60_0;  1 drivers
v0x5ed174cee180_0 .var "test_passed", 0 0;
v0x5ed174cee240_0 .var/2s "tests_passed", 31 0;
v0x5ed174cee320_0 .var/2s "tests_run", 31 0;
v0x5ed174cee400_0 .var "tms", 0 0;
v0x5ed174cee4a0_0 .var "trst_n", 0 0;
v0x5ed174cee540_0 .net "watchpoint", 0 0, v0x5ed174ce16c0_0;  1 drivers
S_0x5ed174ca0310 .scope task, "jtag_reset" "jtag_reset" 4 122, 4 122 0, S_0x5ed174c9ff10;
 .timescale -9 -12;
E_0x5ed174bf9af0 .event posedge, v0x5ed174cdc9a0_0;
TD_embeddedice_test_tb.jtag_reset ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174cee400_0, 0, 1;
    %pushi/vec4 6, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5ed174bf9af0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ed174cee400_0, 0, 1;
    %wait E_0x5ed174bf9af0;
    %vpi_call/w 4 127 "$display", "JTAG TAP reset completed" {0 0 0};
    %end;
S_0x5ed174cc27e0 .scope task, "shift_dr" "shift_dr" 4 154, 4 154 0, S_0x5ed174c9ff10;
 .timescale -9 -12;
v0x5ed174c73b50_0 .var "data_in", 36 0;
v0x5ed174c72c50_0 .var "data_out", 36 0;
v0x5ed174c711f0_0 .var "shift_reg", 36 0;
TD_embeddedice_test_tb.shift_dr ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174cee400_0, 0, 1;
    %wait E_0x5ed174bf9af0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ed174cee400_0, 0, 1;
    %wait E_0x5ed174bf9af0;
    %load/vec4 v0x5ed174c73b50_0;
    %store/vec4 v0x5ed174c711f0_0, 0, 37;
    %fork t_1, S_0x5ed174c98730;
    %jmp t_0;
    .scope S_0x5ed174c98730;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ed174c73870_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5ed174c73870_0;
    %cmpi/s 37, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x5ed174c711f0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5ed174cedff0_0, 0, 1;
    %load/vec4 v0x5ed174c73870_0;
    %cmpi/e 36, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %store/vec4 v0x5ed174cee400_0, 0, 1;
    %wait E_0x5ed174bf9af0;
    %delay 1000, 0;
    %load/vec4 v0x5ed174cee090_0;
    %load/vec4 v0x5ed174c711f0_0;
    %parti/s 36, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ed174c711f0_0, 0, 37;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5ed174c73870_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5ed174c73870_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x5ed174cc27e0;
t_0 %join;
    %load/vec4 v0x5ed174c711f0_0;
    %store/vec4 v0x5ed174c72c50_0, 0, 37;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174cee400_0, 0, 1;
    %wait E_0x5ed174bf9af0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ed174cee400_0, 0, 1;
    %wait E_0x5ed174bf9af0;
    %vpi_call/w 4 189 "$display", "Shifted DR: In=0x%08X, Out=0x%08X", v0x5ed174c73b50_0, v0x5ed174c72c50_0 {0 0 0};
    %end;
S_0x5ed174c98730 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 167, 4 167 0, S_0x5ed174cc27e0;
 .timescale -9 -12;
v0x5ed174c73870_0 .var/2s "i", 31 0;
S_0x5ed174cd8bb0 .scope task, "shift_ir" "shift_ir" 4 131, 4 131 0, S_0x5ed174c9ff10;
 .timescale -9 -12;
v0x5ed174c98590_0 .var "instruction", 3 0;
TD_embeddedice_test_tb.shift_ir ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174cee400_0, 0, 1;
    %wait E_0x5ed174bf9af0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174cee400_0, 0, 1;
    %wait E_0x5ed174bf9af0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ed174cee400_0, 0, 1;
    %wait E_0x5ed174bf9af0;
    %fork t_3, S_0x5ed174cd8d90;
    %jmp t_2;
    .scope S_0x5ed174cd8d90;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ed174cb96e0_0, 0, 32;
T_2.6 ;
    %load/vec4 v0x5ed174cb96e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v0x5ed174c98590_0;
    %load/vec4 v0x5ed174cb96e0_0;
    %part/s 1;
    %store/vec4 v0x5ed174cedff0_0, 0, 1;
    %load/vec4 v0x5ed174cb96e0_0;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %store/vec4 v0x5ed174cee400_0, 0, 1;
    %wait E_0x5ed174bf9af0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5ed174cb96e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5ed174cb96e0_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %end;
    .scope S_0x5ed174cd8bb0;
t_2 %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174cee400_0, 0, 1;
    %wait E_0x5ed174bf9af0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ed174cee400_0, 0, 1;
    %wait E_0x5ed174bf9af0;
    %vpi_call/w 4 150 "$display", "Shifted IR: 0x%1X", v0x5ed174c98590_0 {0 0 0};
    %end;
S_0x5ed174cd8d90 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 140, 4 140 0, S_0x5ed174cd8bb0;
 .timescale -9 -12;
v0x5ed174cb96e0_0 .var/2s "i", 31 0;
S_0x5ed174cd9030 .scope task, "test_bypass" "test_bypass" 4 218, 4 218 0, S_0x5ed174c9ff10;
 .timescale -9 -12;
v0x5ed174bf20a0_0 .var "bypass_out", 36 0;
TD_embeddedice_test_tb.test_bypass ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5ed174cee320_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5ed174cee320_0, 0, 32;
    %vpi_call/w 4 222 "$display", "\012=== Testing BYPASS ===" {0 0 0};
    %fork TD_embeddedice_test_tb.jtag_reset, S_0x5ed174ca0310;
    %join;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5ed174c98590_0, 0, 4;
    %fork TD_embeddedice_test_tb.shift_ir, S_0x5ed174cd8bb0;
    %join;
    %pushi/vec4 2779096485, 0, 37;
    %store/vec4 v0x5ed174c73b50_0, 0, 37;
    %fork TD_embeddedice_test_tb.shift_dr, S_0x5ed174cc27e0;
    %join;
    %load/vec4 v0x5ed174c72c50_0;
    %store/vec4 v0x5ed174bf20a0_0, 0, 37;
    %load/vec4 v0x5ed174bf20a0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 2779096485, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5ed174bf20a0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5ed174bf20a0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x5ed174cee180_0, 0, 1;
    %load/vec4 v0x5ed174cee180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5ed174cee240_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5ed174cee240_0, 0, 32;
    %vpi_call/w 4 234 "$display", "\342\234\205 BYPASS test PASSED" {0 0 0};
    %jmp T_3.11;
T_3.10 ;
    %vpi_call/w 4 236 "$display", "\342\235\214 BYPASS test FAILED" {0 0 0};
    %vpi_call/w 4 237 "$display", "   Expected: 0x52D2D2D2, got: 0x%08X", &PV<v0x5ed174bf20a0_0, 0, 32> {0 0 0};
T_3.11 ;
    %end;
S_0x5ed174cd9270 .scope task, "test_debug_request" "test_debug_request" 4 269, 4 269 0, S_0x5ed174c9ff10;
 .timescale -9 -12;
E_0x5ed174bf9830 .event posedge, v0x5ed174cded30_0;
TD_embeddedice_test_tb.test_debug_request ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5ed174cee320_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5ed174cee320_0, 0, 32;
    %vpi_call/w 4 271 "$display", "\012=== Testing Debug Request ===" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174cecd00_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_4.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.13, 5;
    %jmp/1 T_4.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5ed174bf9830;
    %jmp T_4.12;
T_4.13 ;
    %pop/vec4 1;
    %load/vec4 v0x5ed174cecc60_0;
    %store/vec4 v0x5ed174cee180_0, 0, 1;
    %load/vec4 v0x5ed174cee180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5ed174cee240_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5ed174cee240_0, 0, 32;
    %vpi_call/w 4 281 "$display", "\342\234\205 Debug request test PASSED" {0 0 0};
    %jmp T_4.15;
T_4.14 ;
    %vpi_call/w 4 283 "$display", "\342\235\214 Debug request test FAILED" {0 0 0};
    %vpi_call/w 4 284 "$display", "   DBGACK not asserted" {0 0 0};
T_4.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ed174cecd00_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_4.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.17, 5;
    %jmp/1 T_4.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5ed174bf9830;
    %jmp T_4.16;
T_4.17 ;
    %pop/vec4 1;
    %end;
S_0x5ed174cd94e0 .scope task, "test_embeddedice_access" "test_embeddedice_access" 4 242, 4 242 0, S_0x5ed174c9ff10;
 .timescale -9 -12;
v0x5ed174cd96c0_0 .var "ice_data", 36 0;
TD_embeddedice_test_tb.test_embeddedice_access ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5ed174cee320_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5ed174cee320_0, 0, 32;
    %vpi_call/w 4 246 "$display", "\012=== Testing EmbeddedICE Access ===" {0 0 0};
    %fork TD_embeddedice_test_tb.jtag_reset, S_0x5ed174ca0310;
    %join;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5ed174c98590_0, 0, 4;
    %fork TD_embeddedice_test_tb.shift_ir, S_0x5ed174cd8bb0;
    %join;
    %pushi/vec4 1, 0, 37;
    %store/vec4 v0x5ed174c73b50_0, 0, 37;
    %fork TD_embeddedice_test_tb.shift_dr, S_0x5ed174cc27e0;
    %join;
    %load/vec4 v0x5ed174c72c50_0;
    %store/vec4 v0x5ed174cd96c0_0, 0, 37;
    %pushi/vec4 0, 0, 37;
    %store/vec4 v0x5ed174c73b50_0, 0, 37;
    %fork TD_embeddedice_test_tb.shift_dr, S_0x5ed174cc27e0;
    %join;
    %load/vec4 v0x5ed174c72c50_0;
    %store/vec4 v0x5ed174cd96c0_0, 0, 37;
    %load/vec4 v0x5ed174cd96c0_0;
    %parti/s 5, 32, 7;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5ed174cee180_0, 0, 1;
    %load/vec4 v0x5ed174cee180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5ed174cee240_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5ed174cee240_0, 0, 32;
    %vpi_call/w 4 261 "$display", "\342\234\205 EmbeddedICE access test PASSED" {0 0 0};
    %jmp T_5.19;
T_5.18 ;
    %vpi_call/w 4 263 "$display", "\342\235\214 EmbeddedICE access test FAILED" {0 0 0};
    %vpi_call/w 4 264 "$display", "   Data: 0x%08X", v0x5ed174cd96c0_0 {0 0 0};
T_5.19 ;
    %end;
S_0x5ed174cd97c0 .scope task, "test_idcode" "test_idcode" 4 193, 4 193 0, S_0x5ed174c9ff10;
 .timescale -9 -12;
v0x5ed174cd99a0_0 .var "idcode", 36 0;
TD_embeddedice_test_tb.test_idcode ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5ed174cee320_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5ed174cee320_0, 0, 32;
    %vpi_call/w 4 197 "$display", "\012=== Testing IDCODE ===" {0 0 0};
    %fork TD_embeddedice_test_tb.jtag_reset, S_0x5ed174ca0310;
    %join;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x5ed174c98590_0, 0, 4;
    %fork TD_embeddedice_test_tb.shift_ir, S_0x5ed174cd8bb0;
    %join;
    %pushi/vec4 0, 0, 37;
    %store/vec4 v0x5ed174c73b50_0, 0, 37;
    %fork TD_embeddedice_test_tb.shift_dr, S_0x5ed174cc27e0;
    %join;
    %load/vec4 v0x5ed174c72c50_0;
    %store/vec4 v0x5ed174cd99a0_0, 0, 37;
    %load/vec4 v0x5ed174cd99a0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5ed174cd99a0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x5ed174cee180_0, 0, 1;
    %load/vec4 v0x5ed174cee180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.20, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5ed174cee240_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5ed174cee240_0, 0, 32;
    %vpi_call/w 4 209 "$display", "\342\234\205 IDCODE test PASSED" {0 0 0};
    %vpi_call/w 4 210 "$display", "   IDCODE: 0x%08X", &PV<v0x5ed174cd99a0_0, 0, 32> {0 0 0};
    %jmp T_6.21;
T_6.20 ;
    %vpi_call/w 4 212 "$display", "\342\235\214 IDCODE test FAILED" {0 0 0};
    %vpi_call/w 4 213 "$display", "   Expected valid IDCODE, got: 0x%08X", &PV<v0x5ed174cd99a0_0, 0, 32> {0 0 0};
T_6.21 ;
    %end;
S_0x5ed174cd9aa0 .scope task, "test_watchpoint" "test_watchpoint" 4 293, 4 293 0, S_0x5ed174c9ff10;
 .timescale -9 -12;
v0x5ed174cd9c80_0 .var "ice_data", 36 0;
TD_embeddedice_test_tb.test_watchpoint ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5ed174cee320_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5ed174cee320_0, 0, 32;
    %vpi_call/w 4 297 "$display", "\012=== Testing Watchpoint ===" {0 0 0};
    %fork TD_embeddedice_test_tb.jtag_reset, S_0x5ed174ca0310;
    %join;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5ed174c98590_0, 0, 4;
    %fork TD_embeddedice_test_tb.shift_ir, S_0x5ed174cd8bb0;
    %join;
    %pushi/vec4 8, 0, 5;
    %load/vec4 v0x5ed174cecf30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ed174c73b50_0, 0, 37;
    %fork TD_embeddedice_test_tb.shift_dr, S_0x5ed174cc27e0;
    %join;
    %load/vec4 v0x5ed174c72c50_0;
    %store/vec4 v0x5ed174cd9c80_0, 0, 37;
    %pushi/vec4 2684354560, 0, 33;
    %concati/vec4 1, 0, 4;
    %store/vec4 v0x5ed174c73b50_0, 0, 37;
    %fork TD_embeddedice_test_tb.shift_dr, S_0x5ed174cc27e0;
    %join;
    %load/vec4 v0x5ed174c72c50_0;
    %store/vec4 v0x5ed174cd9c80_0, 0, 37;
    %vpi_call/w 4 309 "$display", "Before memory access: debug_addr=0x%08X, debug_mem=%b, watchpoint=%b", v0x5ed174cecf30_0, v0x5ed174ced600_0, v0x5ed174cee540_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174ced600_0, 0, 1;
    %wait E_0x5ed174bf9830;
    %vpi_call/w 4 313 "$display", "After 1 clock: debug_mem=%b, watchpoint=%b", v0x5ed174ced600_0, v0x5ed174cee540_0 {0 0 0};
    %wait E_0x5ed174bf9830;
    %vpi_call/w 4 315 "$display", "After 2 clocks: debug_mem=%b, watchpoint=%b", v0x5ed174ced600_0, v0x5ed174cee540_0 {0 0 0};
    %load/vec4 v0x5ed174cee540_0;
    %store/vec4 v0x5ed174cee180_0, 0, 1;
    %load/vec4 v0x5ed174cee180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.22, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5ed174cee240_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5ed174cee240_0, 0, 32;
    %vpi_call/w 4 321 "$display", "\342\234\205 Watchpoint test PASSED" {0 0 0};
    %jmp T_7.23;
T_7.22 ;
    %vpi_call/w 4 323 "$display", "\342\235\214 Watchpoint test FAILED" {0 0 0};
    %vpi_call/w 4 324 "$display", "   Watchpoint not triggered" {0 0 0};
T_7.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ed174ced600_0, 0, 1;
    %end;
S_0x5ed174cd9d80 .scope module, "u_debug_wrapper" "arm7tdmi_debug_wrapper" 4 57, 5 7 0, S_0x5ed174c9ff10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tck";
    .port_info 3 /INPUT 1 "tms";
    .port_info 4 /INPUT 1 "tdi";
    .port_info 5 /OUTPUT 1 "tdo";
    .port_info 6 /INPUT 1 "trst_n";
    .port_info 7 /INPUT 1 "dbgrq";
    .port_info 8 /OUTPUT 1 "dbgack";
    .port_info 9 /INPUT 1 "extern_dbg";
    .port_info 10 /INPUT 32 "debug_pc";
    .port_info 11 /INPUT 32 "debug_instr";
    .port_info 12 /INPUT 32 "debug_addr";
    .port_info 13 /INPUT 32 "debug_data";
    .port_info 14 /INPUT 1 "debug_rw";
    .port_info 15 /INPUT 1 "debug_mas";
    .port_info 16 /INPUT 1 "debug_seq";
    .port_info 17 /INPUT 1 "debug_lock";
    .port_info 18 /INPUT 5 "debug_mode";
    .port_info 19 /INPUT 1 "debug_thumb";
    .port_info 20 /INPUT 1 "debug_exec";
    .port_info 21 /INPUT 1 "debug_mem";
    .port_info 22 /OUTPUT 1 "debug_en";
    .port_info 23 /OUTPUT 1 "debug_req";
    .port_info 24 /OUTPUT 1 "debug_restart";
    .port_info 25 /OUTPUT 1 "debug_abort";
    .port_info 26 /OUTPUT 1 "breakpoint";
    .port_info 27 /OUTPUT 1 "watchpoint";
    .port_info 28 /INPUT 32 "addr_core_out";
    .port_info 29 /OUTPUT 32 "addr_pin_out";
    .port_info 30 /INPUT 32 "addr_pin_in";
    .port_info 31 /INPUT 32 "data_core_out";
    .port_info 32 /OUTPUT 32 "data_pin_out";
    .port_info 33 /INPUT 32 "data_pin_in";
    .port_info 34 /OUTPUT 32 "data_core_in";
    .port_info 35 /INPUT 1 "nrw_core_out";
    .port_info 36 /OUTPUT 1 "nrw_pin_out";
    .port_info 37 /INPUT 1 "nrw_pin_in";
    .port_info 38 /OUTPUT 1 "nrw_core_in";
    .port_info 39 /INPUT 1 "nwait_pin_in";
    .port_info 40 /OUTPUT 1 "nwait_core_in";
    .port_info 41 /INPUT 1 "abort_pin_in";
    .port_info 42 /OUTPUT 1 "abort_core_in";
    .port_info 43 /INPUT 1 "noe_core_out";
    .port_info 44 /OUTPUT 1 "noe_pin_out";
    .port_info 45 /INPUT 1 "nwe_core_out";
    .port_info 46 /OUTPUT 1 "nwe_pin_out";
L_0x5ed174cf0ee0 .functor BUFZ 1, L_0x5ed174cefd60, C4<0>, C4<0>, C4<0>;
v0x5ed174ce8300_0 .net "abort_core_in", 0 0, v0x5ed174cdb5c0_0;  1 drivers
L_0x73cb5665d720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ed174ce83f0_0 .net "abort_pin_in", 0 0, L_0x73cb5665d720;  1 drivers
v0x5ed174ce84c0_0 .net "addr_core_out", 31 0, v0x5ed174cecf30_0;  1 drivers
L_0x73cb5665d600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ed174ce8590_0 .net "addr_pin_in", 31 0, L_0x73cb5665d600;  1 drivers
v0x5ed174ce8630_0 .net "addr_pin_out", 31 0, v0x5ed174cdb960_0;  1 drivers
v0x5ed174ce8720_0 .net "breakpoint", 0 0, v0x5ed174cde6b0_0;  alias, 1 drivers
v0x5ed174ce87f0_0 .net "bscan_select", 0 0, v0x5ed174ce2ed0_0;  1 drivers
v0x5ed174ce88e0_0 .net "bscan_tdo", 0 0, L_0x5ed174cf0df0;  1 drivers
v0x5ed174ce89d0_0 .net "bypass_select", 0 0, v0x5ed174ce66e0_0;  1 drivers
v0x5ed174ce8a70_0 .net "capture_dr", 0 0, L_0x5ed174ceea40;  1 drivers
v0x5ed174ce8ba0_0 .net "capture_ir", 0 0, L_0x5ed174cef3c0;  1 drivers
v0x5ed174ce8c40_0 .net "clk", 0 0, v0x5ed174cecba0_0;  1 drivers
v0x5ed174ce8d10_0 .net "core_scan_select", 0 0, v0x5ed174ce3220_0;  1 drivers
L_0x73cb5665d5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ed174ce8de0_0 .net "core_scan_tdo", 0 0, L_0x73cb5665d5b8;  1 drivers
v0x5ed174ce8eb0_0 .net "current_ir", 3 0, L_0x5ed174c72230;  1 drivers
v0x5ed174ce8f80_0 .net "data_core_in", 31 0, v0x5ed174cdbca0_0;  1 drivers
v0x5ed174ce9050_0 .net "data_core_out", 31 0, v0x5ed174ced060_0;  1 drivers
L_0x73cb5665d648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ed174ce90f0_0 .net "data_pin_in", 31 0, L_0x73cb5665d648;  1 drivers
v0x5ed174ce9190_0 .net "data_pin_out", 31 0, v0x5ed174cdbf40_0;  1 drivers
v0x5ed174ce9260_0 .net "dbgack", 0 0, v0x5ed174cdedf0_0;  alias, 1 drivers
v0x5ed174ce9330_0 .net "dbgrq", 0 0, v0x5ed174cecd00_0;  1 drivers
v0x5ed174ce9400_0 .net "debug_abort", 0 0, v0x5ed174cdef70_0;  alias, 1 drivers
v0x5ed174ce94d0_0 .net "debug_addr", 31 0, v0x5ed174cecf30_0;  alias, 1 drivers
v0x5ed174ce9570_0 .net "debug_data", 31 0, v0x5ed174ced060_0;  alias, 1 drivers
v0x5ed174ce9610_0 .net "debug_en", 0 0, L_0x5ed174c73710;  alias, 1 drivers
v0x5ed174ce96e0_0 .net "debug_exec", 0 0, v0x5ed174ced230_0;  1 drivers
v0x5ed174ce97b0_0 .net "debug_instr", 31 0, v0x5ed174ced360_0;  1 drivers
v0x5ed174ce9880_0 .net "debug_lock", 0 0, v0x5ed174ced420_0;  1 drivers
v0x5ed174ce9950_0 .net "debug_mas", 0 0, v0x5ed174ced510_0;  1 drivers
v0x5ed174ce9a20_0 .net "debug_mem", 0 0, v0x5ed174ced600_0;  1 drivers
v0x5ed174ce9af0_0 .net "debug_mode", 4 0, v0x5ed174ced6f0_0;  1 drivers
v0x5ed174ce9bc0_0 .net "debug_pc", 31 0, v0x5ed174ced800_0;  1 drivers
v0x5ed174ce9c90_0 .net "debug_req", 0 0, v0x5ed174cdfee0_0;  alias, 1 drivers
v0x5ed174ce9f70_0 .net "debug_restart", 0 0, v0x5ed174cdffa0_0;  alias, 1 drivers
v0x5ed174cea040_0 .net "debug_rw", 0 0, v0x5ed174cedaf0_0;  1 drivers
v0x5ed174cea0e0_0 .net "debug_select", 0 0, v0x5ed174ce33a0_0;  1 drivers
v0x5ed174cea1b0_0 .net "debug_seq", 0 0, v0x5ed174cedb90_0;  1 drivers
v0x5ed174cea280_0 .net "debug_tdo", 0 0, L_0x5ed174cf0ee0;  1 drivers
v0x5ed174cea350_0 .net "debug_thumb", 0 0, v0x5ed174cedc80_0;  1 drivers
v0x5ed174cea420_0 .net "exit1_dr", 0 0, L_0x5ed174ceec20;  1 drivers
v0x5ed174cea4f0_0 .net "exit1_ir", 0 0, L_0x5ed174cef660;  1 drivers
v0x5ed174cea5c0_0 .net "exit2_dr", 0 0, L_0x5ed174ceeee0;  1 drivers
v0x5ed174cea690_0 .net "exit2_ir", 0 0, L_0x5ed174cef960;  1 drivers
v0x5ed174cea760_0 .net "extern_dbg", 0 0, v0x5ed174cedd70_0;  1 drivers
v0x5ed174cea830_0 .var "extest_mode", 0 0;
v0x5ed174cea900_0 .net "ice_select", 0 0, v0x5ed174ce6ce0_0;  1 drivers
v0x5ed174cea9a0_0 .net "ice_tdo", 0 0, L_0x5ed174cefd60;  1 drivers
v0x5ed174ceaa90_0 .net "idcode_select", 0 0, v0x5ed174ce6e20_0;  1 drivers
v0x5ed174ceab30_0 .net "noe_core_out", 0 0, v0x5ed174cedaf0_0;  alias, 1 drivers
v0x5ed174ceabd0_0 .net "noe_pin_out", 0 0, v0x5ed174cdc1a0_0;  1 drivers
v0x5ed174ceac70_0 .net "nrw_core_in", 0 0, v0x5ed174cdc260_0;  1 drivers
v0x5ed174cead40_0 .net "nrw_core_out", 0 0, v0x5ed174cedaf0_0;  alias, 1 drivers
L_0x73cb5665d690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ed174ceade0_0 .net "nrw_pin_in", 0 0, L_0x73cb5665d690;  1 drivers
v0x5ed174ceaeb0_0 .net "nrw_pin_out", 0 0, v0x5ed174cdc460_0;  1 drivers
v0x5ed174ceaf80_0 .net "nwait_core_in", 0 0, v0x5ed174cdc520_0;  1 drivers
L_0x73cb5665d6d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ed174ceb050_0 .net "nwait_pin_in", 0 0, L_0x73cb5665d6d8;  1 drivers
v0x5ed174ceb120_0 .net "nwe_core_out", 0 0, L_0x5ed174d01180;  1 drivers
v0x5ed174ceb1f0_0 .net "nwe_pin_out", 0 0, v0x5ed174cdc760_0;  1 drivers
v0x5ed174ceb2c0_0 .net "pause_dr", 0 0, L_0x5ed174ceeda0;  1 drivers
v0x5ed174ceb390_0 .net "pause_ir", 0 0, L_0x5ed174cef7a0;  1 drivers
v0x5ed174ceb460_0 .net "rst_n", 0 0, v0x5ed174cede60_0;  1 drivers
v0x5ed174ceb530_0 .net "run_test_idle", 0 0, L_0x5ed174cee770;  1 drivers
v0x5ed174ceb600_0 .var "sample_mode", 0 0;
v0x5ed174ceb6d0_0 .var "scan_chain_id", 3 0;
v0x5ed174ceb7a0_0 .net "scan_enable", 0 0, L_0x5ed174cc8560;  1 drivers
v0x5ed174cebc80_0 .net "scan_mode", 0 0, L_0x5ed174cf0c90;  1 drivers
v0x5ed174cebd50_0 .net "scan_n_select", 0 0, v0x5ed174ce7380_0;  1 drivers
v0x5ed174cebdf0_0 .net "scan_n_tdo", 0 0, v0x5ed174ce3b80_0;  1 drivers
v0x5ed174cebee0_0 .net "select_dr_scan", 0 0, L_0x5ed174cee900;  1 drivers
v0x5ed174cebf80_0 .net "select_ir_scan", 0 0, L_0x5ed174cef220;  1 drivers
v0x5ed174cec020_0 .net "shift_dr", 0 0, L_0x5ed174ceeb30;  1 drivers
v0x5ed174cec150_0 .net "shift_ir", 0 0, L_0x5ed174cef4b0;  1 drivers
v0x5ed174cec220_0 .net "tck", 0 0, v0x5ed174cedf50_0;  1 drivers
v0x5ed174cec350_0 .net "tdi", 0 0, v0x5ed174cedff0_0;  1 drivers
v0x5ed174cec480_0 .net "tdo", 0 0, v0x5ed174ce7a60_0;  alias, 1 drivers
v0x5ed174cec550_0 .net "test_logic_reset", 0 0, L_0x5ed174cee630;  1 drivers
v0x5ed174cec620_0 .net "test_mode", 0 0, L_0x5ed174cf0c20;  1 drivers
v0x5ed174cec6c0_0 .net "tms", 0 0, v0x5ed174cee400_0;  1 drivers
v0x5ed174cec760_0 .net "trst_n", 0 0, v0x5ed174cee4a0_0;  1 drivers
v0x5ed174cec890_0 .net "update_dr", 0 0, L_0x5ed174cef180;  1 drivers
v0x5ed174cec9c0_0 .net "update_ir", 0 0, L_0x5ed174cefaa0;  1 drivers
v0x5ed174ceca60_0 .net "watchpoint", 0 0, v0x5ed174ce16c0_0;  alias, 1 drivers
E_0x5ed174bfed90 .event edge, v0x5ed174ce6900_0;
S_0x5ed174cda410 .scope module, "u_boundary_scan" "arm7tdmi_boundary_scan" 5 214, 6 5 0, S_0x5ed174cd9d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "tck";
    .port_info 1 /INPUT 1 "tdi";
    .port_info 2 /OUTPUT 1 "tdo";
    .port_info 3 /INPUT 1 "bscan_select";
    .port_info 4 /INPUT 1 "capture_dr";
    .port_info 5 /INPUT 1 "shift_dr";
    .port_info 6 /INPUT 1 "update_dr";
    .port_info 7 /INPUT 1 "trst_n";
    .port_info 8 /INPUT 1 "test_mode";
    .port_info 9 /INPUT 1 "extest_mode";
    .port_info 10 /INPUT 1 "sample_mode";
    .port_info 11 /INPUT 32 "addr_core_out";
    .port_info 12 /OUTPUT 32 "addr_pin_out";
    .port_info 13 /INPUT 32 "addr_pin_in";
    .port_info 14 /INPUT 32 "data_core_out";
    .port_info 15 /OUTPUT 32 "data_pin_out";
    .port_info 16 /INPUT 32 "data_pin_in";
    .port_info 17 /OUTPUT 32 "data_core_in";
    .port_info 18 /INPUT 1 "nrw_core_out";
    .port_info 19 /OUTPUT 1 "nrw_pin_out";
    .port_info 20 /INPUT 1 "nrw_pin_in";
    .port_info 21 /OUTPUT 1 "nrw_core_in";
    .port_info 22 /INPUT 1 "nwait_pin_in";
    .port_info 23 /OUTPUT 1 "nwait_core_in";
    .port_info 24 /INPUT 1 "abort_pin_in";
    .port_info 25 /OUTPUT 1 "abort_core_in";
    .port_info 26 /INPUT 1 "noe_core_out";
    .port_info 27 /OUTPUT 1 "noe_pin_out";
    .port_info 28 /INPUT 1 "nwe_core_out";
    .port_info 29 /OUTPUT 1 "nwe_pin_out";
P_0x5ed174cda5c0 .param/l "ABORT_CELL" 1 6 72, +C4<00000000000000000000000001000010>;
P_0x5ed174cda600 .param/l "ADDR_END" 1 6 63, +C4<00000000000000000000000000011111>;
P_0x5ed174cda640 .param/l "ADDR_START" 1 6 62, +C4<00000000000000000000000000000000>;
P_0x5ed174cda680 .param/l "BSC_LENGTH" 1 6 54, +C4<00000000000000000000000010000000>;
P_0x5ed174cda6c0 .param/l "DATA_END" 1 6 67, +C4<00000000000000000000000000111111>;
P_0x5ed174cda700 .param/l "DATA_START" 1 6 66, +C4<00000000000000000000000000100000>;
P_0x5ed174cda740 .param/l "NOE_CELL" 1 6 73, +C4<00000000000000000000000001000011>;
P_0x5ed174cda780 .param/l "NRW_CELL" 1 6 70, +C4<00000000000000000000000001000000>;
P_0x5ed174cda7c0 .param/l "NWAIT_CELL" 1 6 71, +C4<00000000000000000000000001000001>;
P_0x5ed174cda800 .param/l "NWE_CELL" 1 6 74, +C4<00000000000000000000000001000100>;
v0x5ed174cdb3e0_0 .net *"_ivl_1", 0 0, L_0x5ed174cf0d50;  1 drivers
o0x73cb566a6258 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5ed174cdb4e0_0 name=_ivl_2
v0x5ed174cdb5c0_0 .var "abort_core_in", 0 0;
v0x5ed174cdb690_0 .net "abort_pin_in", 0 0, L_0x73cb5665d720;  alias, 1 drivers
v0x5ed174cdb750_0 .net "addr_core_out", 31 0, v0x5ed174cecf30_0;  alias, 1 drivers
v0x5ed174cdb880_0 .net "addr_pin_in", 31 0, L_0x73cb5665d600;  alias, 1 drivers
v0x5ed174cdb960_0 .var "addr_pin_out", 31 0;
v0x5ed174cdba40_0 .var "boundary_scan_reg", 127 0;
v0x5ed174cdbb20_0 .net "bscan_select", 0 0, v0x5ed174ce2ed0_0;  alias, 1 drivers
v0x5ed174cdbbe0_0 .net "capture_dr", 0 0, L_0x5ed174ceea40;  alias, 1 drivers
v0x5ed174cdbca0_0 .var "data_core_in", 31 0;
v0x5ed174cdbd80_0 .net "data_core_out", 31 0, v0x5ed174ced060_0;  alias, 1 drivers
v0x5ed174cdbe60_0 .net "data_pin_in", 31 0, L_0x73cb5665d648;  alias, 1 drivers
v0x5ed174cdbf40_0 .var "data_pin_out", 31 0;
v0x5ed174cdc020_0 .net "extest_mode", 0 0, v0x5ed174cea830_0;  1 drivers
v0x5ed174cdc0e0_0 .net "noe_core_out", 0 0, v0x5ed174cedaf0_0;  alias, 1 drivers
v0x5ed174cdc1a0_0 .var "noe_pin_out", 0 0;
v0x5ed174cdc260_0 .var "nrw_core_in", 0 0;
v0x5ed174cdc320_0 .net "nrw_core_out", 0 0, v0x5ed174cedaf0_0;  alias, 1 drivers
v0x5ed174cdc3c0_0 .net "nrw_pin_in", 0 0, L_0x73cb5665d690;  alias, 1 drivers
v0x5ed174cdc460_0 .var "nrw_pin_out", 0 0;
v0x5ed174cdc520_0 .var "nwait_core_in", 0 0;
v0x5ed174cdc5e0_0 .net "nwait_pin_in", 0 0, L_0x73cb5665d6d8;  alias, 1 drivers
v0x5ed174cdc6a0_0 .net "nwe_core_out", 0 0, L_0x5ed174d01180;  alias, 1 drivers
v0x5ed174cdc760_0 .var "nwe_pin_out", 0 0;
v0x5ed174cdc820_0 .net "sample_mode", 0 0, v0x5ed174ceb600_0;  1 drivers
v0x5ed174cdc8e0_0 .net "shift_dr", 0 0, L_0x5ed174ceeb30;  alias, 1 drivers
v0x5ed174cdc9a0_0 .net "tck", 0 0, v0x5ed174cedf50_0;  alias, 1 drivers
v0x5ed174cdca60_0 .net "tdi", 0 0, v0x5ed174cedff0_0;  alias, 1 drivers
v0x5ed174cdcb20_0 .net "tdo", 0 0, L_0x5ed174cf0df0;  alias, 1 drivers
v0x5ed174cdcbe0_0 .net "test_mode", 0 0, L_0x5ed174cf0c20;  alias, 1 drivers
v0x5ed174cdcca0_0 .net "trst_n", 0 0, v0x5ed174cee4a0_0;  alias, 1 drivers
v0x5ed174cdcd60_0 .net "update_dr", 0 0, L_0x5ed174cef180;  alias, 1 drivers
v0x5ed174cdce20_0 .var "update_reg", 127 0;
E_0x5ed174b88170/0 .event edge, v0x5ed174cdc020_0, v0x5ed174cdce20_0, v0x5ed174cdce20_0, v0x5ed174cdce20_0;
E_0x5ed174b88170/1 .event edge, v0x5ed174cdce20_0, v0x5ed174cdbe60_0, v0x5ed174cdc3c0_0, v0x5ed174cdc5e0_0;
E_0x5ed174b88170/2 .event edge, v0x5ed174cdb690_0;
E_0x5ed174b88170 .event/or E_0x5ed174b88170/0, E_0x5ed174b88170/1, E_0x5ed174b88170/2;
E_0x5ed174cc85f0/0 .event edge, v0x5ed174cdc020_0, v0x5ed174cdce20_0, v0x5ed174cdce20_0, v0x5ed174cdce20_0;
E_0x5ed174cc85f0/1 .event edge, v0x5ed174cdc0e0_0, v0x5ed174cdc0e0_0, v0x5ed174cdc6a0_0;
E_0x5ed174cc85f0 .event/or E_0x5ed174cc85f0/0, E_0x5ed174cc85f0/1;
E_0x5ed174ccad30 .event edge, v0x5ed174cdc020_0, v0x5ed174cdce20_0, v0x5ed174cdbd80_0;
E_0x5ed174cdb010 .event edge, v0x5ed174cdc020_0, v0x5ed174cdce20_0, v0x5ed174cdb750_0;
E_0x5ed174cdb0a0/0 .event negedge, v0x5ed174cdcca0_0;
E_0x5ed174cdb0a0/1 .event posedge, v0x5ed174cdc9a0_0;
E_0x5ed174cdb0a0 .event/or E_0x5ed174cdb0a0/0, E_0x5ed174cdb0a0/1;
L_0x5ed174cf0d50 .part v0x5ed174cdba40_0, 0, 1;
L_0x5ed174cf0df0 .functor MUXZ 1, o0x73cb566a6258, L_0x5ed174cf0d50, v0x5ed174ce2ed0_0, C4<>;
S_0x5ed174cdb100 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 96, 6 96 0, S_0x5ed174cda410;
 .timescale -9 -12;
v0x5ed174cdb2e0_0 .var/2s "i", 31 0;
S_0x5ed174cdd2c0 .scope module, "u_embeddedice" "arm7tdmi_embeddedice" 5 137, 7 7 0, S_0x5ed174cd9d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tck";
    .port_info 3 /INPUT 1 "tdi";
    .port_info 4 /OUTPUT 1 "tdo";
    .port_info 5 /INPUT 1 "tms";
    .port_info 6 /INPUT 1 "trst_n";
    .port_info 7 /INPUT 1 "ice_select";
    .port_info 8 /INPUT 1 "capture_dr";
    .port_info 9 /INPUT 1 "shift_dr";
    .port_info 10 /INPUT 1 "update_dr";
    .port_info 11 /INPUT 32 "debug_pc";
    .port_info 12 /INPUT 32 "debug_instr";
    .port_info 13 /INPUT 32 "debug_addr";
    .port_info 14 /INPUT 32 "debug_data";
    .port_info 15 /INPUT 1 "debug_rw";
    .port_info 16 /INPUT 1 "debug_mas";
    .port_info 17 /INPUT 1 "debug_seq";
    .port_info 18 /INPUT 1 "debug_lock";
    .port_info 19 /INPUT 5 "debug_mode";
    .port_info 20 /INPUT 1 "debug_thumb";
    .port_info 21 /INPUT 1 "debug_exec";
    .port_info 22 /INPUT 1 "debug_mem";
    .port_info 23 /OUTPUT 1 "debug_en";
    .port_info 24 /OUTPUT 1 "debug_req";
    .port_info 25 /OUTPUT 1 "debug_restart";
    .port_info 26 /OUTPUT 1 "debug_abort";
    .port_info 27 /OUTPUT 1 "breakpoint";
    .port_info 28 /OUTPUT 1 "watchpoint";
    .port_info 29 /INPUT 1 "dbgrq";
    .port_info 30 /OUTPUT 1 "dbgack";
    .port_info 31 /INPUT 1 "extern_dbg";
P_0x5ed174cdd470 .param/l "ICE_DEBUG_CTRL" 1 7 52, C4<00000>;
P_0x5ed174cdd4b0 .param/l "ICE_DEBUG_DATA" 1 7 55, C4<00011>;
P_0x5ed174cdd4f0 .param/l "ICE_DEBUG_STATUS" 1 7 53, C4<00001>;
P_0x5ed174cdd530 .param/l "ICE_VECTOR_CATCH" 1 7 54, C4<00010>;
P_0x5ed174cdd570 .param/l "ICE_WATCHPOINT0_CTRL" 1 7 58, C4<01010>;
P_0x5ed174cdd5b0 .param/l "ICE_WATCHPOINT0_MASK" 1 7 57, C4<01001>;
P_0x5ed174cdd5f0 .param/l "ICE_WATCHPOINT0_VAL" 1 7 56, C4<01000>;
P_0x5ed174cdd630 .param/l "ICE_WATCHPOINT1_CTRL" 1 7 61, C4<01101>;
P_0x5ed174cdd670 .param/l "ICE_WATCHPOINT1_MASK" 1 7 60, C4<01100>;
P_0x5ed174cdd6b0 .param/l "ICE_WATCHPOINT1_VAL" 1 7 59, C4<01011>;
enum0x5ed174c4d600 .enum4 (3)
   "DEBUG_IDLE" 3'b000,
   "DEBUG_BREAKPOINT" 3'b001,
   "DEBUG_WATCHPOINT" 3'b010,
   "DEBUG_EXTERNAL" 3'b011,
   "DEBUG_STEP" 3'b100,
   "DEBUG_RESTART" 3'b101
 ;
L_0x5ed174c73710 .functor BUFZ 1, L_0x5ed174cefe50, C4<0>, C4<0>, C4<0>;
L_0x5ed174cef5f0 .functor BUFZ 32, L_0x5ed174cf0790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5ed174c739f0 .functor BUFZ 1, v0x5ed174cedc80_0, C4<0>, C4<0>, C4<0>;
L_0x5ed174c72a70 .functor BUFZ 1, v0x5ed174cecd00_0, C4<0>, C4<0>, C4<0>;
v0x5ed174cde110_0 .net *"_ivl_1", 0 0, L_0x5ed174cefcc0;  1 drivers
o0x73cb566a6e28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5ed174cde210_0 name=_ivl_2
v0x5ed174cde2f0_0 .net *"_ivl_41", 31 0, L_0x5ed174cf0790;  1 drivers
v0x5ed174cde3e0_0 .net *"_ivl_43", 6 0, L_0x5ed174cf08b0;  1 drivers
L_0x73cb5665d498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ed174cde4c0_0 .net *"_ivl_46", 1 0, L_0x73cb5665d498;  1 drivers
v0x5ed174cde5f0_0 .var "bp_hit", 0 0;
v0x5ed174cde6b0_0 .var "breakpoint", 0 0;
v0x5ed174cde770_0 .net "capture_dr", 0 0, L_0x5ed174ceea40;  alias, 1 drivers
v0x5ed174cde810_0 .net "catch_data_abort", 0 0, L_0x5ed174cf05b0;  1 drivers
v0x5ed174cde8b0_0 .net "catch_fiq", 0 0, L_0x5ed174cf06f0;  1 drivers
v0x5ed174cde970_0 .net "catch_irq", 0 0, L_0x5ed174cf0650;  1 drivers
v0x5ed174cdea30_0 .net "catch_prefetch_abort", 0 0, L_0x5ed174cf0420;  1 drivers
v0x5ed174cdeaf0_0 .net "catch_reset", 0 0, L_0x5ed174cf01f0;  1 drivers
v0x5ed174cdebb0_0 .net "catch_swi", 0 0, L_0x5ed174cf0380;  1 drivers
v0x5ed174cdec70_0 .net "catch_undef", 0 0, L_0x5ed174cf0290;  1 drivers
v0x5ed174cded30_0 .net "clk", 0 0, v0x5ed174cecba0_0;  alias, 1 drivers
v0x5ed174cdedf0_0 .var "dbgack", 0 0;
v0x5ed174cdeeb0_0 .net "dbgrq", 0 0, v0x5ed174cecd00_0;  alias, 1 drivers
v0x5ed174cdef70_0 .var "debug_abort", 0 0;
v0x5ed174cdf030_0 .net "debug_addr", 31 0, v0x5ed174cecf30_0;  alias, 1 drivers
v0x5ed174cdf120_0 .net "debug_data", 31 0, v0x5ed174ced060_0;  alias, 1 drivers
v0x5ed174cdf1f0_0 .net "debug_en", 0 0, L_0x5ed174c73710;  alias, 1 drivers
v0x5ed174cdf290_0 .net "debug_enable", 0 0, L_0x5ed174cefe50;  1 drivers
v0x5ed174cdf350_0 .net "debug_exec", 0 0, v0x5ed174ced230_0;  alias, 1 drivers
v0x5ed174cdf410_0 .net "debug_halt_mode", 0 0, L_0x5ed174cf0080;  1 drivers
v0x5ed174cdf4d0_0 .net "debug_instr", 31 0, v0x5ed174ced360_0;  alias, 1 drivers
v0x5ed174cdf5b0_0 .net "debug_intdis", 0 0, L_0x5ed174ceffe0;  1 drivers
L_0x73cb5665d4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ed174cdf670_0 .net "debug_interrupt", 0 0, L_0x73cb5665d4e0;  1 drivers
v0x5ed174cdf730_0 .net "debug_lock", 0 0, v0x5ed174ced420_0;  alias, 1 drivers
v0x5ed174cdf7f0_0 .net "debug_mas", 0 0, v0x5ed174ced510_0;  alias, 1 drivers
v0x5ed174cdf8b0_0 .net "debug_mem", 0 0, v0x5ed174ced600_0;  alias, 1 drivers
v0x5ed174cdf970_0 .net "debug_mode", 4 0, v0x5ed174ced6f0_0;  alias, 1 drivers
v0x5ed174cdfa50_0 .var "debug_next_state", 2 0;
v0x5ed174cdfd40_0 .net "debug_nmreq", 0 0, L_0x5ed174c72a70;  1 drivers
v0x5ed174cdfe00_0 .net "debug_pc", 31 0, v0x5ed174ced800_0;  alias, 1 drivers
v0x5ed174cdfee0_0 .var "debug_req", 0 0;
v0x5ed174cdffa0_0 .var "debug_restart", 0 0;
v0x5ed174ce0060_0 .net "debug_rw", 0 0, v0x5ed174cedaf0_0;  alias, 1 drivers
v0x5ed174ce0100_0 .net "debug_seq", 0 0, v0x5ed174cedb90_0;  alias, 1 drivers
v0x5ed174ce01c0_0 .var "debug_state", 2 0;
v0x5ed174ce02a0_0 .net "debug_step", 0 0, L_0x5ed174cefef0;  1 drivers
L_0x73cb5665d528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ed174ce0360_0 .net "debug_syscomp", 0 0, L_0x73cb5665d528;  1 drivers
v0x5ed174ce0420_0 .net "debug_tbit", 0 0, L_0x5ed174c739f0;  1 drivers
v0x5ed174ce04e0_0 .net "debug_thumb", 0 0, v0x5ed174cedc80_0;  alias, 1 drivers
v0x5ed174ce05a0_0 .net "extern_dbg", 0 0, v0x5ed174cedd70_0;  alias, 1 drivers
v0x5ed174ce0660_0 .var "ice_addr", 4 0;
v0x5ed174ce0740_0 .var "ice_data_in", 31 0;
v0x5ed174ce0820_0 .net "ice_data_out", 31 0, L_0x5ed174cef5f0;  1 drivers
v0x5ed174ce0900_0 .var "ice_read", 0 0;
v0x5ed174ce09c0 .array "ice_registers", 31 0, 31 0;
v0x5ed174ce0e80_0 .net "ice_select", 0 0, v0x5ed174ce6ce0_0;  alias, 1 drivers
v0x5ed174ce0f40_0 .var "ice_write", 0 0;
v0x5ed174ce1000_0 .net "rst_n", 0 0, v0x5ed174cede60_0;  alias, 1 drivers
v0x5ed174ce10c0_0 .var "scan_chain", 36 0;
v0x5ed174ce11a0_0 .net "shift_dr", 0 0, L_0x5ed174ceeb30;  alias, 1 drivers
v0x5ed174ce1240_0 .net "tck", 0 0, v0x5ed174cedf50_0;  alias, 1 drivers
v0x5ed174ce1310_0 .net "tdi", 0 0, v0x5ed174cedff0_0;  alias, 1 drivers
v0x5ed174ce13e0_0 .net "tdo", 0 0, L_0x5ed174cefd60;  alias, 1 drivers
v0x5ed174ce1480_0 .net "tms", 0 0, v0x5ed174cee400_0;  alias, 1 drivers
v0x5ed174ce1520_0 .net "trst_n", 0 0, v0x5ed174cee4a0_0;  alias, 1 drivers
v0x5ed174ce15f0_0 .net "update_dr", 0 0, L_0x5ed174cef180;  alias, 1 drivers
v0x5ed174ce16c0_0 .var "watchpoint", 0 0;
v0x5ed174ce1760_0 .var "wp0_addr_match", 0 0;
v0x5ed174ce1800_0 .var "wp0_ctrl_match", 0 0;
v0x5ed174ce18a0_0 .var "wp0_data_match", 0 0;
v0x5ed174ce1d70_0 .var "wp0_hit", 0 0;
v0x5ed174ce1e30_0 .var "wp1_addr_match", 0 0;
v0x5ed174ce1ef0_0 .var "wp1_ctrl_match", 0 0;
v0x5ed174ce1fb0_0 .var "wp1_data_match", 0 0;
v0x5ed174ce2070_0 .var "wp1_hit", 0 0;
E_0x5ed174cdde70/0 .event edge, v0x5ed174ce01c0_0, v0x5ed174cdeeb0_0, v0x5ed174ce05a0_0, v0x5ed174cde5f0_0;
E_0x5ed174cdde70/1 .event edge, v0x5ed174ce1d70_0, v0x5ed174ce2070_0, v0x5ed174ce02a0_0, v0x5ed174cdf290_0;
E_0x5ed174cdde70 .event/or E_0x5ed174cdde70/0, E_0x5ed174cdde70/1;
E_0x5ed174cddf00/0 .event negedge, v0x5ed174ce1000_0;
E_0x5ed174cddf00/1 .event posedge, v0x5ed174cded30_0;
E_0x5ed174cddf00 .event/or E_0x5ed174cddf00/0, E_0x5ed174cddf00/1;
v0x5ed174ce09c0_8 .array/port v0x5ed174ce09c0, 8;
E_0x5ed174cddf60/0 .event edge, v0x5ed174cdf290_0, v0x5ed174cdf350_0, v0x5ed174cdfe00_0, v0x5ed174ce09c0_8;
v0x5ed174ce09c0_10 .array/port v0x5ed174ce09c0, 10;
E_0x5ed174cddf60/1 .event edge, v0x5ed174ce09c0_10;
E_0x5ed174cddf60 .event/or E_0x5ed174cddf60/0, E_0x5ed174cddf60/1;
v0x5ed174ce09c0_12 .array/port v0x5ed174ce09c0, 12;
v0x5ed174ce09c0_11 .array/port v0x5ed174ce09c0, 11;
E_0x5ed174cddfd0/0 .event edge, v0x5ed174cdb750_0, v0x5ed174ce09c0_12, v0x5ed174ce09c0_11, v0x5ed174cdbd80_0;
v0x5ed174ce09c0_13 .array/port v0x5ed174ce09c0, 13;
E_0x5ed174cddfd0/1 .event edge, v0x5ed174ce09c0_13, v0x5ed174cdf8b0_0;
E_0x5ed174cddfd0 .event/or E_0x5ed174cddfd0/0, E_0x5ed174cddfd0/1;
v0x5ed174ce09c0_9 .array/port v0x5ed174ce09c0, 9;
v0x5ed174ce09c0_0 .array/port v0x5ed174ce09c0, 0;
E_0x5ed174cde080/0 .event edge, v0x5ed174cdb750_0, v0x5ed174ce09c0_9, v0x5ed174ce09c0_0, v0x5ed174cdbd80_0;
v0x5ed174ce09c0_3 .array/port v0x5ed174ce09c0, 3;
E_0x5ed174cde080/1 .event edge, v0x5ed174ce09c0_8, v0x5ed174ce09c0_3, v0x5ed174cdf8b0_0, v0x5ed174ce09c0_10;
E_0x5ed174cde080/2 .event edge, v0x5ed174ce09c0_3;
E_0x5ed174cde080 .event/or E_0x5ed174cde080/0, E_0x5ed174cde080/1, E_0x5ed174cde080/2;
L_0x5ed174cefcc0 .part v0x5ed174ce10c0_0, 0, 1;
L_0x5ed174cefd60 .functor MUXZ 1, o0x73cb566a6e28, L_0x5ed174cefcc0, v0x5ed174ce6ce0_0, C4<>;
L_0x5ed174cefe50 .part v0x5ed174ce09c0_0, 0, 1;
L_0x5ed174cefef0 .part v0x5ed174ce09c0_0, 1, 1;
L_0x5ed174ceffe0 .part v0x5ed174ce09c0_0, 2, 1;
L_0x5ed174cf0080 .part v0x5ed174ce09c0_0, 3, 1;
v0x5ed174ce09c0_2 .array/port v0x5ed174ce09c0, 2;
L_0x5ed174cf01f0 .part v0x5ed174ce09c0_2, 0, 1;
L_0x5ed174cf0290 .part v0x5ed174ce09c0_2, 1, 1;
L_0x5ed174cf0380 .part v0x5ed174ce09c0_2, 2, 1;
L_0x5ed174cf0420 .part v0x5ed174ce09c0_2, 3, 1;
L_0x5ed174cf05b0 .part v0x5ed174ce09c0_2, 4, 1;
L_0x5ed174cf0650 .part v0x5ed174ce09c0_2, 6, 1;
L_0x5ed174cf06f0 .part v0x5ed174ce09c0_2, 7, 1;
L_0x5ed174cf0790 .array/port v0x5ed174ce09c0, L_0x5ed174cf08b0;
L_0x5ed174cf08b0 .concat [ 5 2 0 0], v0x5ed174ce0660_0, L_0x73cb5665d498;
S_0x5ed174ce2530 .scope module, "u_scan_chain" "arm7tdmi_scan_chain" 5 184, 8 5 0, S_0x5ed174cd9d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "tck";
    .port_info 1 /INPUT 1 "tdi";
    .port_info 2 /OUTPUT 1 "tdo";
    .port_info 3 /INPUT 1 "scan_n_select";
    .port_info 4 /INPUT 1 "capture_dr";
    .port_info 5 /INPUT 1 "shift_dr";
    .port_info 6 /INPUT 1 "update_dr";
    .port_info 7 /INPUT 1 "trst_n";
    .port_info 8 /INPUT 4 "scan_chain_id";
    .port_info 9 /INPUT 1 "core_scan_tdo";
    .port_info 10 /INPUT 1 "bscan_tdo";
    .port_info 11 /INPUT 1 "debug_tdo";
    .port_info 12 /OUTPUT 1 "core_scan_select";
    .port_info 13 /OUTPUT 1 "bscan_select";
    .port_info 14 /OUTPUT 1 "debug_select";
    .port_info 15 /OUTPUT 1 "scan_enable";
    .port_info 16 /OUTPUT 1 "test_mode";
    .port_info 17 /OUTPUT 1 "scan_mode";
P_0x5ed174ba80e0 .param/l "SCAN_CHAIN_0" 1 8 36, C4<0000>;
P_0x5ed174ba8120 .param/l "SCAN_CHAIN_1" 1 8 37, C4<0001>;
P_0x5ed174ba8160 .param/l "SCAN_CHAIN_2" 1 8 38, C4<0010>;
P_0x5ed174ba81a0 .param/l "SCAN_CHAIN_3" 1 8 39, C4<0011>;
L_0x5ed174c71050 .functor OR 1, L_0x5ed174ceea40, L_0x5ed174ceeb30, C4<0>, C4<0>;
L_0x5ed174cc84f0 .functor AND 1, v0x5ed174ce7380_0, L_0x5ed174c71050, C4<1>, C4<1>;
L_0x5ed174cc8560 .functor OR 1, L_0x5ed174cc84f0, L_0x5ed174cf0a40, C4<0>, C4<0>;
L_0x5ed174cf0c20 .functor BUFZ 1, L_0x5ed174cc8560, C4<0>, C4<0>, C4<0>;
L_0x5ed174cf0c90 .functor AND 1, L_0x5ed174ceeb30, v0x5ed174ce7380_0, C4<1>, C4<1>;
v0x5ed174ce2c40_0 .net *"_ivl_1", 0 0, L_0x5ed174c71050;  1 drivers
L_0x73cb5665d570 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5ed174ce2d20_0 .net/2u *"_ivl_4", 3 0, L_0x73cb5665d570;  1 drivers
v0x5ed174ce2e00_0 .net *"_ivl_6", 0 0, L_0x5ed174cf0a40;  1 drivers
v0x5ed174ce2ed0_0 .var "bscan_select", 0 0;
v0x5ed174ce2fa0_0 .net "bscan_tdo", 0 0, L_0x5ed174cf0df0;  alias, 1 drivers
v0x5ed174ce3090_0 .net "capture_dr", 0 0, L_0x5ed174ceea40;  alias, 1 drivers
v0x5ed174ce3180_0 .var "chain_select_reg", 3 0;
v0x5ed174ce3220_0 .var "core_scan_select", 0 0;
v0x5ed174ce32e0_0 .net "core_scan_tdo", 0 0, L_0x73cb5665d5b8;  alias, 1 drivers
v0x5ed174ce33a0_0 .var "debug_select", 0 0;
v0x5ed174ce3460_0 .net "debug_tdo", 0 0, L_0x5ed174cf0ee0;  alias, 1 drivers
v0x5ed174ce3520_0 .net "scan_active", 0 0, L_0x5ed174cc84f0;  1 drivers
v0x5ed174ce35e0_0 .net "scan_chain_id", 3 0, v0x5ed174ceb6d0_0;  1 drivers
v0x5ed174ce36c0_0 .net "scan_enable", 0 0, L_0x5ed174cc8560;  alias, 1 drivers
v0x5ed174ce3780_0 .net "scan_mode", 0 0, L_0x5ed174cf0c90;  alias, 1 drivers
v0x5ed174ce3840_0 .net "scan_n_select", 0 0, v0x5ed174ce7380_0;  alias, 1 drivers
v0x5ed174ce3900_0 .net "shift_dr", 0 0, L_0x5ed174ceeb30;  alias, 1 drivers
v0x5ed174ce39a0_0 .net "tck", 0 0, v0x5ed174cedf50_0;  alias, 1 drivers
v0x5ed174ce3a90_0 .net "tdi", 0 0, v0x5ed174cedff0_0;  alias, 1 drivers
v0x5ed174ce3b80_0 .var "tdo", 0 0;
v0x5ed174ce3c40_0 .net "test_mode", 0 0, L_0x5ed174cf0c20;  alias, 1 drivers
v0x5ed174ce3ce0_0 .net "trst_n", 0 0, v0x5ed174cee4a0_0;  alias, 1 drivers
v0x5ed174ce3dd0_0 .net "update_dr", 0 0, L_0x5ed174cef180;  alias, 1 drivers
E_0x5ed174ce2b60/0 .event edge, v0x5ed174ce3840_0, v0x5ed174cdc8e0_0, v0x5ed174ce3180_0, v0x5ed174cdcb20_0;
E_0x5ed174ce2b60/1 .event edge, v0x5ed174ce3460_0, v0x5ed174ce32e0_0;
E_0x5ed174ce2b60 .event/or E_0x5ed174ce2b60/0, E_0x5ed174ce2b60/1;
E_0x5ed174ce2be0 .event edge, v0x5ed174ce3180_0;
L_0x5ed174cf0a40 .cmp/ne 4, v0x5ed174ce3180_0, L_0x73cb5665d570;
S_0x5ed174ce4180 .scope module, "u_tap_controller" "arm7tdmi_jtag_tap" 5 95, 9 5 0, S_0x5ed174cd9d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "tck";
    .port_info 1 /INPUT 1 "tms";
    .port_info 2 /INPUT 1 "tdi";
    .port_info 3 /OUTPUT 1 "tdo";
    .port_info 4 /INPUT 1 "trst_n";
    .port_info 5 /OUTPUT 1 "test_logic_reset";
    .port_info 6 /OUTPUT 1 "run_test_idle";
    .port_info 7 /OUTPUT 1 "select_dr_scan";
    .port_info 8 /OUTPUT 1 "capture_dr";
    .port_info 9 /OUTPUT 1 "shift_dr";
    .port_info 10 /OUTPUT 1 "exit1_dr";
    .port_info 11 /OUTPUT 1 "pause_dr";
    .port_info 12 /OUTPUT 1 "exit2_dr";
    .port_info 13 /OUTPUT 1 "update_dr";
    .port_info 14 /OUTPUT 1 "select_ir_scan";
    .port_info 15 /OUTPUT 1 "capture_ir";
    .port_info 16 /OUTPUT 1 "shift_ir";
    .port_info 17 /OUTPUT 1 "exit1_ir";
    .port_info 18 /OUTPUT 1 "pause_ir";
    .port_info 19 /OUTPUT 1 "exit2_ir";
    .port_info 20 /OUTPUT 1 "update_ir";
    .port_info 21 /OUTPUT 1 "bypass_select";
    .port_info 22 /OUTPUT 1 "idcode_select";
    .port_info 23 /OUTPUT 1 "ice_select";
    .port_info 24 /OUTPUT 1 "scan_n_select";
    .port_info 25 /INPUT 1 "ice_tdo";
    .port_info 26 /INPUT 1 "scan_n_tdo";
    .port_info 27 /OUTPUT 4 "current_ir";
P_0x5ed174ce4360 .param/l "ARM7TDMI_IDCODE" 1 9 85, C4<00000111100100100110000001000001>;
P_0x5ed174ce43a0 .param/l "BYPASS" 1 9 76, C4<1111>;
P_0x5ed174ce43e0 .param/l "CAPTURE_DR" 1 9 50, C4<0011>;
P_0x5ed174ce4420 .param/l "CAPTURE_IR" 1 9 57, C4<1010>;
P_0x5ed174ce4460 .param/l "CLAMP" 1 9 71, C4<0101>;
P_0x5ed174ce44a0 .param/l "CLAMPZ" 1 9 73, C4<1001>;
P_0x5ed174ce44e0 .param/l "EXIT1_DR" 1 9 52, C4<0101>;
P_0x5ed174ce4520 .param/l "EXIT1_IR" 1 9 59, C4<1100>;
P_0x5ed174ce4560 .param/l "EXIT2_DR" 1 9 54, C4<0111>;
P_0x5ed174ce45a0 .param/l "EXIT2_IR" 1 9 61, C4<1110>;
P_0x5ed174ce45e0 .param/l "EXTEST" 1 9 67, C4<0000>;
P_0x5ed174ce4620 .param/l "HIGHZ" 1 9 72, C4<0111>;
P_0x5ed174ce4660 .param/l "IDCODE" 1 9 75, C4<1110>;
P_0x5ed174ce46a0 .param/l "INTEST" 1 9 74, C4<1100>;
P_0x5ed174ce46e0 .param/l "PAUSE_DR" 1 9 53, C4<0110>;
P_0x5ed174ce4720 .param/l "PAUSE_IR" 1 9 60, C4<1101>;
P_0x5ed174ce4760 .param/l "RESTART" 1 9 70, C4<0100>;
P_0x5ed174ce47a0 .param/l "RUN_TEST_IDLE" 1 9 48, C4<0001>;
P_0x5ed174ce47e0 .param/l "SAMPLE" 1 9 69, C4<0011>;
P_0x5ed174ce4820 .param/l "SCAN_N" 1 9 68, C4<0010>;
P_0x5ed174ce4860 .param/l "SELECT_DR_SCAN" 1 9 49, C4<0010>;
P_0x5ed174ce48a0 .param/l "SELECT_IR_SCAN" 1 9 56, C4<1001>;
P_0x5ed174ce48e0 .param/l "SHIFT_DR" 1 9 51, C4<0100>;
P_0x5ed174ce4920 .param/l "SHIFT_IR" 1 9 58, C4<1011>;
P_0x5ed174ce4960 .param/l "TEST_LOGIC_RESET" 1 9 47, C4<0000>;
P_0x5ed174ce49a0 .param/l "UPDATE_DR" 1 9 55, C4<1000>;
P_0x5ed174ce49e0 .param/l "UPDATE_IR" 1 9 62, C4<1111>;
L_0x5ed174c72230 .functor BUFZ 4, v0x5ed174ce6f80_0, C4<0000>, C4<0000>, C4<0000>;
L_0x73cb5665d018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5ed174ce2900_0 .net/2u *"_ivl_0", 3 0, L_0x73cb5665d018;  1 drivers
L_0x73cb5665d0f0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x5ed174ce57c0_0 .net/2u *"_ivl_12", 3 0, L_0x73cb5665d0f0;  1 drivers
L_0x73cb5665d138 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x5ed174ce58a0_0 .net/2u *"_ivl_16", 3 0, L_0x73cb5665d138;  1 drivers
L_0x73cb5665d180 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x5ed174ce5960_0 .net/2u *"_ivl_20", 3 0, L_0x73cb5665d180;  1 drivers
L_0x73cb5665d1c8 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x5ed174ce5a40_0 .net/2u *"_ivl_24", 3 0, L_0x73cb5665d1c8;  1 drivers
L_0x73cb5665d210 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x5ed174ce5b70_0 .net/2u *"_ivl_28", 3 0, L_0x73cb5665d210;  1 drivers
L_0x73cb5665d258 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x5ed174ce5c50_0 .net/2u *"_ivl_32", 3 0, L_0x73cb5665d258;  1 drivers
L_0x73cb5665d2a0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x5ed174ce5d30_0 .net/2u *"_ivl_36", 3 0, L_0x73cb5665d2a0;  1 drivers
L_0x73cb5665d060 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5ed174ce5e10_0 .net/2u *"_ivl_4", 3 0, L_0x73cb5665d060;  1 drivers
L_0x73cb5665d2e8 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x5ed174ce5ef0_0 .net/2u *"_ivl_40", 3 0, L_0x73cb5665d2e8;  1 drivers
L_0x73cb5665d330 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x5ed174ce5fd0_0 .net/2u *"_ivl_44", 3 0, L_0x73cb5665d330;  1 drivers
L_0x73cb5665d378 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x5ed174ce60b0_0 .net/2u *"_ivl_48", 3 0, L_0x73cb5665d378;  1 drivers
L_0x73cb5665d3c0 .functor BUFT 1, C4<1101>, C4<0>, C4<0>, C4<0>;
v0x5ed174ce6190_0 .net/2u *"_ivl_52", 3 0, L_0x73cb5665d3c0;  1 drivers
L_0x73cb5665d408 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x5ed174ce6270_0 .net/2u *"_ivl_56", 3 0, L_0x73cb5665d408;  1 drivers
L_0x73cb5665d450 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5ed174ce6350_0 .net/2u *"_ivl_60", 3 0, L_0x73cb5665d450;  1 drivers
L_0x73cb5665d0a8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x5ed174ce6430_0 .net/2u *"_ivl_8", 3 0, L_0x73cb5665d0a8;  1 drivers
v0x5ed174ce6510_0 .var "bypass_reg", 0 0;
v0x5ed174ce66e0_0 .var "bypass_select", 0 0;
v0x5ed174ce67a0_0 .net "capture_dr", 0 0, L_0x5ed174ceea40;  alias, 1 drivers
v0x5ed174ce6840_0 .net "capture_ir", 0 0, L_0x5ed174cef3c0;  alias, 1 drivers
v0x5ed174ce6900_0 .net "current_ir", 3 0, L_0x5ed174c72230;  alias, 1 drivers
v0x5ed174ce69e0_0 .net "exit1_dr", 0 0, L_0x5ed174ceec20;  alias, 1 drivers
v0x5ed174ce6aa0_0 .net "exit1_ir", 0 0, L_0x5ed174cef660;  alias, 1 drivers
v0x5ed174ce6b60_0 .net "exit2_dr", 0 0, L_0x5ed174ceeee0;  alias, 1 drivers
v0x5ed174ce6c20_0 .net "exit2_ir", 0 0, L_0x5ed174cef960;  alias, 1 drivers
v0x5ed174ce6ce0_0 .var "ice_select", 0 0;
v0x5ed174ce6d80_0 .net "ice_tdo", 0 0, L_0x5ed174cefd60;  alias, 1 drivers
v0x5ed174ce6e20_0 .var "idcode_select", 0 0;
v0x5ed174ce6ec0_0 .var "idcode_shift_reg", 31 0;
v0x5ed174ce6f80_0 .var "instruction_reg", 3 0;
v0x5ed174ce7060_0 .var "ir_shift_reg", 3 0;
v0x5ed174ce7140_0 .net "pause_dr", 0 0, L_0x5ed174ceeda0;  alias, 1 drivers
v0x5ed174ce7200_0 .net "pause_ir", 0 0, L_0x5ed174cef7a0;  alias, 1 drivers
v0x5ed174ce72c0_0 .net "run_test_idle", 0 0, L_0x5ed174cee770;  alias, 1 drivers
v0x5ed174ce7380_0 .var "scan_n_select", 0 0;
v0x5ed174ce7420_0 .net "scan_n_tdo", 0 0, v0x5ed174ce3b80_0;  alias, 1 drivers
v0x5ed174ce74c0_0 .net "select_dr_scan", 0 0, L_0x5ed174cee900;  alias, 1 drivers
v0x5ed174ce7560_0 .net "select_ir_scan", 0 0, L_0x5ed174cef220;  alias, 1 drivers
v0x5ed174ce7600_0 .net "shift_dr", 0 0, L_0x5ed174ceeb30;  alias, 1 drivers
v0x5ed174ce76a0_0 .net "shift_ir", 0 0, L_0x5ed174cef4b0;  alias, 1 drivers
v0x5ed174ce7760_0 .var "tap_next_state", 3 0;
v0x5ed174ce7840_0 .var "tap_state", 3 0;
v0x5ed174ce7920_0 .net "tck", 0 0, v0x5ed174cedf50_0;  alias, 1 drivers
v0x5ed174ce79c0_0 .net "tdi", 0 0, v0x5ed174cedff0_0;  alias, 1 drivers
v0x5ed174ce7a60_0 .var "tdo", 0 0;
v0x5ed174ce7b20_0 .net "test_logic_reset", 0 0, L_0x5ed174cee630;  alias, 1 drivers
v0x5ed174ce7be0_0 .net "tms", 0 0, v0x5ed174cee400_0;  alias, 1 drivers
v0x5ed174ce7cb0_0 .net "trst_n", 0 0, v0x5ed174cee4a0_0;  alias, 1 drivers
v0x5ed174ce7d50_0 .net "update_dr", 0 0, L_0x5ed174cef180;  alias, 1 drivers
v0x5ed174ce7df0_0 .net "update_ir", 0 0, L_0x5ed174cefaa0;  alias, 1 drivers
E_0x5ed174ce5600/0 .event edge, v0x5ed174ce76a0_0, v0x5ed174ce7060_0, v0x5ed174cdc8e0_0, v0x5ed174ce66e0_0;
E_0x5ed174ce5600/1 .event edge, v0x5ed174ce6510_0, v0x5ed174ce6e20_0, v0x5ed174ce6ec0_0, v0x5ed174ce0e80_0;
E_0x5ed174ce5600/2 .event edge, v0x5ed174ce13e0_0, v0x5ed174ce3840_0, v0x5ed174ce3b80_0;
E_0x5ed174ce5600 .event/or E_0x5ed174ce5600/0, E_0x5ed174ce5600/1, E_0x5ed174ce5600/2;
E_0x5ed174ce56a0 .event edge, v0x5ed174ce6f80_0;
E_0x5ed174ce5700 .event edge, v0x5ed174ce7840_0, v0x5ed174ce1480_0;
L_0x5ed174cee630 .cmp/eq 4, v0x5ed174ce7760_0, L_0x73cb5665d018;
L_0x5ed174cee770 .cmp/eq 4, v0x5ed174ce7760_0, L_0x73cb5665d060;
L_0x5ed174cee900 .cmp/eq 4, v0x5ed174ce7760_0, L_0x73cb5665d0a8;
L_0x5ed174ceea40 .cmp/eq 4, v0x5ed174ce7760_0, L_0x73cb5665d0f0;
L_0x5ed174ceeb30 .cmp/eq 4, v0x5ed174ce7760_0, L_0x73cb5665d138;
L_0x5ed174ceec20 .cmp/eq 4, v0x5ed174ce7760_0, L_0x73cb5665d180;
L_0x5ed174ceeda0 .cmp/eq 4, v0x5ed174ce7760_0, L_0x73cb5665d1c8;
L_0x5ed174ceeee0 .cmp/eq 4, v0x5ed174ce7760_0, L_0x73cb5665d210;
L_0x5ed174cef180 .cmp/eq 4, v0x5ed174ce7760_0, L_0x73cb5665d258;
L_0x5ed174cef220 .cmp/eq 4, v0x5ed174ce7760_0, L_0x73cb5665d2a0;
L_0x5ed174cef3c0 .cmp/eq 4, v0x5ed174ce7760_0, L_0x73cb5665d2e8;
L_0x5ed174cef4b0 .cmp/eq 4, v0x5ed174ce7760_0, L_0x73cb5665d330;
L_0x5ed174cef660 .cmp/eq 4, v0x5ed174ce7760_0, L_0x73cb5665d378;
L_0x5ed174cef7a0 .cmp/eq 4, v0x5ed174ce7760_0, L_0x73cb5665d3c0;
L_0x5ed174cef960 .cmp/eq 4, v0x5ed174ce7760_0, L_0x73cb5665d408;
L_0x5ed174cefaa0 .cmp/eq 4, v0x5ed174ce7760_0, L_0x73cb5665d450;
    .scope S_0x5ed174ce4180;
T_8 ;
    %wait E_0x5ed174cdb0a0;
    %load/vec4 v0x5ed174ce7cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ed174ce7840_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5ed174ce7840_0;
    %load/vec4 v0x5ed174ce7760_0;
    %cmp/ne;
    %jmp/0xz  T_8.2, 4;
    %vpi_call/w 9 97 "$display", "TAP: State %1X -> %1X", v0x5ed174ce7840_0, v0x5ed174ce7760_0 {0 0 0};
T_8.2 ;
    %load/vec4 v0x5ed174ce7760_0;
    %assign/vec4 v0x5ed174ce7840_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5ed174ce4180;
T_9 ;
Ewait_0 .event/or E_0x5ed174ce5700, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5ed174ce7840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ed174ce7760_0, 0, 4;
    %jmp T_9.17;
T_9.0 ;
    %load/vec4 v0x5ed174ce7be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.18, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_9.19, 8;
T_9.18 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_9.19, 8;
 ; End of false expr.
    %blend;
T_9.19;
    %store/vec4 v0x5ed174ce7760_0, 0, 4;
    %jmp T_9.17;
T_9.1 ;
    %load/vec4 v0x5ed174ce7be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.20, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_9.21, 8;
T_9.20 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_9.21, 8;
 ; End of false expr.
    %blend;
T_9.21;
    %store/vec4 v0x5ed174ce7760_0, 0, 4;
    %jmp T_9.17;
T_9.2 ;
    %load/vec4 v0x5ed174ce7be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.22, 8;
    %pushi/vec4 9, 0, 4;
    %jmp/1 T_9.23, 8;
T_9.22 ; End of true expr.
    %pushi/vec4 3, 0, 4;
    %jmp/0 T_9.23, 8;
 ; End of false expr.
    %blend;
T_9.23;
    %store/vec4 v0x5ed174ce7760_0, 0, 4;
    %jmp T_9.17;
T_9.3 ;
    %load/vec4 v0x5ed174ce7be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.24, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_9.25, 8;
T_9.24 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_9.25, 8;
 ; End of false expr.
    %blend;
T_9.25;
    %store/vec4 v0x5ed174ce7760_0, 0, 4;
    %jmp T_9.17;
T_9.4 ;
    %load/vec4 v0x5ed174ce7be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.26, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_9.27, 8;
T_9.26 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_9.27, 8;
 ; End of false expr.
    %blend;
T_9.27;
    %store/vec4 v0x5ed174ce7760_0, 0, 4;
    %jmp T_9.17;
T_9.5 ;
    %load/vec4 v0x5ed174ce7be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.28, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_9.29, 8;
T_9.28 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_9.29, 8;
 ; End of false expr.
    %blend;
T_9.29;
    %store/vec4 v0x5ed174ce7760_0, 0, 4;
    %jmp T_9.17;
T_9.6 ;
    %load/vec4 v0x5ed174ce7be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.30, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_9.31, 8;
T_9.30 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_9.31, 8;
 ; End of false expr.
    %blend;
T_9.31;
    %store/vec4 v0x5ed174ce7760_0, 0, 4;
    %jmp T_9.17;
T_9.7 ;
    %load/vec4 v0x5ed174ce7be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.32, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_9.33, 8;
T_9.32 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_9.33, 8;
 ; End of false expr.
    %blend;
T_9.33;
    %store/vec4 v0x5ed174ce7760_0, 0, 4;
    %jmp T_9.17;
T_9.8 ;
    %load/vec4 v0x5ed174ce7be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.34, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_9.35, 8;
T_9.34 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_9.35, 8;
 ; End of false expr.
    %blend;
T_9.35;
    %store/vec4 v0x5ed174ce7760_0, 0, 4;
    %jmp T_9.17;
T_9.9 ;
    %load/vec4 v0x5ed174ce7be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.36, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_9.37, 8;
T_9.36 ; End of true expr.
    %pushi/vec4 10, 0, 4;
    %jmp/0 T_9.37, 8;
 ; End of false expr.
    %blend;
T_9.37;
    %store/vec4 v0x5ed174ce7760_0, 0, 4;
    %jmp T_9.17;
T_9.10 ;
    %load/vec4 v0x5ed174ce7be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.38, 8;
    %pushi/vec4 12, 0, 4;
    %jmp/1 T_9.39, 8;
T_9.38 ; End of true expr.
    %pushi/vec4 11, 0, 4;
    %jmp/0 T_9.39, 8;
 ; End of false expr.
    %blend;
T_9.39;
    %store/vec4 v0x5ed174ce7760_0, 0, 4;
    %jmp T_9.17;
T_9.11 ;
    %load/vec4 v0x5ed174ce7be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.40, 8;
    %pushi/vec4 12, 0, 4;
    %jmp/1 T_9.41, 8;
T_9.40 ; End of true expr.
    %pushi/vec4 11, 0, 4;
    %jmp/0 T_9.41, 8;
 ; End of false expr.
    %blend;
T_9.41;
    %store/vec4 v0x5ed174ce7760_0, 0, 4;
    %jmp T_9.17;
T_9.12 ;
    %load/vec4 v0x5ed174ce7be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.42, 8;
    %pushi/vec4 15, 0, 4;
    %jmp/1 T_9.43, 8;
T_9.42 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_9.43, 8;
 ; End of false expr.
    %blend;
T_9.43;
    %store/vec4 v0x5ed174ce7760_0, 0, 4;
    %jmp T_9.17;
T_9.13 ;
    %load/vec4 v0x5ed174ce7be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.44, 8;
    %pushi/vec4 14, 0, 4;
    %jmp/1 T_9.45, 8;
T_9.44 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_9.45, 8;
 ; End of false expr.
    %blend;
T_9.45;
    %store/vec4 v0x5ed174ce7760_0, 0, 4;
    %jmp T_9.17;
T_9.14 ;
    %load/vec4 v0x5ed174ce7be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.46, 8;
    %pushi/vec4 15, 0, 4;
    %jmp/1 T_9.47, 8;
T_9.46 ; End of true expr.
    %pushi/vec4 11, 0, 4;
    %jmp/0 T_9.47, 8;
 ; End of false expr.
    %blend;
T_9.47;
    %store/vec4 v0x5ed174ce7760_0, 0, 4;
    %jmp T_9.17;
T_9.15 ;
    %load/vec4 v0x5ed174ce7be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.48, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_9.49, 8;
T_9.48 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_9.49, 8;
 ; End of false expr.
    %blend;
T_9.49;
    %store/vec4 v0x5ed174ce7760_0, 0, 4;
    %jmp T_9.17;
T_9.17 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5ed174ce4180;
T_10 ;
    %wait E_0x5ed174cdb0a0;
    %load/vec4 v0x5ed174ce7cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x5ed174ce6f80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ed174ce7060_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5ed174ce7df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x5ed174ce7060_0;
    %assign/vec4 v0x5ed174ce6f80_0, 0;
    %vpi_call/w 9 209 "$display", "TAP: Updating IR to 0x%1X (state=%1X)", v0x5ed174ce7060_0, v0x5ed174ce7840_0 {0 0 0};
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x5ed174ce6840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5ed174ce7060_0, 0;
    %vpi_call/w 9 213 "$display", "TAP: Capturing IR pattern 0x1" {0 0 0};
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x5ed174ce76a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x5ed174ce79c0_0;
    %load/vec4 v0x5ed174ce7060_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5ed174ce7060_0, 0;
    %load/vec4 v0x5ed174ce79c0_0;
    %load/vec4 v0x5ed174ce7060_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 9 217 "$display", "TAP: Shifting IR: TDI=%b, ir_shift_reg=0x%1X -> 0x%1X (state=%1X)", v0x5ed174ce79c0_0, v0x5ed174ce7060_0, S<0,vec4,u4>, v0x5ed174ce7840_0 {1 0 0};
T_10.6 ;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5ed174ce4180;
T_11 ;
Ewait_1 .event/or E_0x5ed174ce56a0, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ed174ce66e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ed174ce6e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ed174ce6ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ed174ce7380_0, 0, 1;
    %load/vec4 v0x5ed174ce6f80_0;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174ce66e0_0, 0, 1;
    %jmp T_11.5;
T_11.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174ce66e0_0, 0, 1;
    %jmp T_11.5;
T_11.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174ce6e20_0, 0, 1;
    %jmp T_11.5;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174ce6ce0_0, 0, 1;
    %vpi_call/w 9 241 "$display", "TAP: INTEST instruction active, ice_select=1" {0 0 0};
    %jmp T_11.5;
T_11.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174ce7380_0, 0, 1;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5ed174ce4180;
T_12 ;
    %wait E_0x5ed174cdb0a0;
    %load/vec4 v0x5ed174ce7cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ed174ce6510_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5ed174ce7600_0;
    %load/vec4 v0x5ed174ce66e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x5ed174ce79c0_0;
    %assign/vec4 v0x5ed174ce6510_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x5ed174ce67a0_0;
    %load/vec4 v0x5ed174ce66e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ed174ce6510_0, 0;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5ed174ce4180;
T_13 ;
    %wait E_0x5ed174cdb0a0;
    %load/vec4 v0x5ed174ce7cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 127033409, 0, 32;
    %assign/vec4 v0x5ed174ce6ec0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5ed174ce67a0_0;
    %load/vec4 v0x5ed174ce6e20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 127033409, 0, 32;
    %assign/vec4 v0x5ed174ce6ec0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x5ed174ce7600_0;
    %load/vec4 v0x5ed174ce6e20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x5ed174ce79c0_0;
    %load/vec4 v0x5ed174ce6ec0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5ed174ce6ec0_0, 0;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5ed174ce4180;
T_14 ;
Ewait_2 .event/or E_0x5ed174ce5600, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x5ed174ce76a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x5ed174ce7060_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5ed174ce7a60_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5ed174ce7600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x5ed174ce66e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x5ed174ce6510_0;
    %store/vec4 v0x5ed174ce7a60_0, 0, 1;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x5ed174ce6e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x5ed174ce6ec0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5ed174ce7a60_0, 0, 1;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x5ed174ce6ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %load/vec4 v0x5ed174ce6d80_0;
    %store/vec4 v0x5ed174ce7a60_0, 0, 1;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0x5ed174ce7380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %load/vec4 v0x5ed174ce7420_0;
    %store/vec4 v0x5ed174ce7a60_0, 0, 1;
    %jmp T_14.11;
T_14.10 ;
    %load/vec4 v0x5ed174ce6510_0;
    %store/vec4 v0x5ed174ce7a60_0, 0, 1;
T_14.11 ;
T_14.9 ;
T_14.7 ;
T_14.5 ;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ed174ce7a60_0, 0, 1;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5ed174cdd2c0;
T_15 ;
    %wait E_0x5ed174cdb0a0;
    %load/vec4 v0x5ed174ce1520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 37;
    %assign/vec4 v0x5ed174ce10c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5ed174ce0660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ed174ce0740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ed174ce0900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ed174ce0f40_0, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ed174ce09c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ed174ce09c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ed174ce09c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ed174ce09c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ed174ce09c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ed174ce09c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ed174ce09c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ed174ce09c0, 0, 4;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5ed174ce0e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %vpi_call/w 7 137 "$display", "EmbeddedICE: ice_select active, capture_dr=%b, shift_dr=%b, update_dr=%b", v0x5ed174cde770_0, v0x5ed174ce11a0_0, v0x5ed174ce15f0_0 {0 0 0};
    %load/vec4 v0x5ed174cde770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ed174ce09c0, 4;
    %concati/vec4 0, 0, 5;
    %assign/vec4 v0x5ed174ce10c0_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x5ed174ce11a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x5ed174ce1310_0;
    %load/vec4 v0x5ed174ce10c0_0;
    %parti/s 36, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5ed174ce10c0_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x5ed174ce15f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %load/vec4 v0x5ed174ce10c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5ed174ce10c0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ed174ce10c0_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ed174ce10c0_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ed174ce10c0_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5ed174ce0660_0, 0;
    %load/vec4 v0x5ed174ce10c0_0;
    %parti/s 32, 5, 4;
    %assign/vec4 v0x5ed174ce0740_0, 0;
    %load/vec4 v0x5ed174ce10c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5ed174ce10c0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ed174ce10c0_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ed174ce10c0_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ed174ce10c0_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 7 148 "$display", "EmbeddedICE: update_dr active, scan_chain=0x%09X, addr=0x%02X, data=0x%08X", v0x5ed174ce10c0_0, S<0,vec4,u5>, &PV<v0x5ed174ce10c0_0, 5, 32> {1 0 0};
    %vpi_call/w 7 149 "$display", "EmbeddedICE: scan_chain bits [4:0]=0b%05b, [36:5]=0x%08X", &PV<v0x5ed174ce10c0_0, 0, 5>, &PV<v0x5ed174ce10c0_0, 5, 32> {0 0 0};
    %load/vec4 v0x5ed174ce10c0_0;
    %parti/s 32, 5, 4;
    %load/vec4 v0x5ed174ce10c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5ed174ce10c0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ed174ce10c0_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ed174ce10c0_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ed174ce10c0_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ed174ce09c0, 0, 4;
    %load/vec4 v0x5ed174ce10c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5ed174ce10c0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ed174ce10c0_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ed174ce10c0_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ed174ce10c0_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 7 153 "$display", "EmbeddedICE: Writing reg[0x%02X] = 0x%08X (TCK)", S<0,vec4,u5>, &PV<v0x5ed174ce10c0_0, 5, 32> {1 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ed174ce0f40_0, 0;
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ed174ce0f40_0, 0;
T_15.9 ;
T_15.7 ;
T_15.5 ;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5ed174cdd2c0;
T_16 ;
    %wait E_0x5ed174cddf00;
    %load/vec4 v0x5ed174ce1000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ed174ce09c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ed174ce09c0, 0, 4;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5ed174ce0420_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ed174ce09c0, 0, 4;
    %load/vec4 v0x5ed174cdfd40_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ed174ce09c0, 4, 5;
    %load/vec4 v0x5ed174cdf670_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ed174ce09c0, 4, 5;
    %load/vec4 v0x5ed174ce0360_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ed174ce09c0, 4, 5;
    %load/vec4 v0x5ed174cdf970_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ed174ce09c0, 4, 5;
    %load/vec4 v0x5ed174cdf120_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ed174ce09c0, 0, 4;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5ed174cdd2c0;
T_17 ;
Ewait_3 .event/or E_0x5ed174cde080, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x5ed174cdf030_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ed174ce09c0, 4;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ed174ce09c0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ed174ce09c0, 4;
    %and;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5ed174ce1760_0, 0, 1;
    %load/vec4 v0x5ed174cdf120_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ed174ce09c0, 4;
    %and;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ed174ce09c0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ed174ce09c0, 4;
    %and;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5ed174ce18a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174ce1800_0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ed174ce09c0, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5ed174ce1760_0;
    %and;
    %load/vec4 v0x5ed174ce1800_0;
    %and;
    %load/vec4 v0x5ed174cdf8b0_0;
    %and;
    %store/vec4 v0x5ed174ce1d70_0, 0, 1;
    %load/vec4 v0x5ed174cdf8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %vpi_call/w 7 230 "$display", "WP0: enable=%b, addr_match=%b, ctrl_match=%b, mem=%b, hit=%b", &APV<v0x5ed174ce09c0, 3, 0, 1>, v0x5ed174ce1760_0, v0x5ed174ce1800_0, v0x5ed174cdf8b0_0, v0x5ed174ce1d70_0 {0 0 0};
    %vpi_call/w 7 232 "$display", "WP0: debug_addr=0x%08X, wp_val=0x%08X, wp_mask=0x%08X", v0x5ed174cdf030_0, &A<v0x5ed174ce09c0, 8>, &A<v0x5ed174ce09c0, 9> {0 0 0};
    %vpi_call/w 7 234 "$display", "WP0: reg[0x08]=0x%08X, reg[0x0A]=0x%08X, reg[0x00]=0x%08X, reg[0x03]=0x%08X", &A<v0x5ed174ce09c0, 8>, &A<v0x5ed174ce09c0, 10>, &A<v0x5ed174ce09c0, 0>, &A<v0x5ed174ce09c0, 3> {0 0 0};
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5ed174cdd2c0;
T_18 ;
Ewait_4 .event/or E_0x5ed174cddfd0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x5ed174cdf030_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ed174ce09c0, 4;
    %and;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ed174ce09c0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ed174ce09c0, 4;
    %and;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5ed174ce1e30_0, 0, 1;
    %load/vec4 v0x5ed174cdf120_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ed174ce09c0, 4;
    %and;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ed174ce09c0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ed174ce09c0, 4;
    %and;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5ed174ce1fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174ce1ef0_0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ed174ce09c0, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5ed174ce1e30_0;
    %and;
    %load/vec4 v0x5ed174ce1ef0_0;
    %and;
    %load/vec4 v0x5ed174cdf8b0_0;
    %and;
    %store/vec4 v0x5ed174ce2070_0, 0, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5ed174cdd2c0;
T_19 ;
Ewait_5 .event/or E_0x5ed174cddf60, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x5ed174cdf290_0;
    %load/vec4 v0x5ed174cdf350_0;
    %and;
    %load/vec4 v0x5ed174cdfe00_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ed174ce09c0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ed174ce09c0, 4;
    %parti/s 1, 1, 2;
    %and;
    %store/vec4 v0x5ed174cde5f0_0, 0, 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x5ed174cdd2c0;
T_20 ;
    %wait E_0x5ed174cddf00;
    %load/vec4 v0x5ed174ce1000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ed174ce01c0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5ed174cdfa50_0;
    %assign/vec4 v0x5ed174ce01c0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5ed174cdd2c0;
T_21 ;
Ewait_6 .event/or E_0x5ed174cdde70, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x5ed174ce01c0_0;
    %store/vec4 v0x5ed174cdfa50_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ed174cdfee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ed174cdffa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ed174cdef70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ed174cde6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ed174ce16c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ed174cdedf0_0, 0, 1;
    %load/vec4 v0x5ed174ce01c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %jmp T_21.6;
T_21.0 ;
    %load/vec4 v0x5ed174cdeeb0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5ed174ce05a0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_21.7, 9;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5ed174cdfa50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174cdfee0_0, 0, 1;
    %jmp T_21.8;
T_21.7 ;
    %load/vec4 v0x5ed174cde5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.9, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5ed174cdfa50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174cdfee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174cde6b0_0, 0, 1;
    %jmp T_21.10;
T_21.9 ;
    %load/vec4 v0x5ed174ce1d70_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5ed174ce2070_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_21.11, 9;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5ed174cdfa50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174cdfee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174ce16c0_0, 0, 1;
T_21.11 ;
T_21.10 ;
T_21.8 ;
    %jmp T_21.6;
T_21.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174cdedf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174cde6b0_0, 0, 1;
    %load/vec4 v0x5ed174ce02a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.13, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5ed174cdfa50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174cdffa0_0, 0, 1;
    %jmp T_21.14;
T_21.13 ;
    %load/vec4 v0x5ed174cdf290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.15, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5ed174cdfa50_0, 0, 3;
T_21.15 ;
T_21.14 ;
    %jmp T_21.6;
T_21.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174cdedf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174ce16c0_0, 0, 1;
    %load/vec4 v0x5ed174ce02a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.17, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5ed174cdfa50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174cdffa0_0, 0, 1;
    %jmp T_21.18;
T_21.17 ;
    %load/vec4 v0x5ed174cdf290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.19, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5ed174cdfa50_0, 0, 3;
T_21.19 ;
T_21.18 ;
    %jmp T_21.6;
T_21.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174cdedf0_0, 0, 1;
    %load/vec4 v0x5ed174cdeeb0_0;
    %nor/r;
    %load/vec4 v0x5ed174ce05a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.21, 8;
    %load/vec4 v0x5ed174ce02a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.23, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5ed174cdfa50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174cdffa0_0, 0, 1;
    %jmp T_21.24;
T_21.23 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5ed174cdfa50_0, 0, 3;
T_21.24 ;
T_21.21 ;
    %jmp T_21.6;
T_21.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ed174cdfa50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174cdffa0_0, 0, 1;
    %jmp T_21.6;
T_21.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ed174cdfa50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174cdffa0_0, 0, 1;
    %jmp T_21.6;
T_21.6 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x5ed174ce2530;
T_22 ;
    %wait E_0x5ed174cdb0a0;
    %load/vec4 v0x5ed174ce3ce0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ed174ce3180_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5ed174ce3840_0;
    %load/vec4 v0x5ed174ce3dd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x5ed174ce35e0_0;
    %assign/vec4 v0x5ed174ce3180_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5ed174ce2530;
T_23 ;
Ewait_7 .event/or E_0x5ed174ce2be0, E_0x0;
    %wait Ewait_7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ed174ce3220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ed174ce2ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ed174ce33a0_0, 0, 1;
    %load/vec4 v0x5ed174ce3180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174ce2ed0_0, 0, 1;
    %jmp T_23.5;
T_23.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174ce2ed0_0, 0, 1;
    %jmp T_23.5;
T_23.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174ce33a0_0, 0, 1;
    %jmp T_23.5;
T_23.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174ce33a0_0, 0, 1;
    %jmp T_23.5;
T_23.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174ce3220_0, 0, 1;
    %jmp T_23.5;
T_23.5 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x5ed174ce2530;
T_24 ;
Ewait_8 .event/or E_0x5ed174ce2b60, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0x5ed174ce3840_0;
    %load/vec4 v0x5ed174ce3900_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x5ed174ce3180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %load/vec4 v0x5ed174ce2fa0_0;
    %store/vec4 v0x5ed174ce3b80_0, 0, 1;
    %jmp T_24.7;
T_24.2 ;
    %load/vec4 v0x5ed174ce2fa0_0;
    %store/vec4 v0x5ed174ce3b80_0, 0, 1;
    %jmp T_24.7;
T_24.3 ;
    %load/vec4 v0x5ed174ce3460_0;
    %store/vec4 v0x5ed174ce3b80_0, 0, 1;
    %jmp T_24.7;
T_24.4 ;
    %load/vec4 v0x5ed174ce3460_0;
    %store/vec4 v0x5ed174ce3b80_0, 0, 1;
    %jmp T_24.7;
T_24.5 ;
    %load/vec4 v0x5ed174ce32e0_0;
    %store/vec4 v0x5ed174ce3b80_0, 0, 1;
    %jmp T_24.7;
T_24.7 ;
    %pop/vec4 1;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ed174ce3b80_0, 0, 1;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x5ed174cda410;
T_25 ;
    %wait E_0x5ed174cdb0a0;
    %load/vec4 v0x5ed174cdcca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x5ed174cdba40_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x5ed174cdce20_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x5ed174cdbb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x5ed174cdbbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v0x5ed174cdb880_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5ed174cdba40_0, 4, 5;
    %load/vec4 v0x5ed174cdbe60_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5ed174cdba40_0, 4, 5;
    %load/vec4 v0x5ed174cdc3c0_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5ed174cdba40_0, 4, 5;
    %load/vec4 v0x5ed174cdc5e0_0;
    %ix/load 4, 65, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5ed174cdba40_0, 4, 5;
    %load/vec4 v0x5ed174cdb690_0;
    %ix/load 4, 66, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5ed174cdba40_0, 4, 5;
    %load/vec4 v0x5ed174cdc0e0_0;
    %ix/load 4, 67, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5ed174cdba40_0, 4, 5;
    %load/vec4 v0x5ed174cdc6a0_0;
    %ix/load 4, 68, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5ed174cdba40_0, 4, 5;
    %fork t_5, S_0x5ed174cdb100;
    %jmp t_4;
    .scope S_0x5ed174cdb100;
t_5 ;
    %pushi/vec4 69, 0, 32;
    %store/vec4 v0x5ed174cdb2e0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x5ed174cdb2e0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_25.7, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x5ed174cdb2e0_0;
    %assign/vec4/off/d v0x5ed174cdba40_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5ed174cdb2e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5ed174cdb2e0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
    %end;
    .scope S_0x5ed174cda410;
t_4 %join;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v0x5ed174cdc8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.8, 8;
    %load/vec4 v0x5ed174cdca60_0;
    %load/vec4 v0x5ed174cdba40_0;
    %parti/s 127, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5ed174cdba40_0, 0;
    %jmp T_25.9;
T_25.8 ;
    %load/vec4 v0x5ed174cdcd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.10, 8;
    %load/vec4 v0x5ed174cdba40_0;
    %assign/vec4 v0x5ed174cdce20_0, 0;
T_25.10 ;
T_25.9 ;
T_25.5 ;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5ed174cda410;
T_26 ;
Ewait_9 .event/or E_0x5ed174cdb010, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0x5ed174cdc020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x5ed174cdce20_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5ed174cdb960_0, 0, 32;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x5ed174cdb750_0;
    %store/vec4 v0x5ed174cdb960_0, 0, 32;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x5ed174cda410;
T_27 ;
Ewait_10 .event/or E_0x5ed174ccad30, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0x5ed174cdc020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x5ed174cdce20_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5ed174cdbf40_0, 0, 32;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x5ed174cdbd80_0;
    %store/vec4 v0x5ed174cdbf40_0, 0, 32;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x5ed174cda410;
T_28 ;
Ewait_11 .event/or E_0x5ed174cc85f0, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0x5ed174cdc020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x5ed174cdce20_0;
    %parti/s 1, 64, 8;
    %store/vec4 v0x5ed174cdc460_0, 0, 1;
    %load/vec4 v0x5ed174cdce20_0;
    %parti/s 1, 67, 8;
    %store/vec4 v0x5ed174cdc1a0_0, 0, 1;
    %load/vec4 v0x5ed174cdce20_0;
    %parti/s 1, 68, 8;
    %store/vec4 v0x5ed174cdc760_0, 0, 1;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x5ed174cdc320_0;
    %store/vec4 v0x5ed174cdc460_0, 0, 1;
    %load/vec4 v0x5ed174cdc0e0_0;
    %store/vec4 v0x5ed174cdc1a0_0, 0, 1;
    %load/vec4 v0x5ed174cdc6a0_0;
    %store/vec4 v0x5ed174cdc760_0, 0, 1;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x5ed174cda410;
T_29 ;
Ewait_12 .event/or E_0x5ed174b88170, E_0x0;
    %wait Ewait_12;
    %load/vec4 v0x5ed174cdc020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x5ed174cdce20_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5ed174cdbca0_0, 0, 32;
    %load/vec4 v0x5ed174cdce20_0;
    %parti/s 1, 64, 8;
    %store/vec4 v0x5ed174cdc260_0, 0, 1;
    %load/vec4 v0x5ed174cdce20_0;
    %parti/s 1, 65, 8;
    %store/vec4 v0x5ed174cdc520_0, 0, 1;
    %load/vec4 v0x5ed174cdce20_0;
    %parti/s 1, 66, 8;
    %store/vec4 v0x5ed174cdb5c0_0, 0, 1;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x5ed174cdbe60_0;
    %store/vec4 v0x5ed174cdbca0_0, 0, 32;
    %load/vec4 v0x5ed174cdc3c0_0;
    %store/vec4 v0x5ed174cdc260_0, 0, 1;
    %load/vec4 v0x5ed174cdc5e0_0;
    %store/vec4 v0x5ed174cdc520_0, 0, 1;
    %load/vec4 v0x5ed174cdb690_0;
    %store/vec4 v0x5ed174cdb5c0_0, 0, 1;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x5ed174cd9d80;
T_30 ;
Ewait_13 .event/or E_0x5ed174bfed90, E_0x0;
    %wait Ewait_13;
    %load/vec4 v0x5ed174ce8eb0_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5ed174cea830_0, 0, 1;
    %load/vec4 v0x5ed174ce8eb0_0;
    %pushi/vec4 3, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5ed174ceb600_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ed174ceb6d0_0, 0, 4;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x5ed174c9ff10;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ed174cecba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174cede60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ed174cedf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ed174cee400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ed174cedff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174cee4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ed174cecd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ed174cedd70_0, 0, 1;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5ed174ced800_0, 0, 32;
    %pushi/vec4 3818913793, 0, 32;
    %store/vec4 v0x5ed174ced360_0, 0, 32;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x5ed174cecf30_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x5ed174ced060_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174cedaf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174ced510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ed174cedb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ed174ced420_0, 0, 1;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x5ed174ced6f0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ed174cedc80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174ced230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ed174ced600_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ed174cee320_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ed174cee240_0, 0, 32;
    %end;
    .thread T_31, $init;
    .scope S_0x5ed174c9ff10;
T_32 ;
    %delay 5000, 0;
    %load/vec4 v0x5ed174cecba0_0;
    %inv;
    %store/vec4 v0x5ed174cecba0_0, 0, 1;
    %jmp T_32;
    .thread T_32;
    .scope S_0x5ed174c9ff10;
T_33 ;
    %delay 10000, 0;
    %load/vec4 v0x5ed174cedf50_0;
    %inv;
    %store/vec4 v0x5ed174cedf50_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0x5ed174c9ff10;
T_34 ;
    %vpi_call/w 4 335 "$dumpfile", "embeddedice_test_tb.vcd" {0 0 0};
    %vpi_call/w 4 336 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5ed174c9ff10 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ed174cede60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ed174cee4a0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_34.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.1, 5;
    %jmp/1 T_34.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5ed174bf9830;
    %jmp T_34.0;
T_34.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174cede60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ed174cee4a0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_34.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.3, 5;
    %jmp/1 T_34.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5ed174bf9830;
    %jmp T_34.2;
T_34.3 ;
    %pop/vec4 1;
    %vpi_call/w 4 346 "$display", "=== ARM7TDMI EmbeddedICE Debug Unit Test ===\012" {0 0 0};
    %fork TD_embeddedice_test_tb.test_idcode, S_0x5ed174cd97c0;
    %join;
    %fork TD_embeddedice_test_tb.test_bypass, S_0x5ed174cd9030;
    %join;
    %fork TD_embeddedice_test_tb.test_embeddedice_access, S_0x5ed174cd94e0;
    %join;
    %fork TD_embeddedice_test_tb.test_debug_request, S_0x5ed174cd9270;
    %join;
    %fork TD_embeddedice_test_tb.test_watchpoint, S_0x5ed174cd9aa0;
    %join;
    %pushi/vec4 10, 0, 32;
T_34.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.5, 5;
    %jmp/1 T_34.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5ed174bf9830;
    %jmp T_34.4;
T_34.5 ;
    %pop/vec4 1;
    %vpi_call/w 4 357 "$display", "\012=== Test Summary ===" {0 0 0};
    %vpi_call/w 4 358 "$display", "Tests Run:    %d", v0x5ed174cee320_0 {0 0 0};
    %vpi_call/w 4 359 "$display", "Tests Passed: %d", v0x5ed174cee240_0 {0 0 0};
    %load/vec4 v0x5ed174cee240_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x5ed174cee320_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 4 360 "$display", "Pass Rate:    %0.1f%%", W<0,r> {0 1 0};
    %load/vec4 v0x5ed174cee240_0;
    %load/vec4 v0x5ed174cee320_0;
    %cmp/e;
    %jmp/0xz  T_34.6, 4;
    %vpi_call/w 4 363 "$display", "\342\234\205 ALL EMBEDDEDICE TESTS PASSED!" {0 0 0};
    %jmp T_34.7;
T_34.6 ;
    %vpi_call/w 4 365 "$display", "\342\235\214 SOME EMBEDDEDICE TESTS FAILED" {0 0 0};
T_34.7 ;
    %vpi_call/w 4 368 "$display", "\012=== EmbeddedICE Implementation Status ===" {0 0 0};
    %vpi_call/w 4 369 "$display", "\342\234\205 JTAG TAP Controller - Implemented" {0 0 0};
    %vpi_call/w 4 370 "$display", "\342\234\205 EmbeddedICE Register Interface - Implemented" {0 0 0};
    %vpi_call/w 4 371 "$display", "\342\234\205 Debug State Machine - Implemented" {0 0 0};
    %vpi_call/w 4 372 "$display", "\342\234\205 Watchpoint Logic - Basic implementation" {0 0 0};
    %vpi_call/w 4 373 "$display", "\342\234\205 Boundary Scan - Basic implementation" {0 0 0};
    %vpi_call/w 4 374 "$display", "\342\234\205 Debug Communications Channel - Implemented" {0 0 0};
    %vpi_call/w 4 376 "$finish" {0 0 0};
    %end;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "../rtl/arm7tdmi_defines.sv";
    "embeddedice_test_tb.sv";
    "../rtl/arm7tdmi_debug_wrapper.sv";
    "../rtl/arm7tdmi_boundary_scan.sv";
    "../rtl/arm7tdmi_embeddedice.sv";
    "../rtl/arm7tdmi_scan_chain.sv";
    "../rtl/arm7tdmi_jtag_tap.sv";
