// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.2
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sobel_Filter2D (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 7'b1;
parameter    ap_ST_st2_fsm_1 = 7'b10;
parameter    ap_ST_st3_fsm_2 = 7'b100;
parameter    ap_ST_st4_fsm_3 = 7'b1000;
parameter    ap_ST_st5_fsm_4 = 7'b10000;
parameter    ap_ST_pp0_stg0_fsm_5 = 7'b100000;
parameter    ap_ST_st9_fsm_6 = 7'b1000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv13_5 = 13'b101;
parameter    ap_const_lv13_2 = 13'b10;
parameter    ap_const_lv13_1FFD = 13'b1111111111101;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv13_1FFF = 13'b1111111111111;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv10_3FE = 10'b1111111110;
parameter    ap_const_lv14_3FFE = 14'b11111111111110;
parameter    ap_const_lv14_2 = 14'b10;
parameter    ap_const_lv12_4 = 12'b100;
parameter    ap_const_lv13_1FFC = 13'b1111111111100;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv13_1FFB = 13'b1111111111011;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv13_1FFA = 13'b1111111111010;
parameter    ap_const_lv13_6 = 13'b110;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv14_0 = 14'b00000000000000;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv21_1171 = 21'b1000101110001;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv19_3A8 = 19'b1110101000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [11:0] p_src_rows_V_read;
input  [11:0] p_src_cols_V_read;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm = 7'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_25;
reg   [11:0] p_029_0_i_reg_684;
wire   [12:0] rows_cast_fu_749_p1;
reg   [12:0] rows_cast_reg_3779;
wire   [12:0] cols_cast_fu_753_p1;
reg   [12:0] cols_cast_reg_3790;
wire   [1:0] tmp_7_fu_757_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_76;
wire   [1:0] tmp_s_fu_769_p2;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_85;
wire   [1:0] tmp_3_fu_781_p2;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_94;
wire   [12:0] heightloop_fu_793_p2;
reg   [12:0] heightloop_reg_4076;
wire   [0:0] tmp_4_fu_787_p2;
wire   [12:0] widthloop_fu_798_p2;
reg   [12:0] widthloop_reg_4081;
wire  signed [12:0] tmp_5_fu_803_p2;
reg  signed [12:0] tmp_5_reg_4086;
wire   [1:0] p_neg316_i_cast_fu_811_p2;
reg   [1:0] p_neg316_i_cast_reg_4093;
wire  signed [12:0] ref_fu_817_p2;
reg  signed [12:0] ref_reg_4105;
wire   [0:0] tmp_10_fu_822_p2;
reg   [0:0] tmp_10_reg_4110;
wire  signed [9:0] tmp_17_fu_838_p2;
reg  signed [9:0] tmp_17_reg_4116;
wire  signed [13:0] tmp_172_1_fu_855_p2;
reg  signed [13:0] tmp_172_1_reg_4121;
wire   [1:0] tmp_18_fu_861_p1;
reg   [1:0] tmp_18_reg_4126;
wire   [0:0] tmp_201_2_fu_865_p2;
reg   [0:0] tmp_201_2_reg_4131;
wire   [13:0] tmp_209_2_fu_881_p2;
reg   [13:0] tmp_209_2_reg_4140;
wire   [1:0] tmp_20_fu_887_p1;
reg   [1:0] tmp_20_reg_4146;
wire   [0:0] tmp_12_fu_895_p2;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_132;
wire   [11:0] i_V_fu_900_p2;
reg   [11:0] i_V_reg_4155;
wire   [0:0] tmp_14_fu_906_p2;
reg   [0:0] tmp_14_reg_4160;
reg   [0:0] tmp_24_reg_4165;
wire   [1:0] locy_2_0_t_fu_1007_p2;
reg   [1:0] locy_2_0_t_reg_4169;
wire   [1:0] locy_2_1_t_fu_1148_p2;
reg   [1:0] locy_2_1_t_reg_4176;
wire   [1:0] locy_2_2_t_fu_1297_p2;
reg   [1:0] locy_2_2_t_reg_4183;
wire   [0:0] brmerge3_fu_1303_p2;
reg   [0:0] brmerge3_reg_4190;
wire   [0:0] tmp_15_fu_1313_p2;
reg   [0:0] tmp_15_reg_4194;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_5;
reg    ap_sig_bdd_158;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg   [0:0] or_cond_i_i_reg_4214;
reg    ap_sig_bdd_179;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg   [0:0] or_cond310_i_reg_4203;
reg   [0:0] ap_reg_ppstg_or_cond310_i_reg_4203_pp0_it1;
reg    ap_sig_bdd_195;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_15_reg_4194_pp0_it1;
wire   [11:0] j_V_fu_1318_p2;
wire   [0:0] or_cond310_i_fu_1340_p2;
wire   [1:0] tmp_59_fu_1351_p1;
reg   [1:0] tmp_59_reg_4207;
wire   [0:0] or_cond_i_i_fu_1382_p2;
wire   [0:0] tmp_62_fu_1388_p3;
reg   [0:0] tmp_62_reg_4218;
reg   [9:0] k_buf_0_val_0_addr_reg_4231;
reg   [9:0] k_buf_0_val_1_addr_reg_4237;
reg   [9:0] k_buf_0_val_2_addr_reg_4243;
wire   [0:0] brmerge_fu_1489_p2;
reg   [0:0] brmerge_reg_4249;
wire   [1:0] tmp_64_fu_1495_p1;
reg   [1:0] tmp_64_reg_4253;
wire   [0:0] tmp_28_fu_1499_p2;
reg   [0:0] tmp_28_reg_4258;
wire   [13:0] x_1_fu_1529_p3;
reg   [13:0] x_1_reg_4262;
wire   [0:0] brmerge1_fu_1547_p2;
reg   [0:0] brmerge1_reg_4286;
wire   [0:0] tmp_195_1_fu_1553_p2;
reg   [0:0] tmp_195_1_reg_4290;
wire   [1:0] col_assign_1_t_fu_1558_p2;
reg   [1:0] col_assign_1_t_reg_4294;
wire   [0:0] brmerge2_fu_1563_p2;
reg   [0:0] brmerge2_reg_4313;
wire   [0:0] tmp_195_2_fu_1569_p2;
reg   [0:0] tmp_195_2_reg_4317;
wire   [1:0] col_assign_212_t_fu_1574_p2;
reg   [1:0] col_assign_212_t_reg_4321;
reg   [7:0] src_kernel_win_0_val_0_1_1_reg_4325;
reg   [7:0] src_kernel_win_0_val_1_1_1_reg_4332;
reg   [7:0] src_kernel_win_2_val_2_1_1_reg_4338;
reg   [7:0] src_kernel_win_0_val_2_1_1_reg_4345;
reg   [7:0] src_kernel_win_1_val_0_1_1_reg_4352;
reg   [7:0] src_kernel_win_2_val_1_1_1_reg_4359;
reg   [7:0] src_kernel_win_1_val_1_1_1_reg_4365;
reg   [7:0] src_kernel_win_1_val_2_1_1_reg_4371;
reg   [7:0] src_kernel_win_2_val_0_1_1_reg_4378;
wire   [9:0] k_buf_0_val_0_address0;
reg    k_buf_0_val_0_ce0;
wire   [7:0] k_buf_0_val_0_q0;
wire   [9:0] k_buf_0_val_0_address1;
reg    k_buf_0_val_0_ce1;
reg    k_buf_0_val_0_we1;
wire   [7:0] k_buf_0_val_0_d1;
wire   [9:0] k_buf_0_val_1_address0;
reg    k_buf_0_val_1_ce0;
wire   [7:0] k_buf_0_val_1_q0;
wire   [9:0] k_buf_0_val_1_address1;
reg    k_buf_0_val_1_ce1;
reg    k_buf_0_val_1_we1;
wire   [7:0] k_buf_0_val_1_d1;
wire   [9:0] k_buf_0_val_2_address0;
reg    k_buf_0_val_2_ce0;
wire   [7:0] k_buf_0_val_2_q0;
wire   [9:0] k_buf_0_val_2_address1;
reg    k_buf_0_val_2_ce1;
reg    k_buf_0_val_2_we1;
wire   [7:0] k_buf_0_val_2_d1;
wire   [9:0] k_buf_1_val_0_address0;
reg    k_buf_1_val_0_ce0;
wire   [7:0] k_buf_1_val_0_q0;
wire   [9:0] k_buf_1_val_0_address1;
reg    k_buf_1_val_0_ce1;
reg    k_buf_1_val_0_we1;
wire   [7:0] k_buf_1_val_0_d1;
wire   [9:0] k_buf_1_val_1_address0;
reg    k_buf_1_val_1_ce0;
wire   [7:0] k_buf_1_val_1_q0;
reg   [9:0] k_buf_1_val_1_address1;
reg    k_buf_1_val_1_ce1;
reg    k_buf_1_val_1_we1;
wire   [7:0] k_buf_1_val_1_d1;
wire   [9:0] k_buf_1_val_2_address0;
reg    k_buf_1_val_2_ce0;
wire   [7:0] k_buf_1_val_2_q0;
wire   [9:0] k_buf_1_val_2_address1;
reg    k_buf_1_val_2_ce1;
reg    k_buf_1_val_2_we1;
wire   [7:0] k_buf_1_val_2_d1;
wire   [9:0] k_buf_2_val_0_address0;
reg    k_buf_2_val_0_ce0;
wire   [7:0] k_buf_2_val_0_q0;
wire   [9:0] k_buf_2_val_0_address1;
reg    k_buf_2_val_0_ce1;
reg    k_buf_2_val_0_we1;
wire   [7:0] k_buf_2_val_0_d1;
wire   [9:0] k_buf_2_val_1_address0;
reg    k_buf_2_val_1_ce0;
wire   [7:0] k_buf_2_val_1_q0;
reg   [9:0] k_buf_2_val_1_address1;
reg    k_buf_2_val_1_ce1;
reg    k_buf_2_val_1_we1;
wire   [7:0] k_buf_2_val_1_d1;
wire   [9:0] k_buf_2_val_2_address0;
reg    k_buf_2_val_2_ce0;
wire   [7:0] k_buf_2_val_2_q0;
wire   [9:0] k_buf_2_val_2_address1;
reg    k_buf_2_val_2_ce1;
reg    k_buf_2_val_2_we1;
wire   [7:0] k_buf_2_val_2_d1;
reg   [1:0] tmp_6_reg_640;
wire   [0:0] tmp_8_fu_763_p2;
reg   [1:0] tmp_9_reg_651;
wire   [0:0] tmp_1_fu_775_p2;
reg   [1:0] tmp_2_reg_662;
reg   [11:0] p_016_0_i_reg_673;
reg    ap_sig_cseq_ST_st9_fsm_6;
reg    ap_sig_bdd_421;
wire   [63:0] tmp_29_fu_1482_p1;
wire  signed [63:0] tmp_190_1_fu_1537_p1;
wire   [63:0] tmp_230_1_fu_2118_p1;
wire   [9:0] k_buf_1_val_1_addr_1_gep_fu_582_p3;
wire   [63:0] tmp_230_2_fu_2467_p1;
wire   [9:0] k_buf_2_val_1_addr_1_gep_fu_622_p3;
reg   [7:0] right_border_buf_0_val_0_0_fu_206;
wire   [1:0] col_assign_fu_1759_p2;
reg   [7:0] right_border_buf_0_val_0_1_fu_210;
reg   [7:0] right_border_buf_0_val_0_2_fu_214;
reg   [7:0] right_border_buf_1_val_0_0_fu_218;
wire   [0:0] tmp_70_fu_1992_p3;
reg   [7:0] right_border_buf_1_val_0_1_fu_222;
reg   [7:0] right_border_buf_1_val_0_2_fu_226;
reg   [7:0] right_border_buf_2_val_0_0_fu_230;
wire   [0:0] tmp_77_fu_2341_p3;
reg   [7:0] right_border_buf_2_val_0_1_fu_234;
reg   [7:0] right_border_buf_2_val_0_2_fu_238;
reg   [7:0] src_kernel_win_0_val_0_1_fu_254;
wire   [7:0] src_kernel_win_0_val_0_0_fu_1611_p5;
wire   [7:0] src_kernel_win_0_val_0_0_2_fu_1684_p5;
wire   [7:0] k_buf_val_load_0_0_mux_fu_1673_p3;
reg   [7:0] src_kernel_win_0_val_0_2_fu_258;
reg   [7:0] src_kernel_win_2_val_2_2_fu_262;
reg   [7:0] src_kernel_win_0_val_1_1_fu_266;
wire   [7:0] src_kernel_win_0_val_1_0_fu_1622_p5;
wire   [7:0] src_kernel_win_0_val_1_0_2_fu_1696_p5;
wire   [7:0] k_buf_val_load_0_1_mux_fu_1666_p3;
reg   [7:0] src_kernel_win_0_val_1_2_fu_270;
reg   [7:0] src_kernel_win_2_val_2_1_fu_274;
wire   [7:0] src_kernel_win_2_val_2_0_1_fu_2294_p5;
wire   [7:0] tmp_56_fu_2415_p5;
wire   [7:0] k_buf_val_load_2_2_mux_fu_2334_p3;
reg   [7:0] src_kernel_win_0_val_2_1_fu_278;
wire   [7:0] src_kernel_win_0_val_2_0_1_fu_1633_p5;
wire   [7:0] src_kernel_win_0_val_2_0_2_fu_1717_p5;
wire   [7:0] k_buf_val_load_0_2_mux_fu_1659_p3;
reg   [7:0] src_kernel_win_0_val_2_2_fu_282;
reg   [7:0] src_kernel_win_2_val_1_2_fu_286;
reg   [7:0] src_kernel_win_1_val_0_1_fu_290;
wire   [7:0] src_kernel_win_1_val_0_0_fu_1923_p5;
wire   [7:0] src_kernel_win_val_1_0_0_7_fu_2031_p3;
wire   [7:0] k_buf_val_load_1_0_mux_fu_1985_p3;
reg   [7:0] src_kernel_win_1_val_0_2_fu_294;
reg   [7:0] src_kernel_win_2_val_1_1_fu_298;
wire   [7:0] src_kernel_win_2_val_1_0_2_fu_2283_p5;
wire   [7:0] src_kernel_win_2_val_1_0_fu_2388_p3;
wire   [7:0] k_buf_val_load_2_1_mux_fu_2327_p3;
reg   [7:0] src_kernel_win_1_val_1_1_fu_302;
wire   [7:0] src_kernel_win_1_val_1_0_2_fu_1934_p5;
wire   [7:0] src_kernel_win_1_val_1_0_fu_2039_p3;
wire   [7:0] k_buf_val_load_1_1_mux_fu_1978_p3;
reg   [7:0] src_kernel_win_1_val_1_2_fu_306;
reg   [7:0] src_kernel_win_2_val_0_2_fu_310;
reg   [7:0] src_kernel_win_1_val_2_1_fu_314;
wire   [7:0] src_kernel_win_1_val_2_0_1_fu_1945_p5;
wire   [7:0] tmp_51_fu_2066_p5;
wire   [7:0] k_buf_val_load_1_2_mux_fu_1971_p3;
reg   [7:0] src_kernel_win_1_val_2_2_fu_318;
reg   [7:0] src_kernel_win_2_val_0_1_fu_322;
wire   [7:0] src_kernel_win_2_val_0_0_fu_2272_p5;
wire   [7:0] src_kernel_win_val_2_0_0_7_fu_2380_p3;
wire   [7:0] k_buf_val_load_2_0_mux_fu_2320_p3;
reg   [7:0] col_buf_0_val_1_0_4_fu_326;
wire   [7:0] col_buf_0_val_1_0_5_fu_1822_p3;
reg   [7:0] col_buf_0_val_1_0_6_fu_330;
wire   [7:0] col_buf_0_val_1_0_3_fu_1814_p3;
reg   [7:0] col_buf_0_val_1_0_7_fu_334;
wire   [7:0] col_buf_0_val_1_0_1_fu_1798_p3;
reg   [7:0] col_buf_0_val_0_0_1_fu_338;
wire   [7:0] col_buf_0_val_0_0_7_fu_1862_p3;
reg   [7:0] col_buf_0_val_0_0_6_fu_342;
wire   [7:0] col_buf_0_val_0_0_5_fu_1854_p3;
reg   [7:0] col_buf_0_val_0_0_8_fu_346;
wire   [7:0] col_buf_0_val_0_0_3_fu_1838_p3;
reg   [7:0] col_buf_1_val_1_0_4_fu_350;
wire   [7:0] col_buf_1_val_1_0_5_fu_2174_p3;
reg   [7:0] col_buf_1_val_1_0_6_fu_354;
wire   [7:0] col_buf_1_val_1_0_3_fu_2166_p3;
reg   [7:0] col_buf_1_val_1_0_7_fu_358;
wire   [7:0] col_buf_1_val_1_0_1_fu_2150_p3;
reg   [7:0] col_buf_1_val_0_0_1_fu_362;
wire   [7:0] col_buf_1_val_0_0_7_fu_2214_p3;
reg   [7:0] col_buf_1_val_0_0_6_fu_366;
wire   [7:0] col_buf_1_val_0_0_5_fu_2206_p3;
reg   [7:0] col_buf_1_val_0_0_8_fu_370;
wire   [7:0] col_buf_1_val_0_0_3_fu_2190_p3;
reg   [7:0] col_buf_2_val_1_0_4_fu_374;
wire   [7:0] col_buf_2_val_1_0_5_fu_2523_p3;
reg   [7:0] col_buf_2_val_1_0_6_fu_378;
wire   [7:0] col_buf_2_val_1_0_3_fu_2515_p3;
reg   [7:0] col_buf_2_val_1_0_7_fu_382;
wire   [7:0] col_buf_2_val_1_0_1_fu_2499_p3;
reg   [7:0] col_buf_2_val_0_0_1_fu_386;
wire   [7:0] col_buf_2_val_0_0_7_fu_2563_p3;
reg   [7:0] col_buf_2_val_0_0_6_fu_390;
wire   [7:0] col_buf_2_val_0_0_5_fu_2555_p3;
reg   [7:0] col_buf_2_val_0_0_8_fu_394;
wire   [7:0] col_buf_2_val_0_0_3_fu_2539_p3;
wire   [1:0] tmp_fu_808_p1;
wire   [8:0] tmp_11_fu_827_p1;
wire   [9:0] tmp_171_cast_fu_830_p3;
wire   [12:0] tmp_171_1_fu_844_p3;
wire   [13:0] tmp_171_1_cast_fu_851_p1;
wire   [12:0] tmp_208_2_fu_870_p3;
wire   [13:0] tmp_208_2_cast_fu_877_p1;
wire   [12:0] tmp_18_cast_fu_891_p1;
wire  signed [12:0] ImagLoc_y_fu_912_p2;
wire   [11:0] tmp_23_fu_924_p4;
wire   [0:0] icmp_fu_934_p2;
wire   [0:0] tmp_188_2_fu_940_p2;
wire   [1:0] tmp_26_fu_971_p1;
wire   [0:0] tmp_197_2_fu_966_p2;
wire   [1:0] tmp_27_fu_975_p2;
wire   [0:0] sel_tmp6_fu_988_p2;
wire   [0:0] sel_tmp7_fu_994_p2;
wire   [1:0] tmp_30_fu_980_p3;
wire   [1:0] tmp_25_fu_959_p3;
wire   [1:0] tmp_31_fu_999_p3;
wire  signed [12:0] y_1_2_fu_1013_p2;
wire   [0:0] tmp_196_2_1_fu_1019_p2;
wire   [0:0] tmp_197_2_1_fu_1025_p2;
wire   [0:0] tmp_32_fu_1036_p3;
wire   [12:0] p_assign_4_2_1_fu_1044_p2;
wire   [12:0] p_p2_i344_i_2_1_fu_1050_p3;
wire   [0:0] sel_tmp8_demorgan_fu_1070_p2;
wire   [0:0] sel_tmp8_fu_1076_p2;
wire   [0:0] or_cond_i343_i_2_1_fu_1030_p2;
wire   [0:0] sel_tmp169_demorgan_fu_1087_p2;
wire   [0:0] tmp_206_2_1_fu_1058_p2;
wire   [0:0] sel_tmp10_fu_1092_p2;
wire   [0:0] sel_tmp11_fu_1098_p2;
wire   [0:0] sel_tmp9_fu_1082_p2;
wire   [1:0] tmp_35_fu_1110_p1;
wire   [1:0] tmp_33_fu_1063_p1;
wire   [1:0] tmp_34_fu_1066_p1;
wire   [1:0] tmp_37_fu_1122_p1;
wire   [1:0] tmp_38_fu_1126_p2;
wire   [0:0] or_cond4_fu_1104_p2;
wire   [1:0] tmp_36_fu_1114_p3;
wire   [1:0] tmp_39_fu_1132_p3;
wire   [1:0] tmp_40_fu_1140_p3;
wire  signed [12:0] y_1_2_1_fu_1154_p2;
wire   [0:0] tmp_41_fu_1160_p3;
wire   [0:0] tmp_197_2_2_fu_1174_p2;
wire   [0:0] rev_fu_1168_p2;
wire   [0:0] tmp_42_fu_1185_p3;
wire   [12:0] p_assign_4_2_2_fu_1193_p2;
wire   [12:0] p_p2_i344_i_2_2_fu_1199_p3;
wire   [0:0] tmp_197_2_2_not_fu_1219_p2;
wire   [0:0] sel_tmp12_fu_1225_p2;
wire   [0:0] or_cond_i343_i_2_2_fu_1179_p2;
wire   [0:0] sel_tmp178_demorgan_fu_1236_p2;
wire   [0:0] tmp_206_2_2_fu_1207_p2;
wire   [0:0] sel_tmp14_fu_1241_p2;
wire   [0:0] sel_tmp15_fu_1247_p2;
wire   [0:0] sel_tmp13_fu_1231_p2;
wire   [1:0] tmp_49_fu_1259_p1;
wire   [1:0] tmp_44_fu_1212_p1;
wire   [1:0] tmp_45_fu_1215_p1;
wire   [1:0] tmp_52_fu_1271_p1;
wire   [1:0] tmp_54_fu_1275_p2;
wire   [0:0] or_cond5_fu_1253_p2;
wire   [1:0] tmp_43_fu_1263_p3;
wire   [1:0] tmp_46_fu_1281_p3;
wire   [1:0] tmp_47_fu_1289_p3;
wire   [0:0] tmp_21_fu_918_p2;
wire   [0:0] or_cond6_2_fu_945_p2;
wire   [12:0] tmp_21_cast_fu_1309_p1;
wire   [10:0] tmp_58_fu_1324_p4;
wire   [0:0] icmp1_fu_1334_p2;
wire  signed [12:0] ImagLoc_x_fu_1345_p2;
wire   [0:0] tmp_61_fu_1363_p3;
wire   [0:0] tmp_19_fu_1377_p2;
wire   [0:0] rev1_fu_1371_p2;
wire   [12:0] p_assign_1_fu_1396_p2;
wire   [12:0] p_p2_i_i_fu_1402_p3;
wire   [9:0] tmp_63_fu_1410_p1;
wire   [9:0] tmp_60_fu_1355_p1;
wire  signed [9:0] p_assign_2_fu_1419_p2;
wire   [0:0] tmp_19_not_fu_1432_p2;
wire   [0:0] sel_tmp1_fu_1438_p2;
wire   [0:0] sel_tmp2_fu_1444_p2;
wire   [9:0] sel_tmp_fu_1424_p3;
wire   [0:0] sel_tmp24_demorgan_fu_1457_p2;
wire   [0:0] tmp_22_fu_1414_p2;
wire   [0:0] sel_tmp4_fu_1462_p2;
wire   [0:0] sel_tmp5_fu_1468_p2;
wire   [9:0] sel_tmp3_fu_1449_p3;
wire   [9:0] x_fu_1474_p3;
wire  signed [13:0] p_p2_i_i_1_cast_fu_1504_p1;
wire  signed [13:0] ImagLoc_x_cast_fu_1359_p1;
wire  signed [13:0] p_assign_2_1_fu_1508_p2;
wire   [13:0] sel_tmp18_fu_1513_p3;
wire   [13:0] sel_tmp19_fu_1521_p3;
wire   [7:0] src_kernel_win_0_val_0_0_fu_1611_p1;
wire   [7:0] src_kernel_win_0_val_0_0_fu_1611_p2;
wire   [7:0] src_kernel_win_0_val_0_0_fu_1611_p3;
wire   [1:0] src_kernel_win_0_val_0_0_fu_1611_p4;
wire   [7:0] src_kernel_win_0_val_1_0_fu_1622_p1;
wire   [7:0] src_kernel_win_0_val_1_0_fu_1622_p2;
wire   [7:0] src_kernel_win_0_val_1_0_fu_1622_p3;
wire   [1:0] src_kernel_win_0_val_1_0_fu_1622_p4;
wire   [7:0] src_kernel_win_0_val_2_0_1_fu_1633_p1;
wire   [7:0] src_kernel_win_0_val_2_0_1_fu_1633_p2;
wire   [7:0] src_kernel_win_0_val_2_0_1_fu_1633_p3;
wire   [1:0] src_kernel_win_0_val_2_0_1_fu_1633_p4;
wire   [7:0] src_kernel_win_0_val_0_0_2_fu_1684_p1;
wire   [7:0] src_kernel_win_0_val_0_0_2_fu_1684_p2;
wire   [7:0] src_kernel_win_0_val_0_0_2_fu_1684_p3;
wire   [1:0] src_kernel_win_0_val_0_0_2_fu_1684_p4;
wire   [1:0] col_assign_3_0_t_fu_1680_p2;
wire   [7:0] src_kernel_win_0_val_1_0_2_fu_1696_p1;
wire   [7:0] src_kernel_win_0_val_1_0_2_fu_1696_p2;
wire   [7:0] src_kernel_win_0_val_1_0_2_fu_1696_p3;
wire   [1:0] src_kernel_win_0_val_1_0_2_fu_1696_p4;
wire   [7:0] src_kernel_win_0_val_2_0_2_fu_1717_p1;
wire   [7:0] src_kernel_win_0_val_2_0_2_fu_1717_p2;
wire   [7:0] src_kernel_win_0_val_2_0_2_fu_1717_p3;
wire   [1:0] src_kernel_win_0_val_2_0_2_fu_1717_p4;
wire   [0:0] sel_tmp16_fu_1778_p2;
wire   [0:0] sel_tmp17_fu_1792_p2;
wire   [7:0] col_buf_0_val_1_0_fu_1784_p3;
wire   [7:0] col_buf_0_val_1_0_2_fu_1806_p3;
wire   [7:0] col_buf_0_val_0_0_2_fu_1830_p3;
wire   [7:0] col_buf_0_val_0_0_4_fu_1846_p3;
wire   [7:0] src_kernel_win_1_val_0_0_fu_1923_p1;
wire   [7:0] src_kernel_win_1_val_0_0_fu_1923_p2;
wire   [7:0] src_kernel_win_1_val_0_0_fu_1923_p3;
wire   [1:0] src_kernel_win_1_val_0_0_fu_1923_p4;
wire   [7:0] src_kernel_win_1_val_1_0_2_fu_1934_p1;
wire   [7:0] src_kernel_win_1_val_1_0_2_fu_1934_p2;
wire   [7:0] src_kernel_win_1_val_1_0_2_fu_1934_p3;
wire   [1:0] src_kernel_win_1_val_1_0_2_fu_1934_p4;
wire   [7:0] src_kernel_win_1_val_2_0_1_fu_1945_p1;
wire   [7:0] src_kernel_win_1_val_2_0_1_fu_1945_p2;
wire   [7:0] src_kernel_win_1_val_2_0_1_fu_1945_p3;
wire   [1:0] src_kernel_win_1_val_2_0_1_fu_1945_p4;
wire   [1:0] tmp_71_fu_1999_p1;
wire   [7:0] src_kernel_win_1_val_0_0_1_fu_2007_p1;
wire   [7:0] src_kernel_win_1_val_0_0_1_fu_2007_p2;
wire   [7:0] src_kernel_win_1_val_0_0_1_fu_2007_p3;
wire   [1:0] src_kernel_win_1_val_0_0_1_fu_2007_p4;
wire   [1:0] col_assign_3_1_t1_fu_2002_p2;
wire   [7:0] tmp_50_fu_2019_p1;
wire   [7:0] tmp_50_fu_2019_p2;
wire   [7:0] tmp_50_fu_2019_p3;
wire   [1:0] tmp_50_fu_2019_p4;
wire   [7:0] src_kernel_win_1_val_0_0_1_fu_2007_p5;
wire   [7:0] tmp_50_fu_2019_p5;
wire   [7:0] tmp_51_fu_2066_p1;
wire   [7:0] tmp_51_fu_2066_p2;
wire   [7:0] tmp_51_fu_2066_p3;
wire   [1:0] tmp_51_fu_2066_p4;
wire  signed [31:0] x_1_cast_fu_1915_p1;
wire   [1:0] col_assign_4_1_0_t_fu_2126_p2;
wire   [0:0] sel_tmp20_fu_2130_p2;
wire   [0:0] sel_tmp21_fu_2144_p2;
wire   [7:0] col_buf_1_val_1_0_fu_2136_p3;
wire   [7:0] col_buf_1_val_1_0_2_fu_2158_p3;
wire   [7:0] col_buf_1_val_0_0_2_fu_2182_p3;
wire   [7:0] col_buf_1_val_0_0_4_fu_2198_p3;
wire   [7:0] src_kernel_win_2_val_0_0_fu_2272_p1;
wire   [7:0] src_kernel_win_2_val_0_0_fu_2272_p2;
wire   [7:0] src_kernel_win_2_val_0_0_fu_2272_p3;
wire   [1:0] src_kernel_win_2_val_0_0_fu_2272_p4;
wire   [7:0] src_kernel_win_2_val_1_0_2_fu_2283_p1;
wire   [7:0] src_kernel_win_2_val_1_0_2_fu_2283_p2;
wire   [7:0] src_kernel_win_2_val_1_0_2_fu_2283_p3;
wire   [1:0] src_kernel_win_2_val_1_0_2_fu_2283_p4;
wire   [7:0] src_kernel_win_2_val_2_0_1_fu_2294_p1;
wire   [7:0] src_kernel_win_2_val_2_0_1_fu_2294_p2;
wire   [7:0] src_kernel_win_2_val_2_0_1_fu_2294_p3;
wire   [1:0] src_kernel_win_2_val_2_0_1_fu_2294_p4;
wire   [1:0] tmp_78_fu_2348_p1;
wire   [7:0] src_kernel_win_2_val_0_0_1_fu_2356_p1;
wire   [7:0] src_kernel_win_2_val_0_0_1_fu_2356_p2;
wire   [7:0] src_kernel_win_2_val_0_0_1_fu_2356_p3;
wire   [1:0] src_kernel_win_2_val_0_0_1_fu_2356_p4;
wire   [1:0] col_assign_3_2_t1_fu_2351_p2;
wire   [7:0] tmp_55_fu_2368_p1;
wire   [7:0] tmp_55_fu_2368_p2;
wire   [7:0] tmp_55_fu_2368_p3;
wire   [1:0] tmp_55_fu_2368_p4;
wire   [7:0] src_kernel_win_2_val_0_0_1_fu_2356_p5;
wire   [7:0] tmp_55_fu_2368_p5;
wire   [7:0] tmp_56_fu_2415_p1;
wire   [7:0] tmp_56_fu_2415_p2;
wire   [7:0] tmp_56_fu_2415_p3;
wire   [1:0] tmp_56_fu_2415_p4;
wire   [1:0] col_assign_4_2_0_t_fu_2475_p2;
wire   [0:0] sel_tmp22_fu_2479_p2;
wire   [0:0] sel_tmp23_fu_2493_p2;
wire   [7:0] col_buf_2_val_1_0_fu_2485_p3;
wire   [7:0] col_buf_2_val_1_0_2_fu_2507_p3;
wire   [7:0] col_buf_2_val_0_0_2_fu_2531_p3;
wire   [7:0] col_buf_2_val_0_0_4_fu_2547_p3;
wire   [18:0] p_shl1_fu_2638_p3;
wire   [9:0] p_shl2_fu_2649_p3;
wire   [19:0] p_shl1_cast_fu_2645_p1;
wire   [19:0] p_shl2_cast_fu_2656_p1;
wire   [19:0] p_Val2_6_0_0_1_fu_2660_p2;
wire  signed [23:0] p_Val2_6_0_0_1_cast_fu_2666_p1;
wire   [24:0] grp_fu_3656_p4;
wire   [18:0] p_shl3_fu_2681_p3;
wire   [9:0] p_shl4_fu_2693_p3;
wire   [19:0] p_shl3_cast_fu_2689_p1;
wire   [19:0] p_shl4_cast_fu_2701_p1;
wire   [19:0] p_Val2_6_0_1_fu_2705_p2;
wire  signed [23:0] p_Val2_6_0_1_cast_fu_2711_p1;
wire   [7:0] p_Val2_6_0_1_1_fu_2722_p0;
wire   [18:0] p_shl5_fu_2728_p3;
wire   [9:0] p_shl6_fu_2740_p3;
wire   [19:0] p_shl5_cast_fu_2736_p1;
wire   [19:0] p_shl6_cast_fu_2748_p1;
wire   [19:0] p_Val2_6_0_1_2_fu_2752_p2;
wire  signed [23:0] p_Val2_6_0_1_2_cast_fu_2758_p1;
wire   [25:0] p_Val2_9_0_0_2_cast_fu_2678_p1;
wire   [25:0] tmp_252_0_1_cast_fu_2715_p1;
wire   [20:0] grp_fu_3687_p3;
wire   [24:0] tmp238_cast_fu_2776_p1;
wire   [24:0] tmp_252_0_1_2_cast_cast_fu_2762_p1;
wire   [24:0] tmp50_fu_2779_p2;
wire   [25:0] tmp237_cast_fu_2785_p1;
wire   [25:0] tmp48_fu_2770_p2;
wire   [25:0] p_Val2_9_0_2_fu_2789_p2;
wire   [18:0] p_shl_fu_2799_p3;
wire   [9:0] p_shl7_fu_2810_p3;
wire   [19:0] p_shl_cast_fu_2806_p1;
wire   [19:0] p_shl7_cast_fu_2817_p1;
wire   [19:0] p_Val2_6_0_2_1_fu_2821_p2;
wire  signed [23:0] p_Val2_6_0_2_1_cast_fu_2827_p1;
wire   [24:0] grp_fu_3609_p3;
wire   [26:0] tmp239_cast_fu_2839_p1;
wire   [26:0] p_Val2_9_0_2_cast_fu_2795_p1;
wire   [26:0] p_Val2_3_fu_2842_p2;
wire   [0:0] tmp_66_fu_2858_p3;
wire   [7:0] p_Val2_1_fu_2848_p4;
wire   [7:0] tmp_1_i_i_fu_2866_p1;
wire   [7:0] p_Val2_2_fu_2878_p2;
wire   [0:0] tmp_67_fu_2870_p3;
wire   [0:0] tmp_68_fu_2884_p3;
wire   [0:0] not_Result_8_i_i_fu_2892_p2;
wire   [4:0] tmp_48_fu_2904_p4;
wire   [0:0] Range1_all_zeros_fu_2914_p2;
wire   [0:0] carry_i_fu_2898_p2;
wire   [0:0] brmerge_i_i_not_i_i_fu_2920_p2;
wire   [18:0] p_shl8_fu_2957_p3;
wire   [9:0] p_shl9_fu_2968_p3;
wire   [19:0] p_shl8_cast_fu_2964_p1;
wire   [19:0] p_shl9_cast_fu_2975_p1;
wire   [19:0] p_Val2_6_1_0_1_fu_2979_p2;
wire  signed [23:0] p_Val2_6_1_0_1_cast_fu_2985_p1;
wire   [24:0] grp_fu_3667_p4;
wire   [18:0] p_shl10_fu_3000_p3;
wire   [9:0] p_shl11_fu_3012_p3;
wire   [19:0] p_shl10_cast_fu_3008_p1;
wire   [19:0] p_shl11_cast_fu_3020_p1;
wire   [19:0] p_Val2_6_1_1_fu_3024_p2;
wire  signed [23:0] p_Val2_6_1_1_cast_fu_3030_p1;
wire   [7:0] p_Val2_6_1_1_1_fu_3041_p0;
wire   [18:0] p_shl12_fu_3047_p3;
wire   [9:0] p_shl13_fu_3059_p3;
wire   [19:0] p_shl12_cast_fu_3055_p1;
wire   [19:0] p_shl13_cast_fu_3067_p1;
wire   [19:0] p_Val2_6_1_1_2_fu_3071_p2;
wire  signed [23:0] p_Val2_6_1_1_2_cast_fu_3077_p1;
wire   [25:0] p_Val2_9_1_0_2_cast_fu_2997_p1;
wire   [25:0] tmp_252_1_1_cast_fu_3034_p1;
wire   [20:0] grp_fu_3647_p3;
wire   [24:0] tmp243_cast_fu_3095_p1;
wire   [24:0] tmp_252_1_1_2_cast_cast_fu_3081_p1;
wire   [24:0] tmp56_fu_3098_p2;
wire   [25:0] tmp242_cast_fu_3104_p1;
wire   [25:0] tmp54_fu_3089_p2;
wire   [25:0] p_Val2_9_1_2_fu_3108_p2;
wire   [18:0] p_shl14_fu_3118_p3;
wire   [9:0] p_shl15_fu_3129_p3;
wire   [19:0] p_shl14_cast_fu_3125_p1;
wire   [19:0] p_shl15_cast_fu_3136_p1;
wire   [19:0] p_Val2_6_1_2_1_fu_3140_p2;
wire  signed [23:0] p_Val2_6_1_2_1_cast_fu_3146_p1;
wire   [24:0] grp_fu_3638_p3;
wire   [26:0] tmp244_cast_fu_3158_p1;
wire   [26:0] p_Val2_9_1_2_cast_fu_3114_p1;
wire   [26:0] p_Val2_s_fu_3161_p2;
wire   [0:0] tmp_73_fu_3177_p3;
wire   [7:0] p_Val2_4_fu_3167_p4;
wire   [7:0] tmp_1_i_i1_fu_3185_p1;
wire   [7:0] p_Val2_5_fu_3197_p2;
wire   [0:0] tmp_74_fu_3189_p3;
wire   [0:0] tmp_75_fu_3203_p3;
wire   [0:0] not_Result_8_i_i1_fu_3211_p2;
wire   [4:0] tmp_53_fu_3223_p4;
wire   [0:0] Range1_all_zeros_1_fu_3233_p2;
wire   [0:0] carry_i1_fu_3217_p2;
wire   [0:0] brmerge_i_i_not_i_i1_fu_3239_p2;
wire   [18:0] p_shl16_fu_3276_p3;
wire   [9:0] p_shl17_fu_3287_p3;
wire   [19:0] p_shl16_cast_fu_3283_p1;
wire   [19:0] p_shl17_cast_fu_3294_p1;
wire   [19:0] p_Val2_6_2_0_1_fu_3298_p2;
wire  signed [23:0] p_Val2_6_2_0_1_cast_fu_3304_p1;
wire   [24:0] grp_fu_3627_p4;
wire   [18:0] p_shl18_fu_3319_p3;
wire   [9:0] p_shl19_fu_3331_p3;
wire   [19:0] p_shl18_cast_fu_3327_p1;
wire   [19:0] p_shl19_cast_fu_3339_p1;
wire   [19:0] p_Val2_6_2_1_fu_3343_p2;
wire  signed [23:0] p_Val2_6_2_1_cast_fu_3349_p1;
wire   [7:0] p_Val2_6_2_1_1_fu_3360_p0;
wire   [18:0] p_shl20_fu_3366_p3;
wire   [9:0] p_shl21_fu_3378_p3;
wire   [19:0] p_shl20_cast_fu_3374_p1;
wire   [19:0] p_shl21_cast_fu_3386_p1;
wire   [19:0] p_Val2_6_2_1_2_fu_3390_p2;
wire  signed [23:0] p_Val2_6_2_1_2_cast_fu_3396_p1;
wire   [25:0] p_Val2_9_2_0_2_cast_fu_3316_p1;
wire   [25:0] tmp_252_2_1_cast_fu_3353_p1;
wire   [20:0] grp_fu_3618_p3;
wire   [24:0] tmp248_cast_fu_3414_p1;
wire   [24:0] tmp_252_2_1_2_cast_cast_fu_3400_p1;
wire   [24:0] tmp62_fu_3417_p2;
wire   [25:0] tmp247_cast_fu_3423_p1;
wire   [25:0] tmp60_fu_3408_p2;
wire   [25:0] p_Val2_9_2_2_fu_3427_p2;
wire   [18:0] p_shl22_fu_3437_p3;
wire   [9:0] p_shl23_fu_3448_p3;
wire   [19:0] p_shl22_cast_fu_3444_p1;
wire   [19:0] p_shl23_cast_fu_3455_p1;
wire   [19:0] p_Val2_6_2_2_1_fu_3459_p2;
wire  signed [23:0] p_Val2_6_2_2_1_cast_fu_3465_p1;
wire   [24:0] grp_fu_3678_p3;
wire   [26:0] tmp249_cast_fu_3477_p1;
wire   [26:0] p_Val2_9_2_2_cast_fu_3433_p1;
wire   [26:0] p_Val2_7_fu_3480_p2;
wire   [0:0] tmp_80_fu_3496_p3;
wire   [7:0] p_Val2_8_fu_3486_p4;
wire   [7:0] tmp_1_i_i2_fu_3504_p1;
wire   [7:0] p_Val2_9_fu_3516_p2;
wire   [0:0] tmp_81_fu_3508_p3;
wire   [0:0] tmp_82_fu_3522_p3;
wire   [0:0] not_Result_8_i_i2_fu_3530_p2;
wire   [4:0] tmp_57_fu_3542_p4;
wire   [0:0] Range1_all_zeros_2_fu_3552_p2;
wire   [0:0] carry_i2_fu_3536_p2;
wire   [0:0] brmerge_i_i_not_i_i2_fu_3558_p2;
wire   [7:0] grp_fu_3609_p0;
wire   [10:0] grp_fu_3609_p1;
wire   [23:0] grp_fu_3609_p2;
wire   [7:0] grp_fu_3618_p0;
wire   [10:0] grp_fu_3618_p1;
wire   [20:0] grp_fu_3618_p2;
wire   [7:0] grp_fu_3627_p0;
wire   [7:0] grp_fu_3627_p1;
wire   [10:0] grp_fu_3627_p2;
wire   [23:0] grp_fu_3627_p3;
wire   [7:0] grp_fu_3638_p0;
wire   [10:0] grp_fu_3638_p1;
wire   [23:0] grp_fu_3638_p2;
wire   [7:0] grp_fu_3647_p0;
wire   [10:0] grp_fu_3647_p1;
wire   [20:0] grp_fu_3647_p2;
wire   [7:0] grp_fu_3656_p0;
wire   [7:0] grp_fu_3656_p1;
wire   [10:0] grp_fu_3656_p2;
wire   [23:0] grp_fu_3656_p3;
wire   [7:0] grp_fu_3667_p0;
wire   [7:0] grp_fu_3667_p1;
wire   [10:0] grp_fu_3667_p2;
wire   [23:0] grp_fu_3667_p3;
wire   [7:0] grp_fu_3678_p0;
wire   [10:0] grp_fu_3678_p1;
wire   [23:0] grp_fu_3678_p2;
wire   [7:0] grp_fu_3687_p0;
wire   [10:0] grp_fu_3687_p1;
wire   [20:0] grp_fu_3687_p2;
reg   [6:0] ap_NS_fsm;
wire   [18:0] grp_fu_3609_p00;
wire   [24:0] grp_fu_3609_p20;
wire   [18:0] grp_fu_3618_p00;
wire   [8:0] grp_fu_3627_p00;
wire   [8:0] grp_fu_3627_p10;
wire   [24:0] grp_fu_3627_p30;
wire   [18:0] grp_fu_3638_p00;
wire   [24:0] grp_fu_3638_p20;
wire   [18:0] grp_fu_3647_p00;
wire   [8:0] grp_fu_3656_p00;
wire   [8:0] grp_fu_3656_p10;
wire   [24:0] grp_fu_3656_p30;
wire   [8:0] grp_fu_3667_p00;
wire   [8:0] grp_fu_3667_p10;
wire   [24:0] grp_fu_3667_p30;
wire   [18:0] grp_fu_3678_p00;
wire   [24:0] grp_fu_3678_p20;
wire   [18:0] grp_fu_3687_p00;
wire   [20:0] p_Val2_6_0_1_1_fu_2722_p00;
wire   [20:0] p_Val2_6_1_1_1_fu_3041_p00;
wire   [20:0] p_Val2_6_2_1_1_fu_3360_p00;
reg    ap_sig_bdd_432;
reg    ap_sig_bdd_2437;
reg    ap_sig_bdd_2440;
reg    ap_sig_bdd_2442;
reg    ap_sig_bdd_2444;
reg    ap_sig_bdd_550;
reg    ap_sig_bdd_2447;
reg    ap_sig_bdd_2449;
reg    ap_sig_bdd_2451;
reg    ap_sig_bdd_2453;
reg    ap_sig_bdd_2455;
reg    ap_sig_bdd_2457;
reg    ap_sig_bdd_2459;
reg    ap_sig_bdd_2461;


sobel_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_0_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_0_address0 ),
    .ce0( k_buf_0_val_0_ce0 ),
    .q0( k_buf_0_val_0_q0 ),
    .address1( k_buf_0_val_0_address1 ),
    .ce1( k_buf_0_val_0_ce1 ),
    .we1( k_buf_0_val_0_we1 ),
    .d1( k_buf_0_val_0_d1 )
);

sobel_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_0_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_1_address0 ),
    .ce0( k_buf_0_val_1_ce0 ),
    .q0( k_buf_0_val_1_q0 ),
    .address1( k_buf_0_val_1_address1 ),
    .ce1( k_buf_0_val_1_ce1 ),
    .we1( k_buf_0_val_1_we1 ),
    .d1( k_buf_0_val_1_d1 )
);

sobel_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_0_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_2_address0 ),
    .ce0( k_buf_0_val_2_ce0 ),
    .q0( k_buf_0_val_2_q0 ),
    .address1( k_buf_0_val_2_address1 ),
    .ce1( k_buf_0_val_2_ce1 ),
    .we1( k_buf_0_val_2_we1 ),
    .d1( k_buf_0_val_2_d1 )
);

sobel_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_1_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_0_address0 ),
    .ce0( k_buf_1_val_0_ce0 ),
    .q0( k_buf_1_val_0_q0 ),
    .address1( k_buf_1_val_0_address1 ),
    .ce1( k_buf_1_val_0_ce1 ),
    .we1( k_buf_1_val_0_we1 ),
    .d1( k_buf_1_val_0_d1 )
);

sobel_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_1_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_1_address0 ),
    .ce0( k_buf_1_val_1_ce0 ),
    .q0( k_buf_1_val_1_q0 ),
    .address1( k_buf_1_val_1_address1 ),
    .ce1( k_buf_1_val_1_ce1 ),
    .we1( k_buf_1_val_1_we1 ),
    .d1( k_buf_1_val_1_d1 )
);

sobel_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_1_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_2_address0 ),
    .ce0( k_buf_1_val_2_ce0 ),
    .q0( k_buf_1_val_2_q0 ),
    .address1( k_buf_1_val_2_address1 ),
    .ce1( k_buf_1_val_2_ce1 ),
    .we1( k_buf_1_val_2_we1 ),
    .d1( k_buf_1_val_2_d1 )
);

sobel_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_2_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_0_address0 ),
    .ce0( k_buf_2_val_0_ce0 ),
    .q0( k_buf_2_val_0_q0 ),
    .address1( k_buf_2_val_0_address1 ),
    .ce1( k_buf_2_val_0_ce1 ),
    .we1( k_buf_2_val_0_we1 ),
    .d1( k_buf_2_val_0_d1 )
);

sobel_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_2_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_1_address0 ),
    .ce0( k_buf_2_val_1_ce0 ),
    .q0( k_buf_2_val_1_q0 ),
    .address1( k_buf_2_val_1_address1 ),
    .ce1( k_buf_2_val_1_ce1 ),
    .we1( k_buf_2_val_1_we1 ),
    .d1( k_buf_2_val_1_d1 )
);

sobel_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_2_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_2_address0 ),
    .ce0( k_buf_2_val_2_ce0 ),
    .q0( k_buf_2_val_2_q0 ),
    .address1( k_buf_2_val_2_address1 ),
    .ce1( k_buf_2_val_2_ce1 ),
    .we1( k_buf_2_val_2_we1 ),
    .d1( k_buf_2_val_2_d1 )
);

sobel_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sobel_mux_3to1_sel2_8_1_U64(
    .din1( src_kernel_win_0_val_0_0_fu_1611_p1 ),
    .din2( src_kernel_win_0_val_0_0_fu_1611_p2 ),
    .din3( src_kernel_win_0_val_0_0_fu_1611_p3 ),
    .din4( src_kernel_win_0_val_0_0_fu_1611_p4 ),
    .dout( src_kernel_win_0_val_0_0_fu_1611_p5 )
);

sobel_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sobel_mux_3to1_sel2_8_1_U65(
    .din1( src_kernel_win_0_val_1_0_fu_1622_p1 ),
    .din2( src_kernel_win_0_val_1_0_fu_1622_p2 ),
    .din3( src_kernel_win_0_val_1_0_fu_1622_p3 ),
    .din4( src_kernel_win_0_val_1_0_fu_1622_p4 ),
    .dout( src_kernel_win_0_val_1_0_fu_1622_p5 )
);

sobel_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sobel_mux_3to1_sel2_8_1_U66(
    .din1( src_kernel_win_0_val_2_0_1_fu_1633_p1 ),
    .din2( src_kernel_win_0_val_2_0_1_fu_1633_p2 ),
    .din3( src_kernel_win_0_val_2_0_1_fu_1633_p3 ),
    .din4( src_kernel_win_0_val_2_0_1_fu_1633_p4 ),
    .dout( src_kernel_win_0_val_2_0_1_fu_1633_p5 )
);

sobel_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sobel_mux_3to1_sel2_8_1_U67(
    .din1( src_kernel_win_0_val_0_0_2_fu_1684_p1 ),
    .din2( src_kernel_win_0_val_0_0_2_fu_1684_p2 ),
    .din3( src_kernel_win_0_val_0_0_2_fu_1684_p3 ),
    .din4( src_kernel_win_0_val_0_0_2_fu_1684_p4 ),
    .dout( src_kernel_win_0_val_0_0_2_fu_1684_p5 )
);

sobel_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sobel_mux_3to1_sel2_8_1_U68(
    .din1( src_kernel_win_0_val_1_0_2_fu_1696_p1 ),
    .din2( src_kernel_win_0_val_1_0_2_fu_1696_p2 ),
    .din3( src_kernel_win_0_val_1_0_2_fu_1696_p3 ),
    .din4( src_kernel_win_0_val_1_0_2_fu_1696_p4 ),
    .dout( src_kernel_win_0_val_1_0_2_fu_1696_p5 )
);

sobel_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sobel_mux_3to1_sel2_8_1_U69(
    .din1( src_kernel_win_0_val_2_0_2_fu_1717_p1 ),
    .din2( src_kernel_win_0_val_2_0_2_fu_1717_p2 ),
    .din3( src_kernel_win_0_val_2_0_2_fu_1717_p3 ),
    .din4( src_kernel_win_0_val_2_0_2_fu_1717_p4 ),
    .dout( src_kernel_win_0_val_2_0_2_fu_1717_p5 )
);

sobel_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sobel_mux_3to1_sel2_8_1_U70(
    .din1( src_kernel_win_1_val_0_0_fu_1923_p1 ),
    .din2( src_kernel_win_1_val_0_0_fu_1923_p2 ),
    .din3( src_kernel_win_1_val_0_0_fu_1923_p3 ),
    .din4( src_kernel_win_1_val_0_0_fu_1923_p4 ),
    .dout( src_kernel_win_1_val_0_0_fu_1923_p5 )
);

sobel_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sobel_mux_3to1_sel2_8_1_U71(
    .din1( src_kernel_win_1_val_1_0_2_fu_1934_p1 ),
    .din2( src_kernel_win_1_val_1_0_2_fu_1934_p2 ),
    .din3( src_kernel_win_1_val_1_0_2_fu_1934_p3 ),
    .din4( src_kernel_win_1_val_1_0_2_fu_1934_p4 ),
    .dout( src_kernel_win_1_val_1_0_2_fu_1934_p5 )
);

sobel_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sobel_mux_3to1_sel2_8_1_U72(
    .din1( src_kernel_win_1_val_2_0_1_fu_1945_p1 ),
    .din2( src_kernel_win_1_val_2_0_1_fu_1945_p2 ),
    .din3( src_kernel_win_1_val_2_0_1_fu_1945_p3 ),
    .din4( src_kernel_win_1_val_2_0_1_fu_1945_p4 ),
    .dout( src_kernel_win_1_val_2_0_1_fu_1945_p5 )
);

sobel_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sobel_mux_3to1_sel2_8_1_U73(
    .din1( src_kernel_win_1_val_0_0_1_fu_2007_p1 ),
    .din2( src_kernel_win_1_val_0_0_1_fu_2007_p2 ),
    .din3( src_kernel_win_1_val_0_0_1_fu_2007_p3 ),
    .din4( src_kernel_win_1_val_0_0_1_fu_2007_p4 ),
    .dout( src_kernel_win_1_val_0_0_1_fu_2007_p5 )
);

sobel_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sobel_mux_3to1_sel2_8_1_U74(
    .din1( tmp_50_fu_2019_p1 ),
    .din2( tmp_50_fu_2019_p2 ),
    .din3( tmp_50_fu_2019_p3 ),
    .din4( tmp_50_fu_2019_p4 ),
    .dout( tmp_50_fu_2019_p5 )
);

sobel_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sobel_mux_3to1_sel2_8_1_U75(
    .din1( tmp_51_fu_2066_p1 ),
    .din2( tmp_51_fu_2066_p2 ),
    .din3( tmp_51_fu_2066_p3 ),
    .din4( tmp_51_fu_2066_p4 ),
    .dout( tmp_51_fu_2066_p5 )
);

sobel_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sobel_mux_3to1_sel2_8_1_U76(
    .din1( src_kernel_win_2_val_0_0_fu_2272_p1 ),
    .din2( src_kernel_win_2_val_0_0_fu_2272_p2 ),
    .din3( src_kernel_win_2_val_0_0_fu_2272_p3 ),
    .din4( src_kernel_win_2_val_0_0_fu_2272_p4 ),
    .dout( src_kernel_win_2_val_0_0_fu_2272_p5 )
);

sobel_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sobel_mux_3to1_sel2_8_1_U77(
    .din1( src_kernel_win_2_val_1_0_2_fu_2283_p1 ),
    .din2( src_kernel_win_2_val_1_0_2_fu_2283_p2 ),
    .din3( src_kernel_win_2_val_1_0_2_fu_2283_p3 ),
    .din4( src_kernel_win_2_val_1_0_2_fu_2283_p4 ),
    .dout( src_kernel_win_2_val_1_0_2_fu_2283_p5 )
);

sobel_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sobel_mux_3to1_sel2_8_1_U78(
    .din1( src_kernel_win_2_val_2_0_1_fu_2294_p1 ),
    .din2( src_kernel_win_2_val_2_0_1_fu_2294_p2 ),
    .din3( src_kernel_win_2_val_2_0_1_fu_2294_p3 ),
    .din4( src_kernel_win_2_val_2_0_1_fu_2294_p4 ),
    .dout( src_kernel_win_2_val_2_0_1_fu_2294_p5 )
);

sobel_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sobel_mux_3to1_sel2_8_1_U79(
    .din1( src_kernel_win_2_val_0_0_1_fu_2356_p1 ),
    .din2( src_kernel_win_2_val_0_0_1_fu_2356_p2 ),
    .din3( src_kernel_win_2_val_0_0_1_fu_2356_p3 ),
    .din4( src_kernel_win_2_val_0_0_1_fu_2356_p4 ),
    .dout( src_kernel_win_2_val_0_0_1_fu_2356_p5 )
);

sobel_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sobel_mux_3to1_sel2_8_1_U80(
    .din1( tmp_55_fu_2368_p1 ),
    .din2( tmp_55_fu_2368_p2 ),
    .din3( tmp_55_fu_2368_p3 ),
    .din4( tmp_55_fu_2368_p4 ),
    .dout( tmp_55_fu_2368_p5 )
);

sobel_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sobel_mux_3to1_sel2_8_1_U81(
    .din1( tmp_56_fu_2415_p1 ),
    .din2( tmp_56_fu_2415_p2 ),
    .din3( tmp_56_fu_2415_p3 ),
    .din4( tmp_56_fu_2415_p4 ),
    .dout( tmp_56_fu_2415_p5 )
);

sobel_mac_muladd_8ns_11ns_24ns_25_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
sobel_mac_muladd_8ns_11ns_24ns_25_1_U82(
    .din0( grp_fu_3609_p0 ),
    .din1( grp_fu_3609_p1 ),
    .din2( grp_fu_3609_p2 ),
    .dout( grp_fu_3609_p3 )
);

sobel_mac_muladd_8ns_11ns_21ns_21_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
sobel_mac_muladd_8ns_11ns_21ns_21_1_U83(
    .din0( grp_fu_3618_p0 ),
    .din1( grp_fu_3618_p1 ),
    .din2( grp_fu_3618_p2 ),
    .dout( grp_fu_3618_p3 )
);

sobel_ama_addmuladd_8ns_8ns_11ns_24ns_25_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
sobel_ama_addmuladd_8ns_8ns_11ns_24ns_25_1_U84(
    .din0( grp_fu_3627_p0 ),
    .din1( grp_fu_3627_p1 ),
    .din2( grp_fu_3627_p2 ),
    .din3( grp_fu_3627_p3 ),
    .dout( grp_fu_3627_p4 )
);

sobel_mac_muladd_8ns_11ns_24ns_25_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
sobel_mac_muladd_8ns_11ns_24ns_25_1_U85(
    .din0( grp_fu_3638_p0 ),
    .din1( grp_fu_3638_p1 ),
    .din2( grp_fu_3638_p2 ),
    .dout( grp_fu_3638_p3 )
);

sobel_mac_muladd_8ns_11ns_21ns_21_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
sobel_mac_muladd_8ns_11ns_21ns_21_1_U86(
    .din0( grp_fu_3647_p0 ),
    .din1( grp_fu_3647_p1 ),
    .din2( grp_fu_3647_p2 ),
    .dout( grp_fu_3647_p3 )
);

sobel_ama_addmuladd_8ns_8ns_11ns_24ns_25_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
sobel_ama_addmuladd_8ns_8ns_11ns_24ns_25_1_U87(
    .din0( grp_fu_3656_p0 ),
    .din1( grp_fu_3656_p1 ),
    .din2( grp_fu_3656_p2 ),
    .din3( grp_fu_3656_p3 ),
    .dout( grp_fu_3656_p4 )
);

sobel_ama_addmuladd_8ns_8ns_11ns_24ns_25_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
sobel_ama_addmuladd_8ns_8ns_11ns_24ns_25_1_U88(
    .din0( grp_fu_3667_p0 ),
    .din1( grp_fu_3667_p1 ),
    .din2( grp_fu_3667_p2 ),
    .din3( grp_fu_3667_p3 ),
    .dout( grp_fu_3667_p4 )
);

sobel_mac_muladd_8ns_11ns_24ns_25_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
sobel_mac_muladd_8ns_11ns_24ns_25_1_U89(
    .din0( grp_fu_3678_p0 ),
    .din1( grp_fu_3678_p1 ),
    .din2( grp_fu_3678_p2 ),
    .dout( grp_fu_3678_p3 )
);

sobel_mac_muladd_8ns_11ns_21ns_21_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
sobel_mac_muladd_8ns_11ns_21ns_21_1_U90(
    .din0( grp_fu_3687_p0 ),
    .din1( grp_fu_3687_p1 ),
    .din2( grp_fu_3687_p2 ),
    .dout( grp_fu_3687_p3 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_15_fu_1313_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(ap_const_lv1_0 == tmp_12_fu_895_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(ap_const_lv1_0 == tmp_12_fu_895_p2))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(ap_const_lv1_0 == tmp_12_fu_895_p2)) | (~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it0)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_6)) begin
        p_016_0_i_reg_673 <= i_V_reg_4155;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(tmp_4_fu_787_p2 == ap_const_lv1_0))) begin
        p_016_0_i_reg_673 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_15_fu_1313_p2))) begin
        p_029_0_i_reg_684 <= j_V_fu_1318_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(ap_const_lv1_0 == tmp_12_fu_895_p2))) begin
        p_029_0_i_reg_684 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_550) begin
        if (ap_sig_bdd_2444) begin
            src_kernel_win_0_val_0_1_fu_254 <= k_buf_0_val_0_q0;
        end else if (ap_sig_bdd_2442) begin
            src_kernel_win_0_val_0_1_fu_254 <= k_buf_val_load_0_0_mux_fu_1673_p3;
        end else if (ap_sig_bdd_2440) begin
            src_kernel_win_0_val_0_1_fu_254 <= src_kernel_win_0_val_0_0_2_fu_1684_p5;
        end else if (ap_sig_bdd_2437) begin
            src_kernel_win_0_val_0_1_fu_254 <= src_kernel_win_0_val_0_0_fu_1611_p5;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_550) begin
        if (ap_sig_bdd_2444) begin
            src_kernel_win_0_val_1_1_fu_266 <= k_buf_0_val_1_q0;
        end else if (ap_sig_bdd_2442) begin
            src_kernel_win_0_val_1_1_fu_266 <= k_buf_val_load_0_1_mux_fu_1666_p3;
        end else if (ap_sig_bdd_2440) begin
            src_kernel_win_0_val_1_1_fu_266 <= src_kernel_win_0_val_1_0_2_fu_1696_p5;
        end else if (ap_sig_bdd_2437) begin
            src_kernel_win_0_val_1_1_fu_266 <= src_kernel_win_0_val_1_0_fu_1622_p5;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_550) begin
        if (ap_sig_bdd_2444) begin
            src_kernel_win_0_val_2_1_fu_278 <= k_buf_0_val_2_q0;
        end else if (ap_sig_bdd_2442) begin
            src_kernel_win_0_val_2_1_fu_278 <= k_buf_val_load_0_2_mux_fu_1659_p3;
        end else if (ap_sig_bdd_2440) begin
            src_kernel_win_0_val_2_1_fu_278 <= src_kernel_win_0_val_2_0_2_fu_1717_p5;
        end else if (ap_sig_bdd_2437) begin
            src_kernel_win_0_val_2_1_fu_278 <= src_kernel_win_0_val_2_0_1_fu_1633_p5;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_550) begin
        if (ap_sig_bdd_2444) begin
            src_kernel_win_1_val_0_1_fu_290 <= k_buf_1_val_0_q0;
        end else if (ap_sig_bdd_2449) begin
            src_kernel_win_1_val_0_1_fu_290 <= k_buf_val_load_1_0_mux_fu_1985_p3;
        end else if (ap_sig_bdd_2447) begin
            src_kernel_win_1_val_0_1_fu_290 <= src_kernel_win_val_1_0_0_7_fu_2031_p3;
        end else if (ap_sig_bdd_2437) begin
            src_kernel_win_1_val_0_1_fu_290 <= src_kernel_win_1_val_0_0_fu_1923_p5;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_550) begin
        if (ap_sig_bdd_2444) begin
            src_kernel_win_1_val_1_1_fu_302 <= k_buf_1_val_1_q0;
        end else if (ap_sig_bdd_2449) begin
            src_kernel_win_1_val_1_1_fu_302 <= k_buf_val_load_1_1_mux_fu_1978_p3;
        end else if (ap_sig_bdd_2447) begin
            src_kernel_win_1_val_1_1_fu_302 <= src_kernel_win_1_val_1_0_fu_2039_p3;
        end else if (ap_sig_bdd_2437) begin
            src_kernel_win_1_val_1_1_fu_302 <= src_kernel_win_1_val_1_0_2_fu_1934_p5;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_550) begin
        if (ap_sig_bdd_2444) begin
            src_kernel_win_1_val_2_1_fu_314 <= k_buf_1_val_2_q0;
        end else if (ap_sig_bdd_2449) begin
            src_kernel_win_1_val_2_1_fu_314 <= k_buf_val_load_1_2_mux_fu_1971_p3;
        end else if (ap_sig_bdd_2453) begin
            src_kernel_win_1_val_2_1_fu_314 <= ap_const_lv8_0;
        end else if (ap_sig_bdd_2451) begin
            src_kernel_win_1_val_2_1_fu_314 <= tmp_51_fu_2066_p5;
        end else if (ap_sig_bdd_2437) begin
            src_kernel_win_1_val_2_1_fu_314 <= src_kernel_win_1_val_2_0_1_fu_1945_p5;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_550) begin
        if (ap_sig_bdd_2444) begin
            src_kernel_win_2_val_0_1_fu_322 <= k_buf_2_val_0_q0;
        end else if (ap_sig_bdd_2457) begin
            src_kernel_win_2_val_0_1_fu_322 <= k_buf_val_load_2_0_mux_fu_2320_p3;
        end else if (ap_sig_bdd_2455) begin
            src_kernel_win_2_val_0_1_fu_322 <= src_kernel_win_val_2_0_0_7_fu_2380_p3;
        end else if (ap_sig_bdd_2437) begin
            src_kernel_win_2_val_0_1_fu_322 <= src_kernel_win_2_val_0_0_fu_2272_p5;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_550) begin
        if (ap_sig_bdd_2444) begin
            src_kernel_win_2_val_1_1_fu_298 <= k_buf_2_val_1_q0;
        end else if (ap_sig_bdd_2457) begin
            src_kernel_win_2_val_1_1_fu_298 <= k_buf_val_load_2_1_mux_fu_2327_p3;
        end else if (ap_sig_bdd_2455) begin
            src_kernel_win_2_val_1_1_fu_298 <= src_kernel_win_2_val_1_0_fu_2388_p3;
        end else if (ap_sig_bdd_2437) begin
            src_kernel_win_2_val_1_1_fu_298 <= src_kernel_win_2_val_1_0_2_fu_2283_p5;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_550) begin
        if (ap_sig_bdd_2444) begin
            src_kernel_win_2_val_2_1_fu_274 <= k_buf_2_val_2_q0;
        end else if (ap_sig_bdd_2457) begin
            src_kernel_win_2_val_2_1_fu_274 <= k_buf_val_load_2_2_mux_fu_2334_p3;
        end else if (ap_sig_bdd_2461) begin
            src_kernel_win_2_val_2_1_fu_274 <= ap_const_lv8_0;
        end else if (ap_sig_bdd_2459) begin
            src_kernel_win_2_val_2_1_fu_274 <= tmp_56_fu_2415_p5;
        end else if (ap_sig_bdd_2437) begin
            src_kernel_win_2_val_2_1_fu_274 <= src_kernel_win_2_val_2_0_1_fu_2294_p5;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == tmp_1_fu_775_p2))) begin
        tmp_2_reg_662 <= ap_const_lv2_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (tmp_4_fu_787_p2 == ap_const_lv1_0))) begin
        tmp_2_reg_662 <= tmp_3_fu_781_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        tmp_6_reg_640 <= ap_const_lv2_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == tmp_8_fu_763_p2))) begin
        tmp_6_reg_640 <= tmp_7_fu_757_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == tmp_8_fu_763_p2))) begin
        tmp_9_reg_651 <= ap_const_lv2_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == tmp_1_fu_775_p2))) begin
        tmp_9_reg_651 <= tmp_s_fu_769_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_ppstg_or_cond310_i_reg_4203_pp0_it1 <= or_cond310_i_reg_4203;
        ap_reg_ppstg_tmp_15_reg_4194_pp0_it1 <= tmp_15_reg_4194;
        src_kernel_win_0_val_0_1_1_reg_4325 <= src_kernel_win_0_val_0_1_fu_254;
        src_kernel_win_0_val_1_1_1_reg_4332 <= src_kernel_win_0_val_1_1_fu_266;
        src_kernel_win_0_val_2_1_1_reg_4345 <= src_kernel_win_0_val_2_1_fu_278;
        src_kernel_win_1_val_0_1_1_reg_4352 <= src_kernel_win_1_val_0_1_fu_290;
        src_kernel_win_1_val_1_1_1_reg_4365 <= src_kernel_win_1_val_1_1_fu_302;
        src_kernel_win_1_val_2_1_1_reg_4371 <= src_kernel_win_1_val_2_1_fu_314;
        src_kernel_win_2_val_0_1_1_reg_4378 <= src_kernel_win_2_val_0_1_fu_322;
        src_kernel_win_2_val_1_1_1_reg_4359 <= src_kernel_win_2_val_1_1_fu_298;
        src_kernel_win_2_val_2_1_1_reg_4338 <= src_kernel_win_2_val_2_1_fu_274;
        tmp_15_reg_4194 <= tmp_15_fu_1313_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_15_fu_1313_p2) & (ap_const_lv1_0 == or_cond_i_i_fu_1382_p2))) begin
        brmerge1_reg_4286 <= brmerge1_fu_1547_p2;
        brmerge2_reg_4313 <= brmerge2_fu_1563_p2;
        brmerge_reg_4249 <= brmerge_fu_1489_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(ap_const_lv1_0 == tmp_12_fu_895_p2))) begin
        brmerge3_reg_4190 <= brmerge3_fu_1303_p2;
        locy_2_0_t_reg_4169 <= locy_2_0_t_fu_1007_p2;
        locy_2_1_t_reg_4176 <= locy_2_1_t_fu_1148_p2;
        locy_2_2_t_reg_4183 <= locy_2_2_t_fu_1297_p2;
        tmp_14_reg_4160 <= tmp_14_fu_906_p2;
        tmp_24_reg_4165 <= ImagLoc_y_fu_912_p2[ap_const_lv32_C];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_15_fu_1313_p2) & ~(ap_const_lv1_0 == or_cond_i_i_fu_1382_p2) & (ap_const_lv1_0 == tmp_195_1_fu_1553_p2))) begin
        col_assign_1_t_reg_4294 <= col_assign_1_t_fu_1558_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_15_fu_1313_p2) & ~(ap_const_lv1_0 == or_cond_i_i_fu_1382_p2) & (ap_const_lv1_0 == tmp_195_2_fu_1569_p2))) begin
        col_assign_212_t_reg_4321 <= col_assign_212_t_fu_1574_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_28_reg_4258))) begin
        col_buf_0_val_0_0_1_fu_338 <= col_buf_0_val_0_0_7_fu_1862_p3;
        col_buf_0_val_0_0_6_fu_342 <= col_buf_0_val_0_0_5_fu_1854_p3;
        col_buf_0_val_0_0_8_fu_346 <= col_buf_0_val_0_0_3_fu_1838_p3;
        col_buf_0_val_1_0_4_fu_326 <= col_buf_0_val_1_0_5_fu_1822_p3;
        col_buf_0_val_1_0_6_fu_330 <= col_buf_0_val_1_0_3_fu_1814_p3;
        col_buf_0_val_1_0_7_fu_334 <= col_buf_0_val_1_0_1_fu_1798_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_195_1_reg_4290))) begin
        col_buf_1_val_0_0_1_fu_362 <= col_buf_1_val_0_0_7_fu_2214_p3;
        col_buf_1_val_0_0_6_fu_366 <= col_buf_1_val_0_0_5_fu_2206_p3;
        col_buf_1_val_0_0_8_fu_370 <= col_buf_1_val_0_0_3_fu_2190_p3;
        col_buf_1_val_1_0_4_fu_350 <= col_buf_1_val_1_0_5_fu_2174_p3;
        col_buf_1_val_1_0_6_fu_354 <= col_buf_1_val_1_0_3_fu_2166_p3;
        col_buf_1_val_1_0_7_fu_358 <= col_buf_1_val_1_0_1_fu_2150_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_195_2_reg_4317))) begin
        col_buf_2_val_0_0_1_fu_386 <= col_buf_2_val_0_0_7_fu_2563_p3;
        col_buf_2_val_0_0_6_fu_390 <= col_buf_2_val_0_0_5_fu_2555_p3;
        col_buf_2_val_0_0_8_fu_394 <= col_buf_2_val_0_0_3_fu_2539_p3;
        col_buf_2_val_1_0_4_fu_374 <= col_buf_2_val_1_0_5_fu_2523_p3;
        col_buf_2_val_1_0_6_fu_378 <= col_buf_2_val_1_0_3_fu_2515_p3;
        col_buf_2_val_1_0_7_fu_382 <= col_buf_2_val_1_0_1_fu_2499_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        cols_cast_reg_3790[11 : 0] <= cols_cast_fu_753_p1[11 : 0];
        rows_cast_reg_3779[11 : 0] <= rows_cast_fu_749_p1[11 : 0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(tmp_4_fu_787_p2 == ap_const_lv1_0))) begin
        heightloop_reg_4076 <= heightloop_fu_793_p2;
        p_neg316_i_cast_reg_4093 <= p_neg316_i_cast_fu_811_p2;
        ref_reg_4105 <= ref_fu_817_p2;
        tmp_10_reg_4110 <= tmp_10_fu_822_p2;
        tmp_172_1_reg_4121[13 : 1] <= tmp_172_1_fu_855_p2[13 : 1];
        tmp_17_reg_4116[9 : 1] <= tmp_17_fu_838_p2[9 : 1];
        tmp_18_reg_4126 <= tmp_18_fu_861_p1;
        tmp_201_2_reg_4131 <= tmp_201_2_fu_865_p2;
        tmp_209_2_reg_4140[13 : 1] <= tmp_209_2_fu_881_p2[13 : 1];
        tmp_20_reg_4146[1] <= tmp_20_fu_887_p1[1];
        tmp_5_reg_4086 <= tmp_5_fu_803_p2;
        widthloop_reg_4081 <= widthloop_fu_798_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        i_V_reg_4155 <= i_V_fu_900_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_15_fu_1313_p2))) begin
        k_buf_0_val_0_addr_reg_4231 <= tmp_29_fu_1482_p1;
        k_buf_0_val_1_addr_reg_4237 <= tmp_29_fu_1482_p1;
        k_buf_0_val_2_addr_reg_4243 <= tmp_29_fu_1482_p1;
        or_cond310_i_reg_4203 <= or_cond310_i_fu_1340_p2;
        or_cond_i_i_reg_4214 <= or_cond_i_i_fu_1382_p2;
        tmp_59_reg_4207 <= tmp_59_fu_1351_p1;
        tmp_62_reg_4218 <= ImagLoc_x_fu_1345_p2[ap_const_lv32_C];
        x_1_reg_4262 <= x_1_fu_1529_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_28_reg_4258) & (ap_const_lv2_0 == col_assign_fu_1759_p2))) begin
        right_border_buf_0_val_0_0_fu_206 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_28_reg_4258) & (col_assign_fu_1759_p2 == ap_const_lv2_1))) begin
        right_border_buf_0_val_0_1_fu_210 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_28_reg_4258) & ~(col_assign_fu_1759_p2 == ap_const_lv2_1) & ~(ap_const_lv2_0 == col_assign_fu_1759_p2))) begin
        right_border_buf_0_val_0_2_fu_214 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_195_1_reg_4290) & (col_assign_1_t_reg_4294 == ap_const_lv2_0))) begin
        right_border_buf_1_val_0_0_fu_218 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_195_1_reg_4290) & (col_assign_1_t_reg_4294 == ap_const_lv2_1))) begin
        right_border_buf_1_val_0_1_fu_222 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_195_1_reg_4290) & ~(col_assign_1_t_reg_4294 == ap_const_lv2_1) & ~(col_assign_1_t_reg_4294 == ap_const_lv2_0))) begin
        right_border_buf_1_val_0_2_fu_226 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_195_2_reg_4317) & (col_assign_212_t_reg_4321 == ap_const_lv2_0))) begin
        right_border_buf_2_val_0_0_fu_230 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_195_2_reg_4317) & (col_assign_212_t_reg_4321 == ap_const_lv2_1))) begin
        right_border_buf_2_val_0_1_fu_234 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_195_2_reg_4317) & ~(col_assign_212_t_reg_4321 == ap_const_lv2_1) & ~(col_assign_212_t_reg_4321 == ap_const_lv2_0))) begin
        right_border_buf_2_val_0_2_fu_238 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_4194_pp0_it1))) begin
        src_kernel_win_0_val_0_2_fu_258 <= src_kernel_win_0_val_0_1_1_reg_4325;
        src_kernel_win_0_val_1_2_fu_270 <= src_kernel_win_0_val_1_1_1_reg_4332;
        src_kernel_win_0_val_2_2_fu_282 <= src_kernel_win_0_val_2_1_1_reg_4345;
        src_kernel_win_1_val_0_2_fu_294 <= src_kernel_win_1_val_0_1_1_reg_4352;
        src_kernel_win_1_val_1_2_fu_306 <= src_kernel_win_1_val_1_1_1_reg_4365;
        src_kernel_win_1_val_2_2_fu_318 <= src_kernel_win_1_val_2_1_1_reg_4371;
        src_kernel_win_2_val_0_2_fu_310 <= src_kernel_win_2_val_0_1_1_reg_4378;
        src_kernel_win_2_val_1_2_fu_286 <= src_kernel_win_2_val_1_1_1_reg_4359;
        src_kernel_win_2_val_2_2_fu_262 <= src_kernel_win_2_val_2_1_1_reg_4338;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_15_fu_1313_p2) & ~(ap_const_lv1_0 == or_cond_i_i_fu_1382_p2))) begin
        tmp_195_1_reg_4290 <= tmp_195_1_fu_1553_p2;
        tmp_195_2_reg_4317 <= tmp_195_2_fu_1569_p2;
        tmp_28_reg_4258 <= tmp_28_fu_1499_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_15_fu_1313_p2) & (ap_const_lv1_0 == or_cond_i_i_fu_1382_p2) & (ap_const_lv1_0 == brmerge_fu_1489_p2))) begin
        tmp_64_reg_4253 <= tmp_64_fu_1495_p1;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or tmp_12_fu_895_p2 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_lv1_0 == tmp_12_fu_895_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (tmp_12_fu_895_p2 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_lv1_0 == tmp_12_fu_895_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_5 assign process. ///
always @ (ap_sig_bdd_158)
begin
    if (ap_sig_bdd_158) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_5 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_25)
begin
    if (ap_sig_bdd_25) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_76)
begin
    if (ap_sig_bdd_76) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm_2 assign process. ///
always @ (ap_sig_bdd_85)
begin
    if (ap_sig_bdd_85) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_3 assign process. ///
always @ (ap_sig_bdd_94)
begin
    if (ap_sig_bdd_94) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st5_fsm_4 assign process. ///
always @ (ap_sig_bdd_132)
begin
    if (ap_sig_bdd_132) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st9_fsm_6 assign process. ///
always @ (ap_sig_bdd_421)
begin
    if (ap_sig_bdd_421) begin
        ap_sig_cseq_ST_st9_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_6 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_179 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_195 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_0_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce1 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_sig_bdd_179 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_195 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_0_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_we1 assign process. ///
always @ (brmerge3_reg_4190 or tmp_15_reg_4194 or ap_sig_cseq_ST_pp0_stg0_fsm_5 or or_cond_i_i_reg_4214 or ap_sig_bdd_179 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_195 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_0_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_179 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_195 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_0_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce1 assign process. ///
always @ (brmerge3_reg_4190 or tmp_15_reg_4194 or ap_sig_cseq_ST_pp0_stg0_fsm_5 or or_cond_i_i_reg_4214 or ap_sig_bdd_179 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_195 or ap_reg_ppiten_pp0_it2 or tmp_28_reg_4258)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_28_reg_4258)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_28_reg_4258)))) begin
        k_buf_0_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_we1 assign process. ///
always @ (brmerge3_reg_4190 or tmp_15_reg_4194 or ap_sig_cseq_ST_pp0_stg0_fsm_5 or or_cond_i_i_reg_4214 or ap_sig_bdd_179 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_195 or ap_reg_ppiten_pp0_it2 or tmp_28_reg_4258)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_28_reg_4258)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_28_reg_4258)))) begin
        k_buf_0_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_179 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_195 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_0_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce1 assign process. ///
always @ (brmerge3_reg_4190 or tmp_15_reg_4194 or ap_sig_cseq_ST_pp0_stg0_fsm_5 or or_cond_i_i_reg_4214 or ap_sig_bdd_179 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_195 or ap_reg_ppiten_pp0_it2 or tmp_28_reg_4258)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_28_reg_4258)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_28_reg_4258)))) begin
        k_buf_0_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_we1 assign process. ///
always @ (brmerge3_reg_4190 or tmp_15_reg_4194 or ap_sig_cseq_ST_pp0_stg0_fsm_5 or or_cond_i_i_reg_4214 or ap_sig_bdd_179 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_195 or ap_reg_ppiten_pp0_it2 or tmp_28_reg_4258)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_28_reg_4258)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_28_reg_4258)))) begin
        k_buf_0_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_179 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_195 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_1_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_ce1 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_sig_bdd_179 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_195 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_1_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_we1 assign process. ///
always @ (brmerge3_reg_4190 or tmp_15_reg_4194 or ap_sig_cseq_ST_pp0_stg0_fsm_5 or or_cond_i_i_reg_4214 or ap_sig_bdd_179 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_195 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_1_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_address1 assign process. ///
always @ (tmp_195_1_reg_4290 or tmp_230_1_fu_2118_p1 or k_buf_1_val_1_addr_1_gep_fu_582_p3 or ap_sig_bdd_432)
begin
    if (ap_sig_bdd_432) begin
        if (~(ap_const_lv1_0 == tmp_195_1_reg_4290)) begin
            k_buf_1_val_1_address1 = k_buf_1_val_1_addr_1_gep_fu_582_p3;
        end else if ((ap_const_lv1_0 == tmp_195_1_reg_4290)) begin
            k_buf_1_val_1_address1 = tmp_230_1_fu_2118_p1;
        end else begin
            k_buf_1_val_1_address1 = 'bx;
        end
    end else begin
        k_buf_1_val_1_address1 = 'bx;
    end
end

/// k_buf_1_val_1_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_179 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_195 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_1_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_ce1 assign process. ///
always @ (brmerge3_reg_4190 or tmp_15_reg_4194 or ap_sig_cseq_ST_pp0_stg0_fsm_5 or or_cond_i_i_reg_4214 or ap_sig_bdd_179 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_195 or ap_reg_ppiten_pp0_it2 or tmp_195_1_reg_4290)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_195_1_reg_4290)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_195_1_reg_4290)))) begin
        k_buf_1_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_we1 assign process. ///
always @ (brmerge3_reg_4190 or tmp_15_reg_4194 or ap_sig_cseq_ST_pp0_stg0_fsm_5 or or_cond_i_i_reg_4214 or ap_sig_bdd_179 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_195 or ap_reg_ppiten_pp0_it2 or tmp_195_1_reg_4290)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_195_1_reg_4290)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_195_1_reg_4290)))) begin
        k_buf_1_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_179 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_195 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_1_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_ce1 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_sig_bdd_179 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_195 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_1_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_we1 assign process. ///
always @ (brmerge3_reg_4190 or tmp_15_reg_4194 or ap_sig_cseq_ST_pp0_stg0_fsm_5 or or_cond_i_i_reg_4214 or ap_sig_bdd_179 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_195 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_1_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_179 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_195 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_2_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_ce1 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_sig_bdd_179 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_195 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_2_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_we1 assign process. ///
always @ (brmerge3_reg_4190 or tmp_15_reg_4194 or ap_sig_cseq_ST_pp0_stg0_fsm_5 or or_cond_i_i_reg_4214 or ap_sig_bdd_179 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_195 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_2_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_address1 assign process. ///
always @ (tmp_195_2_reg_4317 or tmp_230_2_fu_2467_p1 or k_buf_2_val_1_addr_1_gep_fu_622_p3 or ap_sig_bdd_432)
begin
    if (ap_sig_bdd_432) begin
        if (~(ap_const_lv1_0 == tmp_195_2_reg_4317)) begin
            k_buf_2_val_1_address1 = k_buf_2_val_1_addr_1_gep_fu_622_p3;
        end else if ((ap_const_lv1_0 == tmp_195_2_reg_4317)) begin
            k_buf_2_val_1_address1 = tmp_230_2_fu_2467_p1;
        end else begin
            k_buf_2_val_1_address1 = 'bx;
        end
    end else begin
        k_buf_2_val_1_address1 = 'bx;
    end
end

/// k_buf_2_val_1_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_179 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_195 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_2_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_ce1 assign process. ///
always @ (brmerge3_reg_4190 or tmp_15_reg_4194 or ap_sig_cseq_ST_pp0_stg0_fsm_5 or or_cond_i_i_reg_4214 or ap_sig_bdd_179 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_195 or ap_reg_ppiten_pp0_it2 or tmp_195_2_reg_4317)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_195_2_reg_4317)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_195_2_reg_4317)))) begin
        k_buf_2_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_we1 assign process. ///
always @ (brmerge3_reg_4190 or tmp_15_reg_4194 or ap_sig_cseq_ST_pp0_stg0_fsm_5 or or_cond_i_i_reg_4214 or ap_sig_bdd_179 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_195 or ap_reg_ppiten_pp0_it2 or tmp_195_2_reg_4317)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_195_2_reg_4317)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_195_2_reg_4317)))) begin
        k_buf_2_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_179 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_195 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_2_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_ce1 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_sig_bdd_179 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_195 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_2_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_we1 assign process. ///
always @ (brmerge3_reg_4190 or tmp_15_reg_4194 or ap_sig_cseq_ST_pp0_stg0_fsm_5 or or_cond_i_i_reg_4214 or ap_sig_bdd_179 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_195 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_2_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_we1 = ap_const_logic_0;
    end
end

/// p_dst_data_stream_0_V_write assign process. ///
always @ (ap_sig_bdd_179 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_or_cond310_i_reg_4203_pp0_it1 or ap_sig_bdd_195 or ap_reg_ppiten_pp0_it2)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond310_i_reg_4203_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        p_dst_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_0_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_1_V_write assign process. ///
always @ (ap_sig_bdd_179 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_or_cond310_i_reg_4203_pp0_it1 or ap_sig_bdd_195 or ap_reg_ppiten_pp0_it2)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond310_i_reg_4203_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        p_dst_data_stream_1_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_1_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_2_V_write assign process. ///
always @ (ap_sig_bdd_179 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_or_cond310_i_reg_4203_pp0_it1 or ap_sig_bdd_195 or ap_reg_ppiten_pp0_it2)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond310_i_reg_4203_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        p_dst_data_stream_2_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_2_V_write = ap_const_logic_0;
    end
end

/// p_src_data_stream_0_V_read assign process. ///
always @ (brmerge3_reg_4190 or tmp_15_reg_4194 or ap_sig_cseq_ST_pp0_stg0_fsm_5 or or_cond_i_i_reg_4214 or ap_sig_bdd_179 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_195 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        p_src_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_0_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_1_V_read assign process. ///
always @ (brmerge3_reg_4190 or tmp_15_reg_4194 or ap_sig_cseq_ST_pp0_stg0_fsm_5 or or_cond_i_i_reg_4214 or ap_sig_bdd_179 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_195 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        p_src_data_stream_1_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_1_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_2_V_read assign process. ///
always @ (brmerge3_reg_4190 or tmp_15_reg_4194 or ap_sig_cseq_ST_pp0_stg0_fsm_5 or or_cond_i_i_reg_4214 or ap_sig_bdd_179 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_195 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        p_src_data_stream_2_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_2_V_read = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_start or ap_CS_fsm or tmp_4_fu_787_p2 or tmp_12_fu_895_p2 or ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_179 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_195 or ap_reg_ppiten_pp0_it2 or tmp_8_fu_763_p2 or tmp_1_fu_775_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(ap_const_lv1_0 == tmp_8_fu_763_p2)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            if (~(ap_const_lv1_0 == tmp_1_fu_775_p2)) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st4_fsm_3 : 
        begin
            if (~(tmp_4_fu_787_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st5_fsm_4 : 
        begin
            if ((ap_const_lv1_0 == tmp_12_fu_895_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_5;
            end
        end
        ap_ST_pp0_stg0_fsm_5 : 
        begin
            if (~((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_5;
            end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_st9_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_5;
            end
        end
        ap_ST_st9_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ImagLoc_x_cast_fu_1359_p1 = ImagLoc_x_fu_1345_p2;
assign ImagLoc_x_fu_1345_p2 = ($signed(ap_const_lv13_1FFF) + $signed(tmp_21_cast_fu_1309_p1));
assign ImagLoc_y_fu_912_p2 = ($signed(ap_const_lv13_1FFC) + $signed(tmp_18_cast_fu_891_p1));
assign Range1_all_zeros_1_fu_3233_p2 = (tmp_53_fu_3223_p4 == ap_const_lv5_0? 1'b1: 1'b0);
assign Range1_all_zeros_2_fu_3552_p2 = (tmp_57_fu_3542_p4 == ap_const_lv5_0? 1'b1: 1'b0);
assign Range1_all_zeros_fu_2914_p2 = (tmp_48_fu_2904_p4 == ap_const_lv5_0? 1'b1: 1'b0);

/// ap_sig_bdd_132 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_132 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_158 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_158 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end

/// ap_sig_bdd_179 assign process. ///
always @ (p_src_data_stream_0_V_empty_n or p_src_data_stream_1_V_empty_n or p_src_data_stream_2_V_empty_n or brmerge3_reg_4190 or tmp_15_reg_4194 or or_cond_i_i_reg_4214)
begin
    ap_sig_bdd_179 = (((p_src_data_stream_0_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214)) | (~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (p_src_data_stream_1_V_empty_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (p_src_data_stream_2_V_empty_n == ap_const_logic_0)));
end

/// ap_sig_bdd_195 assign process. ///
always @ (p_dst_data_stream_0_V_full_n or p_dst_data_stream_1_V_full_n or p_dst_data_stream_2_V_full_n or ap_reg_ppstg_or_cond310_i_reg_4203_pp0_it1)
begin
    ap_sig_bdd_195 = (((p_dst_data_stream_0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond310_i_reg_4203_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_or_cond310_i_reg_4203_pp0_it1) & (p_dst_data_stream_1_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_or_cond310_i_reg_4203_pp0_it1) & (p_dst_data_stream_2_V_full_n == ap_const_logic_0)));
end

/// ap_sig_bdd_2437 assign process. ///
always @ (tmp_24_reg_4165 or brmerge3_reg_4190)
begin
    ap_sig_bdd_2437 = ((ap_const_lv1_0 == brmerge3_reg_4190) & (ap_const_lv1_0 == tmp_24_reg_4165));
end

/// ap_sig_bdd_2440 assign process. ///
always @ (brmerge3_reg_4190 or or_cond_i_i_reg_4214 or brmerge_reg_4249)
begin
    ap_sig_bdd_2440 = (~(ap_const_lv1_0 == brmerge3_reg_4190) & (ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_lv1_0 == brmerge_reg_4249));
end

/// ap_sig_bdd_2442 assign process. ///
always @ (brmerge3_reg_4190 or or_cond_i_i_reg_4214 or brmerge_reg_4249)
begin
    ap_sig_bdd_2442 = (~(ap_const_lv1_0 == brmerge3_reg_4190) & (ap_const_lv1_0 == or_cond_i_i_reg_4214) & ~(ap_const_lv1_0 == brmerge_reg_4249));
end

/// ap_sig_bdd_2444 assign process. ///
always @ (brmerge3_reg_4190 or or_cond_i_i_reg_4214)
begin
    ap_sig_bdd_2444 = (~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214));
end

/// ap_sig_bdd_2447 assign process. ///
always @ (brmerge3_reg_4190 or or_cond_i_i_reg_4214 or brmerge1_reg_4286)
begin
    ap_sig_bdd_2447 = (~(ap_const_lv1_0 == brmerge3_reg_4190) & (ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_lv1_0 == brmerge1_reg_4286));
end

/// ap_sig_bdd_2449 assign process. ///
always @ (brmerge3_reg_4190 or or_cond_i_i_reg_4214 or brmerge1_reg_4286)
begin
    ap_sig_bdd_2449 = (~(ap_const_lv1_0 == brmerge3_reg_4190) & (ap_const_lv1_0 == or_cond_i_i_reg_4214) & ~(ap_const_lv1_0 == brmerge1_reg_4286));
end

/// ap_sig_bdd_2451 assign process. ///
always @ (brmerge3_reg_4190 or or_cond_i_i_reg_4214 or brmerge1_reg_4286 or tmp_70_fu_1992_p3)
begin
    ap_sig_bdd_2451 = (~(ap_const_lv1_0 == brmerge3_reg_4190) & (ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_lv1_0 == brmerge1_reg_4286) & (ap_const_lv1_0 == tmp_70_fu_1992_p3));
end

/// ap_sig_bdd_2453 assign process. ///
always @ (brmerge3_reg_4190 or or_cond_i_i_reg_4214 or brmerge1_reg_4286 or tmp_70_fu_1992_p3)
begin
    ap_sig_bdd_2453 = (~(ap_const_lv1_0 == brmerge3_reg_4190) & (ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_lv1_0 == brmerge1_reg_4286) & ~(ap_const_lv1_0 == tmp_70_fu_1992_p3));
end

/// ap_sig_bdd_2455 assign process. ///
always @ (brmerge3_reg_4190 or or_cond_i_i_reg_4214 or brmerge2_reg_4313)
begin
    ap_sig_bdd_2455 = (~(ap_const_lv1_0 == brmerge3_reg_4190) & (ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_lv1_0 == brmerge2_reg_4313));
end

/// ap_sig_bdd_2457 assign process. ///
always @ (brmerge3_reg_4190 or or_cond_i_i_reg_4214 or brmerge2_reg_4313)
begin
    ap_sig_bdd_2457 = (~(ap_const_lv1_0 == brmerge3_reg_4190) & (ap_const_lv1_0 == or_cond_i_i_reg_4214) & ~(ap_const_lv1_0 == brmerge2_reg_4313));
end

/// ap_sig_bdd_2459 assign process. ///
always @ (brmerge3_reg_4190 or or_cond_i_i_reg_4214 or brmerge2_reg_4313 or tmp_77_fu_2341_p3)
begin
    ap_sig_bdd_2459 = (~(ap_const_lv1_0 == brmerge3_reg_4190) & (ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_lv1_0 == brmerge2_reg_4313) & (ap_const_lv1_0 == tmp_77_fu_2341_p3));
end

/// ap_sig_bdd_2461 assign process. ///
always @ (brmerge3_reg_4190 or or_cond_i_i_reg_4214 or brmerge2_reg_4313 or tmp_77_fu_2341_p3)
begin
    ap_sig_bdd_2461 = (~(ap_const_lv1_0 == brmerge3_reg_4190) & (ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_lv1_0 == brmerge2_reg_4313) & ~(ap_const_lv1_0 == tmp_77_fu_2341_p3));
end

/// ap_sig_bdd_25 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_25 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_421 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_421 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end

/// ap_sig_bdd_432 assign process. ///
always @ (brmerge3_reg_4190 or tmp_15_reg_4194 or ap_sig_cseq_ST_pp0_stg0_fsm_5 or or_cond_i_i_reg_4214 or ap_reg_ppiten_pp0_it1)
begin
    ap_sig_bdd_432 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & ~(ap_const_lv1_0 == brmerge3_reg_4190) & ~(ap_const_lv1_0 == or_cond_i_i_reg_4214) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1));
end

/// ap_sig_bdd_550 assign process. ///
always @ (tmp_15_reg_4194 or ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_sig_bdd_179 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_195 or ap_reg_ppiten_pp0_it2)
begin
    ap_sig_bdd_550 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_15_reg_4194) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_179 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_195 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))));
end

/// ap_sig_bdd_76 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_76 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_85 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_85 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_94 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_94 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end
assign brmerge1_fu_1547_p2 = (tmp_62_fu_1388_p3 | tmp_19_fu_1377_p2);
assign brmerge2_fu_1563_p2 = (tmp_62_fu_1388_p3 | tmp_19_fu_1377_p2);
assign brmerge3_fu_1303_p2 = (tmp_21_fu_918_p2 | or_cond6_2_fu_945_p2);
assign brmerge_fu_1489_p2 = (tmp_62_fu_1388_p3 | tmp_19_fu_1377_p2);
assign brmerge_i_i_not_i_i1_fu_3239_p2 = (Range1_all_zeros_1_fu_3233_p2 & carry_i1_fu_3217_p2);
assign brmerge_i_i_not_i_i2_fu_3558_p2 = (Range1_all_zeros_2_fu_3552_p2 & carry_i2_fu_3536_p2);
assign brmerge_i_i_not_i_i_fu_2920_p2 = (Range1_all_zeros_fu_2914_p2 & carry_i_fu_2898_p2);
assign carry_i1_fu_3217_p2 = (tmp_75_fu_3203_p3 | not_Result_8_i_i1_fu_3211_p2);
assign carry_i2_fu_3536_p2 = (tmp_82_fu_3522_p3 | not_Result_8_i_i2_fu_3530_p2);
assign carry_i_fu_2898_p2 = (tmp_68_fu_2884_p3 | not_Result_8_i_i_fu_2892_p2);
assign col_assign_1_t_fu_1558_p2 = (tmp_59_fu_1351_p1 + p_neg316_i_cast_reg_4093);
assign col_assign_212_t_fu_1574_p2 = (tmp_59_fu_1351_p1 + p_neg316_i_cast_reg_4093);
assign col_assign_3_0_t_fu_1680_p2 = (p_neg316_i_cast_reg_4093 + tmp_64_reg_4253);
assign col_assign_3_1_t1_fu_2002_p2 = (p_neg316_i_cast_reg_4093 + tmp_71_fu_1999_p1);
assign col_assign_3_2_t1_fu_2351_p2 = (p_neg316_i_cast_reg_4093 + tmp_78_fu_2348_p1);
assign col_assign_4_1_0_t_fu_2126_p2 = (tmp_59_reg_4207 + p_neg316_i_cast_reg_4093);
assign col_assign_4_2_0_t_fu_2475_p2 = (tmp_59_reg_4207 + p_neg316_i_cast_reg_4093);
assign col_assign_fu_1759_p2 = (tmp_59_reg_4207 + p_neg316_i_cast_reg_4093);
assign col_buf_0_val_0_0_2_fu_1830_p3 = ((sel_tmp16_fu_1778_p2[0:0]===1'b1)? col_buf_0_val_0_0_8_fu_346: k_buf_0_val_0_q0);
assign col_buf_0_val_0_0_3_fu_1838_p3 = ((sel_tmp17_fu_1792_p2[0:0]===1'b1)? col_buf_0_val_0_0_8_fu_346: col_buf_0_val_0_0_2_fu_1830_p3);
assign col_buf_0_val_0_0_4_fu_1846_p3 = ((sel_tmp16_fu_1778_p2[0:0]===1'b1)? k_buf_0_val_0_q0: col_buf_0_val_0_0_6_fu_342);
assign col_buf_0_val_0_0_5_fu_1854_p3 = ((sel_tmp17_fu_1792_p2[0:0]===1'b1)? col_buf_0_val_0_0_6_fu_342: col_buf_0_val_0_0_4_fu_1846_p3);
assign col_buf_0_val_0_0_7_fu_1862_p3 = ((sel_tmp17_fu_1792_p2[0:0]===1'b1)? k_buf_0_val_0_q0: col_buf_0_val_0_0_1_fu_338);
assign col_buf_0_val_1_0_1_fu_1798_p3 = ((sel_tmp17_fu_1792_p2[0:0]===1'b1)? col_buf_0_val_1_0_7_fu_334: col_buf_0_val_1_0_fu_1784_p3);
assign col_buf_0_val_1_0_2_fu_1806_p3 = ((sel_tmp16_fu_1778_p2[0:0]===1'b1)? k_buf_0_val_1_q0: col_buf_0_val_1_0_6_fu_330);
assign col_buf_0_val_1_0_3_fu_1814_p3 = ((sel_tmp17_fu_1792_p2[0:0]===1'b1)? col_buf_0_val_1_0_6_fu_330: col_buf_0_val_1_0_2_fu_1806_p3);
assign col_buf_0_val_1_0_5_fu_1822_p3 = ((sel_tmp17_fu_1792_p2[0:0]===1'b1)? k_buf_0_val_1_q0: col_buf_0_val_1_0_4_fu_326);
assign col_buf_0_val_1_0_fu_1784_p3 = ((sel_tmp16_fu_1778_p2[0:0]===1'b1)? col_buf_0_val_1_0_7_fu_334: k_buf_0_val_1_q0);
assign col_buf_1_val_0_0_2_fu_2182_p3 = ((sel_tmp20_fu_2130_p2[0:0]===1'b1)? col_buf_1_val_0_0_8_fu_370: k_buf_1_val_0_q0);
assign col_buf_1_val_0_0_3_fu_2190_p3 = ((sel_tmp21_fu_2144_p2[0:0]===1'b1)? col_buf_1_val_0_0_8_fu_370: col_buf_1_val_0_0_2_fu_2182_p3);
assign col_buf_1_val_0_0_4_fu_2198_p3 = ((sel_tmp20_fu_2130_p2[0:0]===1'b1)? k_buf_1_val_0_q0: col_buf_1_val_0_0_6_fu_366);
assign col_buf_1_val_0_0_5_fu_2206_p3 = ((sel_tmp21_fu_2144_p2[0:0]===1'b1)? col_buf_1_val_0_0_6_fu_366: col_buf_1_val_0_0_4_fu_2198_p3);
assign col_buf_1_val_0_0_7_fu_2214_p3 = ((sel_tmp21_fu_2144_p2[0:0]===1'b1)? k_buf_1_val_0_q0: col_buf_1_val_0_0_1_fu_362);
assign col_buf_1_val_1_0_1_fu_2150_p3 = ((sel_tmp21_fu_2144_p2[0:0]===1'b1)? col_buf_1_val_1_0_7_fu_358: col_buf_1_val_1_0_fu_2136_p3);
assign col_buf_1_val_1_0_2_fu_2158_p3 = ((sel_tmp20_fu_2130_p2[0:0]===1'b1)? k_buf_1_val_1_q0: col_buf_1_val_1_0_6_fu_354);
assign col_buf_1_val_1_0_3_fu_2166_p3 = ((sel_tmp21_fu_2144_p2[0:0]===1'b1)? col_buf_1_val_1_0_6_fu_354: col_buf_1_val_1_0_2_fu_2158_p3);
assign col_buf_1_val_1_0_5_fu_2174_p3 = ((sel_tmp21_fu_2144_p2[0:0]===1'b1)? k_buf_1_val_1_q0: col_buf_1_val_1_0_4_fu_350);
assign col_buf_1_val_1_0_fu_2136_p3 = ((sel_tmp20_fu_2130_p2[0:0]===1'b1)? col_buf_1_val_1_0_7_fu_358: k_buf_1_val_1_q0);
assign col_buf_2_val_0_0_2_fu_2531_p3 = ((sel_tmp22_fu_2479_p2[0:0]===1'b1)? col_buf_2_val_0_0_8_fu_394: k_buf_2_val_0_q0);
assign col_buf_2_val_0_0_3_fu_2539_p3 = ((sel_tmp23_fu_2493_p2[0:0]===1'b1)? col_buf_2_val_0_0_8_fu_394: col_buf_2_val_0_0_2_fu_2531_p3);
assign col_buf_2_val_0_0_4_fu_2547_p3 = ((sel_tmp22_fu_2479_p2[0:0]===1'b1)? k_buf_2_val_0_q0: col_buf_2_val_0_0_6_fu_390);
assign col_buf_2_val_0_0_5_fu_2555_p3 = ((sel_tmp23_fu_2493_p2[0:0]===1'b1)? col_buf_2_val_0_0_6_fu_390: col_buf_2_val_0_0_4_fu_2547_p3);
assign col_buf_2_val_0_0_7_fu_2563_p3 = ((sel_tmp23_fu_2493_p2[0:0]===1'b1)? k_buf_2_val_0_q0: col_buf_2_val_0_0_1_fu_386);
assign col_buf_2_val_1_0_1_fu_2499_p3 = ((sel_tmp23_fu_2493_p2[0:0]===1'b1)? col_buf_2_val_1_0_7_fu_382: col_buf_2_val_1_0_fu_2485_p3);
assign col_buf_2_val_1_0_2_fu_2507_p3 = ((sel_tmp22_fu_2479_p2[0:0]===1'b1)? k_buf_2_val_1_q0: col_buf_2_val_1_0_6_fu_378);
assign col_buf_2_val_1_0_3_fu_2515_p3 = ((sel_tmp23_fu_2493_p2[0:0]===1'b1)? col_buf_2_val_1_0_6_fu_378: col_buf_2_val_1_0_2_fu_2507_p3);
assign col_buf_2_val_1_0_5_fu_2523_p3 = ((sel_tmp23_fu_2493_p2[0:0]===1'b1)? k_buf_2_val_1_q0: col_buf_2_val_1_0_4_fu_374);
assign col_buf_2_val_1_0_fu_2485_p3 = ((sel_tmp22_fu_2479_p2[0:0]===1'b1)? col_buf_2_val_1_0_7_fu_382: k_buf_2_val_1_q0);
assign cols_cast_fu_753_p1 = p_src_cols_V_read;
assign grp_fu_3609_p0 = grp_fu_3609_p00;
assign grp_fu_3609_p00 = src_kernel_win_0_val_0_1_fu_254;
assign grp_fu_3609_p1 = ap_const_lv19_3A8;
assign grp_fu_3609_p2 = grp_fu_3609_p20;
assign grp_fu_3609_p20 = $unsigned(p_Val2_6_0_2_1_cast_fu_2827_p1);
assign grp_fu_3618_p0 = grp_fu_3618_p00;
assign grp_fu_3618_p00 = src_kernel_win_2_val_0_2_fu_310;
assign grp_fu_3618_p1 = ap_const_lv19_3A8;
assign grp_fu_3618_p2 = (p_Val2_6_2_1_1_fu_3360_p0 * $signed('h1171));
assign grp_fu_3627_p0 = grp_fu_3627_p00;
assign grp_fu_3627_p00 = src_kernel_win_2_val_2_2_fu_262;
assign grp_fu_3627_p1 = grp_fu_3627_p10;
assign grp_fu_3627_p10 = src_kernel_win_2_val_2_1_fu_274;
assign grp_fu_3627_p2 = ap_const_lv19_3A8;
assign grp_fu_3627_p3 = grp_fu_3627_p30;
assign grp_fu_3627_p30 = $unsigned(p_Val2_6_2_0_1_cast_fu_3304_p1);
assign grp_fu_3638_p0 = grp_fu_3638_p00;
assign grp_fu_3638_p00 = src_kernel_win_1_val_0_1_fu_290;
assign grp_fu_3638_p1 = ap_const_lv19_3A8;
assign grp_fu_3638_p2 = grp_fu_3638_p20;
assign grp_fu_3638_p20 = $unsigned(p_Val2_6_1_2_1_cast_fu_3146_p1);
assign grp_fu_3647_p0 = grp_fu_3647_p00;
assign grp_fu_3647_p00 = src_kernel_win_1_val_0_2_fu_294;
assign grp_fu_3647_p1 = ap_const_lv19_3A8;
assign grp_fu_3647_p2 = (p_Val2_6_1_1_1_fu_3041_p0 * $signed('h1171));
assign grp_fu_3656_p0 = grp_fu_3656_p00;
assign grp_fu_3656_p00 = src_kernel_win_0_val_2_2_fu_282;
assign grp_fu_3656_p1 = grp_fu_3656_p10;
assign grp_fu_3656_p10 = src_kernel_win_0_val_2_1_fu_278;
assign grp_fu_3656_p2 = ap_const_lv19_3A8;
assign grp_fu_3656_p3 = grp_fu_3656_p30;
assign grp_fu_3656_p30 = $unsigned(p_Val2_6_0_0_1_cast_fu_2666_p1);
assign grp_fu_3667_p0 = grp_fu_3667_p00;
assign grp_fu_3667_p00 = src_kernel_win_1_val_2_2_fu_318;
assign grp_fu_3667_p1 = grp_fu_3667_p10;
assign grp_fu_3667_p10 = src_kernel_win_1_val_2_1_fu_314;
assign grp_fu_3667_p2 = ap_const_lv19_3A8;
assign grp_fu_3667_p3 = grp_fu_3667_p30;
assign grp_fu_3667_p30 = $unsigned(p_Val2_6_1_0_1_cast_fu_2985_p1);
assign grp_fu_3678_p0 = grp_fu_3678_p00;
assign grp_fu_3678_p00 = src_kernel_win_2_val_0_1_fu_322;
assign grp_fu_3678_p1 = ap_const_lv19_3A8;
assign grp_fu_3678_p2 = grp_fu_3678_p20;
assign grp_fu_3678_p20 = $unsigned(p_Val2_6_2_2_1_cast_fu_3465_p1);
assign grp_fu_3687_p0 = grp_fu_3687_p00;
assign grp_fu_3687_p00 = src_kernel_win_0_val_0_2_fu_258;
assign grp_fu_3687_p1 = ap_const_lv19_3A8;
assign grp_fu_3687_p2 = (p_Val2_6_0_1_1_fu_2722_p0 * $signed('h1171));
assign heightloop_fu_793_p2 = (ap_const_lv13_5 + rows_cast_reg_3779);
assign i_V_fu_900_p2 = (p_016_0_i_reg_673 + ap_const_lv12_1);
assign icmp1_fu_1334_p2 = (tmp_58_fu_1324_p4 != ap_const_lv11_0? 1'b1: 1'b0);
assign icmp_fu_934_p2 = ($signed(tmp_23_fu_924_p4) > $signed(12'b000000000000)? 1'b1: 1'b0);
assign j_V_fu_1318_p2 = (p_029_0_i_reg_684 + ap_const_lv12_1);
assign k_buf_0_val_0_address0 = tmp_29_fu_1482_p1;
assign k_buf_0_val_0_address1 = k_buf_0_val_0_addr_reg_4231;
assign k_buf_0_val_0_d1 = p_src_data_stream_0_V_dout;
assign k_buf_0_val_1_address0 = tmp_29_fu_1482_p1;
assign k_buf_0_val_1_address1 = k_buf_0_val_1_addr_reg_4237;
assign k_buf_0_val_1_d1 = k_buf_0_val_0_q0;
assign k_buf_0_val_2_address0 = tmp_29_fu_1482_p1;
assign k_buf_0_val_2_address1 = k_buf_0_val_2_addr_reg_4243;
assign k_buf_0_val_2_d1 = k_buf_0_val_1_q0;
assign k_buf_1_val_0_address0 = tmp_190_1_fu_1537_p1;
assign k_buf_1_val_0_address1 = tmp_230_1_fu_2118_p1;
assign k_buf_1_val_0_d1 = p_src_data_stream_1_V_dout;
assign k_buf_1_val_1_addr_1_gep_fu_582_p3 = tmp_230_1_fu_2118_p1;
assign k_buf_1_val_1_address0 = tmp_190_1_fu_1537_p1;
assign k_buf_1_val_1_d1 = k_buf_1_val_0_q0;
assign k_buf_1_val_2_address0 = tmp_190_1_fu_1537_p1;
assign k_buf_1_val_2_address1 = tmp_230_1_fu_2118_p1;
assign k_buf_1_val_2_d1 = k_buf_1_val_1_q0;
assign k_buf_2_val_0_address0 = tmp_190_1_fu_1537_p1;
assign k_buf_2_val_0_address1 = tmp_230_2_fu_2467_p1;
assign k_buf_2_val_0_d1 = p_src_data_stream_2_V_dout;
assign k_buf_2_val_1_addr_1_gep_fu_622_p3 = tmp_230_2_fu_2467_p1;
assign k_buf_2_val_1_address0 = tmp_190_1_fu_1537_p1;
assign k_buf_2_val_1_d1 = k_buf_2_val_0_q0;
assign k_buf_2_val_2_address0 = tmp_190_1_fu_1537_p1;
assign k_buf_2_val_2_address1 = tmp_230_2_fu_2467_p1;
assign k_buf_2_val_2_d1 = k_buf_2_val_1_q0;
assign k_buf_val_load_0_0_mux_fu_1673_p3 = ((tmp_62_reg_4218[0:0]===1'b1)? k_buf_0_val_0_q0: src_kernel_win_0_val_0_1_fu_254);
assign k_buf_val_load_0_1_mux_fu_1666_p3 = ((tmp_62_reg_4218[0:0]===1'b1)? k_buf_0_val_1_q0: src_kernel_win_0_val_1_1_fu_266);
assign k_buf_val_load_0_2_mux_fu_1659_p3 = ((tmp_62_reg_4218[0:0]===1'b1)? k_buf_0_val_2_q0: src_kernel_win_0_val_2_1_fu_278);
assign k_buf_val_load_1_0_mux_fu_1985_p3 = ((tmp_62_reg_4218[0:0]===1'b1)? k_buf_1_val_0_q0: src_kernel_win_1_val_0_1_fu_290);
assign k_buf_val_load_1_1_mux_fu_1978_p3 = ((tmp_62_reg_4218[0:0]===1'b1)? k_buf_1_val_1_q0: src_kernel_win_1_val_1_1_fu_302);
assign k_buf_val_load_1_2_mux_fu_1971_p3 = ((tmp_62_reg_4218[0:0]===1'b1)? k_buf_1_val_2_q0: src_kernel_win_1_val_2_1_fu_314);
assign k_buf_val_load_2_0_mux_fu_2320_p3 = ((tmp_62_reg_4218[0:0]===1'b1)? k_buf_2_val_0_q0: src_kernel_win_2_val_0_1_fu_322);
assign k_buf_val_load_2_1_mux_fu_2327_p3 = ((tmp_62_reg_4218[0:0]===1'b1)? k_buf_2_val_1_q0: src_kernel_win_2_val_1_1_fu_298);
assign k_buf_val_load_2_2_mux_fu_2334_p3 = ((tmp_62_reg_4218[0:0]===1'b1)? k_buf_2_val_2_q0: src_kernel_win_2_val_2_1_fu_274);
assign locy_2_0_t_fu_1007_p2 = (tmp_25_fu_959_p3 - tmp_31_fu_999_p3);
assign locy_2_1_t_fu_1148_p2 = (tmp_25_fu_959_p3 - tmp_40_fu_1140_p3);
assign locy_2_2_t_fu_1297_p2 = (tmp_25_fu_959_p3 - tmp_47_fu_1289_p3);
assign not_Result_8_i_i1_fu_3211_p2 = (tmp_74_fu_3189_p3 ^ ap_const_lv1_1);
assign not_Result_8_i_i2_fu_3530_p2 = (tmp_81_fu_3508_p3 ^ ap_const_lv1_1);
assign not_Result_8_i_i_fu_2892_p2 = (tmp_67_fu_2870_p3 ^ ap_const_lv1_1);
assign or_cond310_i_fu_1340_p2 = (tmp_14_reg_4160 & icmp1_fu_1334_p2);
assign or_cond4_fu_1104_p2 = (sel_tmp11_fu_1098_p2 | sel_tmp9_fu_1082_p2);
assign or_cond5_fu_1253_p2 = (sel_tmp15_fu_1247_p2 | sel_tmp13_fu_1231_p2);
assign or_cond6_2_fu_945_p2 = (icmp_fu_934_p2 & tmp_188_2_fu_940_p2);
assign or_cond_i343_i_2_1_fu_1030_p2 = (tmp_196_2_1_fu_1019_p2 & tmp_197_2_1_fu_1025_p2);
assign or_cond_i343_i_2_2_fu_1179_p2 = (tmp_197_2_2_fu_1174_p2 & rev_fu_1168_p2);
assign or_cond_i_i_fu_1382_p2 = (tmp_19_fu_1377_p2 & rev1_fu_1371_p2);
assign p_Val2_1_fu_2848_p4 = {{p_Val2_3_fu_2842_p2[ap_const_lv32_15 : ap_const_lv32_E]}};
assign p_Val2_2_fu_2878_p2 = (p_Val2_1_fu_2848_p4 + tmp_1_i_i_fu_2866_p1);
assign p_Val2_3_fu_2842_p2 = (tmp239_cast_fu_2839_p1 + p_Val2_9_0_2_cast_fu_2795_p1);
assign p_Val2_4_fu_3167_p4 = {{p_Val2_s_fu_3161_p2[ap_const_lv32_15 : ap_const_lv32_E]}};
assign p_Val2_5_fu_3197_p2 = (p_Val2_4_fu_3167_p4 + tmp_1_i_i1_fu_3185_p1);
assign p_Val2_6_0_0_1_cast_fu_2666_p1 = $signed(p_Val2_6_0_0_1_fu_2660_p2);
assign p_Val2_6_0_0_1_fu_2660_p2 = (p_shl1_cast_fu_2645_p1 - p_shl2_cast_fu_2656_p1);
assign p_Val2_6_0_1_1_fu_2722_p0 = p_Val2_6_0_1_1_fu_2722_p00;
assign p_Val2_6_0_1_1_fu_2722_p00 = src_kernel_win_0_val_1_1_1_reg_4332;
assign p_Val2_6_0_1_2_cast_fu_2758_p1 = $signed(p_Val2_6_0_1_2_fu_2752_p2);
assign p_Val2_6_0_1_2_fu_2752_p2 = (p_shl5_cast_fu_2736_p1 - p_shl6_cast_fu_2748_p1);
assign p_Val2_6_0_1_cast_fu_2711_p1 = $signed(p_Val2_6_0_1_fu_2705_p2);
assign p_Val2_6_0_1_fu_2705_p2 = (p_shl3_cast_fu_2689_p1 - p_shl4_cast_fu_2701_p1);
assign p_Val2_6_0_2_1_cast_fu_2827_p1 = $signed(p_Val2_6_0_2_1_fu_2821_p2);
assign p_Val2_6_0_2_1_fu_2821_p2 = (p_shl_cast_fu_2806_p1 - p_shl7_cast_fu_2817_p1);
assign p_Val2_6_1_0_1_cast_fu_2985_p1 = $signed(p_Val2_6_1_0_1_fu_2979_p2);
assign p_Val2_6_1_0_1_fu_2979_p2 = (p_shl8_cast_fu_2964_p1 - p_shl9_cast_fu_2975_p1);
assign p_Val2_6_1_1_1_fu_3041_p0 = p_Val2_6_1_1_1_fu_3041_p00;
assign p_Val2_6_1_1_1_fu_3041_p00 = src_kernel_win_1_val_1_1_1_reg_4365;
assign p_Val2_6_1_1_2_cast_fu_3077_p1 = $signed(p_Val2_6_1_1_2_fu_3071_p2);
assign p_Val2_6_1_1_2_fu_3071_p2 = (p_shl12_cast_fu_3055_p1 - p_shl13_cast_fu_3067_p1);
assign p_Val2_6_1_1_cast_fu_3030_p1 = $signed(p_Val2_6_1_1_fu_3024_p2);
assign p_Val2_6_1_1_fu_3024_p2 = (p_shl10_cast_fu_3008_p1 - p_shl11_cast_fu_3020_p1);
assign p_Val2_6_1_2_1_cast_fu_3146_p1 = $signed(p_Val2_6_1_2_1_fu_3140_p2);
assign p_Val2_6_1_2_1_fu_3140_p2 = (p_shl14_cast_fu_3125_p1 - p_shl15_cast_fu_3136_p1);
assign p_Val2_6_2_0_1_cast_fu_3304_p1 = $signed(p_Val2_6_2_0_1_fu_3298_p2);
assign p_Val2_6_2_0_1_fu_3298_p2 = (p_shl16_cast_fu_3283_p1 - p_shl17_cast_fu_3294_p1);
assign p_Val2_6_2_1_1_fu_3360_p0 = p_Val2_6_2_1_1_fu_3360_p00;
assign p_Val2_6_2_1_1_fu_3360_p00 = src_kernel_win_2_val_1_1_1_reg_4359;
assign p_Val2_6_2_1_2_cast_fu_3396_p1 = $signed(p_Val2_6_2_1_2_fu_3390_p2);
assign p_Val2_6_2_1_2_fu_3390_p2 = (p_shl20_cast_fu_3374_p1 - p_shl21_cast_fu_3386_p1);
assign p_Val2_6_2_1_cast_fu_3349_p1 = $signed(p_Val2_6_2_1_fu_3343_p2);
assign p_Val2_6_2_1_fu_3343_p2 = (p_shl18_cast_fu_3327_p1 - p_shl19_cast_fu_3339_p1);
assign p_Val2_6_2_2_1_cast_fu_3465_p1 = $signed(p_Val2_6_2_2_1_fu_3459_p2);
assign p_Val2_6_2_2_1_fu_3459_p2 = (p_shl22_cast_fu_3444_p1 - p_shl23_cast_fu_3455_p1);
assign p_Val2_7_fu_3480_p2 = (tmp249_cast_fu_3477_p1 + p_Val2_9_2_2_cast_fu_3433_p1);
assign p_Val2_8_fu_3486_p4 = {{p_Val2_7_fu_3480_p2[ap_const_lv32_15 : ap_const_lv32_E]}};
assign p_Val2_9_0_0_2_cast_fu_2678_p1 = grp_fu_3656_p4;
assign p_Val2_9_0_2_cast_fu_2795_p1 = p_Val2_9_0_2_fu_2789_p2;
assign p_Val2_9_0_2_fu_2789_p2 = (tmp237_cast_fu_2785_p1 + tmp48_fu_2770_p2);
assign p_Val2_9_1_0_2_cast_fu_2997_p1 = grp_fu_3667_p4;
assign p_Val2_9_1_2_cast_fu_3114_p1 = p_Val2_9_1_2_fu_3108_p2;
assign p_Val2_9_1_2_fu_3108_p2 = (tmp242_cast_fu_3104_p1 + tmp54_fu_3089_p2);
assign p_Val2_9_2_0_2_cast_fu_3316_p1 = grp_fu_3627_p4;
assign p_Val2_9_2_2_cast_fu_3433_p1 = p_Val2_9_2_2_fu_3427_p2;
assign p_Val2_9_2_2_fu_3427_p2 = (tmp247_cast_fu_3423_p1 + tmp60_fu_3408_p2);
assign p_Val2_9_fu_3516_p2 = (p_Val2_8_fu_3486_p4 + tmp_1_i_i2_fu_3504_p1);
assign p_Val2_s_fu_3161_p2 = (tmp244_cast_fu_3158_p1 + p_Val2_9_1_2_cast_fu_3114_p1);
assign p_assign_1_fu_1396_p2 = (ap_const_lv13_1 - tmp_21_cast_fu_1309_p1);
assign p_assign_2_1_fu_1508_p2 = ($signed(tmp_172_1_reg_4121) - $signed(p_p2_i_i_1_cast_fu_1504_p1));
assign p_assign_2_fu_1419_p2 = ($signed(tmp_17_reg_4116) - $signed(tmp_63_fu_1410_p1));
assign p_assign_4_2_1_fu_1044_p2 = (ap_const_lv13_5 - tmp_18_cast_fu_891_p1);
assign p_assign_4_2_2_fu_1193_p2 = (ap_const_lv13_6 - tmp_18_cast_fu_891_p1);
assign p_dst_data_stream_0_V_din = ((brmerge_i_i_not_i_i_fu_2920_p2[0:0]===1'b1)? p_Val2_2_fu_2878_p2: ap_const_lv8_FF);
assign p_dst_data_stream_1_V_din = ((brmerge_i_i_not_i_i1_fu_3239_p2[0:0]===1'b1)? p_Val2_5_fu_3197_p2: ap_const_lv8_FF);
assign p_dst_data_stream_2_V_din = ((brmerge_i_i_not_i_i2_fu_3558_p2[0:0]===1'b1)? p_Val2_9_fu_3516_p2: ap_const_lv8_FF);
assign p_neg316_i_cast_fu_811_p2 = (tmp_fu_808_p1 ^ ap_const_lv2_3);
assign p_p2_i344_i_2_1_fu_1050_p3 = ((tmp_32_fu_1036_p3[0:0]===1'b1)? p_assign_4_2_1_fu_1044_p2: y_1_2_fu_1013_p2);
assign p_p2_i344_i_2_2_fu_1199_p3 = ((tmp_42_fu_1185_p3[0:0]===1'b1)? p_assign_4_2_2_fu_1193_p2: y_1_2_1_fu_1154_p2);
assign p_p2_i_i_1_cast_fu_1504_p1 = $signed(p_p2_i_i_fu_1402_p3);
assign p_p2_i_i_fu_1402_p3 = ((tmp_62_fu_1388_p3[0:0]===1'b1)? p_assign_1_fu_1396_p2: ImagLoc_x_fu_1345_p2);
assign p_shl10_cast_fu_3008_p1 = p_shl10_fu_3000_p3;
assign p_shl10_fu_3000_p3 = {{src_kernel_win_1_val_1_2_fu_306}, {ap_const_lv11_0}};
assign p_shl11_cast_fu_3020_p1 = p_shl11_fu_3012_p3;
assign p_shl11_fu_3012_p3 = {{src_kernel_win_1_val_1_2_fu_306}, {ap_const_lv2_0}};
assign p_shl12_cast_fu_3055_p1 = p_shl12_fu_3047_p3;
assign p_shl12_fu_3047_p3 = {{src_kernel_win_1_val_1_1_fu_302}, {ap_const_lv11_0}};
assign p_shl13_cast_fu_3067_p1 = p_shl13_fu_3059_p3;
assign p_shl13_fu_3059_p3 = {{src_kernel_win_1_val_1_1_fu_302}, {ap_const_lv2_0}};
assign p_shl14_cast_fu_3125_p1 = p_shl14_fu_3118_p3;
assign p_shl14_fu_3118_p3 = {{src_kernel_win_1_val_0_1_1_reg_4352}, {ap_const_lv11_0}};
assign p_shl15_cast_fu_3136_p1 = p_shl15_fu_3129_p3;
assign p_shl15_fu_3129_p3 = {{src_kernel_win_1_val_0_1_1_reg_4352}, {ap_const_lv2_0}};
assign p_shl16_cast_fu_3283_p1 = p_shl16_fu_3276_p3;
assign p_shl16_fu_3276_p3 = {{src_kernel_win_2_val_2_1_1_reg_4338}, {ap_const_lv11_0}};
assign p_shl17_cast_fu_3294_p1 = p_shl17_fu_3287_p3;
assign p_shl17_fu_3287_p3 = {{src_kernel_win_2_val_2_1_1_reg_4338}, {ap_const_lv2_0}};
assign p_shl18_cast_fu_3327_p1 = p_shl18_fu_3319_p3;
assign p_shl18_fu_3319_p3 = {{src_kernel_win_2_val_1_2_fu_286}, {ap_const_lv11_0}};
assign p_shl19_cast_fu_3339_p1 = p_shl19_fu_3331_p3;
assign p_shl19_fu_3331_p3 = {{src_kernel_win_2_val_1_2_fu_286}, {ap_const_lv2_0}};
assign p_shl1_cast_fu_2645_p1 = p_shl1_fu_2638_p3;
assign p_shl1_fu_2638_p3 = {{src_kernel_win_0_val_2_1_1_reg_4345}, {ap_const_lv11_0}};
assign p_shl20_cast_fu_3374_p1 = p_shl20_fu_3366_p3;
assign p_shl20_fu_3366_p3 = {{src_kernel_win_2_val_1_1_fu_298}, {ap_const_lv11_0}};
assign p_shl21_cast_fu_3386_p1 = p_shl21_fu_3378_p3;
assign p_shl21_fu_3378_p3 = {{src_kernel_win_2_val_1_1_fu_298}, {ap_const_lv2_0}};
assign p_shl22_cast_fu_3444_p1 = p_shl22_fu_3437_p3;
assign p_shl22_fu_3437_p3 = {{src_kernel_win_2_val_0_1_1_reg_4378}, {ap_const_lv11_0}};
assign p_shl23_cast_fu_3455_p1 = p_shl23_fu_3448_p3;
assign p_shl23_fu_3448_p3 = {{src_kernel_win_2_val_0_1_1_reg_4378}, {ap_const_lv2_0}};
assign p_shl2_cast_fu_2656_p1 = p_shl2_fu_2649_p3;
assign p_shl2_fu_2649_p3 = {{src_kernel_win_0_val_2_1_1_reg_4345}, {ap_const_lv2_0}};
assign p_shl3_cast_fu_2689_p1 = p_shl3_fu_2681_p3;
assign p_shl3_fu_2681_p3 = {{src_kernel_win_0_val_1_2_fu_270}, {ap_const_lv11_0}};
assign p_shl4_cast_fu_2701_p1 = p_shl4_fu_2693_p3;
assign p_shl4_fu_2693_p3 = {{src_kernel_win_0_val_1_2_fu_270}, {ap_const_lv2_0}};
assign p_shl5_cast_fu_2736_p1 = p_shl5_fu_2728_p3;
assign p_shl5_fu_2728_p3 = {{src_kernel_win_0_val_1_1_fu_266}, {ap_const_lv11_0}};
assign p_shl6_cast_fu_2748_p1 = p_shl6_fu_2740_p3;
assign p_shl6_fu_2740_p3 = {{src_kernel_win_0_val_1_1_fu_266}, {ap_const_lv2_0}};
assign p_shl7_cast_fu_2817_p1 = p_shl7_fu_2810_p3;
assign p_shl7_fu_2810_p3 = {{src_kernel_win_0_val_0_1_1_reg_4325}, {ap_const_lv2_0}};
assign p_shl8_cast_fu_2964_p1 = p_shl8_fu_2957_p3;
assign p_shl8_fu_2957_p3 = {{src_kernel_win_1_val_2_1_1_reg_4371}, {ap_const_lv11_0}};
assign p_shl9_cast_fu_2975_p1 = p_shl9_fu_2968_p3;
assign p_shl9_fu_2968_p3 = {{src_kernel_win_1_val_2_1_1_reg_4371}, {ap_const_lv2_0}};
assign p_shl_cast_fu_2806_p1 = p_shl_fu_2799_p3;
assign p_shl_fu_2799_p3 = {{src_kernel_win_0_val_0_1_1_reg_4325}, {ap_const_lv11_0}};
assign ref_fu_817_p2 = ($signed(ap_const_lv13_1FFF) + $signed(rows_cast_reg_3779));
assign rev1_fu_1371_p2 = (tmp_61_fu_1363_p3 ^ ap_const_lv1_1);
assign rev_fu_1168_p2 = (tmp_41_fu_1160_p3 ^ ap_const_lv1_1);
assign rows_cast_fu_749_p1 = p_src_rows_V_read;
assign sel_tmp10_fu_1092_p2 = (sel_tmp169_demorgan_fu_1087_p2 ^ ap_const_lv1_1);
assign sel_tmp11_fu_1098_p2 = (tmp_206_2_1_fu_1058_p2 & sel_tmp10_fu_1092_p2);
assign sel_tmp12_fu_1225_p2 = (tmp_41_fu_1160_p3 | tmp_197_2_2_not_fu_1219_p2);
assign sel_tmp13_fu_1231_p2 = (tmp_201_2_reg_4131 & sel_tmp12_fu_1225_p2);
assign sel_tmp14_fu_1241_p2 = (sel_tmp178_demorgan_fu_1236_p2 ^ ap_const_lv1_1);
assign sel_tmp15_fu_1247_p2 = (tmp_206_2_2_fu_1207_p2 & sel_tmp14_fu_1241_p2);
assign sel_tmp169_demorgan_fu_1087_p2 = (or_cond_i343_i_2_1_fu_1030_p2 | tmp_201_2_reg_4131);
assign sel_tmp16_fu_1778_p2 = (col_assign_fu_1759_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp178_demorgan_fu_1236_p2 = (or_cond_i343_i_2_2_fu_1179_p2 | tmp_201_2_reg_4131);
assign sel_tmp17_fu_1792_p2 = (col_assign_fu_1759_p2 == ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp18_fu_1513_p3 = ((or_cond_i_i_fu_1382_p2[0:0]===1'b1)? ImagLoc_x_cast_fu_1359_p1: p_assign_2_1_fu_1508_p2);
assign sel_tmp19_fu_1521_p3 = ((sel_tmp2_fu_1444_p2[0:0]===1'b1)? ap_const_lv14_0: sel_tmp18_fu_1513_p3);
assign sel_tmp1_fu_1438_p2 = (tmp_61_fu_1363_p3 | tmp_19_not_fu_1432_p2);
assign sel_tmp20_fu_2130_p2 = (col_assign_4_1_0_t_fu_2126_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp21_fu_2144_p2 = (col_assign_4_1_0_t_fu_2126_p2 == ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp22_fu_2479_p2 = (col_assign_4_2_0_t_fu_2475_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp23_fu_2493_p2 = (col_assign_4_2_0_t_fu_2475_p2 == ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp24_demorgan_fu_1457_p2 = (or_cond_i_i_fu_1382_p2 | tmp_10_reg_4110);
assign sel_tmp2_fu_1444_p2 = (tmp_10_reg_4110 & sel_tmp1_fu_1438_p2);
assign sel_tmp3_fu_1449_p3 = ((sel_tmp2_fu_1444_p2[0:0]===1'b1)? ap_const_lv10_0: sel_tmp_fu_1424_p3);
assign sel_tmp4_fu_1462_p2 = (sel_tmp24_demorgan_fu_1457_p2 ^ ap_const_lv1_1);
assign sel_tmp5_fu_1468_p2 = (tmp_22_fu_1414_p2 & sel_tmp4_fu_1462_p2);
assign sel_tmp6_fu_988_p2 = (tmp_197_2_fu_966_p2 ^ ap_const_lv1_1);
assign sel_tmp7_fu_994_p2 = (tmp_201_2_reg_4131 & sel_tmp6_fu_988_p2);
assign sel_tmp8_demorgan_fu_1070_p2 = (tmp_196_2_1_fu_1019_p2 & tmp_197_2_1_fu_1025_p2);
assign sel_tmp8_fu_1076_p2 = (sel_tmp8_demorgan_fu_1070_p2 ^ ap_const_lv1_1);
assign sel_tmp9_fu_1082_p2 = (tmp_201_2_reg_4131 & sel_tmp8_fu_1076_p2);
assign sel_tmp_fu_1424_p3 = ((or_cond_i_i_fu_1382_p2[0:0]===1'b1)? tmp_60_fu_1355_p1: p_assign_2_fu_1419_p2);
assign src_kernel_win_0_val_0_0_2_fu_1684_p1 = col_buf_0_val_0_0_1_fu_338;
assign src_kernel_win_0_val_0_0_2_fu_1684_p2 = col_buf_0_val_0_0_6_fu_342;
assign src_kernel_win_0_val_0_0_2_fu_1684_p3 = col_buf_0_val_0_0_8_fu_346;
assign src_kernel_win_0_val_0_0_2_fu_1684_p4 = col_assign_3_0_t_fu_1680_p2;
assign src_kernel_win_0_val_0_0_fu_1611_p1 = k_buf_0_val_0_q0;
assign src_kernel_win_0_val_0_0_fu_1611_p2 = k_buf_0_val_1_q0;
assign src_kernel_win_0_val_0_0_fu_1611_p3 = k_buf_0_val_2_q0;
assign src_kernel_win_0_val_0_0_fu_1611_p4 = locy_2_0_t_reg_4169;
assign src_kernel_win_0_val_1_0_2_fu_1696_p1 = col_buf_0_val_1_0_4_fu_326;
assign src_kernel_win_0_val_1_0_2_fu_1696_p2 = col_buf_0_val_1_0_6_fu_330;
assign src_kernel_win_0_val_1_0_2_fu_1696_p3 = col_buf_0_val_1_0_7_fu_334;
assign src_kernel_win_0_val_1_0_2_fu_1696_p4 = col_assign_3_0_t_fu_1680_p2;
assign src_kernel_win_0_val_1_0_fu_1622_p1 = k_buf_0_val_0_q0;
assign src_kernel_win_0_val_1_0_fu_1622_p2 = k_buf_0_val_1_q0;
assign src_kernel_win_0_val_1_0_fu_1622_p3 = k_buf_0_val_2_q0;
assign src_kernel_win_0_val_1_0_fu_1622_p4 = locy_2_1_t_reg_4176;
assign src_kernel_win_0_val_2_0_1_fu_1633_p1 = k_buf_0_val_0_q0;
assign src_kernel_win_0_val_2_0_1_fu_1633_p2 = k_buf_0_val_1_q0;
assign src_kernel_win_0_val_2_0_1_fu_1633_p3 = k_buf_0_val_2_q0;
assign src_kernel_win_0_val_2_0_1_fu_1633_p4 = locy_2_2_t_reg_4183;
assign src_kernel_win_0_val_2_0_2_fu_1717_p1 = right_border_buf_0_val_0_0_fu_206;
assign src_kernel_win_0_val_2_0_2_fu_1717_p2 = right_border_buf_0_val_0_1_fu_210;
assign src_kernel_win_0_val_2_0_2_fu_1717_p3 = right_border_buf_0_val_0_2_fu_214;
assign src_kernel_win_0_val_2_0_2_fu_1717_p4 = col_assign_3_0_t_fu_1680_p2;
assign src_kernel_win_1_val_0_0_1_fu_2007_p1 = col_buf_1_val_0_0_1_fu_362;
assign src_kernel_win_1_val_0_0_1_fu_2007_p2 = col_buf_1_val_0_0_6_fu_366;
assign src_kernel_win_1_val_0_0_1_fu_2007_p3 = col_buf_1_val_0_0_8_fu_370;
assign src_kernel_win_1_val_0_0_1_fu_2007_p4 = col_assign_3_1_t1_fu_2002_p2;
assign src_kernel_win_1_val_0_0_fu_1923_p1 = k_buf_1_val_0_q0;
assign src_kernel_win_1_val_0_0_fu_1923_p2 = k_buf_1_val_1_q0;
assign src_kernel_win_1_val_0_0_fu_1923_p3 = k_buf_1_val_2_q0;
assign src_kernel_win_1_val_0_0_fu_1923_p4 = locy_2_0_t_reg_4169;
assign src_kernel_win_1_val_1_0_2_fu_1934_p1 = k_buf_1_val_0_q0;
assign src_kernel_win_1_val_1_0_2_fu_1934_p2 = k_buf_1_val_1_q0;
assign src_kernel_win_1_val_1_0_2_fu_1934_p3 = k_buf_1_val_2_q0;
assign src_kernel_win_1_val_1_0_2_fu_1934_p4 = locy_2_1_t_reg_4176;
assign src_kernel_win_1_val_1_0_fu_2039_p3 = ((tmp_70_fu_1992_p3[0:0]===1'b1)? ap_const_lv8_0: tmp_50_fu_2019_p5);
assign src_kernel_win_1_val_2_0_1_fu_1945_p1 = k_buf_1_val_0_q0;
assign src_kernel_win_1_val_2_0_1_fu_1945_p2 = k_buf_1_val_1_q0;
assign src_kernel_win_1_val_2_0_1_fu_1945_p3 = k_buf_1_val_2_q0;
assign src_kernel_win_1_val_2_0_1_fu_1945_p4 = locy_2_2_t_reg_4183;
assign src_kernel_win_2_val_0_0_1_fu_2356_p1 = col_buf_2_val_0_0_1_fu_386;
assign src_kernel_win_2_val_0_0_1_fu_2356_p2 = col_buf_2_val_0_0_6_fu_390;
assign src_kernel_win_2_val_0_0_1_fu_2356_p3 = col_buf_2_val_0_0_8_fu_394;
assign src_kernel_win_2_val_0_0_1_fu_2356_p4 = col_assign_3_2_t1_fu_2351_p2;
assign src_kernel_win_2_val_0_0_fu_2272_p1 = k_buf_2_val_0_q0;
assign src_kernel_win_2_val_0_0_fu_2272_p2 = k_buf_2_val_1_q0;
assign src_kernel_win_2_val_0_0_fu_2272_p3 = k_buf_2_val_2_q0;
assign src_kernel_win_2_val_0_0_fu_2272_p4 = locy_2_0_t_reg_4169;
assign src_kernel_win_2_val_1_0_2_fu_2283_p1 = k_buf_2_val_0_q0;
assign src_kernel_win_2_val_1_0_2_fu_2283_p2 = k_buf_2_val_1_q0;
assign src_kernel_win_2_val_1_0_2_fu_2283_p3 = k_buf_2_val_2_q0;
assign src_kernel_win_2_val_1_0_2_fu_2283_p4 = locy_2_1_t_reg_4176;
assign src_kernel_win_2_val_1_0_fu_2388_p3 = ((tmp_77_fu_2341_p3[0:0]===1'b1)? ap_const_lv8_0: tmp_55_fu_2368_p5);
assign src_kernel_win_2_val_2_0_1_fu_2294_p1 = k_buf_2_val_0_q0;
assign src_kernel_win_2_val_2_0_1_fu_2294_p2 = k_buf_2_val_1_q0;
assign src_kernel_win_2_val_2_0_1_fu_2294_p3 = k_buf_2_val_2_q0;
assign src_kernel_win_2_val_2_0_1_fu_2294_p4 = locy_2_2_t_reg_4183;
assign src_kernel_win_val_1_0_0_7_fu_2031_p3 = ((tmp_70_fu_1992_p3[0:0]===1'b1)? ap_const_lv8_0: src_kernel_win_1_val_0_0_1_fu_2007_p5);
assign src_kernel_win_val_2_0_0_7_fu_2380_p3 = ((tmp_77_fu_2341_p3[0:0]===1'b1)? ap_const_lv8_0: src_kernel_win_2_val_0_0_1_fu_2356_p5);
assign tmp237_cast_fu_2785_p1 = tmp50_fu_2779_p2;
assign tmp238_cast_fu_2776_p1 = grp_fu_3687_p3;
assign tmp239_cast_fu_2839_p1 = grp_fu_3609_p3;
assign tmp242_cast_fu_3104_p1 = tmp56_fu_3098_p2;
assign tmp243_cast_fu_3095_p1 = grp_fu_3647_p3;
assign tmp244_cast_fu_3158_p1 = grp_fu_3638_p3;
assign tmp247_cast_fu_3423_p1 = tmp62_fu_3417_p2;
assign tmp248_cast_fu_3414_p1 = grp_fu_3618_p3;
assign tmp249_cast_fu_3477_p1 = grp_fu_3678_p3;
assign tmp48_fu_2770_p2 = (p_Val2_9_0_0_2_cast_fu_2678_p1 + tmp_252_0_1_cast_fu_2715_p1);
assign tmp50_fu_2779_p2 = (tmp238_cast_fu_2776_p1 + tmp_252_0_1_2_cast_cast_fu_2762_p1);
assign tmp54_fu_3089_p2 = (p_Val2_9_1_0_2_cast_fu_2997_p1 + tmp_252_1_1_cast_fu_3034_p1);
assign tmp56_fu_3098_p2 = (tmp243_cast_fu_3095_p1 + tmp_252_1_1_2_cast_cast_fu_3081_p1);
assign tmp60_fu_3408_p2 = (p_Val2_9_2_0_2_cast_fu_3316_p1 + tmp_252_2_1_cast_fu_3353_p1);
assign tmp62_fu_3417_p2 = (tmp248_cast_fu_3414_p1 + tmp_252_2_1_2_cast_cast_fu_3400_p1);
assign tmp_10_fu_822_p2 = (p_src_cols_V_read == ap_const_lv12_1? 1'b1: 1'b0);
assign tmp_11_fu_827_p1 = p_src_cols_V_read[8:0];
assign tmp_12_fu_895_p2 = (tmp_18_cast_fu_891_p1 < heightloop_reg_4076? 1'b1: 1'b0);
assign tmp_14_fu_906_p2 = (p_016_0_i_reg_673 > ap_const_lv12_4? 1'b1: 1'b0);
assign tmp_15_fu_1313_p2 = (tmp_21_cast_fu_1309_p1 < widthloop_reg_4081? 1'b1: 1'b0);
assign tmp_171_1_cast_fu_851_p1 = tmp_171_1_fu_844_p3;
assign tmp_171_1_fu_844_p3 = {{p_src_cols_V_read}, {ap_const_lv1_0}};
assign tmp_171_cast_fu_830_p3 = {{tmp_11_fu_827_p1}, {ap_const_lv1_0}};
assign tmp_172_1_fu_855_p2 = ($signed(ap_const_lv14_3FFE) + $signed(tmp_171_1_cast_fu_851_p1));
assign tmp_17_fu_838_p2 = ($signed(ap_const_lv10_3FE) + $signed(tmp_171_cast_fu_830_p3));
assign tmp_188_2_fu_940_p2 = ($signed(ImagLoc_y_fu_912_p2) < $signed(ref_reg_4105)? 1'b1: 1'b0);
assign tmp_18_cast_fu_891_p1 = p_016_0_i_reg_673;
assign tmp_18_fu_861_p1 = ref_fu_817_p2[1:0];
assign tmp_190_1_fu_1537_p1 = $signed(x_1_fu_1529_p3);
assign tmp_195_1_fu_1553_p2 = ($signed(ImagLoc_x_fu_1345_p2) < $signed(tmp_5_reg_4086)? 1'b1: 1'b0);
assign tmp_195_2_fu_1569_p2 = ($signed(ImagLoc_x_fu_1345_p2) < $signed(tmp_5_reg_4086)? 1'b1: 1'b0);
assign tmp_196_2_1_fu_1019_p2 = ($signed(ImagLoc_y_fu_912_p2) > $signed(13'b0000000000000)? 1'b1: 1'b0);
assign tmp_197_2_1_fu_1025_p2 = ($signed(y_1_2_fu_1013_p2) < $signed(rows_cast_reg_3779)? 1'b1: 1'b0);
assign tmp_197_2_2_fu_1174_p2 = ($signed(y_1_2_1_fu_1154_p2) < $signed(rows_cast_reg_3779)? 1'b1: 1'b0);
assign tmp_197_2_2_not_fu_1219_p2 = (tmp_197_2_2_fu_1174_p2 ^ ap_const_lv1_1);
assign tmp_197_2_fu_966_p2 = ($signed(ImagLoc_y_fu_912_p2) < $signed(rows_cast_reg_3779)? 1'b1: 1'b0);
assign tmp_19_fu_1377_p2 = ($signed(ImagLoc_x_fu_1345_p2) < $signed(cols_cast_reg_3790)? 1'b1: 1'b0);
assign tmp_19_not_fu_1432_p2 = (tmp_19_fu_1377_p2 ^ ap_const_lv1_1);
assign tmp_1_fu_775_p2 = (tmp_9_reg_651 == ap_const_lv2_2? 1'b1: 1'b0);
assign tmp_1_i_i1_fu_3185_p1 = tmp_73_fu_3177_p3;
assign tmp_1_i_i2_fu_3504_p1 = tmp_80_fu_3496_p3;
assign tmp_1_i_i_fu_2866_p1 = tmp_66_fu_2858_p3;
assign tmp_201_2_fu_865_p2 = (p_src_rows_V_read == ap_const_lv12_1? 1'b1: 1'b0);
assign tmp_206_2_1_fu_1058_p2 = ($signed(p_p2_i344_i_2_1_fu_1050_p3) < $signed(rows_cast_reg_3779)? 1'b1: 1'b0);
assign tmp_206_2_2_fu_1207_p2 = ($signed(p_p2_i344_i_2_2_fu_1199_p3) < $signed(rows_cast_reg_3779)? 1'b1: 1'b0);
assign tmp_208_2_cast_fu_877_p1 = tmp_208_2_fu_870_p3;
assign tmp_208_2_fu_870_p3 = {{p_src_rows_V_read}, {ap_const_lv1_0}};
assign tmp_209_2_fu_881_p2 = (ap_const_lv14_2 + tmp_208_2_cast_fu_877_p1);
assign tmp_20_fu_887_p1 = tmp_209_2_fu_881_p2[1:0];
assign tmp_21_cast_fu_1309_p1 = p_029_0_i_reg_684;
assign tmp_21_fu_918_p2 = ($signed(ImagLoc_y_fu_912_p2) < $signed(13'b1111111111111)? 1'b1: 1'b0);
assign tmp_22_fu_1414_p2 = ($signed(p_p2_i_i_fu_1402_p3) < $signed(cols_cast_reg_3790)? 1'b1: 1'b0);
assign tmp_230_1_fu_2118_p1 = $unsigned(x_1_cast_fu_1915_p1);
assign tmp_230_2_fu_2467_p1 = $unsigned(x_1_cast_fu_1915_p1);
assign tmp_23_fu_924_p4 = {{ImagLoc_y_fu_912_p2[ap_const_lv32_C : ap_const_lv32_1]}};
assign tmp_252_0_1_2_cast_cast_fu_2762_p1 = $unsigned(p_Val2_6_0_1_2_cast_fu_2758_p1);
assign tmp_252_0_1_cast_fu_2715_p1 = $unsigned(p_Val2_6_0_1_cast_fu_2711_p1);
assign tmp_252_1_1_2_cast_cast_fu_3081_p1 = $unsigned(p_Val2_6_1_1_2_cast_fu_3077_p1);
assign tmp_252_1_1_cast_fu_3034_p1 = $unsigned(p_Val2_6_1_1_cast_fu_3030_p1);
assign tmp_252_2_1_2_cast_cast_fu_3400_p1 = $unsigned(p_Val2_6_2_1_2_cast_fu_3396_p1);
assign tmp_252_2_1_cast_fu_3353_p1 = $unsigned(p_Val2_6_2_1_cast_fu_3349_p1);
assign tmp_25_fu_959_p3 = ((tmp_188_2_fu_940_p2[0:0]===1'b1)? ap_const_lv2_2: tmp_18_reg_4126);
assign tmp_26_fu_971_p1 = ImagLoc_y_fu_912_p2[1:0];
assign tmp_27_fu_975_p2 = (tmp_20_reg_4146 - tmp_26_fu_971_p1);
assign tmp_28_fu_1499_p2 = ($signed(ImagLoc_x_fu_1345_p2) < $signed(tmp_5_reg_4086)? 1'b1: 1'b0);
assign tmp_29_fu_1482_p1 = x_fu_1474_p3;
assign tmp_30_fu_980_p3 = ((tmp_197_2_fu_966_p2[0:0]===1'b1)? tmp_26_fu_971_p1: tmp_27_fu_975_p2);
assign tmp_31_fu_999_p3 = ((sel_tmp7_fu_994_p2[0:0]===1'b1)? ap_const_lv2_0: tmp_30_fu_980_p3);
assign tmp_32_fu_1036_p3 = y_1_2_fu_1013_p2[ap_const_lv32_C];
assign tmp_33_fu_1063_p1 = tmp_209_2_reg_4140[1:0];
assign tmp_34_fu_1066_p1 = p_p2_i344_i_2_1_fu_1050_p3[1:0];
assign tmp_35_fu_1110_p1 = p_p2_i344_i_2_1_fu_1050_p3[1:0];
assign tmp_36_fu_1114_p3 = ((sel_tmp11_fu_1098_p2[0:0]===1'b1)? tmp_35_fu_1110_p1: ap_const_lv2_0);
assign tmp_37_fu_1122_p1 = y_1_2_fu_1013_p2[1:0];
assign tmp_38_fu_1126_p2 = (tmp_33_fu_1063_p1 - tmp_34_fu_1066_p1);
assign tmp_39_fu_1132_p3 = ((or_cond_i343_i_2_1_fu_1030_p2[0:0]===1'b1)? tmp_37_fu_1122_p1: tmp_38_fu_1126_p2);
assign tmp_3_fu_781_p2 = (tmp_2_reg_662 + ap_const_lv2_1);
assign tmp_40_fu_1140_p3 = ((or_cond4_fu_1104_p2[0:0]===1'b1)? tmp_36_fu_1114_p3: tmp_39_fu_1132_p3);
assign tmp_41_fu_1160_p3 = y_1_2_1_fu_1154_p2[ap_const_lv32_C];
assign tmp_42_fu_1185_p3 = y_1_2_1_fu_1154_p2[ap_const_lv32_C];
assign tmp_43_fu_1263_p3 = ((sel_tmp15_fu_1247_p2[0:0]===1'b1)? tmp_49_fu_1259_p1: ap_const_lv2_0);
assign tmp_44_fu_1212_p1 = tmp_209_2_reg_4140[1:0];
assign tmp_45_fu_1215_p1 = p_p2_i344_i_2_2_fu_1199_p3[1:0];
assign tmp_46_fu_1281_p3 = ((or_cond_i343_i_2_2_fu_1179_p2[0:0]===1'b1)? tmp_52_fu_1271_p1: tmp_54_fu_1275_p2);
assign tmp_47_fu_1289_p3 = ((or_cond5_fu_1253_p2[0:0]===1'b1)? tmp_43_fu_1263_p3: tmp_46_fu_1281_p3);
assign tmp_48_fu_2904_p4 = {{p_Val2_3_fu_2842_p2[ap_const_lv32_1A : ap_const_lv32_16]}};
assign tmp_49_fu_1259_p1 = p_p2_i344_i_2_2_fu_1199_p3[1:0];
assign tmp_4_fu_787_p2 = (tmp_2_reg_662 == ap_const_lv2_2? 1'b1: 1'b0);
assign tmp_50_fu_2019_p1 = col_buf_1_val_1_0_4_fu_350;
assign tmp_50_fu_2019_p2 = col_buf_1_val_1_0_6_fu_354;
assign tmp_50_fu_2019_p3 = col_buf_1_val_1_0_7_fu_358;
assign tmp_50_fu_2019_p4 = col_assign_3_1_t1_fu_2002_p2;
assign tmp_51_fu_2066_p1 = right_border_buf_1_val_0_0_fu_218;
assign tmp_51_fu_2066_p2 = right_border_buf_1_val_0_1_fu_222;
assign tmp_51_fu_2066_p3 = right_border_buf_1_val_0_2_fu_226;
assign tmp_51_fu_2066_p4 = col_assign_3_1_t1_fu_2002_p2;
assign tmp_52_fu_1271_p1 = y_1_2_1_fu_1154_p2[1:0];
assign tmp_53_fu_3223_p4 = {{p_Val2_s_fu_3161_p2[ap_const_lv32_1A : ap_const_lv32_16]}};
assign tmp_54_fu_1275_p2 = (tmp_44_fu_1212_p1 - tmp_45_fu_1215_p1);
assign tmp_55_fu_2368_p1 = col_buf_2_val_1_0_4_fu_374;
assign tmp_55_fu_2368_p2 = col_buf_2_val_1_0_6_fu_378;
assign tmp_55_fu_2368_p3 = col_buf_2_val_1_0_7_fu_382;
assign tmp_55_fu_2368_p4 = col_assign_3_2_t1_fu_2351_p2;
assign tmp_56_fu_2415_p1 = right_border_buf_2_val_0_0_fu_230;
assign tmp_56_fu_2415_p2 = right_border_buf_2_val_0_1_fu_234;
assign tmp_56_fu_2415_p3 = right_border_buf_2_val_0_2_fu_238;
assign tmp_56_fu_2415_p4 = col_assign_3_2_t1_fu_2351_p2;
assign tmp_57_fu_3542_p4 = {{p_Val2_7_fu_3480_p2[ap_const_lv32_1A : ap_const_lv32_16]}};
assign tmp_58_fu_1324_p4 = {{p_029_0_i_reg_684[ap_const_lv32_B : ap_const_lv32_1]}};
assign tmp_59_fu_1351_p1 = ImagLoc_x_fu_1345_p2[1:0];
assign tmp_5_fu_803_p2 = ($signed(ap_const_lv13_1FFD) + $signed(cols_cast_reg_3790));
assign tmp_60_fu_1355_p1 = ImagLoc_x_fu_1345_p2[9:0];
assign tmp_61_fu_1363_p3 = ImagLoc_x_fu_1345_p2[ap_const_lv32_C];
assign tmp_62_fu_1388_p3 = ImagLoc_x_fu_1345_p2[ap_const_lv32_C];
assign tmp_63_fu_1410_p1 = p_p2_i_i_fu_1402_p3[9:0];
assign tmp_64_fu_1495_p1 = x_fu_1474_p3[1:0];
assign tmp_66_fu_2858_p3 = p_Val2_3_fu_2842_p2[ap_const_lv32_D];
assign tmp_67_fu_2870_p3 = p_Val2_3_fu_2842_p2[ap_const_lv32_15];
assign tmp_68_fu_2884_p3 = p_Val2_2_fu_2878_p2[ap_const_lv32_7];
assign tmp_70_fu_1992_p3 = x_1_reg_4262[ap_const_lv32_D];
assign tmp_71_fu_1999_p1 = x_1_reg_4262[1:0];
assign tmp_73_fu_3177_p3 = p_Val2_s_fu_3161_p2[ap_const_lv32_D];
assign tmp_74_fu_3189_p3 = p_Val2_s_fu_3161_p2[ap_const_lv32_15];
assign tmp_75_fu_3203_p3 = p_Val2_5_fu_3197_p2[ap_const_lv32_7];
assign tmp_77_fu_2341_p3 = x_1_reg_4262[ap_const_lv32_D];
assign tmp_78_fu_2348_p1 = x_1_reg_4262[1:0];
assign tmp_7_fu_757_p2 = (tmp_6_reg_640 + ap_const_lv2_1);
assign tmp_80_fu_3496_p3 = p_Val2_7_fu_3480_p2[ap_const_lv32_D];
assign tmp_81_fu_3508_p3 = p_Val2_7_fu_3480_p2[ap_const_lv32_15];
assign tmp_82_fu_3522_p3 = p_Val2_9_fu_3516_p2[ap_const_lv32_7];
assign tmp_8_fu_763_p2 = (tmp_6_reg_640 == ap_const_lv2_2? 1'b1: 1'b0);
assign tmp_fu_808_p1 = p_src_cols_V_read[1:0];
assign tmp_s_fu_769_p2 = (tmp_9_reg_651 + ap_const_lv2_1);
assign widthloop_fu_798_p2 = (ap_const_lv13_2 + cols_cast_reg_3790);
assign x_1_cast_fu_1915_p1 = $signed(x_1_reg_4262);
assign x_1_fu_1529_p3 = ((sel_tmp5_fu_1468_p2[0:0]===1'b1)? p_p2_i_i_1_cast_fu_1504_p1: sel_tmp19_fu_1521_p3);
assign x_fu_1474_p3 = ((sel_tmp5_fu_1468_p2[0:0]===1'b1)? tmp_63_fu_1410_p1: sel_tmp3_fu_1449_p3);
assign y_1_2_1_fu_1154_p2 = ($signed(ap_const_lv13_1FFA) + $signed(tmp_18_cast_fu_891_p1));
assign y_1_2_fu_1013_p2 = ($signed(ap_const_lv13_1FFB) + $signed(tmp_18_cast_fu_891_p1));
always @ (posedge ap_clk)
begin
    rows_cast_reg_3779[12] <= 1'b0;
    cols_cast_reg_3790[12] <= 1'b0;
    tmp_17_reg_4116[0] <= 1'b0;
    tmp_172_1_reg_4121[0] <= 1'b0;
    tmp_209_2_reg_4140[0] <= 1'b0;
    tmp_20_reg_4146[0] <= 1'b0;
end



endmodule //sobel_Filter2D

