src/platform.o src/platform.o: ../src/platform.c \
 E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xparameters.h \
 E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xparameters_ps.h \
 E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xil_cache.h \
 E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xil_types.h \
 ../src/platform_config.h

E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xparameters.h:

E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xparameters_ps.h:

E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xil_cache.h:

E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xil_types.h:

../src/platform_config.h:
