<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>MAX® V CPLDs</title>

    <link rel="stylesheet" href="/css/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_max_series_max_V_CPLDs_feature.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        .mv_teaching_padd{
            padding-inline: 4.6875rem 9rem !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header> 

    <!----------------------------------- Agilex™ FPG ---------------------------->
    <section>
        <div class="mv_intel_data_bg_color">
            <div class="container">
                <div class="row">
                    <div class="mv_intel_data_content col-lg-9 col-md-12"">
                        <h1>MAX® V CPLDs</h1>
                        <div class=" mv_intel_data_respomsive_image">
                            <img src="/img/mv_image/max-product-badge-primary_1920-1080.webp" alt="">
                        </div>
                        <p>MAX® V CPLDs offer a unique, non-volatile architecture, delivering low power and on-chip features.</p>
                        <p>See also: <a href="">FPGA Design Software</a>, <a href="">Design Store</a>, <a href="">Downloads</a>, <a href="">Community</a>, and <a href="">Support</a></p>
                    </div>
                    <div class="mv_intel_data_image col-lg-3 col-md-12">
                        <img src="/img/mv_image/max-product-badge-primary_1920-1080.webp" alt="">
                    </div>
                </div>
            </div>  
        </div>
        <div class="mv_key_bg_color">
            <div class="container">
                <ul class="nav nav-pills mv_nav_pills_key_features" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_max_series_max_V_CPLDs_overview.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Overview</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Products</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Documentation</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_nav_link_key_features active" id="pills-home-tab"
                            data-bs-toggle="pill" data-bs-target="#pills-home" type="button" role="tab"
                            aria-controls="pills-home" aria-selected="true">Features</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_max_series_max_V_CPLDs_application.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Applications</a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------- Features an -------------------------------->
    <section>
        <div style="background-color: #F7F7F7;" class="mv_learn_more_padd">
            <div class="container">
                <div class="mv_intel_satrix_10">
                    <h2>Features and Customer Benefits</h2>
                </div>
                <div class="row">
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Cost Optimized</h4>
                        <p class="mb-0">Manufactured using a mature, long-life cycle, low-cost 0.18-µm fab process combined with the latest low-cost packaging technologies.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Low Power</h4>
                        <p class="mb-2">Up to 50% lower total power compared to equivalent density competitive CPLDs, generating less heat and saving battery power.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Internal Oscillator</h4>
                        <p class="mb-2">Replaces an external discrete timing devices for use as a simple clocking source, saving BOM costs.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Fast Power-On and Reset</h4>
                        <p class="mb-2">Power on and reset quickly (500 µs or less), ideal for power management, power sequencing, and monitoring of other devices on the PCB.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Realtime in-System Programmability (ISP)</h4>
                        <p class="mb-2">Allow you to update a second configuration image while the CPLD is in operation.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">I/O Capabilities</h4>
                        <p class="mb-2">I/Os are hot-socket compliant and support LVTTL, LVCMOS, PCITM, and LVDS output interface standards, along with other bus-friendly options (e.g. output enable per pin, Schmitt triggers, slew rate control, and others).</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Green Packages</h4>
                        <p class="mb-2">All packages are available in restriction of hazardous substances (RoHS)-compliant variants, meeting the "low-halogen" requirements per JEDEC document JED 709 (draft). Selected packages are available in leaded variants.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Parallel Flash Loader</a></h4>
                        <p class="mb-2">The on-chip JTAG block can configure external non-JTAG-compliant devices, such as discrete flash memory devices, using the Parallel Flash Loader IP Megafunction.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!---------------------------- Architecture ----------------------------------->
    <section>
        <div class="mv_block_padd">
            <div class="container">
                <h1 style="font-weight: 350; text-align: center;">Architecture</h1>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!---------------------------- Leveraging ----------------------------------->
    <section>
        <div style="background-color: #F7F7F7;" class="mv_block_padd">
            <div class="container">
                <div class="row">
                    <div class="col-md-8">
                        <p class="mb-4">Leveraging the successful MAX® II architecture, MAX® V devices combine instant-on, non-volatile CPLD characteristics with advanced features typically found in FPGAs, on-chip memory, and internal oscillators.</p>
                        <h3 style="font-weight: 350;">Designed for Low Cost</h3>
                        <p class="mb-0">MAX® V CPLDs are built using a low-cost fab process combined with a selection of popular, low-cost packages. A pad-limited, staggered I/O pad arrangement results in a small die size, as well as a low-cost-per-I/O pin.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!---------------------------- MAX® V Architecture ----------------------------------->
    <section>
        <div class="mv_block_padd">
            <div class="container">
                <div class="row mv_intel_quartus">
                    <div class="col-md-7 align-content-center">
                        <h3 class="mb-4" style="font-weight: 350;">MAX® V Architecture</h3>
                        <p class="mb-0">The groundbreaking MAX® V CPLD architecture (Figure 1) includes an array of logic elements (LEs grouped in logic array blocks (LABs)), memory resources (non-volatile flash and LE RAM), global signals (clocks or control signals), and a generous amount of user I/Os. The MultiTrack interconnect is designed to maximize performance and minimize power by using the most efficient, direct connection from input to logic to output. Find more details about the MAX® V architecture in the <a class="b_special_a1" href="">MAX® V Device Family Data Sheet (PDF)</a>.</p>
                    </div>
                    <div class="col-md-5 align-content-center">
                        <div class="mv_silder_flex">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_developer_usability_1">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100 mb-2" src="/img/mv_image/maxv-architecture-diagram.jpg.rendition.intel.web.720.405.jpg" alt="">
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!---------------------------- Designed ----------------------------------->
    <section>
        <div style="background-color: #F7F7F7;" class="mv_block_padd">
            <div class="container">
                <div class="row">
                    <div class="col-md-8">
                        <h3 style="font-weight: 350;">Designed in Concert with Quartus Prime Software</h3>
                        <p class="mb-0">To simplify the design optimization process, the MAX® V CPLD architecture and Quartus® Prime software fitting algorithms were refined in concert to optimize tPD, tCO, tSU, and fMAX performance with pins locked down. As design functionality changes, Quartus Prime software enhances the ability to meet or exceed performance requirements using locked pin assignments and a push-button compilation flow. All MAX® V CPLDs are supported by the free <a class="b_special_a2" href="">Quartus® Prime Lite Edition software</a>.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!---------------------------- I/O Voltage ----------------------------------->
    <section>
        <div class="mv_block_padd">
            <div class="container">
                <div class="row mv_intel_quartus">
                    <div class="col-md-7 align-content-center">
                        <h3 class="mb-4" style="font-weight: 350;">I/O Voltage Flexibility</h3>
                        <p class="mb-2">The MAX® V CPLD architecture supports MultiVolt I/O functionality, allowing different I/O banks to operate with different I/O voltages to seamlessly connect to other devices. The device core is powered by a single 1.8-V external supply (VCCINT), providing CPLD functionality with low dynamic and stand-by power.</p>
                        <p class="mb-0">The smaller density products have two I/O banks, while the larger density products have four I/O banks. Each bank can be supplied with an independent VCCIO reference voltage.</p>
                    </div>
                    <div class="col-md-5 align-content-center">
                        <div class="mv_silder_flex">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_developer_usability_2">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100 mb-2" src="/img/mv_image/maxv-arch-fig2-16x9.jpg.rendition.intel.web.720.405.jpg" alt="">
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------- Additional Resources --------------------------->
    <section>
        <div class="mv_add_padd">
            <div class="container">
                <div class="mv_add_main">
                    <h1 style="font-weight: 350;">Additional Resources</h2>
                    <p>Explore more content related to Altera® FPGA devices such as development boards, intellectual property, support and more.</p>
                    <div class="row">
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/support-resources-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Support Resources</a></h4>
                                    <p>Resource center for training, documentation, downloads, tools and support options.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/development-kits-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Development Boards</a></h4>
                                    <p>Get started with our FPGA and accelerate your time-to-market with Altera-validated hardware and designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/intellectual-property-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Intellectual Property</a></h4>
                                    <p>Shorten your design cycle with a broad portfolio of Altera-validated IP cores and reference designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/design-tools-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">FPGA Design Software</a></h4>
                                    <p>Explore Quartus Prime Software and our suite of productivity-enhancing tools to help you rapidly complete your hardware and software designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/contact-sales-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Contact Sales</a></h4>
                                    <p>Get in touch with sales for your Altera® FPGA product design and acceleration needs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/where-to-buy-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Where to Buy</a></h4>
                                    <p>Contact an Altera® Authorized Distributor today.</p>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

    <!------------------------------------ Model ----------------------------------->
    <!-- MAX® V Architecture -->
    <div class="modal" id="mv_developer_usability_1" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/maxv-architecture-diagram.jpg.rendition.intel.web.1920.1080.jpg" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>
    
    <!-- I/O Voltage -->
    <div class="modal" id="mv_developer_usability_2" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/maxv-arch-fig2-16x9.jpg.rendition.intel.web.1920.1080.jpg" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>
    <!-- ---------------------------------------------------------------------------- -->

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

</html>