/*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* version 2 as published by the Free Software Foundation.
*/
#ifndef __SX933x_H__
#define __SX933x_H__

#define   SX933X_HOSTIRQSRC_REG           0x4000
#define   SX933X_HOSTIRQMSK_REG           0x4004
#define   SX933X_HOSTIRQCTRL_REG          0x4008
#define   SX933X_PAUSESTAT_REG            0x4010
#define   SX933X_AFECTRL_REG              0x4054
#define   SX933X_PWM_REG                  0x4080

#define   SX933X_I2CADDR_REG              0x41C4
#define   SX933X_CLKGEN_REG               0x4200 //added 0530
#define   SX933X_RESET_REG                0x4240
#define   SX933X_CMD_REG                  0x4280
#define   SX933X_TOPSTAT0_REG             0x4284
#define   SX933X_PINCFG_REG               0x42C0
#define   SX933X_PINDOUT_REG              0x42C4
#define   SX933X_PINDIN_REG               0x42C8
#define   SX933X_INFO_REG                 0x42D8

#define   SX933X_STAT0_REG                0x8000
#define   SX933X_STAT1_REG                0x8004
#define   SX933X_STAT2_REG                0x8008
#define   SX933X_IRQCFG0_REG              0x800C
#define   SX933X_IRQCFG1_REG              0x8010
#define   SX933X_IRQCFG2_REG              0x8014
#define   SX933X_IRQCFG3_REG              0x8018
#define   SX933X_SCANPERIOD_REG           0x801C
#define   SX933X_GNRLCTRL2_REG            0x8020
#define   SX933X_AFEPARAMSPH0_REG         0x8024
#define   SX933X_AFEPHPH0_REG             0x8028
#define   SX933X_AFEPARAMSPH1_REG         0x802C
#define   SX933X_AFEPHPH1_REG             0x8030
#define   SX933X_AFEPARAMSPH2_REG         0x8034
#define   SX933X_AFEPHPH2_REG             0x8038
#define   SX933X_AFEPARAMSPH3_REG         0x803C
#define   SX933X_AFEPHPH3_REG             0x8040
#define   SX933X_AFEPARAMSPH4_REG         0x8044
#define   SX933X_AFEPHPH4_REG             0x8048
#define   SX933X_AFEPARAMSPH5_REG         0x804c
#define   SX933X_AFEPHPH5_REG             0x8050

#define   SX933X_ADCFILTPH0_REG           0x8054
#define   SX933X_AVGBFILTPH0_REG          0x8058
#define   SX933X_AVGAFILTPH0_REG          0x805C
#define   SX933X_ADVDIG0PH0_REG           0x8060
#define   SX933X_ADVDIG1PH0_REG           0x8064
#define   SX933X_ADVDIG2PH0_REG           0x8068
#define   SX933X_ADVDIG3PH0_REG           0x806C
#define   SX933X_ADVDIG4PH0_REG           0x8070
#define   SX933X_ADCFILTPH1_REG           0x8074
#define   SX933X_AVGBFILTPH1_REG          0x8078
#define   SX933X_AVGAFILTPH1_REG          0x807C
#define   SX933X_ADVDIG0PH1_REG           0x8080
#define   SX933X_ADVDIG1PH1_REG           0x8084
#define   SX933X_ADVDIG2PH1_REG           0x8088
#define   SX933X_ADVDIG3PH1_REG           0x808C
#define   SX933X_ADVDIG4PH1_REG           0x8090
#define   SX933X_ADCFILTPH2_REG           0x8094
#define   SX933X_AVGBFILTPH2_REG          0x8098
#define   SX933X_AVGAFILTPH2_REG          0x809C
#define   SX933X_ADVDIG0PH2_REG           0x80A0
#define   SX933X_ADVDIG1PH2_REG           0x80A4
#define   SX933X_ADVDIG2PH2_REG           0x80A8
#define   SX933X_ADVDIG3PH2_REG           0x80AC
#define   SX933X_ADVDIG4PH2_REG           0x80B0
#define   SX933X_ADCFILTPH3_REG           0x80B4
#define   SX933X_AVGBFILTPH3_REG          0x80B8
#define   SX933X_AVGAFILTPH3_REG          0x80BC
#define   SX933X_ADVDIG0PH3_REG           0x80C0
#define   SX933X_ADVDIG1PH3_REG           0x80C4
#define   SX933X_ADVDIG2PH3_REG           0x80C8
#define   SX933X_ADVDIG3PH3_REG           0x80CC
#define   SX933X_ADVDIG4PH3_REG           0x80D0
#define   SX933X_ADCFILTPH4_REG           0x80D4
#define   SX933X_AVGBFILTPH4_REG          0x80D8
#define   SX933X_AVGAFILTPH4_REG          0x80DC
#define   SX933X_ADVDIG0PH4_REG           0x80E0
#define   SX933X_ADVDIG1PH4_REG           0x80E4
#define   SX933X_ADVDIG2PH4_REG           0x80E8
#define   SX933X_ADVDIG3PH4_REG           0x80EC
#define   SX933X_ADVDIG4PH4_REG           0x80F0
#define   SX933X_ADCFILTPH5_REG           0x80F4
#define   SX933X_AVGBFILTPH5_REG          0x80F8
#define   SX933X_AVGAFILTPH5_REG          0x80FC
#define   SX933X_ADVDIG0PH5_REG           0x8100
#define   SX933X_ADVDIG1PH5_REG           0x8104
#define   SX933X_ADVDIG2PH5_REG           0x8108
#define   SX933X_ADVDIG3PH5_REG           0x810C
#define   SX933X_ADVDIG4PH5_REG           0x8110

#define   SX933X_REFCORRA_REG             0x8124
#define   SX933X_REFCORRB_REG             0x8128

#define   SX933X_SMARTSAR0A_REG           0x812C
#define   SX933X_SMARTSAR1A_REG           0x8130
#define   SX933X_SMARTSAR2A_REG           0x8134

#define   SX933X_SMARTSAR0B_REG           0x8138
#define   SX933X_SMARTSAR1B_REG           0x813C
#define   SX933X_SMARTSAR2B_REG           0x8140

#define   SX933X_SMARTSAR0C_REG           0x8144
#define   SX933X_SMARTSAR1C_REG           0x8148
#define   SX933X_SMARTSAR2C_REG           0x814C

#define   SX933X_USEPH0_REG               0x815C
#define   SX933X_USEPH1_REG               0x8160
#define   SX933X_USEPH2_REG               0x8164
#define   SX933X_USEPH3_REG               0x8168
#define   SX933X_USEPH4_REG               0x816C
#define   SX933X_USEPH5_REG               0x8170

#define   SX933X_AVGPH0_REG               0x8174
#define   SX933X_AVGPH1_REG               0x8178
#define   SX933X_AVGPH2_REG               0x817C
#define   SX933X_AVGPH3_REG               0x8180
#define   SX933X_AVGPH4_REG               0x8184
#define   SX933X_AVGPH5_REG               0x8188

#define   SX933X_DIFFPH0_REG              0x818C
#define   SX933X_DIFFPH1_REG              0x8190
#define   SX933X_DIFFPH2_REG              0x8194
#define   SX933X_DIFFPH3_REG              0x8198
#define   SX933X_DIFFPH4_REG              0x819C
#define   SX933X_DIFFPH5_REG              0x81A0

#define   SX933X_DBGVALSEL_REG            0x81A4
#define   SX933X_DBGVAL0_REG              0x81A8
#define   SX933X_DBGVAL1_REG              0x81AC
#define   SX933X_DBGVAL2_REG              0x81B0
#define   SX933X_DBGVAL3_REG              0x81B4
#define   SX933X_DBGVAL4_REG              0x81B8
#define   SX933X_DBGVAL5_REG              0x81BC
#define   SX933X_DBGVAL6_REG              0x81C0
#define   SX933X_DBGVAL7_REG              0x81C4
#define   SX933X_DBGVAL8_REG              0x81C8

#define   SX933X_OFFSETPH0_REG            SX933X_AFEPHPH0_REG//bit14:0
#define   SX933X_OFFSETPH1_REG            SX933X_AFEPHPH1_REG//bit14:0
#define   SX933X_OFFSETPH2_REG            SX933X_AFEPHPH2_REG//bit14:0
#define   SX933X_OFFSETPH3_REG            SX933X_AFEPHPH3_REG//bit14:0
#define   SX933X_OFFSETPH4_REG            SX933X_AFEPHPH4_REG//bit14:0
#define   SX933X_OFFSETPH5_REG            SX933X_AFEPHPH5_REG//bit14:0

//i2c register bit mask
#define   MSK_IRQSTAT_RESET                    0x00000080
#define   MSK_IRQSTAT_TOUCH                    0x00000040
#define   MSK_IRQSTAT_RELEASE                  0x00000020
#define   MSK_IRQSTAT_COMP                     0x00000010
#define   MSK_IRQSTAT_CONV                     0x00000008
#define   MSK_IRQSTAT_PROG2IRQ                 0x00000004
#define   MSK_IRQSTAT_PROG1IRQ                 0x00000002
#define   MSK_IRQSTAT_PROG0IRQ                 0x00000001

#define   I2C_SOFTRESET_VALUE                 0x000000DE

#define   I2C_REGCMD_PHEN                    0x0000000F
#define   I2C_REGCMD_COMPEN                  0x0000000E
#define   I2C_REGCMD_EN_SLEEP                0x0000000D
#define   I2C_REGCMD_EX_SLEEP                0x0000000C

#define   I2C_REGGNRLCTRL2_PHEN_MSK           0x000000FF
#define   I2C_REGGNRLCTRL2_COMPEN_MSK         0x00ff0000

#define   MSK_REGSTAT0_STEADYSTAT5        0x20
#define   MSK_REGSTAT0_STEADYSTAT4        0x10
#define   MSK_REGSTAT0_STEADYSTAT3        0x08
#define   MSK_REGSTAT0_STEADYSTAT2        0x04
#define   MSK_REGSTAT0_STEADYSTAT1        0x02
#define   MSK_REGSTAT0_STEADYSTAT0        0x01

#define   MSK_REGSTAT0_BODYSTAT5          ((long int)0x20<<8)
#define   MSK_REGSTAT0_BODYSTAT4          ((long int)0x10<<8)
#define   MSK_REGSTAT0_BODYSTAT3          ((long int)0x08<<8)
#define   MSK_REGSTAT0_BODYSTAT2          ((long int)0x04<<8)
#define   MSK_REGSTAT0_BODYSTAT1          ((long int)0x02<<8)
#define   MSK_REGSTAT0_BODYSTAT0          ((long int)0x01<<8)

#define   MSK_REGSTAT0_TABLESTAT5         ((long int)0x20<<16)
#define   MSK_REGSTAT0_TABLESTAT4         ((long int)0x10<<16)
#define   MSK_REGSTAT0_TABLESTAT3         ((long int)0x08<<16)
#define   MSK_REGSTAT0_TABLESTAT2         ((long int)0x04<<16)
#define   MSK_REGSTAT0_TABLESTAT1         ((long int)0x02<<16)
#define   MSK_REGSTAT0_TABLESTAT0         ((long int)0x01<<16)

#define   MSK_REGSTAT0_PROXSTAT5          ((long int)0x20<<24)
#define   MSK_REGSTAT0_PROXSTAT4          ((long int)0x10<<24)
#define   MSK_REGSTAT0_PROXSTAT3          ((long int)0x08<<24)
#define   MSK_REGSTAT0_PROXSTAT2          ((long int)0x04<<24)
#define   MSK_REGSTAT0_PROXSTAT1          ((long int)0x02<<24)
#define   MSK_REGSTAT0_PROXSTAT0          ((long int)0x01<<24)

#define   MSK_REGSTAT1_FAILSTAT5          ((long int)0x20<<24)
#define   MSK_REGSTAT1_FAILSTAT4          ((long int)0x10<<24)
#define   MSK_REGSTAT1_FAILSTAT3          ((long int)0x08<<24)
#define   MSK_REGSTAT1_FAILSTAT2          ((long int)0x04<<24)
#define   MSK_REGSTAT1_FAILSTAT1          ((long int)0x02<<24)
#define   MSK_REGSTAT1_FAILSTAT0          ((long int)0x01<<24)

#define   MSK_REGSTAT1_COMPSTAT5          ((long int)0x20<<16)
#define   MSK_REGSTAT1_COMPSTAT4          ((long int)0x10<<16)
#define   MSK_REGSTAT1_COMPSTAT3          ((long int)0x08<<16)
#define   MSK_REGSTAT1_COMPSTAT2          ((long int)0x04<<16)
#define   MSK_REGSTAT1_COMPSTAT1          ((long int)0x02<<16)
#define   MSK_REGSTAT1_COMPSTAT0          ((long int)0x01<<16)
#define   MSK_REGSTAT1_SATSTAT5           ((long int)0x20<<8)
#define   MSK_REGSTAT1_SATSTAT4           ((long int)0x10<<8)
#define   MSK_REGSTAT1_SATSTAT3           ((long int)0x08<<8)
#define   MSK_REGSTAT1_SATSTAT2           ((long int)0x04<<8)
#define   MSK_REGSTAT1_SATSTAT1           ((long int)0x02<<8)
#define   MSK_REGSTAT1_SATSTAT0           ((long int)0x01<<8)


#define   MSK_REGSTAT1_STEPSTATB          ((long int)0x02<<5)
#define   MSK_REGSTAT1_STEPSTATA          ((long int)0x01<<5)

#define   MSK_REGSTAT2_STARTUPSTAT5       ((long int)0x20)
#define   MSK_REGSTAT2_STARTUPSTAT4       ((long int)0x10)
#define   MSK_REGSTAT2_STARTUPSTAT3       ((long int)0x08)
#define   MSK_REGSTAT2_STARTUPSTAT2       ((long int)0x04)
#define   MSK_REGSTAT2_STARTUPSTAT1       ((long int)0x02)
#define   MSK_REGSTAT2_STARTUPSTAT0       ((long int)0x01)

#define   MSK_REGSTAT1_STEADYSTATALL       0x02


#define   SX933X_STAT0_PROXSTAT_PH5_FLAG      0x20000000
#define   SX933X_STAT0_PROXSTAT_PH4_FLAG      0x10000000
#define   SX933X_STAT0_PROXSTAT_PH3_FLAG      0x08000000
#define   SX933X_STAT0_PROXSTAT_PH2_FLAG      0x04000000
#define   SX933X_STAT0_PROXSTAT_PH1_FLAG      0x02000000
#define   SX933X_STAT0_PROXSTAT_PH0_FLAG      0x01000000

/*      Chip ID     */
#define SX933X_WHOAMI_VALUE                   0x00003013
/*command*/
#define SX933X_PHASE_CONTROL                  0x0000000F
#define SX933X_COMPENSATION_CONTROL           0x0000000E
#define SX933X_ENTER_CONTROL                  0x0000000D
#define SX933X_EXIT_CONTROL                   0x0000000C


#define SX933X_REG_DBG_PHASE_SEL       0x81A4
#define SX933X_REG_PROX_ADC_MIN        0x81A8
#define SX933X_REG_PROX_ADC_MAX        0x81AC
#define SX933X_REG_PROX_RAW            0x81B0
#define SX933X_REG_DLT_VAR             0X81B4

//=================================================================================================
//Registers refered by the driver
#define REG_IRQ_SRC         SX933X_HOSTIRQSRC_REG
/*Tab A9 code for AX6739A-1218 by xiongxiaoliang at 20230626 start*/
#define REG_IRQ_MASK        SX933X_HOSTIRQMSK_REG
/*Tab A9 code for AX6739A-1218 by xiongxiaoliang at 20230626 end*/
#define REG_CMD             SX933X_CMD_REG
#define REG_CMD_STATE       SX933X_TOPSTAT0_REG
#define REG_RESET           SX933X_RESET_REG
#define REG_DEV_INFO        SX933X_INFO_REG
#define REG_PHEN            SX933X_GNRLCTRL2_REG
#define REG_PROX_STATUS     SX933X_STAT0_REG
#define REG_PH0_USEFUL      SX933X_USEPH0_REG
#define REG_PH0_AVERAGE     SX933X_AVGPH0_REG
#define REG_PH0_DIFF        SX933X_DIFFPH0_REG
#define REG_PH0_OFFSET      SX933X_OFFSETPH0_REG
#define REG_DBG_SEL         SX933X_REG_DBG_PHASE_SEL
#define REG_DLT_VAR         SX933X_REG_DLT_VAR
#define REG_RAW_DATA        SX933X_REG_PROX_RAW

//=================================================================================================
//Chip specific defination
#define SX933X
#define NUM_PHASES              6
#define SMTC_DRIVER_NAME        "SX933x"
#define SMTC_COMPATIBLE_NAME    "Semtech,sx933x"
#define OFFSET_VAL_MASK         0x7FFF
#define OFFSET_PH_REG_SHIFT     2

//=================================================================================================
/*Tab A9 code for SR-AX6739A-01-309 by xiongxiaoliang at 20230504 start*/
//functional macro
#define SX933X_FACTORY_NODE
#define SX933X_USER_NODE
#define SX933X_ANFR_LOGIC
/*Tab A9 code for SR-AX6739A-01-309 by xiongxiaoliang at 20230504 end*/

#ifdef CONFIG_ODM_CUSTOM_FACTORY_BUILD
/* for right-up sar */
#define KEY_SAR1_CLOSE          0x279
#define KEY_SAR1_FAR            0x27a

/* for right-mid sar */
#define KEY_SAR2_CLOSE          0x27b
#define KEY_SAR2_FAR            0x27c

/* for right-down sar */
#define KEY_SAR3_CLOSE          0x27d
#define KEY_SAR3_FAR            0x27e
#endif

#endif

