1335795660 /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt.v
1335795664 /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt_udp.v
1523277157 /project/test_project/users/marinbh/ws/scm_compiler/verilog_modules/define.v
1523277157 /project/test_project/users/marinbh/ws/scm_compiler/verilog_modules/scm65/scm65.v
1523277157 /project/test_project/users/marinbh/ws/scm_compiler/verilog_modules/bitslice/bitslice.v
1523277157 /project/test_project/users/marinbh/ws/scm_compiler/verilog_modules/row_decoder/row_decoder.v
1523277157 /project/test_project/users/marinbh/ws/scm_compiler/verilog_modules/rwlBuff_strip/rwlBuff_strip.v
1523277157 /project/test_project/users/marinbh/ws/scm_compiler/verilog_modules/welltap_strip/welltap_strip.v
1523277157 /project/test_project/users/marinbh/ws/scm_compiler/verilog_modules/MidGap_DGWCLK/MidGap_DGWCLK.v
1523277157 /project/test_project/users/marinbh/ws/scm_compiler/verilog_modules/read_mux/read_mux.v
1523277157 /project/test_project/users/marinbh/ws/scm_compiler/verilog_modules/Decoder_2_4/Decoder_2_4.v
1523277157 /project/test_project/users/marinbh/ws/scm_compiler/verilog_modules/Decoder_3_8/Decoder_3_8.v
1523277157 /project/test_project/users/marinbh/ws/scm_compiler/verilog_modules/Decoder_4_16/Decoder_4_16.v
1521725765 /project/test_project/users/marinbh/ws/scm_compiler/TB/scm65/scm65_simple_tb.v
1523281298 /project/test_project/users/marinbh/ws/scm_compiler/TB/scm65/scm65_tb.v
