
SADS_MBS_Homing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008840  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007b8  08008a10  08008a10  00009a10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080091c8  080091c8  0000b1e4  2**0
                  CONTENTS
  4 .ARM          00000008  080091c8  080091c8  0000a1c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080091d0  080091d0  0000b1e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080091d0  080091d0  0000a1d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080091d4  080091d4  0000a1d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  080091d8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000770  200001e4  080093bc  0000b1e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000954  080093bc  0000b954  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012c07  00000000  00000000  0000b214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029c9  00000000  00000000  0001de1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001150  00000000  00000000  000207e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dac  00000000  00000000  00021938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023ede  00000000  00000000  000226e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000160d8  00000000  00000000  000465c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d6107  00000000  00000000  0005c69a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001327a1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005aac  00000000  00000000  001327e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  00138290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e4 	.word	0x200001e4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080089f8 	.word	0x080089f8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e8 	.word	0x200001e8
 800020c:	080089f8 	.word	0x080089f8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96a 	b.w	8000ed4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	460c      	mov	r4, r1
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d14e      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c24:	4694      	mov	ip, r2
 8000c26:	458c      	cmp	ip, r1
 8000c28:	4686      	mov	lr, r0
 8000c2a:	fab2 f282 	clz	r2, r2
 8000c2e:	d962      	bls.n	8000cf6 <__udivmoddi4+0xde>
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0320 	rsb	r3, r2, #32
 8000c36:	4091      	lsls	r1, r2
 8000c38:	fa20 f303 	lsr.w	r3, r0, r3
 8000c3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c40:	4319      	orrs	r1, r3
 8000c42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c4a:	fa1f f68c 	uxth.w	r6, ip
 8000c4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c56:	fb07 1114 	mls	r1, r7, r4, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb04 f106 	mul.w	r1, r4, r6
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c6e:	f080 8112 	bcs.w	8000e96 <__udivmoddi4+0x27e>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 810f 	bls.w	8000e96 <__udivmoddi4+0x27e>
 8000c78:	3c02      	subs	r4, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a59      	subs	r1, r3, r1
 8000c7e:	fa1f f38e 	uxth.w	r3, lr
 8000c82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c86:	fb07 1110 	mls	r1, r7, r0, r1
 8000c8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8e:	fb00 f606 	mul.w	r6, r0, r6
 8000c92:	429e      	cmp	r6, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x94>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c9e:	f080 80fc 	bcs.w	8000e9a <__udivmoddi4+0x282>
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	f240 80f9 	bls.w	8000e9a <__udivmoddi4+0x282>
 8000ca8:	4463      	add	r3, ip
 8000caa:	3802      	subs	r0, #2
 8000cac:	1b9b      	subs	r3, r3, r6
 8000cae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	b11d      	cbz	r5, 8000cbe <__udivmoddi4+0xa6>
 8000cb6:	40d3      	lsrs	r3, r2
 8000cb8:	2200      	movs	r2, #0
 8000cba:	e9c5 3200 	strd	r3, r2, [r5]
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d905      	bls.n	8000cd2 <__udivmoddi4+0xba>
 8000cc6:	b10d      	cbz	r5, 8000ccc <__udivmoddi4+0xb4>
 8000cc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e7f5      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cd2:	fab3 f183 	clz	r1, r3
 8000cd6:	2900      	cmp	r1, #0
 8000cd8:	d146      	bne.n	8000d68 <__udivmoddi4+0x150>
 8000cda:	42a3      	cmp	r3, r4
 8000cdc:	d302      	bcc.n	8000ce4 <__udivmoddi4+0xcc>
 8000cde:	4290      	cmp	r0, r2
 8000ce0:	f0c0 80f0 	bcc.w	8000ec4 <__udivmoddi4+0x2ac>
 8000ce4:	1a86      	subs	r6, r0, r2
 8000ce6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cea:	2001      	movs	r0, #1
 8000cec:	2d00      	cmp	r5, #0
 8000cee:	d0e6      	beq.n	8000cbe <__udivmoddi4+0xa6>
 8000cf0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cf4:	e7e3      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	f040 8090 	bne.w	8000e1c <__udivmoddi4+0x204>
 8000cfc:	eba1 040c 	sub.w	r4, r1, ip
 8000d00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d04:	fa1f f78c 	uxth.w	r7, ip
 8000d08:	2101      	movs	r1, #1
 8000d0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d12:	fb08 4416 	mls	r4, r8, r6, r4
 8000d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d1a:	fb07 f006 	mul.w	r0, r7, r6
 8000d1e:	4298      	cmp	r0, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x11c>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x11a>
 8000d2c:	4298      	cmp	r0, r3
 8000d2e:	f200 80cd 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000d32:	4626      	mov	r6, r4
 8000d34:	1a1c      	subs	r4, r3, r0
 8000d36:	fa1f f38e 	uxth.w	r3, lr
 8000d3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d46:	fb00 f707 	mul.w	r7, r0, r7
 8000d4a:	429f      	cmp	r7, r3
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x148>
 8000d4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d52:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d56:	d202      	bcs.n	8000d5e <__udivmoddi4+0x146>
 8000d58:	429f      	cmp	r7, r3
 8000d5a:	f200 80b0 	bhi.w	8000ebe <__udivmoddi4+0x2a6>
 8000d5e:	4620      	mov	r0, r4
 8000d60:	1bdb      	subs	r3, r3, r7
 8000d62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d66:	e7a5      	b.n	8000cb4 <__udivmoddi4+0x9c>
 8000d68:	f1c1 0620 	rsb	r6, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d72:	431f      	orrs	r7, r3
 8000d74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d78:	fa04 f301 	lsl.w	r3, r4, r1
 8000d7c:	ea43 030c 	orr.w	r3, r3, ip
 8000d80:	40f4      	lsrs	r4, r6
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	0c38      	lsrs	r0, r7, #16
 8000d88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d90:	fa1f fc87 	uxth.w	ip, r7
 8000d94:	fb00 441e 	mls	r4, r0, lr, r4
 8000d98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000da0:	45a1      	cmp	r9, r4
 8000da2:	fa02 f201 	lsl.w	r2, r2, r1
 8000da6:	d90a      	bls.n	8000dbe <__udivmoddi4+0x1a6>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dae:	f080 8084 	bcs.w	8000eba <__udivmoddi4+0x2a2>
 8000db2:	45a1      	cmp	r9, r4
 8000db4:	f240 8081 	bls.w	8000eba <__udivmoddi4+0x2a2>
 8000db8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dbc:	443c      	add	r4, r7
 8000dbe:	eba4 0409 	sub.w	r4, r4, r9
 8000dc2:	fa1f f983 	uxth.w	r9, r3
 8000dc6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dca:	fb00 4413 	mls	r4, r0, r3, r4
 8000dce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dd2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd6:	45a4      	cmp	ip, r4
 8000dd8:	d907      	bls.n	8000dea <__udivmoddi4+0x1d2>
 8000dda:	193c      	adds	r4, r7, r4
 8000ddc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000de0:	d267      	bcs.n	8000eb2 <__udivmoddi4+0x29a>
 8000de2:	45a4      	cmp	ip, r4
 8000de4:	d965      	bls.n	8000eb2 <__udivmoddi4+0x29a>
 8000de6:	3b02      	subs	r3, #2
 8000de8:	443c      	add	r4, r7
 8000dea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dee:	fba0 9302 	umull	r9, r3, r0, r2
 8000df2:	eba4 040c 	sub.w	r4, r4, ip
 8000df6:	429c      	cmp	r4, r3
 8000df8:	46ce      	mov	lr, r9
 8000dfa:	469c      	mov	ip, r3
 8000dfc:	d351      	bcc.n	8000ea2 <__udivmoddi4+0x28a>
 8000dfe:	d04e      	beq.n	8000e9e <__udivmoddi4+0x286>
 8000e00:	b155      	cbz	r5, 8000e18 <__udivmoddi4+0x200>
 8000e02:	ebb8 030e 	subs.w	r3, r8, lr
 8000e06:	eb64 040c 	sbc.w	r4, r4, ip
 8000e0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0e:	40cb      	lsrs	r3, r1
 8000e10:	431e      	orrs	r6, r3
 8000e12:	40cc      	lsrs	r4, r1
 8000e14:	e9c5 6400 	strd	r6, r4, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	e750      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f103 	lsr.w	r1, r0, r3
 8000e24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e28:	fa24 f303 	lsr.w	r3, r4, r3
 8000e2c:	4094      	lsls	r4, r2
 8000e2e:	430c      	orrs	r4, r1
 8000e30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e34:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e38:	fa1f f78c 	uxth.w	r7, ip
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3110 	mls	r1, r8, r0, r3
 8000e44:	0c23      	lsrs	r3, r4, #16
 8000e46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e4a:	fb00 f107 	mul.w	r1, r0, r7
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	d908      	bls.n	8000e64 <__udivmoddi4+0x24c>
 8000e52:	eb1c 0303 	adds.w	r3, ip, r3
 8000e56:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e5a:	d22c      	bcs.n	8000eb6 <__udivmoddi4+0x29e>
 8000e5c:	4299      	cmp	r1, r3
 8000e5e:	d92a      	bls.n	8000eb6 <__udivmoddi4+0x29e>
 8000e60:	3802      	subs	r0, #2
 8000e62:	4463      	add	r3, ip
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e6c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb01 f307 	mul.w	r3, r1, r7
 8000e78:	42a3      	cmp	r3, r4
 8000e7a:	d908      	bls.n	8000e8e <__udivmoddi4+0x276>
 8000e7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e80:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e84:	d213      	bcs.n	8000eae <__udivmoddi4+0x296>
 8000e86:	42a3      	cmp	r3, r4
 8000e88:	d911      	bls.n	8000eae <__udivmoddi4+0x296>
 8000e8a:	3902      	subs	r1, #2
 8000e8c:	4464      	add	r4, ip
 8000e8e:	1ae4      	subs	r4, r4, r3
 8000e90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e94:	e739      	b.n	8000d0a <__udivmoddi4+0xf2>
 8000e96:	4604      	mov	r4, r0
 8000e98:	e6f0      	b.n	8000c7c <__udivmoddi4+0x64>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e706      	b.n	8000cac <__udivmoddi4+0x94>
 8000e9e:	45c8      	cmp	r8, r9
 8000ea0:	d2ae      	bcs.n	8000e00 <__udivmoddi4+0x1e8>
 8000ea2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ea6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eaa:	3801      	subs	r0, #1
 8000eac:	e7a8      	b.n	8000e00 <__udivmoddi4+0x1e8>
 8000eae:	4631      	mov	r1, r6
 8000eb0:	e7ed      	b.n	8000e8e <__udivmoddi4+0x276>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	e799      	b.n	8000dea <__udivmoddi4+0x1d2>
 8000eb6:	4630      	mov	r0, r6
 8000eb8:	e7d4      	b.n	8000e64 <__udivmoddi4+0x24c>
 8000eba:	46d6      	mov	lr, sl
 8000ebc:	e77f      	b.n	8000dbe <__udivmoddi4+0x1a6>
 8000ebe:	4463      	add	r3, ip
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	e74d      	b.n	8000d60 <__udivmoddi4+0x148>
 8000ec4:	4606      	mov	r6, r0
 8000ec6:	4623      	mov	r3, r4
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e70f      	b.n	8000cec <__udivmoddi4+0xd4>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	4463      	add	r3, ip
 8000ed0:	e730      	b.n	8000d34 <__udivmoddi4+0x11c>
 8000ed2:	bf00      	nop

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <MTi_init>:
uint16_t measurementMessageSize;
uint8_t status[4];


void readAndPrintNotification(UART_HandleTypeDef *huart);
void MTi_init(uint8_t sampleRate, UART_HandleTypeDef *huart) {
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b088      	sub	sp, #32
 8000edc:	af04      	add	r7, sp, #16
 8000ede:	4603      	mov	r3, r0
 8000ee0:	6039      	str	r1, [r7, #0]
 8000ee2:	71fb      	strb	r3, [r7, #7]
	m_dataBuffer[0] = XBUS_PREAMBLE;
 8000ee4:	4b39      	ldr	r3, [pc, #228]	@ (8000fcc <MTi_init+0xf4>)
 8000ee6:	22fa      	movs	r2, #250	@ 0xfa
 8000ee8:	701a      	strb	r2, [r3, #0]
	m_dataBuffer[1] = XBUS_MASTERDEVICE;
 8000eea:	4b38      	ldr	r3, [pc, #224]	@ (8000fcc <MTi_init+0xf4>)
 8000eec:	22ff      	movs	r2, #255	@ 0xff
 8000eee:	705a      	strb	r2, [r3, #1]
	state = WAITING_FOR_WAKEUP;
 8000ef0:	4b37      	ldr	r3, [pc, #220]	@ (8000fd0 <MTi_init+0xf8>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	701a      	strb	r2, [r3, #0]

	HAL_GPIO_WritePin(RESET_PORT, RESET_PIN, GPIO_PIN_SET);
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	2120      	movs	r1, #32
 8000efa:	4836      	ldr	r0, [pc, #216]	@ (8000fd4 <MTi_init+0xfc>)
 8000efc:	f002 f822 	bl	8002f44 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000f00:	2064      	movs	r0, #100	@ 0x64
 8000f02:	f001 fd3d 	bl	8002980 <HAL_Delay>
	HAL_GPIO_WritePin(RESET_PORT, RESET_PIN, GPIO_PIN_RESET);
 8000f06:	2200      	movs	r2, #0
 8000f08:	2120      	movs	r1, #32
 8000f0a:	4832      	ldr	r0, [pc, #200]	@ (8000fd4 <MTi_init+0xfc>)
 8000f0c:	f002 f81a 	bl	8002f44 <HAL_GPIO_WritePin>

	while(state != READY) {
 8000f10:	e18a      	b.n	8001228 <MTi_init+0x350>
		// HAL_UART_Transmit(huart, (uint8_t *)UART_buffer, len, 10000);
		if(checkDataReadyLineMain()) {
 8000f12:	f001 fb67 	bl	80025e4 <checkDataReadyLineMain>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d023      	beq.n	8000f64 <MTi_init+0x8c>
			HAL_I2C_Mem_Read(&hi2c1, (MTI_I2C_DEVICE_ADDRESS << 1), XBUS_PIPE_STATUS, 1, status, sizeof(status), 100);
 8000f1c:	2364      	movs	r3, #100	@ 0x64
 8000f1e:	9302      	str	r3, [sp, #8]
 8000f20:	2304      	movs	r3, #4
 8000f22:	9301      	str	r3, [sp, #4]
 8000f24:	4b2c      	ldr	r3, [pc, #176]	@ (8000fd8 <MTi_init+0x100>)
 8000f26:	9300      	str	r3, [sp, #0]
 8000f28:	2301      	movs	r3, #1
 8000f2a:	2204      	movs	r2, #4
 8000f2c:	21d6      	movs	r1, #214	@ 0xd6
 8000f2e:	482b      	ldr	r0, [pc, #172]	@ (8000fdc <MTi_init+0x104>)
 8000f30:	f002 fa7c 	bl	800342c <HAL_I2C_Mem_Read>
			notificationMessageSize = status[0] | (status[1] << 8);
 8000f34:	4b28      	ldr	r3, [pc, #160]	@ (8000fd8 <MTi_init+0x100>)
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	b21a      	sxth	r2, r3
 8000f3a:	4b27      	ldr	r3, [pc, #156]	@ (8000fd8 <MTi_init+0x100>)
 8000f3c:	785b      	ldrb	r3, [r3, #1]
 8000f3e:	021b      	lsls	r3, r3, #8
 8000f40:	b21b      	sxth	r3, r3
 8000f42:	4313      	orrs	r3, r2
 8000f44:	b21b      	sxth	r3, r3
 8000f46:	b29a      	uxth	r2, r3
 8000f48:	4b25      	ldr	r3, [pc, #148]	@ (8000fe0 <MTi_init+0x108>)
 8000f4a:	801a      	strh	r2, [r3, #0]
			measurementMessageSize = status[2] | (status[3] << 8);
 8000f4c:	4b22      	ldr	r3, [pc, #136]	@ (8000fd8 <MTi_init+0x100>)
 8000f4e:	789b      	ldrb	r3, [r3, #2]
 8000f50:	b21a      	sxth	r2, r3
 8000f52:	4b21      	ldr	r3, [pc, #132]	@ (8000fd8 <MTi_init+0x100>)
 8000f54:	78db      	ldrb	r3, [r3, #3]
 8000f56:	021b      	lsls	r3, r3, #8
 8000f58:	b21b      	sxth	r3, r3
 8000f5a:	4313      	orrs	r3, r2
 8000f5c:	b21b      	sxth	r3, r3
 8000f5e:	b29a      	uxth	r2, r3
 8000f60:	4b20      	ldr	r3, [pc, #128]	@ (8000fe4 <MTi_init+0x10c>)
 8000f62:	801a      	strh	r2, [r3, #0]
		}

		if ((notificationMessageSize && notificationMessageSize < sizeof(m_dataBuffer)) ) {
 8000f64:	4b1e      	ldr	r3, [pc, #120]	@ (8000fe0 <MTi_init+0x108>)
 8000f66:	881b      	ldrh	r3, [r3, #0]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	f000 815d 	beq.w	8001228 <MTi_init+0x350>
 8000f6e:	4b1c      	ldr	r3, [pc, #112]	@ (8000fe0 <MTi_init+0x108>)
 8000f70:	881b      	ldrh	r3, [r3, #0]
 8000f72:	2bff      	cmp	r3, #255	@ 0xff
 8000f74:	f200 8158 	bhi.w	8001228 <MTi_init+0x350>
			if(checkDataReadyLineMain()) {
 8000f78:	f001 fb34 	bl	80025e4 <checkDataReadyLineMain>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	f000 8152 	beq.w	8001228 <MTi_init+0x350>
				if(HAL_I2C_Mem_Read(&hi2c1, (MTI_I2C_DEVICE_ADDRESS << 1), XBUS_NOTIFICATION_PIPE, 1, &m_dataBuffer[2], notificationMessageSize, 1000) != HAL_OK) {
 8000f84:	4b16      	ldr	r3, [pc, #88]	@ (8000fe0 <MTi_init+0x108>)
 8000f86:	881b      	ldrh	r3, [r3, #0]
 8000f88:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000f8c:	9202      	str	r2, [sp, #8]
 8000f8e:	9301      	str	r3, [sp, #4]
 8000f90:	4b15      	ldr	r3, [pc, #84]	@ (8000fe8 <MTi_init+0x110>)
 8000f92:	9300      	str	r3, [sp, #0]
 8000f94:	2301      	movs	r3, #1
 8000f96:	2205      	movs	r2, #5
 8000f98:	21d6      	movs	r1, #214	@ 0xd6
 8000f9a:	4810      	ldr	r0, [pc, #64]	@ (8000fdc <MTi_init+0x104>)
 8000f9c:	f002 fa46 	bl	800342c <HAL_I2C_Mem_Read>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d028      	beq.n	8000ff8 <MTi_init+0x120>
					len = snprintf(UART_buffer, sizeof(UART_buffer), "Failed to connect to MTi\n");
 8000fa6:	4a11      	ldr	r2, [pc, #68]	@ (8000fec <MTi_init+0x114>)
 8000fa8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000fac:	4810      	ldr	r0, [pc, #64]	@ (8000ff0 <MTi_init+0x118>)
 8000fae:	f005 fbe3 	bl	8006778 <sniprintf>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	4a0f      	ldr	r2, [pc, #60]	@ (8000ff4 <MTi_init+0x11c>)
 8000fb6:	6013      	str	r3, [r2, #0]
					HAL_UART_Transmit(huart, (uint8_t *)UART_buffer, len, 10000);
 8000fb8:	4b0e      	ldr	r3, [pc, #56]	@ (8000ff4 <MTi_init+0x11c>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	b29a      	uxth	r2, r3
 8000fbe:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000fc2:	490b      	ldr	r1, [pc, #44]	@ (8000ff0 <MTi_init+0x118>)
 8000fc4:	6838      	ldr	r0, [r7, #0]
 8000fc6:	f004 fb01 	bl	80055cc <HAL_UART_Transmit>

					break;
 8000fca:	e133      	b.n	8001234 <MTi_init+0x35c>
 8000fcc:	20000308 	.word	0x20000308
 8000fd0:	20000304 	.word	0x20000304
 8000fd4:	40020400 	.word	0x40020400
 8000fd8:	20000590 	.word	0x20000590
 8000fdc:	20000594 	.word	0x20000594
 8000fe0:	2000058c 	.word	0x2000058c
 8000fe4:	2000058e 	.word	0x2000058e
 8000fe8:	2000030a 	.word	0x2000030a
 8000fec:	08008a10 	.word	0x08008a10
 8000ff0:	20000200 	.word	0x20000200
 8000ff4:	20000300 	.word	0x20000300
				}
				// 3) User xbus.h helper to read the message ID and enter a new program state if needed
				if (Xbus_getMessageId(m_dataBuffer) == XMID_Wakeup && state == WAITING_FOR_WAKEUP)
 8000ff8:	4890      	ldr	r0, [pc, #576]	@ (800123c <MTi_init+0x364>)
 8000ffa:	f001 fa4f 	bl	800249c <Xbus_getMessageId>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b3e      	cmp	r3, #62	@ 0x3e
 8001002:	d12f      	bne.n	8001064 <MTi_init+0x18c>
 8001004:	4b8e      	ldr	r3, [pc, #568]	@ (8001240 <MTi_init+0x368>)
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	2b00      	cmp	r3, #0
 800100a:	d12b      	bne.n	8001064 <MTi_init+0x18c>
				{
					len = snprintf(UART_buffer, sizeof(UART_buffer), "Got Wakeup\n");
 800100c:	4a8d      	ldr	r2, [pc, #564]	@ (8001244 <MTi_init+0x36c>)
 800100e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001012:	488d      	ldr	r0, [pc, #564]	@ (8001248 <MTi_init+0x370>)
 8001014:	f005 fbb0 	bl	8006778 <sniprintf>
 8001018:	4603      	mov	r3, r0
 800101a:	4a8c      	ldr	r2, [pc, #560]	@ (800124c <MTi_init+0x374>)
 800101c:	6013      	str	r3, [r2, #0]
					HAL_UART_Transmit(huart, (uint8_t *)UART_buffer, len, 10000);
 800101e:	4b8b      	ldr	r3, [pc, #556]	@ (800124c <MTi_init+0x374>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	b29a      	uxth	r2, r3
 8001024:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001028:	4987      	ldr	r1, [pc, #540]	@ (8001248 <MTi_init+0x370>)
 800102a:	6838      	ldr	r0, [r7, #0]
 800102c:	f004 face 	bl	80055cc <HAL_UART_Transmit>

					Xbus_message(m_xbusTxBuffer, 0xFF, XMID_ReqDid, 0);
 8001030:	2300      	movs	r3, #0
 8001032:	2200      	movs	r2, #0
 8001034:	21ff      	movs	r1, #255	@ 0xff
 8001036:	4886      	ldr	r0, [pc, #536]	@ (8001250 <MTi_init+0x378>)
 8001038:	f001 fa91 	bl	800255e <Xbus_message>

					rawLength = Xbus_createRawMessageHelper(buffer, m_xbusTxBuffer);
 800103c:	4984      	ldr	r1, [pc, #528]	@ (8001250 <MTi_init+0x378>)
 800103e:	4885      	ldr	r0, [pc, #532]	@ (8001254 <MTi_init+0x37c>)
 8001040:	f001 fae0 	bl	8002604 <Xbus_createRawMessageHelper>
 8001044:	4603      	mov	r3, r0
 8001046:	4a84      	ldr	r2, [pc, #528]	@ (8001258 <MTi_init+0x380>)
 8001048:	6013      	str	r3, [r2, #0]
					HAL_I2C_Master_Transmit(&hi2c1, (MTI_I2C_DEVICE_ADDRESS << 1), (uint8_t*)buffer, rawLength, 100);
 800104a:	4b83      	ldr	r3, [pc, #524]	@ (8001258 <MTi_init+0x380>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	b29b      	uxth	r3, r3
 8001050:	2264      	movs	r2, #100	@ 0x64
 8001052:	9200      	str	r2, [sp, #0]
 8001054:	4a7f      	ldr	r2, [pc, #508]	@ (8001254 <MTi_init+0x37c>)
 8001056:	21d6      	movs	r1, #214	@ 0xd6
 8001058:	4880      	ldr	r0, [pc, #512]	@ (800125c <MTi_init+0x384>)
 800105a:	f002 f8e9 	bl	8003230 <HAL_I2C_Master_Transmit>

					state = WAITING_FOR_ID;
 800105e:	4b78      	ldr	r3, [pc, #480]	@ (8001240 <MTi_init+0x368>)
 8001060:	2201      	movs	r2, #1
 8001062:	701a      	strb	r2, [r3, #0]
				}

				if (Xbus_getMessageId(m_dataBuffer) == XMID_DeviceId && state == WAITING_FOR_ID)
 8001064:	4875      	ldr	r0, [pc, #468]	@ (800123c <MTi_init+0x364>)
 8001066:	f001 fa19 	bl	800249c <Xbus_getMessageId>
 800106a:	4603      	mov	r3, r0
 800106c:	2b01      	cmp	r3, #1
 800106e:	f040 8083 	bne.w	8001178 <MTi_init+0x2a0>
 8001072:	4b73      	ldr	r3, [pc, #460]	@ (8001240 <MTi_init+0x368>)
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	2b01      	cmp	r3, #1
 8001078:	d17e      	bne.n	8001178 <MTi_init+0x2a0>
				{
					len = snprintf(UART_buffer, sizeof(UART_buffer), "Got Device ID\n");
 800107a:	4a79      	ldr	r2, [pc, #484]	@ (8001260 <MTi_init+0x388>)
 800107c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001080:	4871      	ldr	r0, [pc, #452]	@ (8001248 <MTi_init+0x370>)
 8001082:	f005 fb79 	bl	8006778 <sniprintf>
 8001086:	4603      	mov	r3, r0
 8001088:	4a70      	ldr	r2, [pc, #448]	@ (800124c <MTi_init+0x374>)
 800108a:	6013      	str	r3, [r2, #0]
					HAL_UART_Transmit(huart, (uint8_t *)UART_buffer, len, 10000);
 800108c:	4b6f      	ldr	r3, [pc, #444]	@ (800124c <MTi_init+0x374>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	b29a      	uxth	r2, r3
 8001092:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001096:	496c      	ldr	r1, [pc, #432]	@ (8001248 <MTi_init+0x370>)
 8001098:	6838      	ldr	r0, [r7, #0]
 800109a:	f004 fa97 	bl	80055cc <HAL_UART_Transmit>

					Xbus_message(m_xbusTxBuffer, 0xFF, XMID_SetOutputConfig, 12);
 800109e:	230c      	movs	r3, #12
 80010a0:	22c0      	movs	r2, #192	@ 0xc0
 80010a2:	21ff      	movs	r1, #255	@ 0xff
 80010a4:	486a      	ldr	r0, [pc, #424]	@ (8001250 <MTi_init+0x378>)
 80010a6:	f001 fa5a 	bl	800255e <Xbus_message>
					// Set Output mode: RotMatrix (0x2020)
					Xbus_getPointerToPayload(m_xbusTxBuffer)[0] = 0x20;
 80010aa:	4869      	ldr	r0, [pc, #420]	@ (8001250 <MTi_init+0x378>)
 80010ac:	f001 fa7a 	bl	80025a4 <Xbus_getPointerToPayload>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2220      	movs	r2, #32
 80010b4:	701a      	strb	r2, [r3, #0]
					Xbus_getPointerToPayload(m_xbusTxBuffer)[1] = 0x20;
 80010b6:	4866      	ldr	r0, [pc, #408]	@ (8001250 <MTi_init+0x378>)
 80010b8:	f001 fa74 	bl	80025a4 <Xbus_getPointerToPayload>
 80010bc:	4603      	mov	r3, r0
 80010be:	3301      	adds	r3, #1
 80010c0:	2220      	movs	r2, #32
 80010c2:	701a      	strb	r2, [r3, #0]
					// Set Output rate
					Xbus_getPointerToPayload(m_xbusTxBuffer)[2] = 0x00;
 80010c4:	4862      	ldr	r0, [pc, #392]	@ (8001250 <MTi_init+0x378>)
 80010c6:	f001 fa6d 	bl	80025a4 <Xbus_getPointerToPayload>
 80010ca:	4603      	mov	r3, r0
 80010cc:	3302      	adds	r3, #2
 80010ce:	2200      	movs	r2, #0
 80010d0:	701a      	strb	r2, [r3, #0]
					Xbus_getPointerToPayload(m_xbusTxBuffer)[3] = sampleRate;
 80010d2:	485f      	ldr	r0, [pc, #380]	@ (8001250 <MTi_init+0x378>)
 80010d4:	f001 fa66 	bl	80025a4 <Xbus_getPointerToPayload>
 80010d8:	4603      	mov	r3, r0
 80010da:	3303      	adds	r3, #3
 80010dc:	79fa      	ldrb	r2, [r7, #7]
 80010de:	701a      	strb	r2, [r3, #0]

					// Set Output mode: Quaternion (0x2010)
					Xbus_getPointerToPayload(m_xbusTxBuffer)[4] = 0x20;
 80010e0:	485b      	ldr	r0, [pc, #364]	@ (8001250 <MTi_init+0x378>)
 80010e2:	f001 fa5f 	bl	80025a4 <Xbus_getPointerToPayload>
 80010e6:	4603      	mov	r3, r0
 80010e8:	3304      	adds	r3, #4
 80010ea:	2220      	movs	r2, #32
 80010ec:	701a      	strb	r2, [r3, #0]
					Xbus_getPointerToPayload(m_xbusTxBuffer)[5] = 0x10;
 80010ee:	4858      	ldr	r0, [pc, #352]	@ (8001250 <MTi_init+0x378>)
 80010f0:	f001 fa58 	bl	80025a4 <Xbus_getPointerToPayload>
 80010f4:	4603      	mov	r3, r0
 80010f6:	3305      	adds	r3, #5
 80010f8:	2210      	movs	r2, #16
 80010fa:	701a      	strb	r2, [r3, #0]
					// Set Output rate
					Xbus_getPointerToPayload(m_xbusTxBuffer)[6] = 0x00;
 80010fc:	4854      	ldr	r0, [pc, #336]	@ (8001250 <MTi_init+0x378>)
 80010fe:	f001 fa51 	bl	80025a4 <Xbus_getPointerToPayload>
 8001102:	4603      	mov	r3, r0
 8001104:	3306      	adds	r3, #6
 8001106:	2200      	movs	r2, #0
 8001108:	701a      	strb	r2, [r3, #0]
					Xbus_getPointerToPayload(m_xbusTxBuffer)[7] = sampleRate;
 800110a:	4851      	ldr	r0, [pc, #324]	@ (8001250 <MTi_init+0x378>)
 800110c:	f001 fa4a 	bl	80025a4 <Xbus_getPointerToPayload>
 8001110:	4603      	mov	r3, r0
 8001112:	3307      	adds	r3, #7
 8001114:	79fa      	ldrb	r2, [r7, #7]
 8001116:	701a      	strb	r2, [r3, #0]

					// Set Output mode: Body Rates (0x8020)
					Xbus_getPointerToPayload(m_xbusTxBuffer)[8] = 0x80;
 8001118:	484d      	ldr	r0, [pc, #308]	@ (8001250 <MTi_init+0x378>)
 800111a:	f001 fa43 	bl	80025a4 <Xbus_getPointerToPayload>
 800111e:	4603      	mov	r3, r0
 8001120:	3308      	adds	r3, #8
 8001122:	2280      	movs	r2, #128	@ 0x80
 8001124:	701a      	strb	r2, [r3, #0]
					Xbus_getPointerToPayload(m_xbusTxBuffer)[9] = 0x20;
 8001126:	484a      	ldr	r0, [pc, #296]	@ (8001250 <MTi_init+0x378>)
 8001128:	f001 fa3c 	bl	80025a4 <Xbus_getPointerToPayload>
 800112c:	4603      	mov	r3, r0
 800112e:	3309      	adds	r3, #9
 8001130:	2220      	movs	r2, #32
 8001132:	701a      	strb	r2, [r3, #0]
					// Set Output rate
					Xbus_getPointerToPayload(m_xbusTxBuffer)[10] = 0x00;
 8001134:	4846      	ldr	r0, [pc, #280]	@ (8001250 <MTi_init+0x378>)
 8001136:	f001 fa35 	bl	80025a4 <Xbus_getPointerToPayload>
 800113a:	4603      	mov	r3, r0
 800113c:	330a      	adds	r3, #10
 800113e:	2200      	movs	r2, #0
 8001140:	701a      	strb	r2, [r3, #0]
					Xbus_getPointerToPayload(m_xbusTxBuffer)[11] = sampleRate;
 8001142:	4843      	ldr	r0, [pc, #268]	@ (8001250 <MTi_init+0x378>)
 8001144:	f001 fa2e 	bl	80025a4 <Xbus_getPointerToPayload>
 8001148:	4603      	mov	r3, r0
 800114a:	330b      	adds	r3, #11
 800114c:	79fa      	ldrb	r2, [r7, #7]
 800114e:	701a      	strb	r2, [r3, #0]

					rawLength = Xbus_createRawMessageHelper(buffer, m_xbusTxBuffer);
 8001150:	493f      	ldr	r1, [pc, #252]	@ (8001250 <MTi_init+0x378>)
 8001152:	4840      	ldr	r0, [pc, #256]	@ (8001254 <MTi_init+0x37c>)
 8001154:	f001 fa56 	bl	8002604 <Xbus_createRawMessageHelper>
 8001158:	4603      	mov	r3, r0
 800115a:	4a3f      	ldr	r2, [pc, #252]	@ (8001258 <MTi_init+0x380>)
 800115c:	6013      	str	r3, [r2, #0]
					HAL_I2C_Master_Transmit(&hi2c1, (MTI_I2C_DEVICE_ADDRESS << 1), (uint8_t*)buffer, rawLength, 100);
 800115e:	4b3e      	ldr	r3, [pc, #248]	@ (8001258 <MTi_init+0x380>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	b29b      	uxth	r3, r3
 8001164:	2264      	movs	r2, #100	@ 0x64
 8001166:	9200      	str	r2, [sp, #0]
 8001168:	4a3a      	ldr	r2, [pc, #232]	@ (8001254 <MTi_init+0x37c>)
 800116a:	21d6      	movs	r1, #214	@ 0xd6
 800116c:	483b      	ldr	r0, [pc, #236]	@ (800125c <MTi_init+0x384>)
 800116e:	f002 f85f 	bl	8003230 <HAL_I2C_Master_Transmit>

					state = WAITING_FOR_CONFIG_ACK;
 8001172:	4b33      	ldr	r3, [pc, #204]	@ (8001240 <MTi_init+0x368>)
 8001174:	2202      	movs	r2, #2
 8001176:	701a      	strb	r2, [r3, #0]
				}

				// note: the config ack message is just the output config itself
				if(Xbus_getMessageId(m_dataBuffer) == XMID_OutputConfig && state == WAITING_FOR_CONFIG_ACK)
 8001178:	4830      	ldr	r0, [pc, #192]	@ (800123c <MTi_init+0x364>)
 800117a:	f001 f98f 	bl	800249c <Xbus_getMessageId>
 800117e:	4603      	mov	r3, r0
 8001180:	2bc1      	cmp	r3, #193	@ 0xc1
 8001182:	d151      	bne.n	8001228 <MTi_init+0x350>
 8001184:	4b2e      	ldr	r3, [pc, #184]	@ (8001240 <MTi_init+0x368>)
 8001186:	781b      	ldrb	r3, [r3, #0]
 8001188:	2b02      	cmp	r3, #2
 800118a:	d14d      	bne.n	8001228 <MTi_init+0x350>
				{
					len = snprintf(UART_buffer, sizeof(UART_buffer), "Got config ACK\n");
 800118c:	4a35      	ldr	r2, [pc, #212]	@ (8001264 <MTi_init+0x38c>)
 800118e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001192:	482d      	ldr	r0, [pc, #180]	@ (8001248 <MTi_init+0x370>)
 8001194:	f005 faf0 	bl	8006778 <sniprintf>
 8001198:	4603      	mov	r3, r0
 800119a:	4a2c      	ldr	r2, [pc, #176]	@ (800124c <MTi_init+0x374>)
 800119c:	6013      	str	r3, [r2, #0]
					HAL_UART_Transmit(huart, (uint8_t *)UART_buffer, len, 10000);
 800119e:	4b2b      	ldr	r3, [pc, #172]	@ (800124c <MTi_init+0x374>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	b29a      	uxth	r2, r3
 80011a4:	f242 7310 	movw	r3, #10000	@ 0x2710
 80011a8:	4927      	ldr	r1, [pc, #156]	@ (8001248 <MTi_init+0x370>)
 80011aa:	6838      	ldr	r0, [r7, #0]
 80011ac:	f004 fa0e 	bl	80055cc <HAL_UART_Transmit>

					uint8_t buffer[2];
					HAL_I2C_Mem_Read(&hi2c1, (MTI_I2C_DEVICE_ADDRESS << 1), XBUS_PROTOCOL_INFO, 1, buffer, sizeof(buffer), 100);
 80011b0:	2364      	movs	r3, #100	@ 0x64
 80011b2:	9302      	str	r3, [sp, #8]
 80011b4:	2302      	movs	r3, #2
 80011b6:	9301      	str	r3, [sp, #4]
 80011b8:	f107 030c 	add.w	r3, r7, #12
 80011bc:	9300      	str	r3, [sp, #0]
 80011be:	2301      	movs	r3, #1
 80011c0:	2201      	movs	r2, #1
 80011c2:	21d6      	movs	r1, #214	@ 0xd6
 80011c4:	4825      	ldr	r0, [pc, #148]	@ (800125c <MTi_init+0x384>)
 80011c6:	f002 f931 	bl	800342c <HAL_I2C_Mem_Read>

					uint8_t version = buffer[0];
 80011ca:	7b3b      	ldrb	r3, [r7, #12]
 80011cc:	73fb      	strb	r3, [r7, #15]
					uint8_t dataReadyConfig = buffer[1];
 80011ce:	7b7b      	ldrb	r3, [r7, #13]
 80011d0:	73bb      	strb	r3, [r7, #14]

					len = snprintf(UART_buffer, sizeof(UART_buffer), "Version: %d\nData Ready Pin configuartion: %d\n",version,dataReadyConfig);
 80011d2:	7bfa      	ldrb	r2, [r7, #15]
 80011d4:	7bbb      	ldrb	r3, [r7, #14]
 80011d6:	9300      	str	r3, [sp, #0]
 80011d8:	4613      	mov	r3, r2
 80011da:	4a23      	ldr	r2, [pc, #140]	@ (8001268 <MTi_init+0x390>)
 80011dc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011e0:	4819      	ldr	r0, [pc, #100]	@ (8001248 <MTi_init+0x370>)
 80011e2:	f005 fac9 	bl	8006778 <sniprintf>
 80011e6:	4603      	mov	r3, r0
 80011e8:	4a18      	ldr	r2, [pc, #96]	@ (800124c <MTi_init+0x374>)
 80011ea:	6013      	str	r3, [r2, #0]
					HAL_UART_Transmit(huart, (uint8_t *)UART_buffer, len, 10000);
 80011ec:	4b17      	ldr	r3, [pc, #92]	@ (800124c <MTi_init+0x374>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	b29a      	uxth	r2, r3
 80011f2:	f242 7310 	movw	r3, #10000	@ 0x2710
 80011f6:	4914      	ldr	r1, [pc, #80]	@ (8001248 <MTi_init+0x370>)
 80011f8:	6838      	ldr	r0, [r7, #0]
 80011fa:	f004 f9e7 	bl	80055cc <HAL_UART_Transmit>

					len = snprintf(UART_buffer, sizeof(UART_buffer), "MTi was successfully configured!\n");
 80011fe:	4a1b      	ldr	r2, [pc, #108]	@ (800126c <MTi_init+0x394>)
 8001200:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001204:	4810      	ldr	r0, [pc, #64]	@ (8001248 <MTi_init+0x370>)
 8001206:	f005 fab7 	bl	8006778 <sniprintf>
 800120a:	4603      	mov	r3, r0
 800120c:	4a0f      	ldr	r2, [pc, #60]	@ (800124c <MTi_init+0x374>)
 800120e:	6013      	str	r3, [r2, #0]
					HAL_UART_Transmit(huart, (uint8_t *)UART_buffer, len, 10000);
 8001210:	4b0e      	ldr	r3, [pc, #56]	@ (800124c <MTi_init+0x374>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	b29a      	uxth	r2, r3
 8001216:	f242 7310 	movw	r3, #10000	@ 0x2710
 800121a:	490b      	ldr	r1, [pc, #44]	@ (8001248 <MTi_init+0x370>)
 800121c:	6838      	ldr	r0, [r7, #0]
 800121e:	f004 f9d5 	bl	80055cc <HAL_UART_Transmit>

//					Xbus_message(m_xbusTxBuffer, 0xFF, XMID_GotoMeasurement, 0);
//					rawLength = Xbus_createRawMessageHelper(buffer, m_xbusTxBuffer);
//					HAL_I2C_Master_Transmit(&hi2c1, (MTI_I2C_DEVICE_ADDRESS << 1), (uint8_t*)buffer, rawLength, 100);

					state = READY;
 8001222:	4b07      	ldr	r3, [pc, #28]	@ (8001240 <MTi_init+0x368>)
 8001224:	2204      	movs	r2, #4
 8001226:	701a      	strb	r2, [r3, #0]
	while(state != READY) {
 8001228:	4b05      	ldr	r3, [pc, #20]	@ (8001240 <MTi_init+0x368>)
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	2b04      	cmp	r3, #4
 800122e:	f47f ae70 	bne.w	8000f12 <MTi_init+0x3a>
				}
			}
		}
	}
}
 8001232:	bf00      	nop
 8001234:	bf00      	nop
 8001236:	3710      	adds	r7, #16
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}
 800123c:	20000308 	.word	0x20000308
 8001240:	20000304 	.word	0x20000304
 8001244:	08008a2c 	.word	0x08008a2c
 8001248:	20000200 	.word	0x20000200
 800124c:	20000300 	.word	0x20000300
 8001250:	20000408 	.word	0x20000408
 8001254:	20000508 	.word	0x20000508
 8001258:	20000588 	.word	0x20000588
 800125c:	20000594 	.word	0x20000594
 8001260:	08008a38 	.word	0x08008a38
 8001264:	08008a48 	.word	0x08008a48
 8001268:	08008a58 	.word	0x08008a58
 800126c:	08008a88 	.word	0x08008a88

08001270 <MTi_goToMeasurement>:
	HAL_UART_Transmit(huart, (uint8_t *)txBuffer, len, 100);
	MTi_init(userSampleRate,huart);
}


void MTi_goToMeasurement() {
 8001270:	b580      	push	{r7, lr}
 8001272:	b0e4      	sub	sp, #400	@ 0x190
 8001274:	af02      	add	r7, sp, #8
	size_t rawLength;
	uint8_t m_xbusTxBuffer[256]; // Buffer for outgoing messages
	uint8_t buffer[128]; // Helper buffer for creating outgoing messages
	Xbus_message(m_xbusTxBuffer, 0xFF, XMID_GotoMeasurement, 0);
 8001276:	f107 0084 	add.w	r0, r7, #132	@ 0x84
 800127a:	2300      	movs	r3, #0
 800127c:	2210      	movs	r2, #16
 800127e:	21ff      	movs	r1, #255	@ 0xff
 8001280:	f001 f96d 	bl	800255e <Xbus_message>
	rawLength = Xbus_createRawMessageHelper(buffer, m_xbusTxBuffer);
 8001284:	f107 0284 	add.w	r2, r7, #132	@ 0x84
 8001288:	1d3b      	adds	r3, r7, #4
 800128a:	4611      	mov	r1, r2
 800128c:	4618      	mov	r0, r3
 800128e:	f001 f9b9 	bl	8002604 <Xbus_createRawMessageHelper>
 8001292:	f8c7 0184 	str.w	r0, [r7, #388]	@ 0x184
	HAL_I2C_Master_Transmit(&hi2c1, (MTI_I2C_DEVICE_ADDRESS << 1), (uint8_t*)buffer, rawLength, 100);
 8001296:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 800129a:	b29b      	uxth	r3, r3
 800129c:	1d3a      	adds	r2, r7, #4
 800129e:	2164      	movs	r1, #100	@ 0x64
 80012a0:	9100      	str	r1, [sp, #0]
 80012a2:	21d6      	movs	r1, #214	@ 0xd6
 80012a4:	4803      	ldr	r0, [pc, #12]	@ (80012b4 <MTi_goToMeasurement+0x44>)
 80012a6:	f001 ffc3 	bl	8003230 <HAL_I2C_Master_Transmit>
}
 80012aa:	bf00      	nop
 80012ac:	f507 77c4 	add.w	r7, r7, #392	@ 0x188
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	20000594 	.word	0x20000594

080012b8 <MTi_step>:
	    }
	    printf("\n");
	}
}

void MTi_step() {
 80012b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80012bc:	b0b2      	sub	sp, #200	@ 0xc8
 80012be:	af12      	add	r7, sp, #72	@ 0x48
	m_dataBuffer[0] = XBUS_PREAMBLE;
 80012c0:	4bc0      	ldr	r3, [pc, #768]	@ (80015c4 <MTi_step+0x30c>)
 80012c2:	22fa      	movs	r2, #250	@ 0xfa
 80012c4:	701a      	strb	r2, [r3, #0]
	m_dataBuffer[1] = XBUS_MASTERDEVICE;
 80012c6:	4bbf      	ldr	r3, [pc, #764]	@ (80015c4 <MTi_step+0x30c>)
 80012c8:	22ff      	movs	r2, #255	@ 0xff
 80012ca:	705a      	strb	r2, [r3, #1]
	state = 60;
 80012cc:	4bbe      	ldr	r3, [pc, #760]	@ (80015c8 <MTi_step+0x310>)
 80012ce:	223c      	movs	r2, #60	@ 0x3c
 80012d0:	701a      	strb	r2, [r3, #0]

	// 1) Read pipe status and save incoming message sizes
	//	len = snprintf(UART_buffer, sizeof(UART_buffer), "Notif: %d, Msg: %d \n", notificationMessageSize,measurementMessageSize);
	//	HAL_UART_Transmit(&huart2, (uint8_t *)UART_buffer, len, 100);
	if(checkDataReadyLineMain()) {
 80012d2:	f001 f987 	bl	80025e4 <checkDataReadyLineMain>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	f000 81d6 	beq.w	800168a <MTi_step+0x3d2>
		HAL_I2C_Mem_Read(&hi2c1, (MTI_I2C_DEVICE_ADDRESS << 1), XBUS_PIPE_STATUS, 1, status, sizeof(status), 100);
 80012de:	2364      	movs	r3, #100	@ 0x64
 80012e0:	9302      	str	r3, [sp, #8]
 80012e2:	2304      	movs	r3, #4
 80012e4:	9301      	str	r3, [sp, #4]
 80012e6:	4bb9      	ldr	r3, [pc, #740]	@ (80015cc <MTi_step+0x314>)
 80012e8:	9300      	str	r3, [sp, #0]
 80012ea:	2301      	movs	r3, #1
 80012ec:	2204      	movs	r2, #4
 80012ee:	21d6      	movs	r1, #214	@ 0xd6
 80012f0:	48b7      	ldr	r0, [pc, #732]	@ (80015d0 <MTi_step+0x318>)
 80012f2:	f002 f89b 	bl	800342c <HAL_I2C_Mem_Read>

		notificationMessageSize = status[0] | (status[1] << 8);
 80012f6:	4bb5      	ldr	r3, [pc, #724]	@ (80015cc <MTi_step+0x314>)
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	b21a      	sxth	r2, r3
 80012fc:	4bb3      	ldr	r3, [pc, #716]	@ (80015cc <MTi_step+0x314>)
 80012fe:	785b      	ldrb	r3, [r3, #1]
 8001300:	021b      	lsls	r3, r3, #8
 8001302:	b21b      	sxth	r3, r3
 8001304:	4313      	orrs	r3, r2
 8001306:	b21b      	sxth	r3, r3
 8001308:	b29a      	uxth	r2, r3
 800130a:	4bb2      	ldr	r3, [pc, #712]	@ (80015d4 <MTi_step+0x31c>)
 800130c:	801a      	strh	r2, [r3, #0]
		measurementMessageSize = status[2] | (status[3] << 8);
 800130e:	4baf      	ldr	r3, [pc, #700]	@ (80015cc <MTi_step+0x314>)
 8001310:	789b      	ldrb	r3, [r3, #2]
 8001312:	b21a      	sxth	r2, r3
 8001314:	4bad      	ldr	r3, [pc, #692]	@ (80015cc <MTi_step+0x314>)
 8001316:	78db      	ldrb	r3, [r3, #3]
 8001318:	021b      	lsls	r3, r3, #8
 800131a:	b21b      	sxth	r3, r3
 800131c:	4313      	orrs	r3, r2
 800131e:	b21b      	sxth	r3, r3
 8001320:	b29a      	uxth	r2, r3
 8001322:	4bad      	ldr	r3, [pc, #692]	@ (80015d8 <MTi_step+0x320>)
 8001324:	801a      	strh	r2, [r3, #0]


		if (measurementMessageSize && measurementMessageSize < sizeof(m_dataBuffer)) {
 8001326:	4bac      	ldr	r3, [pc, #688]	@ (80015d8 <MTi_step+0x320>)
 8001328:	881b      	ldrh	r3, [r3, #0]
 800132a:	2b00      	cmp	r3, #0
 800132c:	f000 81ad 	beq.w	800168a <MTi_step+0x3d2>
 8001330:	4ba9      	ldr	r3, [pc, #676]	@ (80015d8 <MTi_step+0x320>)
 8001332:	881b      	ldrh	r3, [r3, #0]
 8001334:	2bff      	cmp	r3, #255	@ 0xff
 8001336:	f200 81a8 	bhi.w	800168a <MTi_step+0x3d2>
			HAL_I2C_Mem_Read(&hi2c1, (MTI_I2C_DEVICE_ADDRESS << 1), XBUS_MEASUREMENT_PIPE, 1, &m_dataBuffer[2], measurementMessageSize, 100);
 800133a:	4ba7      	ldr	r3, [pc, #668]	@ (80015d8 <MTi_step+0x320>)
 800133c:	881b      	ldrh	r3, [r3, #0]
 800133e:	2264      	movs	r2, #100	@ 0x64
 8001340:	9202      	str	r2, [sp, #8]
 8001342:	9301      	str	r3, [sp, #4]
 8001344:	4ba5      	ldr	r3, [pc, #660]	@ (80015dc <MTi_step+0x324>)
 8001346:	9300      	str	r3, [sp, #0]
 8001348:	2301      	movs	r3, #1
 800134a:	2206      	movs	r2, #6
 800134c:	21d6      	movs	r1, #214	@ 0xd6
 800134e:	48a0      	ldr	r0, [pc, #640]	@ (80015d0 <MTi_step+0x318>)
 8001350:	f002 f86c 	bl	800342c <HAL_I2C_Mem_Read>

			if(Xbus_getMessageId(m_dataBuffer) == XMID_MtData2) {
 8001354:	489b      	ldr	r0, [pc, #620]	@ (80015c4 <MTi_step+0x30c>)
 8001356:	f001 f8a1 	bl	800249c <Xbus_getMessageId>
 800135a:	4603      	mov	r3, r0
 800135c:	2b36      	cmp	r3, #54	@ 0x36
 800135e:	f040 8194 	bne.w	800168a <MTi_step+0x3d2>
                int index = 4;  // Start index for reading the payload
 8001362:	2304      	movs	r3, #4
 8001364:	677b      	str	r3, [r7, #116]	@ 0x74

                uint16_t dataId   = extractUint16(m_dataBuffer, &index);
 8001366:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800136a:	4619      	mov	r1, r3
 800136c:	4895      	ldr	r0, [pc, #596]	@ (80015c4 <MTi_step+0x30c>)
 800136e:	f001 f9dc 	bl	800272a <extractUint16>
 8001372:	4603      	mov	r3, r0
 8001374:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                uint8_t  dataSize = extractUint8(m_dataBuffer, &index);
 8001378:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800137c:	4619      	mov	r1, r3
 800137e:	4891      	ldr	r0, [pc, #580]	@ (80015c4 <MTi_step+0x30c>)
 8001380:	f001 f9bb 	bl	80026fa <extractUint8>
 8001384:	4603      	mov	r3, r0
 8001386:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d
                float rotMatrixBuffer[9];
                if (dataId == 0x2020) {
 800138a:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 800138e:	f242 0220 	movw	r2, #8224	@ 0x2020
 8001392:	4293      	cmp	r3, r2
 8001394:	d159      	bne.n	800144a <MTi_step+0x192>
                	rotMatrixBuffer[0] = extractFloat(m_dataBuffer, &index);
 8001396:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800139a:	4619      	mov	r1, r3
 800139c:	4889      	ldr	r0, [pc, #548]	@ (80015c4 <MTi_step+0x30c>)
 800139e:	f001 fa3d 	bl	800281c <extractFloat>
 80013a2:	eef0 7a40 	vmov.f32	s15, s0
 80013a6:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
                	rotMatrixBuffer[1] = extractFloat(m_dataBuffer, &index);
 80013aa:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80013ae:	4619      	mov	r1, r3
 80013b0:	4884      	ldr	r0, [pc, #528]	@ (80015c4 <MTi_step+0x30c>)
 80013b2:	f001 fa33 	bl	800281c <extractFloat>
 80013b6:	eef0 7a40 	vmov.f32	s15, s0
 80013ba:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
                	rotMatrixBuffer[2] = extractFloat(m_dataBuffer, &index);
 80013be:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80013c2:	4619      	mov	r1, r3
 80013c4:	487f      	ldr	r0, [pc, #508]	@ (80015c4 <MTi_step+0x30c>)
 80013c6:	f001 fa29 	bl	800281c <extractFloat>
 80013ca:	eef0 7a40 	vmov.f32	s15, s0
 80013ce:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
                	rotMatrixBuffer[3] = extractFloat(m_dataBuffer, &index); // roll
 80013d2:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80013d6:	4619      	mov	r1, r3
 80013d8:	487a      	ldr	r0, [pc, #488]	@ (80015c4 <MTi_step+0x30c>)
 80013da:	f001 fa1f 	bl	800281c <extractFloat>
 80013de:	eef0 7a40 	vmov.f32	s15, s0
 80013e2:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
                	rotMatrixBuffer[4] = extractFloat(m_dataBuffer, &index); // pitch
 80013e6:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80013ea:	4619      	mov	r1, r3
 80013ec:	4875      	ldr	r0, [pc, #468]	@ (80015c4 <MTi_step+0x30c>)
 80013ee:	f001 fa15 	bl	800281c <extractFloat>
 80013f2:	eef0 7a40 	vmov.f32	s15, s0
 80013f6:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
                	rotMatrixBuffer[5] = extractFloat(m_dataBuffer, &index); // yaw
 80013fa:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80013fe:	4619      	mov	r1, r3
 8001400:	4870      	ldr	r0, [pc, #448]	@ (80015c4 <MTi_step+0x30c>)
 8001402:	f001 fa0b 	bl	800281c <extractFloat>
 8001406:	eef0 7a40 	vmov.f32	s15, s0
 800140a:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
                	rotMatrixBuffer[6] = extractFloat(m_dataBuffer, &index); // roll
 800140e:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001412:	4619      	mov	r1, r3
 8001414:	486b      	ldr	r0, [pc, #428]	@ (80015c4 <MTi_step+0x30c>)
 8001416:	f001 fa01 	bl	800281c <extractFloat>
 800141a:	eef0 7a40 	vmov.f32	s15, s0
 800141e:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
                	rotMatrixBuffer[7] = extractFloat(m_dataBuffer, &index); // pitch
 8001422:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001426:	4619      	mov	r1, r3
 8001428:	4866      	ldr	r0, [pc, #408]	@ (80015c4 <MTi_step+0x30c>)
 800142a:	f001 f9f7 	bl	800281c <extractFloat>
 800142e:	eef0 7a40 	vmov.f32	s15, s0
 8001432:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
                	rotMatrixBuffer[8] = extractFloat(m_dataBuffer, &index); // yaw
 8001436:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800143a:	4619      	mov	r1, r3
 800143c:	4861      	ldr	r0, [pc, #388]	@ (80015c4 <MTi_step+0x30c>)
 800143e:	f001 f9ed 	bl	800281c <extractFloat>
 8001442:	eef0 7a40 	vmov.f32	s15, s0
 8001446:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
                }

                dataId   = extractUint16(m_dataBuffer, &index);
 800144a:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800144e:	4619      	mov	r1, r3
 8001450:	485c      	ldr	r0, [pc, #368]	@ (80015c4 <MTi_step+0x30c>)
 8001452:	f001 f96a 	bl	800272a <extractUint16>
 8001456:	4603      	mov	r3, r0
 8001458:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
				dataSize = extractUint8(m_dataBuffer, &index);
 800145c:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001460:	4619      	mov	r1, r3
 8001462:	4858      	ldr	r0, [pc, #352]	@ (80015c4 <MTi_step+0x30c>)
 8001464:	f001 f949 	bl	80026fa <extractUint8>
 8001468:	4603      	mov	r3, r0
 800146a:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d
				float quatBuffer[9];
				if (dataId == 0x2010) {
 800146e:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 8001472:	f242 0210 	movw	r2, #8208	@ 0x2010
 8001476:	4293      	cmp	r3, r2
 8001478:	d127      	bne.n	80014ca <MTi_step+0x212>
					quatBuffer[0] = extractFloat(m_dataBuffer, &index);
 800147a:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800147e:	4619      	mov	r1, r3
 8001480:	4850      	ldr	r0, [pc, #320]	@ (80015c4 <MTi_step+0x30c>)
 8001482:	f001 f9cb 	bl	800281c <extractFloat>
 8001486:	eef0 7a40 	vmov.f32	s15, s0
 800148a:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
					quatBuffer[1] = extractFloat(m_dataBuffer, &index);
 800148e:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001492:	4619      	mov	r1, r3
 8001494:	484b      	ldr	r0, [pc, #300]	@ (80015c4 <MTi_step+0x30c>)
 8001496:	f001 f9c1 	bl	800281c <extractFloat>
 800149a:	eef0 7a40 	vmov.f32	s15, s0
 800149e:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
					quatBuffer[2] = extractFloat(m_dataBuffer, &index);
 80014a2:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80014a6:	4619      	mov	r1, r3
 80014a8:	4846      	ldr	r0, [pc, #280]	@ (80015c4 <MTi_step+0x30c>)
 80014aa:	f001 f9b7 	bl	800281c <extractFloat>
 80014ae:	eef0 7a40 	vmov.f32	s15, s0
 80014b2:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
					quatBuffer[3] = extractFloat(m_dataBuffer, &index);
 80014b6:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80014ba:	4619      	mov	r1, r3
 80014bc:	4841      	ldr	r0, [pc, #260]	@ (80015c4 <MTi_step+0x30c>)
 80014be:	f001 f9ad 	bl	800281c <extractFloat>
 80014c2:	eef0 7a40 	vmov.f32	s15, s0
 80014c6:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c

				}
				int len;

                len = snprintf(UART_buffer, sizeof(UART_buffer), "Rotation Matrix:\n  %.2f %.2f %.2f\n %.2f %.2f %.2f\n %.2f %.2f %.2f\n ",rotMatrixBuffer[0],rotMatrixBuffer[1],rotMatrixBuffer[2],rotMatrixBuffer[3],rotMatrixBuffer[4],rotMatrixBuffer[5],rotMatrixBuffer[6],rotMatrixBuffer[7],rotMatrixBuffer[8]);
 80014ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014cc:	4618      	mov	r0, r3
 80014ce:	f7ff f85b 	bl	8000588 <__aeabi_f2d>
 80014d2:	e9c7 0108 	strd	r0, r1, [r7, #32]
 80014d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80014d8:	4618      	mov	r0, r3
 80014da:	f7ff f855 	bl	8000588 <__aeabi_f2d>
 80014de:	e9c7 0106 	strd	r0, r1, [r7, #24]
 80014e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80014e4:	4618      	mov	r0, r3
 80014e6:	f7ff f84f 	bl	8000588 <__aeabi_f2d>
 80014ea:	e9c7 0104 	strd	r0, r1, [r7, #16]
 80014ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80014f0:	4618      	mov	r0, r3
 80014f2:	f7ff f849 	bl	8000588 <__aeabi_f2d>
 80014f6:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80014fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80014fc:	4618      	mov	r0, r3
 80014fe:	f7ff f843 	bl	8000588 <__aeabi_f2d>
 8001502:	e9c7 0100 	strd	r0, r1, [r7]
 8001506:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001508:	4618      	mov	r0, r3
 800150a:	f7ff f83d 	bl	8000588 <__aeabi_f2d>
 800150e:	4682      	mov	sl, r0
 8001510:	468b      	mov	fp, r1
 8001512:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001514:	4618      	mov	r0, r3
 8001516:	f7ff f837 	bl	8000588 <__aeabi_f2d>
 800151a:	4680      	mov	r8, r0
 800151c:	4689      	mov	r9, r1
 800151e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001520:	4618      	mov	r0, r3
 8001522:	f7ff f831 	bl	8000588 <__aeabi_f2d>
 8001526:	4604      	mov	r4, r0
 8001528:	460d      	mov	r5, r1
 800152a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800152c:	4618      	mov	r0, r3
 800152e:	f7ff f82b 	bl	8000588 <__aeabi_f2d>
 8001532:	4602      	mov	r2, r0
 8001534:	460b      	mov	r3, r1
 8001536:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800153a:	e9cd 450e 	strd	r4, r5, [sp, #56]	@ 0x38
 800153e:	e9cd 890c 	strd	r8, r9, [sp, #48]	@ 0x30
 8001542:	e9cd ab0a 	strd	sl, fp, [sp, #40]	@ 0x28
 8001546:	ed97 7b00 	vldr	d7, [r7]
 800154a:	ed8d 7b08 	vstr	d7, [sp, #32]
 800154e:	ed97 7b02 	vldr	d7, [r7, #8]
 8001552:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001556:	ed97 7b04 	vldr	d7, [r7, #16]
 800155a:	ed8d 7b04 	vstr	d7, [sp, #16]
 800155e:	ed97 7b06 	vldr	d7, [r7, #24]
 8001562:	ed8d 7b02 	vstr	d7, [sp, #8]
 8001566:	ed97 7b08 	vldr	d7, [r7, #32]
 800156a:	ed8d 7b00 	vstr	d7, [sp]
 800156e:	4a1c      	ldr	r2, [pc, #112]	@ (80015e0 <MTi_step+0x328>)
 8001570:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001574:	481b      	ldr	r0, [pc, #108]	@ (80015e4 <MTi_step+0x32c>)
 8001576:	f005 f8ff 	bl	8006778 <sniprintf>
 800157a:	67b8      	str	r0, [r7, #120]	@ 0x78
                HAL_UART_Transmit(&huart2, (uint8_t *)UART_buffer, len, 10000);
 800157c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800157e:	b29a      	uxth	r2, r3
 8001580:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001584:	4917      	ldr	r1, [pc, #92]	@ (80015e4 <MTi_step+0x32c>)
 8001586:	4818      	ldr	r0, [pc, #96]	@ (80015e8 <MTi_step+0x330>)
 8001588:	f004 f820 	bl	80055cc <HAL_UART_Transmit>

				len = snprintf(UART_buffer, sizeof(UART_buffer), "Quaternion: %.2f %.2f %.2f %.2f\n",quatBuffer[0],quatBuffer[1],quatBuffer[2],quatBuffer[3]);
 800158c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800158e:	4618      	mov	r0, r3
 8001590:	f7fe fffa 	bl	8000588 <__aeabi_f2d>
 8001594:	4604      	mov	r4, r0
 8001596:	460d      	mov	r5, r1
 8001598:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800159a:	4618      	mov	r0, r3
 800159c:	f7fe fff4 	bl	8000588 <__aeabi_f2d>
 80015a0:	4680      	mov	r8, r0
 80015a2:	4689      	mov	r9, r1
 80015a4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80015a6:	4618      	mov	r0, r3
 80015a8:	f7fe ffee 	bl	8000588 <__aeabi_f2d>
 80015ac:	4682      	mov	sl, r0
 80015ae:	468b      	mov	fp, r1
 80015b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80015b2:	4618      	mov	r0, r3
 80015b4:	f7fe ffe8 	bl	8000588 <__aeabi_f2d>
 80015b8:	4602      	mov	r2, r0
 80015ba:	460b      	mov	r3, r1
 80015bc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80015c0:	e014      	b.n	80015ec <MTi_step+0x334>
 80015c2:	bf00      	nop
 80015c4:	20000308 	.word	0x20000308
 80015c8:	20000304 	.word	0x20000304
 80015cc:	20000590 	.word	0x20000590
 80015d0:	20000594 	.word	0x20000594
 80015d4:	2000058c 	.word	0x2000058c
 80015d8:	2000058e 	.word	0x2000058e
 80015dc:	2000030a 	.word	0x2000030a
 80015e0:	08008b58 	.word	0x08008b58
 80015e4:	20000200 	.word	0x20000200
 80015e8:	200006c0 	.word	0x200006c0
 80015ec:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80015f0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80015f4:	e9cd 4500 	strd	r4, r5, [sp]
 80015f8:	4a29      	ldr	r2, [pc, #164]	@ (80016a0 <MTi_step+0x3e8>)
 80015fa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80015fe:	4829      	ldr	r0, [pc, #164]	@ (80016a4 <MTi_step+0x3ec>)
 8001600:	f005 f8ba 	bl	8006778 <sniprintf>
 8001604:	67b8      	str	r0, [r7, #120]	@ 0x78
				HAL_UART_Transmit(&huart2, (uint8_t *)UART_buffer, len, 10000);
 8001606:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001608:	b29a      	uxth	r2, r3
 800160a:	f242 7310 	movw	r3, #10000	@ 0x2710
 800160e:	4925      	ldr	r1, [pc, #148]	@ (80016a4 <MTi_step+0x3ec>)
 8001610:	4825      	ldr	r0, [pc, #148]	@ (80016a8 <MTi_step+0x3f0>)
 8001612:	f003 ffdb 	bl	80055cc <HAL_UART_Transmit>

				len = snprintf(UART_buffer, sizeof(UART_buffer), "g in body: %.2f %.2f %.2f\n",-9.81*rotMatrixBuffer[2],-9.81*rotMatrixBuffer[5],-9.81*rotMatrixBuffer[8]);
 8001616:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001618:	4618      	mov	r0, r3
 800161a:	f7fe ffb5 	bl	8000588 <__aeabi_f2d>
 800161e:	a31e      	add	r3, pc, #120	@ (adr r3, 8001698 <MTi_step+0x3e0>)
 8001620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001624:	f7ff f808 	bl	8000638 <__aeabi_dmul>
 8001628:	4602      	mov	r2, r0
 800162a:	460b      	mov	r3, r1
 800162c:	4614      	mov	r4, r2
 800162e:	461d      	mov	r5, r3
 8001630:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001632:	4618      	mov	r0, r3
 8001634:	f7fe ffa8 	bl	8000588 <__aeabi_f2d>
 8001638:	a317      	add	r3, pc, #92	@ (adr r3, 8001698 <MTi_step+0x3e0>)
 800163a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800163e:	f7fe fffb 	bl	8000638 <__aeabi_dmul>
 8001642:	4602      	mov	r2, r0
 8001644:	460b      	mov	r3, r1
 8001646:	4690      	mov	r8, r2
 8001648:	4699      	mov	r9, r3
 800164a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800164c:	4618      	mov	r0, r3
 800164e:	f7fe ff9b 	bl	8000588 <__aeabi_f2d>
 8001652:	a311      	add	r3, pc, #68	@ (adr r3, 8001698 <MTi_step+0x3e0>)
 8001654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001658:	f7fe ffee 	bl	8000638 <__aeabi_dmul>
 800165c:	4602      	mov	r2, r0
 800165e:	460b      	mov	r3, r1
 8001660:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001664:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001668:	e9cd 4500 	strd	r4, r5, [sp]
 800166c:	4a0f      	ldr	r2, [pc, #60]	@ (80016ac <MTi_step+0x3f4>)
 800166e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001672:	480c      	ldr	r0, [pc, #48]	@ (80016a4 <MTi_step+0x3ec>)
 8001674:	f005 f880 	bl	8006778 <sniprintf>
 8001678:	67b8      	str	r0, [r7, #120]	@ 0x78
				HAL_UART_Transmit(&huart2, (uint8_t *)UART_buffer, len, 10000);
 800167a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800167c:	b29a      	uxth	r2, r3
 800167e:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001682:	4908      	ldr	r1, [pc, #32]	@ (80016a4 <MTi_step+0x3ec>)
 8001684:	4808      	ldr	r0, [pc, #32]	@ (80016a8 <MTi_step+0x3f0>)
 8001686:	f003 ffa1 	bl	80055cc <HAL_UART_Transmit>
			}
		}
	}
}
 800168a:	bf00      	nop
 800168c:	3780      	adds	r7, #128	@ 0x80
 800168e:	46bd      	mov	sp, r7
 8001690:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001694:	f3af 8000 	nop.w
 8001698:	51eb851f 	.word	0x51eb851f
 800169c:	c0239eb8 	.word	0xc0239eb8
 80016a0:	08008b9c 	.word	0x08008b9c
 80016a4:	20000200 	.word	0x20000200
 80016a8:	200006c0 	.word	0x200006c0
 80016ac:	08008bc0 	.word	0x08008bc0

080016b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016b6:	f001 f8f1 	bl	800289c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016ba:	f000 f833 	bl	8001724 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016be:	f000 f9c1 	bl	8001a44 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80016c2:	f000 f995 	bl	80019f0 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80016c6:	f000 f89f 	bl	8001808 <MX_I2C1_Init>
  MX_TIM2_Init();
 80016ca:	f000 f8cd 	bl	8001868 <MX_TIM2_Init>
  MX_UART5_Init();
 80016ce:	f000 f965 	bl	800199c <MX_UART5_Init>
  MX_TIM3_Init();
 80016d2:	f000 f915 	bl	8001900 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2); // Start TIM2 interrupts
 80016d6:	480f      	ldr	r0, [pc, #60]	@ (8001714 <main+0x64>)
 80016d8:	f003 fb02 	bl	8004ce0 <HAL_TIM_Base_Start_IT>


//  stepperControl_init();
//  app_start(&huart5);
//
    uint8_t sampleRate = 0x03;
 80016dc:	2303      	movs	r3, #3
 80016de:	71fb      	strb	r3, [r7, #7]
    MTi_init(sampleRate,&huart2);
 80016e0:	79fb      	ldrb	r3, [r7, #7]
 80016e2:	490d      	ldr	r1, [pc, #52]	@ (8001718 <main+0x68>)
 80016e4:	4618      	mov	r0, r3
 80016e6:	f7ff fbf7 	bl	8000ed8 <MTi_init>
    MTi_goToMeasurement();
 80016ea:	f7ff fdc1 	bl	8001270 <MTi_goToMeasurement>

	HAL_GPIO_WritePin(RESET_PORT, RESET_PIN, GPIO_PIN_SET);
 80016ee:	2201      	movs	r2, #1
 80016f0:	2120      	movs	r1, #32
 80016f2:	480a      	ldr	r0, [pc, #40]	@ (800171c <main+0x6c>)
 80016f4:	f001 fc26 	bl	8002f44 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80016f8:	2064      	movs	r0, #100	@ 0x64
 80016fa:	f001 f941 	bl	8002980 <HAL_Delay>
	HAL_GPIO_WritePin(RESET_PORT, RESET_PIN, GPIO_PIN_RESET);
 80016fe:	2200      	movs	r2, #0
 8001700:	2120      	movs	r1, #32
 8001702:	4806      	ldr	r0, [pc, #24]	@ (800171c <main+0x6c>)
 8001704:	f001 fc1e 	bl	8002f44 <HAL_GPIO_WritePin>

	HAL_TIM_Base_Start_IT(&htim3); // Start TIM3 interrupts to take measurements
 8001708:	4805      	ldr	r0, [pc, #20]	@ (8001720 <main+0x70>)
 800170a:	f003 fae9 	bl	8004ce0 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800170e:	bf00      	nop
 8001710:	e7fd      	b.n	800170e <main+0x5e>
 8001712:	bf00      	nop
 8001714:	200005e8 	.word	0x200005e8
 8001718:	200006c0 	.word	0x200006c0
 800171c:	40020400 	.word	0x40020400
 8001720:	20000630 	.word	0x20000630

08001724 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b094      	sub	sp, #80	@ 0x50
 8001728:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800172a:	f107 031c 	add.w	r3, r7, #28
 800172e:	2234      	movs	r2, #52	@ 0x34
 8001730:	2100      	movs	r1, #0
 8001732:	4618      	mov	r0, r3
 8001734:	f005 f897 	bl	8006866 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001738:	f107 0308 	add.w	r3, r7, #8
 800173c:	2200      	movs	r2, #0
 800173e:	601a      	str	r2, [r3, #0]
 8001740:	605a      	str	r2, [r3, #4]
 8001742:	609a      	str	r2, [r3, #8]
 8001744:	60da      	str	r2, [r3, #12]
 8001746:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001748:	2300      	movs	r3, #0
 800174a:	607b      	str	r3, [r7, #4]
 800174c:	4b2c      	ldr	r3, [pc, #176]	@ (8001800 <SystemClock_Config+0xdc>)
 800174e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001750:	4a2b      	ldr	r2, [pc, #172]	@ (8001800 <SystemClock_Config+0xdc>)
 8001752:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001756:	6413      	str	r3, [r2, #64]	@ 0x40
 8001758:	4b29      	ldr	r3, [pc, #164]	@ (8001800 <SystemClock_Config+0xdc>)
 800175a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800175c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001760:	607b      	str	r3, [r7, #4]
 8001762:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001764:	2300      	movs	r3, #0
 8001766:	603b      	str	r3, [r7, #0]
 8001768:	4b26      	ldr	r3, [pc, #152]	@ (8001804 <SystemClock_Config+0xe0>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a25      	ldr	r2, [pc, #148]	@ (8001804 <SystemClock_Config+0xe0>)
 800176e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001772:	6013      	str	r3, [r2, #0]
 8001774:	4b23      	ldr	r3, [pc, #140]	@ (8001804 <SystemClock_Config+0xe0>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800177c:	603b      	str	r3, [r7, #0]
 800177e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001780:	2302      	movs	r3, #2
 8001782:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001784:	2301      	movs	r3, #1
 8001786:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001788:	2310      	movs	r3, #16
 800178a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800178c:	2302      	movs	r3, #2
 800178e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001790:	2300      	movs	r3, #0
 8001792:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001794:	2308      	movs	r3, #8
 8001796:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001798:	23b4      	movs	r3, #180	@ 0xb4
 800179a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800179c:	2302      	movs	r3, #2
 800179e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80017a0:	2302      	movs	r3, #2
 80017a2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80017a4:	2302      	movs	r3, #2
 80017a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017a8:	f107 031c 	add.w	r3, r7, #28
 80017ac:	4618      	mov	r0, r3
 80017ae:	f002 ffa9 	bl	8004704 <HAL_RCC_OscConfig>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d001      	beq.n	80017bc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80017b8:	f000 fa48 	bl	8001c4c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80017bc:	f002 fc08 	bl	8003fd0 <HAL_PWREx_EnableOverDrive>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d001      	beq.n	80017ca <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80017c6:	f000 fa41 	bl	8001c4c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017ca:	230f      	movs	r3, #15
 80017cc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017ce:	2302      	movs	r3, #2
 80017d0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017d2:	2300      	movs	r3, #0
 80017d4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80017d6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80017da:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80017dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017e0:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80017e2:	f107 0308 	add.w	r3, r7, #8
 80017e6:	2105      	movs	r1, #5
 80017e8:	4618      	mov	r0, r3
 80017ea:	f002 fc41 	bl	8004070 <HAL_RCC_ClockConfig>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d001      	beq.n	80017f8 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80017f4:	f000 fa2a 	bl	8001c4c <Error_Handler>
  }
}
 80017f8:	bf00      	nop
 80017fa:	3750      	adds	r7, #80	@ 0x50
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	40023800 	.word	0x40023800
 8001804:	40007000 	.word	0x40007000

08001808 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800180c:	4b13      	ldr	r3, [pc, #76]	@ (800185c <MX_I2C1_Init+0x54>)
 800180e:	4a14      	ldr	r2, [pc, #80]	@ (8001860 <MX_I2C1_Init+0x58>)
 8001810:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001812:	4b12      	ldr	r3, [pc, #72]	@ (800185c <MX_I2C1_Init+0x54>)
 8001814:	4a13      	ldr	r2, [pc, #76]	@ (8001864 <MX_I2C1_Init+0x5c>)
 8001816:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_16_9;
 8001818:	4b10      	ldr	r3, [pc, #64]	@ (800185c <MX_I2C1_Init+0x54>)
 800181a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800181e:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001820:	4b0e      	ldr	r3, [pc, #56]	@ (800185c <MX_I2C1_Init+0x54>)
 8001822:	2200      	movs	r2, #0
 8001824:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001826:	4b0d      	ldr	r3, [pc, #52]	@ (800185c <MX_I2C1_Init+0x54>)
 8001828:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800182c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800182e:	4b0b      	ldr	r3, [pc, #44]	@ (800185c <MX_I2C1_Init+0x54>)
 8001830:	2200      	movs	r2, #0
 8001832:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001834:	4b09      	ldr	r3, [pc, #36]	@ (800185c <MX_I2C1_Init+0x54>)
 8001836:	2200      	movs	r2, #0
 8001838:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800183a:	4b08      	ldr	r3, [pc, #32]	@ (800185c <MX_I2C1_Init+0x54>)
 800183c:	2200      	movs	r2, #0
 800183e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001840:	4b06      	ldr	r3, [pc, #24]	@ (800185c <MX_I2C1_Init+0x54>)
 8001842:	2200      	movs	r2, #0
 8001844:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001846:	4805      	ldr	r0, [pc, #20]	@ (800185c <MX_I2C1_Init+0x54>)
 8001848:	f001 fbae 	bl	8002fa8 <HAL_I2C_Init>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d001      	beq.n	8001856 <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 8001852:	f000 f9fb 	bl	8001c4c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001856:	bf00      	nop
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	20000594 	.word	0x20000594
 8001860:	40005400 	.word	0x40005400
 8001864:	00061a80 	.word	0x00061a80

08001868 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b086      	sub	sp, #24
 800186c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800186e:	f107 0308 	add.w	r3, r7, #8
 8001872:	2200      	movs	r2, #0
 8001874:	601a      	str	r2, [r3, #0]
 8001876:	605a      	str	r2, [r3, #4]
 8001878:	609a      	str	r2, [r3, #8]
 800187a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800187c:	463b      	mov	r3, r7
 800187e:	2200      	movs	r2, #0
 8001880:	601a      	str	r2, [r3, #0]
 8001882:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001884:	4b1d      	ldr	r3, [pc, #116]	@ (80018fc <MX_TIM2_Init+0x94>)
 8001886:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800188a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 17999;
 800188c:	4b1b      	ldr	r3, [pc, #108]	@ (80018fc <MX_TIM2_Init+0x94>)
 800188e:	f244 624f 	movw	r2, #17999	@ 0x464f
 8001892:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001894:	4b19      	ldr	r3, [pc, #100]	@ (80018fc <MX_TIM2_Init+0x94>)
 8001896:	2200      	movs	r2, #0
 8001898:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2;
 800189a:	4b18      	ldr	r3, [pc, #96]	@ (80018fc <MX_TIM2_Init+0x94>)
 800189c:	2202      	movs	r2, #2
 800189e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018a0:	4b16      	ldr	r3, [pc, #88]	@ (80018fc <MX_TIM2_Init+0x94>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018a6:	4b15      	ldr	r3, [pc, #84]	@ (80018fc <MX_TIM2_Init+0x94>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80018ac:	4813      	ldr	r0, [pc, #76]	@ (80018fc <MX_TIM2_Init+0x94>)
 80018ae:	f003 f9c7 	bl	8004c40 <HAL_TIM_Base_Init>
 80018b2:	4603      	mov	r3, r0
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d001      	beq.n	80018bc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80018b8:	f000 f9c8 	bl	8001c4c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018c0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80018c2:	f107 0308 	add.w	r3, r7, #8
 80018c6:	4619      	mov	r1, r3
 80018c8:	480c      	ldr	r0, [pc, #48]	@ (80018fc <MX_TIM2_Init+0x94>)
 80018ca:	f003 fb69 	bl	8004fa0 <HAL_TIM_ConfigClockSource>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d001      	beq.n	80018d8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80018d4:	f000 f9ba 	bl	8001c4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018d8:	2300      	movs	r3, #0
 80018da:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018dc:	2300      	movs	r3, #0
 80018de:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80018e0:	463b      	mov	r3, r7
 80018e2:	4619      	mov	r1, r3
 80018e4:	4805      	ldr	r0, [pc, #20]	@ (80018fc <MX_TIM2_Init+0x94>)
 80018e6:	f003 fd91 	bl	800540c <HAL_TIMEx_MasterConfigSynchronization>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d001      	beq.n	80018f4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80018f0:	f000 f9ac 	bl	8001c4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80018f4:	bf00      	nop
 80018f6:	3718      	adds	r7, #24
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	200005e8 	.word	0x200005e8

08001900 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b086      	sub	sp, #24
 8001904:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001906:	f107 0308 	add.w	r3, r7, #8
 800190a:	2200      	movs	r2, #0
 800190c:	601a      	str	r2, [r3, #0]
 800190e:	605a      	str	r2, [r3, #4]
 8001910:	609a      	str	r2, [r3, #8]
 8001912:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001914:	463b      	mov	r3, r7
 8001916:	2200      	movs	r2, #0
 8001918:	601a      	str	r2, [r3, #0]
 800191a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800191c:	4b1d      	ldr	r3, [pc, #116]	@ (8001994 <MX_TIM3_Init+0x94>)
 800191e:	4a1e      	ldr	r2, [pc, #120]	@ (8001998 <MX_TIM3_Init+0x98>)
 8001920:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1799;
 8001922:	4b1c      	ldr	r3, [pc, #112]	@ (8001994 <MX_TIM3_Init+0x94>)
 8001924:	f240 7207 	movw	r2, #1799	@ 0x707
 8001928:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800192a:	4b1a      	ldr	r3, [pc, #104]	@ (8001994 <MX_TIM3_Init+0x94>)
 800192c:	2200      	movs	r2, #0
 800192e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8001930:	4b18      	ldr	r3, [pc, #96]	@ (8001994 <MX_TIM3_Init+0x94>)
 8001932:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001936:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001938:	4b16      	ldr	r3, [pc, #88]	@ (8001994 <MX_TIM3_Init+0x94>)
 800193a:	2200      	movs	r2, #0
 800193c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800193e:	4b15      	ldr	r3, [pc, #84]	@ (8001994 <MX_TIM3_Init+0x94>)
 8001940:	2200      	movs	r2, #0
 8001942:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001944:	4813      	ldr	r0, [pc, #76]	@ (8001994 <MX_TIM3_Init+0x94>)
 8001946:	f003 f97b 	bl	8004c40 <HAL_TIM_Base_Init>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d001      	beq.n	8001954 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001950:	f000 f97c 	bl	8001c4c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001954:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001958:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800195a:	f107 0308 	add.w	r3, r7, #8
 800195e:	4619      	mov	r1, r3
 8001960:	480c      	ldr	r0, [pc, #48]	@ (8001994 <MX_TIM3_Init+0x94>)
 8001962:	f003 fb1d 	bl	8004fa0 <HAL_TIM_ConfigClockSource>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d001      	beq.n	8001970 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 800196c:	f000 f96e 	bl	8001c4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001970:	2300      	movs	r3, #0
 8001972:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001974:	2300      	movs	r3, #0
 8001976:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001978:	463b      	mov	r3, r7
 800197a:	4619      	mov	r1, r3
 800197c:	4805      	ldr	r0, [pc, #20]	@ (8001994 <MX_TIM3_Init+0x94>)
 800197e:	f003 fd45 	bl	800540c <HAL_TIMEx_MasterConfigSynchronization>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d001      	beq.n	800198c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001988:	f000 f960 	bl	8001c4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800198c:	bf00      	nop
 800198e:	3718      	adds	r7, #24
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	20000630 	.word	0x20000630
 8001998:	40000400 	.word	0x40000400

0800199c <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80019a0:	4b11      	ldr	r3, [pc, #68]	@ (80019e8 <MX_UART5_Init+0x4c>)
 80019a2:	4a12      	ldr	r2, [pc, #72]	@ (80019ec <MX_UART5_Init+0x50>)
 80019a4:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 80019a6:	4b10      	ldr	r3, [pc, #64]	@ (80019e8 <MX_UART5_Init+0x4c>)
 80019a8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80019ac:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80019ae:	4b0e      	ldr	r3, [pc, #56]	@ (80019e8 <MX_UART5_Init+0x4c>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80019b4:	4b0c      	ldr	r3, [pc, #48]	@ (80019e8 <MX_UART5_Init+0x4c>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80019ba:	4b0b      	ldr	r3, [pc, #44]	@ (80019e8 <MX_UART5_Init+0x4c>)
 80019bc:	2200      	movs	r2, #0
 80019be:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80019c0:	4b09      	ldr	r3, [pc, #36]	@ (80019e8 <MX_UART5_Init+0x4c>)
 80019c2:	220c      	movs	r2, #12
 80019c4:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019c6:	4b08      	ldr	r3, [pc, #32]	@ (80019e8 <MX_UART5_Init+0x4c>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80019cc:	4b06      	ldr	r3, [pc, #24]	@ (80019e8 <MX_UART5_Init+0x4c>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80019d2:	4805      	ldr	r0, [pc, #20]	@ (80019e8 <MX_UART5_Init+0x4c>)
 80019d4:	f003 fdaa 	bl	800552c <HAL_UART_Init>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d001      	beq.n	80019e2 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 80019de:	f000 f935 	bl	8001c4c <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80019e2:	bf00      	nop
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	20000678 	.word	0x20000678
 80019ec:	40005000 	.word	0x40005000

080019f0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80019f4:	4b11      	ldr	r3, [pc, #68]	@ (8001a3c <MX_USART2_UART_Init+0x4c>)
 80019f6:	4a12      	ldr	r2, [pc, #72]	@ (8001a40 <MX_USART2_UART_Init+0x50>)
 80019f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 80019fa:	4b10      	ldr	r3, [pc, #64]	@ (8001a3c <MX_USART2_UART_Init+0x4c>)
 80019fc:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 8001a00:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a02:	4b0e      	ldr	r3, [pc, #56]	@ (8001a3c <MX_USART2_UART_Init+0x4c>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a08:	4b0c      	ldr	r3, [pc, #48]	@ (8001a3c <MX_USART2_UART_Init+0x4c>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a0e:	4b0b      	ldr	r3, [pc, #44]	@ (8001a3c <MX_USART2_UART_Init+0x4c>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a14:	4b09      	ldr	r3, [pc, #36]	@ (8001a3c <MX_USART2_UART_Init+0x4c>)
 8001a16:	220c      	movs	r2, #12
 8001a18:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a1a:	4b08      	ldr	r3, [pc, #32]	@ (8001a3c <MX_USART2_UART_Init+0x4c>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a20:	4b06      	ldr	r3, [pc, #24]	@ (8001a3c <MX_USART2_UART_Init+0x4c>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a26:	4805      	ldr	r0, [pc, #20]	@ (8001a3c <MX_USART2_UART_Init+0x4c>)
 8001a28:	f003 fd80 	bl	800552c <HAL_UART_Init>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001a32:	f000 f90b 	bl	8001c4c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a36:	bf00      	nop
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	200006c0 	.word	0x200006c0
 8001a40:	40004400 	.word	0x40004400

08001a44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b08a      	sub	sp, #40	@ 0x28
 8001a48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a4a:	f107 0314 	add.w	r3, r7, #20
 8001a4e:	2200      	movs	r2, #0
 8001a50:	601a      	str	r2, [r3, #0]
 8001a52:	605a      	str	r2, [r3, #4]
 8001a54:	609a      	str	r2, [r3, #8]
 8001a56:	60da      	str	r2, [r3, #12]
 8001a58:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	613b      	str	r3, [r7, #16]
 8001a5e:	4b77      	ldr	r3, [pc, #476]	@ (8001c3c <MX_GPIO_Init+0x1f8>)
 8001a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a62:	4a76      	ldr	r2, [pc, #472]	@ (8001c3c <MX_GPIO_Init+0x1f8>)
 8001a64:	f043 0304 	orr.w	r3, r3, #4
 8001a68:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a6a:	4b74      	ldr	r3, [pc, #464]	@ (8001c3c <MX_GPIO_Init+0x1f8>)
 8001a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6e:	f003 0304 	and.w	r3, r3, #4
 8001a72:	613b      	str	r3, [r7, #16]
 8001a74:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a76:	2300      	movs	r3, #0
 8001a78:	60fb      	str	r3, [r7, #12]
 8001a7a:	4b70      	ldr	r3, [pc, #448]	@ (8001c3c <MX_GPIO_Init+0x1f8>)
 8001a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a7e:	4a6f      	ldr	r2, [pc, #444]	@ (8001c3c <MX_GPIO_Init+0x1f8>)
 8001a80:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a84:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a86:	4b6d      	ldr	r3, [pc, #436]	@ (8001c3c <MX_GPIO_Init+0x1f8>)
 8001a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a8e:	60fb      	str	r3, [r7, #12]
 8001a90:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a92:	2300      	movs	r3, #0
 8001a94:	60bb      	str	r3, [r7, #8]
 8001a96:	4b69      	ldr	r3, [pc, #420]	@ (8001c3c <MX_GPIO_Init+0x1f8>)
 8001a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a9a:	4a68      	ldr	r2, [pc, #416]	@ (8001c3c <MX_GPIO_Init+0x1f8>)
 8001a9c:	f043 0301 	orr.w	r3, r3, #1
 8001aa0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aa2:	4b66      	ldr	r3, [pc, #408]	@ (8001c3c <MX_GPIO_Init+0x1f8>)
 8001aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa6:	f003 0301 	and.w	r3, r3, #1
 8001aaa:	60bb      	str	r3, [r7, #8]
 8001aac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aae:	2300      	movs	r3, #0
 8001ab0:	607b      	str	r3, [r7, #4]
 8001ab2:	4b62      	ldr	r3, [pc, #392]	@ (8001c3c <MX_GPIO_Init+0x1f8>)
 8001ab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab6:	4a61      	ldr	r2, [pc, #388]	@ (8001c3c <MX_GPIO_Init+0x1f8>)
 8001ab8:	f043 0302 	orr.w	r3, r3, #2
 8001abc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001abe:	4b5f      	ldr	r3, [pc, #380]	@ (8001c3c <MX_GPIO_Init+0x1f8>)
 8001ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ac2:	f003 0302 	and.w	r3, r3, #2
 8001ac6:	607b      	str	r3, [r7, #4]
 8001ac8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001aca:	2300      	movs	r3, #0
 8001acc:	603b      	str	r3, [r7, #0]
 8001ace:	4b5b      	ldr	r3, [pc, #364]	@ (8001c3c <MX_GPIO_Init+0x1f8>)
 8001ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad2:	4a5a      	ldr	r2, [pc, #360]	@ (8001c3c <MX_GPIO_Init+0x1f8>)
 8001ad4:	f043 0308 	orr.w	r3, r3, #8
 8001ad8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ada:	4b58      	ldr	r3, [pc, #352]	@ (8001c3c <MX_GPIO_Init+0x1f8>)
 8001adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ade:	f003 0308 	and.w	r3, r3, #8
 8001ae2:	603b      	str	r3, [r7, #0]
 8001ae4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, I2C_ADD0_Pin|I2C_ADD1_Pin|I2C_ADD2_Pin|PSEL_1_Pin, GPIO_PIN_SET);
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	f44f 7138 	mov.w	r1, #736	@ 0x2e0
 8001aec:	4854      	ldr	r0, [pc, #336]	@ (8001c40 <MX_GPIO_Init+0x1fc>)
 8001aee:	f001 fa29 	bl	8002f44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, STEP4_Pin|DIR3_Pin|STEP1_Pin|STEP2_Pin
 8001af2:	2200      	movs	r2, #0
 8001af4:	f24e 4132 	movw	r1, #58418	@ 0xe432
 8001af8:	4852      	ldr	r0, [pc, #328]	@ (8001c44 <MX_GPIO_Init+0x200>)
 8001afa:	f001 fa23 	bl	8002f44 <HAL_GPIO_WritePin>
                          |STEP3_Pin|DIR2_Pin|RESET_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PSEL_0_GPIO_Port, PSEL_0_Pin, GPIO_PIN_SET);
 8001afe:	2201      	movs	r2, #1
 8001b00:	2180      	movs	r1, #128	@ 0x80
 8001b02:	4851      	ldr	r0, [pc, #324]	@ (8001c48 <MX_GPIO_Init+0x204>)
 8001b04:	f001 fa1e 	bl	8002f44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DIR4_Pin|DIR1_Pin, GPIO_PIN_RESET);
 8001b08:	2200      	movs	r2, #0
 8001b0a:	f44f 61a0 	mov.w	r1, #1280	@ 0x500
 8001b0e:	484c      	ldr	r0, [pc, #304]	@ (8001c40 <MX_GPIO_Init+0x1fc>)
 8001b10:	f001 fa18 	bl	8002f44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001b14:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b1a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001b1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b20:	2300      	movs	r3, #0
 8001b22:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001b24:	f107 0314 	add.w	r3, r7, #20
 8001b28:	4619      	mov	r1, r3
 8001b2a:	4847      	ldr	r0, [pc, #284]	@ (8001c48 <MX_GPIO_Init+0x204>)
 8001b2c:	f001 f85e 	bl	8002bec <HAL_GPIO_Init>

  /*Configure GPIO pins : I2C_ADD0_Pin I2C_ADD1_Pin I2C_ADD2_Pin DIR4_Pin
                           PSEL_1_Pin DIR1_Pin */
  GPIO_InitStruct.Pin = I2C_ADD0_Pin|I2C_ADD1_Pin|I2C_ADD2_Pin|DIR4_Pin
 8001b30:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001b34:	617b      	str	r3, [r7, #20]
                          |PSEL_1_Pin|DIR1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b36:	2301      	movs	r3, #1
 8001b38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b42:	f107 0314 	add.w	r3, r7, #20
 8001b46:	4619      	mov	r1, r3
 8001b48:	483d      	ldr	r0, [pc, #244]	@ (8001c40 <MX_GPIO_Init+0x1fc>)
 8001b4a:	f001 f84f 	bl	8002bec <HAL_GPIO_Init>

  /*Configure GPIO pins : STEP4_Pin DIR3_Pin STEP1_Pin STEP2_Pin
                           STEP3_Pin DIR2_Pin */
  GPIO_InitStruct.Pin = STEP4_Pin|DIR3_Pin|STEP1_Pin|STEP2_Pin
 8001b4e:	f24e 4312 	movw	r3, #58386	@ 0xe412
 8001b52:	617b      	str	r3, [r7, #20]
                          |STEP3_Pin|DIR2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b54:	2301      	movs	r3, #1
 8001b56:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b60:	f107 0314 	add.w	r3, r7, #20
 8001b64:	4619      	mov	r1, r3
 8001b66:	4837      	ldr	r0, [pc, #220]	@ (8001c44 <MX_GPIO_Init+0x200>)
 8001b68:	f001 f840 	bl	8002bec <HAL_GPIO_Init>

  /*Configure GPIO pins : LIMIT_SWITCH2_Pin LIMIT_SWITCH1_Pin */
  GPIO_InitStruct.Pin = LIMIT_SWITCH2_Pin|LIMIT_SWITCH1_Pin;
 8001b6c:	2344      	movs	r3, #68	@ 0x44
 8001b6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b70:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001b74:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b76:	2300      	movs	r3, #0
 8001b78:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b7a:	f107 0314 	add.w	r3, r7, #20
 8001b7e:	4619      	mov	r1, r3
 8001b80:	4830      	ldr	r0, [pc, #192]	@ (8001c44 <MX_GPIO_Init+0x200>)
 8001b82:	f001 f833 	bl	8002bec <HAL_GPIO_Init>

  /*Configure GPIO pin : PSEL_0_Pin */
  GPIO_InitStruct.Pin = PSEL_0_Pin;
 8001b86:	2380      	movs	r3, #128	@ 0x80
 8001b88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b92:	2300      	movs	r3, #0
 8001b94:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PSEL_0_GPIO_Port, &GPIO_InitStruct);
 8001b96:	f107 0314 	add.w	r3, r7, #20
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	482a      	ldr	r0, [pc, #168]	@ (8001c48 <MX_GPIO_Init+0x204>)
 8001b9e:	f001 f825 	bl	8002bec <HAL_GPIO_Init>

  /*Configure GPIO pins : LIMIT_SWITCH4_Pin LIMIT_SWITCH3_Pin */
  GPIO_InitStruct.Pin = LIMIT_SWITCH4_Pin|LIMIT_SWITCH3_Pin;
 8001ba2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001ba6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001ba8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001bac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bb2:	f107 0314 	add.w	r3, r7, #20
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	4821      	ldr	r0, [pc, #132]	@ (8001c40 <MX_GPIO_Init+0x1fc>)
 8001bba:	f001 f817 	bl	8002bec <HAL_GPIO_Init>

  /*Configure GPIO pin : DATA_READY_Pin */
  GPIO_InitStruct.Pin = DATA_READY_Pin;
 8001bbe:	2308      	movs	r3, #8
 8001bc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001bc2:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001bc6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001bc8:	2302      	movs	r3, #2
 8001bca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DATA_READY_GPIO_Port, &GPIO_InitStruct);
 8001bcc:	f107 0314 	add.w	r3, r7, #20
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	481c      	ldr	r0, [pc, #112]	@ (8001c44 <MX_GPIO_Init+0x200>)
 8001bd4:	f001 f80a 	bl	8002bec <HAL_GPIO_Init>

  /*Configure GPIO pin : RESET_Pin */
  GPIO_InitStruct.Pin = RESET_Pin;
 8001bd8:	2320      	movs	r3, #32
 8001bda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be0:	2300      	movs	r3, #0
 8001be2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001be4:	2302      	movs	r3, #2
 8001be6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RESET_GPIO_Port, &GPIO_InitStruct);
 8001be8:	f107 0314 	add.w	r3, r7, #20
 8001bec:	4619      	mov	r1, r3
 8001bee:	4815      	ldr	r0, [pc, #84]	@ (8001c44 <MX_GPIO_Init+0x200>)
 8001bf0:	f000 fffc 	bl	8002bec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	2100      	movs	r1, #0
 8001bf8:	2008      	movs	r0, #8
 8001bfa:	f000 ffc0 	bl	8002b7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001bfe:	2008      	movs	r0, #8
 8001c00:	f000 ffd9 	bl	8002bb6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001c04:	2200      	movs	r2, #0
 8001c06:	2100      	movs	r1, #0
 8001c08:	2009      	movs	r0, #9
 8001c0a:	f000 ffb8 	bl	8002b7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001c0e:	2009      	movs	r0, #9
 8001c10:	f000 ffd1 	bl	8002bb6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001c14:	2200      	movs	r2, #0
 8001c16:	2100      	movs	r1, #0
 8001c18:	2017      	movs	r0, #23
 8001c1a:	f000 ffb0 	bl	8002b7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001c1e:	2017      	movs	r0, #23
 8001c20:	f000 ffc9 	bl	8002bb6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001c24:	2200      	movs	r2, #0
 8001c26:	2100      	movs	r1, #0
 8001c28:	2028      	movs	r0, #40	@ 0x28
 8001c2a:	f000 ffa8 	bl	8002b7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001c2e:	2028      	movs	r0, #40	@ 0x28
 8001c30:	f000 ffc1 	bl	8002bb6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001c34:	bf00      	nop
 8001c36:	3728      	adds	r7, #40	@ 0x28
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	40023800 	.word	0x40023800
 8001c40:	40020000 	.word	0x40020000
 8001c44:	40020400 	.word	0x40020400
 8001c48:	40020800 	.word	0x40020800

08001c4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c50:	b672      	cpsid	i
}
 8001c52:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c54:	bf00      	nop
 8001c56:	e7fd      	b.n	8001c54 <Error_Handler+0x8>

08001c58 <doStep>:
};

enum Status currentStatus;


void doStep() {
 8001c58:	b480      	push	{r7}
 8001c5a:	b083      	sub	sp, #12
 8001c5c:	af00      	add	r7, sp, #0

	for (int i = 0; i < 4; i++) {
 8001c5e:	2300      	movs	r3, #0
 8001c60:	607b      	str	r3, [r7, #4]
 8001c62:	e05c      	b.n	8001d1e <doStep+0xc6>
		StepperMotor *motor = motors[i];
 8001c64:	4a33      	ldr	r2, [pc, #204]	@ (8001d34 <doStep+0xdc>)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c6c:	603b      	str	r3, [r7, #0]
		if (motor->active) {
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	7e1b      	ldrb	r3, [r3, #24]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d050      	beq.n	8001d18 <doStep+0xc0>
			if (motor->currentPos < motor->desiredPos) {
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	691a      	ldr	r2, [r3, #16]
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	695b      	ldr	r3, [r3, #20]
 8001c7e:	429a      	cmp	r2, r3
 8001c80:	da23      	bge.n	8001cca <doStep+0x72>
				// Set direction for forward motion
				motor->dirPort->BSRR = (motor->dirPin << 16);
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	899b      	ldrh	r3, [r3, #12]
 8001c86:	461a      	mov	r2, r3
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	689b      	ldr	r3, [r3, #8]
 8001c8c:	0412      	lsls	r2, r2, #16
 8001c8e:	619a      	str	r2, [r3, #24]
				if (motor->toggleCount == 0) { // rising edge: set STEP high
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	7b9b      	ldrb	r3, [r3, #14]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d108      	bne.n	8001caa <doStep+0x52>
					motor->stepPort->BSRR = motor->stepPin;
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	889a      	ldrh	r2, [r3, #4]
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	619a      	str	r2, [r3, #24]
					motor->toggleCount = 1;
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	739a      	strb	r2, [r3, #14]
 8001ca8:	e036      	b.n	8001d18 <doStep+0xc0>
				} else { // falling edge: set STEP low and update position
					motor->stepPort->BSRR = (motor->stepPin << 16);
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	889b      	ldrh	r3, [r3, #4]
 8001cae:	461a      	mov	r2, r3
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	0412      	lsls	r2, r2, #16
 8001cb6:	619a      	str	r2, [r3, #24]
					motor->toggleCount = 0;
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	2200      	movs	r2, #0
 8001cbc:	739a      	strb	r2, [r3, #14]
					motor->currentPos++;
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	691b      	ldr	r3, [r3, #16]
 8001cc2:	1c5a      	adds	r2, r3, #1
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	611a      	str	r2, [r3, #16]
 8001cc8:	e026      	b.n	8001d18 <doStep+0xc0>
//					int len = snprintf(UART_buffer2, sizeof(UART_buffer2), "Motor %d At Position: %d\n",i,motor->currentPos);
//					HAL_UART_Transmit(&huart2, (uint8_t *)UART_buffer2, len, 10000);
				}
			} else if (motor->currentPos > motor->desiredPos) {
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	691a      	ldr	r2, [r3, #16]
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	695b      	ldr	r3, [r3, #20]
 8001cd2:	429a      	cmp	r2, r3
 8001cd4:	dd20      	ble.n	8001d18 <doStep+0xc0>
				// Set direction for reverse motion using DIR clear
				motor->dirPort->BSRR = motor->dirPin;
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	899a      	ldrh	r2, [r3, #12]
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	689b      	ldr	r3, [r3, #8]
 8001cde:	619a      	str	r2, [r3, #24]
				if (motor->toggleCount == 0) { // rising edge: set STEP high
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	7b9b      	ldrb	r3, [r3, #14]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d108      	bne.n	8001cfa <doStep+0xa2>
					motor->stepPort->BSRR = motor->stepPin;
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	889a      	ldrh	r2, [r3, #4]
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	619a      	str	r2, [r3, #24]
					motor->toggleCount = 1;
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	739a      	strb	r2, [r3, #14]
 8001cf8:	e00e      	b.n	8001d18 <doStep+0xc0>
				} else { // falling edge: set STEP low and update position
					motor->stepPort->BSRR = (motor->stepPin << 16);
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	889b      	ldrh	r3, [r3, #4]
 8001cfe:	461a      	mov	r2, r3
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	0412      	lsls	r2, r2, #16
 8001d06:	619a      	str	r2, [r3, #24]
					motor->toggleCount = 0;
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	739a      	strb	r2, [r3, #14]
					motor->currentPos--;
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	691b      	ldr	r3, [r3, #16]
 8001d12:	1e5a      	subs	r2, r3, #1
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	611a      	str	r2, [r3, #16]
	for (int i = 0; i < 4; i++) {
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	3301      	adds	r3, #1
 8001d1c:	607b      	str	r3, [r7, #4]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2b03      	cmp	r3, #3
 8001d22:	dd9f      	ble.n	8001c64 <doStep+0xc>
				}
			}
		}
	}

}
 8001d24:	bf00      	nop
 8001d26:	bf00      	nop
 8001d28:	370c      	adds	r7, #12
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr
 8001d32:	bf00      	nop
 8001d34:	20000000 	.word	0x20000000

08001d38 <HAL_GPIO_EXTI_Callback>:
			motor4.active = 0;
		}
	}
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b088      	sub	sp, #32
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	4603      	mov	r3, r0
 8001d40:	80fb      	strh	r3, [r7, #6]
	if(currentStatus == MANUAL_CONTROL) {
 8001d42:	4b5f      	ldr	r3, [pc, #380]	@ (8001ec0 <HAL_GPIO_EXTI_Callback+0x188>)
 8001d44:	781b      	ldrb	r3, [r3, #0]
 8001d46:	2b02      	cmp	r3, #2
 8001d48:	d137      	bne.n	8001dba <HAL_GPIO_EXTI_Callback+0x82>
	    if ((GPIO_Pin == LIMIT_SWITCH3_Pin) || (GPIO_Pin == LIMIT_SWITCH4_Pin) || (GPIO_Pin == LIMIT_SWITCH1_Pin)|| (GPIO_Pin == LIMIT_SWITCH2_Pin)) {
 8001d4a:	88fb      	ldrh	r3, [r7, #6]
 8001d4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001d50:	d009      	beq.n	8001d66 <HAL_GPIO_EXTI_Callback+0x2e>
 8001d52:	88fb      	ldrh	r3, [r7, #6]
 8001d54:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001d58:	d005      	beq.n	8001d66 <HAL_GPIO_EXTI_Callback+0x2e>
 8001d5a:	88fb      	ldrh	r3, [r7, #6]
 8001d5c:	2b40      	cmp	r3, #64	@ 0x40
 8001d5e:	d002      	beq.n	8001d66 <HAL_GPIO_EXTI_Callback+0x2e>
 8001d60:	88fb      	ldrh	r3, [r7, #6]
 8001d62:	2b04      	cmp	r3, #4
 8001d64:	d128      	bne.n	8001db8 <HAL_GPIO_EXTI_Callback+0x80>
			int len = snprintf(UART_buffer2, sizeof(UART_buffer2), "Interuppt triggered, entering safemode. Restart program when ready\n");
 8001d66:	4a57      	ldr	r2, [pc, #348]	@ (8001ec4 <HAL_GPIO_EXTI_Callback+0x18c>)
 8001d68:	2180      	movs	r1, #128	@ 0x80
 8001d6a:	4857      	ldr	r0, [pc, #348]	@ (8001ec8 <HAL_GPIO_EXTI_Callback+0x190>)
 8001d6c:	f004 fd04 	bl	8006778 <sniprintf>
 8001d70:	61f8      	str	r0, [r7, #28]
			HAL_UART_Transmit(&huart5, (uint8_t *)UART_buffer2, len, 100);
 8001d72:	69fb      	ldr	r3, [r7, #28]
 8001d74:	b29a      	uxth	r2, r3
 8001d76:	2364      	movs	r3, #100	@ 0x64
 8001d78:	4953      	ldr	r1, [pc, #332]	@ (8001ec8 <HAL_GPIO_EXTI_Callback+0x190>)
 8001d7a:	4854      	ldr	r0, [pc, #336]	@ (8001ecc <HAL_GPIO_EXTI_Callback+0x194>)
 8001d7c:	f003 fc26 	bl	80055cc <HAL_UART_Transmit>

	        motor1.active = 0;
 8001d80:	4b53      	ldr	r3, [pc, #332]	@ (8001ed0 <HAL_GPIO_EXTI_Callback+0x198>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	761a      	strb	r2, [r3, #24]
	        motor2.active = 0;
 8001d86:	4b53      	ldr	r3, [pc, #332]	@ (8001ed4 <HAL_GPIO_EXTI_Callback+0x19c>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	761a      	strb	r2, [r3, #24]
	        motor3.active = 0;
 8001d8c:	4b52      	ldr	r3, [pc, #328]	@ (8001ed8 <HAL_GPIO_EXTI_Callback+0x1a0>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	761a      	strb	r2, [r3, #24]
	        motor4.active = 0;
 8001d92:	4b52      	ldr	r3, [pc, #328]	@ (8001edc <HAL_GPIO_EXTI_Callback+0x1a4>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	761a      	strb	r2, [r3, #24]

	        motor1.currentPos = 0;
 8001d98:	4b4d      	ldr	r3, [pc, #308]	@ (8001ed0 <HAL_GPIO_EXTI_Callback+0x198>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	611a      	str	r2, [r3, #16]
	        motor2.currentPos = 0;
 8001d9e:	4b4d      	ldr	r3, [pc, #308]	@ (8001ed4 <HAL_GPIO_EXTI_Callback+0x19c>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	611a      	str	r2, [r3, #16]
	        motor3.currentPos = 0;
 8001da4:	4b4c      	ldr	r3, [pc, #304]	@ (8001ed8 <HAL_GPIO_EXTI_Callback+0x1a0>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	611a      	str	r2, [r3, #16]
	        motor4.currentPos = 0;
 8001daa:	4b4c      	ldr	r3, [pc, #304]	@ (8001edc <HAL_GPIO_EXTI_Callback+0x1a4>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	611a      	str	r2, [r3, #16]

	        currentStatus = SAFE_MODE;
 8001db0:	4b43      	ldr	r3, [pc, #268]	@ (8001ec0 <HAL_GPIO_EXTI_Callback+0x188>)
 8001db2:	2203      	movs	r2, #3
 8001db4:	701a      	strb	r2, [r3, #0]
	    if ((GPIO_Pin == LIMIT_SWITCH3_Pin) || (GPIO_Pin == LIMIT_SWITCH4_Pin) || (GPIO_Pin == LIMIT_SWITCH1_Pin)|| (GPIO_Pin == LIMIT_SWITCH2_Pin)) {
 8001db6:	e000      	b.n	8001dba <HAL_GPIO_EXTI_Callback+0x82>
	    } else {
	    	__NOP();
 8001db8:	bf00      	nop
	    }
	}

	if(currentStatus == HOMING) {
 8001dba:	4b41      	ldr	r3, [pc, #260]	@ (8001ec0 <HAL_GPIO_EXTI_Callback+0x188>)
 8001dbc:	781b      	ldrb	r3, [r3, #0]
 8001dbe:	2b01      	cmp	r3, #1
 8001dc0:	d179      	bne.n	8001eb6 <HAL_GPIO_EXTI_Callback+0x17e>
		if ((GPIO_Pin == LIMIT_SWITCH3_Pin) && (!MOTOR3_READY)) {
 8001dc2:	88fb      	ldrh	r3, [r7, #6]
 8001dc4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001dc8:	d11a      	bne.n	8001e00 <HAL_GPIO_EXTI_Callback+0xc8>
 8001dca:	4b45      	ldr	r3, [pc, #276]	@ (8001ee0 <HAL_GPIO_EXTI_Callback+0x1a8>)
 8001dcc:	781b      	ldrb	r3, [r3, #0]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d116      	bne.n	8001e00 <HAL_GPIO_EXTI_Callback+0xc8>
			MOTOR3_READY = 1;
 8001dd2:	4b43      	ldr	r3, [pc, #268]	@ (8001ee0 <HAL_GPIO_EXTI_Callback+0x1a8>)
 8001dd4:	2201      	movs	r2, #1
 8001dd6:	701a      	strb	r2, [r3, #0]
			motor3.currentPos = HOMING_STEPS_REQ;
 8001dd8:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8001ddc:	4b3e      	ldr	r3, [pc, #248]	@ (8001ed8 <HAL_GPIO_EXTI_Callback+0x1a0>)
 8001dde:	611a      	str	r2, [r3, #16]
			motor3.desiredPos = 0;
 8001de0:	4b3d      	ldr	r3, [pc, #244]	@ (8001ed8 <HAL_GPIO_EXTI_Callback+0x1a0>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	615a      	str	r2, [r3, #20]
			int len = snprintf(UART_buffer2, sizeof(UART_buffer2), "Interuppt triggered on switch 3!\r\n");
 8001de6:	4a3f      	ldr	r2, [pc, #252]	@ (8001ee4 <HAL_GPIO_EXTI_Callback+0x1ac>)
 8001de8:	2180      	movs	r1, #128	@ 0x80
 8001dea:	4837      	ldr	r0, [pc, #220]	@ (8001ec8 <HAL_GPIO_EXTI_Callback+0x190>)
 8001dec:	f004 fcc4 	bl	8006778 <sniprintf>
 8001df0:	61b8      	str	r0, [r7, #24]
			HAL_UART_Transmit(&huart5, (uint8_t *)UART_buffer2, len, 100);
 8001df2:	69bb      	ldr	r3, [r7, #24]
 8001df4:	b29a      	uxth	r2, r3
 8001df6:	2364      	movs	r3, #100	@ 0x64
 8001df8:	4933      	ldr	r1, [pc, #204]	@ (8001ec8 <HAL_GPIO_EXTI_Callback+0x190>)
 8001dfa:	4834      	ldr	r0, [pc, #208]	@ (8001ecc <HAL_GPIO_EXTI_Callback+0x194>)
 8001dfc:	f003 fbe6 	bl	80055cc <HAL_UART_Transmit>

		}
		if ((GPIO_Pin == LIMIT_SWITCH4_Pin) && (!MOTOR4_READY)) {
 8001e00:	88fb      	ldrh	r3, [r7, #6]
 8001e02:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001e06:	d11a      	bne.n	8001e3e <HAL_GPIO_EXTI_Callback+0x106>
 8001e08:	4b37      	ldr	r3, [pc, #220]	@ (8001ee8 <HAL_GPIO_EXTI_Callback+0x1b0>)
 8001e0a:	781b      	ldrb	r3, [r3, #0]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d116      	bne.n	8001e3e <HAL_GPIO_EXTI_Callback+0x106>
			MOTOR4_READY = 1;
 8001e10:	4b35      	ldr	r3, [pc, #212]	@ (8001ee8 <HAL_GPIO_EXTI_Callback+0x1b0>)
 8001e12:	2201      	movs	r2, #1
 8001e14:	701a      	strb	r2, [r3, #0]
			motor4.currentPos = HOMING_STEPS_REQ;
 8001e16:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8001e1a:	4b30      	ldr	r3, [pc, #192]	@ (8001edc <HAL_GPIO_EXTI_Callback+0x1a4>)
 8001e1c:	611a      	str	r2, [r3, #16]
			motor4.desiredPos = 0;
 8001e1e:	4b2f      	ldr	r3, [pc, #188]	@ (8001edc <HAL_GPIO_EXTI_Callback+0x1a4>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	615a      	str	r2, [r3, #20]
			int len = snprintf(UART_buffer2, sizeof(UART_buffer2), "Interuppt triggered on switch 4!\r\n");
 8001e24:	4a31      	ldr	r2, [pc, #196]	@ (8001eec <HAL_GPIO_EXTI_Callback+0x1b4>)
 8001e26:	2180      	movs	r1, #128	@ 0x80
 8001e28:	4827      	ldr	r0, [pc, #156]	@ (8001ec8 <HAL_GPIO_EXTI_Callback+0x190>)
 8001e2a:	f004 fca5 	bl	8006778 <sniprintf>
 8001e2e:	6178      	str	r0, [r7, #20]
			HAL_UART_Transmit(&huart5, (uint8_t *)UART_buffer2, len, 100);
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	b29a      	uxth	r2, r3
 8001e34:	2364      	movs	r3, #100	@ 0x64
 8001e36:	4924      	ldr	r1, [pc, #144]	@ (8001ec8 <HAL_GPIO_EXTI_Callback+0x190>)
 8001e38:	4824      	ldr	r0, [pc, #144]	@ (8001ecc <HAL_GPIO_EXTI_Callback+0x194>)
 8001e3a:	f003 fbc7 	bl	80055cc <HAL_UART_Transmit>
		}
		if ((GPIO_Pin == LIMIT_SWITCH1_Pin) && (!MOTOR1_READY)) {
 8001e3e:	88fb      	ldrh	r3, [r7, #6]
 8001e40:	2b40      	cmp	r3, #64	@ 0x40
 8001e42:	d11a      	bne.n	8001e7a <HAL_GPIO_EXTI_Callback+0x142>
 8001e44:	4b2a      	ldr	r3, [pc, #168]	@ (8001ef0 <HAL_GPIO_EXTI_Callback+0x1b8>)
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d116      	bne.n	8001e7a <HAL_GPIO_EXTI_Callback+0x142>
			MOTOR1_READY = 1;
 8001e4c:	4b28      	ldr	r3, [pc, #160]	@ (8001ef0 <HAL_GPIO_EXTI_Callback+0x1b8>)
 8001e4e:	2201      	movs	r2, #1
 8001e50:	701a      	strb	r2, [r3, #0]
			motor1.currentPos = HOMING_STEPS_REQ;
 8001e52:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8001e56:	4b1e      	ldr	r3, [pc, #120]	@ (8001ed0 <HAL_GPIO_EXTI_Callback+0x198>)
 8001e58:	611a      	str	r2, [r3, #16]
			motor1.desiredPos = 0;
 8001e5a:	4b1d      	ldr	r3, [pc, #116]	@ (8001ed0 <HAL_GPIO_EXTI_Callback+0x198>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	615a      	str	r2, [r3, #20]
			int len = snprintf(UART_buffer2, sizeof(UART_buffer2), "Interuppt triggered on switch 1!\r\n");
 8001e60:	4a24      	ldr	r2, [pc, #144]	@ (8001ef4 <HAL_GPIO_EXTI_Callback+0x1bc>)
 8001e62:	2180      	movs	r1, #128	@ 0x80
 8001e64:	4818      	ldr	r0, [pc, #96]	@ (8001ec8 <HAL_GPIO_EXTI_Callback+0x190>)
 8001e66:	f004 fc87 	bl	8006778 <sniprintf>
 8001e6a:	6138      	str	r0, [r7, #16]
			HAL_UART_Transmit(&huart5, (uint8_t *)UART_buffer2, len, 100);
 8001e6c:	693b      	ldr	r3, [r7, #16]
 8001e6e:	b29a      	uxth	r2, r3
 8001e70:	2364      	movs	r3, #100	@ 0x64
 8001e72:	4915      	ldr	r1, [pc, #84]	@ (8001ec8 <HAL_GPIO_EXTI_Callback+0x190>)
 8001e74:	4815      	ldr	r0, [pc, #84]	@ (8001ecc <HAL_GPIO_EXTI_Callback+0x194>)
 8001e76:	f003 fba9 	bl	80055cc <HAL_UART_Transmit>
		}
		if ((GPIO_Pin == LIMIT_SWITCH2_Pin) && (!MOTOR2_READY)) {
 8001e7a:	88fb      	ldrh	r3, [r7, #6]
 8001e7c:	2b04      	cmp	r3, #4
 8001e7e:	d11a      	bne.n	8001eb6 <HAL_GPIO_EXTI_Callback+0x17e>
 8001e80:	4b1d      	ldr	r3, [pc, #116]	@ (8001ef8 <HAL_GPIO_EXTI_Callback+0x1c0>)
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d116      	bne.n	8001eb6 <HAL_GPIO_EXTI_Callback+0x17e>
			MOTOR2_READY = 1;
 8001e88:	4b1b      	ldr	r3, [pc, #108]	@ (8001ef8 <HAL_GPIO_EXTI_Callback+0x1c0>)
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	701a      	strb	r2, [r3, #0]
			motor2.currentPos = HOMING_STEPS_REQ;
 8001e8e:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8001e92:	4b10      	ldr	r3, [pc, #64]	@ (8001ed4 <HAL_GPIO_EXTI_Callback+0x19c>)
 8001e94:	611a      	str	r2, [r3, #16]
			motor2.desiredPos = 0;
 8001e96:	4b0f      	ldr	r3, [pc, #60]	@ (8001ed4 <HAL_GPIO_EXTI_Callback+0x19c>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	615a      	str	r2, [r3, #20]
			int len = snprintf(UART_buffer2, sizeof(UART_buffer2), "Interuppt triggered on switch 2!\r\n");
 8001e9c:	4a17      	ldr	r2, [pc, #92]	@ (8001efc <HAL_GPIO_EXTI_Callback+0x1c4>)
 8001e9e:	2180      	movs	r1, #128	@ 0x80
 8001ea0:	4809      	ldr	r0, [pc, #36]	@ (8001ec8 <HAL_GPIO_EXTI_Callback+0x190>)
 8001ea2:	f004 fc69 	bl	8006778 <sniprintf>
 8001ea6:	60f8      	str	r0, [r7, #12]
			HAL_UART_Transmit(&huart5, (uint8_t *)UART_buffer2, len, 100);
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	b29a      	uxth	r2, r3
 8001eac:	2364      	movs	r3, #100	@ 0x64
 8001eae:	4906      	ldr	r1, [pc, #24]	@ (8001ec8 <HAL_GPIO_EXTI_Callback+0x190>)
 8001eb0:	4806      	ldr	r0, [pc, #24]	@ (8001ecc <HAL_GPIO_EXTI_Callback+0x194>)
 8001eb2:	f003 fb8b 	bl	80055cc <HAL_UART_Transmit>
		}
	}
}
 8001eb6:	bf00      	nop
 8001eb8:	3720      	adds	r7, #32
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	200007fc 	.word	0x200007fc
 8001ec4:	08008d50 	.word	0x08008d50
 8001ec8:	20000708 	.word	0x20000708
 8001ecc:	20000678 	.word	0x20000678
 8001ed0:	200007dc 	.word	0x200007dc
 8001ed4:	200007c0 	.word	0x200007c0
 8001ed8:	200007a4 	.word	0x200007a4
 8001edc:	20000788 	.word	0x20000788
 8001ee0:	200007fa 	.word	0x200007fa
 8001ee4:	08008d94 	.word	0x08008d94
 8001ee8:	200007fb 	.word	0x200007fb
 8001eec:	08008db8 	.word	0x08008db8
 8001ef0:	200007f8 	.word	0x200007f8
 8001ef4:	08008ddc 	.word	0x08008ddc
 8001ef8:	200007f9 	.word	0x200007f9
 8001efc:	08008e00 	.word	0x08008e00

08001f00 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b084      	sub	sp, #16
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f10:	d101      	bne.n	8001f16 <HAL_TIM_PeriodElapsedCallback+0x16>
        doStep();
 8001f12:	f7ff fea1 	bl	8001c58 <doStep>
    }

    if(htim->Instance == TIM3) {
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4a0b      	ldr	r2, [pc, #44]	@ (8001f48 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d10e      	bne.n	8001f3e <HAL_TIM_PeriodElapsedCallback+0x3e>
    	int len = snprintf(UART_buffer2, sizeof(UART_buffer2), "TIM3 Interuppt triggered\n");
 8001f20:	4a0a      	ldr	r2, [pc, #40]	@ (8001f4c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001f22:	2180      	movs	r1, #128	@ 0x80
 8001f24:	480a      	ldr	r0, [pc, #40]	@ (8001f50 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001f26:	f004 fc27 	bl	8006778 <sniprintf>
 8001f2a:	60f8      	str	r0, [r7, #12]
    	HAL_UART_Transmit(&huart2, (uint8_t *)UART_buffer2, len, 100);
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	b29a      	uxth	r2, r3
 8001f30:	2364      	movs	r3, #100	@ 0x64
 8001f32:	4907      	ldr	r1, [pc, #28]	@ (8001f50 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001f34:	4807      	ldr	r0, [pc, #28]	@ (8001f54 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001f36:	f003 fb49 	bl	80055cc <HAL_UART_Transmit>
    	MTi_step();
 8001f3a:	f7ff f9bd 	bl	80012b8 <MTi_step>
    }
}
 8001f3e:	bf00      	nop
 8001f40:	3710      	adds	r7, #16
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	40000400 	.word	0x40000400
 8001f4c:	08008e24 	.word	0x08008e24
 8001f50:	20000708 	.word	0x20000708
 8001f54:	200006c0 	.word	0x200006c0

08001f58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b082      	sub	sp, #8
 8001f5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f5e:	2300      	movs	r3, #0
 8001f60:	607b      	str	r3, [r7, #4]
 8001f62:	4b10      	ldr	r3, [pc, #64]	@ (8001fa4 <HAL_MspInit+0x4c>)
 8001f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f66:	4a0f      	ldr	r2, [pc, #60]	@ (8001fa4 <HAL_MspInit+0x4c>)
 8001f68:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f6e:	4b0d      	ldr	r3, [pc, #52]	@ (8001fa4 <HAL_MspInit+0x4c>)
 8001f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f72:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f76:	607b      	str	r3, [r7, #4]
 8001f78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	603b      	str	r3, [r7, #0]
 8001f7e:	4b09      	ldr	r3, [pc, #36]	@ (8001fa4 <HAL_MspInit+0x4c>)
 8001f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f82:	4a08      	ldr	r2, [pc, #32]	@ (8001fa4 <HAL_MspInit+0x4c>)
 8001f84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f88:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f8a:	4b06      	ldr	r3, [pc, #24]	@ (8001fa4 <HAL_MspInit+0x4c>)
 8001f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f92:	603b      	str	r3, [r7, #0]
 8001f94:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001f96:	2007      	movs	r0, #7
 8001f98:	f000 fde6 	bl	8002b68 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f9c:	bf00      	nop
 8001f9e:	3708      	adds	r7, #8
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	40023800 	.word	0x40023800

08001fa8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b08a      	sub	sp, #40	@ 0x28
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fb0:	f107 0314 	add.w	r3, r7, #20
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	601a      	str	r2, [r3, #0]
 8001fb8:	605a      	str	r2, [r3, #4]
 8001fba:	609a      	str	r2, [r3, #8]
 8001fbc:	60da      	str	r2, [r3, #12]
 8001fbe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a19      	ldr	r2, [pc, #100]	@ (800202c <HAL_I2C_MspInit+0x84>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d12c      	bne.n	8002024 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fca:	2300      	movs	r3, #0
 8001fcc:	613b      	str	r3, [r7, #16]
 8001fce:	4b18      	ldr	r3, [pc, #96]	@ (8002030 <HAL_I2C_MspInit+0x88>)
 8001fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fd2:	4a17      	ldr	r2, [pc, #92]	@ (8002030 <HAL_I2C_MspInit+0x88>)
 8001fd4:	f043 0302 	orr.w	r3, r3, #2
 8001fd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fda:	4b15      	ldr	r3, [pc, #84]	@ (8002030 <HAL_I2C_MspInit+0x88>)
 8001fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fde:	f003 0302 	and.w	r3, r3, #2
 8001fe2:	613b      	str	r3, [r7, #16]
 8001fe4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001fe6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001fea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fec:	2312      	movs	r3, #18
 8001fee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ff4:	2303      	movs	r3, #3
 8001ff6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ff8:	2304      	movs	r3, #4
 8001ffa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ffc:	f107 0314 	add.w	r3, r7, #20
 8002000:	4619      	mov	r1, r3
 8002002:	480c      	ldr	r0, [pc, #48]	@ (8002034 <HAL_I2C_MspInit+0x8c>)
 8002004:	f000 fdf2 	bl	8002bec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002008:	2300      	movs	r3, #0
 800200a:	60fb      	str	r3, [r7, #12]
 800200c:	4b08      	ldr	r3, [pc, #32]	@ (8002030 <HAL_I2C_MspInit+0x88>)
 800200e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002010:	4a07      	ldr	r2, [pc, #28]	@ (8002030 <HAL_I2C_MspInit+0x88>)
 8002012:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002016:	6413      	str	r3, [r2, #64]	@ 0x40
 8002018:	4b05      	ldr	r3, [pc, #20]	@ (8002030 <HAL_I2C_MspInit+0x88>)
 800201a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800201c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002020:	60fb      	str	r3, [r7, #12]
 8002022:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002024:	bf00      	nop
 8002026:	3728      	adds	r7, #40	@ 0x28
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}
 800202c:	40005400 	.word	0x40005400
 8002030:	40023800 	.word	0x40023800
 8002034:	40020400 	.word	0x40020400

08002038 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b084      	sub	sp, #16
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002048:	d116      	bne.n	8002078 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800204a:	2300      	movs	r3, #0
 800204c:	60fb      	str	r3, [r7, #12]
 800204e:	4b1a      	ldr	r3, [pc, #104]	@ (80020b8 <HAL_TIM_Base_MspInit+0x80>)
 8002050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002052:	4a19      	ldr	r2, [pc, #100]	@ (80020b8 <HAL_TIM_Base_MspInit+0x80>)
 8002054:	f043 0301 	orr.w	r3, r3, #1
 8002058:	6413      	str	r3, [r2, #64]	@ 0x40
 800205a:	4b17      	ldr	r3, [pc, #92]	@ (80020b8 <HAL_TIM_Base_MspInit+0x80>)
 800205c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800205e:	f003 0301 	and.w	r3, r3, #1
 8002062:	60fb      	str	r3, [r7, #12]
 8002064:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002066:	2200      	movs	r2, #0
 8002068:	2100      	movs	r1, #0
 800206a:	201c      	movs	r0, #28
 800206c:	f000 fd87 	bl	8002b7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002070:	201c      	movs	r0, #28
 8002072:	f000 fda0 	bl	8002bb6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002076:	e01a      	b.n	80020ae <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM3)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a0f      	ldr	r2, [pc, #60]	@ (80020bc <HAL_TIM_Base_MspInit+0x84>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d115      	bne.n	80020ae <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002082:	2300      	movs	r3, #0
 8002084:	60bb      	str	r3, [r7, #8]
 8002086:	4b0c      	ldr	r3, [pc, #48]	@ (80020b8 <HAL_TIM_Base_MspInit+0x80>)
 8002088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800208a:	4a0b      	ldr	r2, [pc, #44]	@ (80020b8 <HAL_TIM_Base_MspInit+0x80>)
 800208c:	f043 0302 	orr.w	r3, r3, #2
 8002090:	6413      	str	r3, [r2, #64]	@ 0x40
 8002092:	4b09      	ldr	r3, [pc, #36]	@ (80020b8 <HAL_TIM_Base_MspInit+0x80>)
 8002094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002096:	f003 0302 	and.w	r3, r3, #2
 800209a:	60bb      	str	r3, [r7, #8]
 800209c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800209e:	2200      	movs	r2, #0
 80020a0:	2100      	movs	r1, #0
 80020a2:	201d      	movs	r0, #29
 80020a4:	f000 fd6b 	bl	8002b7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80020a8:	201d      	movs	r0, #29
 80020aa:	f000 fd84 	bl	8002bb6 <HAL_NVIC_EnableIRQ>
}
 80020ae:	bf00      	nop
 80020b0:	3710      	adds	r7, #16
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	40023800 	.word	0x40023800
 80020bc:	40000400 	.word	0x40000400

080020c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b08c      	sub	sp, #48	@ 0x30
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020c8:	f107 031c 	add.w	r3, r7, #28
 80020cc:	2200      	movs	r2, #0
 80020ce:	601a      	str	r2, [r3, #0]
 80020d0:	605a      	str	r2, [r3, #4]
 80020d2:	609a      	str	r2, [r3, #8]
 80020d4:	60da      	str	r2, [r3, #12]
 80020d6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a41      	ldr	r2, [pc, #260]	@ (80021e4 <HAL_UART_MspInit+0x124>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d14b      	bne.n	800217a <HAL_UART_MspInit+0xba>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 80020e2:	2300      	movs	r3, #0
 80020e4:	61bb      	str	r3, [r7, #24]
 80020e6:	4b40      	ldr	r3, [pc, #256]	@ (80021e8 <HAL_UART_MspInit+0x128>)
 80020e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ea:	4a3f      	ldr	r2, [pc, #252]	@ (80021e8 <HAL_UART_MspInit+0x128>)
 80020ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80020f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80020f2:	4b3d      	ldr	r3, [pc, #244]	@ (80021e8 <HAL_UART_MspInit+0x128>)
 80020f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020fa:	61bb      	str	r3, [r7, #24]
 80020fc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020fe:	2300      	movs	r3, #0
 8002100:	617b      	str	r3, [r7, #20]
 8002102:	4b39      	ldr	r3, [pc, #228]	@ (80021e8 <HAL_UART_MspInit+0x128>)
 8002104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002106:	4a38      	ldr	r2, [pc, #224]	@ (80021e8 <HAL_UART_MspInit+0x128>)
 8002108:	f043 0304 	orr.w	r3, r3, #4
 800210c:	6313      	str	r3, [r2, #48]	@ 0x30
 800210e:	4b36      	ldr	r3, [pc, #216]	@ (80021e8 <HAL_UART_MspInit+0x128>)
 8002110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002112:	f003 0304 	and.w	r3, r3, #4
 8002116:	617b      	str	r3, [r7, #20]
 8002118:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800211a:	2300      	movs	r3, #0
 800211c:	613b      	str	r3, [r7, #16]
 800211e:	4b32      	ldr	r3, [pc, #200]	@ (80021e8 <HAL_UART_MspInit+0x128>)
 8002120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002122:	4a31      	ldr	r2, [pc, #196]	@ (80021e8 <HAL_UART_MspInit+0x128>)
 8002124:	f043 0308 	orr.w	r3, r3, #8
 8002128:	6313      	str	r3, [r2, #48]	@ 0x30
 800212a:	4b2f      	ldr	r3, [pc, #188]	@ (80021e8 <HAL_UART_MspInit+0x128>)
 800212c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800212e:	f003 0308 	and.w	r3, r3, #8
 8002132:	613b      	str	r3, [r7, #16]
 8002134:	693b      	ldr	r3, [r7, #16]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002136:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800213a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800213c:	2302      	movs	r3, #2
 800213e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002140:	2300      	movs	r3, #0
 8002142:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002144:	2303      	movs	r3, #3
 8002146:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002148:	2308      	movs	r3, #8
 800214a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800214c:	f107 031c 	add.w	r3, r7, #28
 8002150:	4619      	mov	r1, r3
 8002152:	4826      	ldr	r0, [pc, #152]	@ (80021ec <HAL_UART_MspInit+0x12c>)
 8002154:	f000 fd4a 	bl	8002bec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002158:	2304      	movs	r3, #4
 800215a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800215c:	2302      	movs	r3, #2
 800215e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002160:	2300      	movs	r3, #0
 8002162:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002164:	2303      	movs	r3, #3
 8002166:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002168:	2308      	movs	r3, #8
 800216a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800216c:	f107 031c 	add.w	r3, r7, #28
 8002170:	4619      	mov	r1, r3
 8002172:	481f      	ldr	r0, [pc, #124]	@ (80021f0 <HAL_UART_MspInit+0x130>)
 8002174:	f000 fd3a 	bl	8002bec <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002178:	e030      	b.n	80021dc <HAL_UART_MspInit+0x11c>
  else if(huart->Instance==USART2)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a1d      	ldr	r2, [pc, #116]	@ (80021f4 <HAL_UART_MspInit+0x134>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d12b      	bne.n	80021dc <HAL_UART_MspInit+0x11c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002184:	2300      	movs	r3, #0
 8002186:	60fb      	str	r3, [r7, #12]
 8002188:	4b17      	ldr	r3, [pc, #92]	@ (80021e8 <HAL_UART_MspInit+0x128>)
 800218a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800218c:	4a16      	ldr	r2, [pc, #88]	@ (80021e8 <HAL_UART_MspInit+0x128>)
 800218e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002192:	6413      	str	r3, [r2, #64]	@ 0x40
 8002194:	4b14      	ldr	r3, [pc, #80]	@ (80021e8 <HAL_UART_MspInit+0x128>)
 8002196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002198:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800219c:	60fb      	str	r3, [r7, #12]
 800219e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021a0:	2300      	movs	r3, #0
 80021a2:	60bb      	str	r3, [r7, #8]
 80021a4:	4b10      	ldr	r3, [pc, #64]	@ (80021e8 <HAL_UART_MspInit+0x128>)
 80021a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a8:	4a0f      	ldr	r2, [pc, #60]	@ (80021e8 <HAL_UART_MspInit+0x128>)
 80021aa:	f043 0301 	orr.w	r3, r3, #1
 80021ae:	6313      	str	r3, [r2, #48]	@ 0x30
 80021b0:	4b0d      	ldr	r3, [pc, #52]	@ (80021e8 <HAL_UART_MspInit+0x128>)
 80021b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b4:	f003 0301 	and.w	r3, r3, #1
 80021b8:	60bb      	str	r3, [r7, #8]
 80021ba:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80021bc:	230c      	movs	r3, #12
 80021be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021c0:	2302      	movs	r3, #2
 80021c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c4:	2300      	movs	r3, #0
 80021c6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021c8:	2303      	movs	r3, #3
 80021ca:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80021cc:	2307      	movs	r3, #7
 80021ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021d0:	f107 031c 	add.w	r3, r7, #28
 80021d4:	4619      	mov	r1, r3
 80021d6:	4808      	ldr	r0, [pc, #32]	@ (80021f8 <HAL_UART_MspInit+0x138>)
 80021d8:	f000 fd08 	bl	8002bec <HAL_GPIO_Init>
}
 80021dc:	bf00      	nop
 80021de:	3730      	adds	r7, #48	@ 0x30
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}
 80021e4:	40005000 	.word	0x40005000
 80021e8:	40023800 	.word	0x40023800
 80021ec:	40020800 	.word	0x40020800
 80021f0:	40020c00 	.word	0x40020c00
 80021f4:	40004400 	.word	0x40004400
 80021f8:	40020000 	.word	0x40020000

080021fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021fc:	b480      	push	{r7}
 80021fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002200:	bf00      	nop
 8002202:	e7fd      	b.n	8002200 <NMI_Handler+0x4>

08002204 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002208:	bf00      	nop
 800220a:	e7fd      	b.n	8002208 <HardFault_Handler+0x4>

0800220c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800220c:	b480      	push	{r7}
 800220e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002210:	bf00      	nop
 8002212:	e7fd      	b.n	8002210 <MemManage_Handler+0x4>

08002214 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002214:	b480      	push	{r7}
 8002216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002218:	bf00      	nop
 800221a:	e7fd      	b.n	8002218 <BusFault_Handler+0x4>

0800221c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800221c:	b480      	push	{r7}
 800221e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002220:	bf00      	nop
 8002222:	e7fd      	b.n	8002220 <UsageFault_Handler+0x4>

08002224 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002224:	b480      	push	{r7}
 8002226:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002228:	bf00      	nop
 800222a:	46bd      	mov	sp, r7
 800222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002230:	4770      	bx	lr

08002232 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002232:	b480      	push	{r7}
 8002234:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002236:	bf00      	nop
 8002238:	46bd      	mov	sp, r7
 800223a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223e:	4770      	bx	lr

08002240 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002244:	bf00      	nop
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr

0800224e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800224e:	b580      	push	{r7, lr}
 8002250:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002252:	f000 fb75 	bl	8002940 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002256:	bf00      	nop
 8002258:	bd80      	pop	{r7, pc}

0800225a <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800225a:	b580      	push	{r7, lr}
 800225c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LIMIT_SWITCH2_Pin);
 800225e:	2004      	movs	r0, #4
 8002260:	f000 fe8a 	bl	8002f78 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002264:	bf00      	nop
 8002266:	bd80      	pop	{r7, pc}

08002268 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line 3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DATA_READY_Pin);
 800226c:	2008      	movs	r0, #8
 800226e:	f000 fe83 	bl	8002f78 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002272:	bf00      	nop
 8002274:	bd80      	pop	{r7, pc}

08002276 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002276:	b580      	push	{r7, lr}
 8002278:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LIMIT_SWITCH1_Pin);
 800227a:	2040      	movs	r0, #64	@ 0x40
 800227c:	f000 fe7c 	bl	8002f78 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002280:	bf00      	nop
 8002282:	bd80      	pop	{r7, pc}

08002284 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002288:	4802      	ldr	r0, [pc, #8]	@ (8002294 <TIM2_IRQHandler+0x10>)
 800228a:	f002 fd99 	bl	8004dc0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800228e:	bf00      	nop
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	200005e8 	.word	0x200005e8

08002298 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800229c:	4802      	ldr	r0, [pc, #8]	@ (80022a8 <TIM3_IRQHandler+0x10>)
 800229e:	f002 fd8f 	bl	8004dc0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80022a2:	bf00      	nop
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	20000630 	.word	0x20000630

080022ac <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LIMIT_SWITCH4_Pin);
 80022b0:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80022b4:	f000 fe60 	bl	8002f78 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LIMIT_SWITCH3_Pin);
 80022b8:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80022bc:	f000 fe5c 	bl	8002f78 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80022c0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80022c4:	f000 fe58 	bl	8002f78 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80022c8:	bf00      	nop
 80022ca:	bd80      	pop	{r7, pc}

080022cc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022cc:	b480      	push	{r7}
 80022ce:	af00      	add	r7, sp, #0
  return 1;
 80022d0:	2301      	movs	r3, #1
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	46bd      	mov	sp, r7
 80022d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022da:	4770      	bx	lr

080022dc <_kill>:

int _kill(int pid, int sig)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b082      	sub	sp, #8
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
 80022e4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80022e6:	f004 fb11 	bl	800690c <__errno>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2216      	movs	r2, #22
 80022ee:	601a      	str	r2, [r3, #0]
  return -1;
 80022f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	3708      	adds	r7, #8
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}

080022fc <_exit>:

void _exit (int status)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002304:	f04f 31ff 	mov.w	r1, #4294967295
 8002308:	6878      	ldr	r0, [r7, #4]
 800230a:	f7ff ffe7 	bl	80022dc <_kill>
  while (1) {}    /* Make sure we hang here */
 800230e:	bf00      	nop
 8002310:	e7fd      	b.n	800230e <_exit+0x12>

08002312 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002312:	b580      	push	{r7, lr}
 8002314:	b086      	sub	sp, #24
 8002316:	af00      	add	r7, sp, #0
 8002318:	60f8      	str	r0, [r7, #12]
 800231a:	60b9      	str	r1, [r7, #8]
 800231c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800231e:	2300      	movs	r3, #0
 8002320:	617b      	str	r3, [r7, #20]
 8002322:	e00a      	b.n	800233a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002324:	f3af 8000 	nop.w
 8002328:	4601      	mov	r1, r0
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	1c5a      	adds	r2, r3, #1
 800232e:	60ba      	str	r2, [r7, #8]
 8002330:	b2ca      	uxtb	r2, r1
 8002332:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	3301      	adds	r3, #1
 8002338:	617b      	str	r3, [r7, #20]
 800233a:	697a      	ldr	r2, [r7, #20]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	429a      	cmp	r2, r3
 8002340:	dbf0      	blt.n	8002324 <_read+0x12>
  }

  return len;
 8002342:	687b      	ldr	r3, [r7, #4]
}
 8002344:	4618      	mov	r0, r3
 8002346:	3718      	adds	r7, #24
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}

0800234c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b086      	sub	sp, #24
 8002350:	af00      	add	r7, sp, #0
 8002352:	60f8      	str	r0, [r7, #12]
 8002354:	60b9      	str	r1, [r7, #8]
 8002356:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002358:	2300      	movs	r3, #0
 800235a:	617b      	str	r3, [r7, #20]
 800235c:	e009      	b.n	8002372 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	1c5a      	adds	r2, r3, #1
 8002362:	60ba      	str	r2, [r7, #8]
 8002364:	781b      	ldrb	r3, [r3, #0]
 8002366:	4618      	mov	r0, r3
 8002368:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800236c:	697b      	ldr	r3, [r7, #20]
 800236e:	3301      	adds	r3, #1
 8002370:	617b      	str	r3, [r7, #20]
 8002372:	697a      	ldr	r2, [r7, #20]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	429a      	cmp	r2, r3
 8002378:	dbf1      	blt.n	800235e <_write+0x12>
  }
  return len;
 800237a:	687b      	ldr	r3, [r7, #4]
}
 800237c:	4618      	mov	r0, r3
 800237e:	3718      	adds	r7, #24
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}

08002384 <_close>:

int _close(int file)
{
 8002384:	b480      	push	{r7}
 8002386:	b083      	sub	sp, #12
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800238c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002390:	4618      	mov	r0, r3
 8002392:	370c      	adds	r7, #12
 8002394:	46bd      	mov	sp, r7
 8002396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239a:	4770      	bx	lr

0800239c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800239c:	b480      	push	{r7}
 800239e:	b083      	sub	sp, #12
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
 80023a4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80023ac:	605a      	str	r2, [r3, #4]
  return 0;
 80023ae:	2300      	movs	r3, #0
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	370c      	adds	r7, #12
 80023b4:	46bd      	mov	sp, r7
 80023b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ba:	4770      	bx	lr

080023bc <_isatty>:

int _isatty(int file)
{
 80023bc:	b480      	push	{r7}
 80023be:	b083      	sub	sp, #12
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80023c4:	2301      	movs	r3, #1
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	370c      	adds	r7, #12
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr

080023d2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023d2:	b480      	push	{r7}
 80023d4:	b085      	sub	sp, #20
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	60f8      	str	r0, [r7, #12]
 80023da:	60b9      	str	r1, [r7, #8]
 80023dc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80023de:	2300      	movs	r3, #0
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	3714      	adds	r7, #20
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr

080023ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b086      	sub	sp, #24
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023f4:	4a14      	ldr	r2, [pc, #80]	@ (8002448 <_sbrk+0x5c>)
 80023f6:	4b15      	ldr	r3, [pc, #84]	@ (800244c <_sbrk+0x60>)
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002400:	4b13      	ldr	r3, [pc, #76]	@ (8002450 <_sbrk+0x64>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d102      	bne.n	800240e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002408:	4b11      	ldr	r3, [pc, #68]	@ (8002450 <_sbrk+0x64>)
 800240a:	4a12      	ldr	r2, [pc, #72]	@ (8002454 <_sbrk+0x68>)
 800240c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800240e:	4b10      	ldr	r3, [pc, #64]	@ (8002450 <_sbrk+0x64>)
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4413      	add	r3, r2
 8002416:	693a      	ldr	r2, [r7, #16]
 8002418:	429a      	cmp	r2, r3
 800241a:	d207      	bcs.n	800242c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800241c:	f004 fa76 	bl	800690c <__errno>
 8002420:	4603      	mov	r3, r0
 8002422:	220c      	movs	r2, #12
 8002424:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002426:	f04f 33ff 	mov.w	r3, #4294967295
 800242a:	e009      	b.n	8002440 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800242c:	4b08      	ldr	r3, [pc, #32]	@ (8002450 <_sbrk+0x64>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002432:	4b07      	ldr	r3, [pc, #28]	@ (8002450 <_sbrk+0x64>)
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	4413      	add	r3, r2
 800243a:	4a05      	ldr	r2, [pc, #20]	@ (8002450 <_sbrk+0x64>)
 800243c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800243e:	68fb      	ldr	r3, [r7, #12]
}
 8002440:	4618      	mov	r0, r3
 8002442:	3718      	adds	r7, #24
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	20020000 	.word	0x20020000
 800244c:	00000400 	.word	0x00000400
 8002450:	20000800 	.word	0x20000800
 8002454:	20000958 	.word	0x20000958

08002458 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800245c:	4b06      	ldr	r3, [pc, #24]	@ (8002478 <SystemInit+0x20>)
 800245e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002462:	4a05      	ldr	r2, [pc, #20]	@ (8002478 <SystemInit+0x20>)
 8002464:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002468:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800246c:	bf00      	nop
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr
 8002476:	bf00      	nop
 8002478:	e000ed00 	.word	0xe000ed00

0800247c <Xbus_setBusId>:
}

/*! \brief Sets xbus Bus identifier
*/
void Xbus_setBusId(uint8_t* xbusMessage, uint8_t busId)
{
 800247c:	b480      	push	{r7}
 800247e:	b083      	sub	sp, #12
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
 8002484:	460b      	mov	r3, r1
 8002486:	70fb      	strb	r3, [r7, #3]
	xbusMessage[OFFSET_TO_BID] = busId & 0xff;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	3301      	adds	r3, #1
 800248c:	78fa      	ldrb	r2, [r7, #3]
 800248e:	701a      	strb	r2, [r3, #0]
}
 8002490:	bf00      	nop
 8002492:	370c      	adds	r7, #12
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr

0800249c <Xbus_getMessageId>:

/*! \brief Returns xbus Message identifier
*/
int Xbus_getMessageId(const uint8_t* xbusMessage)
{
 800249c:	b480      	push	{r7}
 800249e:	b083      	sub	sp, #12
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
	return (xbusMessage[OFFSET_TO_MID] & 0xff);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	3302      	adds	r3, #2
 80024a8:	781b      	ldrb	r3, [r3, #0]
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	370c      	adds	r7, #12
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr

080024b6 <Xbus_setMessageId>:

/*! \brief Sets xbus Message identifier
*/
void Xbus_setMessageId(uint8_t* xbusMessage, uint8_t messageId)
{
 80024b6:	b480      	push	{r7}
 80024b8:	b083      	sub	sp, #12
 80024ba:	af00      	add	r7, sp, #0
 80024bc:	6078      	str	r0, [r7, #4]
 80024be:	460b      	mov	r3, r1
 80024c0:	70fb      	strb	r3, [r7, #3]
	xbusMessage[OFFSET_TO_MID] = messageId & 0xff;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	3302      	adds	r3, #2
 80024c6:	78fa      	ldrb	r2, [r7, #3]
 80024c8:	701a      	strb	r2, [r3, #0]
}
 80024ca:	bf00      	nop
 80024cc:	370c      	adds	r7, #12
 80024ce:	46bd      	mov	sp, r7
 80024d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d4:	4770      	bx	lr

080024d6 <Xbus_getPayloadLength>:

/*! \brief Returns xbus message (payload) length
*/
int Xbus_getPayloadLength(const uint8_t* xbusMessage)
{
 80024d6:	b480      	push	{r7}
 80024d8:	b085      	sub	sp, #20
 80024da:	af00      	add	r7, sp, #0
 80024dc:	6078      	str	r0, [r7, #4]
	int length = xbusMessage[OFFSET_TO_LEN] & 0xff;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	3303      	adds	r3, #3
 80024e2:	781b      	ldrb	r3, [r3, #0]
 80024e4:	60fb      	str	r3, [r7, #12]
	if (length != LENGTH_EXTENDER_BYTE)
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	2bff      	cmp	r3, #255	@ 0xff
 80024ea:	d001      	beq.n	80024f0 <Xbus_getPayloadLength+0x1a>
		return length;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	e00b      	b.n	8002508 <Xbus_getPayloadLength+0x32>
	else
	{
		int result = (xbusMessage[OFFSET_TO_LEN + 2] & 0xff);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	3305      	adds	r3, #5
 80024f4:	781b      	ldrb	r3, [r3, #0]
 80024f6:	60bb      	str	r3, [r7, #8]
		result += (xbusMessage[OFFSET_TO_LEN + 1] & 0xff) << 8;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	3304      	adds	r3, #4
 80024fc:	781b      	ldrb	r3, [r3, #0]
 80024fe:	021b      	lsls	r3, r3, #8
 8002500:	68ba      	ldr	r2, [r7, #8]
 8002502:	4413      	add	r3, r2
 8002504:	60bb      	str	r3, [r7, #8]
		return result;
 8002506:	68bb      	ldr	r3, [r7, #8]
	}
}
 8002508:	4618      	mov	r0, r3
 800250a:	3714      	adds	r7, #20
 800250c:	46bd      	mov	sp, r7
 800250e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002512:	4770      	bx	lr

08002514 <Xbus_setPayloadLength>:

/*! \brief Sets xbus message (payload) length
*/
void Xbus_setPayloadLength(uint8_t* xbusMessage, uint16_t payloadLength)
{
 8002514:	b480      	push	{r7}
 8002516:	b083      	sub	sp, #12
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
 800251c:	460b      	mov	r3, r1
 800251e:	807b      	strh	r3, [r7, #2]
	if (payloadLength < 255)
 8002520:	887b      	ldrh	r3, [r7, #2]
 8002522:	2bfe      	cmp	r3, #254	@ 0xfe
 8002524:	d805      	bhi.n	8002532 <Xbus_setPayloadLength+0x1e>
		xbusMessage[OFFSET_TO_LEN] = payloadLength & 0xff;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	3303      	adds	r3, #3
 800252a:	887a      	ldrh	r2, [r7, #2]
 800252c:	b2d2      	uxtb	r2, r2
 800252e:	701a      	strb	r2, [r3, #0]
	{
		xbusMessage[OFFSET_TO_LEN] = LENGTH_EXTENDER_BYTE;
		xbusMessage[OFFSET_TO_LEN + 1] = (payloadLength >> 8) & 0xff;
		xbusMessage[OFFSET_TO_LEN + 2] = payloadLength & 0xff;
	}
}
 8002530:	e00f      	b.n	8002552 <Xbus_setPayloadLength+0x3e>
		xbusMessage[OFFSET_TO_LEN] = LENGTH_EXTENDER_BYTE;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	3303      	adds	r3, #3
 8002536:	22ff      	movs	r2, #255	@ 0xff
 8002538:	701a      	strb	r2, [r3, #0]
		xbusMessage[OFFSET_TO_LEN + 1] = (payloadLength >> 8) & 0xff;
 800253a:	887b      	ldrh	r3, [r7, #2]
 800253c:	0a1b      	lsrs	r3, r3, #8
 800253e:	b29a      	uxth	r2, r3
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	3304      	adds	r3, #4
 8002544:	b2d2      	uxtb	r2, r2
 8002546:	701a      	strb	r2, [r3, #0]
		xbusMessage[OFFSET_TO_LEN + 2] = payloadLength & 0xff;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	3305      	adds	r3, #5
 800254c:	887a      	ldrh	r2, [r7, #2]
 800254e:	b2d2      	uxtb	r2, r2
 8002550:	701a      	strb	r2, [r3, #0]
}
 8002552:	bf00      	nop
 8002554:	370c      	adds	r7, #12
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr

0800255e <Xbus_message>:

/*! \brief Initialize a xbus message with BID, MID and Length
*/
void Xbus_message(uint8_t* xbusMessage, uint8_t bid, uint8_t mid, uint16_t len)
{
 800255e:	b580      	push	{r7, lr}
 8002560:	b082      	sub	sp, #8
 8002562:	af00      	add	r7, sp, #0
 8002564:	6078      	str	r0, [r7, #4]
 8002566:	4608      	mov	r0, r1
 8002568:	4611      	mov	r1, r2
 800256a:	461a      	mov	r2, r3
 800256c:	4603      	mov	r3, r0
 800256e:	70fb      	strb	r3, [r7, #3]
 8002570:	460b      	mov	r3, r1
 8002572:	70bb      	strb	r3, [r7, #2]
 8002574:	4613      	mov	r3, r2
 8002576:	803b      	strh	r3, [r7, #0]
	xbusMessage[0] = 0xFA;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	22fa      	movs	r2, #250	@ 0xfa
 800257c:	701a      	strb	r2, [r3, #0]
	Xbus_setBusId(xbusMessage, bid);
 800257e:	78fb      	ldrb	r3, [r7, #3]
 8002580:	4619      	mov	r1, r3
 8002582:	6878      	ldr	r0, [r7, #4]
 8002584:	f7ff ff7a 	bl	800247c <Xbus_setBusId>
	Xbus_setMessageId(xbusMessage, mid);
 8002588:	78bb      	ldrb	r3, [r7, #2]
 800258a:	4619      	mov	r1, r3
 800258c:	6878      	ldr	r0, [r7, #4]
 800258e:	f7ff ff92 	bl	80024b6 <Xbus_setMessageId>
	Xbus_setPayloadLength(xbusMessage, len);
 8002592:	883b      	ldrh	r3, [r7, #0]
 8002594:	4619      	mov	r1, r3
 8002596:	6878      	ldr	r0, [r7, #4]
 8002598:	f7ff ffbc 	bl	8002514 <Xbus_setPayloadLength>
}
 800259c:	bf00      	nop
 800259e:	3708      	adds	r7, #8
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}

080025a4 <Xbus_getPointerToPayload>:
}

/*! \brief Returns pointer to payload of an xbus message
*/
uint8_t* Xbus_getPointerToPayload(uint8_t* xbusMessage)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b083      	sub	sp, #12
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
	if ((xbusMessage[OFFSET_TO_LEN] & 0xff) == LENGTH_EXTENDER_BYTE)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	3303      	adds	r3, #3
 80025b0:	781b      	ldrb	r3, [r3, #0]
 80025b2:	2bff      	cmp	r3, #255	@ 0xff
 80025b4:	d102      	bne.n	80025bc <Xbus_getPointerToPayload+0x18>
		return xbusMessage + OFFSET_TO_PAYLOAD_EXT;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	3306      	adds	r3, #6
 80025ba:	e001      	b.n	80025c0 <Xbus_getPointerToPayload+0x1c>
	else
		return xbusMessage + OFFSET_TO_PAYLOAD;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	3304      	adds	r3, #4
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	370c      	adds	r7, #12
 80025c4:	46bd      	mov	sp, r7
 80025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ca:	4770      	bx	lr

080025cc <Xbus_getConstPointerToPayload>:

/*! \brief Returns a const pointer to payload of an xbus message
*/
uint8_t const* Xbus_getConstPointerToPayload(uint8_t const* xbusMessage)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b082      	sub	sp, #8
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
	return Xbus_getPointerToPayload((uint8_t*)xbusMessage);
 80025d4:	6878      	ldr	r0, [r7, #4]
 80025d6:	f7ff ffe5 	bl	80025a4 <Xbus_getPointerToPayload>
 80025da:	4603      	mov	r3, r0
}
 80025dc:	4618      	mov	r0, r3
 80025de:	3708      	adds	r7, #8
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}

080025e4 <checkDataReadyLineMain>:
	checksum &= 0xff;
	return (checksum == 0);
}

bool checkDataReadyLineMain()
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(DATA_READY_PORT, DATA_READY_PIN) == GPIO_PIN_SET;
 80025e8:	2108      	movs	r1, #8
 80025ea:	4805      	ldr	r0, [pc, #20]	@ (8002600 <checkDataReadyLineMain+0x1c>)
 80025ec:	f000 fc92 	bl	8002f14 <HAL_GPIO_ReadPin>
 80025f0:	4603      	mov	r3, r0
 80025f2:	2b01      	cmp	r3, #1
 80025f4:	bf0c      	ite	eq
 80025f6:	2301      	moveq	r3, #1
 80025f8:	2300      	movne	r3, #0
 80025fa:	b2db      	uxtb	r3, r3
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	40020400 	.word	0x40020400

08002604 <Xbus_createRawMessageHelper>:

size_t Xbus_createRawMessageHelper(uint8_t* dest, uint8_t const* message)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b086      	sub	sp, #24
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
 800260c:	6039      	str	r1, [r7, #0]
	int n;
	uint8_t checksum;
	uint16_t length;
	uint8_t* dptr = dest;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	60fb      	str	r3, [r7, #12]

	length = Xbus_getPayloadLength(message);
 8002612:	6838      	ldr	r0, [r7, #0]
 8002614:	f7ff ff5f 	bl	80024d6 <Xbus_getPayloadLength>
 8002618:	4603      	mov	r3, r0
 800261a:	817b      	strh	r3, [r7, #10]

	*dptr++ = XBUS_CONTROL_PIPE;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	1c5a      	adds	r2, r3, #1
 8002620:	60fa      	str	r2, [r7, #12]
 8002622:	2203      	movs	r2, #3
 8002624:	701a      	strb	r2, [r3, #0]

	checksum = 0;
 8002626:	2300      	movs	r3, #0
 8002628:	74fb      	strb	r3, [r7, #19]
	checksum -= XBUS_MASTERDEVICE;
 800262a:	7cfb      	ldrb	r3, [r7, #19]
 800262c:	3301      	adds	r3, #1
 800262e:	74fb      	strb	r3, [r7, #19]

	*dptr = Xbus_getMessageId(message);
 8002630:	6838      	ldr	r0, [r7, #0]
 8002632:	f7ff ff33 	bl	800249c <Xbus_getMessageId>
 8002636:	4603      	mov	r3, r0
 8002638:	b2da      	uxtb	r2, r3
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	701a      	strb	r2, [r3, #0]
	checksum -= *dptr++;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	1c5a      	adds	r2, r3, #1
 8002642:	60fa      	str	r2, [r7, #12]
 8002644:	781b      	ldrb	r3, [r3, #0]
 8002646:	7cfa      	ldrb	r2, [r7, #19]
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	74fb      	strb	r3, [r7, #19]

	if (length < XBUS_EXTENDED_LENGTH)
 800264c:	897b      	ldrh	r3, [r7, #10]
 800264e:	2bfe      	cmp	r3, #254	@ 0xfe
 8002650:	d80b      	bhi.n	800266a <Xbus_createRawMessageHelper+0x66>
	{
		*dptr = length;
 8002652:	897b      	ldrh	r3, [r7, #10]
 8002654:	b2da      	uxtb	r2, r3
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	701a      	strb	r2, [r3, #0]
		checksum -= *dptr++;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	1c5a      	adds	r2, r3, #1
 800265e:	60fa      	str	r2, [r7, #12]
 8002660:	781b      	ldrb	r3, [r3, #0]
 8002662:	7cfa      	ldrb	r2, [r7, #19]
 8002664:	1ad3      	subs	r3, r2, r3
 8002666:	74fb      	strb	r3, [r7, #19]
 8002668:	e021      	b.n	80026ae <Xbus_createRawMessageHelper+0xaa>
	}
	else
	{
		*dptr = XBUS_EXTENDED_LENGTH;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	22ff      	movs	r2, #255	@ 0xff
 800266e:	701a      	strb	r2, [r3, #0]
		checksum -= *dptr++;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	1c5a      	adds	r2, r3, #1
 8002674:	60fa      	str	r2, [r7, #12]
 8002676:	781b      	ldrb	r3, [r3, #0]
 8002678:	7cfa      	ldrb	r2, [r7, #19]
 800267a:	1ad3      	subs	r3, r2, r3
 800267c:	74fb      	strb	r3, [r7, #19]
		*dptr = length >> 8;
 800267e:	897b      	ldrh	r3, [r7, #10]
 8002680:	0a1b      	lsrs	r3, r3, #8
 8002682:	b29b      	uxth	r3, r3
 8002684:	b2da      	uxtb	r2, r3
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	701a      	strb	r2, [r3, #0]
		checksum -= *dptr++;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	1c5a      	adds	r2, r3, #1
 800268e:	60fa      	str	r2, [r7, #12]
 8002690:	781b      	ldrb	r3, [r3, #0]
 8002692:	7cfa      	ldrb	r2, [r7, #19]
 8002694:	1ad3      	subs	r3, r2, r3
 8002696:	74fb      	strb	r3, [r7, #19]
		*dptr = length & 0xFF;
 8002698:	897b      	ldrh	r3, [r7, #10]
 800269a:	b2da      	uxtb	r2, r3
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	701a      	strb	r2, [r3, #0]
		checksum -= *dptr++;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	1c5a      	adds	r2, r3, #1
 80026a4:	60fa      	str	r2, [r7, #12]
 80026a6:	781b      	ldrb	r3, [r3, #0]
 80026a8:	7cfa      	ldrb	r2, [r7, #19]
 80026aa:	1ad3      	subs	r3, r2, r3
 80026ac:	74fb      	strb	r3, [r7, #19]
	}

	for (n = 0; n < length; n++)
 80026ae:	2300      	movs	r3, #0
 80026b0:	617b      	str	r3, [r7, #20]
 80026b2:	e012      	b.n	80026da <Xbus_createRawMessageHelper+0xd6>
	{
		*dptr = Xbus_getConstPointerToPayload(message)[n];
 80026b4:	6838      	ldr	r0, [r7, #0]
 80026b6:	f7ff ff89 	bl	80025cc <Xbus_getConstPointerToPayload>
 80026ba:	4602      	mov	r2, r0
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	4413      	add	r3, r2
 80026c0:	781a      	ldrb	r2, [r3, #0]
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	701a      	strb	r2, [r3, #0]
		checksum -= *dptr++;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	1c5a      	adds	r2, r3, #1
 80026ca:	60fa      	str	r2, [r7, #12]
 80026cc:	781b      	ldrb	r3, [r3, #0]
 80026ce:	7cfa      	ldrb	r2, [r7, #19]
 80026d0:	1ad3      	subs	r3, r2, r3
 80026d2:	74fb      	strb	r3, [r7, #19]
	for (n = 0; n < length; n++)
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	3301      	adds	r3, #1
 80026d8:	617b      	str	r3, [r7, #20]
 80026da:	897b      	ldrh	r3, [r7, #10]
 80026dc:	697a      	ldr	r2, [r7, #20]
 80026de:	429a      	cmp	r2, r3
 80026e0:	dbe8      	blt.n	80026b4 <Xbus_createRawMessageHelper+0xb0>
	}

	*dptr++ = checksum;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	1c5a      	adds	r2, r3, #1
 80026e6:	60fa      	str	r2, [r7, #12]
 80026e8:	7cfa      	ldrb	r2, [r7, #19]
 80026ea:	701a      	strb	r2, [r3, #0]

	return dptr - dest;
 80026ec:	68fa      	ldr	r2, [r7, #12]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	1ad3      	subs	r3, r2, r3
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3718      	adds	r7, #24
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}

080026fa <extractUint8>:

uint8_t extractUint8(const uint8_t *data, int *index) {
 80026fa:	b480      	push	{r7}
 80026fc:	b085      	sub	sp, #20
 80026fe:	af00      	add	r7, sp, #0
 8002700:	6078      	str	r0, [r7, #4]
 8002702:	6039      	str	r1, [r7, #0]
    uint8_t result = data[*index];
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	461a      	mov	r2, r3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	4413      	add	r3, r2
 800270e:	781b      	ldrb	r3, [r3, #0]
 8002710:	73fb      	strb	r3, [r7, #15]
    (*index)++;
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	1c5a      	adds	r2, r3, #1
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	601a      	str	r2, [r3, #0]
    return result;
 800271c:	7bfb      	ldrb	r3, [r7, #15]
}
 800271e:	4618      	mov	r0, r3
 8002720:	3714      	adds	r7, #20
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr

0800272a <extractUint16>:

/* Extract a 16-bit unsigned integer from data in big-endian order.
   The first byte becomes the high 8 bits and the second byte the low 8 bits. */
uint16_t extractUint16(const uint8_t *data, int *index) {
 800272a:	b480      	push	{r7}
 800272c:	b085      	sub	sp, #20
 800272e:	af00      	add	r7, sp, #0
 8002730:	6078      	str	r0, [r7, #4]
 8002732:	6039      	str	r1, [r7, #0]
    uint16_t result = 0;
 8002734:	2300      	movs	r3, #0
 8002736:	81fb      	strh	r3, [r7, #14]
    result |= ((uint16_t)data[*index]) << 8;
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	461a      	mov	r2, r3
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	4413      	add	r3, r2
 8002742:	781b      	ldrb	r3, [r3, #0]
 8002744:	021b      	lsls	r3, r3, #8
 8002746:	b21a      	sxth	r2, r3
 8002748:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800274c:	4313      	orrs	r3, r2
 800274e:	b21b      	sxth	r3, r3
 8002750:	81fb      	strh	r3, [r7, #14]
    (*index)++;
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	1c5a      	adds	r2, r3, #1
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	601a      	str	r2, [r3, #0]
    result |= ((uint16_t)data[*index]);
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	461a      	mov	r2, r3
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	4413      	add	r3, r2
 8002766:	781b      	ldrb	r3, [r3, #0]
 8002768:	461a      	mov	r2, r3
 800276a:	89fb      	ldrh	r3, [r7, #14]
 800276c:	4313      	orrs	r3, r2
 800276e:	81fb      	strh	r3, [r7, #14]
    (*index)++;
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	1c5a      	adds	r2, r3, #1
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	601a      	str	r2, [r3, #0]
    return result;
 800277a:	89fb      	ldrh	r3, [r7, #14]
}
 800277c:	4618      	mov	r0, r3
 800277e:	3714      	adds	r7, #20
 8002780:	46bd      	mov	sp, r7
 8002782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002786:	4770      	bx	lr

08002788 <extractUint32>:

/* Extract a 32-bit unsigned integer from data in big-endian order.
   The first byte is shifted to the most significant position, etc. */
uint32_t extractUint32(const uint8_t *data, int *index) {
 8002788:	b480      	push	{r7}
 800278a:	b085      	sub	sp, #20
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
 8002790:	6039      	str	r1, [r7, #0]
    uint32_t result = 0;
 8002792:	2300      	movs	r3, #0
 8002794:	60fb      	str	r3, [r7, #12]
    result |= ((uint32_t)data[*index]) << 24;
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	461a      	mov	r2, r3
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	4413      	add	r3, r2
 80027a0:	781b      	ldrb	r3, [r3, #0]
 80027a2:	061b      	lsls	r3, r3, #24
 80027a4:	68fa      	ldr	r2, [r7, #12]
 80027a6:	4313      	orrs	r3, r2
 80027a8:	60fb      	str	r3, [r7, #12]
    (*index)++;
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	1c5a      	adds	r2, r3, #1
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	601a      	str	r2, [r3, #0]
    result |= ((uint32_t)data[*index]) << 16;
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	461a      	mov	r2, r3
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	4413      	add	r3, r2
 80027be:	781b      	ldrb	r3, [r3, #0]
 80027c0:	041b      	lsls	r3, r3, #16
 80027c2:	68fa      	ldr	r2, [r7, #12]
 80027c4:	4313      	orrs	r3, r2
 80027c6:	60fb      	str	r3, [r7, #12]
    (*index)++;
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	1c5a      	adds	r2, r3, #1
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	601a      	str	r2, [r3, #0]
    result |= ((uint32_t)data[*index]) << 8;
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	461a      	mov	r2, r3
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	4413      	add	r3, r2
 80027dc:	781b      	ldrb	r3, [r3, #0]
 80027de:	021b      	lsls	r3, r3, #8
 80027e0:	68fa      	ldr	r2, [r7, #12]
 80027e2:	4313      	orrs	r3, r2
 80027e4:	60fb      	str	r3, [r7, #12]
    (*index)++;
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	1c5a      	adds	r2, r3, #1
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	601a      	str	r2, [r3, #0]
    result |= ((uint32_t)data[*index]);
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	461a      	mov	r2, r3
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	4413      	add	r3, r2
 80027fa:	781b      	ldrb	r3, [r3, #0]
 80027fc:	461a      	mov	r2, r3
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	4313      	orrs	r3, r2
 8002802:	60fb      	str	r3, [r7, #12]
    (*index)++;
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	1c5a      	adds	r2, r3, #1
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	601a      	str	r2, [r3, #0]
    return result;
 800280e:	68fb      	ldr	r3, [r7, #12]
}
 8002810:	4618      	mov	r0, r3
 8002812:	3714      	adds	r7, #20
 8002814:	46bd      	mov	sp, r7
 8002816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281a:	4770      	bx	lr

0800281c <extractFloat>:

/* Extract a float by first reading 4 bytes as a 32-bit unsigned integer
   and then copying them into a float. */
float extractFloat(const uint8_t *data, int *index) {
 800281c:	b580      	push	{r7, lr}
 800281e:	b084      	sub	sp, #16
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
 8002824:	6039      	str	r1, [r7, #0]
    uint32_t temp = extractUint32(data, index);
 8002826:	6839      	ldr	r1, [r7, #0]
 8002828:	6878      	ldr	r0, [r7, #4]
 800282a:	f7ff ffad 	bl	8002788 <extractUint32>
 800282e:	4603      	mov	r3, r0
 8002830:	60fb      	str	r3, [r7, #12]
    float result;
    memcpy(&result, &temp, sizeof(result));
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	60bb      	str	r3, [r7, #8]
    return result;
 8002836:	68bb      	ldr	r3, [r7, #8]
 8002838:	ee07 3a90 	vmov	s15, r3
}
 800283c:	eeb0 0a67 	vmov.f32	s0, s15
 8002840:	3710      	adds	r7, #16
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}
	...

08002848 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002848:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002880 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800284c:	f7ff fe04 	bl	8002458 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002850:	480c      	ldr	r0, [pc, #48]	@ (8002884 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002852:	490d      	ldr	r1, [pc, #52]	@ (8002888 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002854:	4a0d      	ldr	r2, [pc, #52]	@ (800288c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002856:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002858:	e002      	b.n	8002860 <LoopCopyDataInit>

0800285a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800285a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800285c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800285e:	3304      	adds	r3, #4

08002860 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002860:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002862:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002864:	d3f9      	bcc.n	800285a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002866:	4a0a      	ldr	r2, [pc, #40]	@ (8002890 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002868:	4c0a      	ldr	r4, [pc, #40]	@ (8002894 <LoopFillZerobss+0x22>)
  movs r3, #0
 800286a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800286c:	e001      	b.n	8002872 <LoopFillZerobss>

0800286e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800286e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002870:	3204      	adds	r2, #4

08002872 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002872:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002874:	d3fb      	bcc.n	800286e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002876:	f004 f84f 	bl	8006918 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800287a:	f7fe ff19 	bl	80016b0 <main>
  bx  lr    
 800287e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002880:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002884:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002888:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 800288c:	080091d8 	.word	0x080091d8
  ldr r2, =_sbss
 8002890:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8002894:	20000954 	.word	0x20000954

08002898 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002898:	e7fe      	b.n	8002898 <ADC_IRQHandler>
	...

0800289c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80028a0:	4b0e      	ldr	r3, [pc, #56]	@ (80028dc <HAL_Init+0x40>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a0d      	ldr	r2, [pc, #52]	@ (80028dc <HAL_Init+0x40>)
 80028a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80028aa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80028ac:	4b0b      	ldr	r3, [pc, #44]	@ (80028dc <HAL_Init+0x40>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a0a      	ldr	r2, [pc, #40]	@ (80028dc <HAL_Init+0x40>)
 80028b2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80028b6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028b8:	4b08      	ldr	r3, [pc, #32]	@ (80028dc <HAL_Init+0x40>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a07      	ldr	r2, [pc, #28]	@ (80028dc <HAL_Init+0x40>)
 80028be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028c4:	2003      	movs	r0, #3
 80028c6:	f000 f94f 	bl	8002b68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028ca:	2000      	movs	r0, #0
 80028cc:	f000 f808 	bl	80028e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028d0:	f7ff fb42 	bl	8001f58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028d4:	2300      	movs	r3, #0
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	bd80      	pop	{r7, pc}
 80028da:	bf00      	nop
 80028dc:	40023c00 	.word	0x40023c00

080028e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b082      	sub	sp, #8
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80028e8:	4b12      	ldr	r3, [pc, #72]	@ (8002934 <HAL_InitTick+0x54>)
 80028ea:	681a      	ldr	r2, [r3, #0]
 80028ec:	4b12      	ldr	r3, [pc, #72]	@ (8002938 <HAL_InitTick+0x58>)
 80028ee:	781b      	ldrb	r3, [r3, #0]
 80028f0:	4619      	mov	r1, r3
 80028f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80028f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80028fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80028fe:	4618      	mov	r0, r3
 8002900:	f000 f967 	bl	8002bd2 <HAL_SYSTICK_Config>
 8002904:	4603      	mov	r3, r0
 8002906:	2b00      	cmp	r3, #0
 8002908:	d001      	beq.n	800290e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800290a:	2301      	movs	r3, #1
 800290c:	e00e      	b.n	800292c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2b0f      	cmp	r3, #15
 8002912:	d80a      	bhi.n	800292a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002914:	2200      	movs	r2, #0
 8002916:	6879      	ldr	r1, [r7, #4]
 8002918:	f04f 30ff 	mov.w	r0, #4294967295
 800291c:	f000 f92f 	bl	8002b7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002920:	4a06      	ldr	r2, [pc, #24]	@ (800293c <HAL_InitTick+0x5c>)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002926:	2300      	movs	r3, #0
 8002928:	e000      	b.n	800292c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
}
 800292c:	4618      	mov	r0, r3
 800292e:	3708      	adds	r7, #8
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}
 8002934:	20000010 	.word	0x20000010
 8002938:	20000018 	.word	0x20000018
 800293c:	20000014 	.word	0x20000014

08002940 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002940:	b480      	push	{r7}
 8002942:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002944:	4b06      	ldr	r3, [pc, #24]	@ (8002960 <HAL_IncTick+0x20>)
 8002946:	781b      	ldrb	r3, [r3, #0]
 8002948:	461a      	mov	r2, r3
 800294a:	4b06      	ldr	r3, [pc, #24]	@ (8002964 <HAL_IncTick+0x24>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4413      	add	r3, r2
 8002950:	4a04      	ldr	r2, [pc, #16]	@ (8002964 <HAL_IncTick+0x24>)
 8002952:	6013      	str	r3, [r2, #0]
}
 8002954:	bf00      	nop
 8002956:	46bd      	mov	sp, r7
 8002958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295c:	4770      	bx	lr
 800295e:	bf00      	nop
 8002960:	20000018 	.word	0x20000018
 8002964:	20000804 	.word	0x20000804

08002968 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002968:	b480      	push	{r7}
 800296a:	af00      	add	r7, sp, #0
  return uwTick;
 800296c:	4b03      	ldr	r3, [pc, #12]	@ (800297c <HAL_GetTick+0x14>)
 800296e:	681b      	ldr	r3, [r3, #0]
}
 8002970:	4618      	mov	r0, r3
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr
 800297a:	bf00      	nop
 800297c:	20000804 	.word	0x20000804

08002980 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b084      	sub	sp, #16
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002988:	f7ff ffee 	bl	8002968 <HAL_GetTick>
 800298c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002998:	d005      	beq.n	80029a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800299a:	4b0a      	ldr	r3, [pc, #40]	@ (80029c4 <HAL_Delay+0x44>)
 800299c:	781b      	ldrb	r3, [r3, #0]
 800299e:	461a      	mov	r2, r3
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	4413      	add	r3, r2
 80029a4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80029a6:	bf00      	nop
 80029a8:	f7ff ffde 	bl	8002968 <HAL_GetTick>
 80029ac:	4602      	mov	r2, r0
 80029ae:	68bb      	ldr	r3, [r7, #8]
 80029b0:	1ad3      	subs	r3, r2, r3
 80029b2:	68fa      	ldr	r2, [r7, #12]
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d8f7      	bhi.n	80029a8 <HAL_Delay+0x28>
  {
  }
}
 80029b8:	bf00      	nop
 80029ba:	bf00      	nop
 80029bc:	3710      	adds	r7, #16
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	20000018 	.word	0x20000018

080029c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b085      	sub	sp, #20
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	f003 0307 	and.w	r3, r3, #7
 80029d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029d8:	4b0c      	ldr	r3, [pc, #48]	@ (8002a0c <__NVIC_SetPriorityGrouping+0x44>)
 80029da:	68db      	ldr	r3, [r3, #12]
 80029dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029de:	68ba      	ldr	r2, [r7, #8]
 80029e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80029e4:	4013      	ands	r3, r2
 80029e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80029f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029fa:	4a04      	ldr	r2, [pc, #16]	@ (8002a0c <__NVIC_SetPriorityGrouping+0x44>)
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	60d3      	str	r3, [r2, #12]
}
 8002a00:	bf00      	nop
 8002a02:	3714      	adds	r7, #20
 8002a04:	46bd      	mov	sp, r7
 8002a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0a:	4770      	bx	lr
 8002a0c:	e000ed00 	.word	0xe000ed00

08002a10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a10:	b480      	push	{r7}
 8002a12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a14:	4b04      	ldr	r3, [pc, #16]	@ (8002a28 <__NVIC_GetPriorityGrouping+0x18>)
 8002a16:	68db      	ldr	r3, [r3, #12]
 8002a18:	0a1b      	lsrs	r3, r3, #8
 8002a1a:	f003 0307 	and.w	r3, r3, #7
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	46bd      	mov	sp, r7
 8002a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a26:	4770      	bx	lr
 8002a28:	e000ed00 	.word	0xe000ed00

08002a2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b083      	sub	sp, #12
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	4603      	mov	r3, r0
 8002a34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	db0b      	blt.n	8002a56 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a3e:	79fb      	ldrb	r3, [r7, #7]
 8002a40:	f003 021f 	and.w	r2, r3, #31
 8002a44:	4907      	ldr	r1, [pc, #28]	@ (8002a64 <__NVIC_EnableIRQ+0x38>)
 8002a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a4a:	095b      	lsrs	r3, r3, #5
 8002a4c:	2001      	movs	r0, #1
 8002a4e:	fa00 f202 	lsl.w	r2, r0, r2
 8002a52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002a56:	bf00      	nop
 8002a58:	370c      	adds	r7, #12
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a60:	4770      	bx	lr
 8002a62:	bf00      	nop
 8002a64:	e000e100 	.word	0xe000e100

08002a68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b083      	sub	sp, #12
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	4603      	mov	r3, r0
 8002a70:	6039      	str	r1, [r7, #0]
 8002a72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	db0a      	blt.n	8002a92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	b2da      	uxtb	r2, r3
 8002a80:	490c      	ldr	r1, [pc, #48]	@ (8002ab4 <__NVIC_SetPriority+0x4c>)
 8002a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a86:	0112      	lsls	r2, r2, #4
 8002a88:	b2d2      	uxtb	r2, r2
 8002a8a:	440b      	add	r3, r1
 8002a8c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a90:	e00a      	b.n	8002aa8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	b2da      	uxtb	r2, r3
 8002a96:	4908      	ldr	r1, [pc, #32]	@ (8002ab8 <__NVIC_SetPriority+0x50>)
 8002a98:	79fb      	ldrb	r3, [r7, #7]
 8002a9a:	f003 030f 	and.w	r3, r3, #15
 8002a9e:	3b04      	subs	r3, #4
 8002aa0:	0112      	lsls	r2, r2, #4
 8002aa2:	b2d2      	uxtb	r2, r2
 8002aa4:	440b      	add	r3, r1
 8002aa6:	761a      	strb	r2, [r3, #24]
}
 8002aa8:	bf00      	nop
 8002aaa:	370c      	adds	r7, #12
 8002aac:	46bd      	mov	sp, r7
 8002aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab2:	4770      	bx	lr
 8002ab4:	e000e100 	.word	0xe000e100
 8002ab8:	e000ed00 	.word	0xe000ed00

08002abc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b089      	sub	sp, #36	@ 0x24
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	60f8      	str	r0, [r7, #12]
 8002ac4:	60b9      	str	r1, [r7, #8]
 8002ac6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	f003 0307 	and.w	r3, r3, #7
 8002ace:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ad0:	69fb      	ldr	r3, [r7, #28]
 8002ad2:	f1c3 0307 	rsb	r3, r3, #7
 8002ad6:	2b04      	cmp	r3, #4
 8002ad8:	bf28      	it	cs
 8002ada:	2304      	movcs	r3, #4
 8002adc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ade:	69fb      	ldr	r3, [r7, #28]
 8002ae0:	3304      	adds	r3, #4
 8002ae2:	2b06      	cmp	r3, #6
 8002ae4:	d902      	bls.n	8002aec <NVIC_EncodePriority+0x30>
 8002ae6:	69fb      	ldr	r3, [r7, #28]
 8002ae8:	3b03      	subs	r3, #3
 8002aea:	e000      	b.n	8002aee <NVIC_EncodePriority+0x32>
 8002aec:	2300      	movs	r3, #0
 8002aee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002af0:	f04f 32ff 	mov.w	r2, #4294967295
 8002af4:	69bb      	ldr	r3, [r7, #24]
 8002af6:	fa02 f303 	lsl.w	r3, r2, r3
 8002afa:	43da      	mvns	r2, r3
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	401a      	ands	r2, r3
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b04:	f04f 31ff 	mov.w	r1, #4294967295
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b0e:	43d9      	mvns	r1, r3
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b14:	4313      	orrs	r3, r2
         );
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	3724      	adds	r7, #36	@ 0x24
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b20:	4770      	bx	lr
	...

08002b24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b082      	sub	sp, #8
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	3b01      	subs	r3, #1
 8002b30:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b34:	d301      	bcc.n	8002b3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b36:	2301      	movs	r3, #1
 8002b38:	e00f      	b.n	8002b5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b3a:	4a0a      	ldr	r2, [pc, #40]	@ (8002b64 <SysTick_Config+0x40>)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	3b01      	subs	r3, #1
 8002b40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b42:	210f      	movs	r1, #15
 8002b44:	f04f 30ff 	mov.w	r0, #4294967295
 8002b48:	f7ff ff8e 	bl	8002a68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b4c:	4b05      	ldr	r3, [pc, #20]	@ (8002b64 <SysTick_Config+0x40>)
 8002b4e:	2200      	movs	r2, #0
 8002b50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b52:	4b04      	ldr	r3, [pc, #16]	@ (8002b64 <SysTick_Config+0x40>)
 8002b54:	2207      	movs	r2, #7
 8002b56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b58:	2300      	movs	r3, #0
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	3708      	adds	r7, #8
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	bf00      	nop
 8002b64:	e000e010 	.word	0xe000e010

08002b68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b082      	sub	sp, #8
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b70:	6878      	ldr	r0, [r7, #4]
 8002b72:	f7ff ff29 	bl	80029c8 <__NVIC_SetPriorityGrouping>
}
 8002b76:	bf00      	nop
 8002b78:	3708      	adds	r7, #8
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}

08002b7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b7e:	b580      	push	{r7, lr}
 8002b80:	b086      	sub	sp, #24
 8002b82:	af00      	add	r7, sp, #0
 8002b84:	4603      	mov	r3, r0
 8002b86:	60b9      	str	r1, [r7, #8]
 8002b88:	607a      	str	r2, [r7, #4]
 8002b8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b90:	f7ff ff3e 	bl	8002a10 <__NVIC_GetPriorityGrouping>
 8002b94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b96:	687a      	ldr	r2, [r7, #4]
 8002b98:	68b9      	ldr	r1, [r7, #8]
 8002b9a:	6978      	ldr	r0, [r7, #20]
 8002b9c:	f7ff ff8e 	bl	8002abc <NVIC_EncodePriority>
 8002ba0:	4602      	mov	r2, r0
 8002ba2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ba6:	4611      	mov	r1, r2
 8002ba8:	4618      	mov	r0, r3
 8002baa:	f7ff ff5d 	bl	8002a68 <__NVIC_SetPriority>
}
 8002bae:	bf00      	nop
 8002bb0:	3718      	adds	r7, #24
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}

08002bb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bb6:	b580      	push	{r7, lr}
 8002bb8:	b082      	sub	sp, #8
 8002bba:	af00      	add	r7, sp, #0
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002bc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	f7ff ff31 	bl	8002a2c <__NVIC_EnableIRQ>
}
 8002bca:	bf00      	nop
 8002bcc:	3708      	adds	r7, #8
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}

08002bd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002bd2:	b580      	push	{r7, lr}
 8002bd4:	b082      	sub	sp, #8
 8002bd6:	af00      	add	r7, sp, #0
 8002bd8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002bda:	6878      	ldr	r0, [r7, #4]
 8002bdc:	f7ff ffa2 	bl	8002b24 <SysTick_Config>
 8002be0:	4603      	mov	r3, r0
}
 8002be2:	4618      	mov	r0, r3
 8002be4:	3708      	adds	r7, #8
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}
	...

08002bec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002bec:	b480      	push	{r7}
 8002bee:	b089      	sub	sp, #36	@ 0x24
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
 8002bf4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c02:	2300      	movs	r3, #0
 8002c04:	61fb      	str	r3, [r7, #28]
 8002c06:	e165      	b.n	8002ed4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c08:	2201      	movs	r2, #1
 8002c0a:	69fb      	ldr	r3, [r7, #28]
 8002c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c10:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	697a      	ldr	r2, [r7, #20]
 8002c18:	4013      	ands	r3, r2
 8002c1a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c1c:	693a      	ldr	r2, [r7, #16]
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	429a      	cmp	r2, r3
 8002c22:	f040 8154 	bne.w	8002ece <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	f003 0303 	and.w	r3, r3, #3
 8002c2e:	2b01      	cmp	r3, #1
 8002c30:	d005      	beq.n	8002c3e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c3a:	2b02      	cmp	r3, #2
 8002c3c:	d130      	bne.n	8002ca0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	689b      	ldr	r3, [r3, #8]
 8002c42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c44:	69fb      	ldr	r3, [r7, #28]
 8002c46:	005b      	lsls	r3, r3, #1
 8002c48:	2203      	movs	r2, #3
 8002c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4e:	43db      	mvns	r3, r3
 8002c50:	69ba      	ldr	r2, [r7, #24]
 8002c52:	4013      	ands	r3, r2
 8002c54:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	68da      	ldr	r2, [r3, #12]
 8002c5a:	69fb      	ldr	r3, [r7, #28]
 8002c5c:	005b      	lsls	r3, r3, #1
 8002c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c62:	69ba      	ldr	r2, [r7, #24]
 8002c64:	4313      	orrs	r3, r2
 8002c66:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	69ba      	ldr	r2, [r7, #24]
 8002c6c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c74:	2201      	movs	r2, #1
 8002c76:	69fb      	ldr	r3, [r7, #28]
 8002c78:	fa02 f303 	lsl.w	r3, r2, r3
 8002c7c:	43db      	mvns	r3, r3
 8002c7e:	69ba      	ldr	r2, [r7, #24]
 8002c80:	4013      	ands	r3, r2
 8002c82:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	091b      	lsrs	r3, r3, #4
 8002c8a:	f003 0201 	and.w	r2, r3, #1
 8002c8e:	69fb      	ldr	r3, [r7, #28]
 8002c90:	fa02 f303 	lsl.w	r3, r2, r3
 8002c94:	69ba      	ldr	r2, [r7, #24]
 8002c96:	4313      	orrs	r3, r2
 8002c98:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	69ba      	ldr	r2, [r7, #24]
 8002c9e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	f003 0303 	and.w	r3, r3, #3
 8002ca8:	2b03      	cmp	r3, #3
 8002caa:	d017      	beq.n	8002cdc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	68db      	ldr	r3, [r3, #12]
 8002cb0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002cb2:	69fb      	ldr	r3, [r7, #28]
 8002cb4:	005b      	lsls	r3, r3, #1
 8002cb6:	2203      	movs	r2, #3
 8002cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cbc:	43db      	mvns	r3, r3
 8002cbe:	69ba      	ldr	r2, [r7, #24]
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	689a      	ldr	r2, [r3, #8]
 8002cc8:	69fb      	ldr	r3, [r7, #28]
 8002cca:	005b      	lsls	r3, r3, #1
 8002ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd0:	69ba      	ldr	r2, [r7, #24]
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	69ba      	ldr	r2, [r7, #24]
 8002cda:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	f003 0303 	and.w	r3, r3, #3
 8002ce4:	2b02      	cmp	r3, #2
 8002ce6:	d123      	bne.n	8002d30 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ce8:	69fb      	ldr	r3, [r7, #28]
 8002cea:	08da      	lsrs	r2, r3, #3
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	3208      	adds	r2, #8
 8002cf0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cf4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002cf6:	69fb      	ldr	r3, [r7, #28]
 8002cf8:	f003 0307 	and.w	r3, r3, #7
 8002cfc:	009b      	lsls	r3, r3, #2
 8002cfe:	220f      	movs	r2, #15
 8002d00:	fa02 f303 	lsl.w	r3, r2, r3
 8002d04:	43db      	mvns	r3, r3
 8002d06:	69ba      	ldr	r2, [r7, #24]
 8002d08:	4013      	ands	r3, r2
 8002d0a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	691a      	ldr	r2, [r3, #16]
 8002d10:	69fb      	ldr	r3, [r7, #28]
 8002d12:	f003 0307 	and.w	r3, r3, #7
 8002d16:	009b      	lsls	r3, r3, #2
 8002d18:	fa02 f303 	lsl.w	r3, r2, r3
 8002d1c:	69ba      	ldr	r2, [r7, #24]
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d22:	69fb      	ldr	r3, [r7, #28]
 8002d24:	08da      	lsrs	r2, r3, #3
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	3208      	adds	r2, #8
 8002d2a:	69b9      	ldr	r1, [r7, #24]
 8002d2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d36:	69fb      	ldr	r3, [r7, #28]
 8002d38:	005b      	lsls	r3, r3, #1
 8002d3a:	2203      	movs	r2, #3
 8002d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d40:	43db      	mvns	r3, r3
 8002d42:	69ba      	ldr	r2, [r7, #24]
 8002d44:	4013      	ands	r3, r2
 8002d46:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	f003 0203 	and.w	r2, r3, #3
 8002d50:	69fb      	ldr	r3, [r7, #28]
 8002d52:	005b      	lsls	r3, r3, #1
 8002d54:	fa02 f303 	lsl.w	r3, r2, r3
 8002d58:	69ba      	ldr	r2, [r7, #24]
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	69ba      	ldr	r2, [r7, #24]
 8002d62:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	f000 80ae 	beq.w	8002ece <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d72:	2300      	movs	r3, #0
 8002d74:	60fb      	str	r3, [r7, #12]
 8002d76:	4b5d      	ldr	r3, [pc, #372]	@ (8002eec <HAL_GPIO_Init+0x300>)
 8002d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d7a:	4a5c      	ldr	r2, [pc, #368]	@ (8002eec <HAL_GPIO_Init+0x300>)
 8002d7c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d80:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d82:	4b5a      	ldr	r3, [pc, #360]	@ (8002eec <HAL_GPIO_Init+0x300>)
 8002d84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d8a:	60fb      	str	r3, [r7, #12]
 8002d8c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d8e:	4a58      	ldr	r2, [pc, #352]	@ (8002ef0 <HAL_GPIO_Init+0x304>)
 8002d90:	69fb      	ldr	r3, [r7, #28]
 8002d92:	089b      	lsrs	r3, r3, #2
 8002d94:	3302      	adds	r3, #2
 8002d96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002d9c:	69fb      	ldr	r3, [r7, #28]
 8002d9e:	f003 0303 	and.w	r3, r3, #3
 8002da2:	009b      	lsls	r3, r3, #2
 8002da4:	220f      	movs	r2, #15
 8002da6:	fa02 f303 	lsl.w	r3, r2, r3
 8002daa:	43db      	mvns	r3, r3
 8002dac:	69ba      	ldr	r2, [r7, #24]
 8002dae:	4013      	ands	r3, r2
 8002db0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	4a4f      	ldr	r2, [pc, #316]	@ (8002ef4 <HAL_GPIO_Init+0x308>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d025      	beq.n	8002e06 <HAL_GPIO_Init+0x21a>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	4a4e      	ldr	r2, [pc, #312]	@ (8002ef8 <HAL_GPIO_Init+0x30c>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d01f      	beq.n	8002e02 <HAL_GPIO_Init+0x216>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	4a4d      	ldr	r2, [pc, #308]	@ (8002efc <HAL_GPIO_Init+0x310>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d019      	beq.n	8002dfe <HAL_GPIO_Init+0x212>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	4a4c      	ldr	r2, [pc, #304]	@ (8002f00 <HAL_GPIO_Init+0x314>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d013      	beq.n	8002dfa <HAL_GPIO_Init+0x20e>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	4a4b      	ldr	r2, [pc, #300]	@ (8002f04 <HAL_GPIO_Init+0x318>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d00d      	beq.n	8002df6 <HAL_GPIO_Init+0x20a>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	4a4a      	ldr	r2, [pc, #296]	@ (8002f08 <HAL_GPIO_Init+0x31c>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d007      	beq.n	8002df2 <HAL_GPIO_Init+0x206>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	4a49      	ldr	r2, [pc, #292]	@ (8002f0c <HAL_GPIO_Init+0x320>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d101      	bne.n	8002dee <HAL_GPIO_Init+0x202>
 8002dea:	2306      	movs	r3, #6
 8002dec:	e00c      	b.n	8002e08 <HAL_GPIO_Init+0x21c>
 8002dee:	2307      	movs	r3, #7
 8002df0:	e00a      	b.n	8002e08 <HAL_GPIO_Init+0x21c>
 8002df2:	2305      	movs	r3, #5
 8002df4:	e008      	b.n	8002e08 <HAL_GPIO_Init+0x21c>
 8002df6:	2304      	movs	r3, #4
 8002df8:	e006      	b.n	8002e08 <HAL_GPIO_Init+0x21c>
 8002dfa:	2303      	movs	r3, #3
 8002dfc:	e004      	b.n	8002e08 <HAL_GPIO_Init+0x21c>
 8002dfe:	2302      	movs	r3, #2
 8002e00:	e002      	b.n	8002e08 <HAL_GPIO_Init+0x21c>
 8002e02:	2301      	movs	r3, #1
 8002e04:	e000      	b.n	8002e08 <HAL_GPIO_Init+0x21c>
 8002e06:	2300      	movs	r3, #0
 8002e08:	69fa      	ldr	r2, [r7, #28]
 8002e0a:	f002 0203 	and.w	r2, r2, #3
 8002e0e:	0092      	lsls	r2, r2, #2
 8002e10:	4093      	lsls	r3, r2
 8002e12:	69ba      	ldr	r2, [r7, #24]
 8002e14:	4313      	orrs	r3, r2
 8002e16:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e18:	4935      	ldr	r1, [pc, #212]	@ (8002ef0 <HAL_GPIO_Init+0x304>)
 8002e1a:	69fb      	ldr	r3, [r7, #28]
 8002e1c:	089b      	lsrs	r3, r3, #2
 8002e1e:	3302      	adds	r3, #2
 8002e20:	69ba      	ldr	r2, [r7, #24]
 8002e22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e26:	4b3a      	ldr	r3, [pc, #232]	@ (8002f10 <HAL_GPIO_Init+0x324>)
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	43db      	mvns	r3, r3
 8002e30:	69ba      	ldr	r2, [r7, #24]
 8002e32:	4013      	ands	r3, r2
 8002e34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d003      	beq.n	8002e4a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002e42:	69ba      	ldr	r2, [r7, #24]
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	4313      	orrs	r3, r2
 8002e48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e4a:	4a31      	ldr	r2, [pc, #196]	@ (8002f10 <HAL_GPIO_Init+0x324>)
 8002e4c:	69bb      	ldr	r3, [r7, #24]
 8002e4e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e50:	4b2f      	ldr	r3, [pc, #188]	@ (8002f10 <HAL_GPIO_Init+0x324>)
 8002e52:	68db      	ldr	r3, [r3, #12]
 8002e54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	43db      	mvns	r3, r3
 8002e5a:	69ba      	ldr	r2, [r7, #24]
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d003      	beq.n	8002e74 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002e6c:	69ba      	ldr	r2, [r7, #24]
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	4313      	orrs	r3, r2
 8002e72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002e74:	4a26      	ldr	r2, [pc, #152]	@ (8002f10 <HAL_GPIO_Init+0x324>)
 8002e76:	69bb      	ldr	r3, [r7, #24]
 8002e78:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002e7a:	4b25      	ldr	r3, [pc, #148]	@ (8002f10 <HAL_GPIO_Init+0x324>)
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	43db      	mvns	r3, r3
 8002e84:	69ba      	ldr	r2, [r7, #24]
 8002e86:	4013      	ands	r3, r2
 8002e88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d003      	beq.n	8002e9e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002e96:	69ba      	ldr	r2, [r7, #24]
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002e9e:	4a1c      	ldr	r2, [pc, #112]	@ (8002f10 <HAL_GPIO_Init+0x324>)
 8002ea0:	69bb      	ldr	r3, [r7, #24]
 8002ea2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ea4:	4b1a      	ldr	r3, [pc, #104]	@ (8002f10 <HAL_GPIO_Init+0x324>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	43db      	mvns	r3, r3
 8002eae:	69ba      	ldr	r2, [r7, #24]
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d003      	beq.n	8002ec8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002ec0:	69ba      	ldr	r2, [r7, #24]
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ec8:	4a11      	ldr	r2, [pc, #68]	@ (8002f10 <HAL_GPIO_Init+0x324>)
 8002eca:	69bb      	ldr	r3, [r7, #24]
 8002ecc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ece:	69fb      	ldr	r3, [r7, #28]
 8002ed0:	3301      	adds	r3, #1
 8002ed2:	61fb      	str	r3, [r7, #28]
 8002ed4:	69fb      	ldr	r3, [r7, #28]
 8002ed6:	2b0f      	cmp	r3, #15
 8002ed8:	f67f ae96 	bls.w	8002c08 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002edc:	bf00      	nop
 8002ede:	bf00      	nop
 8002ee0:	3724      	adds	r7, #36	@ 0x24
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee8:	4770      	bx	lr
 8002eea:	bf00      	nop
 8002eec:	40023800 	.word	0x40023800
 8002ef0:	40013800 	.word	0x40013800
 8002ef4:	40020000 	.word	0x40020000
 8002ef8:	40020400 	.word	0x40020400
 8002efc:	40020800 	.word	0x40020800
 8002f00:	40020c00 	.word	0x40020c00
 8002f04:	40021000 	.word	0x40021000
 8002f08:	40021400 	.word	0x40021400
 8002f0c:	40021800 	.word	0x40021800
 8002f10:	40013c00 	.word	0x40013c00

08002f14 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b085      	sub	sp, #20
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
 8002f1c:	460b      	mov	r3, r1
 8002f1e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	691a      	ldr	r2, [r3, #16]
 8002f24:	887b      	ldrh	r3, [r7, #2]
 8002f26:	4013      	ands	r3, r2
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d002      	beq.n	8002f32 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	73fb      	strb	r3, [r7, #15]
 8002f30:	e001      	b.n	8002f36 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002f32:	2300      	movs	r3, #0
 8002f34:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002f36:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	3714      	adds	r7, #20
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f42:	4770      	bx	lr

08002f44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b083      	sub	sp, #12
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
 8002f4c:	460b      	mov	r3, r1
 8002f4e:	807b      	strh	r3, [r7, #2]
 8002f50:	4613      	mov	r3, r2
 8002f52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f54:	787b      	ldrb	r3, [r7, #1]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d003      	beq.n	8002f62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f5a:	887a      	ldrh	r2, [r7, #2]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002f60:	e003      	b.n	8002f6a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f62:	887b      	ldrh	r3, [r7, #2]
 8002f64:	041a      	lsls	r2, r3, #16
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	619a      	str	r2, [r3, #24]
}
 8002f6a:	bf00      	nop
 8002f6c:	370c      	adds	r7, #12
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f74:	4770      	bx	lr
	...

08002f78 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b082      	sub	sp, #8
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	4603      	mov	r3, r0
 8002f80:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002f82:	4b08      	ldr	r3, [pc, #32]	@ (8002fa4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f84:	695a      	ldr	r2, [r3, #20]
 8002f86:	88fb      	ldrh	r3, [r7, #6]
 8002f88:	4013      	ands	r3, r2
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d006      	beq.n	8002f9c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002f8e:	4a05      	ldr	r2, [pc, #20]	@ (8002fa4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f90:	88fb      	ldrh	r3, [r7, #6]
 8002f92:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002f94:	88fb      	ldrh	r3, [r7, #6]
 8002f96:	4618      	mov	r0, r3
 8002f98:	f7fe fece 	bl	8001d38 <HAL_GPIO_EXTI_Callback>
  }
}
 8002f9c:	bf00      	nop
 8002f9e:	3708      	adds	r7, #8
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}
 8002fa4:	40013c00 	.word	0x40013c00

08002fa8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b084      	sub	sp, #16
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d101      	bne.n	8002fba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e12b      	b.n	8003212 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d106      	bne.n	8002fd4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002fce:	6878      	ldr	r0, [r7, #4]
 8002fd0:	f7fe ffea 	bl	8001fa8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2224      	movs	r2, #36	@ 0x24
 8002fd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f022 0201 	bic.w	r2, r2, #1
 8002fea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002ffa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	681a      	ldr	r2, [r3, #0]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800300a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800300c:	f001 f922 	bl	8004254 <HAL_RCC_GetPCLK1Freq>
 8003010:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	4a81      	ldr	r2, [pc, #516]	@ (800321c <HAL_I2C_Init+0x274>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d807      	bhi.n	800302c <HAL_I2C_Init+0x84>
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	4a80      	ldr	r2, [pc, #512]	@ (8003220 <HAL_I2C_Init+0x278>)
 8003020:	4293      	cmp	r3, r2
 8003022:	bf94      	ite	ls
 8003024:	2301      	movls	r3, #1
 8003026:	2300      	movhi	r3, #0
 8003028:	b2db      	uxtb	r3, r3
 800302a:	e006      	b.n	800303a <HAL_I2C_Init+0x92>
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	4a7d      	ldr	r2, [pc, #500]	@ (8003224 <HAL_I2C_Init+0x27c>)
 8003030:	4293      	cmp	r3, r2
 8003032:	bf94      	ite	ls
 8003034:	2301      	movls	r3, #1
 8003036:	2300      	movhi	r3, #0
 8003038:	b2db      	uxtb	r3, r3
 800303a:	2b00      	cmp	r3, #0
 800303c:	d001      	beq.n	8003042 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800303e:	2301      	movs	r3, #1
 8003040:	e0e7      	b.n	8003212 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	4a78      	ldr	r2, [pc, #480]	@ (8003228 <HAL_I2C_Init+0x280>)
 8003046:	fba2 2303 	umull	r2, r3, r2, r3
 800304a:	0c9b      	lsrs	r3, r3, #18
 800304c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	68ba      	ldr	r2, [r7, #8]
 800305e:	430a      	orrs	r2, r1
 8003060:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	6a1b      	ldr	r3, [r3, #32]
 8003068:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	4a6a      	ldr	r2, [pc, #424]	@ (800321c <HAL_I2C_Init+0x274>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d802      	bhi.n	800307c <HAL_I2C_Init+0xd4>
 8003076:	68bb      	ldr	r3, [r7, #8]
 8003078:	3301      	adds	r3, #1
 800307a:	e009      	b.n	8003090 <HAL_I2C_Init+0xe8>
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003082:	fb02 f303 	mul.w	r3, r2, r3
 8003086:	4a69      	ldr	r2, [pc, #420]	@ (800322c <HAL_I2C_Init+0x284>)
 8003088:	fba2 2303 	umull	r2, r3, r2, r3
 800308c:	099b      	lsrs	r3, r3, #6
 800308e:	3301      	adds	r3, #1
 8003090:	687a      	ldr	r2, [r7, #4]
 8003092:	6812      	ldr	r2, [r2, #0]
 8003094:	430b      	orrs	r3, r1
 8003096:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	69db      	ldr	r3, [r3, #28]
 800309e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80030a2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	495c      	ldr	r1, [pc, #368]	@ (800321c <HAL_I2C_Init+0x274>)
 80030ac:	428b      	cmp	r3, r1
 80030ae:	d819      	bhi.n	80030e4 <HAL_I2C_Init+0x13c>
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	1e59      	subs	r1, r3, #1
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	005b      	lsls	r3, r3, #1
 80030ba:	fbb1 f3f3 	udiv	r3, r1, r3
 80030be:	1c59      	adds	r1, r3, #1
 80030c0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80030c4:	400b      	ands	r3, r1
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d00a      	beq.n	80030e0 <HAL_I2C_Init+0x138>
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	1e59      	subs	r1, r3, #1
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	005b      	lsls	r3, r3, #1
 80030d4:	fbb1 f3f3 	udiv	r3, r1, r3
 80030d8:	3301      	adds	r3, #1
 80030da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030de:	e051      	b.n	8003184 <HAL_I2C_Init+0x1dc>
 80030e0:	2304      	movs	r3, #4
 80030e2:	e04f      	b.n	8003184 <HAL_I2C_Init+0x1dc>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d111      	bne.n	8003110 <HAL_I2C_Init+0x168>
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	1e58      	subs	r0, r3, #1
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6859      	ldr	r1, [r3, #4]
 80030f4:	460b      	mov	r3, r1
 80030f6:	005b      	lsls	r3, r3, #1
 80030f8:	440b      	add	r3, r1
 80030fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80030fe:	3301      	adds	r3, #1
 8003100:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003104:	2b00      	cmp	r3, #0
 8003106:	bf0c      	ite	eq
 8003108:	2301      	moveq	r3, #1
 800310a:	2300      	movne	r3, #0
 800310c:	b2db      	uxtb	r3, r3
 800310e:	e012      	b.n	8003136 <HAL_I2C_Init+0x18e>
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	1e58      	subs	r0, r3, #1
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6859      	ldr	r1, [r3, #4]
 8003118:	460b      	mov	r3, r1
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	440b      	add	r3, r1
 800311e:	0099      	lsls	r1, r3, #2
 8003120:	440b      	add	r3, r1
 8003122:	fbb0 f3f3 	udiv	r3, r0, r3
 8003126:	3301      	adds	r3, #1
 8003128:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800312c:	2b00      	cmp	r3, #0
 800312e:	bf0c      	ite	eq
 8003130:	2301      	moveq	r3, #1
 8003132:	2300      	movne	r3, #0
 8003134:	b2db      	uxtb	r3, r3
 8003136:	2b00      	cmp	r3, #0
 8003138:	d001      	beq.n	800313e <HAL_I2C_Init+0x196>
 800313a:	2301      	movs	r3, #1
 800313c:	e022      	b.n	8003184 <HAL_I2C_Init+0x1dc>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d10e      	bne.n	8003164 <HAL_I2C_Init+0x1bc>
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	1e58      	subs	r0, r3, #1
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6859      	ldr	r1, [r3, #4]
 800314e:	460b      	mov	r3, r1
 8003150:	005b      	lsls	r3, r3, #1
 8003152:	440b      	add	r3, r1
 8003154:	fbb0 f3f3 	udiv	r3, r0, r3
 8003158:	3301      	adds	r3, #1
 800315a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800315e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003162:	e00f      	b.n	8003184 <HAL_I2C_Init+0x1dc>
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	1e58      	subs	r0, r3, #1
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6859      	ldr	r1, [r3, #4]
 800316c:	460b      	mov	r3, r1
 800316e:	009b      	lsls	r3, r3, #2
 8003170:	440b      	add	r3, r1
 8003172:	0099      	lsls	r1, r3, #2
 8003174:	440b      	add	r3, r1
 8003176:	fbb0 f3f3 	udiv	r3, r0, r3
 800317a:	3301      	adds	r3, #1
 800317c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003180:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003184:	6879      	ldr	r1, [r7, #4]
 8003186:	6809      	ldr	r1, [r1, #0]
 8003188:	4313      	orrs	r3, r2
 800318a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	69da      	ldr	r2, [r3, #28]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6a1b      	ldr	r3, [r3, #32]
 800319e:	431a      	orrs	r2, r3
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	430a      	orrs	r2, r1
 80031a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	689b      	ldr	r3, [r3, #8]
 80031ae:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80031b2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80031b6:	687a      	ldr	r2, [r7, #4]
 80031b8:	6911      	ldr	r1, [r2, #16]
 80031ba:	687a      	ldr	r2, [r7, #4]
 80031bc:	68d2      	ldr	r2, [r2, #12]
 80031be:	4311      	orrs	r1, r2
 80031c0:	687a      	ldr	r2, [r7, #4]
 80031c2:	6812      	ldr	r2, [r2, #0]
 80031c4:	430b      	orrs	r3, r1
 80031c6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	68db      	ldr	r3, [r3, #12]
 80031ce:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	695a      	ldr	r2, [r3, #20]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	699b      	ldr	r3, [r3, #24]
 80031da:	431a      	orrs	r2, r3
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	430a      	orrs	r2, r1
 80031e2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f042 0201 	orr.w	r2, r2, #1
 80031f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2200      	movs	r2, #0
 80031f8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2220      	movs	r2, #32
 80031fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2200      	movs	r2, #0
 8003206:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2200      	movs	r2, #0
 800320c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003210:	2300      	movs	r3, #0
}
 8003212:	4618      	mov	r0, r3
 8003214:	3710      	adds	r7, #16
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}
 800321a:	bf00      	nop
 800321c:	000186a0 	.word	0x000186a0
 8003220:	001e847f 	.word	0x001e847f
 8003224:	003d08ff 	.word	0x003d08ff
 8003228:	431bde83 	.word	0x431bde83
 800322c:	10624dd3 	.word	0x10624dd3

08003230 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b088      	sub	sp, #32
 8003234:	af02      	add	r7, sp, #8
 8003236:	60f8      	str	r0, [r7, #12]
 8003238:	607a      	str	r2, [r7, #4]
 800323a:	461a      	mov	r2, r3
 800323c:	460b      	mov	r3, r1
 800323e:	817b      	strh	r3, [r7, #10]
 8003240:	4613      	mov	r3, r2
 8003242:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003244:	f7ff fb90 	bl	8002968 <HAL_GetTick>
 8003248:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003250:	b2db      	uxtb	r3, r3
 8003252:	2b20      	cmp	r3, #32
 8003254:	f040 80e0 	bne.w	8003418 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	9300      	str	r3, [sp, #0]
 800325c:	2319      	movs	r3, #25
 800325e:	2201      	movs	r2, #1
 8003260:	4970      	ldr	r1, [pc, #448]	@ (8003424 <HAL_I2C_Master_Transmit+0x1f4>)
 8003262:	68f8      	ldr	r0, [r7, #12]
 8003264:	f000 fc7e 	bl	8003b64 <I2C_WaitOnFlagUntilTimeout>
 8003268:	4603      	mov	r3, r0
 800326a:	2b00      	cmp	r3, #0
 800326c:	d001      	beq.n	8003272 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800326e:	2302      	movs	r3, #2
 8003270:	e0d3      	b.n	800341a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003278:	2b01      	cmp	r3, #1
 800327a:	d101      	bne.n	8003280 <HAL_I2C_Master_Transmit+0x50>
 800327c:	2302      	movs	r3, #2
 800327e:	e0cc      	b.n	800341a <HAL_I2C_Master_Transmit+0x1ea>
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	2201      	movs	r2, #1
 8003284:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f003 0301 	and.w	r3, r3, #1
 8003292:	2b01      	cmp	r3, #1
 8003294:	d007      	beq.n	80032a6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f042 0201 	orr.w	r2, r2, #1
 80032a4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	681a      	ldr	r2, [r3, #0]
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80032b4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	2221      	movs	r2, #33	@ 0x21
 80032ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	2210      	movs	r2, #16
 80032c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	2200      	movs	r2, #0
 80032ca:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	687a      	ldr	r2, [r7, #4]
 80032d0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	893a      	ldrh	r2, [r7, #8]
 80032d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032dc:	b29a      	uxth	r2, r3
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	4a50      	ldr	r2, [pc, #320]	@ (8003428 <HAL_I2C_Master_Transmit+0x1f8>)
 80032e6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80032e8:	8979      	ldrh	r1, [r7, #10]
 80032ea:	697b      	ldr	r3, [r7, #20]
 80032ec:	6a3a      	ldr	r2, [r7, #32]
 80032ee:	68f8      	ldr	r0, [r7, #12]
 80032f0:	f000 face 	bl	8003890 <I2C_MasterRequestWrite>
 80032f4:	4603      	mov	r3, r0
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d001      	beq.n	80032fe <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80032fa:	2301      	movs	r3, #1
 80032fc:	e08d      	b.n	800341a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032fe:	2300      	movs	r3, #0
 8003300:	613b      	str	r3, [r7, #16]
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	695b      	ldr	r3, [r3, #20]
 8003308:	613b      	str	r3, [r7, #16]
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	699b      	ldr	r3, [r3, #24]
 8003310:	613b      	str	r3, [r7, #16]
 8003312:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003314:	e066      	b.n	80033e4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003316:	697a      	ldr	r2, [r7, #20]
 8003318:	6a39      	ldr	r1, [r7, #32]
 800331a:	68f8      	ldr	r0, [r7, #12]
 800331c:	f000 fd3c 	bl	8003d98 <I2C_WaitOnTXEFlagUntilTimeout>
 8003320:	4603      	mov	r3, r0
 8003322:	2b00      	cmp	r3, #0
 8003324:	d00d      	beq.n	8003342 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800332a:	2b04      	cmp	r3, #4
 800332c:	d107      	bne.n	800333e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	681a      	ldr	r2, [r3, #0]
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800333c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	e06b      	b.n	800341a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003346:	781a      	ldrb	r2, [r3, #0]
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003352:	1c5a      	adds	r2, r3, #1
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800335c:	b29b      	uxth	r3, r3
 800335e:	3b01      	subs	r3, #1
 8003360:	b29a      	uxth	r2, r3
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800336a:	3b01      	subs	r3, #1
 800336c:	b29a      	uxth	r2, r3
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	695b      	ldr	r3, [r3, #20]
 8003378:	f003 0304 	and.w	r3, r3, #4
 800337c:	2b04      	cmp	r3, #4
 800337e:	d11b      	bne.n	80033b8 <HAL_I2C_Master_Transmit+0x188>
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003384:	2b00      	cmp	r3, #0
 8003386:	d017      	beq.n	80033b8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800338c:	781a      	ldrb	r2, [r3, #0]
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003398:	1c5a      	adds	r2, r3, #1
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033a2:	b29b      	uxth	r3, r3
 80033a4:	3b01      	subs	r3, #1
 80033a6:	b29a      	uxth	r2, r3
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033b0:	3b01      	subs	r3, #1
 80033b2:	b29a      	uxth	r2, r3
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033b8:	697a      	ldr	r2, [r7, #20]
 80033ba:	6a39      	ldr	r1, [r7, #32]
 80033bc:	68f8      	ldr	r0, [r7, #12]
 80033be:	f000 fd33 	bl	8003e28 <I2C_WaitOnBTFFlagUntilTimeout>
 80033c2:	4603      	mov	r3, r0
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d00d      	beq.n	80033e4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033cc:	2b04      	cmp	r3, #4
 80033ce:	d107      	bne.n	80033e0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	681a      	ldr	r2, [r3, #0]
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033de:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80033e0:	2301      	movs	r3, #1
 80033e2:	e01a      	b.n	800341a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d194      	bne.n	8003316 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	2220      	movs	r2, #32
 8003400:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2200      	movs	r2, #0
 8003408:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	2200      	movs	r2, #0
 8003410:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003414:	2300      	movs	r3, #0
 8003416:	e000      	b.n	800341a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003418:	2302      	movs	r3, #2
  }
}
 800341a:	4618      	mov	r0, r3
 800341c:	3718      	adds	r7, #24
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}
 8003422:	bf00      	nop
 8003424:	00100002 	.word	0x00100002
 8003428:	ffff0000 	.word	0xffff0000

0800342c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b08c      	sub	sp, #48	@ 0x30
 8003430:	af02      	add	r7, sp, #8
 8003432:	60f8      	str	r0, [r7, #12]
 8003434:	4608      	mov	r0, r1
 8003436:	4611      	mov	r1, r2
 8003438:	461a      	mov	r2, r3
 800343a:	4603      	mov	r3, r0
 800343c:	817b      	strh	r3, [r7, #10]
 800343e:	460b      	mov	r3, r1
 8003440:	813b      	strh	r3, [r7, #8]
 8003442:	4613      	mov	r3, r2
 8003444:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003446:	f7ff fa8f 	bl	8002968 <HAL_GetTick>
 800344a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003452:	b2db      	uxtb	r3, r3
 8003454:	2b20      	cmp	r3, #32
 8003456:	f040 8214 	bne.w	8003882 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800345a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800345c:	9300      	str	r3, [sp, #0]
 800345e:	2319      	movs	r3, #25
 8003460:	2201      	movs	r2, #1
 8003462:	497b      	ldr	r1, [pc, #492]	@ (8003650 <HAL_I2C_Mem_Read+0x224>)
 8003464:	68f8      	ldr	r0, [r7, #12]
 8003466:	f000 fb7d 	bl	8003b64 <I2C_WaitOnFlagUntilTimeout>
 800346a:	4603      	mov	r3, r0
 800346c:	2b00      	cmp	r3, #0
 800346e:	d001      	beq.n	8003474 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003470:	2302      	movs	r3, #2
 8003472:	e207      	b.n	8003884 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800347a:	2b01      	cmp	r3, #1
 800347c:	d101      	bne.n	8003482 <HAL_I2C_Mem_Read+0x56>
 800347e:	2302      	movs	r3, #2
 8003480:	e200      	b.n	8003884 <HAL_I2C_Mem_Read+0x458>
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2201      	movs	r2, #1
 8003486:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f003 0301 	and.w	r3, r3, #1
 8003494:	2b01      	cmp	r3, #1
 8003496:	d007      	beq.n	80034a8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	681a      	ldr	r2, [r3, #0]
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f042 0201 	orr.w	r2, r2, #1
 80034a6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80034b6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2222      	movs	r2, #34	@ 0x22
 80034bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	2240      	movs	r2, #64	@ 0x40
 80034c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	2200      	movs	r2, #0
 80034cc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80034d2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80034d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034de:	b29a      	uxth	r2, r3
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	4a5b      	ldr	r2, [pc, #364]	@ (8003654 <HAL_I2C_Mem_Read+0x228>)
 80034e8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80034ea:	88f8      	ldrh	r0, [r7, #6]
 80034ec:	893a      	ldrh	r2, [r7, #8]
 80034ee:	8979      	ldrh	r1, [r7, #10]
 80034f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034f2:	9301      	str	r3, [sp, #4]
 80034f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034f6:	9300      	str	r3, [sp, #0]
 80034f8:	4603      	mov	r3, r0
 80034fa:	68f8      	ldr	r0, [r7, #12]
 80034fc:	f000 fa4a 	bl	8003994 <I2C_RequestMemoryRead>
 8003500:	4603      	mov	r3, r0
 8003502:	2b00      	cmp	r3, #0
 8003504:	d001      	beq.n	800350a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	e1bc      	b.n	8003884 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800350e:	2b00      	cmp	r3, #0
 8003510:	d113      	bne.n	800353a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003512:	2300      	movs	r3, #0
 8003514:	623b      	str	r3, [r7, #32]
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	695b      	ldr	r3, [r3, #20]
 800351c:	623b      	str	r3, [r7, #32]
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	699b      	ldr	r3, [r3, #24]
 8003524:	623b      	str	r3, [r7, #32]
 8003526:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003536:	601a      	str	r2, [r3, #0]
 8003538:	e190      	b.n	800385c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800353e:	2b01      	cmp	r3, #1
 8003540:	d11b      	bne.n	800357a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003550:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003552:	2300      	movs	r3, #0
 8003554:	61fb      	str	r3, [r7, #28]
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	695b      	ldr	r3, [r3, #20]
 800355c:	61fb      	str	r3, [r7, #28]
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	699b      	ldr	r3, [r3, #24]
 8003564:	61fb      	str	r3, [r7, #28]
 8003566:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	681a      	ldr	r2, [r3, #0]
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003576:	601a      	str	r2, [r3, #0]
 8003578:	e170      	b.n	800385c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800357e:	2b02      	cmp	r3, #2
 8003580:	d11b      	bne.n	80035ba <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	681a      	ldr	r2, [r3, #0]
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003590:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80035a0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035a2:	2300      	movs	r3, #0
 80035a4:	61bb      	str	r3, [r7, #24]
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	695b      	ldr	r3, [r3, #20]
 80035ac:	61bb      	str	r3, [r7, #24]
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	699b      	ldr	r3, [r3, #24]
 80035b4:	61bb      	str	r3, [r7, #24]
 80035b6:	69bb      	ldr	r3, [r7, #24]
 80035b8:	e150      	b.n	800385c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035ba:	2300      	movs	r3, #0
 80035bc:	617b      	str	r3, [r7, #20]
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	695b      	ldr	r3, [r3, #20]
 80035c4:	617b      	str	r3, [r7, #20]
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	699b      	ldr	r3, [r3, #24]
 80035cc:	617b      	str	r3, [r7, #20]
 80035ce:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80035d0:	e144      	b.n	800385c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035d6:	2b03      	cmp	r3, #3
 80035d8:	f200 80f1 	bhi.w	80037be <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035e0:	2b01      	cmp	r3, #1
 80035e2:	d123      	bne.n	800362c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035e6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80035e8:	68f8      	ldr	r0, [r7, #12]
 80035ea:	f000 fc65 	bl	8003eb8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80035ee:	4603      	mov	r3, r0
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d001      	beq.n	80035f8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80035f4:	2301      	movs	r3, #1
 80035f6:	e145      	b.n	8003884 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	691a      	ldr	r2, [r3, #16]
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003602:	b2d2      	uxtb	r2, r2
 8003604:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800360a:	1c5a      	adds	r2, r3, #1
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003614:	3b01      	subs	r3, #1
 8003616:	b29a      	uxth	r2, r3
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003620:	b29b      	uxth	r3, r3
 8003622:	3b01      	subs	r3, #1
 8003624:	b29a      	uxth	r2, r3
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800362a:	e117      	b.n	800385c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003630:	2b02      	cmp	r3, #2
 8003632:	d14e      	bne.n	80036d2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003636:	9300      	str	r3, [sp, #0]
 8003638:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800363a:	2200      	movs	r2, #0
 800363c:	4906      	ldr	r1, [pc, #24]	@ (8003658 <HAL_I2C_Mem_Read+0x22c>)
 800363e:	68f8      	ldr	r0, [r7, #12]
 8003640:	f000 fa90 	bl	8003b64 <I2C_WaitOnFlagUntilTimeout>
 8003644:	4603      	mov	r3, r0
 8003646:	2b00      	cmp	r3, #0
 8003648:	d008      	beq.n	800365c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e11a      	b.n	8003884 <HAL_I2C_Mem_Read+0x458>
 800364e:	bf00      	nop
 8003650:	00100002 	.word	0x00100002
 8003654:	ffff0000 	.word	0xffff0000
 8003658:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	681a      	ldr	r2, [r3, #0]
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800366a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	691a      	ldr	r2, [r3, #16]
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003676:	b2d2      	uxtb	r2, r2
 8003678:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800367e:	1c5a      	adds	r2, r3, #1
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003688:	3b01      	subs	r3, #1
 800368a:	b29a      	uxth	r2, r3
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003694:	b29b      	uxth	r3, r3
 8003696:	3b01      	subs	r3, #1
 8003698:	b29a      	uxth	r2, r3
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	691a      	ldr	r2, [r3, #16]
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036a8:	b2d2      	uxtb	r2, r2
 80036aa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036b0:	1c5a      	adds	r2, r3, #1
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036ba:	3b01      	subs	r3, #1
 80036bc:	b29a      	uxth	r2, r3
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036c6:	b29b      	uxth	r3, r3
 80036c8:	3b01      	subs	r3, #1
 80036ca:	b29a      	uxth	r2, r3
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80036d0:	e0c4      	b.n	800385c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80036d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036d4:	9300      	str	r3, [sp, #0]
 80036d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036d8:	2200      	movs	r2, #0
 80036da:	496c      	ldr	r1, [pc, #432]	@ (800388c <HAL_I2C_Mem_Read+0x460>)
 80036dc:	68f8      	ldr	r0, [r7, #12]
 80036de:	f000 fa41 	bl	8003b64 <I2C_WaitOnFlagUntilTimeout>
 80036e2:	4603      	mov	r3, r0
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d001      	beq.n	80036ec <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	e0cb      	b.n	8003884 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	681a      	ldr	r2, [r3, #0]
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036fa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	691a      	ldr	r2, [r3, #16]
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003706:	b2d2      	uxtb	r2, r2
 8003708:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800370e:	1c5a      	adds	r2, r3, #1
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003718:	3b01      	subs	r3, #1
 800371a:	b29a      	uxth	r2, r3
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003724:	b29b      	uxth	r3, r3
 8003726:	3b01      	subs	r3, #1
 8003728:	b29a      	uxth	r2, r3
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800372e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003730:	9300      	str	r3, [sp, #0]
 8003732:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003734:	2200      	movs	r2, #0
 8003736:	4955      	ldr	r1, [pc, #340]	@ (800388c <HAL_I2C_Mem_Read+0x460>)
 8003738:	68f8      	ldr	r0, [r7, #12]
 800373a:	f000 fa13 	bl	8003b64 <I2C_WaitOnFlagUntilTimeout>
 800373e:	4603      	mov	r3, r0
 8003740:	2b00      	cmp	r3, #0
 8003742:	d001      	beq.n	8003748 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003744:	2301      	movs	r3, #1
 8003746:	e09d      	b.n	8003884 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	681a      	ldr	r2, [r3, #0]
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003756:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	691a      	ldr	r2, [r3, #16]
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003762:	b2d2      	uxtb	r2, r2
 8003764:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800376a:	1c5a      	adds	r2, r3, #1
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003774:	3b01      	subs	r3, #1
 8003776:	b29a      	uxth	r2, r3
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003780:	b29b      	uxth	r3, r3
 8003782:	3b01      	subs	r3, #1
 8003784:	b29a      	uxth	r2, r3
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	691a      	ldr	r2, [r3, #16]
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003794:	b2d2      	uxtb	r2, r2
 8003796:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800379c:	1c5a      	adds	r2, r3, #1
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037a6:	3b01      	subs	r3, #1
 80037a8:	b29a      	uxth	r2, r3
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037b2:	b29b      	uxth	r3, r3
 80037b4:	3b01      	subs	r3, #1
 80037b6:	b29a      	uxth	r2, r3
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80037bc:	e04e      	b.n	800385c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037c0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80037c2:	68f8      	ldr	r0, [r7, #12]
 80037c4:	f000 fb78 	bl	8003eb8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80037c8:	4603      	mov	r3, r0
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d001      	beq.n	80037d2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	e058      	b.n	8003884 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	691a      	ldr	r2, [r3, #16]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037dc:	b2d2      	uxtb	r2, r2
 80037de:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037e4:	1c5a      	adds	r2, r3, #1
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037ee:	3b01      	subs	r3, #1
 80037f0:	b29a      	uxth	r2, r3
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037fa:	b29b      	uxth	r3, r3
 80037fc:	3b01      	subs	r3, #1
 80037fe:	b29a      	uxth	r2, r3
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	695b      	ldr	r3, [r3, #20]
 800380a:	f003 0304 	and.w	r3, r3, #4
 800380e:	2b04      	cmp	r3, #4
 8003810:	d124      	bne.n	800385c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003816:	2b03      	cmp	r3, #3
 8003818:	d107      	bne.n	800382a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	681a      	ldr	r2, [r3, #0]
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003828:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	691a      	ldr	r2, [r3, #16]
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003834:	b2d2      	uxtb	r2, r2
 8003836:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800383c:	1c5a      	adds	r2, r3, #1
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003846:	3b01      	subs	r3, #1
 8003848:	b29a      	uxth	r2, r3
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003852:	b29b      	uxth	r3, r3
 8003854:	3b01      	subs	r3, #1
 8003856:	b29a      	uxth	r2, r3
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003860:	2b00      	cmp	r3, #0
 8003862:	f47f aeb6 	bne.w	80035d2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	2220      	movs	r2, #32
 800386a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2200      	movs	r2, #0
 8003872:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	2200      	movs	r2, #0
 800387a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800387e:	2300      	movs	r3, #0
 8003880:	e000      	b.n	8003884 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003882:	2302      	movs	r3, #2
  }
}
 8003884:	4618      	mov	r0, r3
 8003886:	3728      	adds	r7, #40	@ 0x28
 8003888:	46bd      	mov	sp, r7
 800388a:	bd80      	pop	{r7, pc}
 800388c:	00010004 	.word	0x00010004

08003890 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b088      	sub	sp, #32
 8003894:	af02      	add	r7, sp, #8
 8003896:	60f8      	str	r0, [r7, #12]
 8003898:	607a      	str	r2, [r7, #4]
 800389a:	603b      	str	r3, [r7, #0]
 800389c:	460b      	mov	r3, r1
 800389e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038a4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	2b08      	cmp	r3, #8
 80038aa:	d006      	beq.n	80038ba <I2C_MasterRequestWrite+0x2a>
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d003      	beq.n	80038ba <I2C_MasterRequestWrite+0x2a>
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80038b8:	d108      	bne.n	80038cc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80038c8:	601a      	str	r2, [r3, #0]
 80038ca:	e00b      	b.n	80038e4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038d0:	2b12      	cmp	r3, #18
 80038d2:	d107      	bne.n	80038e4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80038e2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	9300      	str	r3, [sp, #0]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2200      	movs	r2, #0
 80038ec:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80038f0:	68f8      	ldr	r0, [r7, #12]
 80038f2:	f000 f937 	bl	8003b64 <I2C_WaitOnFlagUntilTimeout>
 80038f6:	4603      	mov	r3, r0
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d00d      	beq.n	8003918 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003906:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800390a:	d103      	bne.n	8003914 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003912:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003914:	2303      	movs	r3, #3
 8003916:	e035      	b.n	8003984 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	691b      	ldr	r3, [r3, #16]
 800391c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003920:	d108      	bne.n	8003934 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003922:	897b      	ldrh	r3, [r7, #10]
 8003924:	b2db      	uxtb	r3, r3
 8003926:	461a      	mov	r2, r3
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003930:	611a      	str	r2, [r3, #16]
 8003932:	e01b      	b.n	800396c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003934:	897b      	ldrh	r3, [r7, #10]
 8003936:	11db      	asrs	r3, r3, #7
 8003938:	b2db      	uxtb	r3, r3
 800393a:	f003 0306 	and.w	r3, r3, #6
 800393e:	b2db      	uxtb	r3, r3
 8003940:	f063 030f 	orn	r3, r3, #15
 8003944:	b2da      	uxtb	r2, r3
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	687a      	ldr	r2, [r7, #4]
 8003950:	490e      	ldr	r1, [pc, #56]	@ (800398c <I2C_MasterRequestWrite+0xfc>)
 8003952:	68f8      	ldr	r0, [r7, #12]
 8003954:	f000 f980 	bl	8003c58 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003958:	4603      	mov	r3, r0
 800395a:	2b00      	cmp	r3, #0
 800395c:	d001      	beq.n	8003962 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	e010      	b.n	8003984 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003962:	897b      	ldrh	r3, [r7, #10]
 8003964:	b2da      	uxtb	r2, r3
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	687a      	ldr	r2, [r7, #4]
 8003970:	4907      	ldr	r1, [pc, #28]	@ (8003990 <I2C_MasterRequestWrite+0x100>)
 8003972:	68f8      	ldr	r0, [r7, #12]
 8003974:	f000 f970 	bl	8003c58 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003978:	4603      	mov	r3, r0
 800397a:	2b00      	cmp	r3, #0
 800397c:	d001      	beq.n	8003982 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	e000      	b.n	8003984 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003982:	2300      	movs	r3, #0
}
 8003984:	4618      	mov	r0, r3
 8003986:	3718      	adds	r7, #24
 8003988:	46bd      	mov	sp, r7
 800398a:	bd80      	pop	{r7, pc}
 800398c:	00010008 	.word	0x00010008
 8003990:	00010002 	.word	0x00010002

08003994 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b088      	sub	sp, #32
 8003998:	af02      	add	r7, sp, #8
 800399a:	60f8      	str	r0, [r7, #12]
 800399c:	4608      	mov	r0, r1
 800399e:	4611      	mov	r1, r2
 80039a0:	461a      	mov	r2, r3
 80039a2:	4603      	mov	r3, r0
 80039a4:	817b      	strh	r3, [r7, #10]
 80039a6:	460b      	mov	r3, r1
 80039a8:	813b      	strh	r3, [r7, #8]
 80039aa:	4613      	mov	r3, r2
 80039ac:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	681a      	ldr	r2, [r3, #0]
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80039bc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	681a      	ldr	r2, [r3, #0]
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80039cc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80039ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039d0:	9300      	str	r3, [sp, #0]
 80039d2:	6a3b      	ldr	r3, [r7, #32]
 80039d4:	2200      	movs	r2, #0
 80039d6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80039da:	68f8      	ldr	r0, [r7, #12]
 80039dc:	f000 f8c2 	bl	8003b64 <I2C_WaitOnFlagUntilTimeout>
 80039e0:	4603      	mov	r3, r0
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d00d      	beq.n	8003a02 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039f4:	d103      	bne.n	80039fe <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80039fc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80039fe:	2303      	movs	r3, #3
 8003a00:	e0aa      	b.n	8003b58 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003a02:	897b      	ldrh	r3, [r7, #10]
 8003a04:	b2db      	uxtb	r3, r3
 8003a06:	461a      	mov	r2, r3
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003a10:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a14:	6a3a      	ldr	r2, [r7, #32]
 8003a16:	4952      	ldr	r1, [pc, #328]	@ (8003b60 <I2C_RequestMemoryRead+0x1cc>)
 8003a18:	68f8      	ldr	r0, [r7, #12]
 8003a1a:	f000 f91d 	bl	8003c58 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d001      	beq.n	8003a28 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003a24:	2301      	movs	r3, #1
 8003a26:	e097      	b.n	8003b58 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a28:	2300      	movs	r3, #0
 8003a2a:	617b      	str	r3, [r7, #20]
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	695b      	ldr	r3, [r3, #20]
 8003a32:	617b      	str	r3, [r7, #20]
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	699b      	ldr	r3, [r3, #24]
 8003a3a:	617b      	str	r3, [r7, #20]
 8003a3c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a40:	6a39      	ldr	r1, [r7, #32]
 8003a42:	68f8      	ldr	r0, [r7, #12]
 8003a44:	f000 f9a8 	bl	8003d98 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d00d      	beq.n	8003a6a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a52:	2b04      	cmp	r3, #4
 8003a54:	d107      	bne.n	8003a66 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	681a      	ldr	r2, [r3, #0]
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a64:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003a66:	2301      	movs	r3, #1
 8003a68:	e076      	b.n	8003b58 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003a6a:	88fb      	ldrh	r3, [r7, #6]
 8003a6c:	2b01      	cmp	r3, #1
 8003a6e:	d105      	bne.n	8003a7c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a70:	893b      	ldrh	r3, [r7, #8]
 8003a72:	b2da      	uxtb	r2, r3
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	611a      	str	r2, [r3, #16]
 8003a7a:	e021      	b.n	8003ac0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003a7c:	893b      	ldrh	r3, [r7, #8]
 8003a7e:	0a1b      	lsrs	r3, r3, #8
 8003a80:	b29b      	uxth	r3, r3
 8003a82:	b2da      	uxtb	r2, r3
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a8c:	6a39      	ldr	r1, [r7, #32]
 8003a8e:	68f8      	ldr	r0, [r7, #12]
 8003a90:	f000 f982 	bl	8003d98 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a94:	4603      	mov	r3, r0
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d00d      	beq.n	8003ab6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a9e:	2b04      	cmp	r3, #4
 8003aa0:	d107      	bne.n	8003ab2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	681a      	ldr	r2, [r3, #0]
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ab0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	e050      	b.n	8003b58 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003ab6:	893b      	ldrh	r3, [r7, #8]
 8003ab8:	b2da      	uxtb	r2, r3
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ac0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ac2:	6a39      	ldr	r1, [r7, #32]
 8003ac4:	68f8      	ldr	r0, [r7, #12]
 8003ac6:	f000 f967 	bl	8003d98 <I2C_WaitOnTXEFlagUntilTimeout>
 8003aca:	4603      	mov	r3, r0
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d00d      	beq.n	8003aec <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ad4:	2b04      	cmp	r3, #4
 8003ad6:	d107      	bne.n	8003ae8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	681a      	ldr	r2, [r3, #0]
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ae6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	e035      	b.n	8003b58 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003afa:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003afc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003afe:	9300      	str	r3, [sp, #0]
 8003b00:	6a3b      	ldr	r3, [r7, #32]
 8003b02:	2200      	movs	r2, #0
 8003b04:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003b08:	68f8      	ldr	r0, [r7, #12]
 8003b0a:	f000 f82b 	bl	8003b64 <I2C_WaitOnFlagUntilTimeout>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d00d      	beq.n	8003b30 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b22:	d103      	bne.n	8003b2c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b2a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	e013      	b.n	8003b58 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003b30:	897b      	ldrh	r3, [r7, #10]
 8003b32:	b2db      	uxtb	r3, r3
 8003b34:	f043 0301 	orr.w	r3, r3, #1
 8003b38:	b2da      	uxtb	r2, r3
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b42:	6a3a      	ldr	r2, [r7, #32]
 8003b44:	4906      	ldr	r1, [pc, #24]	@ (8003b60 <I2C_RequestMemoryRead+0x1cc>)
 8003b46:	68f8      	ldr	r0, [r7, #12]
 8003b48:	f000 f886 	bl	8003c58 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d001      	beq.n	8003b56 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	e000      	b.n	8003b58 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003b56:	2300      	movs	r3, #0
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	3718      	adds	r7, #24
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd80      	pop	{r7, pc}
 8003b60:	00010002 	.word	0x00010002

08003b64 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b084      	sub	sp, #16
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	60f8      	str	r0, [r7, #12]
 8003b6c:	60b9      	str	r1, [r7, #8]
 8003b6e:	603b      	str	r3, [r7, #0]
 8003b70:	4613      	mov	r3, r2
 8003b72:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b74:	e048      	b.n	8003c08 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b7c:	d044      	beq.n	8003c08 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b7e:	f7fe fef3 	bl	8002968 <HAL_GetTick>
 8003b82:	4602      	mov	r2, r0
 8003b84:	69bb      	ldr	r3, [r7, #24]
 8003b86:	1ad3      	subs	r3, r2, r3
 8003b88:	683a      	ldr	r2, [r7, #0]
 8003b8a:	429a      	cmp	r2, r3
 8003b8c:	d302      	bcc.n	8003b94 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d139      	bne.n	8003c08 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003b94:	68bb      	ldr	r3, [r7, #8]
 8003b96:	0c1b      	lsrs	r3, r3, #16
 8003b98:	b2db      	uxtb	r3, r3
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d10d      	bne.n	8003bba <I2C_WaitOnFlagUntilTimeout+0x56>
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	695b      	ldr	r3, [r3, #20]
 8003ba4:	43da      	mvns	r2, r3
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	4013      	ands	r3, r2
 8003baa:	b29b      	uxth	r3, r3
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	bf0c      	ite	eq
 8003bb0:	2301      	moveq	r3, #1
 8003bb2:	2300      	movne	r3, #0
 8003bb4:	b2db      	uxtb	r3, r3
 8003bb6:	461a      	mov	r2, r3
 8003bb8:	e00c      	b.n	8003bd4 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	699b      	ldr	r3, [r3, #24]
 8003bc0:	43da      	mvns	r2, r3
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	4013      	ands	r3, r2
 8003bc6:	b29b      	uxth	r3, r3
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	bf0c      	ite	eq
 8003bcc:	2301      	moveq	r3, #1
 8003bce:	2300      	movne	r3, #0
 8003bd0:	b2db      	uxtb	r3, r3
 8003bd2:	461a      	mov	r2, r3
 8003bd4:	79fb      	ldrb	r3, [r7, #7]
 8003bd6:	429a      	cmp	r2, r3
 8003bd8:	d116      	bne.n	8003c08 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	2220      	movs	r2, #32
 8003be4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2200      	movs	r2, #0
 8003bec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bf4:	f043 0220 	orr.w	r2, r3, #32
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003c04:	2301      	movs	r3, #1
 8003c06:	e023      	b.n	8003c50 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	0c1b      	lsrs	r3, r3, #16
 8003c0c:	b2db      	uxtb	r3, r3
 8003c0e:	2b01      	cmp	r3, #1
 8003c10:	d10d      	bne.n	8003c2e <I2C_WaitOnFlagUntilTimeout+0xca>
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	695b      	ldr	r3, [r3, #20]
 8003c18:	43da      	mvns	r2, r3
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	4013      	ands	r3, r2
 8003c1e:	b29b      	uxth	r3, r3
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	bf0c      	ite	eq
 8003c24:	2301      	moveq	r3, #1
 8003c26:	2300      	movne	r3, #0
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	461a      	mov	r2, r3
 8003c2c:	e00c      	b.n	8003c48 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	699b      	ldr	r3, [r3, #24]
 8003c34:	43da      	mvns	r2, r3
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	4013      	ands	r3, r2
 8003c3a:	b29b      	uxth	r3, r3
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	bf0c      	ite	eq
 8003c40:	2301      	moveq	r3, #1
 8003c42:	2300      	movne	r3, #0
 8003c44:	b2db      	uxtb	r3, r3
 8003c46:	461a      	mov	r2, r3
 8003c48:	79fb      	ldrb	r3, [r7, #7]
 8003c4a:	429a      	cmp	r2, r3
 8003c4c:	d093      	beq.n	8003b76 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c4e:	2300      	movs	r3, #0
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	3710      	adds	r7, #16
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}

08003c58 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b084      	sub	sp, #16
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	60f8      	str	r0, [r7, #12]
 8003c60:	60b9      	str	r1, [r7, #8]
 8003c62:	607a      	str	r2, [r7, #4]
 8003c64:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c66:	e071      	b.n	8003d4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	695b      	ldr	r3, [r3, #20]
 8003c6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c76:	d123      	bne.n	8003cc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c86:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003c90:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	2200      	movs	r2, #0
 8003c96:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2220      	movs	r2, #32
 8003c9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cac:	f043 0204 	orr.w	r2, r3, #4
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	e067      	b.n	8003d90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cc6:	d041      	beq.n	8003d4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cc8:	f7fe fe4e 	bl	8002968 <HAL_GetTick>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	1ad3      	subs	r3, r2, r3
 8003cd2:	687a      	ldr	r2, [r7, #4]
 8003cd4:	429a      	cmp	r2, r3
 8003cd6:	d302      	bcc.n	8003cde <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d136      	bne.n	8003d4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	0c1b      	lsrs	r3, r3, #16
 8003ce2:	b2db      	uxtb	r3, r3
 8003ce4:	2b01      	cmp	r3, #1
 8003ce6:	d10c      	bne.n	8003d02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	695b      	ldr	r3, [r3, #20]
 8003cee:	43da      	mvns	r2, r3
 8003cf0:	68bb      	ldr	r3, [r7, #8]
 8003cf2:	4013      	ands	r3, r2
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	bf14      	ite	ne
 8003cfa:	2301      	movne	r3, #1
 8003cfc:	2300      	moveq	r3, #0
 8003cfe:	b2db      	uxtb	r3, r3
 8003d00:	e00b      	b.n	8003d1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	699b      	ldr	r3, [r3, #24]
 8003d08:	43da      	mvns	r2, r3
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	4013      	ands	r3, r2
 8003d0e:	b29b      	uxth	r3, r3
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	bf14      	ite	ne
 8003d14:	2301      	movne	r3, #1
 8003d16:	2300      	moveq	r3, #0
 8003d18:	b2db      	uxtb	r3, r3
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d016      	beq.n	8003d4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2200      	movs	r2, #0
 8003d22:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2220      	movs	r2, #32
 8003d28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d38:	f043 0220 	orr.w	r2, r3, #32
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	2200      	movs	r2, #0
 8003d44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e021      	b.n	8003d90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	0c1b      	lsrs	r3, r3, #16
 8003d50:	b2db      	uxtb	r3, r3
 8003d52:	2b01      	cmp	r3, #1
 8003d54:	d10c      	bne.n	8003d70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	695b      	ldr	r3, [r3, #20]
 8003d5c:	43da      	mvns	r2, r3
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	4013      	ands	r3, r2
 8003d62:	b29b      	uxth	r3, r3
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	bf14      	ite	ne
 8003d68:	2301      	movne	r3, #1
 8003d6a:	2300      	moveq	r3, #0
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	e00b      	b.n	8003d88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	699b      	ldr	r3, [r3, #24]
 8003d76:	43da      	mvns	r2, r3
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	4013      	ands	r3, r2
 8003d7c:	b29b      	uxth	r3, r3
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	bf14      	ite	ne
 8003d82:	2301      	movne	r3, #1
 8003d84:	2300      	moveq	r3, #0
 8003d86:	b2db      	uxtb	r3, r3
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	f47f af6d 	bne.w	8003c68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003d8e:	2300      	movs	r3, #0
}
 8003d90:	4618      	mov	r0, r3
 8003d92:	3710      	adds	r7, #16
 8003d94:	46bd      	mov	sp, r7
 8003d96:	bd80      	pop	{r7, pc}

08003d98 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b084      	sub	sp, #16
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	60f8      	str	r0, [r7, #12]
 8003da0:	60b9      	str	r1, [r7, #8]
 8003da2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003da4:	e034      	b.n	8003e10 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003da6:	68f8      	ldr	r0, [r7, #12]
 8003da8:	f000 f8e3 	bl	8003f72 <I2C_IsAcknowledgeFailed>
 8003dac:	4603      	mov	r3, r0
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d001      	beq.n	8003db6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003db2:	2301      	movs	r3, #1
 8003db4:	e034      	b.n	8003e20 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003db6:	68bb      	ldr	r3, [r7, #8]
 8003db8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dbc:	d028      	beq.n	8003e10 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dbe:	f7fe fdd3 	bl	8002968 <HAL_GetTick>
 8003dc2:	4602      	mov	r2, r0
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	1ad3      	subs	r3, r2, r3
 8003dc8:	68ba      	ldr	r2, [r7, #8]
 8003dca:	429a      	cmp	r2, r3
 8003dcc:	d302      	bcc.n	8003dd4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003dce:	68bb      	ldr	r3, [r7, #8]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d11d      	bne.n	8003e10 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	695b      	ldr	r3, [r3, #20]
 8003dda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dde:	2b80      	cmp	r3, #128	@ 0x80
 8003de0:	d016      	beq.n	8003e10 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2200      	movs	r2, #0
 8003de6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2220      	movs	r2, #32
 8003dec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	2200      	movs	r2, #0
 8003df4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dfc:	f043 0220 	orr.w	r2, r3, #32
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	2200      	movs	r2, #0
 8003e08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	e007      	b.n	8003e20 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	695b      	ldr	r3, [r3, #20]
 8003e16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e1a:	2b80      	cmp	r3, #128	@ 0x80
 8003e1c:	d1c3      	bne.n	8003da6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003e1e:	2300      	movs	r3, #0
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	3710      	adds	r7, #16
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}

08003e28 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b084      	sub	sp, #16
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	60f8      	str	r0, [r7, #12]
 8003e30:	60b9      	str	r1, [r7, #8]
 8003e32:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e34:	e034      	b.n	8003ea0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003e36:	68f8      	ldr	r0, [r7, #12]
 8003e38:	f000 f89b 	bl	8003f72 <I2C_IsAcknowledgeFailed>
 8003e3c:	4603      	mov	r3, r0
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d001      	beq.n	8003e46 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	e034      	b.n	8003eb0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e4c:	d028      	beq.n	8003ea0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e4e:	f7fe fd8b 	bl	8002968 <HAL_GetTick>
 8003e52:	4602      	mov	r2, r0
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	1ad3      	subs	r3, r2, r3
 8003e58:	68ba      	ldr	r2, [r7, #8]
 8003e5a:	429a      	cmp	r2, r3
 8003e5c:	d302      	bcc.n	8003e64 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003e5e:	68bb      	ldr	r3, [r7, #8]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d11d      	bne.n	8003ea0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	695b      	ldr	r3, [r3, #20]
 8003e6a:	f003 0304 	and.w	r3, r3, #4
 8003e6e:	2b04      	cmp	r3, #4
 8003e70:	d016      	beq.n	8003ea0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2200      	movs	r2, #0
 8003e76:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2220      	movs	r2, #32
 8003e7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2200      	movs	r2, #0
 8003e84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e8c:	f043 0220 	orr.w	r2, r3, #32
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2200      	movs	r2, #0
 8003e98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	e007      	b.n	8003eb0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	695b      	ldr	r3, [r3, #20]
 8003ea6:	f003 0304 	and.w	r3, r3, #4
 8003eaa:	2b04      	cmp	r3, #4
 8003eac:	d1c3      	bne.n	8003e36 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003eae:	2300      	movs	r3, #0
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	3710      	adds	r7, #16
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}

08003eb8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b084      	sub	sp, #16
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	60f8      	str	r0, [r7, #12]
 8003ec0:	60b9      	str	r1, [r7, #8]
 8003ec2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003ec4:	e049      	b.n	8003f5a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	695b      	ldr	r3, [r3, #20]
 8003ecc:	f003 0310 	and.w	r3, r3, #16
 8003ed0:	2b10      	cmp	r3, #16
 8003ed2:	d119      	bne.n	8003f08 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f06f 0210 	mvn.w	r2, #16
 8003edc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	2220      	movs	r2, #32
 8003ee8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	2200      	movs	r2, #0
 8003f00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003f04:	2301      	movs	r3, #1
 8003f06:	e030      	b.n	8003f6a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f08:	f7fe fd2e 	bl	8002968 <HAL_GetTick>
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	1ad3      	subs	r3, r2, r3
 8003f12:	68ba      	ldr	r2, [r7, #8]
 8003f14:	429a      	cmp	r2, r3
 8003f16:	d302      	bcc.n	8003f1e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d11d      	bne.n	8003f5a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	695b      	ldr	r3, [r3, #20]
 8003f24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f28:	2b40      	cmp	r3, #64	@ 0x40
 8003f2a:	d016      	beq.n	8003f5a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	2220      	movs	r2, #32
 8003f36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f46:	f043 0220 	orr.w	r2, r3, #32
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	2200      	movs	r2, #0
 8003f52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	e007      	b.n	8003f6a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	695b      	ldr	r3, [r3, #20]
 8003f60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f64:	2b40      	cmp	r3, #64	@ 0x40
 8003f66:	d1ae      	bne.n	8003ec6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003f68:	2300      	movs	r3, #0
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	3710      	adds	r7, #16
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}

08003f72 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003f72:	b480      	push	{r7}
 8003f74:	b083      	sub	sp, #12
 8003f76:	af00      	add	r7, sp, #0
 8003f78:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	695b      	ldr	r3, [r3, #20]
 8003f80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f88:	d11b      	bne.n	8003fc2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003f92:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2200      	movs	r2, #0
 8003f98:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2220      	movs	r2, #32
 8003f9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fae:	f043 0204 	orr.w	r2, r3, #4
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	e000      	b.n	8003fc4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003fc2:	2300      	movs	r3, #0
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	370c      	adds	r7, #12
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fce:	4770      	bx	lr

08003fd0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b082      	sub	sp, #8
 8003fd4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003fda:	2300      	movs	r3, #0
 8003fdc:	603b      	str	r3, [r7, #0]
 8003fde:	4b20      	ldr	r3, [pc, #128]	@ (8004060 <HAL_PWREx_EnableOverDrive+0x90>)
 8003fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fe2:	4a1f      	ldr	r2, [pc, #124]	@ (8004060 <HAL_PWREx_EnableOverDrive+0x90>)
 8003fe4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003fe8:	6413      	str	r3, [r2, #64]	@ 0x40
 8003fea:	4b1d      	ldr	r3, [pc, #116]	@ (8004060 <HAL_PWREx_EnableOverDrive+0x90>)
 8003fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ff2:	603b      	str	r3, [r7, #0]
 8003ff4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003ff6:	4b1b      	ldr	r3, [pc, #108]	@ (8004064 <HAL_PWREx_EnableOverDrive+0x94>)
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003ffc:	f7fe fcb4 	bl	8002968 <HAL_GetTick>
 8004000:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004002:	e009      	b.n	8004018 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004004:	f7fe fcb0 	bl	8002968 <HAL_GetTick>
 8004008:	4602      	mov	r2, r0
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	1ad3      	subs	r3, r2, r3
 800400e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004012:	d901      	bls.n	8004018 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8004014:	2303      	movs	r3, #3
 8004016:	e01f      	b.n	8004058 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004018:	4b13      	ldr	r3, [pc, #76]	@ (8004068 <HAL_PWREx_EnableOverDrive+0x98>)
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004020:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004024:	d1ee      	bne.n	8004004 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004026:	4b11      	ldr	r3, [pc, #68]	@ (800406c <HAL_PWREx_EnableOverDrive+0x9c>)
 8004028:	2201      	movs	r2, #1
 800402a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800402c:	f7fe fc9c 	bl	8002968 <HAL_GetTick>
 8004030:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004032:	e009      	b.n	8004048 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004034:	f7fe fc98 	bl	8002968 <HAL_GetTick>
 8004038:	4602      	mov	r2, r0
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004042:	d901      	bls.n	8004048 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8004044:	2303      	movs	r3, #3
 8004046:	e007      	b.n	8004058 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004048:	4b07      	ldr	r3, [pc, #28]	@ (8004068 <HAL_PWREx_EnableOverDrive+0x98>)
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004050:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004054:	d1ee      	bne.n	8004034 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8004056:	2300      	movs	r3, #0
}
 8004058:	4618      	mov	r0, r3
 800405a:	3708      	adds	r7, #8
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}
 8004060:	40023800 	.word	0x40023800
 8004064:	420e0040 	.word	0x420e0040
 8004068:	40007000 	.word	0x40007000
 800406c:	420e0044 	.word	0x420e0044

08004070 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b084      	sub	sp, #16
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
 8004078:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d101      	bne.n	8004084 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	e0cc      	b.n	800421e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004084:	4b68      	ldr	r3, [pc, #416]	@ (8004228 <HAL_RCC_ClockConfig+0x1b8>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f003 030f 	and.w	r3, r3, #15
 800408c:	683a      	ldr	r2, [r7, #0]
 800408e:	429a      	cmp	r2, r3
 8004090:	d90c      	bls.n	80040ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004092:	4b65      	ldr	r3, [pc, #404]	@ (8004228 <HAL_RCC_ClockConfig+0x1b8>)
 8004094:	683a      	ldr	r2, [r7, #0]
 8004096:	b2d2      	uxtb	r2, r2
 8004098:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800409a:	4b63      	ldr	r3, [pc, #396]	@ (8004228 <HAL_RCC_ClockConfig+0x1b8>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 030f 	and.w	r3, r3, #15
 80040a2:	683a      	ldr	r2, [r7, #0]
 80040a4:	429a      	cmp	r2, r3
 80040a6:	d001      	beq.n	80040ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80040a8:	2301      	movs	r3, #1
 80040aa:	e0b8      	b.n	800421e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f003 0302 	and.w	r3, r3, #2
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d020      	beq.n	80040fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f003 0304 	and.w	r3, r3, #4
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d005      	beq.n	80040d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040c4:	4b59      	ldr	r3, [pc, #356]	@ (800422c <HAL_RCC_ClockConfig+0x1bc>)
 80040c6:	689b      	ldr	r3, [r3, #8]
 80040c8:	4a58      	ldr	r2, [pc, #352]	@ (800422c <HAL_RCC_ClockConfig+0x1bc>)
 80040ca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80040ce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f003 0308 	and.w	r3, r3, #8
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d005      	beq.n	80040e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80040dc:	4b53      	ldr	r3, [pc, #332]	@ (800422c <HAL_RCC_ClockConfig+0x1bc>)
 80040de:	689b      	ldr	r3, [r3, #8]
 80040e0:	4a52      	ldr	r2, [pc, #328]	@ (800422c <HAL_RCC_ClockConfig+0x1bc>)
 80040e2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80040e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040e8:	4b50      	ldr	r3, [pc, #320]	@ (800422c <HAL_RCC_ClockConfig+0x1bc>)
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	494d      	ldr	r1, [pc, #308]	@ (800422c <HAL_RCC_ClockConfig+0x1bc>)
 80040f6:	4313      	orrs	r3, r2
 80040f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f003 0301 	and.w	r3, r3, #1
 8004102:	2b00      	cmp	r3, #0
 8004104:	d044      	beq.n	8004190 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	2b01      	cmp	r3, #1
 800410c:	d107      	bne.n	800411e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800410e:	4b47      	ldr	r3, [pc, #284]	@ (800422c <HAL_RCC_ClockConfig+0x1bc>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004116:	2b00      	cmp	r3, #0
 8004118:	d119      	bne.n	800414e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800411a:	2301      	movs	r3, #1
 800411c:	e07f      	b.n	800421e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	2b02      	cmp	r3, #2
 8004124:	d003      	beq.n	800412e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800412a:	2b03      	cmp	r3, #3
 800412c:	d107      	bne.n	800413e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800412e:	4b3f      	ldr	r3, [pc, #252]	@ (800422c <HAL_RCC_ClockConfig+0x1bc>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004136:	2b00      	cmp	r3, #0
 8004138:	d109      	bne.n	800414e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	e06f      	b.n	800421e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800413e:	4b3b      	ldr	r3, [pc, #236]	@ (800422c <HAL_RCC_ClockConfig+0x1bc>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f003 0302 	and.w	r3, r3, #2
 8004146:	2b00      	cmp	r3, #0
 8004148:	d101      	bne.n	800414e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800414a:	2301      	movs	r3, #1
 800414c:	e067      	b.n	800421e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800414e:	4b37      	ldr	r3, [pc, #220]	@ (800422c <HAL_RCC_ClockConfig+0x1bc>)
 8004150:	689b      	ldr	r3, [r3, #8]
 8004152:	f023 0203 	bic.w	r2, r3, #3
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	4934      	ldr	r1, [pc, #208]	@ (800422c <HAL_RCC_ClockConfig+0x1bc>)
 800415c:	4313      	orrs	r3, r2
 800415e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004160:	f7fe fc02 	bl	8002968 <HAL_GetTick>
 8004164:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004166:	e00a      	b.n	800417e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004168:	f7fe fbfe 	bl	8002968 <HAL_GetTick>
 800416c:	4602      	mov	r2, r0
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	1ad3      	subs	r3, r2, r3
 8004172:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004176:	4293      	cmp	r3, r2
 8004178:	d901      	bls.n	800417e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800417a:	2303      	movs	r3, #3
 800417c:	e04f      	b.n	800421e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800417e:	4b2b      	ldr	r3, [pc, #172]	@ (800422c <HAL_RCC_ClockConfig+0x1bc>)
 8004180:	689b      	ldr	r3, [r3, #8]
 8004182:	f003 020c 	and.w	r2, r3, #12
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	009b      	lsls	r3, r3, #2
 800418c:	429a      	cmp	r2, r3
 800418e:	d1eb      	bne.n	8004168 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004190:	4b25      	ldr	r3, [pc, #148]	@ (8004228 <HAL_RCC_ClockConfig+0x1b8>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f003 030f 	and.w	r3, r3, #15
 8004198:	683a      	ldr	r2, [r7, #0]
 800419a:	429a      	cmp	r2, r3
 800419c:	d20c      	bcs.n	80041b8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800419e:	4b22      	ldr	r3, [pc, #136]	@ (8004228 <HAL_RCC_ClockConfig+0x1b8>)
 80041a0:	683a      	ldr	r2, [r7, #0]
 80041a2:	b2d2      	uxtb	r2, r2
 80041a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041a6:	4b20      	ldr	r3, [pc, #128]	@ (8004228 <HAL_RCC_ClockConfig+0x1b8>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f003 030f 	and.w	r3, r3, #15
 80041ae:	683a      	ldr	r2, [r7, #0]
 80041b0:	429a      	cmp	r2, r3
 80041b2:	d001      	beq.n	80041b8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80041b4:	2301      	movs	r3, #1
 80041b6:	e032      	b.n	800421e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f003 0304 	and.w	r3, r3, #4
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d008      	beq.n	80041d6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041c4:	4b19      	ldr	r3, [pc, #100]	@ (800422c <HAL_RCC_ClockConfig+0x1bc>)
 80041c6:	689b      	ldr	r3, [r3, #8]
 80041c8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	68db      	ldr	r3, [r3, #12]
 80041d0:	4916      	ldr	r1, [pc, #88]	@ (800422c <HAL_RCC_ClockConfig+0x1bc>)
 80041d2:	4313      	orrs	r3, r2
 80041d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f003 0308 	and.w	r3, r3, #8
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d009      	beq.n	80041f6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80041e2:	4b12      	ldr	r3, [pc, #72]	@ (800422c <HAL_RCC_ClockConfig+0x1bc>)
 80041e4:	689b      	ldr	r3, [r3, #8]
 80041e6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	691b      	ldr	r3, [r3, #16]
 80041ee:	00db      	lsls	r3, r3, #3
 80041f0:	490e      	ldr	r1, [pc, #56]	@ (800422c <HAL_RCC_ClockConfig+0x1bc>)
 80041f2:	4313      	orrs	r3, r2
 80041f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80041f6:	f000 f855 	bl	80042a4 <HAL_RCC_GetSysClockFreq>
 80041fa:	4602      	mov	r2, r0
 80041fc:	4b0b      	ldr	r3, [pc, #44]	@ (800422c <HAL_RCC_ClockConfig+0x1bc>)
 80041fe:	689b      	ldr	r3, [r3, #8]
 8004200:	091b      	lsrs	r3, r3, #4
 8004202:	f003 030f 	and.w	r3, r3, #15
 8004206:	490a      	ldr	r1, [pc, #40]	@ (8004230 <HAL_RCC_ClockConfig+0x1c0>)
 8004208:	5ccb      	ldrb	r3, [r1, r3]
 800420a:	fa22 f303 	lsr.w	r3, r2, r3
 800420e:	4a09      	ldr	r2, [pc, #36]	@ (8004234 <HAL_RCC_ClockConfig+0x1c4>)
 8004210:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004212:	4b09      	ldr	r3, [pc, #36]	@ (8004238 <HAL_RCC_ClockConfig+0x1c8>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4618      	mov	r0, r3
 8004218:	f7fe fb62 	bl	80028e0 <HAL_InitTick>

  return HAL_OK;
 800421c:	2300      	movs	r3, #0
}
 800421e:	4618      	mov	r0, r3
 8004220:	3710      	adds	r7, #16
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}
 8004226:	bf00      	nop
 8004228:	40023c00 	.word	0x40023c00
 800422c:	40023800 	.word	0x40023800
 8004230:	08008e40 	.word	0x08008e40
 8004234:	20000010 	.word	0x20000010
 8004238:	20000014 	.word	0x20000014

0800423c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800423c:	b480      	push	{r7}
 800423e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004240:	4b03      	ldr	r3, [pc, #12]	@ (8004250 <HAL_RCC_GetHCLKFreq+0x14>)
 8004242:	681b      	ldr	r3, [r3, #0]
}
 8004244:	4618      	mov	r0, r3
 8004246:	46bd      	mov	sp, r7
 8004248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424c:	4770      	bx	lr
 800424e:	bf00      	nop
 8004250:	20000010 	.word	0x20000010

08004254 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004258:	f7ff fff0 	bl	800423c <HAL_RCC_GetHCLKFreq>
 800425c:	4602      	mov	r2, r0
 800425e:	4b05      	ldr	r3, [pc, #20]	@ (8004274 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	0a9b      	lsrs	r3, r3, #10
 8004264:	f003 0307 	and.w	r3, r3, #7
 8004268:	4903      	ldr	r1, [pc, #12]	@ (8004278 <HAL_RCC_GetPCLK1Freq+0x24>)
 800426a:	5ccb      	ldrb	r3, [r1, r3]
 800426c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004270:	4618      	mov	r0, r3
 8004272:	bd80      	pop	{r7, pc}
 8004274:	40023800 	.word	0x40023800
 8004278:	08008e50 	.word	0x08008e50

0800427c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004280:	f7ff ffdc 	bl	800423c <HAL_RCC_GetHCLKFreq>
 8004284:	4602      	mov	r2, r0
 8004286:	4b05      	ldr	r3, [pc, #20]	@ (800429c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004288:	689b      	ldr	r3, [r3, #8]
 800428a:	0b5b      	lsrs	r3, r3, #13
 800428c:	f003 0307 	and.w	r3, r3, #7
 8004290:	4903      	ldr	r1, [pc, #12]	@ (80042a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004292:	5ccb      	ldrb	r3, [r1, r3]
 8004294:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004298:	4618      	mov	r0, r3
 800429a:	bd80      	pop	{r7, pc}
 800429c:	40023800 	.word	0x40023800
 80042a0:	08008e50 	.word	0x08008e50

080042a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80042a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80042a8:	b0ae      	sub	sp, #184	@ 0xb8
 80042aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80042ac:	2300      	movs	r3, #0
 80042ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80042b2:	2300      	movs	r3, #0
 80042b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80042b8:	2300      	movs	r3, #0
 80042ba:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80042be:	2300      	movs	r3, #0
 80042c0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80042c4:	2300      	movs	r3, #0
 80042c6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80042ca:	4bcb      	ldr	r3, [pc, #812]	@ (80045f8 <HAL_RCC_GetSysClockFreq+0x354>)
 80042cc:	689b      	ldr	r3, [r3, #8]
 80042ce:	f003 030c 	and.w	r3, r3, #12
 80042d2:	2b0c      	cmp	r3, #12
 80042d4:	f200 8206 	bhi.w	80046e4 <HAL_RCC_GetSysClockFreq+0x440>
 80042d8:	a201      	add	r2, pc, #4	@ (adr r2, 80042e0 <HAL_RCC_GetSysClockFreq+0x3c>)
 80042da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042de:	bf00      	nop
 80042e0:	08004315 	.word	0x08004315
 80042e4:	080046e5 	.word	0x080046e5
 80042e8:	080046e5 	.word	0x080046e5
 80042ec:	080046e5 	.word	0x080046e5
 80042f0:	0800431d 	.word	0x0800431d
 80042f4:	080046e5 	.word	0x080046e5
 80042f8:	080046e5 	.word	0x080046e5
 80042fc:	080046e5 	.word	0x080046e5
 8004300:	08004325 	.word	0x08004325
 8004304:	080046e5 	.word	0x080046e5
 8004308:	080046e5 	.word	0x080046e5
 800430c:	080046e5 	.word	0x080046e5
 8004310:	08004515 	.word	0x08004515
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004314:	4bb9      	ldr	r3, [pc, #740]	@ (80045fc <HAL_RCC_GetSysClockFreq+0x358>)
 8004316:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800431a:	e1e7      	b.n	80046ec <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800431c:	4bb8      	ldr	r3, [pc, #736]	@ (8004600 <HAL_RCC_GetSysClockFreq+0x35c>)
 800431e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004322:	e1e3      	b.n	80046ec <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004324:	4bb4      	ldr	r3, [pc, #720]	@ (80045f8 <HAL_RCC_GetSysClockFreq+0x354>)
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800432c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004330:	4bb1      	ldr	r3, [pc, #708]	@ (80045f8 <HAL_RCC_GetSysClockFreq+0x354>)
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004338:	2b00      	cmp	r3, #0
 800433a:	d071      	beq.n	8004420 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800433c:	4bae      	ldr	r3, [pc, #696]	@ (80045f8 <HAL_RCC_GetSysClockFreq+0x354>)
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	099b      	lsrs	r3, r3, #6
 8004342:	2200      	movs	r2, #0
 8004344:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004348:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800434c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004350:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004354:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004358:	2300      	movs	r3, #0
 800435a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800435e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004362:	4622      	mov	r2, r4
 8004364:	462b      	mov	r3, r5
 8004366:	f04f 0000 	mov.w	r0, #0
 800436a:	f04f 0100 	mov.w	r1, #0
 800436e:	0159      	lsls	r1, r3, #5
 8004370:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004374:	0150      	lsls	r0, r2, #5
 8004376:	4602      	mov	r2, r0
 8004378:	460b      	mov	r3, r1
 800437a:	4621      	mov	r1, r4
 800437c:	1a51      	subs	r1, r2, r1
 800437e:	6439      	str	r1, [r7, #64]	@ 0x40
 8004380:	4629      	mov	r1, r5
 8004382:	eb63 0301 	sbc.w	r3, r3, r1
 8004386:	647b      	str	r3, [r7, #68]	@ 0x44
 8004388:	f04f 0200 	mov.w	r2, #0
 800438c:	f04f 0300 	mov.w	r3, #0
 8004390:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8004394:	4649      	mov	r1, r9
 8004396:	018b      	lsls	r3, r1, #6
 8004398:	4641      	mov	r1, r8
 800439a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800439e:	4641      	mov	r1, r8
 80043a0:	018a      	lsls	r2, r1, #6
 80043a2:	4641      	mov	r1, r8
 80043a4:	1a51      	subs	r1, r2, r1
 80043a6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80043a8:	4649      	mov	r1, r9
 80043aa:	eb63 0301 	sbc.w	r3, r3, r1
 80043ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80043b0:	f04f 0200 	mov.w	r2, #0
 80043b4:	f04f 0300 	mov.w	r3, #0
 80043b8:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80043bc:	4649      	mov	r1, r9
 80043be:	00cb      	lsls	r3, r1, #3
 80043c0:	4641      	mov	r1, r8
 80043c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80043c6:	4641      	mov	r1, r8
 80043c8:	00ca      	lsls	r2, r1, #3
 80043ca:	4610      	mov	r0, r2
 80043cc:	4619      	mov	r1, r3
 80043ce:	4603      	mov	r3, r0
 80043d0:	4622      	mov	r2, r4
 80043d2:	189b      	adds	r3, r3, r2
 80043d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80043d6:	462b      	mov	r3, r5
 80043d8:	460a      	mov	r2, r1
 80043da:	eb42 0303 	adc.w	r3, r2, r3
 80043de:	637b      	str	r3, [r7, #52]	@ 0x34
 80043e0:	f04f 0200 	mov.w	r2, #0
 80043e4:	f04f 0300 	mov.w	r3, #0
 80043e8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80043ec:	4629      	mov	r1, r5
 80043ee:	024b      	lsls	r3, r1, #9
 80043f0:	4621      	mov	r1, r4
 80043f2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80043f6:	4621      	mov	r1, r4
 80043f8:	024a      	lsls	r2, r1, #9
 80043fa:	4610      	mov	r0, r2
 80043fc:	4619      	mov	r1, r3
 80043fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004402:	2200      	movs	r2, #0
 8004404:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004408:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800440c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8004410:	f7fc fbea 	bl	8000be8 <__aeabi_uldivmod>
 8004414:	4602      	mov	r2, r0
 8004416:	460b      	mov	r3, r1
 8004418:	4613      	mov	r3, r2
 800441a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800441e:	e067      	b.n	80044f0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004420:	4b75      	ldr	r3, [pc, #468]	@ (80045f8 <HAL_RCC_GetSysClockFreq+0x354>)
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	099b      	lsrs	r3, r3, #6
 8004426:	2200      	movs	r2, #0
 8004428:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800442c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8004430:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004434:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004438:	67bb      	str	r3, [r7, #120]	@ 0x78
 800443a:	2300      	movs	r3, #0
 800443c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800443e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8004442:	4622      	mov	r2, r4
 8004444:	462b      	mov	r3, r5
 8004446:	f04f 0000 	mov.w	r0, #0
 800444a:	f04f 0100 	mov.w	r1, #0
 800444e:	0159      	lsls	r1, r3, #5
 8004450:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004454:	0150      	lsls	r0, r2, #5
 8004456:	4602      	mov	r2, r0
 8004458:	460b      	mov	r3, r1
 800445a:	4621      	mov	r1, r4
 800445c:	1a51      	subs	r1, r2, r1
 800445e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004460:	4629      	mov	r1, r5
 8004462:	eb63 0301 	sbc.w	r3, r3, r1
 8004466:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004468:	f04f 0200 	mov.w	r2, #0
 800446c:	f04f 0300 	mov.w	r3, #0
 8004470:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8004474:	4649      	mov	r1, r9
 8004476:	018b      	lsls	r3, r1, #6
 8004478:	4641      	mov	r1, r8
 800447a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800447e:	4641      	mov	r1, r8
 8004480:	018a      	lsls	r2, r1, #6
 8004482:	4641      	mov	r1, r8
 8004484:	ebb2 0a01 	subs.w	sl, r2, r1
 8004488:	4649      	mov	r1, r9
 800448a:	eb63 0b01 	sbc.w	fp, r3, r1
 800448e:	f04f 0200 	mov.w	r2, #0
 8004492:	f04f 0300 	mov.w	r3, #0
 8004496:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800449a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800449e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80044a2:	4692      	mov	sl, r2
 80044a4:	469b      	mov	fp, r3
 80044a6:	4623      	mov	r3, r4
 80044a8:	eb1a 0303 	adds.w	r3, sl, r3
 80044ac:	623b      	str	r3, [r7, #32]
 80044ae:	462b      	mov	r3, r5
 80044b0:	eb4b 0303 	adc.w	r3, fp, r3
 80044b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80044b6:	f04f 0200 	mov.w	r2, #0
 80044ba:	f04f 0300 	mov.w	r3, #0
 80044be:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80044c2:	4629      	mov	r1, r5
 80044c4:	028b      	lsls	r3, r1, #10
 80044c6:	4621      	mov	r1, r4
 80044c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80044cc:	4621      	mov	r1, r4
 80044ce:	028a      	lsls	r2, r1, #10
 80044d0:	4610      	mov	r0, r2
 80044d2:	4619      	mov	r1, r3
 80044d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80044d8:	2200      	movs	r2, #0
 80044da:	673b      	str	r3, [r7, #112]	@ 0x70
 80044dc:	677a      	str	r2, [r7, #116]	@ 0x74
 80044de:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80044e2:	f7fc fb81 	bl	8000be8 <__aeabi_uldivmod>
 80044e6:	4602      	mov	r2, r0
 80044e8:	460b      	mov	r3, r1
 80044ea:	4613      	mov	r3, r2
 80044ec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80044f0:	4b41      	ldr	r3, [pc, #260]	@ (80045f8 <HAL_RCC_GetSysClockFreq+0x354>)
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	0c1b      	lsrs	r3, r3, #16
 80044f6:	f003 0303 	and.w	r3, r3, #3
 80044fa:	3301      	adds	r3, #1
 80044fc:	005b      	lsls	r3, r3, #1
 80044fe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8004502:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004506:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800450a:	fbb2 f3f3 	udiv	r3, r2, r3
 800450e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004512:	e0eb      	b.n	80046ec <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004514:	4b38      	ldr	r3, [pc, #224]	@ (80045f8 <HAL_RCC_GetSysClockFreq+0x354>)
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800451c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004520:	4b35      	ldr	r3, [pc, #212]	@ (80045f8 <HAL_RCC_GetSysClockFreq+0x354>)
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004528:	2b00      	cmp	r3, #0
 800452a:	d06b      	beq.n	8004604 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800452c:	4b32      	ldr	r3, [pc, #200]	@ (80045f8 <HAL_RCC_GetSysClockFreq+0x354>)
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	099b      	lsrs	r3, r3, #6
 8004532:	2200      	movs	r2, #0
 8004534:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004536:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004538:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800453a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800453e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004540:	2300      	movs	r3, #0
 8004542:	667b      	str	r3, [r7, #100]	@ 0x64
 8004544:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8004548:	4622      	mov	r2, r4
 800454a:	462b      	mov	r3, r5
 800454c:	f04f 0000 	mov.w	r0, #0
 8004550:	f04f 0100 	mov.w	r1, #0
 8004554:	0159      	lsls	r1, r3, #5
 8004556:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800455a:	0150      	lsls	r0, r2, #5
 800455c:	4602      	mov	r2, r0
 800455e:	460b      	mov	r3, r1
 8004560:	4621      	mov	r1, r4
 8004562:	1a51      	subs	r1, r2, r1
 8004564:	61b9      	str	r1, [r7, #24]
 8004566:	4629      	mov	r1, r5
 8004568:	eb63 0301 	sbc.w	r3, r3, r1
 800456c:	61fb      	str	r3, [r7, #28]
 800456e:	f04f 0200 	mov.w	r2, #0
 8004572:	f04f 0300 	mov.w	r3, #0
 8004576:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800457a:	4659      	mov	r1, fp
 800457c:	018b      	lsls	r3, r1, #6
 800457e:	4651      	mov	r1, sl
 8004580:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004584:	4651      	mov	r1, sl
 8004586:	018a      	lsls	r2, r1, #6
 8004588:	4651      	mov	r1, sl
 800458a:	ebb2 0801 	subs.w	r8, r2, r1
 800458e:	4659      	mov	r1, fp
 8004590:	eb63 0901 	sbc.w	r9, r3, r1
 8004594:	f04f 0200 	mov.w	r2, #0
 8004598:	f04f 0300 	mov.w	r3, #0
 800459c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80045a0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80045a4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80045a8:	4690      	mov	r8, r2
 80045aa:	4699      	mov	r9, r3
 80045ac:	4623      	mov	r3, r4
 80045ae:	eb18 0303 	adds.w	r3, r8, r3
 80045b2:	613b      	str	r3, [r7, #16]
 80045b4:	462b      	mov	r3, r5
 80045b6:	eb49 0303 	adc.w	r3, r9, r3
 80045ba:	617b      	str	r3, [r7, #20]
 80045bc:	f04f 0200 	mov.w	r2, #0
 80045c0:	f04f 0300 	mov.w	r3, #0
 80045c4:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80045c8:	4629      	mov	r1, r5
 80045ca:	024b      	lsls	r3, r1, #9
 80045cc:	4621      	mov	r1, r4
 80045ce:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80045d2:	4621      	mov	r1, r4
 80045d4:	024a      	lsls	r2, r1, #9
 80045d6:	4610      	mov	r0, r2
 80045d8:	4619      	mov	r1, r3
 80045da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80045de:	2200      	movs	r2, #0
 80045e0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80045e2:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80045e4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80045e8:	f7fc fafe 	bl	8000be8 <__aeabi_uldivmod>
 80045ec:	4602      	mov	r2, r0
 80045ee:	460b      	mov	r3, r1
 80045f0:	4613      	mov	r3, r2
 80045f2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80045f6:	e065      	b.n	80046c4 <HAL_RCC_GetSysClockFreq+0x420>
 80045f8:	40023800 	.word	0x40023800
 80045fc:	00f42400 	.word	0x00f42400
 8004600:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004604:	4b3d      	ldr	r3, [pc, #244]	@ (80046fc <HAL_RCC_GetSysClockFreq+0x458>)
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	099b      	lsrs	r3, r3, #6
 800460a:	2200      	movs	r2, #0
 800460c:	4618      	mov	r0, r3
 800460e:	4611      	mov	r1, r2
 8004610:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004614:	653b      	str	r3, [r7, #80]	@ 0x50
 8004616:	2300      	movs	r3, #0
 8004618:	657b      	str	r3, [r7, #84]	@ 0x54
 800461a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800461e:	4642      	mov	r2, r8
 8004620:	464b      	mov	r3, r9
 8004622:	f04f 0000 	mov.w	r0, #0
 8004626:	f04f 0100 	mov.w	r1, #0
 800462a:	0159      	lsls	r1, r3, #5
 800462c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004630:	0150      	lsls	r0, r2, #5
 8004632:	4602      	mov	r2, r0
 8004634:	460b      	mov	r3, r1
 8004636:	4641      	mov	r1, r8
 8004638:	1a51      	subs	r1, r2, r1
 800463a:	60b9      	str	r1, [r7, #8]
 800463c:	4649      	mov	r1, r9
 800463e:	eb63 0301 	sbc.w	r3, r3, r1
 8004642:	60fb      	str	r3, [r7, #12]
 8004644:	f04f 0200 	mov.w	r2, #0
 8004648:	f04f 0300 	mov.w	r3, #0
 800464c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004650:	4659      	mov	r1, fp
 8004652:	018b      	lsls	r3, r1, #6
 8004654:	4651      	mov	r1, sl
 8004656:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800465a:	4651      	mov	r1, sl
 800465c:	018a      	lsls	r2, r1, #6
 800465e:	4651      	mov	r1, sl
 8004660:	1a54      	subs	r4, r2, r1
 8004662:	4659      	mov	r1, fp
 8004664:	eb63 0501 	sbc.w	r5, r3, r1
 8004668:	f04f 0200 	mov.w	r2, #0
 800466c:	f04f 0300 	mov.w	r3, #0
 8004670:	00eb      	lsls	r3, r5, #3
 8004672:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004676:	00e2      	lsls	r2, r4, #3
 8004678:	4614      	mov	r4, r2
 800467a:	461d      	mov	r5, r3
 800467c:	4643      	mov	r3, r8
 800467e:	18e3      	adds	r3, r4, r3
 8004680:	603b      	str	r3, [r7, #0]
 8004682:	464b      	mov	r3, r9
 8004684:	eb45 0303 	adc.w	r3, r5, r3
 8004688:	607b      	str	r3, [r7, #4]
 800468a:	f04f 0200 	mov.w	r2, #0
 800468e:	f04f 0300 	mov.w	r3, #0
 8004692:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004696:	4629      	mov	r1, r5
 8004698:	028b      	lsls	r3, r1, #10
 800469a:	4621      	mov	r1, r4
 800469c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80046a0:	4621      	mov	r1, r4
 80046a2:	028a      	lsls	r2, r1, #10
 80046a4:	4610      	mov	r0, r2
 80046a6:	4619      	mov	r1, r3
 80046a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80046ac:	2200      	movs	r2, #0
 80046ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80046b0:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80046b2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80046b6:	f7fc fa97 	bl	8000be8 <__aeabi_uldivmod>
 80046ba:	4602      	mov	r2, r0
 80046bc:	460b      	mov	r3, r1
 80046be:	4613      	mov	r3, r2
 80046c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80046c4:	4b0d      	ldr	r3, [pc, #52]	@ (80046fc <HAL_RCC_GetSysClockFreq+0x458>)
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	0f1b      	lsrs	r3, r3, #28
 80046ca:	f003 0307 	and.w	r3, r3, #7
 80046ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80046d2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80046d6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80046da:	fbb2 f3f3 	udiv	r3, r2, r3
 80046de:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80046e2:	e003      	b.n	80046ec <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80046e4:	4b06      	ldr	r3, [pc, #24]	@ (8004700 <HAL_RCC_GetSysClockFreq+0x45c>)
 80046e6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80046ea:	bf00      	nop
    }
  }
  return sysclockfreq;
 80046ec:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80046f0:	4618      	mov	r0, r3
 80046f2:	37b8      	adds	r7, #184	@ 0xb8
 80046f4:	46bd      	mov	sp, r7
 80046f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80046fa:	bf00      	nop
 80046fc:	40023800 	.word	0x40023800
 8004700:	00f42400 	.word	0x00f42400

08004704 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b086      	sub	sp, #24
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d101      	bne.n	8004716 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004712:	2301      	movs	r3, #1
 8004714:	e28d      	b.n	8004c32 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f003 0301 	and.w	r3, r3, #1
 800471e:	2b00      	cmp	r3, #0
 8004720:	f000 8083 	beq.w	800482a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004724:	4b94      	ldr	r3, [pc, #592]	@ (8004978 <HAL_RCC_OscConfig+0x274>)
 8004726:	689b      	ldr	r3, [r3, #8]
 8004728:	f003 030c 	and.w	r3, r3, #12
 800472c:	2b04      	cmp	r3, #4
 800472e:	d019      	beq.n	8004764 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004730:	4b91      	ldr	r3, [pc, #580]	@ (8004978 <HAL_RCC_OscConfig+0x274>)
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	f003 030c 	and.w	r3, r3, #12
        || \
 8004738:	2b08      	cmp	r3, #8
 800473a:	d106      	bne.n	800474a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800473c:	4b8e      	ldr	r3, [pc, #568]	@ (8004978 <HAL_RCC_OscConfig+0x274>)
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004744:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004748:	d00c      	beq.n	8004764 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800474a:	4b8b      	ldr	r3, [pc, #556]	@ (8004978 <HAL_RCC_OscConfig+0x274>)
 800474c:	689b      	ldr	r3, [r3, #8]
 800474e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004752:	2b0c      	cmp	r3, #12
 8004754:	d112      	bne.n	800477c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004756:	4b88      	ldr	r3, [pc, #544]	@ (8004978 <HAL_RCC_OscConfig+0x274>)
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800475e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004762:	d10b      	bne.n	800477c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004764:	4b84      	ldr	r3, [pc, #528]	@ (8004978 <HAL_RCC_OscConfig+0x274>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800476c:	2b00      	cmp	r3, #0
 800476e:	d05b      	beq.n	8004828 <HAL_RCC_OscConfig+0x124>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d157      	bne.n	8004828 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004778:	2301      	movs	r3, #1
 800477a:	e25a      	b.n	8004c32 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004784:	d106      	bne.n	8004794 <HAL_RCC_OscConfig+0x90>
 8004786:	4b7c      	ldr	r3, [pc, #496]	@ (8004978 <HAL_RCC_OscConfig+0x274>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a7b      	ldr	r2, [pc, #492]	@ (8004978 <HAL_RCC_OscConfig+0x274>)
 800478c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004790:	6013      	str	r3, [r2, #0]
 8004792:	e01d      	b.n	80047d0 <HAL_RCC_OscConfig+0xcc>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800479c:	d10c      	bne.n	80047b8 <HAL_RCC_OscConfig+0xb4>
 800479e:	4b76      	ldr	r3, [pc, #472]	@ (8004978 <HAL_RCC_OscConfig+0x274>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a75      	ldr	r2, [pc, #468]	@ (8004978 <HAL_RCC_OscConfig+0x274>)
 80047a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80047a8:	6013      	str	r3, [r2, #0]
 80047aa:	4b73      	ldr	r3, [pc, #460]	@ (8004978 <HAL_RCC_OscConfig+0x274>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4a72      	ldr	r2, [pc, #456]	@ (8004978 <HAL_RCC_OscConfig+0x274>)
 80047b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047b4:	6013      	str	r3, [r2, #0]
 80047b6:	e00b      	b.n	80047d0 <HAL_RCC_OscConfig+0xcc>
 80047b8:	4b6f      	ldr	r3, [pc, #444]	@ (8004978 <HAL_RCC_OscConfig+0x274>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a6e      	ldr	r2, [pc, #440]	@ (8004978 <HAL_RCC_OscConfig+0x274>)
 80047be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047c2:	6013      	str	r3, [r2, #0]
 80047c4:	4b6c      	ldr	r3, [pc, #432]	@ (8004978 <HAL_RCC_OscConfig+0x274>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a6b      	ldr	r2, [pc, #428]	@ (8004978 <HAL_RCC_OscConfig+0x274>)
 80047ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80047ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d013      	beq.n	8004800 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047d8:	f7fe f8c6 	bl	8002968 <HAL_GetTick>
 80047dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047de:	e008      	b.n	80047f2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047e0:	f7fe f8c2 	bl	8002968 <HAL_GetTick>
 80047e4:	4602      	mov	r2, r0
 80047e6:	693b      	ldr	r3, [r7, #16]
 80047e8:	1ad3      	subs	r3, r2, r3
 80047ea:	2b64      	cmp	r3, #100	@ 0x64
 80047ec:	d901      	bls.n	80047f2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80047ee:	2303      	movs	r3, #3
 80047f0:	e21f      	b.n	8004c32 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047f2:	4b61      	ldr	r3, [pc, #388]	@ (8004978 <HAL_RCC_OscConfig+0x274>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d0f0      	beq.n	80047e0 <HAL_RCC_OscConfig+0xdc>
 80047fe:	e014      	b.n	800482a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004800:	f7fe f8b2 	bl	8002968 <HAL_GetTick>
 8004804:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004806:	e008      	b.n	800481a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004808:	f7fe f8ae 	bl	8002968 <HAL_GetTick>
 800480c:	4602      	mov	r2, r0
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	1ad3      	subs	r3, r2, r3
 8004812:	2b64      	cmp	r3, #100	@ 0x64
 8004814:	d901      	bls.n	800481a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004816:	2303      	movs	r3, #3
 8004818:	e20b      	b.n	8004c32 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800481a:	4b57      	ldr	r3, [pc, #348]	@ (8004978 <HAL_RCC_OscConfig+0x274>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004822:	2b00      	cmp	r3, #0
 8004824:	d1f0      	bne.n	8004808 <HAL_RCC_OscConfig+0x104>
 8004826:	e000      	b.n	800482a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004828:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f003 0302 	and.w	r3, r3, #2
 8004832:	2b00      	cmp	r3, #0
 8004834:	d06f      	beq.n	8004916 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004836:	4b50      	ldr	r3, [pc, #320]	@ (8004978 <HAL_RCC_OscConfig+0x274>)
 8004838:	689b      	ldr	r3, [r3, #8]
 800483a:	f003 030c 	and.w	r3, r3, #12
 800483e:	2b00      	cmp	r3, #0
 8004840:	d017      	beq.n	8004872 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004842:	4b4d      	ldr	r3, [pc, #308]	@ (8004978 <HAL_RCC_OscConfig+0x274>)
 8004844:	689b      	ldr	r3, [r3, #8]
 8004846:	f003 030c 	and.w	r3, r3, #12
        || \
 800484a:	2b08      	cmp	r3, #8
 800484c:	d105      	bne.n	800485a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800484e:	4b4a      	ldr	r3, [pc, #296]	@ (8004978 <HAL_RCC_OscConfig+0x274>)
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004856:	2b00      	cmp	r3, #0
 8004858:	d00b      	beq.n	8004872 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800485a:	4b47      	ldr	r3, [pc, #284]	@ (8004978 <HAL_RCC_OscConfig+0x274>)
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004862:	2b0c      	cmp	r3, #12
 8004864:	d11c      	bne.n	80048a0 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004866:	4b44      	ldr	r3, [pc, #272]	@ (8004978 <HAL_RCC_OscConfig+0x274>)
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800486e:	2b00      	cmp	r3, #0
 8004870:	d116      	bne.n	80048a0 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004872:	4b41      	ldr	r3, [pc, #260]	@ (8004978 <HAL_RCC_OscConfig+0x274>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f003 0302 	and.w	r3, r3, #2
 800487a:	2b00      	cmp	r3, #0
 800487c:	d005      	beq.n	800488a <HAL_RCC_OscConfig+0x186>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	68db      	ldr	r3, [r3, #12]
 8004882:	2b01      	cmp	r3, #1
 8004884:	d001      	beq.n	800488a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004886:	2301      	movs	r3, #1
 8004888:	e1d3      	b.n	8004c32 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800488a:	4b3b      	ldr	r3, [pc, #236]	@ (8004978 <HAL_RCC_OscConfig+0x274>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	691b      	ldr	r3, [r3, #16]
 8004896:	00db      	lsls	r3, r3, #3
 8004898:	4937      	ldr	r1, [pc, #220]	@ (8004978 <HAL_RCC_OscConfig+0x274>)
 800489a:	4313      	orrs	r3, r2
 800489c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800489e:	e03a      	b.n	8004916 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	68db      	ldr	r3, [r3, #12]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d020      	beq.n	80048ea <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80048a8:	4b34      	ldr	r3, [pc, #208]	@ (800497c <HAL_RCC_OscConfig+0x278>)
 80048aa:	2201      	movs	r2, #1
 80048ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048ae:	f7fe f85b 	bl	8002968 <HAL_GetTick>
 80048b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048b4:	e008      	b.n	80048c8 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048b6:	f7fe f857 	bl	8002968 <HAL_GetTick>
 80048ba:	4602      	mov	r2, r0
 80048bc:	693b      	ldr	r3, [r7, #16]
 80048be:	1ad3      	subs	r3, r2, r3
 80048c0:	2b02      	cmp	r3, #2
 80048c2:	d901      	bls.n	80048c8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80048c4:	2303      	movs	r3, #3
 80048c6:	e1b4      	b.n	8004c32 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048c8:	4b2b      	ldr	r3, [pc, #172]	@ (8004978 <HAL_RCC_OscConfig+0x274>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f003 0302 	and.w	r3, r3, #2
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d0f0      	beq.n	80048b6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048d4:	4b28      	ldr	r3, [pc, #160]	@ (8004978 <HAL_RCC_OscConfig+0x274>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	691b      	ldr	r3, [r3, #16]
 80048e0:	00db      	lsls	r3, r3, #3
 80048e2:	4925      	ldr	r1, [pc, #148]	@ (8004978 <HAL_RCC_OscConfig+0x274>)
 80048e4:	4313      	orrs	r3, r2
 80048e6:	600b      	str	r3, [r1, #0]
 80048e8:	e015      	b.n	8004916 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80048ea:	4b24      	ldr	r3, [pc, #144]	@ (800497c <HAL_RCC_OscConfig+0x278>)
 80048ec:	2200      	movs	r2, #0
 80048ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048f0:	f7fe f83a 	bl	8002968 <HAL_GetTick>
 80048f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048f6:	e008      	b.n	800490a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048f8:	f7fe f836 	bl	8002968 <HAL_GetTick>
 80048fc:	4602      	mov	r2, r0
 80048fe:	693b      	ldr	r3, [r7, #16]
 8004900:	1ad3      	subs	r3, r2, r3
 8004902:	2b02      	cmp	r3, #2
 8004904:	d901      	bls.n	800490a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004906:	2303      	movs	r3, #3
 8004908:	e193      	b.n	8004c32 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800490a:	4b1b      	ldr	r3, [pc, #108]	@ (8004978 <HAL_RCC_OscConfig+0x274>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f003 0302 	and.w	r3, r3, #2
 8004912:	2b00      	cmp	r3, #0
 8004914:	d1f0      	bne.n	80048f8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 0308 	and.w	r3, r3, #8
 800491e:	2b00      	cmp	r3, #0
 8004920:	d036      	beq.n	8004990 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	695b      	ldr	r3, [r3, #20]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d016      	beq.n	8004958 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800492a:	4b15      	ldr	r3, [pc, #84]	@ (8004980 <HAL_RCC_OscConfig+0x27c>)
 800492c:	2201      	movs	r2, #1
 800492e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004930:	f7fe f81a 	bl	8002968 <HAL_GetTick>
 8004934:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004936:	e008      	b.n	800494a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004938:	f7fe f816 	bl	8002968 <HAL_GetTick>
 800493c:	4602      	mov	r2, r0
 800493e:	693b      	ldr	r3, [r7, #16]
 8004940:	1ad3      	subs	r3, r2, r3
 8004942:	2b02      	cmp	r3, #2
 8004944:	d901      	bls.n	800494a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004946:	2303      	movs	r3, #3
 8004948:	e173      	b.n	8004c32 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800494a:	4b0b      	ldr	r3, [pc, #44]	@ (8004978 <HAL_RCC_OscConfig+0x274>)
 800494c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800494e:	f003 0302 	and.w	r3, r3, #2
 8004952:	2b00      	cmp	r3, #0
 8004954:	d0f0      	beq.n	8004938 <HAL_RCC_OscConfig+0x234>
 8004956:	e01b      	b.n	8004990 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004958:	4b09      	ldr	r3, [pc, #36]	@ (8004980 <HAL_RCC_OscConfig+0x27c>)
 800495a:	2200      	movs	r2, #0
 800495c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800495e:	f7fe f803 	bl	8002968 <HAL_GetTick>
 8004962:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004964:	e00e      	b.n	8004984 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004966:	f7fd ffff 	bl	8002968 <HAL_GetTick>
 800496a:	4602      	mov	r2, r0
 800496c:	693b      	ldr	r3, [r7, #16]
 800496e:	1ad3      	subs	r3, r2, r3
 8004970:	2b02      	cmp	r3, #2
 8004972:	d907      	bls.n	8004984 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004974:	2303      	movs	r3, #3
 8004976:	e15c      	b.n	8004c32 <HAL_RCC_OscConfig+0x52e>
 8004978:	40023800 	.word	0x40023800
 800497c:	42470000 	.word	0x42470000
 8004980:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004984:	4b8a      	ldr	r3, [pc, #552]	@ (8004bb0 <HAL_RCC_OscConfig+0x4ac>)
 8004986:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004988:	f003 0302 	and.w	r3, r3, #2
 800498c:	2b00      	cmp	r3, #0
 800498e:	d1ea      	bne.n	8004966 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f003 0304 	and.w	r3, r3, #4
 8004998:	2b00      	cmp	r3, #0
 800499a:	f000 8097 	beq.w	8004acc <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800499e:	2300      	movs	r3, #0
 80049a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049a2:	4b83      	ldr	r3, [pc, #524]	@ (8004bb0 <HAL_RCC_OscConfig+0x4ac>)
 80049a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d10f      	bne.n	80049ce <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049ae:	2300      	movs	r3, #0
 80049b0:	60bb      	str	r3, [r7, #8]
 80049b2:	4b7f      	ldr	r3, [pc, #508]	@ (8004bb0 <HAL_RCC_OscConfig+0x4ac>)
 80049b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049b6:	4a7e      	ldr	r2, [pc, #504]	@ (8004bb0 <HAL_RCC_OscConfig+0x4ac>)
 80049b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80049bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80049be:	4b7c      	ldr	r3, [pc, #496]	@ (8004bb0 <HAL_RCC_OscConfig+0x4ac>)
 80049c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049c6:	60bb      	str	r3, [r7, #8]
 80049c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80049ca:	2301      	movs	r3, #1
 80049cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049ce:	4b79      	ldr	r3, [pc, #484]	@ (8004bb4 <HAL_RCC_OscConfig+0x4b0>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d118      	bne.n	8004a0c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80049da:	4b76      	ldr	r3, [pc, #472]	@ (8004bb4 <HAL_RCC_OscConfig+0x4b0>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4a75      	ldr	r2, [pc, #468]	@ (8004bb4 <HAL_RCC_OscConfig+0x4b0>)
 80049e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80049e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80049e6:	f7fd ffbf 	bl	8002968 <HAL_GetTick>
 80049ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049ec:	e008      	b.n	8004a00 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049ee:	f7fd ffbb 	bl	8002968 <HAL_GetTick>
 80049f2:	4602      	mov	r2, r0
 80049f4:	693b      	ldr	r3, [r7, #16]
 80049f6:	1ad3      	subs	r3, r2, r3
 80049f8:	2b02      	cmp	r3, #2
 80049fa:	d901      	bls.n	8004a00 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80049fc:	2303      	movs	r3, #3
 80049fe:	e118      	b.n	8004c32 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a00:	4b6c      	ldr	r3, [pc, #432]	@ (8004bb4 <HAL_RCC_OscConfig+0x4b0>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d0f0      	beq.n	80049ee <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	2b01      	cmp	r3, #1
 8004a12:	d106      	bne.n	8004a22 <HAL_RCC_OscConfig+0x31e>
 8004a14:	4b66      	ldr	r3, [pc, #408]	@ (8004bb0 <HAL_RCC_OscConfig+0x4ac>)
 8004a16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a18:	4a65      	ldr	r2, [pc, #404]	@ (8004bb0 <HAL_RCC_OscConfig+0x4ac>)
 8004a1a:	f043 0301 	orr.w	r3, r3, #1
 8004a1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004a20:	e01c      	b.n	8004a5c <HAL_RCC_OscConfig+0x358>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	689b      	ldr	r3, [r3, #8]
 8004a26:	2b05      	cmp	r3, #5
 8004a28:	d10c      	bne.n	8004a44 <HAL_RCC_OscConfig+0x340>
 8004a2a:	4b61      	ldr	r3, [pc, #388]	@ (8004bb0 <HAL_RCC_OscConfig+0x4ac>)
 8004a2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a2e:	4a60      	ldr	r2, [pc, #384]	@ (8004bb0 <HAL_RCC_OscConfig+0x4ac>)
 8004a30:	f043 0304 	orr.w	r3, r3, #4
 8004a34:	6713      	str	r3, [r2, #112]	@ 0x70
 8004a36:	4b5e      	ldr	r3, [pc, #376]	@ (8004bb0 <HAL_RCC_OscConfig+0x4ac>)
 8004a38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a3a:	4a5d      	ldr	r2, [pc, #372]	@ (8004bb0 <HAL_RCC_OscConfig+0x4ac>)
 8004a3c:	f043 0301 	orr.w	r3, r3, #1
 8004a40:	6713      	str	r3, [r2, #112]	@ 0x70
 8004a42:	e00b      	b.n	8004a5c <HAL_RCC_OscConfig+0x358>
 8004a44:	4b5a      	ldr	r3, [pc, #360]	@ (8004bb0 <HAL_RCC_OscConfig+0x4ac>)
 8004a46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a48:	4a59      	ldr	r2, [pc, #356]	@ (8004bb0 <HAL_RCC_OscConfig+0x4ac>)
 8004a4a:	f023 0301 	bic.w	r3, r3, #1
 8004a4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004a50:	4b57      	ldr	r3, [pc, #348]	@ (8004bb0 <HAL_RCC_OscConfig+0x4ac>)
 8004a52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a54:	4a56      	ldr	r2, [pc, #344]	@ (8004bb0 <HAL_RCC_OscConfig+0x4ac>)
 8004a56:	f023 0304 	bic.w	r3, r3, #4
 8004a5a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	689b      	ldr	r3, [r3, #8]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d015      	beq.n	8004a90 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a64:	f7fd ff80 	bl	8002968 <HAL_GetTick>
 8004a68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a6a:	e00a      	b.n	8004a82 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a6c:	f7fd ff7c 	bl	8002968 <HAL_GetTick>
 8004a70:	4602      	mov	r2, r0
 8004a72:	693b      	ldr	r3, [r7, #16]
 8004a74:	1ad3      	subs	r3, r2, r3
 8004a76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d901      	bls.n	8004a82 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004a7e:	2303      	movs	r3, #3
 8004a80:	e0d7      	b.n	8004c32 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a82:	4b4b      	ldr	r3, [pc, #300]	@ (8004bb0 <HAL_RCC_OscConfig+0x4ac>)
 8004a84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a86:	f003 0302 	and.w	r3, r3, #2
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d0ee      	beq.n	8004a6c <HAL_RCC_OscConfig+0x368>
 8004a8e:	e014      	b.n	8004aba <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a90:	f7fd ff6a 	bl	8002968 <HAL_GetTick>
 8004a94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a96:	e00a      	b.n	8004aae <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a98:	f7fd ff66 	bl	8002968 <HAL_GetTick>
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	693b      	ldr	r3, [r7, #16]
 8004aa0:	1ad3      	subs	r3, r2, r3
 8004aa2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d901      	bls.n	8004aae <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004aaa:	2303      	movs	r3, #3
 8004aac:	e0c1      	b.n	8004c32 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004aae:	4b40      	ldr	r3, [pc, #256]	@ (8004bb0 <HAL_RCC_OscConfig+0x4ac>)
 8004ab0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ab2:	f003 0302 	and.w	r3, r3, #2
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d1ee      	bne.n	8004a98 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004aba:	7dfb      	ldrb	r3, [r7, #23]
 8004abc:	2b01      	cmp	r3, #1
 8004abe:	d105      	bne.n	8004acc <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ac0:	4b3b      	ldr	r3, [pc, #236]	@ (8004bb0 <HAL_RCC_OscConfig+0x4ac>)
 8004ac2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ac4:	4a3a      	ldr	r2, [pc, #232]	@ (8004bb0 <HAL_RCC_OscConfig+0x4ac>)
 8004ac6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004aca:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	699b      	ldr	r3, [r3, #24]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	f000 80ad 	beq.w	8004c30 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004ad6:	4b36      	ldr	r3, [pc, #216]	@ (8004bb0 <HAL_RCC_OscConfig+0x4ac>)
 8004ad8:	689b      	ldr	r3, [r3, #8]
 8004ada:	f003 030c 	and.w	r3, r3, #12
 8004ade:	2b08      	cmp	r3, #8
 8004ae0:	d060      	beq.n	8004ba4 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	699b      	ldr	r3, [r3, #24]
 8004ae6:	2b02      	cmp	r3, #2
 8004ae8:	d145      	bne.n	8004b76 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004aea:	4b33      	ldr	r3, [pc, #204]	@ (8004bb8 <HAL_RCC_OscConfig+0x4b4>)
 8004aec:	2200      	movs	r2, #0
 8004aee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004af0:	f7fd ff3a 	bl	8002968 <HAL_GetTick>
 8004af4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004af6:	e008      	b.n	8004b0a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004af8:	f7fd ff36 	bl	8002968 <HAL_GetTick>
 8004afc:	4602      	mov	r2, r0
 8004afe:	693b      	ldr	r3, [r7, #16]
 8004b00:	1ad3      	subs	r3, r2, r3
 8004b02:	2b02      	cmp	r3, #2
 8004b04:	d901      	bls.n	8004b0a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004b06:	2303      	movs	r3, #3
 8004b08:	e093      	b.n	8004c32 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b0a:	4b29      	ldr	r3, [pc, #164]	@ (8004bb0 <HAL_RCC_OscConfig+0x4ac>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d1f0      	bne.n	8004af8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	69da      	ldr	r2, [r3, #28]
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6a1b      	ldr	r3, [r3, #32]
 8004b1e:	431a      	orrs	r2, r3
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b24:	019b      	lsls	r3, r3, #6
 8004b26:	431a      	orrs	r2, r3
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b2c:	085b      	lsrs	r3, r3, #1
 8004b2e:	3b01      	subs	r3, #1
 8004b30:	041b      	lsls	r3, r3, #16
 8004b32:	431a      	orrs	r2, r3
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b38:	061b      	lsls	r3, r3, #24
 8004b3a:	431a      	orrs	r2, r3
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b40:	071b      	lsls	r3, r3, #28
 8004b42:	491b      	ldr	r1, [pc, #108]	@ (8004bb0 <HAL_RCC_OscConfig+0x4ac>)
 8004b44:	4313      	orrs	r3, r2
 8004b46:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b48:	4b1b      	ldr	r3, [pc, #108]	@ (8004bb8 <HAL_RCC_OscConfig+0x4b4>)
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b4e:	f7fd ff0b 	bl	8002968 <HAL_GetTick>
 8004b52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b54:	e008      	b.n	8004b68 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b56:	f7fd ff07 	bl	8002968 <HAL_GetTick>
 8004b5a:	4602      	mov	r2, r0
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	1ad3      	subs	r3, r2, r3
 8004b60:	2b02      	cmp	r3, #2
 8004b62:	d901      	bls.n	8004b68 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004b64:	2303      	movs	r3, #3
 8004b66:	e064      	b.n	8004c32 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b68:	4b11      	ldr	r3, [pc, #68]	@ (8004bb0 <HAL_RCC_OscConfig+0x4ac>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d0f0      	beq.n	8004b56 <HAL_RCC_OscConfig+0x452>
 8004b74:	e05c      	b.n	8004c30 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b76:	4b10      	ldr	r3, [pc, #64]	@ (8004bb8 <HAL_RCC_OscConfig+0x4b4>)
 8004b78:	2200      	movs	r2, #0
 8004b7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b7c:	f7fd fef4 	bl	8002968 <HAL_GetTick>
 8004b80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b82:	e008      	b.n	8004b96 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b84:	f7fd fef0 	bl	8002968 <HAL_GetTick>
 8004b88:	4602      	mov	r2, r0
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	1ad3      	subs	r3, r2, r3
 8004b8e:	2b02      	cmp	r3, #2
 8004b90:	d901      	bls.n	8004b96 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004b92:	2303      	movs	r3, #3
 8004b94:	e04d      	b.n	8004c32 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b96:	4b06      	ldr	r3, [pc, #24]	@ (8004bb0 <HAL_RCC_OscConfig+0x4ac>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d1f0      	bne.n	8004b84 <HAL_RCC_OscConfig+0x480>
 8004ba2:	e045      	b.n	8004c30 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	699b      	ldr	r3, [r3, #24]
 8004ba8:	2b01      	cmp	r3, #1
 8004baa:	d107      	bne.n	8004bbc <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004bac:	2301      	movs	r3, #1
 8004bae:	e040      	b.n	8004c32 <HAL_RCC_OscConfig+0x52e>
 8004bb0:	40023800 	.word	0x40023800
 8004bb4:	40007000 	.word	0x40007000
 8004bb8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004bbc:	4b1f      	ldr	r3, [pc, #124]	@ (8004c3c <HAL_RCC_OscConfig+0x538>)
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	699b      	ldr	r3, [r3, #24]
 8004bc6:	2b01      	cmp	r3, #1
 8004bc8:	d030      	beq.n	8004c2c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d129      	bne.n	8004c2c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004be2:	429a      	cmp	r2, r3
 8004be4:	d122      	bne.n	8004c2c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004be6:	68fa      	ldr	r2, [r7, #12]
 8004be8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004bec:	4013      	ands	r3, r2
 8004bee:	687a      	ldr	r2, [r7, #4]
 8004bf0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004bf2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d119      	bne.n	8004c2c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c02:	085b      	lsrs	r3, r3, #1
 8004c04:	3b01      	subs	r3, #1
 8004c06:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c08:	429a      	cmp	r2, r3
 8004c0a:	d10f      	bne.n	8004c2c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c16:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c18:	429a      	cmp	r2, r3
 8004c1a:	d107      	bne.n	8004c2c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c26:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004c28:	429a      	cmp	r2, r3
 8004c2a:	d001      	beq.n	8004c30 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	e000      	b.n	8004c32 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004c30:	2300      	movs	r3, #0
}
 8004c32:	4618      	mov	r0, r3
 8004c34:	3718      	adds	r7, #24
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bd80      	pop	{r7, pc}
 8004c3a:	bf00      	nop
 8004c3c:	40023800 	.word	0x40023800

08004c40 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b082      	sub	sp, #8
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d101      	bne.n	8004c52 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004c4e:	2301      	movs	r3, #1
 8004c50:	e041      	b.n	8004cd6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c58:	b2db      	uxtb	r3, r3
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d106      	bne.n	8004c6c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2200      	movs	r2, #0
 8004c62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004c66:	6878      	ldr	r0, [r7, #4]
 8004c68:	f7fd f9e6 	bl	8002038 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2202      	movs	r2, #2
 8004c70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681a      	ldr	r2, [r3, #0]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	3304      	adds	r3, #4
 8004c7c:	4619      	mov	r1, r3
 8004c7e:	4610      	mov	r0, r2
 8004c80:	f000 fa7e 	bl	8005180 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2201      	movs	r2, #1
 8004c88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2201      	movs	r2, #1
 8004c90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2201      	movs	r2, #1
 8004c98:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2201      	movs	r2, #1
 8004ca8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2201      	movs	r2, #1
 8004cb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004cd4:	2300      	movs	r3, #0
}
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	3708      	adds	r7, #8
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bd80      	pop	{r7, pc}
	...

08004ce0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	b085      	sub	sp, #20
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cee:	b2db      	uxtb	r3, r3
 8004cf0:	2b01      	cmp	r3, #1
 8004cf2:	d001      	beq.n	8004cf8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	e04e      	b.n	8004d96 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2202      	movs	r2, #2
 8004cfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	68da      	ldr	r2, [r3, #12]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f042 0201 	orr.w	r2, r2, #1
 8004d0e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4a23      	ldr	r2, [pc, #140]	@ (8004da4 <HAL_TIM_Base_Start_IT+0xc4>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d022      	beq.n	8004d60 <HAL_TIM_Base_Start_IT+0x80>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d22:	d01d      	beq.n	8004d60 <HAL_TIM_Base_Start_IT+0x80>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a1f      	ldr	r2, [pc, #124]	@ (8004da8 <HAL_TIM_Base_Start_IT+0xc8>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d018      	beq.n	8004d60 <HAL_TIM_Base_Start_IT+0x80>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a1e      	ldr	r2, [pc, #120]	@ (8004dac <HAL_TIM_Base_Start_IT+0xcc>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d013      	beq.n	8004d60 <HAL_TIM_Base_Start_IT+0x80>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a1c      	ldr	r2, [pc, #112]	@ (8004db0 <HAL_TIM_Base_Start_IT+0xd0>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d00e      	beq.n	8004d60 <HAL_TIM_Base_Start_IT+0x80>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a1b      	ldr	r2, [pc, #108]	@ (8004db4 <HAL_TIM_Base_Start_IT+0xd4>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d009      	beq.n	8004d60 <HAL_TIM_Base_Start_IT+0x80>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a19      	ldr	r2, [pc, #100]	@ (8004db8 <HAL_TIM_Base_Start_IT+0xd8>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d004      	beq.n	8004d60 <HAL_TIM_Base_Start_IT+0x80>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4a18      	ldr	r2, [pc, #96]	@ (8004dbc <HAL_TIM_Base_Start_IT+0xdc>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d111      	bne.n	8004d84 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	689b      	ldr	r3, [r3, #8]
 8004d66:	f003 0307 	and.w	r3, r3, #7
 8004d6a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2b06      	cmp	r3, #6
 8004d70:	d010      	beq.n	8004d94 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	681a      	ldr	r2, [r3, #0]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f042 0201 	orr.w	r2, r2, #1
 8004d80:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d82:	e007      	b.n	8004d94 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	681a      	ldr	r2, [r3, #0]
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f042 0201 	orr.w	r2, r2, #1
 8004d92:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004d94:	2300      	movs	r3, #0
}
 8004d96:	4618      	mov	r0, r3
 8004d98:	3714      	adds	r7, #20
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da0:	4770      	bx	lr
 8004da2:	bf00      	nop
 8004da4:	40010000 	.word	0x40010000
 8004da8:	40000400 	.word	0x40000400
 8004dac:	40000800 	.word	0x40000800
 8004db0:	40000c00 	.word	0x40000c00
 8004db4:	40010400 	.word	0x40010400
 8004db8:	40014000 	.word	0x40014000
 8004dbc:	40001800 	.word	0x40001800

08004dc0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b084      	sub	sp, #16
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	68db      	ldr	r3, [r3, #12]
 8004dce:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	691b      	ldr	r3, [r3, #16]
 8004dd6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	f003 0302 	and.w	r3, r3, #2
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d020      	beq.n	8004e24 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	f003 0302 	and.w	r3, r3, #2
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d01b      	beq.n	8004e24 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f06f 0202 	mvn.w	r2, #2
 8004df4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2201      	movs	r2, #1
 8004dfa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	699b      	ldr	r3, [r3, #24]
 8004e02:	f003 0303 	and.w	r3, r3, #3
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d003      	beq.n	8004e12 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004e0a:	6878      	ldr	r0, [r7, #4]
 8004e0c:	f000 f999 	bl	8005142 <HAL_TIM_IC_CaptureCallback>
 8004e10:	e005      	b.n	8004e1e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e12:	6878      	ldr	r0, [r7, #4]
 8004e14:	f000 f98b 	bl	800512e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e18:	6878      	ldr	r0, [r7, #4]
 8004e1a:	f000 f99c 	bl	8005156 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2200      	movs	r2, #0
 8004e22:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004e24:	68bb      	ldr	r3, [r7, #8]
 8004e26:	f003 0304 	and.w	r3, r3, #4
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d020      	beq.n	8004e70 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	f003 0304 	and.w	r3, r3, #4
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d01b      	beq.n	8004e70 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f06f 0204 	mvn.w	r2, #4
 8004e40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2202      	movs	r2, #2
 8004e46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	699b      	ldr	r3, [r3, #24]
 8004e4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d003      	beq.n	8004e5e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e56:	6878      	ldr	r0, [r7, #4]
 8004e58:	f000 f973 	bl	8005142 <HAL_TIM_IC_CaptureCallback>
 8004e5c:	e005      	b.n	8004e6a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e5e:	6878      	ldr	r0, [r7, #4]
 8004e60:	f000 f965 	bl	800512e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e64:	6878      	ldr	r0, [r7, #4]
 8004e66:	f000 f976 	bl	8005156 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	f003 0308 	and.w	r3, r3, #8
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d020      	beq.n	8004ebc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	f003 0308 	and.w	r3, r3, #8
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d01b      	beq.n	8004ebc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f06f 0208 	mvn.w	r2, #8
 8004e8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2204      	movs	r2, #4
 8004e92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	69db      	ldr	r3, [r3, #28]
 8004e9a:	f003 0303 	and.w	r3, r3, #3
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d003      	beq.n	8004eaa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ea2:	6878      	ldr	r0, [r7, #4]
 8004ea4:	f000 f94d 	bl	8005142 <HAL_TIM_IC_CaptureCallback>
 8004ea8:	e005      	b.n	8004eb6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004eaa:	6878      	ldr	r0, [r7, #4]
 8004eac:	f000 f93f 	bl	800512e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004eb0:	6878      	ldr	r0, [r7, #4]
 8004eb2:	f000 f950 	bl	8005156 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2200      	movs	r2, #0
 8004eba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	f003 0310 	and.w	r3, r3, #16
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d020      	beq.n	8004f08 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	f003 0310 	and.w	r3, r3, #16
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d01b      	beq.n	8004f08 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f06f 0210 	mvn.w	r2, #16
 8004ed8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2208      	movs	r2, #8
 8004ede:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	69db      	ldr	r3, [r3, #28]
 8004ee6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d003      	beq.n	8004ef6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f000 f927 	bl	8005142 <HAL_TIM_IC_CaptureCallback>
 8004ef4:	e005      	b.n	8004f02 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ef6:	6878      	ldr	r0, [r7, #4]
 8004ef8:	f000 f919 	bl	800512e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004efc:	6878      	ldr	r0, [r7, #4]
 8004efe:	f000 f92a 	bl	8005156 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2200      	movs	r2, #0
 8004f06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	f003 0301 	and.w	r3, r3, #1
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d00c      	beq.n	8004f2c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	f003 0301 	and.w	r3, r3, #1
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d007      	beq.n	8004f2c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f06f 0201 	mvn.w	r2, #1
 8004f24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004f26:	6878      	ldr	r0, [r7, #4]
 8004f28:	f7fc ffea 	bl	8001f00 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d00c      	beq.n	8004f50 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d007      	beq.n	8004f50 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004f48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004f4a:	6878      	ldr	r0, [r7, #4]
 8004f4c:	f000 fae4 	bl	8005518 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d00c      	beq.n	8004f74 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d007      	beq.n	8004f74 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004f6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004f6e:	6878      	ldr	r0, [r7, #4]
 8004f70:	f000 f8fb 	bl	800516a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	f003 0320 	and.w	r3, r3, #32
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d00c      	beq.n	8004f98 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	f003 0320 	and.w	r3, r3, #32
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d007      	beq.n	8004f98 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f06f 0220 	mvn.w	r2, #32
 8004f90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004f92:	6878      	ldr	r0, [r7, #4]
 8004f94:	f000 fab6 	bl	8005504 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004f98:	bf00      	nop
 8004f9a:	3710      	adds	r7, #16
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bd80      	pop	{r7, pc}

08004fa0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b084      	sub	sp, #16
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
 8004fa8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004faa:	2300      	movs	r3, #0
 8004fac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004fb4:	2b01      	cmp	r3, #1
 8004fb6:	d101      	bne.n	8004fbc <HAL_TIM_ConfigClockSource+0x1c>
 8004fb8:	2302      	movs	r3, #2
 8004fba:	e0b4      	b.n	8005126 <HAL_TIM_ConfigClockSource+0x186>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2201      	movs	r2, #1
 8004fc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2202      	movs	r2, #2
 8004fc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004fd4:	68bb      	ldr	r3, [r7, #8]
 8004fd6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004fda:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004fe2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	68ba      	ldr	r2, [r7, #8]
 8004fea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ff4:	d03e      	beq.n	8005074 <HAL_TIM_ConfigClockSource+0xd4>
 8004ff6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ffa:	f200 8087 	bhi.w	800510c <HAL_TIM_ConfigClockSource+0x16c>
 8004ffe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005002:	f000 8086 	beq.w	8005112 <HAL_TIM_ConfigClockSource+0x172>
 8005006:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800500a:	d87f      	bhi.n	800510c <HAL_TIM_ConfigClockSource+0x16c>
 800500c:	2b70      	cmp	r3, #112	@ 0x70
 800500e:	d01a      	beq.n	8005046 <HAL_TIM_ConfigClockSource+0xa6>
 8005010:	2b70      	cmp	r3, #112	@ 0x70
 8005012:	d87b      	bhi.n	800510c <HAL_TIM_ConfigClockSource+0x16c>
 8005014:	2b60      	cmp	r3, #96	@ 0x60
 8005016:	d050      	beq.n	80050ba <HAL_TIM_ConfigClockSource+0x11a>
 8005018:	2b60      	cmp	r3, #96	@ 0x60
 800501a:	d877      	bhi.n	800510c <HAL_TIM_ConfigClockSource+0x16c>
 800501c:	2b50      	cmp	r3, #80	@ 0x50
 800501e:	d03c      	beq.n	800509a <HAL_TIM_ConfigClockSource+0xfa>
 8005020:	2b50      	cmp	r3, #80	@ 0x50
 8005022:	d873      	bhi.n	800510c <HAL_TIM_ConfigClockSource+0x16c>
 8005024:	2b40      	cmp	r3, #64	@ 0x40
 8005026:	d058      	beq.n	80050da <HAL_TIM_ConfigClockSource+0x13a>
 8005028:	2b40      	cmp	r3, #64	@ 0x40
 800502a:	d86f      	bhi.n	800510c <HAL_TIM_ConfigClockSource+0x16c>
 800502c:	2b30      	cmp	r3, #48	@ 0x30
 800502e:	d064      	beq.n	80050fa <HAL_TIM_ConfigClockSource+0x15a>
 8005030:	2b30      	cmp	r3, #48	@ 0x30
 8005032:	d86b      	bhi.n	800510c <HAL_TIM_ConfigClockSource+0x16c>
 8005034:	2b20      	cmp	r3, #32
 8005036:	d060      	beq.n	80050fa <HAL_TIM_ConfigClockSource+0x15a>
 8005038:	2b20      	cmp	r3, #32
 800503a:	d867      	bhi.n	800510c <HAL_TIM_ConfigClockSource+0x16c>
 800503c:	2b00      	cmp	r3, #0
 800503e:	d05c      	beq.n	80050fa <HAL_TIM_ConfigClockSource+0x15a>
 8005040:	2b10      	cmp	r3, #16
 8005042:	d05a      	beq.n	80050fa <HAL_TIM_ConfigClockSource+0x15a>
 8005044:	e062      	b.n	800510c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005056:	f000 f9b9 	bl	80053cc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	689b      	ldr	r3, [r3, #8]
 8005060:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005068:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	68ba      	ldr	r2, [r7, #8]
 8005070:	609a      	str	r2, [r3, #8]
      break;
 8005072:	e04f      	b.n	8005114 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005084:	f000 f9a2 	bl	80053cc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	689a      	ldr	r2, [r3, #8]
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005096:	609a      	str	r2, [r3, #8]
      break;
 8005098:	e03c      	b.n	8005114 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80050a6:	461a      	mov	r2, r3
 80050a8:	f000 f916 	bl	80052d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	2150      	movs	r1, #80	@ 0x50
 80050b2:	4618      	mov	r0, r3
 80050b4:	f000 f96f 	bl	8005396 <TIM_ITRx_SetConfig>
      break;
 80050b8:	e02c      	b.n	8005114 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80050c6:	461a      	mov	r2, r3
 80050c8:	f000 f935 	bl	8005336 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	2160      	movs	r1, #96	@ 0x60
 80050d2:	4618      	mov	r0, r3
 80050d4:	f000 f95f 	bl	8005396 <TIM_ITRx_SetConfig>
      break;
 80050d8:	e01c      	b.n	8005114 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80050e6:	461a      	mov	r2, r3
 80050e8:	f000 f8f6 	bl	80052d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	2140      	movs	r1, #64	@ 0x40
 80050f2:	4618      	mov	r0, r3
 80050f4:	f000 f94f 	bl	8005396 <TIM_ITRx_SetConfig>
      break;
 80050f8:	e00c      	b.n	8005114 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681a      	ldr	r2, [r3, #0]
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4619      	mov	r1, r3
 8005104:	4610      	mov	r0, r2
 8005106:	f000 f946 	bl	8005396 <TIM_ITRx_SetConfig>
      break;
 800510a:	e003      	b.n	8005114 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800510c:	2301      	movs	r3, #1
 800510e:	73fb      	strb	r3, [r7, #15]
      break;
 8005110:	e000      	b.n	8005114 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005112:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2201      	movs	r2, #1
 8005118:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2200      	movs	r2, #0
 8005120:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005124:	7bfb      	ldrb	r3, [r7, #15]
}
 8005126:	4618      	mov	r0, r3
 8005128:	3710      	adds	r7, #16
 800512a:	46bd      	mov	sp, r7
 800512c:	bd80      	pop	{r7, pc}

0800512e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800512e:	b480      	push	{r7}
 8005130:	b083      	sub	sp, #12
 8005132:	af00      	add	r7, sp, #0
 8005134:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005136:	bf00      	nop
 8005138:	370c      	adds	r7, #12
 800513a:	46bd      	mov	sp, r7
 800513c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005140:	4770      	bx	lr

08005142 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005142:	b480      	push	{r7}
 8005144:	b083      	sub	sp, #12
 8005146:	af00      	add	r7, sp, #0
 8005148:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800514a:	bf00      	nop
 800514c:	370c      	adds	r7, #12
 800514e:	46bd      	mov	sp, r7
 8005150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005154:	4770      	bx	lr

08005156 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005156:	b480      	push	{r7}
 8005158:	b083      	sub	sp, #12
 800515a:	af00      	add	r7, sp, #0
 800515c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800515e:	bf00      	nop
 8005160:	370c      	adds	r7, #12
 8005162:	46bd      	mov	sp, r7
 8005164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005168:	4770      	bx	lr

0800516a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800516a:	b480      	push	{r7}
 800516c:	b083      	sub	sp, #12
 800516e:	af00      	add	r7, sp, #0
 8005170:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005172:	bf00      	nop
 8005174:	370c      	adds	r7, #12
 8005176:	46bd      	mov	sp, r7
 8005178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517c:	4770      	bx	lr
	...

08005180 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005180:	b480      	push	{r7}
 8005182:	b085      	sub	sp, #20
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
 8005188:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	4a46      	ldr	r2, [pc, #280]	@ (80052ac <TIM_Base_SetConfig+0x12c>)
 8005194:	4293      	cmp	r3, r2
 8005196:	d013      	beq.n	80051c0 <TIM_Base_SetConfig+0x40>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800519e:	d00f      	beq.n	80051c0 <TIM_Base_SetConfig+0x40>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	4a43      	ldr	r2, [pc, #268]	@ (80052b0 <TIM_Base_SetConfig+0x130>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d00b      	beq.n	80051c0 <TIM_Base_SetConfig+0x40>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	4a42      	ldr	r2, [pc, #264]	@ (80052b4 <TIM_Base_SetConfig+0x134>)
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d007      	beq.n	80051c0 <TIM_Base_SetConfig+0x40>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	4a41      	ldr	r2, [pc, #260]	@ (80052b8 <TIM_Base_SetConfig+0x138>)
 80051b4:	4293      	cmp	r3, r2
 80051b6:	d003      	beq.n	80051c0 <TIM_Base_SetConfig+0x40>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	4a40      	ldr	r2, [pc, #256]	@ (80052bc <TIM_Base_SetConfig+0x13c>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d108      	bne.n	80051d2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	685b      	ldr	r3, [r3, #4]
 80051cc:	68fa      	ldr	r2, [r7, #12]
 80051ce:	4313      	orrs	r3, r2
 80051d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	4a35      	ldr	r2, [pc, #212]	@ (80052ac <TIM_Base_SetConfig+0x12c>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d02b      	beq.n	8005232 <TIM_Base_SetConfig+0xb2>
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051e0:	d027      	beq.n	8005232 <TIM_Base_SetConfig+0xb2>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	4a32      	ldr	r2, [pc, #200]	@ (80052b0 <TIM_Base_SetConfig+0x130>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d023      	beq.n	8005232 <TIM_Base_SetConfig+0xb2>
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	4a31      	ldr	r2, [pc, #196]	@ (80052b4 <TIM_Base_SetConfig+0x134>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d01f      	beq.n	8005232 <TIM_Base_SetConfig+0xb2>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	4a30      	ldr	r2, [pc, #192]	@ (80052b8 <TIM_Base_SetConfig+0x138>)
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d01b      	beq.n	8005232 <TIM_Base_SetConfig+0xb2>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	4a2f      	ldr	r2, [pc, #188]	@ (80052bc <TIM_Base_SetConfig+0x13c>)
 80051fe:	4293      	cmp	r3, r2
 8005200:	d017      	beq.n	8005232 <TIM_Base_SetConfig+0xb2>
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	4a2e      	ldr	r2, [pc, #184]	@ (80052c0 <TIM_Base_SetConfig+0x140>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d013      	beq.n	8005232 <TIM_Base_SetConfig+0xb2>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	4a2d      	ldr	r2, [pc, #180]	@ (80052c4 <TIM_Base_SetConfig+0x144>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d00f      	beq.n	8005232 <TIM_Base_SetConfig+0xb2>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	4a2c      	ldr	r2, [pc, #176]	@ (80052c8 <TIM_Base_SetConfig+0x148>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d00b      	beq.n	8005232 <TIM_Base_SetConfig+0xb2>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	4a2b      	ldr	r2, [pc, #172]	@ (80052cc <TIM_Base_SetConfig+0x14c>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d007      	beq.n	8005232 <TIM_Base_SetConfig+0xb2>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	4a2a      	ldr	r2, [pc, #168]	@ (80052d0 <TIM_Base_SetConfig+0x150>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d003      	beq.n	8005232 <TIM_Base_SetConfig+0xb2>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	4a29      	ldr	r2, [pc, #164]	@ (80052d4 <TIM_Base_SetConfig+0x154>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d108      	bne.n	8005244 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005238:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	68db      	ldr	r3, [r3, #12]
 800523e:	68fa      	ldr	r2, [r7, #12]
 8005240:	4313      	orrs	r3, r2
 8005242:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	695b      	ldr	r3, [r3, #20]
 800524e:	4313      	orrs	r3, r2
 8005250:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	68fa      	ldr	r2, [r7, #12]
 8005256:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	689a      	ldr	r2, [r3, #8]
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	681a      	ldr	r2, [r3, #0]
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	4a10      	ldr	r2, [pc, #64]	@ (80052ac <TIM_Base_SetConfig+0x12c>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d003      	beq.n	8005278 <TIM_Base_SetConfig+0xf8>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	4a12      	ldr	r2, [pc, #72]	@ (80052bc <TIM_Base_SetConfig+0x13c>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d103      	bne.n	8005280 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	691a      	ldr	r2, [r3, #16]
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2201      	movs	r2, #1
 8005284:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	691b      	ldr	r3, [r3, #16]
 800528a:	f003 0301 	and.w	r3, r3, #1
 800528e:	2b01      	cmp	r3, #1
 8005290:	d105      	bne.n	800529e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	691b      	ldr	r3, [r3, #16]
 8005296:	f023 0201 	bic.w	r2, r3, #1
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	611a      	str	r2, [r3, #16]
  }
}
 800529e:	bf00      	nop
 80052a0:	3714      	adds	r7, #20
 80052a2:	46bd      	mov	sp, r7
 80052a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a8:	4770      	bx	lr
 80052aa:	bf00      	nop
 80052ac:	40010000 	.word	0x40010000
 80052b0:	40000400 	.word	0x40000400
 80052b4:	40000800 	.word	0x40000800
 80052b8:	40000c00 	.word	0x40000c00
 80052bc:	40010400 	.word	0x40010400
 80052c0:	40014000 	.word	0x40014000
 80052c4:	40014400 	.word	0x40014400
 80052c8:	40014800 	.word	0x40014800
 80052cc:	40001800 	.word	0x40001800
 80052d0:	40001c00 	.word	0x40001c00
 80052d4:	40002000 	.word	0x40002000

080052d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80052d8:	b480      	push	{r7}
 80052da:	b087      	sub	sp, #28
 80052dc:	af00      	add	r7, sp, #0
 80052de:	60f8      	str	r0, [r7, #12]
 80052e0:	60b9      	str	r1, [r7, #8]
 80052e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	6a1b      	ldr	r3, [r3, #32]
 80052e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	6a1b      	ldr	r3, [r3, #32]
 80052ee:	f023 0201 	bic.w	r2, r3, #1
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	699b      	ldr	r3, [r3, #24]
 80052fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80052fc:	693b      	ldr	r3, [r7, #16]
 80052fe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005302:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	011b      	lsls	r3, r3, #4
 8005308:	693a      	ldr	r2, [r7, #16]
 800530a:	4313      	orrs	r3, r2
 800530c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	f023 030a 	bic.w	r3, r3, #10
 8005314:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005316:	697a      	ldr	r2, [r7, #20]
 8005318:	68bb      	ldr	r3, [r7, #8]
 800531a:	4313      	orrs	r3, r2
 800531c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	693a      	ldr	r2, [r7, #16]
 8005322:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	697a      	ldr	r2, [r7, #20]
 8005328:	621a      	str	r2, [r3, #32]
}
 800532a:	bf00      	nop
 800532c:	371c      	adds	r7, #28
 800532e:	46bd      	mov	sp, r7
 8005330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005334:	4770      	bx	lr

08005336 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005336:	b480      	push	{r7}
 8005338:	b087      	sub	sp, #28
 800533a:	af00      	add	r7, sp, #0
 800533c:	60f8      	str	r0, [r7, #12]
 800533e:	60b9      	str	r1, [r7, #8]
 8005340:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	6a1b      	ldr	r3, [r3, #32]
 8005346:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	6a1b      	ldr	r3, [r3, #32]
 800534c:	f023 0210 	bic.w	r2, r3, #16
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	699b      	ldr	r3, [r3, #24]
 8005358:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800535a:	693b      	ldr	r3, [r7, #16]
 800535c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005360:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	031b      	lsls	r3, r3, #12
 8005366:	693a      	ldr	r2, [r7, #16]
 8005368:	4313      	orrs	r3, r2
 800536a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800536c:	697b      	ldr	r3, [r7, #20]
 800536e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005372:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	011b      	lsls	r3, r3, #4
 8005378:	697a      	ldr	r2, [r7, #20]
 800537a:	4313      	orrs	r3, r2
 800537c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	693a      	ldr	r2, [r7, #16]
 8005382:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	697a      	ldr	r2, [r7, #20]
 8005388:	621a      	str	r2, [r3, #32]
}
 800538a:	bf00      	nop
 800538c:	371c      	adds	r7, #28
 800538e:	46bd      	mov	sp, r7
 8005390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005394:	4770      	bx	lr

08005396 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005396:	b480      	push	{r7}
 8005398:	b085      	sub	sp, #20
 800539a:	af00      	add	r7, sp, #0
 800539c:	6078      	str	r0, [r7, #4]
 800539e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	689b      	ldr	r3, [r3, #8]
 80053a4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053ac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80053ae:	683a      	ldr	r2, [r7, #0]
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	4313      	orrs	r3, r2
 80053b4:	f043 0307 	orr.w	r3, r3, #7
 80053b8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	68fa      	ldr	r2, [r7, #12]
 80053be:	609a      	str	r2, [r3, #8]
}
 80053c0:	bf00      	nop
 80053c2:	3714      	adds	r7, #20
 80053c4:	46bd      	mov	sp, r7
 80053c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ca:	4770      	bx	lr

080053cc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b087      	sub	sp, #28
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	60f8      	str	r0, [r7, #12]
 80053d4:	60b9      	str	r1, [r7, #8]
 80053d6:	607a      	str	r2, [r7, #4]
 80053d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80053e6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	021a      	lsls	r2, r3, #8
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	431a      	orrs	r2, r3
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	4313      	orrs	r3, r2
 80053f4:	697a      	ldr	r2, [r7, #20]
 80053f6:	4313      	orrs	r3, r2
 80053f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	697a      	ldr	r2, [r7, #20]
 80053fe:	609a      	str	r2, [r3, #8]
}
 8005400:	bf00      	nop
 8005402:	371c      	adds	r7, #28
 8005404:	46bd      	mov	sp, r7
 8005406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540a:	4770      	bx	lr

0800540c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800540c:	b480      	push	{r7}
 800540e:	b085      	sub	sp, #20
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
 8005414:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800541c:	2b01      	cmp	r3, #1
 800541e:	d101      	bne.n	8005424 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005420:	2302      	movs	r3, #2
 8005422:	e05a      	b.n	80054da <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2201      	movs	r2, #1
 8005428:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2202      	movs	r2, #2
 8005430:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	689b      	ldr	r3, [r3, #8]
 8005442:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800544a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	68fa      	ldr	r2, [r7, #12]
 8005452:	4313      	orrs	r3, r2
 8005454:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	68fa      	ldr	r2, [r7, #12]
 800545c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4a21      	ldr	r2, [pc, #132]	@ (80054e8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005464:	4293      	cmp	r3, r2
 8005466:	d022      	beq.n	80054ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005470:	d01d      	beq.n	80054ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4a1d      	ldr	r2, [pc, #116]	@ (80054ec <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d018      	beq.n	80054ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a1b      	ldr	r2, [pc, #108]	@ (80054f0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d013      	beq.n	80054ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4a1a      	ldr	r2, [pc, #104]	@ (80054f4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800548c:	4293      	cmp	r3, r2
 800548e:	d00e      	beq.n	80054ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a18      	ldr	r2, [pc, #96]	@ (80054f8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d009      	beq.n	80054ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4a17      	ldr	r2, [pc, #92]	@ (80054fc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d004      	beq.n	80054ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4a15      	ldr	r2, [pc, #84]	@ (8005500 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d10c      	bne.n	80054c8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80054ae:	68bb      	ldr	r3, [r7, #8]
 80054b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80054b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	68ba      	ldr	r2, [r7, #8]
 80054bc:	4313      	orrs	r3, r2
 80054be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	68ba      	ldr	r2, [r7, #8]
 80054c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2201      	movs	r2, #1
 80054cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2200      	movs	r2, #0
 80054d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80054d8:	2300      	movs	r3, #0
}
 80054da:	4618      	mov	r0, r3
 80054dc:	3714      	adds	r7, #20
 80054de:	46bd      	mov	sp, r7
 80054e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e4:	4770      	bx	lr
 80054e6:	bf00      	nop
 80054e8:	40010000 	.word	0x40010000
 80054ec:	40000400 	.word	0x40000400
 80054f0:	40000800 	.word	0x40000800
 80054f4:	40000c00 	.word	0x40000c00
 80054f8:	40010400 	.word	0x40010400
 80054fc:	40014000 	.word	0x40014000
 8005500:	40001800 	.word	0x40001800

08005504 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005504:	b480      	push	{r7}
 8005506:	b083      	sub	sp, #12
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800550c:	bf00      	nop
 800550e:	370c      	adds	r7, #12
 8005510:	46bd      	mov	sp, r7
 8005512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005516:	4770      	bx	lr

08005518 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005518:	b480      	push	{r7}
 800551a:	b083      	sub	sp, #12
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005520:	bf00      	nop
 8005522:	370c      	adds	r7, #12
 8005524:	46bd      	mov	sp, r7
 8005526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552a:	4770      	bx	lr

0800552c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b082      	sub	sp, #8
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d101      	bne.n	800553e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800553a:	2301      	movs	r3, #1
 800553c:	e042      	b.n	80055c4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005544:	b2db      	uxtb	r3, r3
 8005546:	2b00      	cmp	r3, #0
 8005548:	d106      	bne.n	8005558 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2200      	movs	r2, #0
 800554e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005552:	6878      	ldr	r0, [r7, #4]
 8005554:	f7fc fdb4 	bl	80020c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2224      	movs	r2, #36	@ 0x24
 800555c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	68da      	ldr	r2, [r3, #12]
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800556e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005570:	6878      	ldr	r0, [r7, #4]
 8005572:	f000 f973 	bl	800585c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	691a      	ldr	r2, [r3, #16]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005584:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	695a      	ldr	r2, [r3, #20]
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005594:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	68da      	ldr	r2, [r3, #12]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80055a4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2200      	movs	r2, #0
 80055aa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2220      	movs	r2, #32
 80055b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2220      	movs	r2, #32
 80055b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2200      	movs	r2, #0
 80055c0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80055c2:	2300      	movs	r3, #0
}
 80055c4:	4618      	mov	r0, r3
 80055c6:	3708      	adds	r7, #8
 80055c8:	46bd      	mov	sp, r7
 80055ca:	bd80      	pop	{r7, pc}

080055cc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b08a      	sub	sp, #40	@ 0x28
 80055d0:	af02      	add	r7, sp, #8
 80055d2:	60f8      	str	r0, [r7, #12]
 80055d4:	60b9      	str	r1, [r7, #8]
 80055d6:	603b      	str	r3, [r7, #0]
 80055d8:	4613      	mov	r3, r2
 80055da:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80055dc:	2300      	movs	r3, #0
 80055de:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80055e6:	b2db      	uxtb	r3, r3
 80055e8:	2b20      	cmp	r3, #32
 80055ea:	d175      	bne.n	80056d8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d002      	beq.n	80055f8 <HAL_UART_Transmit+0x2c>
 80055f2:	88fb      	ldrh	r3, [r7, #6]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d101      	bne.n	80055fc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80055f8:	2301      	movs	r3, #1
 80055fa:	e06e      	b.n	80056da <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	2200      	movs	r2, #0
 8005600:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	2221      	movs	r2, #33	@ 0x21
 8005606:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800560a:	f7fd f9ad 	bl	8002968 <HAL_GetTick>
 800560e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	88fa      	ldrh	r2, [r7, #6]
 8005614:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	88fa      	ldrh	r2, [r7, #6]
 800561a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	689b      	ldr	r3, [r3, #8]
 8005620:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005624:	d108      	bne.n	8005638 <HAL_UART_Transmit+0x6c>
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	691b      	ldr	r3, [r3, #16]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d104      	bne.n	8005638 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800562e:	2300      	movs	r3, #0
 8005630:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005632:	68bb      	ldr	r3, [r7, #8]
 8005634:	61bb      	str	r3, [r7, #24]
 8005636:	e003      	b.n	8005640 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005638:	68bb      	ldr	r3, [r7, #8]
 800563a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800563c:	2300      	movs	r3, #0
 800563e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005640:	e02e      	b.n	80056a0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	9300      	str	r3, [sp, #0]
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	2200      	movs	r2, #0
 800564a:	2180      	movs	r1, #128	@ 0x80
 800564c:	68f8      	ldr	r0, [r7, #12]
 800564e:	f000 f848 	bl	80056e2 <UART_WaitOnFlagUntilTimeout>
 8005652:	4603      	mov	r3, r0
 8005654:	2b00      	cmp	r3, #0
 8005656:	d005      	beq.n	8005664 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2220      	movs	r2, #32
 800565c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005660:	2303      	movs	r3, #3
 8005662:	e03a      	b.n	80056da <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005664:	69fb      	ldr	r3, [r7, #28]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d10b      	bne.n	8005682 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800566a:	69bb      	ldr	r3, [r7, #24]
 800566c:	881b      	ldrh	r3, [r3, #0]
 800566e:	461a      	mov	r2, r3
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005678:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800567a:	69bb      	ldr	r3, [r7, #24]
 800567c:	3302      	adds	r3, #2
 800567e:	61bb      	str	r3, [r7, #24]
 8005680:	e007      	b.n	8005692 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005682:	69fb      	ldr	r3, [r7, #28]
 8005684:	781a      	ldrb	r2, [r3, #0]
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800568c:	69fb      	ldr	r3, [r7, #28]
 800568e:	3301      	adds	r3, #1
 8005690:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005696:	b29b      	uxth	r3, r3
 8005698:	3b01      	subs	r3, #1
 800569a:	b29a      	uxth	r2, r3
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80056a4:	b29b      	uxth	r3, r3
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d1cb      	bne.n	8005642 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	9300      	str	r3, [sp, #0]
 80056ae:	697b      	ldr	r3, [r7, #20]
 80056b0:	2200      	movs	r2, #0
 80056b2:	2140      	movs	r1, #64	@ 0x40
 80056b4:	68f8      	ldr	r0, [r7, #12]
 80056b6:	f000 f814 	bl	80056e2 <UART_WaitOnFlagUntilTimeout>
 80056ba:	4603      	mov	r3, r0
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d005      	beq.n	80056cc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2220      	movs	r2, #32
 80056c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80056c8:	2303      	movs	r3, #3
 80056ca:	e006      	b.n	80056da <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2220      	movs	r2, #32
 80056d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80056d4:	2300      	movs	r3, #0
 80056d6:	e000      	b.n	80056da <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80056d8:	2302      	movs	r3, #2
  }
}
 80056da:	4618      	mov	r0, r3
 80056dc:	3720      	adds	r7, #32
 80056de:	46bd      	mov	sp, r7
 80056e0:	bd80      	pop	{r7, pc}

080056e2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80056e2:	b580      	push	{r7, lr}
 80056e4:	b086      	sub	sp, #24
 80056e6:	af00      	add	r7, sp, #0
 80056e8:	60f8      	str	r0, [r7, #12]
 80056ea:	60b9      	str	r1, [r7, #8]
 80056ec:	603b      	str	r3, [r7, #0]
 80056ee:	4613      	mov	r3, r2
 80056f0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056f2:	e03b      	b.n	800576c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056f4:	6a3b      	ldr	r3, [r7, #32]
 80056f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056fa:	d037      	beq.n	800576c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056fc:	f7fd f934 	bl	8002968 <HAL_GetTick>
 8005700:	4602      	mov	r2, r0
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	1ad3      	subs	r3, r2, r3
 8005706:	6a3a      	ldr	r2, [r7, #32]
 8005708:	429a      	cmp	r2, r3
 800570a:	d302      	bcc.n	8005712 <UART_WaitOnFlagUntilTimeout+0x30>
 800570c:	6a3b      	ldr	r3, [r7, #32]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d101      	bne.n	8005716 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005712:	2303      	movs	r3, #3
 8005714:	e03a      	b.n	800578c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	68db      	ldr	r3, [r3, #12]
 800571c:	f003 0304 	and.w	r3, r3, #4
 8005720:	2b00      	cmp	r3, #0
 8005722:	d023      	beq.n	800576c <UART_WaitOnFlagUntilTimeout+0x8a>
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	2b80      	cmp	r3, #128	@ 0x80
 8005728:	d020      	beq.n	800576c <UART_WaitOnFlagUntilTimeout+0x8a>
 800572a:	68bb      	ldr	r3, [r7, #8]
 800572c:	2b40      	cmp	r3, #64	@ 0x40
 800572e:	d01d      	beq.n	800576c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f003 0308 	and.w	r3, r3, #8
 800573a:	2b08      	cmp	r3, #8
 800573c:	d116      	bne.n	800576c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800573e:	2300      	movs	r3, #0
 8005740:	617b      	str	r3, [r7, #20]
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	617b      	str	r3, [r7, #20]
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	617b      	str	r3, [r7, #20]
 8005752:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005754:	68f8      	ldr	r0, [r7, #12]
 8005756:	f000 f81d 	bl	8005794 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	2208      	movs	r2, #8
 800575e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	2200      	movs	r2, #0
 8005764:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005768:	2301      	movs	r3, #1
 800576a:	e00f      	b.n	800578c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	681a      	ldr	r2, [r3, #0]
 8005772:	68bb      	ldr	r3, [r7, #8]
 8005774:	4013      	ands	r3, r2
 8005776:	68ba      	ldr	r2, [r7, #8]
 8005778:	429a      	cmp	r2, r3
 800577a:	bf0c      	ite	eq
 800577c:	2301      	moveq	r3, #1
 800577e:	2300      	movne	r3, #0
 8005780:	b2db      	uxtb	r3, r3
 8005782:	461a      	mov	r2, r3
 8005784:	79fb      	ldrb	r3, [r7, #7]
 8005786:	429a      	cmp	r2, r3
 8005788:	d0b4      	beq.n	80056f4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800578a:	2300      	movs	r3, #0
}
 800578c:	4618      	mov	r0, r3
 800578e:	3718      	adds	r7, #24
 8005790:	46bd      	mov	sp, r7
 8005792:	bd80      	pop	{r7, pc}

08005794 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005794:	b480      	push	{r7}
 8005796:	b095      	sub	sp, #84	@ 0x54
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	330c      	adds	r3, #12
 80057a2:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057a6:	e853 3f00 	ldrex	r3, [r3]
 80057aa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80057ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057ae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80057b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	330c      	adds	r3, #12
 80057ba:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80057bc:	643a      	str	r2, [r7, #64]	@ 0x40
 80057be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057c0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80057c2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80057c4:	e841 2300 	strex	r3, r2, [r1]
 80057c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80057ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d1e5      	bne.n	800579c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	3314      	adds	r3, #20
 80057d6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057d8:	6a3b      	ldr	r3, [r7, #32]
 80057da:	e853 3f00 	ldrex	r3, [r3]
 80057de:	61fb      	str	r3, [r7, #28]
   return(result);
 80057e0:	69fb      	ldr	r3, [r7, #28]
 80057e2:	f023 0301 	bic.w	r3, r3, #1
 80057e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	3314      	adds	r3, #20
 80057ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80057f0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80057f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80057f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80057f8:	e841 2300 	strex	r3, r2, [r1]
 80057fc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80057fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005800:	2b00      	cmp	r3, #0
 8005802:	d1e5      	bne.n	80057d0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005808:	2b01      	cmp	r3, #1
 800580a:	d119      	bne.n	8005840 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	330c      	adds	r3, #12
 8005812:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	e853 3f00 	ldrex	r3, [r3]
 800581a:	60bb      	str	r3, [r7, #8]
   return(result);
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	f023 0310 	bic.w	r3, r3, #16
 8005822:	647b      	str	r3, [r7, #68]	@ 0x44
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	330c      	adds	r3, #12
 800582a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800582c:	61ba      	str	r2, [r7, #24]
 800582e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005830:	6979      	ldr	r1, [r7, #20]
 8005832:	69ba      	ldr	r2, [r7, #24]
 8005834:	e841 2300 	strex	r3, r2, [r1]
 8005838:	613b      	str	r3, [r7, #16]
   return(result);
 800583a:	693b      	ldr	r3, [r7, #16]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d1e5      	bne.n	800580c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2220      	movs	r2, #32
 8005844:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2200      	movs	r2, #0
 800584c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800584e:	bf00      	nop
 8005850:	3754      	adds	r7, #84	@ 0x54
 8005852:	46bd      	mov	sp, r7
 8005854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005858:	4770      	bx	lr
	...

0800585c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800585c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005860:	b0c0      	sub	sp, #256	@ 0x100
 8005862:	af00      	add	r7, sp, #0
 8005864:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005868:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	691b      	ldr	r3, [r3, #16]
 8005870:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005874:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005878:	68d9      	ldr	r1, [r3, #12]
 800587a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800587e:	681a      	ldr	r2, [r3, #0]
 8005880:	ea40 0301 	orr.w	r3, r0, r1
 8005884:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005886:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800588a:	689a      	ldr	r2, [r3, #8]
 800588c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005890:	691b      	ldr	r3, [r3, #16]
 8005892:	431a      	orrs	r2, r3
 8005894:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005898:	695b      	ldr	r3, [r3, #20]
 800589a:	431a      	orrs	r2, r3
 800589c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058a0:	69db      	ldr	r3, [r3, #28]
 80058a2:	4313      	orrs	r3, r2
 80058a4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80058a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	68db      	ldr	r3, [r3, #12]
 80058b0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80058b4:	f021 010c 	bic.w	r1, r1, #12
 80058b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058bc:	681a      	ldr	r2, [r3, #0]
 80058be:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80058c2:	430b      	orrs	r3, r1
 80058c4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80058c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	695b      	ldr	r3, [r3, #20]
 80058ce:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80058d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058d6:	6999      	ldr	r1, [r3, #24]
 80058d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058dc:	681a      	ldr	r2, [r3, #0]
 80058de:	ea40 0301 	orr.w	r3, r0, r1
 80058e2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80058e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058e8:	681a      	ldr	r2, [r3, #0]
 80058ea:	4b8f      	ldr	r3, [pc, #572]	@ (8005b28 <UART_SetConfig+0x2cc>)
 80058ec:	429a      	cmp	r2, r3
 80058ee:	d005      	beq.n	80058fc <UART_SetConfig+0xa0>
 80058f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058f4:	681a      	ldr	r2, [r3, #0]
 80058f6:	4b8d      	ldr	r3, [pc, #564]	@ (8005b2c <UART_SetConfig+0x2d0>)
 80058f8:	429a      	cmp	r2, r3
 80058fa:	d104      	bne.n	8005906 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80058fc:	f7fe fcbe 	bl	800427c <HAL_RCC_GetPCLK2Freq>
 8005900:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005904:	e003      	b.n	800590e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005906:	f7fe fca5 	bl	8004254 <HAL_RCC_GetPCLK1Freq>
 800590a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800590e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005912:	69db      	ldr	r3, [r3, #28]
 8005914:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005918:	f040 810c 	bne.w	8005b34 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800591c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005920:	2200      	movs	r2, #0
 8005922:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005926:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800592a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800592e:	4622      	mov	r2, r4
 8005930:	462b      	mov	r3, r5
 8005932:	1891      	adds	r1, r2, r2
 8005934:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005936:	415b      	adcs	r3, r3
 8005938:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800593a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800593e:	4621      	mov	r1, r4
 8005940:	eb12 0801 	adds.w	r8, r2, r1
 8005944:	4629      	mov	r1, r5
 8005946:	eb43 0901 	adc.w	r9, r3, r1
 800594a:	f04f 0200 	mov.w	r2, #0
 800594e:	f04f 0300 	mov.w	r3, #0
 8005952:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005956:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800595a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800595e:	4690      	mov	r8, r2
 8005960:	4699      	mov	r9, r3
 8005962:	4623      	mov	r3, r4
 8005964:	eb18 0303 	adds.w	r3, r8, r3
 8005968:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800596c:	462b      	mov	r3, r5
 800596e:	eb49 0303 	adc.w	r3, r9, r3
 8005972:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005976:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800597a:	685b      	ldr	r3, [r3, #4]
 800597c:	2200      	movs	r2, #0
 800597e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005982:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005986:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800598a:	460b      	mov	r3, r1
 800598c:	18db      	adds	r3, r3, r3
 800598e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005990:	4613      	mov	r3, r2
 8005992:	eb42 0303 	adc.w	r3, r2, r3
 8005996:	657b      	str	r3, [r7, #84]	@ 0x54
 8005998:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800599c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80059a0:	f7fb f922 	bl	8000be8 <__aeabi_uldivmod>
 80059a4:	4602      	mov	r2, r0
 80059a6:	460b      	mov	r3, r1
 80059a8:	4b61      	ldr	r3, [pc, #388]	@ (8005b30 <UART_SetConfig+0x2d4>)
 80059aa:	fba3 2302 	umull	r2, r3, r3, r2
 80059ae:	095b      	lsrs	r3, r3, #5
 80059b0:	011c      	lsls	r4, r3, #4
 80059b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80059b6:	2200      	movs	r2, #0
 80059b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80059bc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80059c0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80059c4:	4642      	mov	r2, r8
 80059c6:	464b      	mov	r3, r9
 80059c8:	1891      	adds	r1, r2, r2
 80059ca:	64b9      	str	r1, [r7, #72]	@ 0x48
 80059cc:	415b      	adcs	r3, r3
 80059ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80059d0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80059d4:	4641      	mov	r1, r8
 80059d6:	eb12 0a01 	adds.w	sl, r2, r1
 80059da:	4649      	mov	r1, r9
 80059dc:	eb43 0b01 	adc.w	fp, r3, r1
 80059e0:	f04f 0200 	mov.w	r2, #0
 80059e4:	f04f 0300 	mov.w	r3, #0
 80059e8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80059ec:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80059f0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80059f4:	4692      	mov	sl, r2
 80059f6:	469b      	mov	fp, r3
 80059f8:	4643      	mov	r3, r8
 80059fa:	eb1a 0303 	adds.w	r3, sl, r3
 80059fe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005a02:	464b      	mov	r3, r9
 8005a04:	eb4b 0303 	adc.w	r3, fp, r3
 8005a08:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005a0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a10:	685b      	ldr	r3, [r3, #4]
 8005a12:	2200      	movs	r2, #0
 8005a14:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005a18:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005a1c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005a20:	460b      	mov	r3, r1
 8005a22:	18db      	adds	r3, r3, r3
 8005a24:	643b      	str	r3, [r7, #64]	@ 0x40
 8005a26:	4613      	mov	r3, r2
 8005a28:	eb42 0303 	adc.w	r3, r2, r3
 8005a2c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a2e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005a32:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005a36:	f7fb f8d7 	bl	8000be8 <__aeabi_uldivmod>
 8005a3a:	4602      	mov	r2, r0
 8005a3c:	460b      	mov	r3, r1
 8005a3e:	4611      	mov	r1, r2
 8005a40:	4b3b      	ldr	r3, [pc, #236]	@ (8005b30 <UART_SetConfig+0x2d4>)
 8005a42:	fba3 2301 	umull	r2, r3, r3, r1
 8005a46:	095b      	lsrs	r3, r3, #5
 8005a48:	2264      	movs	r2, #100	@ 0x64
 8005a4a:	fb02 f303 	mul.w	r3, r2, r3
 8005a4e:	1acb      	subs	r3, r1, r3
 8005a50:	00db      	lsls	r3, r3, #3
 8005a52:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005a56:	4b36      	ldr	r3, [pc, #216]	@ (8005b30 <UART_SetConfig+0x2d4>)
 8005a58:	fba3 2302 	umull	r2, r3, r3, r2
 8005a5c:	095b      	lsrs	r3, r3, #5
 8005a5e:	005b      	lsls	r3, r3, #1
 8005a60:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005a64:	441c      	add	r4, r3
 8005a66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005a70:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005a74:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005a78:	4642      	mov	r2, r8
 8005a7a:	464b      	mov	r3, r9
 8005a7c:	1891      	adds	r1, r2, r2
 8005a7e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005a80:	415b      	adcs	r3, r3
 8005a82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005a84:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005a88:	4641      	mov	r1, r8
 8005a8a:	1851      	adds	r1, r2, r1
 8005a8c:	6339      	str	r1, [r7, #48]	@ 0x30
 8005a8e:	4649      	mov	r1, r9
 8005a90:	414b      	adcs	r3, r1
 8005a92:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a94:	f04f 0200 	mov.w	r2, #0
 8005a98:	f04f 0300 	mov.w	r3, #0
 8005a9c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005aa0:	4659      	mov	r1, fp
 8005aa2:	00cb      	lsls	r3, r1, #3
 8005aa4:	4651      	mov	r1, sl
 8005aa6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005aaa:	4651      	mov	r1, sl
 8005aac:	00ca      	lsls	r2, r1, #3
 8005aae:	4610      	mov	r0, r2
 8005ab0:	4619      	mov	r1, r3
 8005ab2:	4603      	mov	r3, r0
 8005ab4:	4642      	mov	r2, r8
 8005ab6:	189b      	adds	r3, r3, r2
 8005ab8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005abc:	464b      	mov	r3, r9
 8005abe:	460a      	mov	r2, r1
 8005ac0:	eb42 0303 	adc.w	r3, r2, r3
 8005ac4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005ac8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	2200      	movs	r2, #0
 8005ad0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005ad4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005ad8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005adc:	460b      	mov	r3, r1
 8005ade:	18db      	adds	r3, r3, r3
 8005ae0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005ae2:	4613      	mov	r3, r2
 8005ae4:	eb42 0303 	adc.w	r3, r2, r3
 8005ae8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005aea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005aee:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005af2:	f7fb f879 	bl	8000be8 <__aeabi_uldivmod>
 8005af6:	4602      	mov	r2, r0
 8005af8:	460b      	mov	r3, r1
 8005afa:	4b0d      	ldr	r3, [pc, #52]	@ (8005b30 <UART_SetConfig+0x2d4>)
 8005afc:	fba3 1302 	umull	r1, r3, r3, r2
 8005b00:	095b      	lsrs	r3, r3, #5
 8005b02:	2164      	movs	r1, #100	@ 0x64
 8005b04:	fb01 f303 	mul.w	r3, r1, r3
 8005b08:	1ad3      	subs	r3, r2, r3
 8005b0a:	00db      	lsls	r3, r3, #3
 8005b0c:	3332      	adds	r3, #50	@ 0x32
 8005b0e:	4a08      	ldr	r2, [pc, #32]	@ (8005b30 <UART_SetConfig+0x2d4>)
 8005b10:	fba2 2303 	umull	r2, r3, r2, r3
 8005b14:	095b      	lsrs	r3, r3, #5
 8005b16:	f003 0207 	and.w	r2, r3, #7
 8005b1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4422      	add	r2, r4
 8005b22:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005b24:	e106      	b.n	8005d34 <UART_SetConfig+0x4d8>
 8005b26:	bf00      	nop
 8005b28:	40011000 	.word	0x40011000
 8005b2c:	40011400 	.word	0x40011400
 8005b30:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005b34:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b38:	2200      	movs	r2, #0
 8005b3a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005b3e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005b42:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005b46:	4642      	mov	r2, r8
 8005b48:	464b      	mov	r3, r9
 8005b4a:	1891      	adds	r1, r2, r2
 8005b4c:	6239      	str	r1, [r7, #32]
 8005b4e:	415b      	adcs	r3, r3
 8005b50:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b52:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005b56:	4641      	mov	r1, r8
 8005b58:	1854      	adds	r4, r2, r1
 8005b5a:	4649      	mov	r1, r9
 8005b5c:	eb43 0501 	adc.w	r5, r3, r1
 8005b60:	f04f 0200 	mov.w	r2, #0
 8005b64:	f04f 0300 	mov.w	r3, #0
 8005b68:	00eb      	lsls	r3, r5, #3
 8005b6a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005b6e:	00e2      	lsls	r2, r4, #3
 8005b70:	4614      	mov	r4, r2
 8005b72:	461d      	mov	r5, r3
 8005b74:	4643      	mov	r3, r8
 8005b76:	18e3      	adds	r3, r4, r3
 8005b78:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005b7c:	464b      	mov	r3, r9
 8005b7e:	eb45 0303 	adc.w	r3, r5, r3
 8005b82:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005b86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b8a:	685b      	ldr	r3, [r3, #4]
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005b92:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005b96:	f04f 0200 	mov.w	r2, #0
 8005b9a:	f04f 0300 	mov.w	r3, #0
 8005b9e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005ba2:	4629      	mov	r1, r5
 8005ba4:	008b      	lsls	r3, r1, #2
 8005ba6:	4621      	mov	r1, r4
 8005ba8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005bac:	4621      	mov	r1, r4
 8005bae:	008a      	lsls	r2, r1, #2
 8005bb0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005bb4:	f7fb f818 	bl	8000be8 <__aeabi_uldivmod>
 8005bb8:	4602      	mov	r2, r0
 8005bba:	460b      	mov	r3, r1
 8005bbc:	4b60      	ldr	r3, [pc, #384]	@ (8005d40 <UART_SetConfig+0x4e4>)
 8005bbe:	fba3 2302 	umull	r2, r3, r3, r2
 8005bc2:	095b      	lsrs	r3, r3, #5
 8005bc4:	011c      	lsls	r4, r3, #4
 8005bc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005bca:	2200      	movs	r2, #0
 8005bcc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005bd0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005bd4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005bd8:	4642      	mov	r2, r8
 8005bda:	464b      	mov	r3, r9
 8005bdc:	1891      	adds	r1, r2, r2
 8005bde:	61b9      	str	r1, [r7, #24]
 8005be0:	415b      	adcs	r3, r3
 8005be2:	61fb      	str	r3, [r7, #28]
 8005be4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005be8:	4641      	mov	r1, r8
 8005bea:	1851      	adds	r1, r2, r1
 8005bec:	6139      	str	r1, [r7, #16]
 8005bee:	4649      	mov	r1, r9
 8005bf0:	414b      	adcs	r3, r1
 8005bf2:	617b      	str	r3, [r7, #20]
 8005bf4:	f04f 0200 	mov.w	r2, #0
 8005bf8:	f04f 0300 	mov.w	r3, #0
 8005bfc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005c00:	4659      	mov	r1, fp
 8005c02:	00cb      	lsls	r3, r1, #3
 8005c04:	4651      	mov	r1, sl
 8005c06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c0a:	4651      	mov	r1, sl
 8005c0c:	00ca      	lsls	r2, r1, #3
 8005c0e:	4610      	mov	r0, r2
 8005c10:	4619      	mov	r1, r3
 8005c12:	4603      	mov	r3, r0
 8005c14:	4642      	mov	r2, r8
 8005c16:	189b      	adds	r3, r3, r2
 8005c18:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005c1c:	464b      	mov	r3, r9
 8005c1e:	460a      	mov	r2, r1
 8005c20:	eb42 0303 	adc.w	r3, r2, r3
 8005c24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c2c:	685b      	ldr	r3, [r3, #4]
 8005c2e:	2200      	movs	r2, #0
 8005c30:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005c32:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005c34:	f04f 0200 	mov.w	r2, #0
 8005c38:	f04f 0300 	mov.w	r3, #0
 8005c3c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005c40:	4649      	mov	r1, r9
 8005c42:	008b      	lsls	r3, r1, #2
 8005c44:	4641      	mov	r1, r8
 8005c46:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005c4a:	4641      	mov	r1, r8
 8005c4c:	008a      	lsls	r2, r1, #2
 8005c4e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005c52:	f7fa ffc9 	bl	8000be8 <__aeabi_uldivmod>
 8005c56:	4602      	mov	r2, r0
 8005c58:	460b      	mov	r3, r1
 8005c5a:	4611      	mov	r1, r2
 8005c5c:	4b38      	ldr	r3, [pc, #224]	@ (8005d40 <UART_SetConfig+0x4e4>)
 8005c5e:	fba3 2301 	umull	r2, r3, r3, r1
 8005c62:	095b      	lsrs	r3, r3, #5
 8005c64:	2264      	movs	r2, #100	@ 0x64
 8005c66:	fb02 f303 	mul.w	r3, r2, r3
 8005c6a:	1acb      	subs	r3, r1, r3
 8005c6c:	011b      	lsls	r3, r3, #4
 8005c6e:	3332      	adds	r3, #50	@ 0x32
 8005c70:	4a33      	ldr	r2, [pc, #204]	@ (8005d40 <UART_SetConfig+0x4e4>)
 8005c72:	fba2 2303 	umull	r2, r3, r2, r3
 8005c76:	095b      	lsrs	r3, r3, #5
 8005c78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005c7c:	441c      	add	r4, r3
 8005c7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c82:	2200      	movs	r2, #0
 8005c84:	673b      	str	r3, [r7, #112]	@ 0x70
 8005c86:	677a      	str	r2, [r7, #116]	@ 0x74
 8005c88:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005c8c:	4642      	mov	r2, r8
 8005c8e:	464b      	mov	r3, r9
 8005c90:	1891      	adds	r1, r2, r2
 8005c92:	60b9      	str	r1, [r7, #8]
 8005c94:	415b      	adcs	r3, r3
 8005c96:	60fb      	str	r3, [r7, #12]
 8005c98:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005c9c:	4641      	mov	r1, r8
 8005c9e:	1851      	adds	r1, r2, r1
 8005ca0:	6039      	str	r1, [r7, #0]
 8005ca2:	4649      	mov	r1, r9
 8005ca4:	414b      	adcs	r3, r1
 8005ca6:	607b      	str	r3, [r7, #4]
 8005ca8:	f04f 0200 	mov.w	r2, #0
 8005cac:	f04f 0300 	mov.w	r3, #0
 8005cb0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005cb4:	4659      	mov	r1, fp
 8005cb6:	00cb      	lsls	r3, r1, #3
 8005cb8:	4651      	mov	r1, sl
 8005cba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005cbe:	4651      	mov	r1, sl
 8005cc0:	00ca      	lsls	r2, r1, #3
 8005cc2:	4610      	mov	r0, r2
 8005cc4:	4619      	mov	r1, r3
 8005cc6:	4603      	mov	r3, r0
 8005cc8:	4642      	mov	r2, r8
 8005cca:	189b      	adds	r3, r3, r2
 8005ccc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005cce:	464b      	mov	r3, r9
 8005cd0:	460a      	mov	r2, r1
 8005cd2:	eb42 0303 	adc.w	r3, r2, r3
 8005cd6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005cd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cdc:	685b      	ldr	r3, [r3, #4]
 8005cde:	2200      	movs	r2, #0
 8005ce0:	663b      	str	r3, [r7, #96]	@ 0x60
 8005ce2:	667a      	str	r2, [r7, #100]	@ 0x64
 8005ce4:	f04f 0200 	mov.w	r2, #0
 8005ce8:	f04f 0300 	mov.w	r3, #0
 8005cec:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005cf0:	4649      	mov	r1, r9
 8005cf2:	008b      	lsls	r3, r1, #2
 8005cf4:	4641      	mov	r1, r8
 8005cf6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005cfa:	4641      	mov	r1, r8
 8005cfc:	008a      	lsls	r2, r1, #2
 8005cfe:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005d02:	f7fa ff71 	bl	8000be8 <__aeabi_uldivmod>
 8005d06:	4602      	mov	r2, r0
 8005d08:	460b      	mov	r3, r1
 8005d0a:	4b0d      	ldr	r3, [pc, #52]	@ (8005d40 <UART_SetConfig+0x4e4>)
 8005d0c:	fba3 1302 	umull	r1, r3, r3, r2
 8005d10:	095b      	lsrs	r3, r3, #5
 8005d12:	2164      	movs	r1, #100	@ 0x64
 8005d14:	fb01 f303 	mul.w	r3, r1, r3
 8005d18:	1ad3      	subs	r3, r2, r3
 8005d1a:	011b      	lsls	r3, r3, #4
 8005d1c:	3332      	adds	r3, #50	@ 0x32
 8005d1e:	4a08      	ldr	r2, [pc, #32]	@ (8005d40 <UART_SetConfig+0x4e4>)
 8005d20:	fba2 2303 	umull	r2, r3, r2, r3
 8005d24:	095b      	lsrs	r3, r3, #5
 8005d26:	f003 020f 	and.w	r2, r3, #15
 8005d2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4422      	add	r2, r4
 8005d32:	609a      	str	r2, [r3, #8]
}
 8005d34:	bf00      	nop
 8005d36:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005d40:	51eb851f 	.word	0x51eb851f

08005d44 <__cvt>:
 8005d44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d48:	ec57 6b10 	vmov	r6, r7, d0
 8005d4c:	2f00      	cmp	r7, #0
 8005d4e:	460c      	mov	r4, r1
 8005d50:	4619      	mov	r1, r3
 8005d52:	463b      	mov	r3, r7
 8005d54:	bfbb      	ittet	lt
 8005d56:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005d5a:	461f      	movlt	r7, r3
 8005d5c:	2300      	movge	r3, #0
 8005d5e:	232d      	movlt	r3, #45	@ 0x2d
 8005d60:	700b      	strb	r3, [r1, #0]
 8005d62:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005d64:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005d68:	4691      	mov	r9, r2
 8005d6a:	f023 0820 	bic.w	r8, r3, #32
 8005d6e:	bfbc      	itt	lt
 8005d70:	4632      	movlt	r2, r6
 8005d72:	4616      	movlt	r6, r2
 8005d74:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005d78:	d005      	beq.n	8005d86 <__cvt+0x42>
 8005d7a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005d7e:	d100      	bne.n	8005d82 <__cvt+0x3e>
 8005d80:	3401      	adds	r4, #1
 8005d82:	2102      	movs	r1, #2
 8005d84:	e000      	b.n	8005d88 <__cvt+0x44>
 8005d86:	2103      	movs	r1, #3
 8005d88:	ab03      	add	r3, sp, #12
 8005d8a:	9301      	str	r3, [sp, #4]
 8005d8c:	ab02      	add	r3, sp, #8
 8005d8e:	9300      	str	r3, [sp, #0]
 8005d90:	ec47 6b10 	vmov	d0, r6, r7
 8005d94:	4653      	mov	r3, sl
 8005d96:	4622      	mov	r2, r4
 8005d98:	f000 fe6e 	bl	8006a78 <_dtoa_r>
 8005d9c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005da0:	4605      	mov	r5, r0
 8005da2:	d119      	bne.n	8005dd8 <__cvt+0x94>
 8005da4:	f019 0f01 	tst.w	r9, #1
 8005da8:	d00e      	beq.n	8005dc8 <__cvt+0x84>
 8005daa:	eb00 0904 	add.w	r9, r0, r4
 8005dae:	2200      	movs	r2, #0
 8005db0:	2300      	movs	r3, #0
 8005db2:	4630      	mov	r0, r6
 8005db4:	4639      	mov	r1, r7
 8005db6:	f7fa fea7 	bl	8000b08 <__aeabi_dcmpeq>
 8005dba:	b108      	cbz	r0, 8005dc0 <__cvt+0x7c>
 8005dbc:	f8cd 900c 	str.w	r9, [sp, #12]
 8005dc0:	2230      	movs	r2, #48	@ 0x30
 8005dc2:	9b03      	ldr	r3, [sp, #12]
 8005dc4:	454b      	cmp	r3, r9
 8005dc6:	d31e      	bcc.n	8005e06 <__cvt+0xc2>
 8005dc8:	9b03      	ldr	r3, [sp, #12]
 8005dca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005dcc:	1b5b      	subs	r3, r3, r5
 8005dce:	4628      	mov	r0, r5
 8005dd0:	6013      	str	r3, [r2, #0]
 8005dd2:	b004      	add	sp, #16
 8005dd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005dd8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005ddc:	eb00 0904 	add.w	r9, r0, r4
 8005de0:	d1e5      	bne.n	8005dae <__cvt+0x6a>
 8005de2:	7803      	ldrb	r3, [r0, #0]
 8005de4:	2b30      	cmp	r3, #48	@ 0x30
 8005de6:	d10a      	bne.n	8005dfe <__cvt+0xba>
 8005de8:	2200      	movs	r2, #0
 8005dea:	2300      	movs	r3, #0
 8005dec:	4630      	mov	r0, r6
 8005dee:	4639      	mov	r1, r7
 8005df0:	f7fa fe8a 	bl	8000b08 <__aeabi_dcmpeq>
 8005df4:	b918      	cbnz	r0, 8005dfe <__cvt+0xba>
 8005df6:	f1c4 0401 	rsb	r4, r4, #1
 8005dfa:	f8ca 4000 	str.w	r4, [sl]
 8005dfe:	f8da 3000 	ldr.w	r3, [sl]
 8005e02:	4499      	add	r9, r3
 8005e04:	e7d3      	b.n	8005dae <__cvt+0x6a>
 8005e06:	1c59      	adds	r1, r3, #1
 8005e08:	9103      	str	r1, [sp, #12]
 8005e0a:	701a      	strb	r2, [r3, #0]
 8005e0c:	e7d9      	b.n	8005dc2 <__cvt+0x7e>

08005e0e <__exponent>:
 8005e0e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e10:	2900      	cmp	r1, #0
 8005e12:	bfba      	itte	lt
 8005e14:	4249      	neglt	r1, r1
 8005e16:	232d      	movlt	r3, #45	@ 0x2d
 8005e18:	232b      	movge	r3, #43	@ 0x2b
 8005e1a:	2909      	cmp	r1, #9
 8005e1c:	7002      	strb	r2, [r0, #0]
 8005e1e:	7043      	strb	r3, [r0, #1]
 8005e20:	dd29      	ble.n	8005e76 <__exponent+0x68>
 8005e22:	f10d 0307 	add.w	r3, sp, #7
 8005e26:	461d      	mov	r5, r3
 8005e28:	270a      	movs	r7, #10
 8005e2a:	461a      	mov	r2, r3
 8005e2c:	fbb1 f6f7 	udiv	r6, r1, r7
 8005e30:	fb07 1416 	mls	r4, r7, r6, r1
 8005e34:	3430      	adds	r4, #48	@ 0x30
 8005e36:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005e3a:	460c      	mov	r4, r1
 8005e3c:	2c63      	cmp	r4, #99	@ 0x63
 8005e3e:	f103 33ff 	add.w	r3, r3, #4294967295
 8005e42:	4631      	mov	r1, r6
 8005e44:	dcf1      	bgt.n	8005e2a <__exponent+0x1c>
 8005e46:	3130      	adds	r1, #48	@ 0x30
 8005e48:	1e94      	subs	r4, r2, #2
 8005e4a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005e4e:	1c41      	adds	r1, r0, #1
 8005e50:	4623      	mov	r3, r4
 8005e52:	42ab      	cmp	r3, r5
 8005e54:	d30a      	bcc.n	8005e6c <__exponent+0x5e>
 8005e56:	f10d 0309 	add.w	r3, sp, #9
 8005e5a:	1a9b      	subs	r3, r3, r2
 8005e5c:	42ac      	cmp	r4, r5
 8005e5e:	bf88      	it	hi
 8005e60:	2300      	movhi	r3, #0
 8005e62:	3302      	adds	r3, #2
 8005e64:	4403      	add	r3, r0
 8005e66:	1a18      	subs	r0, r3, r0
 8005e68:	b003      	add	sp, #12
 8005e6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e6c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005e70:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005e74:	e7ed      	b.n	8005e52 <__exponent+0x44>
 8005e76:	2330      	movs	r3, #48	@ 0x30
 8005e78:	3130      	adds	r1, #48	@ 0x30
 8005e7a:	7083      	strb	r3, [r0, #2]
 8005e7c:	70c1      	strb	r1, [r0, #3]
 8005e7e:	1d03      	adds	r3, r0, #4
 8005e80:	e7f1      	b.n	8005e66 <__exponent+0x58>
	...

08005e84 <_printf_float>:
 8005e84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e88:	b08d      	sub	sp, #52	@ 0x34
 8005e8a:	460c      	mov	r4, r1
 8005e8c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005e90:	4616      	mov	r6, r2
 8005e92:	461f      	mov	r7, r3
 8005e94:	4605      	mov	r5, r0
 8005e96:	f000 fcef 	bl	8006878 <_localeconv_r>
 8005e9a:	6803      	ldr	r3, [r0, #0]
 8005e9c:	9304      	str	r3, [sp, #16]
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	f7fa fa06 	bl	80002b0 <strlen>
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	930a      	str	r3, [sp, #40]	@ 0x28
 8005ea8:	f8d8 3000 	ldr.w	r3, [r8]
 8005eac:	9005      	str	r0, [sp, #20]
 8005eae:	3307      	adds	r3, #7
 8005eb0:	f023 0307 	bic.w	r3, r3, #7
 8005eb4:	f103 0208 	add.w	r2, r3, #8
 8005eb8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005ebc:	f8d4 b000 	ldr.w	fp, [r4]
 8005ec0:	f8c8 2000 	str.w	r2, [r8]
 8005ec4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005ec8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005ecc:	9307      	str	r3, [sp, #28]
 8005ece:	f8cd 8018 	str.w	r8, [sp, #24]
 8005ed2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005ed6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005eda:	4b9c      	ldr	r3, [pc, #624]	@ (800614c <_printf_float+0x2c8>)
 8005edc:	f04f 32ff 	mov.w	r2, #4294967295
 8005ee0:	f7fa fe44 	bl	8000b6c <__aeabi_dcmpun>
 8005ee4:	bb70      	cbnz	r0, 8005f44 <_printf_float+0xc0>
 8005ee6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005eea:	4b98      	ldr	r3, [pc, #608]	@ (800614c <_printf_float+0x2c8>)
 8005eec:	f04f 32ff 	mov.w	r2, #4294967295
 8005ef0:	f7fa fe1e 	bl	8000b30 <__aeabi_dcmple>
 8005ef4:	bb30      	cbnz	r0, 8005f44 <_printf_float+0xc0>
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	2300      	movs	r3, #0
 8005efa:	4640      	mov	r0, r8
 8005efc:	4649      	mov	r1, r9
 8005efe:	f7fa fe0d 	bl	8000b1c <__aeabi_dcmplt>
 8005f02:	b110      	cbz	r0, 8005f0a <_printf_float+0x86>
 8005f04:	232d      	movs	r3, #45	@ 0x2d
 8005f06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f0a:	4a91      	ldr	r2, [pc, #580]	@ (8006150 <_printf_float+0x2cc>)
 8005f0c:	4b91      	ldr	r3, [pc, #580]	@ (8006154 <_printf_float+0x2d0>)
 8005f0e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005f12:	bf94      	ite	ls
 8005f14:	4690      	movls	r8, r2
 8005f16:	4698      	movhi	r8, r3
 8005f18:	2303      	movs	r3, #3
 8005f1a:	6123      	str	r3, [r4, #16]
 8005f1c:	f02b 0304 	bic.w	r3, fp, #4
 8005f20:	6023      	str	r3, [r4, #0]
 8005f22:	f04f 0900 	mov.w	r9, #0
 8005f26:	9700      	str	r7, [sp, #0]
 8005f28:	4633      	mov	r3, r6
 8005f2a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005f2c:	4621      	mov	r1, r4
 8005f2e:	4628      	mov	r0, r5
 8005f30:	f000 f9d2 	bl	80062d8 <_printf_common>
 8005f34:	3001      	adds	r0, #1
 8005f36:	f040 808d 	bne.w	8006054 <_printf_float+0x1d0>
 8005f3a:	f04f 30ff 	mov.w	r0, #4294967295
 8005f3e:	b00d      	add	sp, #52	@ 0x34
 8005f40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f44:	4642      	mov	r2, r8
 8005f46:	464b      	mov	r3, r9
 8005f48:	4640      	mov	r0, r8
 8005f4a:	4649      	mov	r1, r9
 8005f4c:	f7fa fe0e 	bl	8000b6c <__aeabi_dcmpun>
 8005f50:	b140      	cbz	r0, 8005f64 <_printf_float+0xe0>
 8005f52:	464b      	mov	r3, r9
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	bfbc      	itt	lt
 8005f58:	232d      	movlt	r3, #45	@ 0x2d
 8005f5a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005f5e:	4a7e      	ldr	r2, [pc, #504]	@ (8006158 <_printf_float+0x2d4>)
 8005f60:	4b7e      	ldr	r3, [pc, #504]	@ (800615c <_printf_float+0x2d8>)
 8005f62:	e7d4      	b.n	8005f0e <_printf_float+0x8a>
 8005f64:	6863      	ldr	r3, [r4, #4]
 8005f66:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005f6a:	9206      	str	r2, [sp, #24]
 8005f6c:	1c5a      	adds	r2, r3, #1
 8005f6e:	d13b      	bne.n	8005fe8 <_printf_float+0x164>
 8005f70:	2306      	movs	r3, #6
 8005f72:	6063      	str	r3, [r4, #4]
 8005f74:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005f78:	2300      	movs	r3, #0
 8005f7a:	6022      	str	r2, [r4, #0]
 8005f7c:	9303      	str	r3, [sp, #12]
 8005f7e:	ab0a      	add	r3, sp, #40	@ 0x28
 8005f80:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005f84:	ab09      	add	r3, sp, #36	@ 0x24
 8005f86:	9300      	str	r3, [sp, #0]
 8005f88:	6861      	ldr	r1, [r4, #4]
 8005f8a:	ec49 8b10 	vmov	d0, r8, r9
 8005f8e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005f92:	4628      	mov	r0, r5
 8005f94:	f7ff fed6 	bl	8005d44 <__cvt>
 8005f98:	9b06      	ldr	r3, [sp, #24]
 8005f9a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005f9c:	2b47      	cmp	r3, #71	@ 0x47
 8005f9e:	4680      	mov	r8, r0
 8005fa0:	d129      	bne.n	8005ff6 <_printf_float+0x172>
 8005fa2:	1cc8      	adds	r0, r1, #3
 8005fa4:	db02      	blt.n	8005fac <_printf_float+0x128>
 8005fa6:	6863      	ldr	r3, [r4, #4]
 8005fa8:	4299      	cmp	r1, r3
 8005faa:	dd41      	ble.n	8006030 <_printf_float+0x1ac>
 8005fac:	f1aa 0a02 	sub.w	sl, sl, #2
 8005fb0:	fa5f fa8a 	uxtb.w	sl, sl
 8005fb4:	3901      	subs	r1, #1
 8005fb6:	4652      	mov	r2, sl
 8005fb8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005fbc:	9109      	str	r1, [sp, #36]	@ 0x24
 8005fbe:	f7ff ff26 	bl	8005e0e <__exponent>
 8005fc2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005fc4:	1813      	adds	r3, r2, r0
 8005fc6:	2a01      	cmp	r2, #1
 8005fc8:	4681      	mov	r9, r0
 8005fca:	6123      	str	r3, [r4, #16]
 8005fcc:	dc02      	bgt.n	8005fd4 <_printf_float+0x150>
 8005fce:	6822      	ldr	r2, [r4, #0]
 8005fd0:	07d2      	lsls	r2, r2, #31
 8005fd2:	d501      	bpl.n	8005fd8 <_printf_float+0x154>
 8005fd4:	3301      	adds	r3, #1
 8005fd6:	6123      	str	r3, [r4, #16]
 8005fd8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d0a2      	beq.n	8005f26 <_printf_float+0xa2>
 8005fe0:	232d      	movs	r3, #45	@ 0x2d
 8005fe2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005fe6:	e79e      	b.n	8005f26 <_printf_float+0xa2>
 8005fe8:	9a06      	ldr	r2, [sp, #24]
 8005fea:	2a47      	cmp	r2, #71	@ 0x47
 8005fec:	d1c2      	bne.n	8005f74 <_printf_float+0xf0>
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d1c0      	bne.n	8005f74 <_printf_float+0xf0>
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	e7bd      	b.n	8005f72 <_printf_float+0xee>
 8005ff6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005ffa:	d9db      	bls.n	8005fb4 <_printf_float+0x130>
 8005ffc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006000:	d118      	bne.n	8006034 <_printf_float+0x1b0>
 8006002:	2900      	cmp	r1, #0
 8006004:	6863      	ldr	r3, [r4, #4]
 8006006:	dd0b      	ble.n	8006020 <_printf_float+0x19c>
 8006008:	6121      	str	r1, [r4, #16]
 800600a:	b913      	cbnz	r3, 8006012 <_printf_float+0x18e>
 800600c:	6822      	ldr	r2, [r4, #0]
 800600e:	07d0      	lsls	r0, r2, #31
 8006010:	d502      	bpl.n	8006018 <_printf_float+0x194>
 8006012:	3301      	adds	r3, #1
 8006014:	440b      	add	r3, r1
 8006016:	6123      	str	r3, [r4, #16]
 8006018:	65a1      	str	r1, [r4, #88]	@ 0x58
 800601a:	f04f 0900 	mov.w	r9, #0
 800601e:	e7db      	b.n	8005fd8 <_printf_float+0x154>
 8006020:	b913      	cbnz	r3, 8006028 <_printf_float+0x1a4>
 8006022:	6822      	ldr	r2, [r4, #0]
 8006024:	07d2      	lsls	r2, r2, #31
 8006026:	d501      	bpl.n	800602c <_printf_float+0x1a8>
 8006028:	3302      	adds	r3, #2
 800602a:	e7f4      	b.n	8006016 <_printf_float+0x192>
 800602c:	2301      	movs	r3, #1
 800602e:	e7f2      	b.n	8006016 <_printf_float+0x192>
 8006030:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006034:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006036:	4299      	cmp	r1, r3
 8006038:	db05      	blt.n	8006046 <_printf_float+0x1c2>
 800603a:	6823      	ldr	r3, [r4, #0]
 800603c:	6121      	str	r1, [r4, #16]
 800603e:	07d8      	lsls	r0, r3, #31
 8006040:	d5ea      	bpl.n	8006018 <_printf_float+0x194>
 8006042:	1c4b      	adds	r3, r1, #1
 8006044:	e7e7      	b.n	8006016 <_printf_float+0x192>
 8006046:	2900      	cmp	r1, #0
 8006048:	bfd4      	ite	le
 800604a:	f1c1 0202 	rsble	r2, r1, #2
 800604e:	2201      	movgt	r2, #1
 8006050:	4413      	add	r3, r2
 8006052:	e7e0      	b.n	8006016 <_printf_float+0x192>
 8006054:	6823      	ldr	r3, [r4, #0]
 8006056:	055a      	lsls	r2, r3, #21
 8006058:	d407      	bmi.n	800606a <_printf_float+0x1e6>
 800605a:	6923      	ldr	r3, [r4, #16]
 800605c:	4642      	mov	r2, r8
 800605e:	4631      	mov	r1, r6
 8006060:	4628      	mov	r0, r5
 8006062:	47b8      	blx	r7
 8006064:	3001      	adds	r0, #1
 8006066:	d12b      	bne.n	80060c0 <_printf_float+0x23c>
 8006068:	e767      	b.n	8005f3a <_printf_float+0xb6>
 800606a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800606e:	f240 80dd 	bls.w	800622c <_printf_float+0x3a8>
 8006072:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006076:	2200      	movs	r2, #0
 8006078:	2300      	movs	r3, #0
 800607a:	f7fa fd45 	bl	8000b08 <__aeabi_dcmpeq>
 800607e:	2800      	cmp	r0, #0
 8006080:	d033      	beq.n	80060ea <_printf_float+0x266>
 8006082:	4a37      	ldr	r2, [pc, #220]	@ (8006160 <_printf_float+0x2dc>)
 8006084:	2301      	movs	r3, #1
 8006086:	4631      	mov	r1, r6
 8006088:	4628      	mov	r0, r5
 800608a:	47b8      	blx	r7
 800608c:	3001      	adds	r0, #1
 800608e:	f43f af54 	beq.w	8005f3a <_printf_float+0xb6>
 8006092:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006096:	4543      	cmp	r3, r8
 8006098:	db02      	blt.n	80060a0 <_printf_float+0x21c>
 800609a:	6823      	ldr	r3, [r4, #0]
 800609c:	07d8      	lsls	r0, r3, #31
 800609e:	d50f      	bpl.n	80060c0 <_printf_float+0x23c>
 80060a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060a4:	4631      	mov	r1, r6
 80060a6:	4628      	mov	r0, r5
 80060a8:	47b8      	blx	r7
 80060aa:	3001      	adds	r0, #1
 80060ac:	f43f af45 	beq.w	8005f3a <_printf_float+0xb6>
 80060b0:	f04f 0900 	mov.w	r9, #0
 80060b4:	f108 38ff 	add.w	r8, r8, #4294967295
 80060b8:	f104 0a1a 	add.w	sl, r4, #26
 80060bc:	45c8      	cmp	r8, r9
 80060be:	dc09      	bgt.n	80060d4 <_printf_float+0x250>
 80060c0:	6823      	ldr	r3, [r4, #0]
 80060c2:	079b      	lsls	r3, r3, #30
 80060c4:	f100 8103 	bmi.w	80062ce <_printf_float+0x44a>
 80060c8:	68e0      	ldr	r0, [r4, #12]
 80060ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80060cc:	4298      	cmp	r0, r3
 80060ce:	bfb8      	it	lt
 80060d0:	4618      	movlt	r0, r3
 80060d2:	e734      	b.n	8005f3e <_printf_float+0xba>
 80060d4:	2301      	movs	r3, #1
 80060d6:	4652      	mov	r2, sl
 80060d8:	4631      	mov	r1, r6
 80060da:	4628      	mov	r0, r5
 80060dc:	47b8      	blx	r7
 80060de:	3001      	adds	r0, #1
 80060e0:	f43f af2b 	beq.w	8005f3a <_printf_float+0xb6>
 80060e4:	f109 0901 	add.w	r9, r9, #1
 80060e8:	e7e8      	b.n	80060bc <_printf_float+0x238>
 80060ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	dc39      	bgt.n	8006164 <_printf_float+0x2e0>
 80060f0:	4a1b      	ldr	r2, [pc, #108]	@ (8006160 <_printf_float+0x2dc>)
 80060f2:	2301      	movs	r3, #1
 80060f4:	4631      	mov	r1, r6
 80060f6:	4628      	mov	r0, r5
 80060f8:	47b8      	blx	r7
 80060fa:	3001      	adds	r0, #1
 80060fc:	f43f af1d 	beq.w	8005f3a <_printf_float+0xb6>
 8006100:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006104:	ea59 0303 	orrs.w	r3, r9, r3
 8006108:	d102      	bne.n	8006110 <_printf_float+0x28c>
 800610a:	6823      	ldr	r3, [r4, #0]
 800610c:	07d9      	lsls	r1, r3, #31
 800610e:	d5d7      	bpl.n	80060c0 <_printf_float+0x23c>
 8006110:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006114:	4631      	mov	r1, r6
 8006116:	4628      	mov	r0, r5
 8006118:	47b8      	blx	r7
 800611a:	3001      	adds	r0, #1
 800611c:	f43f af0d 	beq.w	8005f3a <_printf_float+0xb6>
 8006120:	f04f 0a00 	mov.w	sl, #0
 8006124:	f104 0b1a 	add.w	fp, r4, #26
 8006128:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800612a:	425b      	negs	r3, r3
 800612c:	4553      	cmp	r3, sl
 800612e:	dc01      	bgt.n	8006134 <_printf_float+0x2b0>
 8006130:	464b      	mov	r3, r9
 8006132:	e793      	b.n	800605c <_printf_float+0x1d8>
 8006134:	2301      	movs	r3, #1
 8006136:	465a      	mov	r2, fp
 8006138:	4631      	mov	r1, r6
 800613a:	4628      	mov	r0, r5
 800613c:	47b8      	blx	r7
 800613e:	3001      	adds	r0, #1
 8006140:	f43f aefb 	beq.w	8005f3a <_printf_float+0xb6>
 8006144:	f10a 0a01 	add.w	sl, sl, #1
 8006148:	e7ee      	b.n	8006128 <_printf_float+0x2a4>
 800614a:	bf00      	nop
 800614c:	7fefffff 	.word	0x7fefffff
 8006150:	08008f59 	.word	0x08008f59
 8006154:	08008f5d 	.word	0x08008f5d
 8006158:	08008f61 	.word	0x08008f61
 800615c:	08008f65 	.word	0x08008f65
 8006160:	08008f69 	.word	0x08008f69
 8006164:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006166:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800616a:	4553      	cmp	r3, sl
 800616c:	bfa8      	it	ge
 800616e:	4653      	movge	r3, sl
 8006170:	2b00      	cmp	r3, #0
 8006172:	4699      	mov	r9, r3
 8006174:	dc36      	bgt.n	80061e4 <_printf_float+0x360>
 8006176:	f04f 0b00 	mov.w	fp, #0
 800617a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800617e:	f104 021a 	add.w	r2, r4, #26
 8006182:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006184:	9306      	str	r3, [sp, #24]
 8006186:	eba3 0309 	sub.w	r3, r3, r9
 800618a:	455b      	cmp	r3, fp
 800618c:	dc31      	bgt.n	80061f2 <_printf_float+0x36e>
 800618e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006190:	459a      	cmp	sl, r3
 8006192:	dc3a      	bgt.n	800620a <_printf_float+0x386>
 8006194:	6823      	ldr	r3, [r4, #0]
 8006196:	07da      	lsls	r2, r3, #31
 8006198:	d437      	bmi.n	800620a <_printf_float+0x386>
 800619a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800619c:	ebaa 0903 	sub.w	r9, sl, r3
 80061a0:	9b06      	ldr	r3, [sp, #24]
 80061a2:	ebaa 0303 	sub.w	r3, sl, r3
 80061a6:	4599      	cmp	r9, r3
 80061a8:	bfa8      	it	ge
 80061aa:	4699      	movge	r9, r3
 80061ac:	f1b9 0f00 	cmp.w	r9, #0
 80061b0:	dc33      	bgt.n	800621a <_printf_float+0x396>
 80061b2:	f04f 0800 	mov.w	r8, #0
 80061b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80061ba:	f104 0b1a 	add.w	fp, r4, #26
 80061be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061c0:	ebaa 0303 	sub.w	r3, sl, r3
 80061c4:	eba3 0309 	sub.w	r3, r3, r9
 80061c8:	4543      	cmp	r3, r8
 80061ca:	f77f af79 	ble.w	80060c0 <_printf_float+0x23c>
 80061ce:	2301      	movs	r3, #1
 80061d0:	465a      	mov	r2, fp
 80061d2:	4631      	mov	r1, r6
 80061d4:	4628      	mov	r0, r5
 80061d6:	47b8      	blx	r7
 80061d8:	3001      	adds	r0, #1
 80061da:	f43f aeae 	beq.w	8005f3a <_printf_float+0xb6>
 80061de:	f108 0801 	add.w	r8, r8, #1
 80061e2:	e7ec      	b.n	80061be <_printf_float+0x33a>
 80061e4:	4642      	mov	r2, r8
 80061e6:	4631      	mov	r1, r6
 80061e8:	4628      	mov	r0, r5
 80061ea:	47b8      	blx	r7
 80061ec:	3001      	adds	r0, #1
 80061ee:	d1c2      	bne.n	8006176 <_printf_float+0x2f2>
 80061f0:	e6a3      	b.n	8005f3a <_printf_float+0xb6>
 80061f2:	2301      	movs	r3, #1
 80061f4:	4631      	mov	r1, r6
 80061f6:	4628      	mov	r0, r5
 80061f8:	9206      	str	r2, [sp, #24]
 80061fa:	47b8      	blx	r7
 80061fc:	3001      	adds	r0, #1
 80061fe:	f43f ae9c 	beq.w	8005f3a <_printf_float+0xb6>
 8006202:	9a06      	ldr	r2, [sp, #24]
 8006204:	f10b 0b01 	add.w	fp, fp, #1
 8006208:	e7bb      	b.n	8006182 <_printf_float+0x2fe>
 800620a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800620e:	4631      	mov	r1, r6
 8006210:	4628      	mov	r0, r5
 8006212:	47b8      	blx	r7
 8006214:	3001      	adds	r0, #1
 8006216:	d1c0      	bne.n	800619a <_printf_float+0x316>
 8006218:	e68f      	b.n	8005f3a <_printf_float+0xb6>
 800621a:	9a06      	ldr	r2, [sp, #24]
 800621c:	464b      	mov	r3, r9
 800621e:	4442      	add	r2, r8
 8006220:	4631      	mov	r1, r6
 8006222:	4628      	mov	r0, r5
 8006224:	47b8      	blx	r7
 8006226:	3001      	adds	r0, #1
 8006228:	d1c3      	bne.n	80061b2 <_printf_float+0x32e>
 800622a:	e686      	b.n	8005f3a <_printf_float+0xb6>
 800622c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006230:	f1ba 0f01 	cmp.w	sl, #1
 8006234:	dc01      	bgt.n	800623a <_printf_float+0x3b6>
 8006236:	07db      	lsls	r3, r3, #31
 8006238:	d536      	bpl.n	80062a8 <_printf_float+0x424>
 800623a:	2301      	movs	r3, #1
 800623c:	4642      	mov	r2, r8
 800623e:	4631      	mov	r1, r6
 8006240:	4628      	mov	r0, r5
 8006242:	47b8      	blx	r7
 8006244:	3001      	adds	r0, #1
 8006246:	f43f ae78 	beq.w	8005f3a <_printf_float+0xb6>
 800624a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800624e:	4631      	mov	r1, r6
 8006250:	4628      	mov	r0, r5
 8006252:	47b8      	blx	r7
 8006254:	3001      	adds	r0, #1
 8006256:	f43f ae70 	beq.w	8005f3a <_printf_float+0xb6>
 800625a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800625e:	2200      	movs	r2, #0
 8006260:	2300      	movs	r3, #0
 8006262:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006266:	f7fa fc4f 	bl	8000b08 <__aeabi_dcmpeq>
 800626a:	b9c0      	cbnz	r0, 800629e <_printf_float+0x41a>
 800626c:	4653      	mov	r3, sl
 800626e:	f108 0201 	add.w	r2, r8, #1
 8006272:	4631      	mov	r1, r6
 8006274:	4628      	mov	r0, r5
 8006276:	47b8      	blx	r7
 8006278:	3001      	adds	r0, #1
 800627a:	d10c      	bne.n	8006296 <_printf_float+0x412>
 800627c:	e65d      	b.n	8005f3a <_printf_float+0xb6>
 800627e:	2301      	movs	r3, #1
 8006280:	465a      	mov	r2, fp
 8006282:	4631      	mov	r1, r6
 8006284:	4628      	mov	r0, r5
 8006286:	47b8      	blx	r7
 8006288:	3001      	adds	r0, #1
 800628a:	f43f ae56 	beq.w	8005f3a <_printf_float+0xb6>
 800628e:	f108 0801 	add.w	r8, r8, #1
 8006292:	45d0      	cmp	r8, sl
 8006294:	dbf3      	blt.n	800627e <_printf_float+0x3fa>
 8006296:	464b      	mov	r3, r9
 8006298:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800629c:	e6df      	b.n	800605e <_printf_float+0x1da>
 800629e:	f04f 0800 	mov.w	r8, #0
 80062a2:	f104 0b1a 	add.w	fp, r4, #26
 80062a6:	e7f4      	b.n	8006292 <_printf_float+0x40e>
 80062a8:	2301      	movs	r3, #1
 80062aa:	4642      	mov	r2, r8
 80062ac:	e7e1      	b.n	8006272 <_printf_float+0x3ee>
 80062ae:	2301      	movs	r3, #1
 80062b0:	464a      	mov	r2, r9
 80062b2:	4631      	mov	r1, r6
 80062b4:	4628      	mov	r0, r5
 80062b6:	47b8      	blx	r7
 80062b8:	3001      	adds	r0, #1
 80062ba:	f43f ae3e 	beq.w	8005f3a <_printf_float+0xb6>
 80062be:	f108 0801 	add.w	r8, r8, #1
 80062c2:	68e3      	ldr	r3, [r4, #12]
 80062c4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80062c6:	1a5b      	subs	r3, r3, r1
 80062c8:	4543      	cmp	r3, r8
 80062ca:	dcf0      	bgt.n	80062ae <_printf_float+0x42a>
 80062cc:	e6fc      	b.n	80060c8 <_printf_float+0x244>
 80062ce:	f04f 0800 	mov.w	r8, #0
 80062d2:	f104 0919 	add.w	r9, r4, #25
 80062d6:	e7f4      	b.n	80062c2 <_printf_float+0x43e>

080062d8 <_printf_common>:
 80062d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062dc:	4616      	mov	r6, r2
 80062de:	4698      	mov	r8, r3
 80062e0:	688a      	ldr	r2, [r1, #8]
 80062e2:	690b      	ldr	r3, [r1, #16]
 80062e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80062e8:	4293      	cmp	r3, r2
 80062ea:	bfb8      	it	lt
 80062ec:	4613      	movlt	r3, r2
 80062ee:	6033      	str	r3, [r6, #0]
 80062f0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80062f4:	4607      	mov	r7, r0
 80062f6:	460c      	mov	r4, r1
 80062f8:	b10a      	cbz	r2, 80062fe <_printf_common+0x26>
 80062fa:	3301      	adds	r3, #1
 80062fc:	6033      	str	r3, [r6, #0]
 80062fe:	6823      	ldr	r3, [r4, #0]
 8006300:	0699      	lsls	r1, r3, #26
 8006302:	bf42      	ittt	mi
 8006304:	6833      	ldrmi	r3, [r6, #0]
 8006306:	3302      	addmi	r3, #2
 8006308:	6033      	strmi	r3, [r6, #0]
 800630a:	6825      	ldr	r5, [r4, #0]
 800630c:	f015 0506 	ands.w	r5, r5, #6
 8006310:	d106      	bne.n	8006320 <_printf_common+0x48>
 8006312:	f104 0a19 	add.w	sl, r4, #25
 8006316:	68e3      	ldr	r3, [r4, #12]
 8006318:	6832      	ldr	r2, [r6, #0]
 800631a:	1a9b      	subs	r3, r3, r2
 800631c:	42ab      	cmp	r3, r5
 800631e:	dc26      	bgt.n	800636e <_printf_common+0x96>
 8006320:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006324:	6822      	ldr	r2, [r4, #0]
 8006326:	3b00      	subs	r3, #0
 8006328:	bf18      	it	ne
 800632a:	2301      	movne	r3, #1
 800632c:	0692      	lsls	r2, r2, #26
 800632e:	d42b      	bmi.n	8006388 <_printf_common+0xb0>
 8006330:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006334:	4641      	mov	r1, r8
 8006336:	4638      	mov	r0, r7
 8006338:	47c8      	blx	r9
 800633a:	3001      	adds	r0, #1
 800633c:	d01e      	beq.n	800637c <_printf_common+0xa4>
 800633e:	6823      	ldr	r3, [r4, #0]
 8006340:	6922      	ldr	r2, [r4, #16]
 8006342:	f003 0306 	and.w	r3, r3, #6
 8006346:	2b04      	cmp	r3, #4
 8006348:	bf02      	ittt	eq
 800634a:	68e5      	ldreq	r5, [r4, #12]
 800634c:	6833      	ldreq	r3, [r6, #0]
 800634e:	1aed      	subeq	r5, r5, r3
 8006350:	68a3      	ldr	r3, [r4, #8]
 8006352:	bf0c      	ite	eq
 8006354:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006358:	2500      	movne	r5, #0
 800635a:	4293      	cmp	r3, r2
 800635c:	bfc4      	itt	gt
 800635e:	1a9b      	subgt	r3, r3, r2
 8006360:	18ed      	addgt	r5, r5, r3
 8006362:	2600      	movs	r6, #0
 8006364:	341a      	adds	r4, #26
 8006366:	42b5      	cmp	r5, r6
 8006368:	d11a      	bne.n	80063a0 <_printf_common+0xc8>
 800636a:	2000      	movs	r0, #0
 800636c:	e008      	b.n	8006380 <_printf_common+0xa8>
 800636e:	2301      	movs	r3, #1
 8006370:	4652      	mov	r2, sl
 8006372:	4641      	mov	r1, r8
 8006374:	4638      	mov	r0, r7
 8006376:	47c8      	blx	r9
 8006378:	3001      	adds	r0, #1
 800637a:	d103      	bne.n	8006384 <_printf_common+0xac>
 800637c:	f04f 30ff 	mov.w	r0, #4294967295
 8006380:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006384:	3501      	adds	r5, #1
 8006386:	e7c6      	b.n	8006316 <_printf_common+0x3e>
 8006388:	18e1      	adds	r1, r4, r3
 800638a:	1c5a      	adds	r2, r3, #1
 800638c:	2030      	movs	r0, #48	@ 0x30
 800638e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006392:	4422      	add	r2, r4
 8006394:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006398:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800639c:	3302      	adds	r3, #2
 800639e:	e7c7      	b.n	8006330 <_printf_common+0x58>
 80063a0:	2301      	movs	r3, #1
 80063a2:	4622      	mov	r2, r4
 80063a4:	4641      	mov	r1, r8
 80063a6:	4638      	mov	r0, r7
 80063a8:	47c8      	blx	r9
 80063aa:	3001      	adds	r0, #1
 80063ac:	d0e6      	beq.n	800637c <_printf_common+0xa4>
 80063ae:	3601      	adds	r6, #1
 80063b0:	e7d9      	b.n	8006366 <_printf_common+0x8e>
	...

080063b4 <_printf_i>:
 80063b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80063b8:	7e0f      	ldrb	r7, [r1, #24]
 80063ba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80063bc:	2f78      	cmp	r7, #120	@ 0x78
 80063be:	4691      	mov	r9, r2
 80063c0:	4680      	mov	r8, r0
 80063c2:	460c      	mov	r4, r1
 80063c4:	469a      	mov	sl, r3
 80063c6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80063ca:	d807      	bhi.n	80063dc <_printf_i+0x28>
 80063cc:	2f62      	cmp	r7, #98	@ 0x62
 80063ce:	d80a      	bhi.n	80063e6 <_printf_i+0x32>
 80063d0:	2f00      	cmp	r7, #0
 80063d2:	f000 80d2 	beq.w	800657a <_printf_i+0x1c6>
 80063d6:	2f58      	cmp	r7, #88	@ 0x58
 80063d8:	f000 80b9 	beq.w	800654e <_printf_i+0x19a>
 80063dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80063e0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80063e4:	e03a      	b.n	800645c <_printf_i+0xa8>
 80063e6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80063ea:	2b15      	cmp	r3, #21
 80063ec:	d8f6      	bhi.n	80063dc <_printf_i+0x28>
 80063ee:	a101      	add	r1, pc, #4	@ (adr r1, 80063f4 <_printf_i+0x40>)
 80063f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80063f4:	0800644d 	.word	0x0800644d
 80063f8:	08006461 	.word	0x08006461
 80063fc:	080063dd 	.word	0x080063dd
 8006400:	080063dd 	.word	0x080063dd
 8006404:	080063dd 	.word	0x080063dd
 8006408:	080063dd 	.word	0x080063dd
 800640c:	08006461 	.word	0x08006461
 8006410:	080063dd 	.word	0x080063dd
 8006414:	080063dd 	.word	0x080063dd
 8006418:	080063dd 	.word	0x080063dd
 800641c:	080063dd 	.word	0x080063dd
 8006420:	08006561 	.word	0x08006561
 8006424:	0800648b 	.word	0x0800648b
 8006428:	0800651b 	.word	0x0800651b
 800642c:	080063dd 	.word	0x080063dd
 8006430:	080063dd 	.word	0x080063dd
 8006434:	08006583 	.word	0x08006583
 8006438:	080063dd 	.word	0x080063dd
 800643c:	0800648b 	.word	0x0800648b
 8006440:	080063dd 	.word	0x080063dd
 8006444:	080063dd 	.word	0x080063dd
 8006448:	08006523 	.word	0x08006523
 800644c:	6833      	ldr	r3, [r6, #0]
 800644e:	1d1a      	adds	r2, r3, #4
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	6032      	str	r2, [r6, #0]
 8006454:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006458:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800645c:	2301      	movs	r3, #1
 800645e:	e09d      	b.n	800659c <_printf_i+0x1e8>
 8006460:	6833      	ldr	r3, [r6, #0]
 8006462:	6820      	ldr	r0, [r4, #0]
 8006464:	1d19      	adds	r1, r3, #4
 8006466:	6031      	str	r1, [r6, #0]
 8006468:	0606      	lsls	r6, r0, #24
 800646a:	d501      	bpl.n	8006470 <_printf_i+0xbc>
 800646c:	681d      	ldr	r5, [r3, #0]
 800646e:	e003      	b.n	8006478 <_printf_i+0xc4>
 8006470:	0645      	lsls	r5, r0, #25
 8006472:	d5fb      	bpl.n	800646c <_printf_i+0xb8>
 8006474:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006478:	2d00      	cmp	r5, #0
 800647a:	da03      	bge.n	8006484 <_printf_i+0xd0>
 800647c:	232d      	movs	r3, #45	@ 0x2d
 800647e:	426d      	negs	r5, r5
 8006480:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006484:	4859      	ldr	r0, [pc, #356]	@ (80065ec <_printf_i+0x238>)
 8006486:	230a      	movs	r3, #10
 8006488:	e011      	b.n	80064ae <_printf_i+0xfa>
 800648a:	6821      	ldr	r1, [r4, #0]
 800648c:	6833      	ldr	r3, [r6, #0]
 800648e:	0608      	lsls	r0, r1, #24
 8006490:	f853 5b04 	ldr.w	r5, [r3], #4
 8006494:	d402      	bmi.n	800649c <_printf_i+0xe8>
 8006496:	0649      	lsls	r1, r1, #25
 8006498:	bf48      	it	mi
 800649a:	b2ad      	uxthmi	r5, r5
 800649c:	2f6f      	cmp	r7, #111	@ 0x6f
 800649e:	4853      	ldr	r0, [pc, #332]	@ (80065ec <_printf_i+0x238>)
 80064a0:	6033      	str	r3, [r6, #0]
 80064a2:	bf14      	ite	ne
 80064a4:	230a      	movne	r3, #10
 80064a6:	2308      	moveq	r3, #8
 80064a8:	2100      	movs	r1, #0
 80064aa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80064ae:	6866      	ldr	r6, [r4, #4]
 80064b0:	60a6      	str	r6, [r4, #8]
 80064b2:	2e00      	cmp	r6, #0
 80064b4:	bfa2      	ittt	ge
 80064b6:	6821      	ldrge	r1, [r4, #0]
 80064b8:	f021 0104 	bicge.w	r1, r1, #4
 80064bc:	6021      	strge	r1, [r4, #0]
 80064be:	b90d      	cbnz	r5, 80064c4 <_printf_i+0x110>
 80064c0:	2e00      	cmp	r6, #0
 80064c2:	d04b      	beq.n	800655c <_printf_i+0x1a8>
 80064c4:	4616      	mov	r6, r2
 80064c6:	fbb5 f1f3 	udiv	r1, r5, r3
 80064ca:	fb03 5711 	mls	r7, r3, r1, r5
 80064ce:	5dc7      	ldrb	r7, [r0, r7]
 80064d0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80064d4:	462f      	mov	r7, r5
 80064d6:	42bb      	cmp	r3, r7
 80064d8:	460d      	mov	r5, r1
 80064da:	d9f4      	bls.n	80064c6 <_printf_i+0x112>
 80064dc:	2b08      	cmp	r3, #8
 80064de:	d10b      	bne.n	80064f8 <_printf_i+0x144>
 80064e0:	6823      	ldr	r3, [r4, #0]
 80064e2:	07df      	lsls	r7, r3, #31
 80064e4:	d508      	bpl.n	80064f8 <_printf_i+0x144>
 80064e6:	6923      	ldr	r3, [r4, #16]
 80064e8:	6861      	ldr	r1, [r4, #4]
 80064ea:	4299      	cmp	r1, r3
 80064ec:	bfde      	ittt	le
 80064ee:	2330      	movle	r3, #48	@ 0x30
 80064f0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80064f4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80064f8:	1b92      	subs	r2, r2, r6
 80064fa:	6122      	str	r2, [r4, #16]
 80064fc:	f8cd a000 	str.w	sl, [sp]
 8006500:	464b      	mov	r3, r9
 8006502:	aa03      	add	r2, sp, #12
 8006504:	4621      	mov	r1, r4
 8006506:	4640      	mov	r0, r8
 8006508:	f7ff fee6 	bl	80062d8 <_printf_common>
 800650c:	3001      	adds	r0, #1
 800650e:	d14a      	bne.n	80065a6 <_printf_i+0x1f2>
 8006510:	f04f 30ff 	mov.w	r0, #4294967295
 8006514:	b004      	add	sp, #16
 8006516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800651a:	6823      	ldr	r3, [r4, #0]
 800651c:	f043 0320 	orr.w	r3, r3, #32
 8006520:	6023      	str	r3, [r4, #0]
 8006522:	4833      	ldr	r0, [pc, #204]	@ (80065f0 <_printf_i+0x23c>)
 8006524:	2778      	movs	r7, #120	@ 0x78
 8006526:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800652a:	6823      	ldr	r3, [r4, #0]
 800652c:	6831      	ldr	r1, [r6, #0]
 800652e:	061f      	lsls	r7, r3, #24
 8006530:	f851 5b04 	ldr.w	r5, [r1], #4
 8006534:	d402      	bmi.n	800653c <_printf_i+0x188>
 8006536:	065f      	lsls	r7, r3, #25
 8006538:	bf48      	it	mi
 800653a:	b2ad      	uxthmi	r5, r5
 800653c:	6031      	str	r1, [r6, #0]
 800653e:	07d9      	lsls	r1, r3, #31
 8006540:	bf44      	itt	mi
 8006542:	f043 0320 	orrmi.w	r3, r3, #32
 8006546:	6023      	strmi	r3, [r4, #0]
 8006548:	b11d      	cbz	r5, 8006552 <_printf_i+0x19e>
 800654a:	2310      	movs	r3, #16
 800654c:	e7ac      	b.n	80064a8 <_printf_i+0xf4>
 800654e:	4827      	ldr	r0, [pc, #156]	@ (80065ec <_printf_i+0x238>)
 8006550:	e7e9      	b.n	8006526 <_printf_i+0x172>
 8006552:	6823      	ldr	r3, [r4, #0]
 8006554:	f023 0320 	bic.w	r3, r3, #32
 8006558:	6023      	str	r3, [r4, #0]
 800655a:	e7f6      	b.n	800654a <_printf_i+0x196>
 800655c:	4616      	mov	r6, r2
 800655e:	e7bd      	b.n	80064dc <_printf_i+0x128>
 8006560:	6833      	ldr	r3, [r6, #0]
 8006562:	6825      	ldr	r5, [r4, #0]
 8006564:	6961      	ldr	r1, [r4, #20]
 8006566:	1d18      	adds	r0, r3, #4
 8006568:	6030      	str	r0, [r6, #0]
 800656a:	062e      	lsls	r6, r5, #24
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	d501      	bpl.n	8006574 <_printf_i+0x1c0>
 8006570:	6019      	str	r1, [r3, #0]
 8006572:	e002      	b.n	800657a <_printf_i+0x1c6>
 8006574:	0668      	lsls	r0, r5, #25
 8006576:	d5fb      	bpl.n	8006570 <_printf_i+0x1bc>
 8006578:	8019      	strh	r1, [r3, #0]
 800657a:	2300      	movs	r3, #0
 800657c:	6123      	str	r3, [r4, #16]
 800657e:	4616      	mov	r6, r2
 8006580:	e7bc      	b.n	80064fc <_printf_i+0x148>
 8006582:	6833      	ldr	r3, [r6, #0]
 8006584:	1d1a      	adds	r2, r3, #4
 8006586:	6032      	str	r2, [r6, #0]
 8006588:	681e      	ldr	r6, [r3, #0]
 800658a:	6862      	ldr	r2, [r4, #4]
 800658c:	2100      	movs	r1, #0
 800658e:	4630      	mov	r0, r6
 8006590:	f7f9 fe3e 	bl	8000210 <memchr>
 8006594:	b108      	cbz	r0, 800659a <_printf_i+0x1e6>
 8006596:	1b80      	subs	r0, r0, r6
 8006598:	6060      	str	r0, [r4, #4]
 800659a:	6863      	ldr	r3, [r4, #4]
 800659c:	6123      	str	r3, [r4, #16]
 800659e:	2300      	movs	r3, #0
 80065a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80065a4:	e7aa      	b.n	80064fc <_printf_i+0x148>
 80065a6:	6923      	ldr	r3, [r4, #16]
 80065a8:	4632      	mov	r2, r6
 80065aa:	4649      	mov	r1, r9
 80065ac:	4640      	mov	r0, r8
 80065ae:	47d0      	blx	sl
 80065b0:	3001      	adds	r0, #1
 80065b2:	d0ad      	beq.n	8006510 <_printf_i+0x15c>
 80065b4:	6823      	ldr	r3, [r4, #0]
 80065b6:	079b      	lsls	r3, r3, #30
 80065b8:	d413      	bmi.n	80065e2 <_printf_i+0x22e>
 80065ba:	68e0      	ldr	r0, [r4, #12]
 80065bc:	9b03      	ldr	r3, [sp, #12]
 80065be:	4298      	cmp	r0, r3
 80065c0:	bfb8      	it	lt
 80065c2:	4618      	movlt	r0, r3
 80065c4:	e7a6      	b.n	8006514 <_printf_i+0x160>
 80065c6:	2301      	movs	r3, #1
 80065c8:	4632      	mov	r2, r6
 80065ca:	4649      	mov	r1, r9
 80065cc:	4640      	mov	r0, r8
 80065ce:	47d0      	blx	sl
 80065d0:	3001      	adds	r0, #1
 80065d2:	d09d      	beq.n	8006510 <_printf_i+0x15c>
 80065d4:	3501      	adds	r5, #1
 80065d6:	68e3      	ldr	r3, [r4, #12]
 80065d8:	9903      	ldr	r1, [sp, #12]
 80065da:	1a5b      	subs	r3, r3, r1
 80065dc:	42ab      	cmp	r3, r5
 80065de:	dcf2      	bgt.n	80065c6 <_printf_i+0x212>
 80065e0:	e7eb      	b.n	80065ba <_printf_i+0x206>
 80065e2:	2500      	movs	r5, #0
 80065e4:	f104 0619 	add.w	r6, r4, #25
 80065e8:	e7f5      	b.n	80065d6 <_printf_i+0x222>
 80065ea:	bf00      	nop
 80065ec:	08008f6b 	.word	0x08008f6b
 80065f0:	08008f7c 	.word	0x08008f7c

080065f4 <std>:
 80065f4:	2300      	movs	r3, #0
 80065f6:	b510      	push	{r4, lr}
 80065f8:	4604      	mov	r4, r0
 80065fa:	e9c0 3300 	strd	r3, r3, [r0]
 80065fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006602:	6083      	str	r3, [r0, #8]
 8006604:	8181      	strh	r1, [r0, #12]
 8006606:	6643      	str	r3, [r0, #100]	@ 0x64
 8006608:	81c2      	strh	r2, [r0, #14]
 800660a:	6183      	str	r3, [r0, #24]
 800660c:	4619      	mov	r1, r3
 800660e:	2208      	movs	r2, #8
 8006610:	305c      	adds	r0, #92	@ 0x5c
 8006612:	f000 f928 	bl	8006866 <memset>
 8006616:	4b0d      	ldr	r3, [pc, #52]	@ (800664c <std+0x58>)
 8006618:	6263      	str	r3, [r4, #36]	@ 0x24
 800661a:	4b0d      	ldr	r3, [pc, #52]	@ (8006650 <std+0x5c>)
 800661c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800661e:	4b0d      	ldr	r3, [pc, #52]	@ (8006654 <std+0x60>)
 8006620:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006622:	4b0d      	ldr	r3, [pc, #52]	@ (8006658 <std+0x64>)
 8006624:	6323      	str	r3, [r4, #48]	@ 0x30
 8006626:	4b0d      	ldr	r3, [pc, #52]	@ (800665c <std+0x68>)
 8006628:	6224      	str	r4, [r4, #32]
 800662a:	429c      	cmp	r4, r3
 800662c:	d006      	beq.n	800663c <std+0x48>
 800662e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006632:	4294      	cmp	r4, r2
 8006634:	d002      	beq.n	800663c <std+0x48>
 8006636:	33d0      	adds	r3, #208	@ 0xd0
 8006638:	429c      	cmp	r4, r3
 800663a:	d105      	bne.n	8006648 <std+0x54>
 800663c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006640:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006644:	f000 b98c 	b.w	8006960 <__retarget_lock_init_recursive>
 8006648:	bd10      	pop	{r4, pc}
 800664a:	bf00      	nop
 800664c:	080067e1 	.word	0x080067e1
 8006650:	08006803 	.word	0x08006803
 8006654:	0800683b 	.word	0x0800683b
 8006658:	0800685f 	.word	0x0800685f
 800665c:	20000808 	.word	0x20000808

08006660 <stdio_exit_handler>:
 8006660:	4a02      	ldr	r2, [pc, #8]	@ (800666c <stdio_exit_handler+0xc>)
 8006662:	4903      	ldr	r1, [pc, #12]	@ (8006670 <stdio_exit_handler+0x10>)
 8006664:	4803      	ldr	r0, [pc, #12]	@ (8006674 <stdio_exit_handler+0x14>)
 8006666:	f000 b869 	b.w	800673c <_fwalk_sglue>
 800666a:	bf00      	nop
 800666c:	2000001c 	.word	0x2000001c
 8006670:	080082bd 	.word	0x080082bd
 8006674:	2000002c 	.word	0x2000002c

08006678 <cleanup_stdio>:
 8006678:	6841      	ldr	r1, [r0, #4]
 800667a:	4b0c      	ldr	r3, [pc, #48]	@ (80066ac <cleanup_stdio+0x34>)
 800667c:	4299      	cmp	r1, r3
 800667e:	b510      	push	{r4, lr}
 8006680:	4604      	mov	r4, r0
 8006682:	d001      	beq.n	8006688 <cleanup_stdio+0x10>
 8006684:	f001 fe1a 	bl	80082bc <_fflush_r>
 8006688:	68a1      	ldr	r1, [r4, #8]
 800668a:	4b09      	ldr	r3, [pc, #36]	@ (80066b0 <cleanup_stdio+0x38>)
 800668c:	4299      	cmp	r1, r3
 800668e:	d002      	beq.n	8006696 <cleanup_stdio+0x1e>
 8006690:	4620      	mov	r0, r4
 8006692:	f001 fe13 	bl	80082bc <_fflush_r>
 8006696:	68e1      	ldr	r1, [r4, #12]
 8006698:	4b06      	ldr	r3, [pc, #24]	@ (80066b4 <cleanup_stdio+0x3c>)
 800669a:	4299      	cmp	r1, r3
 800669c:	d004      	beq.n	80066a8 <cleanup_stdio+0x30>
 800669e:	4620      	mov	r0, r4
 80066a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066a4:	f001 be0a 	b.w	80082bc <_fflush_r>
 80066a8:	bd10      	pop	{r4, pc}
 80066aa:	bf00      	nop
 80066ac:	20000808 	.word	0x20000808
 80066b0:	20000870 	.word	0x20000870
 80066b4:	200008d8 	.word	0x200008d8

080066b8 <global_stdio_init.part.0>:
 80066b8:	b510      	push	{r4, lr}
 80066ba:	4b0b      	ldr	r3, [pc, #44]	@ (80066e8 <global_stdio_init.part.0+0x30>)
 80066bc:	4c0b      	ldr	r4, [pc, #44]	@ (80066ec <global_stdio_init.part.0+0x34>)
 80066be:	4a0c      	ldr	r2, [pc, #48]	@ (80066f0 <global_stdio_init.part.0+0x38>)
 80066c0:	601a      	str	r2, [r3, #0]
 80066c2:	4620      	mov	r0, r4
 80066c4:	2200      	movs	r2, #0
 80066c6:	2104      	movs	r1, #4
 80066c8:	f7ff ff94 	bl	80065f4 <std>
 80066cc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80066d0:	2201      	movs	r2, #1
 80066d2:	2109      	movs	r1, #9
 80066d4:	f7ff ff8e 	bl	80065f4 <std>
 80066d8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80066dc:	2202      	movs	r2, #2
 80066de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066e2:	2112      	movs	r1, #18
 80066e4:	f7ff bf86 	b.w	80065f4 <std>
 80066e8:	20000940 	.word	0x20000940
 80066ec:	20000808 	.word	0x20000808
 80066f0:	08006661 	.word	0x08006661

080066f4 <__sfp_lock_acquire>:
 80066f4:	4801      	ldr	r0, [pc, #4]	@ (80066fc <__sfp_lock_acquire+0x8>)
 80066f6:	f000 b934 	b.w	8006962 <__retarget_lock_acquire_recursive>
 80066fa:	bf00      	nop
 80066fc:	20000949 	.word	0x20000949

08006700 <__sfp_lock_release>:
 8006700:	4801      	ldr	r0, [pc, #4]	@ (8006708 <__sfp_lock_release+0x8>)
 8006702:	f000 b92f 	b.w	8006964 <__retarget_lock_release_recursive>
 8006706:	bf00      	nop
 8006708:	20000949 	.word	0x20000949

0800670c <__sinit>:
 800670c:	b510      	push	{r4, lr}
 800670e:	4604      	mov	r4, r0
 8006710:	f7ff fff0 	bl	80066f4 <__sfp_lock_acquire>
 8006714:	6a23      	ldr	r3, [r4, #32]
 8006716:	b11b      	cbz	r3, 8006720 <__sinit+0x14>
 8006718:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800671c:	f7ff bff0 	b.w	8006700 <__sfp_lock_release>
 8006720:	4b04      	ldr	r3, [pc, #16]	@ (8006734 <__sinit+0x28>)
 8006722:	6223      	str	r3, [r4, #32]
 8006724:	4b04      	ldr	r3, [pc, #16]	@ (8006738 <__sinit+0x2c>)
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d1f5      	bne.n	8006718 <__sinit+0xc>
 800672c:	f7ff ffc4 	bl	80066b8 <global_stdio_init.part.0>
 8006730:	e7f2      	b.n	8006718 <__sinit+0xc>
 8006732:	bf00      	nop
 8006734:	08006679 	.word	0x08006679
 8006738:	20000940 	.word	0x20000940

0800673c <_fwalk_sglue>:
 800673c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006740:	4607      	mov	r7, r0
 8006742:	4688      	mov	r8, r1
 8006744:	4614      	mov	r4, r2
 8006746:	2600      	movs	r6, #0
 8006748:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800674c:	f1b9 0901 	subs.w	r9, r9, #1
 8006750:	d505      	bpl.n	800675e <_fwalk_sglue+0x22>
 8006752:	6824      	ldr	r4, [r4, #0]
 8006754:	2c00      	cmp	r4, #0
 8006756:	d1f7      	bne.n	8006748 <_fwalk_sglue+0xc>
 8006758:	4630      	mov	r0, r6
 800675a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800675e:	89ab      	ldrh	r3, [r5, #12]
 8006760:	2b01      	cmp	r3, #1
 8006762:	d907      	bls.n	8006774 <_fwalk_sglue+0x38>
 8006764:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006768:	3301      	adds	r3, #1
 800676a:	d003      	beq.n	8006774 <_fwalk_sglue+0x38>
 800676c:	4629      	mov	r1, r5
 800676e:	4638      	mov	r0, r7
 8006770:	47c0      	blx	r8
 8006772:	4306      	orrs	r6, r0
 8006774:	3568      	adds	r5, #104	@ 0x68
 8006776:	e7e9      	b.n	800674c <_fwalk_sglue+0x10>

08006778 <sniprintf>:
 8006778:	b40c      	push	{r2, r3}
 800677a:	b530      	push	{r4, r5, lr}
 800677c:	4b17      	ldr	r3, [pc, #92]	@ (80067dc <sniprintf+0x64>)
 800677e:	1e0c      	subs	r4, r1, #0
 8006780:	681d      	ldr	r5, [r3, #0]
 8006782:	b09d      	sub	sp, #116	@ 0x74
 8006784:	da08      	bge.n	8006798 <sniprintf+0x20>
 8006786:	238b      	movs	r3, #139	@ 0x8b
 8006788:	602b      	str	r3, [r5, #0]
 800678a:	f04f 30ff 	mov.w	r0, #4294967295
 800678e:	b01d      	add	sp, #116	@ 0x74
 8006790:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006794:	b002      	add	sp, #8
 8006796:	4770      	bx	lr
 8006798:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800679c:	f8ad 3014 	strh.w	r3, [sp, #20]
 80067a0:	bf14      	ite	ne
 80067a2:	f104 33ff 	addne.w	r3, r4, #4294967295
 80067a6:	4623      	moveq	r3, r4
 80067a8:	9304      	str	r3, [sp, #16]
 80067aa:	9307      	str	r3, [sp, #28]
 80067ac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80067b0:	9002      	str	r0, [sp, #8]
 80067b2:	9006      	str	r0, [sp, #24]
 80067b4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80067b8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80067ba:	ab21      	add	r3, sp, #132	@ 0x84
 80067bc:	a902      	add	r1, sp, #8
 80067be:	4628      	mov	r0, r5
 80067c0:	9301      	str	r3, [sp, #4]
 80067c2:	f001 fbfb 	bl	8007fbc <_svfiprintf_r>
 80067c6:	1c43      	adds	r3, r0, #1
 80067c8:	bfbc      	itt	lt
 80067ca:	238b      	movlt	r3, #139	@ 0x8b
 80067cc:	602b      	strlt	r3, [r5, #0]
 80067ce:	2c00      	cmp	r4, #0
 80067d0:	d0dd      	beq.n	800678e <sniprintf+0x16>
 80067d2:	9b02      	ldr	r3, [sp, #8]
 80067d4:	2200      	movs	r2, #0
 80067d6:	701a      	strb	r2, [r3, #0]
 80067d8:	e7d9      	b.n	800678e <sniprintf+0x16>
 80067da:	bf00      	nop
 80067dc:	20000028 	.word	0x20000028

080067e0 <__sread>:
 80067e0:	b510      	push	{r4, lr}
 80067e2:	460c      	mov	r4, r1
 80067e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067e8:	f000 f86c 	bl	80068c4 <_read_r>
 80067ec:	2800      	cmp	r0, #0
 80067ee:	bfab      	itete	ge
 80067f0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80067f2:	89a3      	ldrhlt	r3, [r4, #12]
 80067f4:	181b      	addge	r3, r3, r0
 80067f6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80067fa:	bfac      	ite	ge
 80067fc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80067fe:	81a3      	strhlt	r3, [r4, #12]
 8006800:	bd10      	pop	{r4, pc}

08006802 <__swrite>:
 8006802:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006806:	461f      	mov	r7, r3
 8006808:	898b      	ldrh	r3, [r1, #12]
 800680a:	05db      	lsls	r3, r3, #23
 800680c:	4605      	mov	r5, r0
 800680e:	460c      	mov	r4, r1
 8006810:	4616      	mov	r6, r2
 8006812:	d505      	bpl.n	8006820 <__swrite+0x1e>
 8006814:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006818:	2302      	movs	r3, #2
 800681a:	2200      	movs	r2, #0
 800681c:	f000 f840 	bl	80068a0 <_lseek_r>
 8006820:	89a3      	ldrh	r3, [r4, #12]
 8006822:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006826:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800682a:	81a3      	strh	r3, [r4, #12]
 800682c:	4632      	mov	r2, r6
 800682e:	463b      	mov	r3, r7
 8006830:	4628      	mov	r0, r5
 8006832:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006836:	f000 b857 	b.w	80068e8 <_write_r>

0800683a <__sseek>:
 800683a:	b510      	push	{r4, lr}
 800683c:	460c      	mov	r4, r1
 800683e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006842:	f000 f82d 	bl	80068a0 <_lseek_r>
 8006846:	1c43      	adds	r3, r0, #1
 8006848:	89a3      	ldrh	r3, [r4, #12]
 800684a:	bf15      	itete	ne
 800684c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800684e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006852:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006856:	81a3      	strheq	r3, [r4, #12]
 8006858:	bf18      	it	ne
 800685a:	81a3      	strhne	r3, [r4, #12]
 800685c:	bd10      	pop	{r4, pc}

0800685e <__sclose>:
 800685e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006862:	f000 b80d 	b.w	8006880 <_close_r>

08006866 <memset>:
 8006866:	4402      	add	r2, r0
 8006868:	4603      	mov	r3, r0
 800686a:	4293      	cmp	r3, r2
 800686c:	d100      	bne.n	8006870 <memset+0xa>
 800686e:	4770      	bx	lr
 8006870:	f803 1b01 	strb.w	r1, [r3], #1
 8006874:	e7f9      	b.n	800686a <memset+0x4>
	...

08006878 <_localeconv_r>:
 8006878:	4800      	ldr	r0, [pc, #0]	@ (800687c <_localeconv_r+0x4>)
 800687a:	4770      	bx	lr
 800687c:	20000168 	.word	0x20000168

08006880 <_close_r>:
 8006880:	b538      	push	{r3, r4, r5, lr}
 8006882:	4d06      	ldr	r5, [pc, #24]	@ (800689c <_close_r+0x1c>)
 8006884:	2300      	movs	r3, #0
 8006886:	4604      	mov	r4, r0
 8006888:	4608      	mov	r0, r1
 800688a:	602b      	str	r3, [r5, #0]
 800688c:	f7fb fd7a 	bl	8002384 <_close>
 8006890:	1c43      	adds	r3, r0, #1
 8006892:	d102      	bne.n	800689a <_close_r+0x1a>
 8006894:	682b      	ldr	r3, [r5, #0]
 8006896:	b103      	cbz	r3, 800689a <_close_r+0x1a>
 8006898:	6023      	str	r3, [r4, #0]
 800689a:	bd38      	pop	{r3, r4, r5, pc}
 800689c:	20000944 	.word	0x20000944

080068a0 <_lseek_r>:
 80068a0:	b538      	push	{r3, r4, r5, lr}
 80068a2:	4d07      	ldr	r5, [pc, #28]	@ (80068c0 <_lseek_r+0x20>)
 80068a4:	4604      	mov	r4, r0
 80068a6:	4608      	mov	r0, r1
 80068a8:	4611      	mov	r1, r2
 80068aa:	2200      	movs	r2, #0
 80068ac:	602a      	str	r2, [r5, #0]
 80068ae:	461a      	mov	r2, r3
 80068b0:	f7fb fd8f 	bl	80023d2 <_lseek>
 80068b4:	1c43      	adds	r3, r0, #1
 80068b6:	d102      	bne.n	80068be <_lseek_r+0x1e>
 80068b8:	682b      	ldr	r3, [r5, #0]
 80068ba:	b103      	cbz	r3, 80068be <_lseek_r+0x1e>
 80068bc:	6023      	str	r3, [r4, #0]
 80068be:	bd38      	pop	{r3, r4, r5, pc}
 80068c0:	20000944 	.word	0x20000944

080068c4 <_read_r>:
 80068c4:	b538      	push	{r3, r4, r5, lr}
 80068c6:	4d07      	ldr	r5, [pc, #28]	@ (80068e4 <_read_r+0x20>)
 80068c8:	4604      	mov	r4, r0
 80068ca:	4608      	mov	r0, r1
 80068cc:	4611      	mov	r1, r2
 80068ce:	2200      	movs	r2, #0
 80068d0:	602a      	str	r2, [r5, #0]
 80068d2:	461a      	mov	r2, r3
 80068d4:	f7fb fd1d 	bl	8002312 <_read>
 80068d8:	1c43      	adds	r3, r0, #1
 80068da:	d102      	bne.n	80068e2 <_read_r+0x1e>
 80068dc:	682b      	ldr	r3, [r5, #0]
 80068de:	b103      	cbz	r3, 80068e2 <_read_r+0x1e>
 80068e0:	6023      	str	r3, [r4, #0]
 80068e2:	bd38      	pop	{r3, r4, r5, pc}
 80068e4:	20000944 	.word	0x20000944

080068e8 <_write_r>:
 80068e8:	b538      	push	{r3, r4, r5, lr}
 80068ea:	4d07      	ldr	r5, [pc, #28]	@ (8006908 <_write_r+0x20>)
 80068ec:	4604      	mov	r4, r0
 80068ee:	4608      	mov	r0, r1
 80068f0:	4611      	mov	r1, r2
 80068f2:	2200      	movs	r2, #0
 80068f4:	602a      	str	r2, [r5, #0]
 80068f6:	461a      	mov	r2, r3
 80068f8:	f7fb fd28 	bl	800234c <_write>
 80068fc:	1c43      	adds	r3, r0, #1
 80068fe:	d102      	bne.n	8006906 <_write_r+0x1e>
 8006900:	682b      	ldr	r3, [r5, #0]
 8006902:	b103      	cbz	r3, 8006906 <_write_r+0x1e>
 8006904:	6023      	str	r3, [r4, #0]
 8006906:	bd38      	pop	{r3, r4, r5, pc}
 8006908:	20000944 	.word	0x20000944

0800690c <__errno>:
 800690c:	4b01      	ldr	r3, [pc, #4]	@ (8006914 <__errno+0x8>)
 800690e:	6818      	ldr	r0, [r3, #0]
 8006910:	4770      	bx	lr
 8006912:	bf00      	nop
 8006914:	20000028 	.word	0x20000028

08006918 <__libc_init_array>:
 8006918:	b570      	push	{r4, r5, r6, lr}
 800691a:	4d0d      	ldr	r5, [pc, #52]	@ (8006950 <__libc_init_array+0x38>)
 800691c:	4c0d      	ldr	r4, [pc, #52]	@ (8006954 <__libc_init_array+0x3c>)
 800691e:	1b64      	subs	r4, r4, r5
 8006920:	10a4      	asrs	r4, r4, #2
 8006922:	2600      	movs	r6, #0
 8006924:	42a6      	cmp	r6, r4
 8006926:	d109      	bne.n	800693c <__libc_init_array+0x24>
 8006928:	4d0b      	ldr	r5, [pc, #44]	@ (8006958 <__libc_init_array+0x40>)
 800692a:	4c0c      	ldr	r4, [pc, #48]	@ (800695c <__libc_init_array+0x44>)
 800692c:	f002 f864 	bl	80089f8 <_init>
 8006930:	1b64      	subs	r4, r4, r5
 8006932:	10a4      	asrs	r4, r4, #2
 8006934:	2600      	movs	r6, #0
 8006936:	42a6      	cmp	r6, r4
 8006938:	d105      	bne.n	8006946 <__libc_init_array+0x2e>
 800693a:	bd70      	pop	{r4, r5, r6, pc}
 800693c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006940:	4798      	blx	r3
 8006942:	3601      	adds	r6, #1
 8006944:	e7ee      	b.n	8006924 <__libc_init_array+0xc>
 8006946:	f855 3b04 	ldr.w	r3, [r5], #4
 800694a:	4798      	blx	r3
 800694c:	3601      	adds	r6, #1
 800694e:	e7f2      	b.n	8006936 <__libc_init_array+0x1e>
 8006950:	080091d0 	.word	0x080091d0
 8006954:	080091d0 	.word	0x080091d0
 8006958:	080091d0 	.word	0x080091d0
 800695c:	080091d4 	.word	0x080091d4

08006960 <__retarget_lock_init_recursive>:
 8006960:	4770      	bx	lr

08006962 <__retarget_lock_acquire_recursive>:
 8006962:	4770      	bx	lr

08006964 <__retarget_lock_release_recursive>:
 8006964:	4770      	bx	lr

08006966 <quorem>:
 8006966:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800696a:	6903      	ldr	r3, [r0, #16]
 800696c:	690c      	ldr	r4, [r1, #16]
 800696e:	42a3      	cmp	r3, r4
 8006970:	4607      	mov	r7, r0
 8006972:	db7e      	blt.n	8006a72 <quorem+0x10c>
 8006974:	3c01      	subs	r4, #1
 8006976:	f101 0814 	add.w	r8, r1, #20
 800697a:	00a3      	lsls	r3, r4, #2
 800697c:	f100 0514 	add.w	r5, r0, #20
 8006980:	9300      	str	r3, [sp, #0]
 8006982:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006986:	9301      	str	r3, [sp, #4]
 8006988:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800698c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006990:	3301      	adds	r3, #1
 8006992:	429a      	cmp	r2, r3
 8006994:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006998:	fbb2 f6f3 	udiv	r6, r2, r3
 800699c:	d32e      	bcc.n	80069fc <quorem+0x96>
 800699e:	f04f 0a00 	mov.w	sl, #0
 80069a2:	46c4      	mov	ip, r8
 80069a4:	46ae      	mov	lr, r5
 80069a6:	46d3      	mov	fp, sl
 80069a8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80069ac:	b298      	uxth	r0, r3
 80069ae:	fb06 a000 	mla	r0, r6, r0, sl
 80069b2:	0c02      	lsrs	r2, r0, #16
 80069b4:	0c1b      	lsrs	r3, r3, #16
 80069b6:	fb06 2303 	mla	r3, r6, r3, r2
 80069ba:	f8de 2000 	ldr.w	r2, [lr]
 80069be:	b280      	uxth	r0, r0
 80069c0:	b292      	uxth	r2, r2
 80069c2:	1a12      	subs	r2, r2, r0
 80069c4:	445a      	add	r2, fp
 80069c6:	f8de 0000 	ldr.w	r0, [lr]
 80069ca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80069ce:	b29b      	uxth	r3, r3
 80069d0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80069d4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80069d8:	b292      	uxth	r2, r2
 80069da:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80069de:	45e1      	cmp	r9, ip
 80069e0:	f84e 2b04 	str.w	r2, [lr], #4
 80069e4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80069e8:	d2de      	bcs.n	80069a8 <quorem+0x42>
 80069ea:	9b00      	ldr	r3, [sp, #0]
 80069ec:	58eb      	ldr	r3, [r5, r3]
 80069ee:	b92b      	cbnz	r3, 80069fc <quorem+0x96>
 80069f0:	9b01      	ldr	r3, [sp, #4]
 80069f2:	3b04      	subs	r3, #4
 80069f4:	429d      	cmp	r5, r3
 80069f6:	461a      	mov	r2, r3
 80069f8:	d32f      	bcc.n	8006a5a <quorem+0xf4>
 80069fa:	613c      	str	r4, [r7, #16]
 80069fc:	4638      	mov	r0, r7
 80069fe:	f001 f979 	bl	8007cf4 <__mcmp>
 8006a02:	2800      	cmp	r0, #0
 8006a04:	db25      	blt.n	8006a52 <quorem+0xec>
 8006a06:	4629      	mov	r1, r5
 8006a08:	2000      	movs	r0, #0
 8006a0a:	f858 2b04 	ldr.w	r2, [r8], #4
 8006a0e:	f8d1 c000 	ldr.w	ip, [r1]
 8006a12:	fa1f fe82 	uxth.w	lr, r2
 8006a16:	fa1f f38c 	uxth.w	r3, ip
 8006a1a:	eba3 030e 	sub.w	r3, r3, lr
 8006a1e:	4403      	add	r3, r0
 8006a20:	0c12      	lsrs	r2, r2, #16
 8006a22:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006a26:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006a2a:	b29b      	uxth	r3, r3
 8006a2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006a30:	45c1      	cmp	r9, r8
 8006a32:	f841 3b04 	str.w	r3, [r1], #4
 8006a36:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006a3a:	d2e6      	bcs.n	8006a0a <quorem+0xa4>
 8006a3c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006a40:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006a44:	b922      	cbnz	r2, 8006a50 <quorem+0xea>
 8006a46:	3b04      	subs	r3, #4
 8006a48:	429d      	cmp	r5, r3
 8006a4a:	461a      	mov	r2, r3
 8006a4c:	d30b      	bcc.n	8006a66 <quorem+0x100>
 8006a4e:	613c      	str	r4, [r7, #16]
 8006a50:	3601      	adds	r6, #1
 8006a52:	4630      	mov	r0, r6
 8006a54:	b003      	add	sp, #12
 8006a56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a5a:	6812      	ldr	r2, [r2, #0]
 8006a5c:	3b04      	subs	r3, #4
 8006a5e:	2a00      	cmp	r2, #0
 8006a60:	d1cb      	bne.n	80069fa <quorem+0x94>
 8006a62:	3c01      	subs	r4, #1
 8006a64:	e7c6      	b.n	80069f4 <quorem+0x8e>
 8006a66:	6812      	ldr	r2, [r2, #0]
 8006a68:	3b04      	subs	r3, #4
 8006a6a:	2a00      	cmp	r2, #0
 8006a6c:	d1ef      	bne.n	8006a4e <quorem+0xe8>
 8006a6e:	3c01      	subs	r4, #1
 8006a70:	e7ea      	b.n	8006a48 <quorem+0xe2>
 8006a72:	2000      	movs	r0, #0
 8006a74:	e7ee      	b.n	8006a54 <quorem+0xee>
	...

08006a78 <_dtoa_r>:
 8006a78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a7c:	69c7      	ldr	r7, [r0, #28]
 8006a7e:	b099      	sub	sp, #100	@ 0x64
 8006a80:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006a84:	ec55 4b10 	vmov	r4, r5, d0
 8006a88:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8006a8a:	9109      	str	r1, [sp, #36]	@ 0x24
 8006a8c:	4683      	mov	fp, r0
 8006a8e:	920e      	str	r2, [sp, #56]	@ 0x38
 8006a90:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006a92:	b97f      	cbnz	r7, 8006ab4 <_dtoa_r+0x3c>
 8006a94:	2010      	movs	r0, #16
 8006a96:	f000 fdfd 	bl	8007694 <malloc>
 8006a9a:	4602      	mov	r2, r0
 8006a9c:	f8cb 001c 	str.w	r0, [fp, #28]
 8006aa0:	b920      	cbnz	r0, 8006aac <_dtoa_r+0x34>
 8006aa2:	4ba7      	ldr	r3, [pc, #668]	@ (8006d40 <_dtoa_r+0x2c8>)
 8006aa4:	21ef      	movs	r1, #239	@ 0xef
 8006aa6:	48a7      	ldr	r0, [pc, #668]	@ (8006d44 <_dtoa_r+0x2cc>)
 8006aa8:	f001 fcfc 	bl	80084a4 <__assert_func>
 8006aac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006ab0:	6007      	str	r7, [r0, #0]
 8006ab2:	60c7      	str	r7, [r0, #12]
 8006ab4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006ab8:	6819      	ldr	r1, [r3, #0]
 8006aba:	b159      	cbz	r1, 8006ad4 <_dtoa_r+0x5c>
 8006abc:	685a      	ldr	r2, [r3, #4]
 8006abe:	604a      	str	r2, [r1, #4]
 8006ac0:	2301      	movs	r3, #1
 8006ac2:	4093      	lsls	r3, r2
 8006ac4:	608b      	str	r3, [r1, #8]
 8006ac6:	4658      	mov	r0, fp
 8006ac8:	f000 feda 	bl	8007880 <_Bfree>
 8006acc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	601a      	str	r2, [r3, #0]
 8006ad4:	1e2b      	subs	r3, r5, #0
 8006ad6:	bfb9      	ittee	lt
 8006ad8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006adc:	9303      	strlt	r3, [sp, #12]
 8006ade:	2300      	movge	r3, #0
 8006ae0:	6033      	strge	r3, [r6, #0]
 8006ae2:	9f03      	ldr	r7, [sp, #12]
 8006ae4:	4b98      	ldr	r3, [pc, #608]	@ (8006d48 <_dtoa_r+0x2d0>)
 8006ae6:	bfbc      	itt	lt
 8006ae8:	2201      	movlt	r2, #1
 8006aea:	6032      	strlt	r2, [r6, #0]
 8006aec:	43bb      	bics	r3, r7
 8006aee:	d112      	bne.n	8006b16 <_dtoa_r+0x9e>
 8006af0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006af2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006af6:	6013      	str	r3, [r2, #0]
 8006af8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006afc:	4323      	orrs	r3, r4
 8006afe:	f000 854d 	beq.w	800759c <_dtoa_r+0xb24>
 8006b02:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006b04:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006d5c <_dtoa_r+0x2e4>
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	f000 854f 	beq.w	80075ac <_dtoa_r+0xb34>
 8006b0e:	f10a 0303 	add.w	r3, sl, #3
 8006b12:	f000 bd49 	b.w	80075a8 <_dtoa_r+0xb30>
 8006b16:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	ec51 0b17 	vmov	r0, r1, d7
 8006b20:	2300      	movs	r3, #0
 8006b22:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8006b26:	f7f9 ffef 	bl	8000b08 <__aeabi_dcmpeq>
 8006b2a:	4680      	mov	r8, r0
 8006b2c:	b158      	cbz	r0, 8006b46 <_dtoa_r+0xce>
 8006b2e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006b30:	2301      	movs	r3, #1
 8006b32:	6013      	str	r3, [r2, #0]
 8006b34:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006b36:	b113      	cbz	r3, 8006b3e <_dtoa_r+0xc6>
 8006b38:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006b3a:	4b84      	ldr	r3, [pc, #528]	@ (8006d4c <_dtoa_r+0x2d4>)
 8006b3c:	6013      	str	r3, [r2, #0]
 8006b3e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006d60 <_dtoa_r+0x2e8>
 8006b42:	f000 bd33 	b.w	80075ac <_dtoa_r+0xb34>
 8006b46:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006b4a:	aa16      	add	r2, sp, #88	@ 0x58
 8006b4c:	a917      	add	r1, sp, #92	@ 0x5c
 8006b4e:	4658      	mov	r0, fp
 8006b50:	f001 f980 	bl	8007e54 <__d2b>
 8006b54:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006b58:	4681      	mov	r9, r0
 8006b5a:	2e00      	cmp	r6, #0
 8006b5c:	d077      	beq.n	8006c4e <_dtoa_r+0x1d6>
 8006b5e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006b60:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8006b64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006b6c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006b70:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006b74:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006b78:	4619      	mov	r1, r3
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	4b74      	ldr	r3, [pc, #464]	@ (8006d50 <_dtoa_r+0x2d8>)
 8006b7e:	f7f9 fba3 	bl	80002c8 <__aeabi_dsub>
 8006b82:	a369      	add	r3, pc, #420	@ (adr r3, 8006d28 <_dtoa_r+0x2b0>)
 8006b84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b88:	f7f9 fd56 	bl	8000638 <__aeabi_dmul>
 8006b8c:	a368      	add	r3, pc, #416	@ (adr r3, 8006d30 <_dtoa_r+0x2b8>)
 8006b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b92:	f7f9 fb9b 	bl	80002cc <__adddf3>
 8006b96:	4604      	mov	r4, r0
 8006b98:	4630      	mov	r0, r6
 8006b9a:	460d      	mov	r5, r1
 8006b9c:	f7f9 fce2 	bl	8000564 <__aeabi_i2d>
 8006ba0:	a365      	add	r3, pc, #404	@ (adr r3, 8006d38 <_dtoa_r+0x2c0>)
 8006ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ba6:	f7f9 fd47 	bl	8000638 <__aeabi_dmul>
 8006baa:	4602      	mov	r2, r0
 8006bac:	460b      	mov	r3, r1
 8006bae:	4620      	mov	r0, r4
 8006bb0:	4629      	mov	r1, r5
 8006bb2:	f7f9 fb8b 	bl	80002cc <__adddf3>
 8006bb6:	4604      	mov	r4, r0
 8006bb8:	460d      	mov	r5, r1
 8006bba:	f7f9 ffed 	bl	8000b98 <__aeabi_d2iz>
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	4607      	mov	r7, r0
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	4620      	mov	r0, r4
 8006bc6:	4629      	mov	r1, r5
 8006bc8:	f7f9 ffa8 	bl	8000b1c <__aeabi_dcmplt>
 8006bcc:	b140      	cbz	r0, 8006be0 <_dtoa_r+0x168>
 8006bce:	4638      	mov	r0, r7
 8006bd0:	f7f9 fcc8 	bl	8000564 <__aeabi_i2d>
 8006bd4:	4622      	mov	r2, r4
 8006bd6:	462b      	mov	r3, r5
 8006bd8:	f7f9 ff96 	bl	8000b08 <__aeabi_dcmpeq>
 8006bdc:	b900      	cbnz	r0, 8006be0 <_dtoa_r+0x168>
 8006bde:	3f01      	subs	r7, #1
 8006be0:	2f16      	cmp	r7, #22
 8006be2:	d851      	bhi.n	8006c88 <_dtoa_r+0x210>
 8006be4:	4b5b      	ldr	r3, [pc, #364]	@ (8006d54 <_dtoa_r+0x2dc>)
 8006be6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006bf2:	f7f9 ff93 	bl	8000b1c <__aeabi_dcmplt>
 8006bf6:	2800      	cmp	r0, #0
 8006bf8:	d048      	beq.n	8006c8c <_dtoa_r+0x214>
 8006bfa:	3f01      	subs	r7, #1
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	9312      	str	r3, [sp, #72]	@ 0x48
 8006c00:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006c02:	1b9b      	subs	r3, r3, r6
 8006c04:	1e5a      	subs	r2, r3, #1
 8006c06:	bf44      	itt	mi
 8006c08:	f1c3 0801 	rsbmi	r8, r3, #1
 8006c0c:	2300      	movmi	r3, #0
 8006c0e:	9208      	str	r2, [sp, #32]
 8006c10:	bf54      	ite	pl
 8006c12:	f04f 0800 	movpl.w	r8, #0
 8006c16:	9308      	strmi	r3, [sp, #32]
 8006c18:	2f00      	cmp	r7, #0
 8006c1a:	db39      	blt.n	8006c90 <_dtoa_r+0x218>
 8006c1c:	9b08      	ldr	r3, [sp, #32]
 8006c1e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006c20:	443b      	add	r3, r7
 8006c22:	9308      	str	r3, [sp, #32]
 8006c24:	2300      	movs	r3, #0
 8006c26:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c2a:	2b09      	cmp	r3, #9
 8006c2c:	d864      	bhi.n	8006cf8 <_dtoa_r+0x280>
 8006c2e:	2b05      	cmp	r3, #5
 8006c30:	bfc4      	itt	gt
 8006c32:	3b04      	subgt	r3, #4
 8006c34:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8006c36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c38:	f1a3 0302 	sub.w	r3, r3, #2
 8006c3c:	bfcc      	ite	gt
 8006c3e:	2400      	movgt	r4, #0
 8006c40:	2401      	movle	r4, #1
 8006c42:	2b03      	cmp	r3, #3
 8006c44:	d863      	bhi.n	8006d0e <_dtoa_r+0x296>
 8006c46:	e8df f003 	tbb	[pc, r3]
 8006c4a:	372a      	.short	0x372a
 8006c4c:	5535      	.short	0x5535
 8006c4e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8006c52:	441e      	add	r6, r3
 8006c54:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006c58:	2b20      	cmp	r3, #32
 8006c5a:	bfc1      	itttt	gt
 8006c5c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006c60:	409f      	lslgt	r7, r3
 8006c62:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006c66:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006c6a:	bfd6      	itet	le
 8006c6c:	f1c3 0320 	rsble	r3, r3, #32
 8006c70:	ea47 0003 	orrgt.w	r0, r7, r3
 8006c74:	fa04 f003 	lslle.w	r0, r4, r3
 8006c78:	f7f9 fc64 	bl	8000544 <__aeabi_ui2d>
 8006c7c:	2201      	movs	r2, #1
 8006c7e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006c82:	3e01      	subs	r6, #1
 8006c84:	9214      	str	r2, [sp, #80]	@ 0x50
 8006c86:	e777      	b.n	8006b78 <_dtoa_r+0x100>
 8006c88:	2301      	movs	r3, #1
 8006c8a:	e7b8      	b.n	8006bfe <_dtoa_r+0x186>
 8006c8c:	9012      	str	r0, [sp, #72]	@ 0x48
 8006c8e:	e7b7      	b.n	8006c00 <_dtoa_r+0x188>
 8006c90:	427b      	negs	r3, r7
 8006c92:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c94:	2300      	movs	r3, #0
 8006c96:	eba8 0807 	sub.w	r8, r8, r7
 8006c9a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006c9c:	e7c4      	b.n	8006c28 <_dtoa_r+0x1b0>
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006ca2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	dc35      	bgt.n	8006d14 <_dtoa_r+0x29c>
 8006ca8:	2301      	movs	r3, #1
 8006caa:	9300      	str	r3, [sp, #0]
 8006cac:	9307      	str	r3, [sp, #28]
 8006cae:	461a      	mov	r2, r3
 8006cb0:	920e      	str	r2, [sp, #56]	@ 0x38
 8006cb2:	e00b      	b.n	8006ccc <_dtoa_r+0x254>
 8006cb4:	2301      	movs	r3, #1
 8006cb6:	e7f3      	b.n	8006ca0 <_dtoa_r+0x228>
 8006cb8:	2300      	movs	r3, #0
 8006cba:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006cbc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006cbe:	18fb      	adds	r3, r7, r3
 8006cc0:	9300      	str	r3, [sp, #0]
 8006cc2:	3301      	adds	r3, #1
 8006cc4:	2b01      	cmp	r3, #1
 8006cc6:	9307      	str	r3, [sp, #28]
 8006cc8:	bfb8      	it	lt
 8006cca:	2301      	movlt	r3, #1
 8006ccc:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006cd0:	2100      	movs	r1, #0
 8006cd2:	2204      	movs	r2, #4
 8006cd4:	f102 0514 	add.w	r5, r2, #20
 8006cd8:	429d      	cmp	r5, r3
 8006cda:	d91f      	bls.n	8006d1c <_dtoa_r+0x2a4>
 8006cdc:	6041      	str	r1, [r0, #4]
 8006cde:	4658      	mov	r0, fp
 8006ce0:	f000 fd8e 	bl	8007800 <_Balloc>
 8006ce4:	4682      	mov	sl, r0
 8006ce6:	2800      	cmp	r0, #0
 8006ce8:	d13c      	bne.n	8006d64 <_dtoa_r+0x2ec>
 8006cea:	4b1b      	ldr	r3, [pc, #108]	@ (8006d58 <_dtoa_r+0x2e0>)
 8006cec:	4602      	mov	r2, r0
 8006cee:	f240 11af 	movw	r1, #431	@ 0x1af
 8006cf2:	e6d8      	b.n	8006aa6 <_dtoa_r+0x2e>
 8006cf4:	2301      	movs	r3, #1
 8006cf6:	e7e0      	b.n	8006cba <_dtoa_r+0x242>
 8006cf8:	2401      	movs	r4, #1
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	9309      	str	r3, [sp, #36]	@ 0x24
 8006cfe:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006d00:	f04f 33ff 	mov.w	r3, #4294967295
 8006d04:	9300      	str	r3, [sp, #0]
 8006d06:	9307      	str	r3, [sp, #28]
 8006d08:	2200      	movs	r2, #0
 8006d0a:	2312      	movs	r3, #18
 8006d0c:	e7d0      	b.n	8006cb0 <_dtoa_r+0x238>
 8006d0e:	2301      	movs	r3, #1
 8006d10:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006d12:	e7f5      	b.n	8006d00 <_dtoa_r+0x288>
 8006d14:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006d16:	9300      	str	r3, [sp, #0]
 8006d18:	9307      	str	r3, [sp, #28]
 8006d1a:	e7d7      	b.n	8006ccc <_dtoa_r+0x254>
 8006d1c:	3101      	adds	r1, #1
 8006d1e:	0052      	lsls	r2, r2, #1
 8006d20:	e7d8      	b.n	8006cd4 <_dtoa_r+0x25c>
 8006d22:	bf00      	nop
 8006d24:	f3af 8000 	nop.w
 8006d28:	636f4361 	.word	0x636f4361
 8006d2c:	3fd287a7 	.word	0x3fd287a7
 8006d30:	8b60c8b3 	.word	0x8b60c8b3
 8006d34:	3fc68a28 	.word	0x3fc68a28
 8006d38:	509f79fb 	.word	0x509f79fb
 8006d3c:	3fd34413 	.word	0x3fd34413
 8006d40:	08008f9a 	.word	0x08008f9a
 8006d44:	08008fb1 	.word	0x08008fb1
 8006d48:	7ff00000 	.word	0x7ff00000
 8006d4c:	08008f6a 	.word	0x08008f6a
 8006d50:	3ff80000 	.word	0x3ff80000
 8006d54:	080090a8 	.word	0x080090a8
 8006d58:	08009009 	.word	0x08009009
 8006d5c:	08008f96 	.word	0x08008f96
 8006d60:	08008f69 	.word	0x08008f69
 8006d64:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006d68:	6018      	str	r0, [r3, #0]
 8006d6a:	9b07      	ldr	r3, [sp, #28]
 8006d6c:	2b0e      	cmp	r3, #14
 8006d6e:	f200 80a4 	bhi.w	8006eba <_dtoa_r+0x442>
 8006d72:	2c00      	cmp	r4, #0
 8006d74:	f000 80a1 	beq.w	8006eba <_dtoa_r+0x442>
 8006d78:	2f00      	cmp	r7, #0
 8006d7a:	dd33      	ble.n	8006de4 <_dtoa_r+0x36c>
 8006d7c:	4bad      	ldr	r3, [pc, #692]	@ (8007034 <_dtoa_r+0x5bc>)
 8006d7e:	f007 020f 	and.w	r2, r7, #15
 8006d82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006d86:	ed93 7b00 	vldr	d7, [r3]
 8006d8a:	05f8      	lsls	r0, r7, #23
 8006d8c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006d90:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006d94:	d516      	bpl.n	8006dc4 <_dtoa_r+0x34c>
 8006d96:	4ba8      	ldr	r3, [pc, #672]	@ (8007038 <_dtoa_r+0x5c0>)
 8006d98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006d9c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006da0:	f7f9 fd74 	bl	800088c <__aeabi_ddiv>
 8006da4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006da8:	f004 040f 	and.w	r4, r4, #15
 8006dac:	2603      	movs	r6, #3
 8006dae:	4da2      	ldr	r5, [pc, #648]	@ (8007038 <_dtoa_r+0x5c0>)
 8006db0:	b954      	cbnz	r4, 8006dc8 <_dtoa_r+0x350>
 8006db2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006db6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006dba:	f7f9 fd67 	bl	800088c <__aeabi_ddiv>
 8006dbe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006dc2:	e028      	b.n	8006e16 <_dtoa_r+0x39e>
 8006dc4:	2602      	movs	r6, #2
 8006dc6:	e7f2      	b.n	8006dae <_dtoa_r+0x336>
 8006dc8:	07e1      	lsls	r1, r4, #31
 8006dca:	d508      	bpl.n	8006dde <_dtoa_r+0x366>
 8006dcc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006dd0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006dd4:	f7f9 fc30 	bl	8000638 <__aeabi_dmul>
 8006dd8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006ddc:	3601      	adds	r6, #1
 8006dde:	1064      	asrs	r4, r4, #1
 8006de0:	3508      	adds	r5, #8
 8006de2:	e7e5      	b.n	8006db0 <_dtoa_r+0x338>
 8006de4:	f000 80d2 	beq.w	8006f8c <_dtoa_r+0x514>
 8006de8:	427c      	negs	r4, r7
 8006dea:	4b92      	ldr	r3, [pc, #584]	@ (8007034 <_dtoa_r+0x5bc>)
 8006dec:	4d92      	ldr	r5, [pc, #584]	@ (8007038 <_dtoa_r+0x5c0>)
 8006dee:	f004 020f 	and.w	r2, r4, #15
 8006df2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dfa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006dfe:	f7f9 fc1b 	bl	8000638 <__aeabi_dmul>
 8006e02:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e06:	1124      	asrs	r4, r4, #4
 8006e08:	2300      	movs	r3, #0
 8006e0a:	2602      	movs	r6, #2
 8006e0c:	2c00      	cmp	r4, #0
 8006e0e:	f040 80b2 	bne.w	8006f76 <_dtoa_r+0x4fe>
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d1d3      	bne.n	8006dbe <_dtoa_r+0x346>
 8006e16:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006e18:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	f000 80b7 	beq.w	8006f90 <_dtoa_r+0x518>
 8006e22:	4b86      	ldr	r3, [pc, #536]	@ (800703c <_dtoa_r+0x5c4>)
 8006e24:	2200      	movs	r2, #0
 8006e26:	4620      	mov	r0, r4
 8006e28:	4629      	mov	r1, r5
 8006e2a:	f7f9 fe77 	bl	8000b1c <__aeabi_dcmplt>
 8006e2e:	2800      	cmp	r0, #0
 8006e30:	f000 80ae 	beq.w	8006f90 <_dtoa_r+0x518>
 8006e34:	9b07      	ldr	r3, [sp, #28]
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	f000 80aa 	beq.w	8006f90 <_dtoa_r+0x518>
 8006e3c:	9b00      	ldr	r3, [sp, #0]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	dd37      	ble.n	8006eb2 <_dtoa_r+0x43a>
 8006e42:	1e7b      	subs	r3, r7, #1
 8006e44:	9304      	str	r3, [sp, #16]
 8006e46:	4620      	mov	r0, r4
 8006e48:	4b7d      	ldr	r3, [pc, #500]	@ (8007040 <_dtoa_r+0x5c8>)
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	4629      	mov	r1, r5
 8006e4e:	f7f9 fbf3 	bl	8000638 <__aeabi_dmul>
 8006e52:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e56:	9c00      	ldr	r4, [sp, #0]
 8006e58:	3601      	adds	r6, #1
 8006e5a:	4630      	mov	r0, r6
 8006e5c:	f7f9 fb82 	bl	8000564 <__aeabi_i2d>
 8006e60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006e64:	f7f9 fbe8 	bl	8000638 <__aeabi_dmul>
 8006e68:	4b76      	ldr	r3, [pc, #472]	@ (8007044 <_dtoa_r+0x5cc>)
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	f7f9 fa2e 	bl	80002cc <__adddf3>
 8006e70:	4605      	mov	r5, r0
 8006e72:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006e76:	2c00      	cmp	r4, #0
 8006e78:	f040 808d 	bne.w	8006f96 <_dtoa_r+0x51e>
 8006e7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e80:	4b71      	ldr	r3, [pc, #452]	@ (8007048 <_dtoa_r+0x5d0>)
 8006e82:	2200      	movs	r2, #0
 8006e84:	f7f9 fa20 	bl	80002c8 <__aeabi_dsub>
 8006e88:	4602      	mov	r2, r0
 8006e8a:	460b      	mov	r3, r1
 8006e8c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006e90:	462a      	mov	r2, r5
 8006e92:	4633      	mov	r3, r6
 8006e94:	f7f9 fe60 	bl	8000b58 <__aeabi_dcmpgt>
 8006e98:	2800      	cmp	r0, #0
 8006e9a:	f040 828b 	bne.w	80073b4 <_dtoa_r+0x93c>
 8006e9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006ea2:	462a      	mov	r2, r5
 8006ea4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006ea8:	f7f9 fe38 	bl	8000b1c <__aeabi_dcmplt>
 8006eac:	2800      	cmp	r0, #0
 8006eae:	f040 8128 	bne.w	8007102 <_dtoa_r+0x68a>
 8006eb2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006eb6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006eba:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	f2c0 815a 	blt.w	8007176 <_dtoa_r+0x6fe>
 8006ec2:	2f0e      	cmp	r7, #14
 8006ec4:	f300 8157 	bgt.w	8007176 <_dtoa_r+0x6fe>
 8006ec8:	4b5a      	ldr	r3, [pc, #360]	@ (8007034 <_dtoa_r+0x5bc>)
 8006eca:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006ece:	ed93 7b00 	vldr	d7, [r3]
 8006ed2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	ed8d 7b00 	vstr	d7, [sp]
 8006eda:	da03      	bge.n	8006ee4 <_dtoa_r+0x46c>
 8006edc:	9b07      	ldr	r3, [sp, #28]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	f340 8101 	ble.w	80070e6 <_dtoa_r+0x66e>
 8006ee4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006ee8:	4656      	mov	r6, sl
 8006eea:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006eee:	4620      	mov	r0, r4
 8006ef0:	4629      	mov	r1, r5
 8006ef2:	f7f9 fccb 	bl	800088c <__aeabi_ddiv>
 8006ef6:	f7f9 fe4f 	bl	8000b98 <__aeabi_d2iz>
 8006efa:	4680      	mov	r8, r0
 8006efc:	f7f9 fb32 	bl	8000564 <__aeabi_i2d>
 8006f00:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006f04:	f7f9 fb98 	bl	8000638 <__aeabi_dmul>
 8006f08:	4602      	mov	r2, r0
 8006f0a:	460b      	mov	r3, r1
 8006f0c:	4620      	mov	r0, r4
 8006f0e:	4629      	mov	r1, r5
 8006f10:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006f14:	f7f9 f9d8 	bl	80002c8 <__aeabi_dsub>
 8006f18:	f806 4b01 	strb.w	r4, [r6], #1
 8006f1c:	9d07      	ldr	r5, [sp, #28]
 8006f1e:	eba6 040a 	sub.w	r4, r6, sl
 8006f22:	42a5      	cmp	r5, r4
 8006f24:	4602      	mov	r2, r0
 8006f26:	460b      	mov	r3, r1
 8006f28:	f040 8117 	bne.w	800715a <_dtoa_r+0x6e2>
 8006f2c:	f7f9 f9ce 	bl	80002cc <__adddf3>
 8006f30:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006f34:	4604      	mov	r4, r0
 8006f36:	460d      	mov	r5, r1
 8006f38:	f7f9 fe0e 	bl	8000b58 <__aeabi_dcmpgt>
 8006f3c:	2800      	cmp	r0, #0
 8006f3e:	f040 80f9 	bne.w	8007134 <_dtoa_r+0x6bc>
 8006f42:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006f46:	4620      	mov	r0, r4
 8006f48:	4629      	mov	r1, r5
 8006f4a:	f7f9 fddd 	bl	8000b08 <__aeabi_dcmpeq>
 8006f4e:	b118      	cbz	r0, 8006f58 <_dtoa_r+0x4e0>
 8006f50:	f018 0f01 	tst.w	r8, #1
 8006f54:	f040 80ee 	bne.w	8007134 <_dtoa_r+0x6bc>
 8006f58:	4649      	mov	r1, r9
 8006f5a:	4658      	mov	r0, fp
 8006f5c:	f000 fc90 	bl	8007880 <_Bfree>
 8006f60:	2300      	movs	r3, #0
 8006f62:	7033      	strb	r3, [r6, #0]
 8006f64:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006f66:	3701      	adds	r7, #1
 8006f68:	601f      	str	r7, [r3, #0]
 8006f6a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	f000 831d 	beq.w	80075ac <_dtoa_r+0xb34>
 8006f72:	601e      	str	r6, [r3, #0]
 8006f74:	e31a      	b.n	80075ac <_dtoa_r+0xb34>
 8006f76:	07e2      	lsls	r2, r4, #31
 8006f78:	d505      	bpl.n	8006f86 <_dtoa_r+0x50e>
 8006f7a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006f7e:	f7f9 fb5b 	bl	8000638 <__aeabi_dmul>
 8006f82:	3601      	adds	r6, #1
 8006f84:	2301      	movs	r3, #1
 8006f86:	1064      	asrs	r4, r4, #1
 8006f88:	3508      	adds	r5, #8
 8006f8a:	e73f      	b.n	8006e0c <_dtoa_r+0x394>
 8006f8c:	2602      	movs	r6, #2
 8006f8e:	e742      	b.n	8006e16 <_dtoa_r+0x39e>
 8006f90:	9c07      	ldr	r4, [sp, #28]
 8006f92:	9704      	str	r7, [sp, #16]
 8006f94:	e761      	b.n	8006e5a <_dtoa_r+0x3e2>
 8006f96:	4b27      	ldr	r3, [pc, #156]	@ (8007034 <_dtoa_r+0x5bc>)
 8006f98:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006f9a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006f9e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006fa2:	4454      	add	r4, sl
 8006fa4:	2900      	cmp	r1, #0
 8006fa6:	d053      	beq.n	8007050 <_dtoa_r+0x5d8>
 8006fa8:	4928      	ldr	r1, [pc, #160]	@ (800704c <_dtoa_r+0x5d4>)
 8006faa:	2000      	movs	r0, #0
 8006fac:	f7f9 fc6e 	bl	800088c <__aeabi_ddiv>
 8006fb0:	4633      	mov	r3, r6
 8006fb2:	462a      	mov	r2, r5
 8006fb4:	f7f9 f988 	bl	80002c8 <__aeabi_dsub>
 8006fb8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006fbc:	4656      	mov	r6, sl
 8006fbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006fc2:	f7f9 fde9 	bl	8000b98 <__aeabi_d2iz>
 8006fc6:	4605      	mov	r5, r0
 8006fc8:	f7f9 facc 	bl	8000564 <__aeabi_i2d>
 8006fcc:	4602      	mov	r2, r0
 8006fce:	460b      	mov	r3, r1
 8006fd0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006fd4:	f7f9 f978 	bl	80002c8 <__aeabi_dsub>
 8006fd8:	3530      	adds	r5, #48	@ 0x30
 8006fda:	4602      	mov	r2, r0
 8006fdc:	460b      	mov	r3, r1
 8006fde:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006fe2:	f806 5b01 	strb.w	r5, [r6], #1
 8006fe6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006fea:	f7f9 fd97 	bl	8000b1c <__aeabi_dcmplt>
 8006fee:	2800      	cmp	r0, #0
 8006ff0:	d171      	bne.n	80070d6 <_dtoa_r+0x65e>
 8006ff2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006ff6:	4911      	ldr	r1, [pc, #68]	@ (800703c <_dtoa_r+0x5c4>)
 8006ff8:	2000      	movs	r0, #0
 8006ffa:	f7f9 f965 	bl	80002c8 <__aeabi_dsub>
 8006ffe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007002:	f7f9 fd8b 	bl	8000b1c <__aeabi_dcmplt>
 8007006:	2800      	cmp	r0, #0
 8007008:	f040 8095 	bne.w	8007136 <_dtoa_r+0x6be>
 800700c:	42a6      	cmp	r6, r4
 800700e:	f43f af50 	beq.w	8006eb2 <_dtoa_r+0x43a>
 8007012:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007016:	4b0a      	ldr	r3, [pc, #40]	@ (8007040 <_dtoa_r+0x5c8>)
 8007018:	2200      	movs	r2, #0
 800701a:	f7f9 fb0d 	bl	8000638 <__aeabi_dmul>
 800701e:	4b08      	ldr	r3, [pc, #32]	@ (8007040 <_dtoa_r+0x5c8>)
 8007020:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007024:	2200      	movs	r2, #0
 8007026:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800702a:	f7f9 fb05 	bl	8000638 <__aeabi_dmul>
 800702e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007032:	e7c4      	b.n	8006fbe <_dtoa_r+0x546>
 8007034:	080090a8 	.word	0x080090a8
 8007038:	08009080 	.word	0x08009080
 800703c:	3ff00000 	.word	0x3ff00000
 8007040:	40240000 	.word	0x40240000
 8007044:	401c0000 	.word	0x401c0000
 8007048:	40140000 	.word	0x40140000
 800704c:	3fe00000 	.word	0x3fe00000
 8007050:	4631      	mov	r1, r6
 8007052:	4628      	mov	r0, r5
 8007054:	f7f9 faf0 	bl	8000638 <__aeabi_dmul>
 8007058:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800705c:	9415      	str	r4, [sp, #84]	@ 0x54
 800705e:	4656      	mov	r6, sl
 8007060:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007064:	f7f9 fd98 	bl	8000b98 <__aeabi_d2iz>
 8007068:	4605      	mov	r5, r0
 800706a:	f7f9 fa7b 	bl	8000564 <__aeabi_i2d>
 800706e:	4602      	mov	r2, r0
 8007070:	460b      	mov	r3, r1
 8007072:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007076:	f7f9 f927 	bl	80002c8 <__aeabi_dsub>
 800707a:	3530      	adds	r5, #48	@ 0x30
 800707c:	f806 5b01 	strb.w	r5, [r6], #1
 8007080:	4602      	mov	r2, r0
 8007082:	460b      	mov	r3, r1
 8007084:	42a6      	cmp	r6, r4
 8007086:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800708a:	f04f 0200 	mov.w	r2, #0
 800708e:	d124      	bne.n	80070da <_dtoa_r+0x662>
 8007090:	4bac      	ldr	r3, [pc, #688]	@ (8007344 <_dtoa_r+0x8cc>)
 8007092:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007096:	f7f9 f919 	bl	80002cc <__adddf3>
 800709a:	4602      	mov	r2, r0
 800709c:	460b      	mov	r3, r1
 800709e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80070a2:	f7f9 fd59 	bl	8000b58 <__aeabi_dcmpgt>
 80070a6:	2800      	cmp	r0, #0
 80070a8:	d145      	bne.n	8007136 <_dtoa_r+0x6be>
 80070aa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80070ae:	49a5      	ldr	r1, [pc, #660]	@ (8007344 <_dtoa_r+0x8cc>)
 80070b0:	2000      	movs	r0, #0
 80070b2:	f7f9 f909 	bl	80002c8 <__aeabi_dsub>
 80070b6:	4602      	mov	r2, r0
 80070b8:	460b      	mov	r3, r1
 80070ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80070be:	f7f9 fd2d 	bl	8000b1c <__aeabi_dcmplt>
 80070c2:	2800      	cmp	r0, #0
 80070c4:	f43f aef5 	beq.w	8006eb2 <_dtoa_r+0x43a>
 80070c8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80070ca:	1e73      	subs	r3, r6, #1
 80070cc:	9315      	str	r3, [sp, #84]	@ 0x54
 80070ce:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80070d2:	2b30      	cmp	r3, #48	@ 0x30
 80070d4:	d0f8      	beq.n	80070c8 <_dtoa_r+0x650>
 80070d6:	9f04      	ldr	r7, [sp, #16]
 80070d8:	e73e      	b.n	8006f58 <_dtoa_r+0x4e0>
 80070da:	4b9b      	ldr	r3, [pc, #620]	@ (8007348 <_dtoa_r+0x8d0>)
 80070dc:	f7f9 faac 	bl	8000638 <__aeabi_dmul>
 80070e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80070e4:	e7bc      	b.n	8007060 <_dtoa_r+0x5e8>
 80070e6:	d10c      	bne.n	8007102 <_dtoa_r+0x68a>
 80070e8:	4b98      	ldr	r3, [pc, #608]	@ (800734c <_dtoa_r+0x8d4>)
 80070ea:	2200      	movs	r2, #0
 80070ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 80070f0:	f7f9 faa2 	bl	8000638 <__aeabi_dmul>
 80070f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80070f8:	f7f9 fd24 	bl	8000b44 <__aeabi_dcmpge>
 80070fc:	2800      	cmp	r0, #0
 80070fe:	f000 8157 	beq.w	80073b0 <_dtoa_r+0x938>
 8007102:	2400      	movs	r4, #0
 8007104:	4625      	mov	r5, r4
 8007106:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007108:	43db      	mvns	r3, r3
 800710a:	9304      	str	r3, [sp, #16]
 800710c:	4656      	mov	r6, sl
 800710e:	2700      	movs	r7, #0
 8007110:	4621      	mov	r1, r4
 8007112:	4658      	mov	r0, fp
 8007114:	f000 fbb4 	bl	8007880 <_Bfree>
 8007118:	2d00      	cmp	r5, #0
 800711a:	d0dc      	beq.n	80070d6 <_dtoa_r+0x65e>
 800711c:	b12f      	cbz	r7, 800712a <_dtoa_r+0x6b2>
 800711e:	42af      	cmp	r7, r5
 8007120:	d003      	beq.n	800712a <_dtoa_r+0x6b2>
 8007122:	4639      	mov	r1, r7
 8007124:	4658      	mov	r0, fp
 8007126:	f000 fbab 	bl	8007880 <_Bfree>
 800712a:	4629      	mov	r1, r5
 800712c:	4658      	mov	r0, fp
 800712e:	f000 fba7 	bl	8007880 <_Bfree>
 8007132:	e7d0      	b.n	80070d6 <_dtoa_r+0x65e>
 8007134:	9704      	str	r7, [sp, #16]
 8007136:	4633      	mov	r3, r6
 8007138:	461e      	mov	r6, r3
 800713a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800713e:	2a39      	cmp	r2, #57	@ 0x39
 8007140:	d107      	bne.n	8007152 <_dtoa_r+0x6da>
 8007142:	459a      	cmp	sl, r3
 8007144:	d1f8      	bne.n	8007138 <_dtoa_r+0x6c0>
 8007146:	9a04      	ldr	r2, [sp, #16]
 8007148:	3201      	adds	r2, #1
 800714a:	9204      	str	r2, [sp, #16]
 800714c:	2230      	movs	r2, #48	@ 0x30
 800714e:	f88a 2000 	strb.w	r2, [sl]
 8007152:	781a      	ldrb	r2, [r3, #0]
 8007154:	3201      	adds	r2, #1
 8007156:	701a      	strb	r2, [r3, #0]
 8007158:	e7bd      	b.n	80070d6 <_dtoa_r+0x65e>
 800715a:	4b7b      	ldr	r3, [pc, #492]	@ (8007348 <_dtoa_r+0x8d0>)
 800715c:	2200      	movs	r2, #0
 800715e:	f7f9 fa6b 	bl	8000638 <__aeabi_dmul>
 8007162:	2200      	movs	r2, #0
 8007164:	2300      	movs	r3, #0
 8007166:	4604      	mov	r4, r0
 8007168:	460d      	mov	r5, r1
 800716a:	f7f9 fccd 	bl	8000b08 <__aeabi_dcmpeq>
 800716e:	2800      	cmp	r0, #0
 8007170:	f43f aebb 	beq.w	8006eea <_dtoa_r+0x472>
 8007174:	e6f0      	b.n	8006f58 <_dtoa_r+0x4e0>
 8007176:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007178:	2a00      	cmp	r2, #0
 800717a:	f000 80db 	beq.w	8007334 <_dtoa_r+0x8bc>
 800717e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007180:	2a01      	cmp	r2, #1
 8007182:	f300 80bf 	bgt.w	8007304 <_dtoa_r+0x88c>
 8007186:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007188:	2a00      	cmp	r2, #0
 800718a:	f000 80b7 	beq.w	80072fc <_dtoa_r+0x884>
 800718e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007192:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007194:	4646      	mov	r6, r8
 8007196:	9a08      	ldr	r2, [sp, #32]
 8007198:	2101      	movs	r1, #1
 800719a:	441a      	add	r2, r3
 800719c:	4658      	mov	r0, fp
 800719e:	4498      	add	r8, r3
 80071a0:	9208      	str	r2, [sp, #32]
 80071a2:	f000 fc21 	bl	80079e8 <__i2b>
 80071a6:	4605      	mov	r5, r0
 80071a8:	b15e      	cbz	r6, 80071c2 <_dtoa_r+0x74a>
 80071aa:	9b08      	ldr	r3, [sp, #32]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	dd08      	ble.n	80071c2 <_dtoa_r+0x74a>
 80071b0:	42b3      	cmp	r3, r6
 80071b2:	9a08      	ldr	r2, [sp, #32]
 80071b4:	bfa8      	it	ge
 80071b6:	4633      	movge	r3, r6
 80071b8:	eba8 0803 	sub.w	r8, r8, r3
 80071bc:	1af6      	subs	r6, r6, r3
 80071be:	1ad3      	subs	r3, r2, r3
 80071c0:	9308      	str	r3, [sp, #32]
 80071c2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80071c4:	b1f3      	cbz	r3, 8007204 <_dtoa_r+0x78c>
 80071c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	f000 80b7 	beq.w	800733c <_dtoa_r+0x8c4>
 80071ce:	b18c      	cbz	r4, 80071f4 <_dtoa_r+0x77c>
 80071d0:	4629      	mov	r1, r5
 80071d2:	4622      	mov	r2, r4
 80071d4:	4658      	mov	r0, fp
 80071d6:	f000 fcc7 	bl	8007b68 <__pow5mult>
 80071da:	464a      	mov	r2, r9
 80071dc:	4601      	mov	r1, r0
 80071de:	4605      	mov	r5, r0
 80071e0:	4658      	mov	r0, fp
 80071e2:	f000 fc17 	bl	8007a14 <__multiply>
 80071e6:	4649      	mov	r1, r9
 80071e8:	9004      	str	r0, [sp, #16]
 80071ea:	4658      	mov	r0, fp
 80071ec:	f000 fb48 	bl	8007880 <_Bfree>
 80071f0:	9b04      	ldr	r3, [sp, #16]
 80071f2:	4699      	mov	r9, r3
 80071f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80071f6:	1b1a      	subs	r2, r3, r4
 80071f8:	d004      	beq.n	8007204 <_dtoa_r+0x78c>
 80071fa:	4649      	mov	r1, r9
 80071fc:	4658      	mov	r0, fp
 80071fe:	f000 fcb3 	bl	8007b68 <__pow5mult>
 8007202:	4681      	mov	r9, r0
 8007204:	2101      	movs	r1, #1
 8007206:	4658      	mov	r0, fp
 8007208:	f000 fbee 	bl	80079e8 <__i2b>
 800720c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800720e:	4604      	mov	r4, r0
 8007210:	2b00      	cmp	r3, #0
 8007212:	f000 81cf 	beq.w	80075b4 <_dtoa_r+0xb3c>
 8007216:	461a      	mov	r2, r3
 8007218:	4601      	mov	r1, r0
 800721a:	4658      	mov	r0, fp
 800721c:	f000 fca4 	bl	8007b68 <__pow5mult>
 8007220:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007222:	2b01      	cmp	r3, #1
 8007224:	4604      	mov	r4, r0
 8007226:	f300 8095 	bgt.w	8007354 <_dtoa_r+0x8dc>
 800722a:	9b02      	ldr	r3, [sp, #8]
 800722c:	2b00      	cmp	r3, #0
 800722e:	f040 8087 	bne.w	8007340 <_dtoa_r+0x8c8>
 8007232:	9b03      	ldr	r3, [sp, #12]
 8007234:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007238:	2b00      	cmp	r3, #0
 800723a:	f040 8089 	bne.w	8007350 <_dtoa_r+0x8d8>
 800723e:	9b03      	ldr	r3, [sp, #12]
 8007240:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007244:	0d1b      	lsrs	r3, r3, #20
 8007246:	051b      	lsls	r3, r3, #20
 8007248:	b12b      	cbz	r3, 8007256 <_dtoa_r+0x7de>
 800724a:	9b08      	ldr	r3, [sp, #32]
 800724c:	3301      	adds	r3, #1
 800724e:	9308      	str	r3, [sp, #32]
 8007250:	f108 0801 	add.w	r8, r8, #1
 8007254:	2301      	movs	r3, #1
 8007256:	930a      	str	r3, [sp, #40]	@ 0x28
 8007258:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800725a:	2b00      	cmp	r3, #0
 800725c:	f000 81b0 	beq.w	80075c0 <_dtoa_r+0xb48>
 8007260:	6923      	ldr	r3, [r4, #16]
 8007262:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007266:	6918      	ldr	r0, [r3, #16]
 8007268:	f000 fb72 	bl	8007950 <__hi0bits>
 800726c:	f1c0 0020 	rsb	r0, r0, #32
 8007270:	9b08      	ldr	r3, [sp, #32]
 8007272:	4418      	add	r0, r3
 8007274:	f010 001f 	ands.w	r0, r0, #31
 8007278:	d077      	beq.n	800736a <_dtoa_r+0x8f2>
 800727a:	f1c0 0320 	rsb	r3, r0, #32
 800727e:	2b04      	cmp	r3, #4
 8007280:	dd6b      	ble.n	800735a <_dtoa_r+0x8e2>
 8007282:	9b08      	ldr	r3, [sp, #32]
 8007284:	f1c0 001c 	rsb	r0, r0, #28
 8007288:	4403      	add	r3, r0
 800728a:	4480      	add	r8, r0
 800728c:	4406      	add	r6, r0
 800728e:	9308      	str	r3, [sp, #32]
 8007290:	f1b8 0f00 	cmp.w	r8, #0
 8007294:	dd05      	ble.n	80072a2 <_dtoa_r+0x82a>
 8007296:	4649      	mov	r1, r9
 8007298:	4642      	mov	r2, r8
 800729a:	4658      	mov	r0, fp
 800729c:	f000 fcbe 	bl	8007c1c <__lshift>
 80072a0:	4681      	mov	r9, r0
 80072a2:	9b08      	ldr	r3, [sp, #32]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	dd05      	ble.n	80072b4 <_dtoa_r+0x83c>
 80072a8:	4621      	mov	r1, r4
 80072aa:	461a      	mov	r2, r3
 80072ac:	4658      	mov	r0, fp
 80072ae:	f000 fcb5 	bl	8007c1c <__lshift>
 80072b2:	4604      	mov	r4, r0
 80072b4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d059      	beq.n	800736e <_dtoa_r+0x8f6>
 80072ba:	4621      	mov	r1, r4
 80072bc:	4648      	mov	r0, r9
 80072be:	f000 fd19 	bl	8007cf4 <__mcmp>
 80072c2:	2800      	cmp	r0, #0
 80072c4:	da53      	bge.n	800736e <_dtoa_r+0x8f6>
 80072c6:	1e7b      	subs	r3, r7, #1
 80072c8:	9304      	str	r3, [sp, #16]
 80072ca:	4649      	mov	r1, r9
 80072cc:	2300      	movs	r3, #0
 80072ce:	220a      	movs	r2, #10
 80072d0:	4658      	mov	r0, fp
 80072d2:	f000 faf7 	bl	80078c4 <__multadd>
 80072d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80072d8:	4681      	mov	r9, r0
 80072da:	2b00      	cmp	r3, #0
 80072dc:	f000 8172 	beq.w	80075c4 <_dtoa_r+0xb4c>
 80072e0:	2300      	movs	r3, #0
 80072e2:	4629      	mov	r1, r5
 80072e4:	220a      	movs	r2, #10
 80072e6:	4658      	mov	r0, fp
 80072e8:	f000 faec 	bl	80078c4 <__multadd>
 80072ec:	9b00      	ldr	r3, [sp, #0]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	4605      	mov	r5, r0
 80072f2:	dc67      	bgt.n	80073c4 <_dtoa_r+0x94c>
 80072f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072f6:	2b02      	cmp	r3, #2
 80072f8:	dc41      	bgt.n	800737e <_dtoa_r+0x906>
 80072fa:	e063      	b.n	80073c4 <_dtoa_r+0x94c>
 80072fc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80072fe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007302:	e746      	b.n	8007192 <_dtoa_r+0x71a>
 8007304:	9b07      	ldr	r3, [sp, #28]
 8007306:	1e5c      	subs	r4, r3, #1
 8007308:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800730a:	42a3      	cmp	r3, r4
 800730c:	bfbf      	itttt	lt
 800730e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007310:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007312:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007314:	1ae3      	sublt	r3, r4, r3
 8007316:	bfb4      	ite	lt
 8007318:	18d2      	addlt	r2, r2, r3
 800731a:	1b1c      	subge	r4, r3, r4
 800731c:	9b07      	ldr	r3, [sp, #28]
 800731e:	bfbc      	itt	lt
 8007320:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007322:	2400      	movlt	r4, #0
 8007324:	2b00      	cmp	r3, #0
 8007326:	bfb5      	itete	lt
 8007328:	eba8 0603 	sublt.w	r6, r8, r3
 800732c:	9b07      	ldrge	r3, [sp, #28]
 800732e:	2300      	movlt	r3, #0
 8007330:	4646      	movge	r6, r8
 8007332:	e730      	b.n	8007196 <_dtoa_r+0x71e>
 8007334:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007336:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007338:	4646      	mov	r6, r8
 800733a:	e735      	b.n	80071a8 <_dtoa_r+0x730>
 800733c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800733e:	e75c      	b.n	80071fa <_dtoa_r+0x782>
 8007340:	2300      	movs	r3, #0
 8007342:	e788      	b.n	8007256 <_dtoa_r+0x7de>
 8007344:	3fe00000 	.word	0x3fe00000
 8007348:	40240000 	.word	0x40240000
 800734c:	40140000 	.word	0x40140000
 8007350:	9b02      	ldr	r3, [sp, #8]
 8007352:	e780      	b.n	8007256 <_dtoa_r+0x7de>
 8007354:	2300      	movs	r3, #0
 8007356:	930a      	str	r3, [sp, #40]	@ 0x28
 8007358:	e782      	b.n	8007260 <_dtoa_r+0x7e8>
 800735a:	d099      	beq.n	8007290 <_dtoa_r+0x818>
 800735c:	9a08      	ldr	r2, [sp, #32]
 800735e:	331c      	adds	r3, #28
 8007360:	441a      	add	r2, r3
 8007362:	4498      	add	r8, r3
 8007364:	441e      	add	r6, r3
 8007366:	9208      	str	r2, [sp, #32]
 8007368:	e792      	b.n	8007290 <_dtoa_r+0x818>
 800736a:	4603      	mov	r3, r0
 800736c:	e7f6      	b.n	800735c <_dtoa_r+0x8e4>
 800736e:	9b07      	ldr	r3, [sp, #28]
 8007370:	9704      	str	r7, [sp, #16]
 8007372:	2b00      	cmp	r3, #0
 8007374:	dc20      	bgt.n	80073b8 <_dtoa_r+0x940>
 8007376:	9300      	str	r3, [sp, #0]
 8007378:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800737a:	2b02      	cmp	r3, #2
 800737c:	dd1e      	ble.n	80073bc <_dtoa_r+0x944>
 800737e:	9b00      	ldr	r3, [sp, #0]
 8007380:	2b00      	cmp	r3, #0
 8007382:	f47f aec0 	bne.w	8007106 <_dtoa_r+0x68e>
 8007386:	4621      	mov	r1, r4
 8007388:	2205      	movs	r2, #5
 800738a:	4658      	mov	r0, fp
 800738c:	f000 fa9a 	bl	80078c4 <__multadd>
 8007390:	4601      	mov	r1, r0
 8007392:	4604      	mov	r4, r0
 8007394:	4648      	mov	r0, r9
 8007396:	f000 fcad 	bl	8007cf4 <__mcmp>
 800739a:	2800      	cmp	r0, #0
 800739c:	f77f aeb3 	ble.w	8007106 <_dtoa_r+0x68e>
 80073a0:	4656      	mov	r6, sl
 80073a2:	2331      	movs	r3, #49	@ 0x31
 80073a4:	f806 3b01 	strb.w	r3, [r6], #1
 80073a8:	9b04      	ldr	r3, [sp, #16]
 80073aa:	3301      	adds	r3, #1
 80073ac:	9304      	str	r3, [sp, #16]
 80073ae:	e6ae      	b.n	800710e <_dtoa_r+0x696>
 80073b0:	9c07      	ldr	r4, [sp, #28]
 80073b2:	9704      	str	r7, [sp, #16]
 80073b4:	4625      	mov	r5, r4
 80073b6:	e7f3      	b.n	80073a0 <_dtoa_r+0x928>
 80073b8:	9b07      	ldr	r3, [sp, #28]
 80073ba:	9300      	str	r3, [sp, #0]
 80073bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80073be:	2b00      	cmp	r3, #0
 80073c0:	f000 8104 	beq.w	80075cc <_dtoa_r+0xb54>
 80073c4:	2e00      	cmp	r6, #0
 80073c6:	dd05      	ble.n	80073d4 <_dtoa_r+0x95c>
 80073c8:	4629      	mov	r1, r5
 80073ca:	4632      	mov	r2, r6
 80073cc:	4658      	mov	r0, fp
 80073ce:	f000 fc25 	bl	8007c1c <__lshift>
 80073d2:	4605      	mov	r5, r0
 80073d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d05a      	beq.n	8007490 <_dtoa_r+0xa18>
 80073da:	6869      	ldr	r1, [r5, #4]
 80073dc:	4658      	mov	r0, fp
 80073de:	f000 fa0f 	bl	8007800 <_Balloc>
 80073e2:	4606      	mov	r6, r0
 80073e4:	b928      	cbnz	r0, 80073f2 <_dtoa_r+0x97a>
 80073e6:	4b84      	ldr	r3, [pc, #528]	@ (80075f8 <_dtoa_r+0xb80>)
 80073e8:	4602      	mov	r2, r0
 80073ea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80073ee:	f7ff bb5a 	b.w	8006aa6 <_dtoa_r+0x2e>
 80073f2:	692a      	ldr	r2, [r5, #16]
 80073f4:	3202      	adds	r2, #2
 80073f6:	0092      	lsls	r2, r2, #2
 80073f8:	f105 010c 	add.w	r1, r5, #12
 80073fc:	300c      	adds	r0, #12
 80073fe:	f001 f843 	bl	8008488 <memcpy>
 8007402:	2201      	movs	r2, #1
 8007404:	4631      	mov	r1, r6
 8007406:	4658      	mov	r0, fp
 8007408:	f000 fc08 	bl	8007c1c <__lshift>
 800740c:	f10a 0301 	add.w	r3, sl, #1
 8007410:	9307      	str	r3, [sp, #28]
 8007412:	9b00      	ldr	r3, [sp, #0]
 8007414:	4453      	add	r3, sl
 8007416:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007418:	9b02      	ldr	r3, [sp, #8]
 800741a:	f003 0301 	and.w	r3, r3, #1
 800741e:	462f      	mov	r7, r5
 8007420:	930a      	str	r3, [sp, #40]	@ 0x28
 8007422:	4605      	mov	r5, r0
 8007424:	9b07      	ldr	r3, [sp, #28]
 8007426:	4621      	mov	r1, r4
 8007428:	3b01      	subs	r3, #1
 800742a:	4648      	mov	r0, r9
 800742c:	9300      	str	r3, [sp, #0]
 800742e:	f7ff fa9a 	bl	8006966 <quorem>
 8007432:	4639      	mov	r1, r7
 8007434:	9002      	str	r0, [sp, #8]
 8007436:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800743a:	4648      	mov	r0, r9
 800743c:	f000 fc5a 	bl	8007cf4 <__mcmp>
 8007440:	462a      	mov	r2, r5
 8007442:	9008      	str	r0, [sp, #32]
 8007444:	4621      	mov	r1, r4
 8007446:	4658      	mov	r0, fp
 8007448:	f000 fc70 	bl	8007d2c <__mdiff>
 800744c:	68c2      	ldr	r2, [r0, #12]
 800744e:	4606      	mov	r6, r0
 8007450:	bb02      	cbnz	r2, 8007494 <_dtoa_r+0xa1c>
 8007452:	4601      	mov	r1, r0
 8007454:	4648      	mov	r0, r9
 8007456:	f000 fc4d 	bl	8007cf4 <__mcmp>
 800745a:	4602      	mov	r2, r0
 800745c:	4631      	mov	r1, r6
 800745e:	4658      	mov	r0, fp
 8007460:	920e      	str	r2, [sp, #56]	@ 0x38
 8007462:	f000 fa0d 	bl	8007880 <_Bfree>
 8007466:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007468:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800746a:	9e07      	ldr	r6, [sp, #28]
 800746c:	ea43 0102 	orr.w	r1, r3, r2
 8007470:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007472:	4319      	orrs	r1, r3
 8007474:	d110      	bne.n	8007498 <_dtoa_r+0xa20>
 8007476:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800747a:	d029      	beq.n	80074d0 <_dtoa_r+0xa58>
 800747c:	9b08      	ldr	r3, [sp, #32]
 800747e:	2b00      	cmp	r3, #0
 8007480:	dd02      	ble.n	8007488 <_dtoa_r+0xa10>
 8007482:	9b02      	ldr	r3, [sp, #8]
 8007484:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007488:	9b00      	ldr	r3, [sp, #0]
 800748a:	f883 8000 	strb.w	r8, [r3]
 800748e:	e63f      	b.n	8007110 <_dtoa_r+0x698>
 8007490:	4628      	mov	r0, r5
 8007492:	e7bb      	b.n	800740c <_dtoa_r+0x994>
 8007494:	2201      	movs	r2, #1
 8007496:	e7e1      	b.n	800745c <_dtoa_r+0x9e4>
 8007498:	9b08      	ldr	r3, [sp, #32]
 800749a:	2b00      	cmp	r3, #0
 800749c:	db04      	blt.n	80074a8 <_dtoa_r+0xa30>
 800749e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80074a0:	430b      	orrs	r3, r1
 80074a2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80074a4:	430b      	orrs	r3, r1
 80074a6:	d120      	bne.n	80074ea <_dtoa_r+0xa72>
 80074a8:	2a00      	cmp	r2, #0
 80074aa:	dded      	ble.n	8007488 <_dtoa_r+0xa10>
 80074ac:	4649      	mov	r1, r9
 80074ae:	2201      	movs	r2, #1
 80074b0:	4658      	mov	r0, fp
 80074b2:	f000 fbb3 	bl	8007c1c <__lshift>
 80074b6:	4621      	mov	r1, r4
 80074b8:	4681      	mov	r9, r0
 80074ba:	f000 fc1b 	bl	8007cf4 <__mcmp>
 80074be:	2800      	cmp	r0, #0
 80074c0:	dc03      	bgt.n	80074ca <_dtoa_r+0xa52>
 80074c2:	d1e1      	bne.n	8007488 <_dtoa_r+0xa10>
 80074c4:	f018 0f01 	tst.w	r8, #1
 80074c8:	d0de      	beq.n	8007488 <_dtoa_r+0xa10>
 80074ca:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80074ce:	d1d8      	bne.n	8007482 <_dtoa_r+0xa0a>
 80074d0:	9a00      	ldr	r2, [sp, #0]
 80074d2:	2339      	movs	r3, #57	@ 0x39
 80074d4:	7013      	strb	r3, [r2, #0]
 80074d6:	4633      	mov	r3, r6
 80074d8:	461e      	mov	r6, r3
 80074da:	3b01      	subs	r3, #1
 80074dc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80074e0:	2a39      	cmp	r2, #57	@ 0x39
 80074e2:	d052      	beq.n	800758a <_dtoa_r+0xb12>
 80074e4:	3201      	adds	r2, #1
 80074e6:	701a      	strb	r2, [r3, #0]
 80074e8:	e612      	b.n	8007110 <_dtoa_r+0x698>
 80074ea:	2a00      	cmp	r2, #0
 80074ec:	dd07      	ble.n	80074fe <_dtoa_r+0xa86>
 80074ee:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80074f2:	d0ed      	beq.n	80074d0 <_dtoa_r+0xa58>
 80074f4:	9a00      	ldr	r2, [sp, #0]
 80074f6:	f108 0301 	add.w	r3, r8, #1
 80074fa:	7013      	strb	r3, [r2, #0]
 80074fc:	e608      	b.n	8007110 <_dtoa_r+0x698>
 80074fe:	9b07      	ldr	r3, [sp, #28]
 8007500:	9a07      	ldr	r2, [sp, #28]
 8007502:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007506:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007508:	4293      	cmp	r3, r2
 800750a:	d028      	beq.n	800755e <_dtoa_r+0xae6>
 800750c:	4649      	mov	r1, r9
 800750e:	2300      	movs	r3, #0
 8007510:	220a      	movs	r2, #10
 8007512:	4658      	mov	r0, fp
 8007514:	f000 f9d6 	bl	80078c4 <__multadd>
 8007518:	42af      	cmp	r7, r5
 800751a:	4681      	mov	r9, r0
 800751c:	f04f 0300 	mov.w	r3, #0
 8007520:	f04f 020a 	mov.w	r2, #10
 8007524:	4639      	mov	r1, r7
 8007526:	4658      	mov	r0, fp
 8007528:	d107      	bne.n	800753a <_dtoa_r+0xac2>
 800752a:	f000 f9cb 	bl	80078c4 <__multadd>
 800752e:	4607      	mov	r7, r0
 8007530:	4605      	mov	r5, r0
 8007532:	9b07      	ldr	r3, [sp, #28]
 8007534:	3301      	adds	r3, #1
 8007536:	9307      	str	r3, [sp, #28]
 8007538:	e774      	b.n	8007424 <_dtoa_r+0x9ac>
 800753a:	f000 f9c3 	bl	80078c4 <__multadd>
 800753e:	4629      	mov	r1, r5
 8007540:	4607      	mov	r7, r0
 8007542:	2300      	movs	r3, #0
 8007544:	220a      	movs	r2, #10
 8007546:	4658      	mov	r0, fp
 8007548:	f000 f9bc 	bl	80078c4 <__multadd>
 800754c:	4605      	mov	r5, r0
 800754e:	e7f0      	b.n	8007532 <_dtoa_r+0xaba>
 8007550:	9b00      	ldr	r3, [sp, #0]
 8007552:	2b00      	cmp	r3, #0
 8007554:	bfcc      	ite	gt
 8007556:	461e      	movgt	r6, r3
 8007558:	2601      	movle	r6, #1
 800755a:	4456      	add	r6, sl
 800755c:	2700      	movs	r7, #0
 800755e:	4649      	mov	r1, r9
 8007560:	2201      	movs	r2, #1
 8007562:	4658      	mov	r0, fp
 8007564:	f000 fb5a 	bl	8007c1c <__lshift>
 8007568:	4621      	mov	r1, r4
 800756a:	4681      	mov	r9, r0
 800756c:	f000 fbc2 	bl	8007cf4 <__mcmp>
 8007570:	2800      	cmp	r0, #0
 8007572:	dcb0      	bgt.n	80074d6 <_dtoa_r+0xa5e>
 8007574:	d102      	bne.n	800757c <_dtoa_r+0xb04>
 8007576:	f018 0f01 	tst.w	r8, #1
 800757a:	d1ac      	bne.n	80074d6 <_dtoa_r+0xa5e>
 800757c:	4633      	mov	r3, r6
 800757e:	461e      	mov	r6, r3
 8007580:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007584:	2a30      	cmp	r2, #48	@ 0x30
 8007586:	d0fa      	beq.n	800757e <_dtoa_r+0xb06>
 8007588:	e5c2      	b.n	8007110 <_dtoa_r+0x698>
 800758a:	459a      	cmp	sl, r3
 800758c:	d1a4      	bne.n	80074d8 <_dtoa_r+0xa60>
 800758e:	9b04      	ldr	r3, [sp, #16]
 8007590:	3301      	adds	r3, #1
 8007592:	9304      	str	r3, [sp, #16]
 8007594:	2331      	movs	r3, #49	@ 0x31
 8007596:	f88a 3000 	strb.w	r3, [sl]
 800759a:	e5b9      	b.n	8007110 <_dtoa_r+0x698>
 800759c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800759e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80075fc <_dtoa_r+0xb84>
 80075a2:	b11b      	cbz	r3, 80075ac <_dtoa_r+0xb34>
 80075a4:	f10a 0308 	add.w	r3, sl, #8
 80075a8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80075aa:	6013      	str	r3, [r2, #0]
 80075ac:	4650      	mov	r0, sl
 80075ae:	b019      	add	sp, #100	@ 0x64
 80075b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075b6:	2b01      	cmp	r3, #1
 80075b8:	f77f ae37 	ble.w	800722a <_dtoa_r+0x7b2>
 80075bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80075be:	930a      	str	r3, [sp, #40]	@ 0x28
 80075c0:	2001      	movs	r0, #1
 80075c2:	e655      	b.n	8007270 <_dtoa_r+0x7f8>
 80075c4:	9b00      	ldr	r3, [sp, #0]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	f77f aed6 	ble.w	8007378 <_dtoa_r+0x900>
 80075cc:	4656      	mov	r6, sl
 80075ce:	4621      	mov	r1, r4
 80075d0:	4648      	mov	r0, r9
 80075d2:	f7ff f9c8 	bl	8006966 <quorem>
 80075d6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80075da:	f806 8b01 	strb.w	r8, [r6], #1
 80075de:	9b00      	ldr	r3, [sp, #0]
 80075e0:	eba6 020a 	sub.w	r2, r6, sl
 80075e4:	4293      	cmp	r3, r2
 80075e6:	ddb3      	ble.n	8007550 <_dtoa_r+0xad8>
 80075e8:	4649      	mov	r1, r9
 80075ea:	2300      	movs	r3, #0
 80075ec:	220a      	movs	r2, #10
 80075ee:	4658      	mov	r0, fp
 80075f0:	f000 f968 	bl	80078c4 <__multadd>
 80075f4:	4681      	mov	r9, r0
 80075f6:	e7ea      	b.n	80075ce <_dtoa_r+0xb56>
 80075f8:	08009009 	.word	0x08009009
 80075fc:	08008f8d 	.word	0x08008f8d

08007600 <_free_r>:
 8007600:	b538      	push	{r3, r4, r5, lr}
 8007602:	4605      	mov	r5, r0
 8007604:	2900      	cmp	r1, #0
 8007606:	d041      	beq.n	800768c <_free_r+0x8c>
 8007608:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800760c:	1f0c      	subs	r4, r1, #4
 800760e:	2b00      	cmp	r3, #0
 8007610:	bfb8      	it	lt
 8007612:	18e4      	addlt	r4, r4, r3
 8007614:	f000 f8e8 	bl	80077e8 <__malloc_lock>
 8007618:	4a1d      	ldr	r2, [pc, #116]	@ (8007690 <_free_r+0x90>)
 800761a:	6813      	ldr	r3, [r2, #0]
 800761c:	b933      	cbnz	r3, 800762c <_free_r+0x2c>
 800761e:	6063      	str	r3, [r4, #4]
 8007620:	6014      	str	r4, [r2, #0]
 8007622:	4628      	mov	r0, r5
 8007624:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007628:	f000 b8e4 	b.w	80077f4 <__malloc_unlock>
 800762c:	42a3      	cmp	r3, r4
 800762e:	d908      	bls.n	8007642 <_free_r+0x42>
 8007630:	6820      	ldr	r0, [r4, #0]
 8007632:	1821      	adds	r1, r4, r0
 8007634:	428b      	cmp	r3, r1
 8007636:	bf01      	itttt	eq
 8007638:	6819      	ldreq	r1, [r3, #0]
 800763a:	685b      	ldreq	r3, [r3, #4]
 800763c:	1809      	addeq	r1, r1, r0
 800763e:	6021      	streq	r1, [r4, #0]
 8007640:	e7ed      	b.n	800761e <_free_r+0x1e>
 8007642:	461a      	mov	r2, r3
 8007644:	685b      	ldr	r3, [r3, #4]
 8007646:	b10b      	cbz	r3, 800764c <_free_r+0x4c>
 8007648:	42a3      	cmp	r3, r4
 800764a:	d9fa      	bls.n	8007642 <_free_r+0x42>
 800764c:	6811      	ldr	r1, [r2, #0]
 800764e:	1850      	adds	r0, r2, r1
 8007650:	42a0      	cmp	r0, r4
 8007652:	d10b      	bne.n	800766c <_free_r+0x6c>
 8007654:	6820      	ldr	r0, [r4, #0]
 8007656:	4401      	add	r1, r0
 8007658:	1850      	adds	r0, r2, r1
 800765a:	4283      	cmp	r3, r0
 800765c:	6011      	str	r1, [r2, #0]
 800765e:	d1e0      	bne.n	8007622 <_free_r+0x22>
 8007660:	6818      	ldr	r0, [r3, #0]
 8007662:	685b      	ldr	r3, [r3, #4]
 8007664:	6053      	str	r3, [r2, #4]
 8007666:	4408      	add	r0, r1
 8007668:	6010      	str	r0, [r2, #0]
 800766a:	e7da      	b.n	8007622 <_free_r+0x22>
 800766c:	d902      	bls.n	8007674 <_free_r+0x74>
 800766e:	230c      	movs	r3, #12
 8007670:	602b      	str	r3, [r5, #0]
 8007672:	e7d6      	b.n	8007622 <_free_r+0x22>
 8007674:	6820      	ldr	r0, [r4, #0]
 8007676:	1821      	adds	r1, r4, r0
 8007678:	428b      	cmp	r3, r1
 800767a:	bf04      	itt	eq
 800767c:	6819      	ldreq	r1, [r3, #0]
 800767e:	685b      	ldreq	r3, [r3, #4]
 8007680:	6063      	str	r3, [r4, #4]
 8007682:	bf04      	itt	eq
 8007684:	1809      	addeq	r1, r1, r0
 8007686:	6021      	streq	r1, [r4, #0]
 8007688:	6054      	str	r4, [r2, #4]
 800768a:	e7ca      	b.n	8007622 <_free_r+0x22>
 800768c:	bd38      	pop	{r3, r4, r5, pc}
 800768e:	bf00      	nop
 8007690:	20000950 	.word	0x20000950

08007694 <malloc>:
 8007694:	4b02      	ldr	r3, [pc, #8]	@ (80076a0 <malloc+0xc>)
 8007696:	4601      	mov	r1, r0
 8007698:	6818      	ldr	r0, [r3, #0]
 800769a:	f000 b825 	b.w	80076e8 <_malloc_r>
 800769e:	bf00      	nop
 80076a0:	20000028 	.word	0x20000028

080076a4 <sbrk_aligned>:
 80076a4:	b570      	push	{r4, r5, r6, lr}
 80076a6:	4e0f      	ldr	r6, [pc, #60]	@ (80076e4 <sbrk_aligned+0x40>)
 80076a8:	460c      	mov	r4, r1
 80076aa:	6831      	ldr	r1, [r6, #0]
 80076ac:	4605      	mov	r5, r0
 80076ae:	b911      	cbnz	r1, 80076b6 <sbrk_aligned+0x12>
 80076b0:	f000 feda 	bl	8008468 <_sbrk_r>
 80076b4:	6030      	str	r0, [r6, #0]
 80076b6:	4621      	mov	r1, r4
 80076b8:	4628      	mov	r0, r5
 80076ba:	f000 fed5 	bl	8008468 <_sbrk_r>
 80076be:	1c43      	adds	r3, r0, #1
 80076c0:	d103      	bne.n	80076ca <sbrk_aligned+0x26>
 80076c2:	f04f 34ff 	mov.w	r4, #4294967295
 80076c6:	4620      	mov	r0, r4
 80076c8:	bd70      	pop	{r4, r5, r6, pc}
 80076ca:	1cc4      	adds	r4, r0, #3
 80076cc:	f024 0403 	bic.w	r4, r4, #3
 80076d0:	42a0      	cmp	r0, r4
 80076d2:	d0f8      	beq.n	80076c6 <sbrk_aligned+0x22>
 80076d4:	1a21      	subs	r1, r4, r0
 80076d6:	4628      	mov	r0, r5
 80076d8:	f000 fec6 	bl	8008468 <_sbrk_r>
 80076dc:	3001      	adds	r0, #1
 80076de:	d1f2      	bne.n	80076c6 <sbrk_aligned+0x22>
 80076e0:	e7ef      	b.n	80076c2 <sbrk_aligned+0x1e>
 80076e2:	bf00      	nop
 80076e4:	2000094c 	.word	0x2000094c

080076e8 <_malloc_r>:
 80076e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80076ec:	1ccd      	adds	r5, r1, #3
 80076ee:	f025 0503 	bic.w	r5, r5, #3
 80076f2:	3508      	adds	r5, #8
 80076f4:	2d0c      	cmp	r5, #12
 80076f6:	bf38      	it	cc
 80076f8:	250c      	movcc	r5, #12
 80076fa:	2d00      	cmp	r5, #0
 80076fc:	4606      	mov	r6, r0
 80076fe:	db01      	blt.n	8007704 <_malloc_r+0x1c>
 8007700:	42a9      	cmp	r1, r5
 8007702:	d904      	bls.n	800770e <_malloc_r+0x26>
 8007704:	230c      	movs	r3, #12
 8007706:	6033      	str	r3, [r6, #0]
 8007708:	2000      	movs	r0, #0
 800770a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800770e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80077e4 <_malloc_r+0xfc>
 8007712:	f000 f869 	bl	80077e8 <__malloc_lock>
 8007716:	f8d8 3000 	ldr.w	r3, [r8]
 800771a:	461c      	mov	r4, r3
 800771c:	bb44      	cbnz	r4, 8007770 <_malloc_r+0x88>
 800771e:	4629      	mov	r1, r5
 8007720:	4630      	mov	r0, r6
 8007722:	f7ff ffbf 	bl	80076a4 <sbrk_aligned>
 8007726:	1c43      	adds	r3, r0, #1
 8007728:	4604      	mov	r4, r0
 800772a:	d158      	bne.n	80077de <_malloc_r+0xf6>
 800772c:	f8d8 4000 	ldr.w	r4, [r8]
 8007730:	4627      	mov	r7, r4
 8007732:	2f00      	cmp	r7, #0
 8007734:	d143      	bne.n	80077be <_malloc_r+0xd6>
 8007736:	2c00      	cmp	r4, #0
 8007738:	d04b      	beq.n	80077d2 <_malloc_r+0xea>
 800773a:	6823      	ldr	r3, [r4, #0]
 800773c:	4639      	mov	r1, r7
 800773e:	4630      	mov	r0, r6
 8007740:	eb04 0903 	add.w	r9, r4, r3
 8007744:	f000 fe90 	bl	8008468 <_sbrk_r>
 8007748:	4581      	cmp	r9, r0
 800774a:	d142      	bne.n	80077d2 <_malloc_r+0xea>
 800774c:	6821      	ldr	r1, [r4, #0]
 800774e:	1a6d      	subs	r5, r5, r1
 8007750:	4629      	mov	r1, r5
 8007752:	4630      	mov	r0, r6
 8007754:	f7ff ffa6 	bl	80076a4 <sbrk_aligned>
 8007758:	3001      	adds	r0, #1
 800775a:	d03a      	beq.n	80077d2 <_malloc_r+0xea>
 800775c:	6823      	ldr	r3, [r4, #0]
 800775e:	442b      	add	r3, r5
 8007760:	6023      	str	r3, [r4, #0]
 8007762:	f8d8 3000 	ldr.w	r3, [r8]
 8007766:	685a      	ldr	r2, [r3, #4]
 8007768:	bb62      	cbnz	r2, 80077c4 <_malloc_r+0xdc>
 800776a:	f8c8 7000 	str.w	r7, [r8]
 800776e:	e00f      	b.n	8007790 <_malloc_r+0xa8>
 8007770:	6822      	ldr	r2, [r4, #0]
 8007772:	1b52      	subs	r2, r2, r5
 8007774:	d420      	bmi.n	80077b8 <_malloc_r+0xd0>
 8007776:	2a0b      	cmp	r2, #11
 8007778:	d917      	bls.n	80077aa <_malloc_r+0xc2>
 800777a:	1961      	adds	r1, r4, r5
 800777c:	42a3      	cmp	r3, r4
 800777e:	6025      	str	r5, [r4, #0]
 8007780:	bf18      	it	ne
 8007782:	6059      	strne	r1, [r3, #4]
 8007784:	6863      	ldr	r3, [r4, #4]
 8007786:	bf08      	it	eq
 8007788:	f8c8 1000 	streq.w	r1, [r8]
 800778c:	5162      	str	r2, [r4, r5]
 800778e:	604b      	str	r3, [r1, #4]
 8007790:	4630      	mov	r0, r6
 8007792:	f000 f82f 	bl	80077f4 <__malloc_unlock>
 8007796:	f104 000b 	add.w	r0, r4, #11
 800779a:	1d23      	adds	r3, r4, #4
 800779c:	f020 0007 	bic.w	r0, r0, #7
 80077a0:	1ac2      	subs	r2, r0, r3
 80077a2:	bf1c      	itt	ne
 80077a4:	1a1b      	subne	r3, r3, r0
 80077a6:	50a3      	strne	r3, [r4, r2]
 80077a8:	e7af      	b.n	800770a <_malloc_r+0x22>
 80077aa:	6862      	ldr	r2, [r4, #4]
 80077ac:	42a3      	cmp	r3, r4
 80077ae:	bf0c      	ite	eq
 80077b0:	f8c8 2000 	streq.w	r2, [r8]
 80077b4:	605a      	strne	r2, [r3, #4]
 80077b6:	e7eb      	b.n	8007790 <_malloc_r+0xa8>
 80077b8:	4623      	mov	r3, r4
 80077ba:	6864      	ldr	r4, [r4, #4]
 80077bc:	e7ae      	b.n	800771c <_malloc_r+0x34>
 80077be:	463c      	mov	r4, r7
 80077c0:	687f      	ldr	r7, [r7, #4]
 80077c2:	e7b6      	b.n	8007732 <_malloc_r+0x4a>
 80077c4:	461a      	mov	r2, r3
 80077c6:	685b      	ldr	r3, [r3, #4]
 80077c8:	42a3      	cmp	r3, r4
 80077ca:	d1fb      	bne.n	80077c4 <_malloc_r+0xdc>
 80077cc:	2300      	movs	r3, #0
 80077ce:	6053      	str	r3, [r2, #4]
 80077d0:	e7de      	b.n	8007790 <_malloc_r+0xa8>
 80077d2:	230c      	movs	r3, #12
 80077d4:	6033      	str	r3, [r6, #0]
 80077d6:	4630      	mov	r0, r6
 80077d8:	f000 f80c 	bl	80077f4 <__malloc_unlock>
 80077dc:	e794      	b.n	8007708 <_malloc_r+0x20>
 80077de:	6005      	str	r5, [r0, #0]
 80077e0:	e7d6      	b.n	8007790 <_malloc_r+0xa8>
 80077e2:	bf00      	nop
 80077e4:	20000950 	.word	0x20000950

080077e8 <__malloc_lock>:
 80077e8:	4801      	ldr	r0, [pc, #4]	@ (80077f0 <__malloc_lock+0x8>)
 80077ea:	f7ff b8ba 	b.w	8006962 <__retarget_lock_acquire_recursive>
 80077ee:	bf00      	nop
 80077f0:	20000948 	.word	0x20000948

080077f4 <__malloc_unlock>:
 80077f4:	4801      	ldr	r0, [pc, #4]	@ (80077fc <__malloc_unlock+0x8>)
 80077f6:	f7ff b8b5 	b.w	8006964 <__retarget_lock_release_recursive>
 80077fa:	bf00      	nop
 80077fc:	20000948 	.word	0x20000948

08007800 <_Balloc>:
 8007800:	b570      	push	{r4, r5, r6, lr}
 8007802:	69c6      	ldr	r6, [r0, #28]
 8007804:	4604      	mov	r4, r0
 8007806:	460d      	mov	r5, r1
 8007808:	b976      	cbnz	r6, 8007828 <_Balloc+0x28>
 800780a:	2010      	movs	r0, #16
 800780c:	f7ff ff42 	bl	8007694 <malloc>
 8007810:	4602      	mov	r2, r0
 8007812:	61e0      	str	r0, [r4, #28]
 8007814:	b920      	cbnz	r0, 8007820 <_Balloc+0x20>
 8007816:	4b18      	ldr	r3, [pc, #96]	@ (8007878 <_Balloc+0x78>)
 8007818:	4818      	ldr	r0, [pc, #96]	@ (800787c <_Balloc+0x7c>)
 800781a:	216b      	movs	r1, #107	@ 0x6b
 800781c:	f000 fe42 	bl	80084a4 <__assert_func>
 8007820:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007824:	6006      	str	r6, [r0, #0]
 8007826:	60c6      	str	r6, [r0, #12]
 8007828:	69e6      	ldr	r6, [r4, #28]
 800782a:	68f3      	ldr	r3, [r6, #12]
 800782c:	b183      	cbz	r3, 8007850 <_Balloc+0x50>
 800782e:	69e3      	ldr	r3, [r4, #28]
 8007830:	68db      	ldr	r3, [r3, #12]
 8007832:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007836:	b9b8      	cbnz	r0, 8007868 <_Balloc+0x68>
 8007838:	2101      	movs	r1, #1
 800783a:	fa01 f605 	lsl.w	r6, r1, r5
 800783e:	1d72      	adds	r2, r6, #5
 8007840:	0092      	lsls	r2, r2, #2
 8007842:	4620      	mov	r0, r4
 8007844:	f000 fe4c 	bl	80084e0 <_calloc_r>
 8007848:	b160      	cbz	r0, 8007864 <_Balloc+0x64>
 800784a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800784e:	e00e      	b.n	800786e <_Balloc+0x6e>
 8007850:	2221      	movs	r2, #33	@ 0x21
 8007852:	2104      	movs	r1, #4
 8007854:	4620      	mov	r0, r4
 8007856:	f000 fe43 	bl	80084e0 <_calloc_r>
 800785a:	69e3      	ldr	r3, [r4, #28]
 800785c:	60f0      	str	r0, [r6, #12]
 800785e:	68db      	ldr	r3, [r3, #12]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d1e4      	bne.n	800782e <_Balloc+0x2e>
 8007864:	2000      	movs	r0, #0
 8007866:	bd70      	pop	{r4, r5, r6, pc}
 8007868:	6802      	ldr	r2, [r0, #0]
 800786a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800786e:	2300      	movs	r3, #0
 8007870:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007874:	e7f7      	b.n	8007866 <_Balloc+0x66>
 8007876:	bf00      	nop
 8007878:	08008f9a 	.word	0x08008f9a
 800787c:	0800901a 	.word	0x0800901a

08007880 <_Bfree>:
 8007880:	b570      	push	{r4, r5, r6, lr}
 8007882:	69c6      	ldr	r6, [r0, #28]
 8007884:	4605      	mov	r5, r0
 8007886:	460c      	mov	r4, r1
 8007888:	b976      	cbnz	r6, 80078a8 <_Bfree+0x28>
 800788a:	2010      	movs	r0, #16
 800788c:	f7ff ff02 	bl	8007694 <malloc>
 8007890:	4602      	mov	r2, r0
 8007892:	61e8      	str	r0, [r5, #28]
 8007894:	b920      	cbnz	r0, 80078a0 <_Bfree+0x20>
 8007896:	4b09      	ldr	r3, [pc, #36]	@ (80078bc <_Bfree+0x3c>)
 8007898:	4809      	ldr	r0, [pc, #36]	@ (80078c0 <_Bfree+0x40>)
 800789a:	218f      	movs	r1, #143	@ 0x8f
 800789c:	f000 fe02 	bl	80084a4 <__assert_func>
 80078a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80078a4:	6006      	str	r6, [r0, #0]
 80078a6:	60c6      	str	r6, [r0, #12]
 80078a8:	b13c      	cbz	r4, 80078ba <_Bfree+0x3a>
 80078aa:	69eb      	ldr	r3, [r5, #28]
 80078ac:	6862      	ldr	r2, [r4, #4]
 80078ae:	68db      	ldr	r3, [r3, #12]
 80078b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80078b4:	6021      	str	r1, [r4, #0]
 80078b6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80078ba:	bd70      	pop	{r4, r5, r6, pc}
 80078bc:	08008f9a 	.word	0x08008f9a
 80078c0:	0800901a 	.word	0x0800901a

080078c4 <__multadd>:
 80078c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078c8:	690d      	ldr	r5, [r1, #16]
 80078ca:	4607      	mov	r7, r0
 80078cc:	460c      	mov	r4, r1
 80078ce:	461e      	mov	r6, r3
 80078d0:	f101 0c14 	add.w	ip, r1, #20
 80078d4:	2000      	movs	r0, #0
 80078d6:	f8dc 3000 	ldr.w	r3, [ip]
 80078da:	b299      	uxth	r1, r3
 80078dc:	fb02 6101 	mla	r1, r2, r1, r6
 80078e0:	0c1e      	lsrs	r6, r3, #16
 80078e2:	0c0b      	lsrs	r3, r1, #16
 80078e4:	fb02 3306 	mla	r3, r2, r6, r3
 80078e8:	b289      	uxth	r1, r1
 80078ea:	3001      	adds	r0, #1
 80078ec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80078f0:	4285      	cmp	r5, r0
 80078f2:	f84c 1b04 	str.w	r1, [ip], #4
 80078f6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80078fa:	dcec      	bgt.n	80078d6 <__multadd+0x12>
 80078fc:	b30e      	cbz	r6, 8007942 <__multadd+0x7e>
 80078fe:	68a3      	ldr	r3, [r4, #8]
 8007900:	42ab      	cmp	r3, r5
 8007902:	dc19      	bgt.n	8007938 <__multadd+0x74>
 8007904:	6861      	ldr	r1, [r4, #4]
 8007906:	4638      	mov	r0, r7
 8007908:	3101      	adds	r1, #1
 800790a:	f7ff ff79 	bl	8007800 <_Balloc>
 800790e:	4680      	mov	r8, r0
 8007910:	b928      	cbnz	r0, 800791e <__multadd+0x5a>
 8007912:	4602      	mov	r2, r0
 8007914:	4b0c      	ldr	r3, [pc, #48]	@ (8007948 <__multadd+0x84>)
 8007916:	480d      	ldr	r0, [pc, #52]	@ (800794c <__multadd+0x88>)
 8007918:	21ba      	movs	r1, #186	@ 0xba
 800791a:	f000 fdc3 	bl	80084a4 <__assert_func>
 800791e:	6922      	ldr	r2, [r4, #16]
 8007920:	3202      	adds	r2, #2
 8007922:	f104 010c 	add.w	r1, r4, #12
 8007926:	0092      	lsls	r2, r2, #2
 8007928:	300c      	adds	r0, #12
 800792a:	f000 fdad 	bl	8008488 <memcpy>
 800792e:	4621      	mov	r1, r4
 8007930:	4638      	mov	r0, r7
 8007932:	f7ff ffa5 	bl	8007880 <_Bfree>
 8007936:	4644      	mov	r4, r8
 8007938:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800793c:	3501      	adds	r5, #1
 800793e:	615e      	str	r6, [r3, #20]
 8007940:	6125      	str	r5, [r4, #16]
 8007942:	4620      	mov	r0, r4
 8007944:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007948:	08009009 	.word	0x08009009
 800794c:	0800901a 	.word	0x0800901a

08007950 <__hi0bits>:
 8007950:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007954:	4603      	mov	r3, r0
 8007956:	bf36      	itet	cc
 8007958:	0403      	lslcc	r3, r0, #16
 800795a:	2000      	movcs	r0, #0
 800795c:	2010      	movcc	r0, #16
 800795e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007962:	bf3c      	itt	cc
 8007964:	021b      	lslcc	r3, r3, #8
 8007966:	3008      	addcc	r0, #8
 8007968:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800796c:	bf3c      	itt	cc
 800796e:	011b      	lslcc	r3, r3, #4
 8007970:	3004      	addcc	r0, #4
 8007972:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007976:	bf3c      	itt	cc
 8007978:	009b      	lslcc	r3, r3, #2
 800797a:	3002      	addcc	r0, #2
 800797c:	2b00      	cmp	r3, #0
 800797e:	db05      	blt.n	800798c <__hi0bits+0x3c>
 8007980:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007984:	f100 0001 	add.w	r0, r0, #1
 8007988:	bf08      	it	eq
 800798a:	2020      	moveq	r0, #32
 800798c:	4770      	bx	lr

0800798e <__lo0bits>:
 800798e:	6803      	ldr	r3, [r0, #0]
 8007990:	4602      	mov	r2, r0
 8007992:	f013 0007 	ands.w	r0, r3, #7
 8007996:	d00b      	beq.n	80079b0 <__lo0bits+0x22>
 8007998:	07d9      	lsls	r1, r3, #31
 800799a:	d421      	bmi.n	80079e0 <__lo0bits+0x52>
 800799c:	0798      	lsls	r0, r3, #30
 800799e:	bf49      	itett	mi
 80079a0:	085b      	lsrmi	r3, r3, #1
 80079a2:	089b      	lsrpl	r3, r3, #2
 80079a4:	2001      	movmi	r0, #1
 80079a6:	6013      	strmi	r3, [r2, #0]
 80079a8:	bf5c      	itt	pl
 80079aa:	6013      	strpl	r3, [r2, #0]
 80079ac:	2002      	movpl	r0, #2
 80079ae:	4770      	bx	lr
 80079b0:	b299      	uxth	r1, r3
 80079b2:	b909      	cbnz	r1, 80079b8 <__lo0bits+0x2a>
 80079b4:	0c1b      	lsrs	r3, r3, #16
 80079b6:	2010      	movs	r0, #16
 80079b8:	b2d9      	uxtb	r1, r3
 80079ba:	b909      	cbnz	r1, 80079c0 <__lo0bits+0x32>
 80079bc:	3008      	adds	r0, #8
 80079be:	0a1b      	lsrs	r3, r3, #8
 80079c0:	0719      	lsls	r1, r3, #28
 80079c2:	bf04      	itt	eq
 80079c4:	091b      	lsreq	r3, r3, #4
 80079c6:	3004      	addeq	r0, #4
 80079c8:	0799      	lsls	r1, r3, #30
 80079ca:	bf04      	itt	eq
 80079cc:	089b      	lsreq	r3, r3, #2
 80079ce:	3002      	addeq	r0, #2
 80079d0:	07d9      	lsls	r1, r3, #31
 80079d2:	d403      	bmi.n	80079dc <__lo0bits+0x4e>
 80079d4:	085b      	lsrs	r3, r3, #1
 80079d6:	f100 0001 	add.w	r0, r0, #1
 80079da:	d003      	beq.n	80079e4 <__lo0bits+0x56>
 80079dc:	6013      	str	r3, [r2, #0]
 80079de:	4770      	bx	lr
 80079e0:	2000      	movs	r0, #0
 80079e2:	4770      	bx	lr
 80079e4:	2020      	movs	r0, #32
 80079e6:	4770      	bx	lr

080079e8 <__i2b>:
 80079e8:	b510      	push	{r4, lr}
 80079ea:	460c      	mov	r4, r1
 80079ec:	2101      	movs	r1, #1
 80079ee:	f7ff ff07 	bl	8007800 <_Balloc>
 80079f2:	4602      	mov	r2, r0
 80079f4:	b928      	cbnz	r0, 8007a02 <__i2b+0x1a>
 80079f6:	4b05      	ldr	r3, [pc, #20]	@ (8007a0c <__i2b+0x24>)
 80079f8:	4805      	ldr	r0, [pc, #20]	@ (8007a10 <__i2b+0x28>)
 80079fa:	f240 1145 	movw	r1, #325	@ 0x145
 80079fe:	f000 fd51 	bl	80084a4 <__assert_func>
 8007a02:	2301      	movs	r3, #1
 8007a04:	6144      	str	r4, [r0, #20]
 8007a06:	6103      	str	r3, [r0, #16]
 8007a08:	bd10      	pop	{r4, pc}
 8007a0a:	bf00      	nop
 8007a0c:	08009009 	.word	0x08009009
 8007a10:	0800901a 	.word	0x0800901a

08007a14 <__multiply>:
 8007a14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a18:	4614      	mov	r4, r2
 8007a1a:	690a      	ldr	r2, [r1, #16]
 8007a1c:	6923      	ldr	r3, [r4, #16]
 8007a1e:	429a      	cmp	r2, r3
 8007a20:	bfa8      	it	ge
 8007a22:	4623      	movge	r3, r4
 8007a24:	460f      	mov	r7, r1
 8007a26:	bfa4      	itt	ge
 8007a28:	460c      	movge	r4, r1
 8007a2a:	461f      	movge	r7, r3
 8007a2c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007a30:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007a34:	68a3      	ldr	r3, [r4, #8]
 8007a36:	6861      	ldr	r1, [r4, #4]
 8007a38:	eb0a 0609 	add.w	r6, sl, r9
 8007a3c:	42b3      	cmp	r3, r6
 8007a3e:	b085      	sub	sp, #20
 8007a40:	bfb8      	it	lt
 8007a42:	3101      	addlt	r1, #1
 8007a44:	f7ff fedc 	bl	8007800 <_Balloc>
 8007a48:	b930      	cbnz	r0, 8007a58 <__multiply+0x44>
 8007a4a:	4602      	mov	r2, r0
 8007a4c:	4b44      	ldr	r3, [pc, #272]	@ (8007b60 <__multiply+0x14c>)
 8007a4e:	4845      	ldr	r0, [pc, #276]	@ (8007b64 <__multiply+0x150>)
 8007a50:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007a54:	f000 fd26 	bl	80084a4 <__assert_func>
 8007a58:	f100 0514 	add.w	r5, r0, #20
 8007a5c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007a60:	462b      	mov	r3, r5
 8007a62:	2200      	movs	r2, #0
 8007a64:	4543      	cmp	r3, r8
 8007a66:	d321      	bcc.n	8007aac <__multiply+0x98>
 8007a68:	f107 0114 	add.w	r1, r7, #20
 8007a6c:	f104 0214 	add.w	r2, r4, #20
 8007a70:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007a74:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007a78:	9302      	str	r3, [sp, #8]
 8007a7a:	1b13      	subs	r3, r2, r4
 8007a7c:	3b15      	subs	r3, #21
 8007a7e:	f023 0303 	bic.w	r3, r3, #3
 8007a82:	3304      	adds	r3, #4
 8007a84:	f104 0715 	add.w	r7, r4, #21
 8007a88:	42ba      	cmp	r2, r7
 8007a8a:	bf38      	it	cc
 8007a8c:	2304      	movcc	r3, #4
 8007a8e:	9301      	str	r3, [sp, #4]
 8007a90:	9b02      	ldr	r3, [sp, #8]
 8007a92:	9103      	str	r1, [sp, #12]
 8007a94:	428b      	cmp	r3, r1
 8007a96:	d80c      	bhi.n	8007ab2 <__multiply+0x9e>
 8007a98:	2e00      	cmp	r6, #0
 8007a9a:	dd03      	ble.n	8007aa4 <__multiply+0x90>
 8007a9c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d05b      	beq.n	8007b5c <__multiply+0x148>
 8007aa4:	6106      	str	r6, [r0, #16]
 8007aa6:	b005      	add	sp, #20
 8007aa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007aac:	f843 2b04 	str.w	r2, [r3], #4
 8007ab0:	e7d8      	b.n	8007a64 <__multiply+0x50>
 8007ab2:	f8b1 a000 	ldrh.w	sl, [r1]
 8007ab6:	f1ba 0f00 	cmp.w	sl, #0
 8007aba:	d024      	beq.n	8007b06 <__multiply+0xf2>
 8007abc:	f104 0e14 	add.w	lr, r4, #20
 8007ac0:	46a9      	mov	r9, r5
 8007ac2:	f04f 0c00 	mov.w	ip, #0
 8007ac6:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007aca:	f8d9 3000 	ldr.w	r3, [r9]
 8007ace:	fa1f fb87 	uxth.w	fp, r7
 8007ad2:	b29b      	uxth	r3, r3
 8007ad4:	fb0a 330b 	mla	r3, sl, fp, r3
 8007ad8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007adc:	f8d9 7000 	ldr.w	r7, [r9]
 8007ae0:	4463      	add	r3, ip
 8007ae2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007ae6:	fb0a c70b 	mla	r7, sl, fp, ip
 8007aea:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007aee:	b29b      	uxth	r3, r3
 8007af0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007af4:	4572      	cmp	r2, lr
 8007af6:	f849 3b04 	str.w	r3, [r9], #4
 8007afa:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007afe:	d8e2      	bhi.n	8007ac6 <__multiply+0xb2>
 8007b00:	9b01      	ldr	r3, [sp, #4]
 8007b02:	f845 c003 	str.w	ip, [r5, r3]
 8007b06:	9b03      	ldr	r3, [sp, #12]
 8007b08:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007b0c:	3104      	adds	r1, #4
 8007b0e:	f1b9 0f00 	cmp.w	r9, #0
 8007b12:	d021      	beq.n	8007b58 <__multiply+0x144>
 8007b14:	682b      	ldr	r3, [r5, #0]
 8007b16:	f104 0c14 	add.w	ip, r4, #20
 8007b1a:	46ae      	mov	lr, r5
 8007b1c:	f04f 0a00 	mov.w	sl, #0
 8007b20:	f8bc b000 	ldrh.w	fp, [ip]
 8007b24:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007b28:	fb09 770b 	mla	r7, r9, fp, r7
 8007b2c:	4457      	add	r7, sl
 8007b2e:	b29b      	uxth	r3, r3
 8007b30:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007b34:	f84e 3b04 	str.w	r3, [lr], #4
 8007b38:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007b3c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007b40:	f8be 3000 	ldrh.w	r3, [lr]
 8007b44:	fb09 330a 	mla	r3, r9, sl, r3
 8007b48:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007b4c:	4562      	cmp	r2, ip
 8007b4e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007b52:	d8e5      	bhi.n	8007b20 <__multiply+0x10c>
 8007b54:	9f01      	ldr	r7, [sp, #4]
 8007b56:	51eb      	str	r3, [r5, r7]
 8007b58:	3504      	adds	r5, #4
 8007b5a:	e799      	b.n	8007a90 <__multiply+0x7c>
 8007b5c:	3e01      	subs	r6, #1
 8007b5e:	e79b      	b.n	8007a98 <__multiply+0x84>
 8007b60:	08009009 	.word	0x08009009
 8007b64:	0800901a 	.word	0x0800901a

08007b68 <__pow5mult>:
 8007b68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b6c:	4615      	mov	r5, r2
 8007b6e:	f012 0203 	ands.w	r2, r2, #3
 8007b72:	4607      	mov	r7, r0
 8007b74:	460e      	mov	r6, r1
 8007b76:	d007      	beq.n	8007b88 <__pow5mult+0x20>
 8007b78:	4c25      	ldr	r4, [pc, #148]	@ (8007c10 <__pow5mult+0xa8>)
 8007b7a:	3a01      	subs	r2, #1
 8007b7c:	2300      	movs	r3, #0
 8007b7e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007b82:	f7ff fe9f 	bl	80078c4 <__multadd>
 8007b86:	4606      	mov	r6, r0
 8007b88:	10ad      	asrs	r5, r5, #2
 8007b8a:	d03d      	beq.n	8007c08 <__pow5mult+0xa0>
 8007b8c:	69fc      	ldr	r4, [r7, #28]
 8007b8e:	b97c      	cbnz	r4, 8007bb0 <__pow5mult+0x48>
 8007b90:	2010      	movs	r0, #16
 8007b92:	f7ff fd7f 	bl	8007694 <malloc>
 8007b96:	4602      	mov	r2, r0
 8007b98:	61f8      	str	r0, [r7, #28]
 8007b9a:	b928      	cbnz	r0, 8007ba8 <__pow5mult+0x40>
 8007b9c:	4b1d      	ldr	r3, [pc, #116]	@ (8007c14 <__pow5mult+0xac>)
 8007b9e:	481e      	ldr	r0, [pc, #120]	@ (8007c18 <__pow5mult+0xb0>)
 8007ba0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007ba4:	f000 fc7e 	bl	80084a4 <__assert_func>
 8007ba8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007bac:	6004      	str	r4, [r0, #0]
 8007bae:	60c4      	str	r4, [r0, #12]
 8007bb0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007bb4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007bb8:	b94c      	cbnz	r4, 8007bce <__pow5mult+0x66>
 8007bba:	f240 2171 	movw	r1, #625	@ 0x271
 8007bbe:	4638      	mov	r0, r7
 8007bc0:	f7ff ff12 	bl	80079e8 <__i2b>
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	f8c8 0008 	str.w	r0, [r8, #8]
 8007bca:	4604      	mov	r4, r0
 8007bcc:	6003      	str	r3, [r0, #0]
 8007bce:	f04f 0900 	mov.w	r9, #0
 8007bd2:	07eb      	lsls	r3, r5, #31
 8007bd4:	d50a      	bpl.n	8007bec <__pow5mult+0x84>
 8007bd6:	4631      	mov	r1, r6
 8007bd8:	4622      	mov	r2, r4
 8007bda:	4638      	mov	r0, r7
 8007bdc:	f7ff ff1a 	bl	8007a14 <__multiply>
 8007be0:	4631      	mov	r1, r6
 8007be2:	4680      	mov	r8, r0
 8007be4:	4638      	mov	r0, r7
 8007be6:	f7ff fe4b 	bl	8007880 <_Bfree>
 8007bea:	4646      	mov	r6, r8
 8007bec:	106d      	asrs	r5, r5, #1
 8007bee:	d00b      	beq.n	8007c08 <__pow5mult+0xa0>
 8007bf0:	6820      	ldr	r0, [r4, #0]
 8007bf2:	b938      	cbnz	r0, 8007c04 <__pow5mult+0x9c>
 8007bf4:	4622      	mov	r2, r4
 8007bf6:	4621      	mov	r1, r4
 8007bf8:	4638      	mov	r0, r7
 8007bfa:	f7ff ff0b 	bl	8007a14 <__multiply>
 8007bfe:	6020      	str	r0, [r4, #0]
 8007c00:	f8c0 9000 	str.w	r9, [r0]
 8007c04:	4604      	mov	r4, r0
 8007c06:	e7e4      	b.n	8007bd2 <__pow5mult+0x6a>
 8007c08:	4630      	mov	r0, r6
 8007c0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c0e:	bf00      	nop
 8007c10:	08009074 	.word	0x08009074
 8007c14:	08008f9a 	.word	0x08008f9a
 8007c18:	0800901a 	.word	0x0800901a

08007c1c <__lshift>:
 8007c1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c20:	460c      	mov	r4, r1
 8007c22:	6849      	ldr	r1, [r1, #4]
 8007c24:	6923      	ldr	r3, [r4, #16]
 8007c26:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007c2a:	68a3      	ldr	r3, [r4, #8]
 8007c2c:	4607      	mov	r7, r0
 8007c2e:	4691      	mov	r9, r2
 8007c30:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007c34:	f108 0601 	add.w	r6, r8, #1
 8007c38:	42b3      	cmp	r3, r6
 8007c3a:	db0b      	blt.n	8007c54 <__lshift+0x38>
 8007c3c:	4638      	mov	r0, r7
 8007c3e:	f7ff fddf 	bl	8007800 <_Balloc>
 8007c42:	4605      	mov	r5, r0
 8007c44:	b948      	cbnz	r0, 8007c5a <__lshift+0x3e>
 8007c46:	4602      	mov	r2, r0
 8007c48:	4b28      	ldr	r3, [pc, #160]	@ (8007cec <__lshift+0xd0>)
 8007c4a:	4829      	ldr	r0, [pc, #164]	@ (8007cf0 <__lshift+0xd4>)
 8007c4c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007c50:	f000 fc28 	bl	80084a4 <__assert_func>
 8007c54:	3101      	adds	r1, #1
 8007c56:	005b      	lsls	r3, r3, #1
 8007c58:	e7ee      	b.n	8007c38 <__lshift+0x1c>
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	f100 0114 	add.w	r1, r0, #20
 8007c60:	f100 0210 	add.w	r2, r0, #16
 8007c64:	4618      	mov	r0, r3
 8007c66:	4553      	cmp	r3, sl
 8007c68:	db33      	blt.n	8007cd2 <__lshift+0xb6>
 8007c6a:	6920      	ldr	r0, [r4, #16]
 8007c6c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007c70:	f104 0314 	add.w	r3, r4, #20
 8007c74:	f019 091f 	ands.w	r9, r9, #31
 8007c78:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007c7c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007c80:	d02b      	beq.n	8007cda <__lshift+0xbe>
 8007c82:	f1c9 0e20 	rsb	lr, r9, #32
 8007c86:	468a      	mov	sl, r1
 8007c88:	2200      	movs	r2, #0
 8007c8a:	6818      	ldr	r0, [r3, #0]
 8007c8c:	fa00 f009 	lsl.w	r0, r0, r9
 8007c90:	4310      	orrs	r0, r2
 8007c92:	f84a 0b04 	str.w	r0, [sl], #4
 8007c96:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c9a:	459c      	cmp	ip, r3
 8007c9c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007ca0:	d8f3      	bhi.n	8007c8a <__lshift+0x6e>
 8007ca2:	ebac 0304 	sub.w	r3, ip, r4
 8007ca6:	3b15      	subs	r3, #21
 8007ca8:	f023 0303 	bic.w	r3, r3, #3
 8007cac:	3304      	adds	r3, #4
 8007cae:	f104 0015 	add.w	r0, r4, #21
 8007cb2:	4584      	cmp	ip, r0
 8007cb4:	bf38      	it	cc
 8007cb6:	2304      	movcc	r3, #4
 8007cb8:	50ca      	str	r2, [r1, r3]
 8007cba:	b10a      	cbz	r2, 8007cc0 <__lshift+0xa4>
 8007cbc:	f108 0602 	add.w	r6, r8, #2
 8007cc0:	3e01      	subs	r6, #1
 8007cc2:	4638      	mov	r0, r7
 8007cc4:	612e      	str	r6, [r5, #16]
 8007cc6:	4621      	mov	r1, r4
 8007cc8:	f7ff fdda 	bl	8007880 <_Bfree>
 8007ccc:	4628      	mov	r0, r5
 8007cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cd2:	f842 0f04 	str.w	r0, [r2, #4]!
 8007cd6:	3301      	adds	r3, #1
 8007cd8:	e7c5      	b.n	8007c66 <__lshift+0x4a>
 8007cda:	3904      	subs	r1, #4
 8007cdc:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ce0:	f841 2f04 	str.w	r2, [r1, #4]!
 8007ce4:	459c      	cmp	ip, r3
 8007ce6:	d8f9      	bhi.n	8007cdc <__lshift+0xc0>
 8007ce8:	e7ea      	b.n	8007cc0 <__lshift+0xa4>
 8007cea:	bf00      	nop
 8007cec:	08009009 	.word	0x08009009
 8007cf0:	0800901a 	.word	0x0800901a

08007cf4 <__mcmp>:
 8007cf4:	690a      	ldr	r2, [r1, #16]
 8007cf6:	4603      	mov	r3, r0
 8007cf8:	6900      	ldr	r0, [r0, #16]
 8007cfa:	1a80      	subs	r0, r0, r2
 8007cfc:	b530      	push	{r4, r5, lr}
 8007cfe:	d10e      	bne.n	8007d1e <__mcmp+0x2a>
 8007d00:	3314      	adds	r3, #20
 8007d02:	3114      	adds	r1, #20
 8007d04:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007d08:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007d0c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007d10:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007d14:	4295      	cmp	r5, r2
 8007d16:	d003      	beq.n	8007d20 <__mcmp+0x2c>
 8007d18:	d205      	bcs.n	8007d26 <__mcmp+0x32>
 8007d1a:	f04f 30ff 	mov.w	r0, #4294967295
 8007d1e:	bd30      	pop	{r4, r5, pc}
 8007d20:	42a3      	cmp	r3, r4
 8007d22:	d3f3      	bcc.n	8007d0c <__mcmp+0x18>
 8007d24:	e7fb      	b.n	8007d1e <__mcmp+0x2a>
 8007d26:	2001      	movs	r0, #1
 8007d28:	e7f9      	b.n	8007d1e <__mcmp+0x2a>
	...

08007d2c <__mdiff>:
 8007d2c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d30:	4689      	mov	r9, r1
 8007d32:	4606      	mov	r6, r0
 8007d34:	4611      	mov	r1, r2
 8007d36:	4648      	mov	r0, r9
 8007d38:	4614      	mov	r4, r2
 8007d3a:	f7ff ffdb 	bl	8007cf4 <__mcmp>
 8007d3e:	1e05      	subs	r5, r0, #0
 8007d40:	d112      	bne.n	8007d68 <__mdiff+0x3c>
 8007d42:	4629      	mov	r1, r5
 8007d44:	4630      	mov	r0, r6
 8007d46:	f7ff fd5b 	bl	8007800 <_Balloc>
 8007d4a:	4602      	mov	r2, r0
 8007d4c:	b928      	cbnz	r0, 8007d5a <__mdiff+0x2e>
 8007d4e:	4b3f      	ldr	r3, [pc, #252]	@ (8007e4c <__mdiff+0x120>)
 8007d50:	f240 2137 	movw	r1, #567	@ 0x237
 8007d54:	483e      	ldr	r0, [pc, #248]	@ (8007e50 <__mdiff+0x124>)
 8007d56:	f000 fba5 	bl	80084a4 <__assert_func>
 8007d5a:	2301      	movs	r3, #1
 8007d5c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007d60:	4610      	mov	r0, r2
 8007d62:	b003      	add	sp, #12
 8007d64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d68:	bfbc      	itt	lt
 8007d6a:	464b      	movlt	r3, r9
 8007d6c:	46a1      	movlt	r9, r4
 8007d6e:	4630      	mov	r0, r6
 8007d70:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007d74:	bfba      	itte	lt
 8007d76:	461c      	movlt	r4, r3
 8007d78:	2501      	movlt	r5, #1
 8007d7a:	2500      	movge	r5, #0
 8007d7c:	f7ff fd40 	bl	8007800 <_Balloc>
 8007d80:	4602      	mov	r2, r0
 8007d82:	b918      	cbnz	r0, 8007d8c <__mdiff+0x60>
 8007d84:	4b31      	ldr	r3, [pc, #196]	@ (8007e4c <__mdiff+0x120>)
 8007d86:	f240 2145 	movw	r1, #581	@ 0x245
 8007d8a:	e7e3      	b.n	8007d54 <__mdiff+0x28>
 8007d8c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007d90:	6926      	ldr	r6, [r4, #16]
 8007d92:	60c5      	str	r5, [r0, #12]
 8007d94:	f109 0310 	add.w	r3, r9, #16
 8007d98:	f109 0514 	add.w	r5, r9, #20
 8007d9c:	f104 0e14 	add.w	lr, r4, #20
 8007da0:	f100 0b14 	add.w	fp, r0, #20
 8007da4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007da8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007dac:	9301      	str	r3, [sp, #4]
 8007dae:	46d9      	mov	r9, fp
 8007db0:	f04f 0c00 	mov.w	ip, #0
 8007db4:	9b01      	ldr	r3, [sp, #4]
 8007db6:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007dba:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007dbe:	9301      	str	r3, [sp, #4]
 8007dc0:	fa1f f38a 	uxth.w	r3, sl
 8007dc4:	4619      	mov	r1, r3
 8007dc6:	b283      	uxth	r3, r0
 8007dc8:	1acb      	subs	r3, r1, r3
 8007dca:	0c00      	lsrs	r0, r0, #16
 8007dcc:	4463      	add	r3, ip
 8007dce:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007dd2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007dd6:	b29b      	uxth	r3, r3
 8007dd8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007ddc:	4576      	cmp	r6, lr
 8007dde:	f849 3b04 	str.w	r3, [r9], #4
 8007de2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007de6:	d8e5      	bhi.n	8007db4 <__mdiff+0x88>
 8007de8:	1b33      	subs	r3, r6, r4
 8007dea:	3b15      	subs	r3, #21
 8007dec:	f023 0303 	bic.w	r3, r3, #3
 8007df0:	3415      	adds	r4, #21
 8007df2:	3304      	adds	r3, #4
 8007df4:	42a6      	cmp	r6, r4
 8007df6:	bf38      	it	cc
 8007df8:	2304      	movcc	r3, #4
 8007dfa:	441d      	add	r5, r3
 8007dfc:	445b      	add	r3, fp
 8007dfe:	461e      	mov	r6, r3
 8007e00:	462c      	mov	r4, r5
 8007e02:	4544      	cmp	r4, r8
 8007e04:	d30e      	bcc.n	8007e24 <__mdiff+0xf8>
 8007e06:	f108 0103 	add.w	r1, r8, #3
 8007e0a:	1b49      	subs	r1, r1, r5
 8007e0c:	f021 0103 	bic.w	r1, r1, #3
 8007e10:	3d03      	subs	r5, #3
 8007e12:	45a8      	cmp	r8, r5
 8007e14:	bf38      	it	cc
 8007e16:	2100      	movcc	r1, #0
 8007e18:	440b      	add	r3, r1
 8007e1a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007e1e:	b191      	cbz	r1, 8007e46 <__mdiff+0x11a>
 8007e20:	6117      	str	r7, [r2, #16]
 8007e22:	e79d      	b.n	8007d60 <__mdiff+0x34>
 8007e24:	f854 1b04 	ldr.w	r1, [r4], #4
 8007e28:	46e6      	mov	lr, ip
 8007e2a:	0c08      	lsrs	r0, r1, #16
 8007e2c:	fa1c fc81 	uxtah	ip, ip, r1
 8007e30:	4471      	add	r1, lr
 8007e32:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007e36:	b289      	uxth	r1, r1
 8007e38:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007e3c:	f846 1b04 	str.w	r1, [r6], #4
 8007e40:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007e44:	e7dd      	b.n	8007e02 <__mdiff+0xd6>
 8007e46:	3f01      	subs	r7, #1
 8007e48:	e7e7      	b.n	8007e1a <__mdiff+0xee>
 8007e4a:	bf00      	nop
 8007e4c:	08009009 	.word	0x08009009
 8007e50:	0800901a 	.word	0x0800901a

08007e54 <__d2b>:
 8007e54:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007e58:	460f      	mov	r7, r1
 8007e5a:	2101      	movs	r1, #1
 8007e5c:	ec59 8b10 	vmov	r8, r9, d0
 8007e60:	4616      	mov	r6, r2
 8007e62:	f7ff fccd 	bl	8007800 <_Balloc>
 8007e66:	4604      	mov	r4, r0
 8007e68:	b930      	cbnz	r0, 8007e78 <__d2b+0x24>
 8007e6a:	4602      	mov	r2, r0
 8007e6c:	4b23      	ldr	r3, [pc, #140]	@ (8007efc <__d2b+0xa8>)
 8007e6e:	4824      	ldr	r0, [pc, #144]	@ (8007f00 <__d2b+0xac>)
 8007e70:	f240 310f 	movw	r1, #783	@ 0x30f
 8007e74:	f000 fb16 	bl	80084a4 <__assert_func>
 8007e78:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007e7c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007e80:	b10d      	cbz	r5, 8007e86 <__d2b+0x32>
 8007e82:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007e86:	9301      	str	r3, [sp, #4]
 8007e88:	f1b8 0300 	subs.w	r3, r8, #0
 8007e8c:	d023      	beq.n	8007ed6 <__d2b+0x82>
 8007e8e:	4668      	mov	r0, sp
 8007e90:	9300      	str	r3, [sp, #0]
 8007e92:	f7ff fd7c 	bl	800798e <__lo0bits>
 8007e96:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007e9a:	b1d0      	cbz	r0, 8007ed2 <__d2b+0x7e>
 8007e9c:	f1c0 0320 	rsb	r3, r0, #32
 8007ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8007ea4:	430b      	orrs	r3, r1
 8007ea6:	40c2      	lsrs	r2, r0
 8007ea8:	6163      	str	r3, [r4, #20]
 8007eaa:	9201      	str	r2, [sp, #4]
 8007eac:	9b01      	ldr	r3, [sp, #4]
 8007eae:	61a3      	str	r3, [r4, #24]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	bf0c      	ite	eq
 8007eb4:	2201      	moveq	r2, #1
 8007eb6:	2202      	movne	r2, #2
 8007eb8:	6122      	str	r2, [r4, #16]
 8007eba:	b1a5      	cbz	r5, 8007ee6 <__d2b+0x92>
 8007ebc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007ec0:	4405      	add	r5, r0
 8007ec2:	603d      	str	r5, [r7, #0]
 8007ec4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007ec8:	6030      	str	r0, [r6, #0]
 8007eca:	4620      	mov	r0, r4
 8007ecc:	b003      	add	sp, #12
 8007ece:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007ed2:	6161      	str	r1, [r4, #20]
 8007ed4:	e7ea      	b.n	8007eac <__d2b+0x58>
 8007ed6:	a801      	add	r0, sp, #4
 8007ed8:	f7ff fd59 	bl	800798e <__lo0bits>
 8007edc:	9b01      	ldr	r3, [sp, #4]
 8007ede:	6163      	str	r3, [r4, #20]
 8007ee0:	3020      	adds	r0, #32
 8007ee2:	2201      	movs	r2, #1
 8007ee4:	e7e8      	b.n	8007eb8 <__d2b+0x64>
 8007ee6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007eea:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007eee:	6038      	str	r0, [r7, #0]
 8007ef0:	6918      	ldr	r0, [r3, #16]
 8007ef2:	f7ff fd2d 	bl	8007950 <__hi0bits>
 8007ef6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007efa:	e7e5      	b.n	8007ec8 <__d2b+0x74>
 8007efc:	08009009 	.word	0x08009009
 8007f00:	0800901a 	.word	0x0800901a

08007f04 <__ssputs_r>:
 8007f04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f08:	688e      	ldr	r6, [r1, #8]
 8007f0a:	461f      	mov	r7, r3
 8007f0c:	42be      	cmp	r6, r7
 8007f0e:	680b      	ldr	r3, [r1, #0]
 8007f10:	4682      	mov	sl, r0
 8007f12:	460c      	mov	r4, r1
 8007f14:	4690      	mov	r8, r2
 8007f16:	d82d      	bhi.n	8007f74 <__ssputs_r+0x70>
 8007f18:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007f1c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007f20:	d026      	beq.n	8007f70 <__ssputs_r+0x6c>
 8007f22:	6965      	ldr	r5, [r4, #20]
 8007f24:	6909      	ldr	r1, [r1, #16]
 8007f26:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007f2a:	eba3 0901 	sub.w	r9, r3, r1
 8007f2e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007f32:	1c7b      	adds	r3, r7, #1
 8007f34:	444b      	add	r3, r9
 8007f36:	106d      	asrs	r5, r5, #1
 8007f38:	429d      	cmp	r5, r3
 8007f3a:	bf38      	it	cc
 8007f3c:	461d      	movcc	r5, r3
 8007f3e:	0553      	lsls	r3, r2, #21
 8007f40:	d527      	bpl.n	8007f92 <__ssputs_r+0x8e>
 8007f42:	4629      	mov	r1, r5
 8007f44:	f7ff fbd0 	bl	80076e8 <_malloc_r>
 8007f48:	4606      	mov	r6, r0
 8007f4a:	b360      	cbz	r0, 8007fa6 <__ssputs_r+0xa2>
 8007f4c:	6921      	ldr	r1, [r4, #16]
 8007f4e:	464a      	mov	r2, r9
 8007f50:	f000 fa9a 	bl	8008488 <memcpy>
 8007f54:	89a3      	ldrh	r3, [r4, #12]
 8007f56:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007f5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f5e:	81a3      	strh	r3, [r4, #12]
 8007f60:	6126      	str	r6, [r4, #16]
 8007f62:	6165      	str	r5, [r4, #20]
 8007f64:	444e      	add	r6, r9
 8007f66:	eba5 0509 	sub.w	r5, r5, r9
 8007f6a:	6026      	str	r6, [r4, #0]
 8007f6c:	60a5      	str	r5, [r4, #8]
 8007f6e:	463e      	mov	r6, r7
 8007f70:	42be      	cmp	r6, r7
 8007f72:	d900      	bls.n	8007f76 <__ssputs_r+0x72>
 8007f74:	463e      	mov	r6, r7
 8007f76:	6820      	ldr	r0, [r4, #0]
 8007f78:	4632      	mov	r2, r6
 8007f7a:	4641      	mov	r1, r8
 8007f7c:	f000 fa5a 	bl	8008434 <memmove>
 8007f80:	68a3      	ldr	r3, [r4, #8]
 8007f82:	1b9b      	subs	r3, r3, r6
 8007f84:	60a3      	str	r3, [r4, #8]
 8007f86:	6823      	ldr	r3, [r4, #0]
 8007f88:	4433      	add	r3, r6
 8007f8a:	6023      	str	r3, [r4, #0]
 8007f8c:	2000      	movs	r0, #0
 8007f8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f92:	462a      	mov	r2, r5
 8007f94:	f000 faca 	bl	800852c <_realloc_r>
 8007f98:	4606      	mov	r6, r0
 8007f9a:	2800      	cmp	r0, #0
 8007f9c:	d1e0      	bne.n	8007f60 <__ssputs_r+0x5c>
 8007f9e:	6921      	ldr	r1, [r4, #16]
 8007fa0:	4650      	mov	r0, sl
 8007fa2:	f7ff fb2d 	bl	8007600 <_free_r>
 8007fa6:	230c      	movs	r3, #12
 8007fa8:	f8ca 3000 	str.w	r3, [sl]
 8007fac:	89a3      	ldrh	r3, [r4, #12]
 8007fae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007fb2:	81a3      	strh	r3, [r4, #12]
 8007fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8007fb8:	e7e9      	b.n	8007f8e <__ssputs_r+0x8a>
	...

08007fbc <_svfiprintf_r>:
 8007fbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fc0:	4698      	mov	r8, r3
 8007fc2:	898b      	ldrh	r3, [r1, #12]
 8007fc4:	061b      	lsls	r3, r3, #24
 8007fc6:	b09d      	sub	sp, #116	@ 0x74
 8007fc8:	4607      	mov	r7, r0
 8007fca:	460d      	mov	r5, r1
 8007fcc:	4614      	mov	r4, r2
 8007fce:	d510      	bpl.n	8007ff2 <_svfiprintf_r+0x36>
 8007fd0:	690b      	ldr	r3, [r1, #16]
 8007fd2:	b973      	cbnz	r3, 8007ff2 <_svfiprintf_r+0x36>
 8007fd4:	2140      	movs	r1, #64	@ 0x40
 8007fd6:	f7ff fb87 	bl	80076e8 <_malloc_r>
 8007fda:	6028      	str	r0, [r5, #0]
 8007fdc:	6128      	str	r0, [r5, #16]
 8007fde:	b930      	cbnz	r0, 8007fee <_svfiprintf_r+0x32>
 8007fe0:	230c      	movs	r3, #12
 8007fe2:	603b      	str	r3, [r7, #0]
 8007fe4:	f04f 30ff 	mov.w	r0, #4294967295
 8007fe8:	b01d      	add	sp, #116	@ 0x74
 8007fea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fee:	2340      	movs	r3, #64	@ 0x40
 8007ff0:	616b      	str	r3, [r5, #20]
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ff6:	2320      	movs	r3, #32
 8007ff8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007ffc:	f8cd 800c 	str.w	r8, [sp, #12]
 8008000:	2330      	movs	r3, #48	@ 0x30
 8008002:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80081a0 <_svfiprintf_r+0x1e4>
 8008006:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800800a:	f04f 0901 	mov.w	r9, #1
 800800e:	4623      	mov	r3, r4
 8008010:	469a      	mov	sl, r3
 8008012:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008016:	b10a      	cbz	r2, 800801c <_svfiprintf_r+0x60>
 8008018:	2a25      	cmp	r2, #37	@ 0x25
 800801a:	d1f9      	bne.n	8008010 <_svfiprintf_r+0x54>
 800801c:	ebba 0b04 	subs.w	fp, sl, r4
 8008020:	d00b      	beq.n	800803a <_svfiprintf_r+0x7e>
 8008022:	465b      	mov	r3, fp
 8008024:	4622      	mov	r2, r4
 8008026:	4629      	mov	r1, r5
 8008028:	4638      	mov	r0, r7
 800802a:	f7ff ff6b 	bl	8007f04 <__ssputs_r>
 800802e:	3001      	adds	r0, #1
 8008030:	f000 80a7 	beq.w	8008182 <_svfiprintf_r+0x1c6>
 8008034:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008036:	445a      	add	r2, fp
 8008038:	9209      	str	r2, [sp, #36]	@ 0x24
 800803a:	f89a 3000 	ldrb.w	r3, [sl]
 800803e:	2b00      	cmp	r3, #0
 8008040:	f000 809f 	beq.w	8008182 <_svfiprintf_r+0x1c6>
 8008044:	2300      	movs	r3, #0
 8008046:	f04f 32ff 	mov.w	r2, #4294967295
 800804a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800804e:	f10a 0a01 	add.w	sl, sl, #1
 8008052:	9304      	str	r3, [sp, #16]
 8008054:	9307      	str	r3, [sp, #28]
 8008056:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800805a:	931a      	str	r3, [sp, #104]	@ 0x68
 800805c:	4654      	mov	r4, sl
 800805e:	2205      	movs	r2, #5
 8008060:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008064:	484e      	ldr	r0, [pc, #312]	@ (80081a0 <_svfiprintf_r+0x1e4>)
 8008066:	f7f8 f8d3 	bl	8000210 <memchr>
 800806a:	9a04      	ldr	r2, [sp, #16]
 800806c:	b9d8      	cbnz	r0, 80080a6 <_svfiprintf_r+0xea>
 800806e:	06d0      	lsls	r0, r2, #27
 8008070:	bf44      	itt	mi
 8008072:	2320      	movmi	r3, #32
 8008074:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008078:	0711      	lsls	r1, r2, #28
 800807a:	bf44      	itt	mi
 800807c:	232b      	movmi	r3, #43	@ 0x2b
 800807e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008082:	f89a 3000 	ldrb.w	r3, [sl]
 8008086:	2b2a      	cmp	r3, #42	@ 0x2a
 8008088:	d015      	beq.n	80080b6 <_svfiprintf_r+0xfa>
 800808a:	9a07      	ldr	r2, [sp, #28]
 800808c:	4654      	mov	r4, sl
 800808e:	2000      	movs	r0, #0
 8008090:	f04f 0c0a 	mov.w	ip, #10
 8008094:	4621      	mov	r1, r4
 8008096:	f811 3b01 	ldrb.w	r3, [r1], #1
 800809a:	3b30      	subs	r3, #48	@ 0x30
 800809c:	2b09      	cmp	r3, #9
 800809e:	d94b      	bls.n	8008138 <_svfiprintf_r+0x17c>
 80080a0:	b1b0      	cbz	r0, 80080d0 <_svfiprintf_r+0x114>
 80080a2:	9207      	str	r2, [sp, #28]
 80080a4:	e014      	b.n	80080d0 <_svfiprintf_r+0x114>
 80080a6:	eba0 0308 	sub.w	r3, r0, r8
 80080aa:	fa09 f303 	lsl.w	r3, r9, r3
 80080ae:	4313      	orrs	r3, r2
 80080b0:	9304      	str	r3, [sp, #16]
 80080b2:	46a2      	mov	sl, r4
 80080b4:	e7d2      	b.n	800805c <_svfiprintf_r+0xa0>
 80080b6:	9b03      	ldr	r3, [sp, #12]
 80080b8:	1d19      	adds	r1, r3, #4
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	9103      	str	r1, [sp, #12]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	bfbb      	ittet	lt
 80080c2:	425b      	neglt	r3, r3
 80080c4:	f042 0202 	orrlt.w	r2, r2, #2
 80080c8:	9307      	strge	r3, [sp, #28]
 80080ca:	9307      	strlt	r3, [sp, #28]
 80080cc:	bfb8      	it	lt
 80080ce:	9204      	strlt	r2, [sp, #16]
 80080d0:	7823      	ldrb	r3, [r4, #0]
 80080d2:	2b2e      	cmp	r3, #46	@ 0x2e
 80080d4:	d10a      	bne.n	80080ec <_svfiprintf_r+0x130>
 80080d6:	7863      	ldrb	r3, [r4, #1]
 80080d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80080da:	d132      	bne.n	8008142 <_svfiprintf_r+0x186>
 80080dc:	9b03      	ldr	r3, [sp, #12]
 80080de:	1d1a      	adds	r2, r3, #4
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	9203      	str	r2, [sp, #12]
 80080e4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80080e8:	3402      	adds	r4, #2
 80080ea:	9305      	str	r3, [sp, #20]
 80080ec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80081b0 <_svfiprintf_r+0x1f4>
 80080f0:	7821      	ldrb	r1, [r4, #0]
 80080f2:	2203      	movs	r2, #3
 80080f4:	4650      	mov	r0, sl
 80080f6:	f7f8 f88b 	bl	8000210 <memchr>
 80080fa:	b138      	cbz	r0, 800810c <_svfiprintf_r+0x150>
 80080fc:	9b04      	ldr	r3, [sp, #16]
 80080fe:	eba0 000a 	sub.w	r0, r0, sl
 8008102:	2240      	movs	r2, #64	@ 0x40
 8008104:	4082      	lsls	r2, r0
 8008106:	4313      	orrs	r3, r2
 8008108:	3401      	adds	r4, #1
 800810a:	9304      	str	r3, [sp, #16]
 800810c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008110:	4824      	ldr	r0, [pc, #144]	@ (80081a4 <_svfiprintf_r+0x1e8>)
 8008112:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008116:	2206      	movs	r2, #6
 8008118:	f7f8 f87a 	bl	8000210 <memchr>
 800811c:	2800      	cmp	r0, #0
 800811e:	d036      	beq.n	800818e <_svfiprintf_r+0x1d2>
 8008120:	4b21      	ldr	r3, [pc, #132]	@ (80081a8 <_svfiprintf_r+0x1ec>)
 8008122:	bb1b      	cbnz	r3, 800816c <_svfiprintf_r+0x1b0>
 8008124:	9b03      	ldr	r3, [sp, #12]
 8008126:	3307      	adds	r3, #7
 8008128:	f023 0307 	bic.w	r3, r3, #7
 800812c:	3308      	adds	r3, #8
 800812e:	9303      	str	r3, [sp, #12]
 8008130:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008132:	4433      	add	r3, r6
 8008134:	9309      	str	r3, [sp, #36]	@ 0x24
 8008136:	e76a      	b.n	800800e <_svfiprintf_r+0x52>
 8008138:	fb0c 3202 	mla	r2, ip, r2, r3
 800813c:	460c      	mov	r4, r1
 800813e:	2001      	movs	r0, #1
 8008140:	e7a8      	b.n	8008094 <_svfiprintf_r+0xd8>
 8008142:	2300      	movs	r3, #0
 8008144:	3401      	adds	r4, #1
 8008146:	9305      	str	r3, [sp, #20]
 8008148:	4619      	mov	r1, r3
 800814a:	f04f 0c0a 	mov.w	ip, #10
 800814e:	4620      	mov	r0, r4
 8008150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008154:	3a30      	subs	r2, #48	@ 0x30
 8008156:	2a09      	cmp	r2, #9
 8008158:	d903      	bls.n	8008162 <_svfiprintf_r+0x1a6>
 800815a:	2b00      	cmp	r3, #0
 800815c:	d0c6      	beq.n	80080ec <_svfiprintf_r+0x130>
 800815e:	9105      	str	r1, [sp, #20]
 8008160:	e7c4      	b.n	80080ec <_svfiprintf_r+0x130>
 8008162:	fb0c 2101 	mla	r1, ip, r1, r2
 8008166:	4604      	mov	r4, r0
 8008168:	2301      	movs	r3, #1
 800816a:	e7f0      	b.n	800814e <_svfiprintf_r+0x192>
 800816c:	ab03      	add	r3, sp, #12
 800816e:	9300      	str	r3, [sp, #0]
 8008170:	462a      	mov	r2, r5
 8008172:	4b0e      	ldr	r3, [pc, #56]	@ (80081ac <_svfiprintf_r+0x1f0>)
 8008174:	a904      	add	r1, sp, #16
 8008176:	4638      	mov	r0, r7
 8008178:	f7fd fe84 	bl	8005e84 <_printf_float>
 800817c:	1c42      	adds	r2, r0, #1
 800817e:	4606      	mov	r6, r0
 8008180:	d1d6      	bne.n	8008130 <_svfiprintf_r+0x174>
 8008182:	89ab      	ldrh	r3, [r5, #12]
 8008184:	065b      	lsls	r3, r3, #25
 8008186:	f53f af2d 	bmi.w	8007fe4 <_svfiprintf_r+0x28>
 800818a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800818c:	e72c      	b.n	8007fe8 <_svfiprintf_r+0x2c>
 800818e:	ab03      	add	r3, sp, #12
 8008190:	9300      	str	r3, [sp, #0]
 8008192:	462a      	mov	r2, r5
 8008194:	4b05      	ldr	r3, [pc, #20]	@ (80081ac <_svfiprintf_r+0x1f0>)
 8008196:	a904      	add	r1, sp, #16
 8008198:	4638      	mov	r0, r7
 800819a:	f7fe f90b 	bl	80063b4 <_printf_i>
 800819e:	e7ed      	b.n	800817c <_svfiprintf_r+0x1c0>
 80081a0:	08009170 	.word	0x08009170
 80081a4:	0800917a 	.word	0x0800917a
 80081a8:	08005e85 	.word	0x08005e85
 80081ac:	08007f05 	.word	0x08007f05
 80081b0:	08009176 	.word	0x08009176

080081b4 <__sflush_r>:
 80081b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80081b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081bc:	0716      	lsls	r6, r2, #28
 80081be:	4605      	mov	r5, r0
 80081c0:	460c      	mov	r4, r1
 80081c2:	d454      	bmi.n	800826e <__sflush_r+0xba>
 80081c4:	684b      	ldr	r3, [r1, #4]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	dc02      	bgt.n	80081d0 <__sflush_r+0x1c>
 80081ca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	dd48      	ble.n	8008262 <__sflush_r+0xae>
 80081d0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80081d2:	2e00      	cmp	r6, #0
 80081d4:	d045      	beq.n	8008262 <__sflush_r+0xae>
 80081d6:	2300      	movs	r3, #0
 80081d8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80081dc:	682f      	ldr	r7, [r5, #0]
 80081de:	6a21      	ldr	r1, [r4, #32]
 80081e0:	602b      	str	r3, [r5, #0]
 80081e2:	d030      	beq.n	8008246 <__sflush_r+0x92>
 80081e4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80081e6:	89a3      	ldrh	r3, [r4, #12]
 80081e8:	0759      	lsls	r1, r3, #29
 80081ea:	d505      	bpl.n	80081f8 <__sflush_r+0x44>
 80081ec:	6863      	ldr	r3, [r4, #4]
 80081ee:	1ad2      	subs	r2, r2, r3
 80081f0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80081f2:	b10b      	cbz	r3, 80081f8 <__sflush_r+0x44>
 80081f4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80081f6:	1ad2      	subs	r2, r2, r3
 80081f8:	2300      	movs	r3, #0
 80081fa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80081fc:	6a21      	ldr	r1, [r4, #32]
 80081fe:	4628      	mov	r0, r5
 8008200:	47b0      	blx	r6
 8008202:	1c43      	adds	r3, r0, #1
 8008204:	89a3      	ldrh	r3, [r4, #12]
 8008206:	d106      	bne.n	8008216 <__sflush_r+0x62>
 8008208:	6829      	ldr	r1, [r5, #0]
 800820a:	291d      	cmp	r1, #29
 800820c:	d82b      	bhi.n	8008266 <__sflush_r+0xb2>
 800820e:	4a2a      	ldr	r2, [pc, #168]	@ (80082b8 <__sflush_r+0x104>)
 8008210:	410a      	asrs	r2, r1
 8008212:	07d6      	lsls	r6, r2, #31
 8008214:	d427      	bmi.n	8008266 <__sflush_r+0xb2>
 8008216:	2200      	movs	r2, #0
 8008218:	6062      	str	r2, [r4, #4]
 800821a:	04d9      	lsls	r1, r3, #19
 800821c:	6922      	ldr	r2, [r4, #16]
 800821e:	6022      	str	r2, [r4, #0]
 8008220:	d504      	bpl.n	800822c <__sflush_r+0x78>
 8008222:	1c42      	adds	r2, r0, #1
 8008224:	d101      	bne.n	800822a <__sflush_r+0x76>
 8008226:	682b      	ldr	r3, [r5, #0]
 8008228:	b903      	cbnz	r3, 800822c <__sflush_r+0x78>
 800822a:	6560      	str	r0, [r4, #84]	@ 0x54
 800822c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800822e:	602f      	str	r7, [r5, #0]
 8008230:	b1b9      	cbz	r1, 8008262 <__sflush_r+0xae>
 8008232:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008236:	4299      	cmp	r1, r3
 8008238:	d002      	beq.n	8008240 <__sflush_r+0x8c>
 800823a:	4628      	mov	r0, r5
 800823c:	f7ff f9e0 	bl	8007600 <_free_r>
 8008240:	2300      	movs	r3, #0
 8008242:	6363      	str	r3, [r4, #52]	@ 0x34
 8008244:	e00d      	b.n	8008262 <__sflush_r+0xae>
 8008246:	2301      	movs	r3, #1
 8008248:	4628      	mov	r0, r5
 800824a:	47b0      	blx	r6
 800824c:	4602      	mov	r2, r0
 800824e:	1c50      	adds	r0, r2, #1
 8008250:	d1c9      	bne.n	80081e6 <__sflush_r+0x32>
 8008252:	682b      	ldr	r3, [r5, #0]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d0c6      	beq.n	80081e6 <__sflush_r+0x32>
 8008258:	2b1d      	cmp	r3, #29
 800825a:	d001      	beq.n	8008260 <__sflush_r+0xac>
 800825c:	2b16      	cmp	r3, #22
 800825e:	d11e      	bne.n	800829e <__sflush_r+0xea>
 8008260:	602f      	str	r7, [r5, #0]
 8008262:	2000      	movs	r0, #0
 8008264:	e022      	b.n	80082ac <__sflush_r+0xf8>
 8008266:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800826a:	b21b      	sxth	r3, r3
 800826c:	e01b      	b.n	80082a6 <__sflush_r+0xf2>
 800826e:	690f      	ldr	r7, [r1, #16]
 8008270:	2f00      	cmp	r7, #0
 8008272:	d0f6      	beq.n	8008262 <__sflush_r+0xae>
 8008274:	0793      	lsls	r3, r2, #30
 8008276:	680e      	ldr	r6, [r1, #0]
 8008278:	bf08      	it	eq
 800827a:	694b      	ldreq	r3, [r1, #20]
 800827c:	600f      	str	r7, [r1, #0]
 800827e:	bf18      	it	ne
 8008280:	2300      	movne	r3, #0
 8008282:	eba6 0807 	sub.w	r8, r6, r7
 8008286:	608b      	str	r3, [r1, #8]
 8008288:	f1b8 0f00 	cmp.w	r8, #0
 800828c:	dde9      	ble.n	8008262 <__sflush_r+0xae>
 800828e:	6a21      	ldr	r1, [r4, #32]
 8008290:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008292:	4643      	mov	r3, r8
 8008294:	463a      	mov	r2, r7
 8008296:	4628      	mov	r0, r5
 8008298:	47b0      	blx	r6
 800829a:	2800      	cmp	r0, #0
 800829c:	dc08      	bgt.n	80082b0 <__sflush_r+0xfc>
 800829e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082a6:	81a3      	strh	r3, [r4, #12]
 80082a8:	f04f 30ff 	mov.w	r0, #4294967295
 80082ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80082b0:	4407      	add	r7, r0
 80082b2:	eba8 0800 	sub.w	r8, r8, r0
 80082b6:	e7e7      	b.n	8008288 <__sflush_r+0xd4>
 80082b8:	dfbffffe 	.word	0xdfbffffe

080082bc <_fflush_r>:
 80082bc:	b538      	push	{r3, r4, r5, lr}
 80082be:	690b      	ldr	r3, [r1, #16]
 80082c0:	4605      	mov	r5, r0
 80082c2:	460c      	mov	r4, r1
 80082c4:	b913      	cbnz	r3, 80082cc <_fflush_r+0x10>
 80082c6:	2500      	movs	r5, #0
 80082c8:	4628      	mov	r0, r5
 80082ca:	bd38      	pop	{r3, r4, r5, pc}
 80082cc:	b118      	cbz	r0, 80082d6 <_fflush_r+0x1a>
 80082ce:	6a03      	ldr	r3, [r0, #32]
 80082d0:	b90b      	cbnz	r3, 80082d6 <_fflush_r+0x1a>
 80082d2:	f7fe fa1b 	bl	800670c <__sinit>
 80082d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d0f3      	beq.n	80082c6 <_fflush_r+0xa>
 80082de:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80082e0:	07d0      	lsls	r0, r2, #31
 80082e2:	d404      	bmi.n	80082ee <_fflush_r+0x32>
 80082e4:	0599      	lsls	r1, r3, #22
 80082e6:	d402      	bmi.n	80082ee <_fflush_r+0x32>
 80082e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80082ea:	f7fe fb3a 	bl	8006962 <__retarget_lock_acquire_recursive>
 80082ee:	4628      	mov	r0, r5
 80082f0:	4621      	mov	r1, r4
 80082f2:	f7ff ff5f 	bl	80081b4 <__sflush_r>
 80082f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80082f8:	07da      	lsls	r2, r3, #31
 80082fa:	4605      	mov	r5, r0
 80082fc:	d4e4      	bmi.n	80082c8 <_fflush_r+0xc>
 80082fe:	89a3      	ldrh	r3, [r4, #12]
 8008300:	059b      	lsls	r3, r3, #22
 8008302:	d4e1      	bmi.n	80082c8 <_fflush_r+0xc>
 8008304:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008306:	f7fe fb2d 	bl	8006964 <__retarget_lock_release_recursive>
 800830a:	e7dd      	b.n	80082c8 <_fflush_r+0xc>

0800830c <__swbuf_r>:
 800830c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800830e:	460e      	mov	r6, r1
 8008310:	4614      	mov	r4, r2
 8008312:	4605      	mov	r5, r0
 8008314:	b118      	cbz	r0, 800831e <__swbuf_r+0x12>
 8008316:	6a03      	ldr	r3, [r0, #32]
 8008318:	b90b      	cbnz	r3, 800831e <__swbuf_r+0x12>
 800831a:	f7fe f9f7 	bl	800670c <__sinit>
 800831e:	69a3      	ldr	r3, [r4, #24]
 8008320:	60a3      	str	r3, [r4, #8]
 8008322:	89a3      	ldrh	r3, [r4, #12]
 8008324:	071a      	lsls	r2, r3, #28
 8008326:	d501      	bpl.n	800832c <__swbuf_r+0x20>
 8008328:	6923      	ldr	r3, [r4, #16]
 800832a:	b943      	cbnz	r3, 800833e <__swbuf_r+0x32>
 800832c:	4621      	mov	r1, r4
 800832e:	4628      	mov	r0, r5
 8008330:	f000 f82a 	bl	8008388 <__swsetup_r>
 8008334:	b118      	cbz	r0, 800833e <__swbuf_r+0x32>
 8008336:	f04f 37ff 	mov.w	r7, #4294967295
 800833a:	4638      	mov	r0, r7
 800833c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800833e:	6823      	ldr	r3, [r4, #0]
 8008340:	6922      	ldr	r2, [r4, #16]
 8008342:	1a98      	subs	r0, r3, r2
 8008344:	6963      	ldr	r3, [r4, #20]
 8008346:	b2f6      	uxtb	r6, r6
 8008348:	4283      	cmp	r3, r0
 800834a:	4637      	mov	r7, r6
 800834c:	dc05      	bgt.n	800835a <__swbuf_r+0x4e>
 800834e:	4621      	mov	r1, r4
 8008350:	4628      	mov	r0, r5
 8008352:	f7ff ffb3 	bl	80082bc <_fflush_r>
 8008356:	2800      	cmp	r0, #0
 8008358:	d1ed      	bne.n	8008336 <__swbuf_r+0x2a>
 800835a:	68a3      	ldr	r3, [r4, #8]
 800835c:	3b01      	subs	r3, #1
 800835e:	60a3      	str	r3, [r4, #8]
 8008360:	6823      	ldr	r3, [r4, #0]
 8008362:	1c5a      	adds	r2, r3, #1
 8008364:	6022      	str	r2, [r4, #0]
 8008366:	701e      	strb	r6, [r3, #0]
 8008368:	6962      	ldr	r2, [r4, #20]
 800836a:	1c43      	adds	r3, r0, #1
 800836c:	429a      	cmp	r2, r3
 800836e:	d004      	beq.n	800837a <__swbuf_r+0x6e>
 8008370:	89a3      	ldrh	r3, [r4, #12]
 8008372:	07db      	lsls	r3, r3, #31
 8008374:	d5e1      	bpl.n	800833a <__swbuf_r+0x2e>
 8008376:	2e0a      	cmp	r6, #10
 8008378:	d1df      	bne.n	800833a <__swbuf_r+0x2e>
 800837a:	4621      	mov	r1, r4
 800837c:	4628      	mov	r0, r5
 800837e:	f7ff ff9d 	bl	80082bc <_fflush_r>
 8008382:	2800      	cmp	r0, #0
 8008384:	d0d9      	beq.n	800833a <__swbuf_r+0x2e>
 8008386:	e7d6      	b.n	8008336 <__swbuf_r+0x2a>

08008388 <__swsetup_r>:
 8008388:	b538      	push	{r3, r4, r5, lr}
 800838a:	4b29      	ldr	r3, [pc, #164]	@ (8008430 <__swsetup_r+0xa8>)
 800838c:	4605      	mov	r5, r0
 800838e:	6818      	ldr	r0, [r3, #0]
 8008390:	460c      	mov	r4, r1
 8008392:	b118      	cbz	r0, 800839c <__swsetup_r+0x14>
 8008394:	6a03      	ldr	r3, [r0, #32]
 8008396:	b90b      	cbnz	r3, 800839c <__swsetup_r+0x14>
 8008398:	f7fe f9b8 	bl	800670c <__sinit>
 800839c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083a0:	0719      	lsls	r1, r3, #28
 80083a2:	d422      	bmi.n	80083ea <__swsetup_r+0x62>
 80083a4:	06da      	lsls	r2, r3, #27
 80083a6:	d407      	bmi.n	80083b8 <__swsetup_r+0x30>
 80083a8:	2209      	movs	r2, #9
 80083aa:	602a      	str	r2, [r5, #0]
 80083ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80083b0:	81a3      	strh	r3, [r4, #12]
 80083b2:	f04f 30ff 	mov.w	r0, #4294967295
 80083b6:	e033      	b.n	8008420 <__swsetup_r+0x98>
 80083b8:	0758      	lsls	r0, r3, #29
 80083ba:	d512      	bpl.n	80083e2 <__swsetup_r+0x5a>
 80083bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80083be:	b141      	cbz	r1, 80083d2 <__swsetup_r+0x4a>
 80083c0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80083c4:	4299      	cmp	r1, r3
 80083c6:	d002      	beq.n	80083ce <__swsetup_r+0x46>
 80083c8:	4628      	mov	r0, r5
 80083ca:	f7ff f919 	bl	8007600 <_free_r>
 80083ce:	2300      	movs	r3, #0
 80083d0:	6363      	str	r3, [r4, #52]	@ 0x34
 80083d2:	89a3      	ldrh	r3, [r4, #12]
 80083d4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80083d8:	81a3      	strh	r3, [r4, #12]
 80083da:	2300      	movs	r3, #0
 80083dc:	6063      	str	r3, [r4, #4]
 80083de:	6923      	ldr	r3, [r4, #16]
 80083e0:	6023      	str	r3, [r4, #0]
 80083e2:	89a3      	ldrh	r3, [r4, #12]
 80083e4:	f043 0308 	orr.w	r3, r3, #8
 80083e8:	81a3      	strh	r3, [r4, #12]
 80083ea:	6923      	ldr	r3, [r4, #16]
 80083ec:	b94b      	cbnz	r3, 8008402 <__swsetup_r+0x7a>
 80083ee:	89a3      	ldrh	r3, [r4, #12]
 80083f0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80083f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80083f8:	d003      	beq.n	8008402 <__swsetup_r+0x7a>
 80083fa:	4621      	mov	r1, r4
 80083fc:	4628      	mov	r0, r5
 80083fe:	f000 f909 	bl	8008614 <__smakebuf_r>
 8008402:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008406:	f013 0201 	ands.w	r2, r3, #1
 800840a:	d00a      	beq.n	8008422 <__swsetup_r+0x9a>
 800840c:	2200      	movs	r2, #0
 800840e:	60a2      	str	r2, [r4, #8]
 8008410:	6962      	ldr	r2, [r4, #20]
 8008412:	4252      	negs	r2, r2
 8008414:	61a2      	str	r2, [r4, #24]
 8008416:	6922      	ldr	r2, [r4, #16]
 8008418:	b942      	cbnz	r2, 800842c <__swsetup_r+0xa4>
 800841a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800841e:	d1c5      	bne.n	80083ac <__swsetup_r+0x24>
 8008420:	bd38      	pop	{r3, r4, r5, pc}
 8008422:	0799      	lsls	r1, r3, #30
 8008424:	bf58      	it	pl
 8008426:	6962      	ldrpl	r2, [r4, #20]
 8008428:	60a2      	str	r2, [r4, #8]
 800842a:	e7f4      	b.n	8008416 <__swsetup_r+0x8e>
 800842c:	2000      	movs	r0, #0
 800842e:	e7f7      	b.n	8008420 <__swsetup_r+0x98>
 8008430:	20000028 	.word	0x20000028

08008434 <memmove>:
 8008434:	4288      	cmp	r0, r1
 8008436:	b510      	push	{r4, lr}
 8008438:	eb01 0402 	add.w	r4, r1, r2
 800843c:	d902      	bls.n	8008444 <memmove+0x10>
 800843e:	4284      	cmp	r4, r0
 8008440:	4623      	mov	r3, r4
 8008442:	d807      	bhi.n	8008454 <memmove+0x20>
 8008444:	1e43      	subs	r3, r0, #1
 8008446:	42a1      	cmp	r1, r4
 8008448:	d008      	beq.n	800845c <memmove+0x28>
 800844a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800844e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008452:	e7f8      	b.n	8008446 <memmove+0x12>
 8008454:	4402      	add	r2, r0
 8008456:	4601      	mov	r1, r0
 8008458:	428a      	cmp	r2, r1
 800845a:	d100      	bne.n	800845e <memmove+0x2a>
 800845c:	bd10      	pop	{r4, pc}
 800845e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008462:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008466:	e7f7      	b.n	8008458 <memmove+0x24>

08008468 <_sbrk_r>:
 8008468:	b538      	push	{r3, r4, r5, lr}
 800846a:	4d06      	ldr	r5, [pc, #24]	@ (8008484 <_sbrk_r+0x1c>)
 800846c:	2300      	movs	r3, #0
 800846e:	4604      	mov	r4, r0
 8008470:	4608      	mov	r0, r1
 8008472:	602b      	str	r3, [r5, #0]
 8008474:	f7f9 ffba 	bl	80023ec <_sbrk>
 8008478:	1c43      	adds	r3, r0, #1
 800847a:	d102      	bne.n	8008482 <_sbrk_r+0x1a>
 800847c:	682b      	ldr	r3, [r5, #0]
 800847e:	b103      	cbz	r3, 8008482 <_sbrk_r+0x1a>
 8008480:	6023      	str	r3, [r4, #0]
 8008482:	bd38      	pop	{r3, r4, r5, pc}
 8008484:	20000944 	.word	0x20000944

08008488 <memcpy>:
 8008488:	440a      	add	r2, r1
 800848a:	4291      	cmp	r1, r2
 800848c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008490:	d100      	bne.n	8008494 <memcpy+0xc>
 8008492:	4770      	bx	lr
 8008494:	b510      	push	{r4, lr}
 8008496:	f811 4b01 	ldrb.w	r4, [r1], #1
 800849a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800849e:	4291      	cmp	r1, r2
 80084a0:	d1f9      	bne.n	8008496 <memcpy+0xe>
 80084a2:	bd10      	pop	{r4, pc}

080084a4 <__assert_func>:
 80084a4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80084a6:	4614      	mov	r4, r2
 80084a8:	461a      	mov	r2, r3
 80084aa:	4b09      	ldr	r3, [pc, #36]	@ (80084d0 <__assert_func+0x2c>)
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	4605      	mov	r5, r0
 80084b0:	68d8      	ldr	r0, [r3, #12]
 80084b2:	b954      	cbnz	r4, 80084ca <__assert_func+0x26>
 80084b4:	4b07      	ldr	r3, [pc, #28]	@ (80084d4 <__assert_func+0x30>)
 80084b6:	461c      	mov	r4, r3
 80084b8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80084bc:	9100      	str	r1, [sp, #0]
 80084be:	462b      	mov	r3, r5
 80084c0:	4905      	ldr	r1, [pc, #20]	@ (80084d8 <__assert_func+0x34>)
 80084c2:	f000 f86f 	bl	80085a4 <fiprintf>
 80084c6:	f000 f903 	bl	80086d0 <abort>
 80084ca:	4b04      	ldr	r3, [pc, #16]	@ (80084dc <__assert_func+0x38>)
 80084cc:	e7f4      	b.n	80084b8 <__assert_func+0x14>
 80084ce:	bf00      	nop
 80084d0:	20000028 	.word	0x20000028
 80084d4:	080091c6 	.word	0x080091c6
 80084d8:	08009198 	.word	0x08009198
 80084dc:	0800918b 	.word	0x0800918b

080084e0 <_calloc_r>:
 80084e0:	b570      	push	{r4, r5, r6, lr}
 80084e2:	fba1 5402 	umull	r5, r4, r1, r2
 80084e6:	b93c      	cbnz	r4, 80084f8 <_calloc_r+0x18>
 80084e8:	4629      	mov	r1, r5
 80084ea:	f7ff f8fd 	bl	80076e8 <_malloc_r>
 80084ee:	4606      	mov	r6, r0
 80084f0:	b928      	cbnz	r0, 80084fe <_calloc_r+0x1e>
 80084f2:	2600      	movs	r6, #0
 80084f4:	4630      	mov	r0, r6
 80084f6:	bd70      	pop	{r4, r5, r6, pc}
 80084f8:	220c      	movs	r2, #12
 80084fa:	6002      	str	r2, [r0, #0]
 80084fc:	e7f9      	b.n	80084f2 <_calloc_r+0x12>
 80084fe:	462a      	mov	r2, r5
 8008500:	4621      	mov	r1, r4
 8008502:	f7fe f9b0 	bl	8006866 <memset>
 8008506:	e7f5      	b.n	80084f4 <_calloc_r+0x14>

08008508 <__ascii_mbtowc>:
 8008508:	b082      	sub	sp, #8
 800850a:	b901      	cbnz	r1, 800850e <__ascii_mbtowc+0x6>
 800850c:	a901      	add	r1, sp, #4
 800850e:	b142      	cbz	r2, 8008522 <__ascii_mbtowc+0x1a>
 8008510:	b14b      	cbz	r3, 8008526 <__ascii_mbtowc+0x1e>
 8008512:	7813      	ldrb	r3, [r2, #0]
 8008514:	600b      	str	r3, [r1, #0]
 8008516:	7812      	ldrb	r2, [r2, #0]
 8008518:	1e10      	subs	r0, r2, #0
 800851a:	bf18      	it	ne
 800851c:	2001      	movne	r0, #1
 800851e:	b002      	add	sp, #8
 8008520:	4770      	bx	lr
 8008522:	4610      	mov	r0, r2
 8008524:	e7fb      	b.n	800851e <__ascii_mbtowc+0x16>
 8008526:	f06f 0001 	mvn.w	r0, #1
 800852a:	e7f8      	b.n	800851e <__ascii_mbtowc+0x16>

0800852c <_realloc_r>:
 800852c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008530:	4680      	mov	r8, r0
 8008532:	4615      	mov	r5, r2
 8008534:	460c      	mov	r4, r1
 8008536:	b921      	cbnz	r1, 8008542 <_realloc_r+0x16>
 8008538:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800853c:	4611      	mov	r1, r2
 800853e:	f7ff b8d3 	b.w	80076e8 <_malloc_r>
 8008542:	b92a      	cbnz	r2, 8008550 <_realloc_r+0x24>
 8008544:	f7ff f85c 	bl	8007600 <_free_r>
 8008548:	2400      	movs	r4, #0
 800854a:	4620      	mov	r0, r4
 800854c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008550:	f000 f8c5 	bl	80086de <_malloc_usable_size_r>
 8008554:	4285      	cmp	r5, r0
 8008556:	4606      	mov	r6, r0
 8008558:	d802      	bhi.n	8008560 <_realloc_r+0x34>
 800855a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800855e:	d8f4      	bhi.n	800854a <_realloc_r+0x1e>
 8008560:	4629      	mov	r1, r5
 8008562:	4640      	mov	r0, r8
 8008564:	f7ff f8c0 	bl	80076e8 <_malloc_r>
 8008568:	4607      	mov	r7, r0
 800856a:	2800      	cmp	r0, #0
 800856c:	d0ec      	beq.n	8008548 <_realloc_r+0x1c>
 800856e:	42b5      	cmp	r5, r6
 8008570:	462a      	mov	r2, r5
 8008572:	4621      	mov	r1, r4
 8008574:	bf28      	it	cs
 8008576:	4632      	movcs	r2, r6
 8008578:	f7ff ff86 	bl	8008488 <memcpy>
 800857c:	4621      	mov	r1, r4
 800857e:	4640      	mov	r0, r8
 8008580:	f7ff f83e 	bl	8007600 <_free_r>
 8008584:	463c      	mov	r4, r7
 8008586:	e7e0      	b.n	800854a <_realloc_r+0x1e>

08008588 <__ascii_wctomb>:
 8008588:	4603      	mov	r3, r0
 800858a:	4608      	mov	r0, r1
 800858c:	b141      	cbz	r1, 80085a0 <__ascii_wctomb+0x18>
 800858e:	2aff      	cmp	r2, #255	@ 0xff
 8008590:	d904      	bls.n	800859c <__ascii_wctomb+0x14>
 8008592:	228a      	movs	r2, #138	@ 0x8a
 8008594:	601a      	str	r2, [r3, #0]
 8008596:	f04f 30ff 	mov.w	r0, #4294967295
 800859a:	4770      	bx	lr
 800859c:	700a      	strb	r2, [r1, #0]
 800859e:	2001      	movs	r0, #1
 80085a0:	4770      	bx	lr
	...

080085a4 <fiprintf>:
 80085a4:	b40e      	push	{r1, r2, r3}
 80085a6:	b503      	push	{r0, r1, lr}
 80085a8:	4601      	mov	r1, r0
 80085aa:	ab03      	add	r3, sp, #12
 80085ac:	4805      	ldr	r0, [pc, #20]	@ (80085c4 <fiprintf+0x20>)
 80085ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80085b2:	6800      	ldr	r0, [r0, #0]
 80085b4:	9301      	str	r3, [sp, #4]
 80085b6:	f000 f8c3 	bl	8008740 <_vfiprintf_r>
 80085ba:	b002      	add	sp, #8
 80085bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80085c0:	b003      	add	sp, #12
 80085c2:	4770      	bx	lr
 80085c4:	20000028 	.word	0x20000028

080085c8 <__swhatbuf_r>:
 80085c8:	b570      	push	{r4, r5, r6, lr}
 80085ca:	460c      	mov	r4, r1
 80085cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085d0:	2900      	cmp	r1, #0
 80085d2:	b096      	sub	sp, #88	@ 0x58
 80085d4:	4615      	mov	r5, r2
 80085d6:	461e      	mov	r6, r3
 80085d8:	da0d      	bge.n	80085f6 <__swhatbuf_r+0x2e>
 80085da:	89a3      	ldrh	r3, [r4, #12]
 80085dc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80085e0:	f04f 0100 	mov.w	r1, #0
 80085e4:	bf14      	ite	ne
 80085e6:	2340      	movne	r3, #64	@ 0x40
 80085e8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80085ec:	2000      	movs	r0, #0
 80085ee:	6031      	str	r1, [r6, #0]
 80085f0:	602b      	str	r3, [r5, #0]
 80085f2:	b016      	add	sp, #88	@ 0x58
 80085f4:	bd70      	pop	{r4, r5, r6, pc}
 80085f6:	466a      	mov	r2, sp
 80085f8:	f000 f848 	bl	800868c <_fstat_r>
 80085fc:	2800      	cmp	r0, #0
 80085fe:	dbec      	blt.n	80085da <__swhatbuf_r+0x12>
 8008600:	9901      	ldr	r1, [sp, #4]
 8008602:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008606:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800860a:	4259      	negs	r1, r3
 800860c:	4159      	adcs	r1, r3
 800860e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008612:	e7eb      	b.n	80085ec <__swhatbuf_r+0x24>

08008614 <__smakebuf_r>:
 8008614:	898b      	ldrh	r3, [r1, #12]
 8008616:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008618:	079d      	lsls	r5, r3, #30
 800861a:	4606      	mov	r6, r0
 800861c:	460c      	mov	r4, r1
 800861e:	d507      	bpl.n	8008630 <__smakebuf_r+0x1c>
 8008620:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008624:	6023      	str	r3, [r4, #0]
 8008626:	6123      	str	r3, [r4, #16]
 8008628:	2301      	movs	r3, #1
 800862a:	6163      	str	r3, [r4, #20]
 800862c:	b003      	add	sp, #12
 800862e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008630:	ab01      	add	r3, sp, #4
 8008632:	466a      	mov	r2, sp
 8008634:	f7ff ffc8 	bl	80085c8 <__swhatbuf_r>
 8008638:	9f00      	ldr	r7, [sp, #0]
 800863a:	4605      	mov	r5, r0
 800863c:	4639      	mov	r1, r7
 800863e:	4630      	mov	r0, r6
 8008640:	f7ff f852 	bl	80076e8 <_malloc_r>
 8008644:	b948      	cbnz	r0, 800865a <__smakebuf_r+0x46>
 8008646:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800864a:	059a      	lsls	r2, r3, #22
 800864c:	d4ee      	bmi.n	800862c <__smakebuf_r+0x18>
 800864e:	f023 0303 	bic.w	r3, r3, #3
 8008652:	f043 0302 	orr.w	r3, r3, #2
 8008656:	81a3      	strh	r3, [r4, #12]
 8008658:	e7e2      	b.n	8008620 <__smakebuf_r+0xc>
 800865a:	89a3      	ldrh	r3, [r4, #12]
 800865c:	6020      	str	r0, [r4, #0]
 800865e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008662:	81a3      	strh	r3, [r4, #12]
 8008664:	9b01      	ldr	r3, [sp, #4]
 8008666:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800866a:	b15b      	cbz	r3, 8008684 <__smakebuf_r+0x70>
 800866c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008670:	4630      	mov	r0, r6
 8008672:	f000 f81d 	bl	80086b0 <_isatty_r>
 8008676:	b128      	cbz	r0, 8008684 <__smakebuf_r+0x70>
 8008678:	89a3      	ldrh	r3, [r4, #12]
 800867a:	f023 0303 	bic.w	r3, r3, #3
 800867e:	f043 0301 	orr.w	r3, r3, #1
 8008682:	81a3      	strh	r3, [r4, #12]
 8008684:	89a3      	ldrh	r3, [r4, #12]
 8008686:	431d      	orrs	r5, r3
 8008688:	81a5      	strh	r5, [r4, #12]
 800868a:	e7cf      	b.n	800862c <__smakebuf_r+0x18>

0800868c <_fstat_r>:
 800868c:	b538      	push	{r3, r4, r5, lr}
 800868e:	4d07      	ldr	r5, [pc, #28]	@ (80086ac <_fstat_r+0x20>)
 8008690:	2300      	movs	r3, #0
 8008692:	4604      	mov	r4, r0
 8008694:	4608      	mov	r0, r1
 8008696:	4611      	mov	r1, r2
 8008698:	602b      	str	r3, [r5, #0]
 800869a:	f7f9 fe7f 	bl	800239c <_fstat>
 800869e:	1c43      	adds	r3, r0, #1
 80086a0:	d102      	bne.n	80086a8 <_fstat_r+0x1c>
 80086a2:	682b      	ldr	r3, [r5, #0]
 80086a4:	b103      	cbz	r3, 80086a8 <_fstat_r+0x1c>
 80086a6:	6023      	str	r3, [r4, #0]
 80086a8:	bd38      	pop	{r3, r4, r5, pc}
 80086aa:	bf00      	nop
 80086ac:	20000944 	.word	0x20000944

080086b0 <_isatty_r>:
 80086b0:	b538      	push	{r3, r4, r5, lr}
 80086b2:	4d06      	ldr	r5, [pc, #24]	@ (80086cc <_isatty_r+0x1c>)
 80086b4:	2300      	movs	r3, #0
 80086b6:	4604      	mov	r4, r0
 80086b8:	4608      	mov	r0, r1
 80086ba:	602b      	str	r3, [r5, #0]
 80086bc:	f7f9 fe7e 	bl	80023bc <_isatty>
 80086c0:	1c43      	adds	r3, r0, #1
 80086c2:	d102      	bne.n	80086ca <_isatty_r+0x1a>
 80086c4:	682b      	ldr	r3, [r5, #0]
 80086c6:	b103      	cbz	r3, 80086ca <_isatty_r+0x1a>
 80086c8:	6023      	str	r3, [r4, #0]
 80086ca:	bd38      	pop	{r3, r4, r5, pc}
 80086cc:	20000944 	.word	0x20000944

080086d0 <abort>:
 80086d0:	b508      	push	{r3, lr}
 80086d2:	2006      	movs	r0, #6
 80086d4:	f000 f974 	bl	80089c0 <raise>
 80086d8:	2001      	movs	r0, #1
 80086da:	f7f9 fe0f 	bl	80022fc <_exit>

080086de <_malloc_usable_size_r>:
 80086de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80086e2:	1f18      	subs	r0, r3, #4
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	bfbc      	itt	lt
 80086e8:	580b      	ldrlt	r3, [r1, r0]
 80086ea:	18c0      	addlt	r0, r0, r3
 80086ec:	4770      	bx	lr

080086ee <__sfputc_r>:
 80086ee:	6893      	ldr	r3, [r2, #8]
 80086f0:	3b01      	subs	r3, #1
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	b410      	push	{r4}
 80086f6:	6093      	str	r3, [r2, #8]
 80086f8:	da08      	bge.n	800870c <__sfputc_r+0x1e>
 80086fa:	6994      	ldr	r4, [r2, #24]
 80086fc:	42a3      	cmp	r3, r4
 80086fe:	db01      	blt.n	8008704 <__sfputc_r+0x16>
 8008700:	290a      	cmp	r1, #10
 8008702:	d103      	bne.n	800870c <__sfputc_r+0x1e>
 8008704:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008708:	f7ff be00 	b.w	800830c <__swbuf_r>
 800870c:	6813      	ldr	r3, [r2, #0]
 800870e:	1c58      	adds	r0, r3, #1
 8008710:	6010      	str	r0, [r2, #0]
 8008712:	7019      	strb	r1, [r3, #0]
 8008714:	4608      	mov	r0, r1
 8008716:	f85d 4b04 	ldr.w	r4, [sp], #4
 800871a:	4770      	bx	lr

0800871c <__sfputs_r>:
 800871c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800871e:	4606      	mov	r6, r0
 8008720:	460f      	mov	r7, r1
 8008722:	4614      	mov	r4, r2
 8008724:	18d5      	adds	r5, r2, r3
 8008726:	42ac      	cmp	r4, r5
 8008728:	d101      	bne.n	800872e <__sfputs_r+0x12>
 800872a:	2000      	movs	r0, #0
 800872c:	e007      	b.n	800873e <__sfputs_r+0x22>
 800872e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008732:	463a      	mov	r2, r7
 8008734:	4630      	mov	r0, r6
 8008736:	f7ff ffda 	bl	80086ee <__sfputc_r>
 800873a:	1c43      	adds	r3, r0, #1
 800873c:	d1f3      	bne.n	8008726 <__sfputs_r+0xa>
 800873e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008740 <_vfiprintf_r>:
 8008740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008744:	460d      	mov	r5, r1
 8008746:	b09d      	sub	sp, #116	@ 0x74
 8008748:	4614      	mov	r4, r2
 800874a:	4698      	mov	r8, r3
 800874c:	4606      	mov	r6, r0
 800874e:	b118      	cbz	r0, 8008758 <_vfiprintf_r+0x18>
 8008750:	6a03      	ldr	r3, [r0, #32]
 8008752:	b90b      	cbnz	r3, 8008758 <_vfiprintf_r+0x18>
 8008754:	f7fd ffda 	bl	800670c <__sinit>
 8008758:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800875a:	07d9      	lsls	r1, r3, #31
 800875c:	d405      	bmi.n	800876a <_vfiprintf_r+0x2a>
 800875e:	89ab      	ldrh	r3, [r5, #12]
 8008760:	059a      	lsls	r2, r3, #22
 8008762:	d402      	bmi.n	800876a <_vfiprintf_r+0x2a>
 8008764:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008766:	f7fe f8fc 	bl	8006962 <__retarget_lock_acquire_recursive>
 800876a:	89ab      	ldrh	r3, [r5, #12]
 800876c:	071b      	lsls	r3, r3, #28
 800876e:	d501      	bpl.n	8008774 <_vfiprintf_r+0x34>
 8008770:	692b      	ldr	r3, [r5, #16]
 8008772:	b99b      	cbnz	r3, 800879c <_vfiprintf_r+0x5c>
 8008774:	4629      	mov	r1, r5
 8008776:	4630      	mov	r0, r6
 8008778:	f7ff fe06 	bl	8008388 <__swsetup_r>
 800877c:	b170      	cbz	r0, 800879c <_vfiprintf_r+0x5c>
 800877e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008780:	07dc      	lsls	r4, r3, #31
 8008782:	d504      	bpl.n	800878e <_vfiprintf_r+0x4e>
 8008784:	f04f 30ff 	mov.w	r0, #4294967295
 8008788:	b01d      	add	sp, #116	@ 0x74
 800878a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800878e:	89ab      	ldrh	r3, [r5, #12]
 8008790:	0598      	lsls	r0, r3, #22
 8008792:	d4f7      	bmi.n	8008784 <_vfiprintf_r+0x44>
 8008794:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008796:	f7fe f8e5 	bl	8006964 <__retarget_lock_release_recursive>
 800879a:	e7f3      	b.n	8008784 <_vfiprintf_r+0x44>
 800879c:	2300      	movs	r3, #0
 800879e:	9309      	str	r3, [sp, #36]	@ 0x24
 80087a0:	2320      	movs	r3, #32
 80087a2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80087a6:	f8cd 800c 	str.w	r8, [sp, #12]
 80087aa:	2330      	movs	r3, #48	@ 0x30
 80087ac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800895c <_vfiprintf_r+0x21c>
 80087b0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80087b4:	f04f 0901 	mov.w	r9, #1
 80087b8:	4623      	mov	r3, r4
 80087ba:	469a      	mov	sl, r3
 80087bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80087c0:	b10a      	cbz	r2, 80087c6 <_vfiprintf_r+0x86>
 80087c2:	2a25      	cmp	r2, #37	@ 0x25
 80087c4:	d1f9      	bne.n	80087ba <_vfiprintf_r+0x7a>
 80087c6:	ebba 0b04 	subs.w	fp, sl, r4
 80087ca:	d00b      	beq.n	80087e4 <_vfiprintf_r+0xa4>
 80087cc:	465b      	mov	r3, fp
 80087ce:	4622      	mov	r2, r4
 80087d0:	4629      	mov	r1, r5
 80087d2:	4630      	mov	r0, r6
 80087d4:	f7ff ffa2 	bl	800871c <__sfputs_r>
 80087d8:	3001      	adds	r0, #1
 80087da:	f000 80a7 	beq.w	800892c <_vfiprintf_r+0x1ec>
 80087de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80087e0:	445a      	add	r2, fp
 80087e2:	9209      	str	r2, [sp, #36]	@ 0x24
 80087e4:	f89a 3000 	ldrb.w	r3, [sl]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	f000 809f 	beq.w	800892c <_vfiprintf_r+0x1ec>
 80087ee:	2300      	movs	r3, #0
 80087f0:	f04f 32ff 	mov.w	r2, #4294967295
 80087f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80087f8:	f10a 0a01 	add.w	sl, sl, #1
 80087fc:	9304      	str	r3, [sp, #16]
 80087fe:	9307      	str	r3, [sp, #28]
 8008800:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008804:	931a      	str	r3, [sp, #104]	@ 0x68
 8008806:	4654      	mov	r4, sl
 8008808:	2205      	movs	r2, #5
 800880a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800880e:	4853      	ldr	r0, [pc, #332]	@ (800895c <_vfiprintf_r+0x21c>)
 8008810:	f7f7 fcfe 	bl	8000210 <memchr>
 8008814:	9a04      	ldr	r2, [sp, #16]
 8008816:	b9d8      	cbnz	r0, 8008850 <_vfiprintf_r+0x110>
 8008818:	06d1      	lsls	r1, r2, #27
 800881a:	bf44      	itt	mi
 800881c:	2320      	movmi	r3, #32
 800881e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008822:	0713      	lsls	r3, r2, #28
 8008824:	bf44      	itt	mi
 8008826:	232b      	movmi	r3, #43	@ 0x2b
 8008828:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800882c:	f89a 3000 	ldrb.w	r3, [sl]
 8008830:	2b2a      	cmp	r3, #42	@ 0x2a
 8008832:	d015      	beq.n	8008860 <_vfiprintf_r+0x120>
 8008834:	9a07      	ldr	r2, [sp, #28]
 8008836:	4654      	mov	r4, sl
 8008838:	2000      	movs	r0, #0
 800883a:	f04f 0c0a 	mov.w	ip, #10
 800883e:	4621      	mov	r1, r4
 8008840:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008844:	3b30      	subs	r3, #48	@ 0x30
 8008846:	2b09      	cmp	r3, #9
 8008848:	d94b      	bls.n	80088e2 <_vfiprintf_r+0x1a2>
 800884a:	b1b0      	cbz	r0, 800887a <_vfiprintf_r+0x13a>
 800884c:	9207      	str	r2, [sp, #28]
 800884e:	e014      	b.n	800887a <_vfiprintf_r+0x13a>
 8008850:	eba0 0308 	sub.w	r3, r0, r8
 8008854:	fa09 f303 	lsl.w	r3, r9, r3
 8008858:	4313      	orrs	r3, r2
 800885a:	9304      	str	r3, [sp, #16]
 800885c:	46a2      	mov	sl, r4
 800885e:	e7d2      	b.n	8008806 <_vfiprintf_r+0xc6>
 8008860:	9b03      	ldr	r3, [sp, #12]
 8008862:	1d19      	adds	r1, r3, #4
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	9103      	str	r1, [sp, #12]
 8008868:	2b00      	cmp	r3, #0
 800886a:	bfbb      	ittet	lt
 800886c:	425b      	neglt	r3, r3
 800886e:	f042 0202 	orrlt.w	r2, r2, #2
 8008872:	9307      	strge	r3, [sp, #28]
 8008874:	9307      	strlt	r3, [sp, #28]
 8008876:	bfb8      	it	lt
 8008878:	9204      	strlt	r2, [sp, #16]
 800887a:	7823      	ldrb	r3, [r4, #0]
 800887c:	2b2e      	cmp	r3, #46	@ 0x2e
 800887e:	d10a      	bne.n	8008896 <_vfiprintf_r+0x156>
 8008880:	7863      	ldrb	r3, [r4, #1]
 8008882:	2b2a      	cmp	r3, #42	@ 0x2a
 8008884:	d132      	bne.n	80088ec <_vfiprintf_r+0x1ac>
 8008886:	9b03      	ldr	r3, [sp, #12]
 8008888:	1d1a      	adds	r2, r3, #4
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	9203      	str	r2, [sp, #12]
 800888e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008892:	3402      	adds	r4, #2
 8008894:	9305      	str	r3, [sp, #20]
 8008896:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800896c <_vfiprintf_r+0x22c>
 800889a:	7821      	ldrb	r1, [r4, #0]
 800889c:	2203      	movs	r2, #3
 800889e:	4650      	mov	r0, sl
 80088a0:	f7f7 fcb6 	bl	8000210 <memchr>
 80088a4:	b138      	cbz	r0, 80088b6 <_vfiprintf_r+0x176>
 80088a6:	9b04      	ldr	r3, [sp, #16]
 80088a8:	eba0 000a 	sub.w	r0, r0, sl
 80088ac:	2240      	movs	r2, #64	@ 0x40
 80088ae:	4082      	lsls	r2, r0
 80088b0:	4313      	orrs	r3, r2
 80088b2:	3401      	adds	r4, #1
 80088b4:	9304      	str	r3, [sp, #16]
 80088b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088ba:	4829      	ldr	r0, [pc, #164]	@ (8008960 <_vfiprintf_r+0x220>)
 80088bc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80088c0:	2206      	movs	r2, #6
 80088c2:	f7f7 fca5 	bl	8000210 <memchr>
 80088c6:	2800      	cmp	r0, #0
 80088c8:	d03f      	beq.n	800894a <_vfiprintf_r+0x20a>
 80088ca:	4b26      	ldr	r3, [pc, #152]	@ (8008964 <_vfiprintf_r+0x224>)
 80088cc:	bb1b      	cbnz	r3, 8008916 <_vfiprintf_r+0x1d6>
 80088ce:	9b03      	ldr	r3, [sp, #12]
 80088d0:	3307      	adds	r3, #7
 80088d2:	f023 0307 	bic.w	r3, r3, #7
 80088d6:	3308      	adds	r3, #8
 80088d8:	9303      	str	r3, [sp, #12]
 80088da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088dc:	443b      	add	r3, r7
 80088de:	9309      	str	r3, [sp, #36]	@ 0x24
 80088e0:	e76a      	b.n	80087b8 <_vfiprintf_r+0x78>
 80088e2:	fb0c 3202 	mla	r2, ip, r2, r3
 80088e6:	460c      	mov	r4, r1
 80088e8:	2001      	movs	r0, #1
 80088ea:	e7a8      	b.n	800883e <_vfiprintf_r+0xfe>
 80088ec:	2300      	movs	r3, #0
 80088ee:	3401      	adds	r4, #1
 80088f0:	9305      	str	r3, [sp, #20]
 80088f2:	4619      	mov	r1, r3
 80088f4:	f04f 0c0a 	mov.w	ip, #10
 80088f8:	4620      	mov	r0, r4
 80088fa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80088fe:	3a30      	subs	r2, #48	@ 0x30
 8008900:	2a09      	cmp	r2, #9
 8008902:	d903      	bls.n	800890c <_vfiprintf_r+0x1cc>
 8008904:	2b00      	cmp	r3, #0
 8008906:	d0c6      	beq.n	8008896 <_vfiprintf_r+0x156>
 8008908:	9105      	str	r1, [sp, #20]
 800890a:	e7c4      	b.n	8008896 <_vfiprintf_r+0x156>
 800890c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008910:	4604      	mov	r4, r0
 8008912:	2301      	movs	r3, #1
 8008914:	e7f0      	b.n	80088f8 <_vfiprintf_r+0x1b8>
 8008916:	ab03      	add	r3, sp, #12
 8008918:	9300      	str	r3, [sp, #0]
 800891a:	462a      	mov	r2, r5
 800891c:	4b12      	ldr	r3, [pc, #72]	@ (8008968 <_vfiprintf_r+0x228>)
 800891e:	a904      	add	r1, sp, #16
 8008920:	4630      	mov	r0, r6
 8008922:	f7fd faaf 	bl	8005e84 <_printf_float>
 8008926:	4607      	mov	r7, r0
 8008928:	1c78      	adds	r0, r7, #1
 800892a:	d1d6      	bne.n	80088da <_vfiprintf_r+0x19a>
 800892c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800892e:	07d9      	lsls	r1, r3, #31
 8008930:	d405      	bmi.n	800893e <_vfiprintf_r+0x1fe>
 8008932:	89ab      	ldrh	r3, [r5, #12]
 8008934:	059a      	lsls	r2, r3, #22
 8008936:	d402      	bmi.n	800893e <_vfiprintf_r+0x1fe>
 8008938:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800893a:	f7fe f813 	bl	8006964 <__retarget_lock_release_recursive>
 800893e:	89ab      	ldrh	r3, [r5, #12]
 8008940:	065b      	lsls	r3, r3, #25
 8008942:	f53f af1f 	bmi.w	8008784 <_vfiprintf_r+0x44>
 8008946:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008948:	e71e      	b.n	8008788 <_vfiprintf_r+0x48>
 800894a:	ab03      	add	r3, sp, #12
 800894c:	9300      	str	r3, [sp, #0]
 800894e:	462a      	mov	r2, r5
 8008950:	4b05      	ldr	r3, [pc, #20]	@ (8008968 <_vfiprintf_r+0x228>)
 8008952:	a904      	add	r1, sp, #16
 8008954:	4630      	mov	r0, r6
 8008956:	f7fd fd2d 	bl	80063b4 <_printf_i>
 800895a:	e7e4      	b.n	8008926 <_vfiprintf_r+0x1e6>
 800895c:	08009170 	.word	0x08009170
 8008960:	0800917a 	.word	0x0800917a
 8008964:	08005e85 	.word	0x08005e85
 8008968:	0800871d 	.word	0x0800871d
 800896c:	08009176 	.word	0x08009176

08008970 <_raise_r>:
 8008970:	291f      	cmp	r1, #31
 8008972:	b538      	push	{r3, r4, r5, lr}
 8008974:	4605      	mov	r5, r0
 8008976:	460c      	mov	r4, r1
 8008978:	d904      	bls.n	8008984 <_raise_r+0x14>
 800897a:	2316      	movs	r3, #22
 800897c:	6003      	str	r3, [r0, #0]
 800897e:	f04f 30ff 	mov.w	r0, #4294967295
 8008982:	bd38      	pop	{r3, r4, r5, pc}
 8008984:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008986:	b112      	cbz	r2, 800898e <_raise_r+0x1e>
 8008988:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800898c:	b94b      	cbnz	r3, 80089a2 <_raise_r+0x32>
 800898e:	4628      	mov	r0, r5
 8008990:	f000 f830 	bl	80089f4 <_getpid_r>
 8008994:	4622      	mov	r2, r4
 8008996:	4601      	mov	r1, r0
 8008998:	4628      	mov	r0, r5
 800899a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800899e:	f000 b817 	b.w	80089d0 <_kill_r>
 80089a2:	2b01      	cmp	r3, #1
 80089a4:	d00a      	beq.n	80089bc <_raise_r+0x4c>
 80089a6:	1c59      	adds	r1, r3, #1
 80089a8:	d103      	bne.n	80089b2 <_raise_r+0x42>
 80089aa:	2316      	movs	r3, #22
 80089ac:	6003      	str	r3, [r0, #0]
 80089ae:	2001      	movs	r0, #1
 80089b0:	e7e7      	b.n	8008982 <_raise_r+0x12>
 80089b2:	2100      	movs	r1, #0
 80089b4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80089b8:	4620      	mov	r0, r4
 80089ba:	4798      	blx	r3
 80089bc:	2000      	movs	r0, #0
 80089be:	e7e0      	b.n	8008982 <_raise_r+0x12>

080089c0 <raise>:
 80089c0:	4b02      	ldr	r3, [pc, #8]	@ (80089cc <raise+0xc>)
 80089c2:	4601      	mov	r1, r0
 80089c4:	6818      	ldr	r0, [r3, #0]
 80089c6:	f7ff bfd3 	b.w	8008970 <_raise_r>
 80089ca:	bf00      	nop
 80089cc:	20000028 	.word	0x20000028

080089d0 <_kill_r>:
 80089d0:	b538      	push	{r3, r4, r5, lr}
 80089d2:	4d07      	ldr	r5, [pc, #28]	@ (80089f0 <_kill_r+0x20>)
 80089d4:	2300      	movs	r3, #0
 80089d6:	4604      	mov	r4, r0
 80089d8:	4608      	mov	r0, r1
 80089da:	4611      	mov	r1, r2
 80089dc:	602b      	str	r3, [r5, #0]
 80089de:	f7f9 fc7d 	bl	80022dc <_kill>
 80089e2:	1c43      	adds	r3, r0, #1
 80089e4:	d102      	bne.n	80089ec <_kill_r+0x1c>
 80089e6:	682b      	ldr	r3, [r5, #0]
 80089e8:	b103      	cbz	r3, 80089ec <_kill_r+0x1c>
 80089ea:	6023      	str	r3, [r4, #0]
 80089ec:	bd38      	pop	{r3, r4, r5, pc}
 80089ee:	bf00      	nop
 80089f0:	20000944 	.word	0x20000944

080089f4 <_getpid_r>:
 80089f4:	f7f9 bc6a 	b.w	80022cc <_getpid>

080089f8 <_init>:
 80089f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089fa:	bf00      	nop
 80089fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80089fe:	bc08      	pop	{r3}
 8008a00:	469e      	mov	lr, r3
 8008a02:	4770      	bx	lr

08008a04 <_fini>:
 8008a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a06:	bf00      	nop
 8008a08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a0a:	bc08      	pop	{r3}
 8008a0c:	469e      	mov	lr, r3
 8008a0e:	4770      	bx	lr
