INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dinur/Project/AddSub Unit/AddSub Unit.srcs/sources_1/new/ASU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ASU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dinur/Project/AddSub Unit/AddSub Unit.srcs/sources_1/imports/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dinur/Project/AddSub Unit/AddSub Unit.srcs/sources_1/imports/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dinur/Project/AddSub Unit/AddSub Unit.srcs/sources_1/imports/new/RCA_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dinur/Project/AddSub Unit/AddSub Unit.srcs/sim_1/new/ASU_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ASU_Testbench
