--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml jesd204b_rx4_exdes.twx jesd204b_rx4_exdes.ncd -o
jesd204b_rx4_exdes.twr jesd204b_rx4_exdes.pcf

Design file:              jesd204b_rx4_exdes.ncd
Physical constraint file: jesd204b_rx4_exdes.pcf
Device,package,speed:     xc7a200t,fbg676,C,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X19Y34.B6), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.464ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.429ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.AQ      Tcklo                 0.469   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X22Y33.A5      net (fanout=1)        0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X22Y33.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X20Y29.C6      net (fanout=2)        0.407   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X20Y29.C       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X19Y34.C1      net (fanout=1)        0.837   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X19Y34.C       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X19Y34.B6      net (fanout=1)        0.113   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X19Y34.CLK     Tas                   0.073   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.429ns (0.857ns logic, 1.572ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X22Y34.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.108ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.073ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.AQ      Tcklo                 0.469   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X22Y33.A5      net (fanout=1)        0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X22Y33.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X22Y34.AX      net (fanout=2)        0.269   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X22Y34.CLK     Tdick                 0.015   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.073ns (0.589ns logic, 0.484ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X22Y33.A5), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     0.752ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.717ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.AQ      Tcklo                 0.469   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X22Y33.A5      net (fanout=1)        0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X22Y33.CLK     Tas                   0.033   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.717ns (0.502ns logic, 0.215ns route)
                                                       (70.0% logic, 30.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X22Y33.A5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.139ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.174ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.AQ      Tcklo                 0.163   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X22Y33.A5      net (fanout=1)        0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X22Y33.CLK     Tah         (-Th)     0.075   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.174ns (0.088ns logic, 0.086ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X22Y34.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.323ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.358ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.AQ      Tcklo                 0.163   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X22Y33.A5      net (fanout=1)        0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X22Y33.A       Tilo                  0.045   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X22Y34.AX      net (fanout=2)        0.123   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X22Y34.CLK     Tckdi       (-Th)     0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.358ns (0.149ns logic, 0.209ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X19Y34.B6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.911ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      0.946ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.AQ      Tcklo                 0.163   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X22Y33.A5      net (fanout=1)        0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X22Y33.A       Tilo                  0.045   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X20Y29.C6      net (fanout=2)        0.188   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X20Y29.C       Tilo                  0.045   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X19Y34.C1      net (fanout=1)        0.372   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X19Y34.C       Tilo                  0.045   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X19Y34.B6      net (fanout=1)        0.049   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X19Y34.CLK     Tah         (-Th)     0.047   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      0.946ns (0.251ns logic, 0.695ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X23Y33.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.881ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.881ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y46.BQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X22Y32.A1      net (fanout=8)        2.056   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X22Y32.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X20Y32.B1      net (fanout=1)        0.689   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X20Y32.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X23Y33.CLK     net (fanout=4)        0.547   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.881ns (0.589ns logic, 3.292ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.694ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.694ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y55.BMUX    Tshcko                0.482   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X25Y55.A1      net (fanout=1)        0.549   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X25Y55.A       Tilo                  0.105   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X20Y32.B5      net (fanout=10)       1.906   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X20Y32.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X23Y33.CLK     net (fanout=4)        0.547   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.694ns (0.692ns logic, 3.002ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.497ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.497ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y46.AMUX    Tshcko                0.485   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X24Y46.C1      net (fanout=3)        0.693   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X24Y46.C       Tilo                  0.105   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<5>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X20Y32.B2      net (fanout=9)        1.562   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X20Y32.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X23Y33.CLK     net (fanout=4)        0.547   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.497ns (0.695ns logic, 2.802ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X23Y33.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.851ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.285ns (Levels of Logic = 0)
  Clock Path Skew:      -1.531ns (2.385 - 3.916)
  Source Clock:         q0_clk1_refclk_i rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y30.AMUX    Tshcko                0.525   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X23Y33.SR      net (fanout=9)        0.433   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X23Y33.CLK     Trck                  0.327   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.285ns (0.852ns logic, 0.433ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X23Y33.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.558ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.510ns (Levels of Logic = 0)
  Clock Path Skew:      1.033ns (2.032 - 0.999)
  Source Clock:         q0_clk1_refclk_i rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y30.AMUX    Tshcko                0.201   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X23Y33.SR      net (fanout=9)        0.224   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X23Y33.CLK     Tremck      (-Th)    -0.085   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.510ns (0.286ns logic, 0.224ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 327 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.578ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X25Y45.A5), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.543ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y13.DOADO0  Trcko_DOA             2.125   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    SLICE_X25Y35.B1      net (fanout=1)        1.049   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<0>
    SLICE_X25Y35.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O22
    SLICE_X25Y36.A2      net (fanout=1)        0.652   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X25Y36.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O24
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O26
    SLICE_X25Y45.C1      net (fanout=1)        0.944   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X25Y45.CMUX    Tilo                  0.284   U_icon_pro/U0/U_ICON/iTDO_VEC<15>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X25Y45.A5      net (fanout=1)        0.204   icon_control0<3>
    SLICE_X25Y45.CLK     Tas                   0.075   U_icon_pro/U0/U_ICON/iTDO_VEC<15>
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      5.543ns (2.694ns logic, 2.849ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.402ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y13.DOPADOP0Trcko_DOPA            2.125   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    SLICE_X24Y36.C2      net (fanout=1)        1.049   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<8>
    SLICE_X24Y36.C       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O2
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X25Y36.A3      net (fanout=1)        0.511   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O2
    SLICE_X25Y36.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O24
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O26
    SLICE_X25Y45.C1      net (fanout=1)        0.944   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X25Y45.CMUX    Tilo                  0.284   U_icon_pro/U0/U_ICON/iTDO_VEC<15>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X25Y45.A5      net (fanout=1)        0.204   icon_control0<3>
    SLICE_X25Y45.CLK     Tas                   0.075   U_icon_pro/U0/U_ICON/iTDO_VEC<15>
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      5.402ns (2.694ns logic, 2.708ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.270ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y13.DOADO4  Trcko_DOA             2.125   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    SLICE_X25Y35.B3      net (fanout=1)        0.776   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<4>
    SLICE_X25Y35.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O22
    SLICE_X25Y36.A2      net (fanout=1)        0.652   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X25Y36.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O24
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O26
    SLICE_X25Y45.C1      net (fanout=1)        0.944   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X25Y45.CMUX    Tilo                  0.284   U_icon_pro/U0/U_ICON/iTDO_VEC<15>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X25Y45.A5      net (fanout=1)        0.204   icon_control0<3>
    SLICE_X25Y45.CLK     Tas                   0.075   U_icon_pro/U0/U_ICON/iTDO_VEC<15>
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      5.270ns (2.694ns logic, 2.576ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL (SLICE_X19Y28.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.688ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y55.BMUX    Tshcko                0.482   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X25Y55.A1      net (fanout=1)        0.549   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X25Y55.A       Tilo                  0.105   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X17Y31.C4      net (fanout=10)       2.168   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X17Y31.C       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X19Y28.CE      net (fanout=16)       1.111   icon_control0<9>
    SLICE_X19Y28.CLK     Tceck                 0.168   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      4.688ns (0.860ns logic, 3.828ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.079ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y47.BQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X24Y47.B2      net (fanout=4)        0.572   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X24Y47.B       Tilo                  0.105   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X17Y31.C6      net (fanout=10)       1.639   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X17Y31.C       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X19Y28.CE      net (fanout=16)       1.111   icon_control0<9>
    SLICE_X19Y28.CLK     Tceck                 0.168   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      4.079ns (0.757ns logic, 3.322ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.050ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y46.AQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X21Y38.C2      net (fanout=8)        1.450   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X21Y38.C       Tilo                  0.105   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<5>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT
    SLICE_X17Y31.C5      net (fanout=1)        0.732   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<5>
    SLICE_X17Y31.C       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X19Y28.CE      net (fanout=16)       1.111   icon_control0<9>
    SLICE_X19Y28.CLK     Tceck                 0.168   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      4.050ns (0.757ns logic, 3.293ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL (SLICE_X19Y28.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.688ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y55.BMUX    Tshcko                0.482   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X25Y55.A1      net (fanout=1)        0.549   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X25Y55.A       Tilo                  0.105   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X17Y31.C4      net (fanout=10)       2.168   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X17Y31.C       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X19Y28.CE      net (fanout=16)       1.111   icon_control0<9>
    SLICE_X19Y28.CLK     Tceck                 0.168   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      4.688ns (0.860ns logic, 3.828ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.079ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y47.BQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X24Y47.B2      net (fanout=4)        0.572   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X24Y47.B       Tilo                  0.105   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X17Y31.C6      net (fanout=10)       1.639   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X17Y31.C       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X19Y28.CE      net (fanout=16)       1.111   icon_control0<9>
    SLICE_X19Y28.CLK     Tceck                 0.168   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      4.079ns (0.757ns logic, 3.322ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.050ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y46.AQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X21Y38.C2      net (fanout=8)        1.450   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X21Y38.C       Tilo                  0.105   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<5>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT
    SLICE_X17Y31.C5      net (fanout=1)        0.732   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<5>
    SLICE_X17Y31.C       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X19Y28.CE      net (fanout=16)       1.111   icon_control0<9>
    SLICE_X19Y28.CLK     Tceck                 0.168   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      4.050ns (0.757ns logic, 3.293ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (SLICE_X16Y31.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.149ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.149ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.DQ      Tcko                  0.141   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    SLICE_X16Y31.AX      net (fanout=1)        0.110   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
    SLICE_X16Y31.CLK     Tdh         (-Th)     0.102   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    -------------------------------------------------  ---------------------------
    Total                                      0.149ns (0.039ns logic, 0.110ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_STAT/U_TDO (SLICE_X25Y45.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_STAT/U_TDO (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.158ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE to U_icon_pro/U0/U_ICON/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y45.BQ      Tcko                  0.141   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<3>
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE
    SLICE_X25Y45.D6      net (fanout=2)        0.064   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<1>
    SLICE_X25Y45.CLK     Tah         (-Th)     0.047   U_icon_pro/U0/U_ICON/iTDO_VEC<15>
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_TDO_next
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      0.158ns (0.094ns logic, 0.064ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_STAT/U_TDO (SLICE_X25Y45.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.189ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].U_FDRE (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_STAT/U_TDO (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.189ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].U_FDRE to U_icon_pro/U0/U_ICON/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y45.DQ      Tcko                  0.141   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<3>
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].U_FDRE
    SLICE_X25Y45.D5      net (fanout=2)        0.095   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<3>
    SLICE_X25Y45.CLK     Tah         (-Th)     0.047   U_icon_pro/U0/U_ICON/iTDO_VEC<15>
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_TDO_next
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      0.189ns (0.094ns logic, 0.095ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.830ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKARDCLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKARDCLK
  Location pin: RAMB18_X1Y13.CLKARDCLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 28.292ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.854ns (Tmpw)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/CLK
  Location pin: SLICE_X36Y33.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 28.292ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.854ns (Tmpw)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/CLK
  Location pin: SLICE_X36Y33.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.430ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X25Y55.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.395ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y92.AQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X26Y70.A2      net (fanout=3)        1.420   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X26Y70.A       Tilo                  0.105   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X25Y55.SR      net (fanout=3)        1.139   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X25Y55.CLK     Tsrck                 0.352   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      3.395ns (0.836ns logic, 2.559ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X25Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.329ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y92.AQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X26Y70.A2      net (fanout=3)        1.420   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X26Y70.A       Tilo                  0.105   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X25Y53.SR      net (fanout=3)        1.073   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X25Y53.CLK     Tsrck                 0.352   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      3.329ns (0.836ns logic, 2.493ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X25Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.329ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y92.AQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X26Y70.A2      net (fanout=3)        1.420   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X26Y70.A       Tilo                  0.105   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X25Y53.SR      net (fanout=3)        1.073   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X25Y53.CLK     Tsrck                 0.352   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      3.329ns (0.836ns logic, 2.493ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X25Y54.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.283ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.318ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y92.AQ      Tcko                  0.141   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X26Y70.A2      net (fanout=3)        0.663   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X26Y70.A       Tilo                  0.045   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X25Y54.SR      net (fanout=3)        0.451   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X25Y54.CLK     Tcksr       (-Th)    -0.018   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.318ns (0.204ns logic, 1.114ns route)
                                                       (15.5% logic, 84.5% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X25Y54.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.283ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.318ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y92.AQ      Tcko                  0.141   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X26Y70.A2      net (fanout=3)        0.663   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X26Y70.A       Tilo                  0.045   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X25Y54.SR      net (fanout=3)        0.451   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X25Y54.CLK     Tcksr       (-Th)    -0.018   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.318ns (0.204ns logic, 1.114ns route)
                                                       (15.5% logic, 84.5% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (SLICE_X25Y54.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.283ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.318ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y92.AQ      Tcko                  0.141   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X26Y70.A2      net (fanout=3)        0.663   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X26Y70.A       Tilo                  0.045   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X25Y54.SR      net (fanout=3)        0.451   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X25Y54.CLK     Tcksr       (-Th)    -0.018   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.318ns (0.204ns logic, 1.114ns route)
                                                       (15.5% logic, 84.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.909ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X30Y92.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.874ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y92.AQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X30Y92.A3      net (fanout=3)        0.420   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X30Y92.CLK     Tas                   0.075   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.874ns (0.454ns logic, 0.420ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X30Y92.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.275ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y92.AQ      Tcko                  0.141   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X30Y92.A3      net (fanout=3)        0.180   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X30Y92.CLK     Tah         (-Th)     0.046   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (0.095ns logic, 0.180ns route)
                                                       (34.5% logic, 65.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 383 paths analyzed, 101 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X22Y32.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.707ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      4.672ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    q0_clk1_refclk_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y46.BQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X22Y32.A1      net (fanout=8)        2.056   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X22Y32.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X20Y32.B1      net (fanout=1)        0.689   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X20Y32.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X20Y32.A4      net (fanout=4)        0.393   icon_control0<13>
    SLICE_X20Y32.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X22Y32.SR      net (fanout=3)        0.582   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X22Y32.CLK     Trck                  0.258   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      4.672ns (0.952ns logic, 3.720ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.520ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      4.485ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    q0_clk1_refclk_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y55.BMUX    Tshcko                0.482   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X25Y55.A1      net (fanout=1)        0.549   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X25Y55.A       Tilo                  0.105   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X20Y32.B5      net (fanout=10)       1.906   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X20Y32.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X20Y32.A4      net (fanout=4)        0.393   icon_control0<13>
    SLICE_X20Y32.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X22Y32.SR      net (fanout=3)        0.582   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X22Y32.CLK     Trck                  0.258   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      4.485ns (1.055ns logic, 3.430ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.323ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      4.288ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    q0_clk1_refclk_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y46.AMUX    Tshcko                0.485   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X24Y46.C1      net (fanout=3)        0.693   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X24Y46.C       Tilo                  0.105   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<5>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X20Y32.B2      net (fanout=9)        1.562   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X20Y32.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X20Y32.A4      net (fanout=4)        0.393   icon_control0<13>
    SLICE_X20Y32.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X22Y32.SR      net (fanout=3)        0.582   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X22Y32.CLK     Trck                  0.258   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      4.288ns (1.058ns logic, 3.230ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (SLICE_X22Y32.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.707ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (FF)
  Data Path Delay:      4.672ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    q0_clk1_refclk_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y46.BQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X22Y32.A1      net (fanout=8)        2.056   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X22Y32.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X20Y32.B1      net (fanout=1)        0.689   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X20Y32.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X20Y32.A4      net (fanout=4)        0.393   icon_control0<13>
    SLICE_X20Y32.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X22Y32.SR      net (fanout=3)        0.582   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X22Y32.CLK     Trck                  0.258   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      4.672ns (0.952ns logic, 3.720ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.520ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (FF)
  Data Path Delay:      4.485ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    q0_clk1_refclk_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y55.BMUX    Tshcko                0.482   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X25Y55.A1      net (fanout=1)        0.549   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X25Y55.A       Tilo                  0.105   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X20Y32.B5      net (fanout=10)       1.906   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X20Y32.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X20Y32.A4      net (fanout=4)        0.393   icon_control0<13>
    SLICE_X20Y32.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X22Y32.SR      net (fanout=3)        0.582   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X22Y32.CLK     Trck                  0.258   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      4.485ns (1.055ns logic, 3.430ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.323ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (FF)
  Data Path Delay:      4.288ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    q0_clk1_refclk_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y46.AMUX    Tshcko                0.485   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X24Y46.C1      net (fanout=3)        0.693   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X24Y46.C       Tilo                  0.105   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<5>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X20Y32.B2      net (fanout=9)        1.562   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X20Y32.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X20Y32.A4      net (fanout=4)        0.393   icon_control0<13>
    SLICE_X20Y32.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X22Y32.SR      net (fanout=3)        0.582   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X22Y32.CLK     Trck                  0.258   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      4.288ns (1.058ns logic, 3.230ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (SLICE_X20Y31.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.621ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (FF)
  Data Path Delay:      4.586ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    q0_clk1_refclk_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y46.BQ      Tcko                  0.379   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X22Y32.A1      net (fanout=8)        2.056   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X22Y32.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X20Y32.B1      net (fanout=1)        0.689   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X20Y32.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X20Y32.A4      net (fanout=4)        0.393   icon_control0<13>
    SLICE_X20Y32.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X20Y31.SR      net (fanout=3)        0.496   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X20Y31.CLK     Trck                  0.258   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.586ns (0.952ns logic, 3.634ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.434ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (FF)
  Data Path Delay:      4.399ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    q0_clk1_refclk_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y55.BMUX    Tshcko                0.482   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X25Y55.A1      net (fanout=1)        0.549   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X25Y55.A       Tilo                  0.105   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X20Y32.B5      net (fanout=10)       1.906   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X20Y32.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X20Y32.A4      net (fanout=4)        0.393   icon_control0<13>
    SLICE_X20Y32.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X20Y31.SR      net (fanout=3)        0.496   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X20Y31.CLK     Trck                  0.258   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.399ns (1.055ns logic, 3.344ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.237ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (FF)
  Data Path Delay:      4.202ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    q0_clk1_refclk_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y46.AMUX    Tshcko                0.485   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X24Y46.C1      net (fanout=3)        0.693   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X24Y46.C       Tilo                  0.105   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<5>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X20Y32.B2      net (fanout=9)        1.562   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X20Y32.B       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X20Y32.A4      net (fanout=4)        0.393   icon_control0<13>
    SLICE_X20Y32.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X20Y31.SR      net (fanout=3)        0.496   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X20Y31.CLK     Trck                  0.258   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.202ns (1.058ns logic, 3.144ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X23Y30.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.199ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.234ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    q0_clk1_refclk_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y31.DQ      Tcko                  0.141   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    SLICE_X23Y30.AX      net (fanout=1)        0.163   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
    SLICE_X23Y30.CLK     Tckdi       (-Th)     0.070   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.234ns (0.071ns logic, 0.163ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (SLICE_X19Y30.D6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.227ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (FF)
  Data Path Delay:      0.262ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    q0_clk1_refclk_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y31.DQ      Tcko                  0.141   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    SLICE_X19Y30.D6      net (fanout=2)        0.168   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
    SLICE_X19Y30.CLK     Tah         (-Th)     0.047   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.262ns (0.094ns logic, 0.168ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X22Y32.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.246ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.281ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    q0_clk1_refclk_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y32.BQ      Tcko                  0.164   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    SLICE_X22Y32.AX      net (fanout=1)        0.176   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
    SLICE_X22Y32.CLK     Tckdi       (-Th)     0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.281ns (0.105ns logic, 0.176ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 209 paths analyzed, 194 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X19Y34.B1), 10 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.074ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.039ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         q0_clk1_refclk_i rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.AMUX    Tshcko                0.485   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ
    SLICE_X17Y29.D1      net (fanout=1)        0.783   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<4>
    SLICE_X17Y29.D       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X19Y28.A1      net (fanout=1)        0.668   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X19Y28.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X19Y34.B1      net (fanout=1)        0.820   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X19Y34.CLK     Tas                   0.073   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.039ns (0.768ns logic, 2.271ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.849ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.814ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         q0_clk1_refclk_i rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.DQ      Tcko                  0.379   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ
    SLICE_X16Y28.A1      net (fanout=1)        0.680   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
    SLICE_X16Y28.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X19Y28.A2      net (fanout=1)        0.652   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X19Y28.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X19Y34.B1      net (fanout=1)        0.820   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X19Y34.CLK     Tas                   0.073   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.814ns (0.662ns logic, 2.152ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.831ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.796ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         q0_clk1_refclk_i rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.CMUX    Tshcko                0.483   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ
    SLICE_X17Y29.D3      net (fanout=1)        0.542   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<6>
    SLICE_X17Y29.D       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X19Y28.A1      net (fanout=1)        0.668   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X19Y28.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X19Y34.B1      net (fanout=1)        0.820   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X19Y34.CLK     Tas                   0.073   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.796ns (0.766ns logic, 2.030ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X19Y34.B6), 7 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.648ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.613ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         q0_clk1_refclk_i rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y30.AQ      Tcko                  0.379   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING
    SLICE_X20Y29.D1      net (fanout=1)        0.676   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
    SLICE_X20Y29.D       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X20Y29.C5      net (fanout=1)        0.220   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X20Y29.C       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X19Y34.C1      net (fanout=1)        0.837   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X19Y34.C       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X19Y34.B6      net (fanout=1)        0.113   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X19Y34.CLK     Tas                   0.073   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.613ns (0.767ns logic, 1.846ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.519ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.484ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         q0_clk1_refclk_i rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.DQ      Tcko                  0.433   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL
    SLICE_X20Y28.A2      net (fanout=2)        0.669   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
    SLICE_X20Y28.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X19Y34.C2      net (fanout=1)        0.986   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X19Y34.C       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X19Y34.B6      net (fanout=1)        0.113   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X19Y34.CLK     Tas                   0.073   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.484ns (0.716ns logic, 1.768ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.405ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.370ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         q0_clk1_refclk_i rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.DQ      Tcko                  0.433   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM
    SLICE_X20Y28.A3      net (fanout=2)        0.555   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
    SLICE_X20Y28.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X19Y34.C2      net (fanout=1)        0.986   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X19Y34.C       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X19Y34.B6      net (fanout=1)        0.113   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X19Y34.CLK     Tas                   0.073   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.370ns (0.716ns logic, 1.654ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (SLICE_X20Y32.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.023ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Data Path Delay:      1.988ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         q0_clk1_refclk_i rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y30.BMUX    Tshcko                0.528   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/HALT_pulse
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD
    SLICE_X20Y32.A1      net (fanout=1)        0.684   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2>
    SLICE_X20Y32.A       Tilo                  0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X20Y32.SR      net (fanout=3)        0.413   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X20Y32.CLK     Trck                  0.258   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    -------------------------------------------------  ---------------------------
    Total                                      1.988ns (0.891ns logic, 1.097ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_q0_clk1_refclk_i = PERIOD TIMEGRP "q0_clk1_refclk_i" 
8.138 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 818 paths analyzed, 369 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.237ns.
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_SRL.U_FDR0 (SLICE_X37Y37.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/FINAL_FDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_SRL.U_FDR0 (FF)
  Requirement:          8.138ns
  Data Path Delay:      3.167ns (Levels of Logic = 1)
  Clock Path Skew:      -0.035ns (0.764 - 0.799)
  Source Clock:         q0_clk1_refclk_i rising at 0.000ns
  Destination Clock:    q0_clk1_refclk_i rising at 8.138ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/FINAL_FDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_SRL.U_FDR0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y26.BMUX    Tshcko                0.482   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iTRIGGER_SEQ_OUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/FINAL_FDR
    SLICE_X23Y26.A1      net (fanout=2)        0.871   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iTRIGGER_SEQ_OUT
    SLICE_X23Y26.AMUX    Tilo                  0.281   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_RESET0
    SLICE_X37Y37.SR      net (fanout=4)        1.181   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/iRESET<0>
    SLICE_X37Y37.CLK     Tsrck                 0.352   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_SRL.U_FDR0
    -------------------------------------------------  ---------------------------
    Total                                      3.167ns (1.115ns logic, 2.052ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_SRL.U_FDR0 (FF)
  Requirement:          8.138ns
  Data Path Delay:      3.142ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (0.764 - 0.806)
  Source Clock:         q0_clk1_refclk_i rising at 0.000ns
  Destination Clock:    q0_clk1_refclk_i rising at 8.138ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_SRL.U_FDR0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y28.DQ      Tcko                  0.433   U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST
    SLICE_X23Y26.A2      net (fanout=4)        0.899   U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<3>
    SLICE_X23Y26.AMUX    Tilo                  0.277   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_RESET0
    SLICE_X37Y37.SR      net (fanout=4)        1.181   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/iRESET<0>
    SLICE_X37Y37.CLK     Tsrck                 0.352   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_SRL.U_FDR0
    -------------------------------------------------  ---------------------------
    Total                                      3.142ns (1.062ns logic, 2.080ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_SRL.U_FDR0 (SLICE_X37Y37.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/FINAL_FDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_SRL.U_FDR0 (FF)
  Requirement:          8.138ns
  Data Path Delay:      3.167ns (Levels of Logic = 1)
  Clock Path Skew:      -0.035ns (0.764 - 0.799)
  Source Clock:         q0_clk1_refclk_i rising at 0.000ns
  Destination Clock:    q0_clk1_refclk_i rising at 8.138ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/FINAL_FDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_SRL.U_FDR0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y26.BMUX    Tshcko                0.482   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iTRIGGER_SEQ_OUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/FINAL_FDR
    SLICE_X23Y26.A1      net (fanout=2)        0.871   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iTRIGGER_SEQ_OUT
    SLICE_X23Y26.AMUX    Tilo                  0.281   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_RESET0
    SLICE_X37Y37.SR      net (fanout=4)        1.181   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/iRESET<0>
    SLICE_X37Y37.CLK     Tsrck                 0.352   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_SRL.U_FDR0
    -------------------------------------------------  ---------------------------
    Total                                      3.167ns (1.115ns logic, 2.052ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_SRL.U_FDR0 (FF)
  Requirement:          8.138ns
  Data Path Delay:      3.142ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (0.764 - 0.806)
  Source Clock:         q0_clk1_refclk_i rising at 0.000ns
  Destination Clock:    q0_clk1_refclk_i rising at 8.138ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_SRL.U_FDR0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y28.DQ      Tcko                  0.433   U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST
    SLICE_X23Y26.A2      net (fanout=4)        0.899   U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<3>
    SLICE_X23Y26.AMUX    Tilo                  0.277   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_RESET0
    SLICE_X37Y37.SR      net (fanout=4)        1.181   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/iRESET<0>
    SLICE_X37Y37.CLK     Tsrck                 0.352   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_SRL.U_FDR0
    -------------------------------------------------  ---------------------------
    Total                                      3.142ns (1.062ns logic, 2.080ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_SRL.U_FDR0 (SLICE_X37Y37.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/FINAL_FDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_SRL.U_FDR0 (FF)
  Requirement:          8.138ns
  Data Path Delay:      3.167ns (Levels of Logic = 1)
  Clock Path Skew:      -0.035ns (0.764 - 0.799)
  Source Clock:         q0_clk1_refclk_i rising at 0.000ns
  Destination Clock:    q0_clk1_refclk_i rising at 8.138ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/FINAL_FDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_SRL.U_FDR0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y26.BMUX    Tshcko                0.482   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iTRIGGER_SEQ_OUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/FINAL_FDR
    SLICE_X23Y26.A1      net (fanout=2)        0.871   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iTRIGGER_SEQ_OUT
    SLICE_X23Y26.AMUX    Tilo                  0.281   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_RESET0
    SLICE_X37Y37.SR      net (fanout=4)        1.181   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/iRESET<0>
    SLICE_X37Y37.CLK     Tsrck                 0.352   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_SRL.U_FDR0
    -------------------------------------------------  ---------------------------
    Total                                      3.167ns (1.115ns logic, 2.052ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_SRL.U_FDR0 (FF)
  Requirement:          8.138ns
  Data Path Delay:      3.142ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (0.764 - 0.806)
  Source Clock:         q0_clk1_refclk_i rising at 0.000ns
  Destination Clock:    q0_clk1_refclk_i rising at 8.138ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_SRL.U_FDR0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y28.DQ      Tcko                  0.433   U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST
    SLICE_X23Y26.A2      net (fanout=4)        0.899   U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<3>
    SLICE_X23Y26.AMUX    Tilo                  0.277   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_RESET0
    SLICE_X37Y37.SR      net (fanout=4)        1.181   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/iRESET<0>
    SLICE_X37Y37.CLK     Tsrck                 0.352   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_SRL.U_FDR0
    -------------------------------------------------  ---------------------------
    Total                                      3.142ns (1.062ns logic, 2.080ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_q0_clk1_refclk_i = PERIOD TIMEGRP "q0_clk1_refclk_i" 8.138 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X36Y31.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.051ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_TQ0.G_TW[0].U_TQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.089ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.361 - 0.323)
  Source Clock:         q0_clk1_refclk_i rising at 8.138ns
  Destination Clock:    q0_clk1_refclk_i rising at 8.138ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_TQ0.G_TW[0].U_TQ to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y31.AQ      Tcko                  0.141   U_ila_pro_0/U0/iTRIG_IN<3>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[0].U_TQ
    SLICE_X36Y31.DI      net (fanout=2)        0.131   U_ila_pro_0/U0/iTRIG_IN<0>
    SLICE_X36Y31.CLK     Tdh         (-Th)     0.183   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.089ns (-0.042ns logic, 0.131ns route)
                                                       (-47.2% logic, 147.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAMB18_X1Y13.ADDRBWRADDR11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.164ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.408 - 0.332)
  Source Clock:         q0_clk1_refclk_i rising at 8.138ns
  Destination Clock:    q0_clk1_refclk_i rising at 8.138ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X21Y31.DQ            Tcko                  0.141   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<7>
                                                             U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR
    RAMB18_X1Y13.ADDRBWRADDR11 net (fanout=1)        0.206   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<7>
    RAMB18_X1Y13.CLKBWRCLK     Trckc_ADDRB (-Th)     0.183   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
                                                             U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    -------------------------------------------------------  ---------------------------
    Total                                            0.164ns (-0.042ns logic, 0.206ns route)
                                                             (-25.6% logic, 125.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAMB18_X1Y13.DIBDI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 0)
  Clock Path Skew:      0.056ns (0.117 - 0.061)
  Source Clock:         q0_clk1_refclk_i rising at 8.138ns
  Destination Clock:    q0_clk1_refclk_i rising at 8.138ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X23Y28.AMUX      Tshcko                0.182   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
                                                         U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1
    RAMB18_X1Y13.DIBDI0    net (fanout=2)        0.262   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_TRIGGER_OUT
    RAMB18_X1Y13.CLKBWRCLK Trckd_DIB   (-Th)     0.296   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
                                                         U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    ---------------------------------------------------  ---------------------------
    Total                                        0.148ns (-0.114ns logic, 0.262ns route)
                                                         (-77.0% logic, 177.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_q0_clk1_refclk_i = PERIOD TIMEGRP "q0_clk1_refclk_i" 8.138 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.968ns (period - min period limit)
  Period: 8.138ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKBWRCLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKBWRCLK
  Location pin: RAMB18_X1Y13.CLKBWRCLK
  Clock network: q0_clk1_refclk_i
--------------------------------------------------------------------------------
Slack: 6.430ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.138ns
  Low pulse: 4.069ns
  Low pulse limit: 0.854ns (Tmpw)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<4>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X36Y31.CLK
  Clock network: q0_clk1_refclk_i
--------------------------------------------------------------------------------
Slack: 6.430ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.138ns
  High pulse: 4.069ns
  High pulse limit: 0.854ns (Tmpw)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<4>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X36Y31.CLK
  Clock network: q0_clk1_refclk_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_drpclk_in_i = PERIOD TIMEGRP "drpclk_in_i" 10 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3613 paths analyzed, 1083 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.714ns.
--------------------------------------------------------------------------------

Paths for end point jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_1us (SLICE_X49Y18.B3), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_counter_16 (FF)
  Destination:          jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_1us (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.977ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.119 - 0.142)
  Source Clock:         drpclk_in_i rising at 0.000ns
  Destination Clock:    drpclk_in_i rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_counter_16 to jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_1us
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y20.AQ      Tcko                  0.433   jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_counter<18>
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_counter_16
    SLICE_X48Y20.D2      net (fanout=3)        0.684   jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_counter<16>
    SLICE_X48Y20.DMUX    Tilo                  0.302   jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_counter<18>
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/GND_122_o_time_out_counter[18]_equal_17_o<18>1_SW0
    SLICE_X49Y18.A2      net (fanout=3)        0.686   N12
    SLICE_X49Y18.A       Tilo                  0.105   jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_100us
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/GND_122_o_time_out_counter[18]_equal_17_o<18>21
    SLICE_X49Y18.B3      net (fanout=2)        0.694   jesd204b_rx4_init_i/gt0_rxresetfsm_i/GND_122_o_time_out_counter[18]_equal_17_o<18>2
    SLICE_X49Y18.CLK     Tas                   0.073   jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_100us
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_1us_glue_set
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_1us
    -------------------------------------------------  ---------------------------
    Total                                      2.977ns (0.913ns logic, 2.064ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_counter_17 (FF)
  Destination:          jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_1us (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.834ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.119 - 0.142)
  Source Clock:         drpclk_in_i rising at 0.000ns
  Destination Clock:    drpclk_in_i rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_counter_17 to jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_1us
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y20.BQ      Tcko                  0.433   jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_counter<18>
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_counter_17
    SLICE_X48Y20.D4      net (fanout=3)        0.535   jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_counter<17>
    SLICE_X48Y20.DMUX    Tilo                  0.308   jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_counter<18>
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/GND_122_o_time_out_counter[18]_equal_17_o<18>1_SW0
    SLICE_X49Y18.A2      net (fanout=3)        0.686   N12
    SLICE_X49Y18.A       Tilo                  0.105   jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_100us
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/GND_122_o_time_out_counter[18]_equal_17_o<18>21
    SLICE_X49Y18.B3      net (fanout=2)        0.694   jesd204b_rx4_init_i/gt0_rxresetfsm_i/GND_122_o_time_out_counter[18]_equal_17_o<18>2
    SLICE_X49Y18.CLK     Tas                   0.073   jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_100us
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_1us_glue_set
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_1us
    -------------------------------------------------  ---------------------------
    Total                                      2.834ns (0.919ns logic, 1.915ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_counter_13 (FF)
  Destination:          jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_1us (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.342ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.119 - 0.143)
  Source Clock:         drpclk_in_i rising at 0.000ns
  Destination Clock:    drpclk_in_i rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_counter_13 to jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_1us
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y19.BQ      Tcko                  0.433   jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_counter<15>
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_counter_13
    SLICE_X49Y17.C2      net (fanout=4)        0.697   jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_counter<13>
    SLICE_X49Y17.C       Tilo                  0.105   jesd204b_rx4_init_i/gt0_rxresetfsm_i/rxresetdone_s2
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/GND_122_o_time_out_counter[18]_equal_17_o<18>1_SW1
    SLICE_X49Y18.A6      net (fanout=2)        0.235   N64
    SLICE_X49Y18.A       Tilo                  0.105   jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_100us
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/GND_122_o_time_out_counter[18]_equal_17_o<18>21
    SLICE_X49Y18.B3      net (fanout=2)        0.694   jesd204b_rx4_init_i/gt0_rxresetfsm_i/GND_122_o_time_out_counter[18]_equal_17_o<18>2
    SLICE_X49Y18.CLK     Tas                   0.073   jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_100us
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_1us_glue_set
                                                       jesd204b_rx4_init_i/gt0_rxresetfsm_i/time_out_1us
    -------------------------------------------------  ---------------------------
    Total                                      2.342ns (0.716ns logic, 1.626ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd4 (SLICE_X51Y27.A4), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd2 (FF)
  Destination:          jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.811ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.678 - 0.721)
  Source Clock:         drpclk_in_i rising at 0.000ns
  Destination Clock:    drpclk_in_i rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd2 to jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y29.AQ      Tcko                  0.433   jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd3
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd2
    SLICE_X49Y30.D2      net (fanout=17)       0.839   jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd2
    SLICE_X49Y30.D       Tilo                  0.105   jesd204b_rx4_init_i/gt1_rxresetfsm_i/rxresetdone_s3
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd4-In11
    SLICE_X51Y27.B1      net (fanout=2)        0.911   jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd4-In1
    SLICE_X51Y27.B       Tilo                  0.105   jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd4
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd4-In3
    SLICE_X51Y27.A4      net (fanout=1)        0.343   jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd4-In4
    SLICE_X51Y27.CLK     Tas                   0.075   jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd4
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd4-In4
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.811ns (0.718ns logic, 2.093ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/gt1_rxresetfsm_i/reset_time_out (FF)
  Destination:          jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.725ns (Levels of Logic = 3)
  Clock Path Skew:      -0.041ns (0.678 - 0.719)
  Source Clock:         drpclk_in_i rising at 0.000ns
  Destination Clock:    drpclk_in_i rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/gt1_rxresetfsm_i/reset_time_out to jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y28.AQ      Tcko                  0.433   jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_fsm_reset_done_int
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/reset_time_out
    SLICE_X49Y30.D4      net (fanout=15)       0.753   jesd204b_rx4_init_i/gt1_rxresetfsm_i/reset_time_out
    SLICE_X49Y30.D       Tilo                  0.105   jesd204b_rx4_init_i/gt1_rxresetfsm_i/rxresetdone_s3
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd4-In11
    SLICE_X51Y27.B1      net (fanout=2)        0.911   jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd4-In1
    SLICE_X51Y27.B       Tilo                  0.105   jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd4
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd4-In3
    SLICE_X51Y27.A4      net (fanout=1)        0.343   jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd4-In4
    SLICE_X51Y27.CLK     Tas                   0.075   jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd4
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd4-In4
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.725ns (0.718ns logic, 2.007ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_2ms (FF)
  Destination:          jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.714ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.115 - 0.142)
  Source Clock:         drpclk_in_i rising at 0.000ns
  Destination Clock:    drpclk_in_i rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_2ms to jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y29.CQ      Tcko                  0.379   jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_2ms
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_2ms
    SLICE_X49Y30.D3      net (fanout=5)        0.796   jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_2ms
    SLICE_X49Y30.D       Tilo                  0.105   jesd204b_rx4_init_i/gt1_rxresetfsm_i/rxresetdone_s3
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd4-In11
    SLICE_X51Y27.B1      net (fanout=2)        0.911   jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd4-In1
    SLICE_X51Y27.B       Tilo                  0.105   jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd4
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd4-In3
    SLICE_X51Y27.A4      net (fanout=1)        0.343   jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd4-In4
    SLICE_X51Y27.CLK     Tas                   0.075   jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd4
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd4-In4
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/rx_state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.714ns (0.664ns logic, 2.050ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_8 (SLICE_X51Y34.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i (OTHER)
  Destination:          jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.580ns (Levels of Logic = 1)
  Clock Path Skew:      -0.251ns (0.121 - 0.372)
  Source Clock:         drpclk_in_i rising at 0.000ns
  Destination Clock:    drpclk_in_i rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i to jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_8
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y2.DRPRDY Tgtpcko_DRPRDY        0.808   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i
                                                            jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i
    SLICE_X51Y32.A1           net (fanout=5)        0.840   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/DRPRDY_OUT
    SLICE_X51Y32.A            Tilo                  0.105   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/gtrxreset_o
                                                            jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/_n0057_inv1
    SLICE_X51Y34.CE           net (fanout=4)        0.659   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/_n0057_inv
    SLICE_X51Y34.CLK          Tceck                 0.168   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/rd_data<11>
                                                            jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_8
    ------------------------------------------------------  ---------------------------
    Total                                           2.580ns (1.081ns logic, 1.499ns route)
                                                            (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd2 (FF)
  Destination:          jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.023ns (Levels of Logic = 1)
  Clock Path Skew:      -0.040ns (0.684 - 0.724)
  Source Clock:         drpclk_in_i rising at 0.000ns
  Destination Clock:    drpclk_in_i rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd2 to jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y32.AQ      Tcko                  0.379   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/gtrxreset_ss
                                                       jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd2
    SLICE_X51Y32.A2      net (fanout=21)       0.712   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd2
    SLICE_X51Y32.A       Tilo                  0.105   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/gtrxreset_o
                                                       jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/_n0057_inv1
    SLICE_X51Y34.CE      net (fanout=4)        0.659   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/_n0057_inv
    SLICE_X51Y34.CLK     Tceck                 0.168   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/rd_data<11>
                                                       jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_8
    -------------------------------------------------  ---------------------------
    Total                                      2.023ns (0.652ns logic, 1.371ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd1 (FF)
  Destination:          jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.815ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.121 - 0.145)
  Source Clock:         drpclk_in_i rising at 0.000ns
  Destination Clock:    drpclk_in_i rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd1 to jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y32.DMUX    Tshcko                0.485   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/gtrxreset_o
                                                       jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd1
    SLICE_X51Y32.A4      net (fanout=20)       0.398   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd1
    SLICE_X51Y32.A       Tilo                  0.105   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/gtrxreset_o
                                                       jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/_n0057_inv1
    SLICE_X51Y34.CE      net (fanout=4)        0.659   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/_n0057_inv
    SLICE_X51Y34.CLK     Tceck                 0.168   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/rd_data<11>
                                                       jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/rd_data_8
    -------------------------------------------------  ---------------------------
    Total                                      1.815ns (0.758ns logic, 1.057ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_drpclk_in_i = PERIOD TIMEGRP "drpclk_in_i" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point jesd204b_rx4_init_i/gt2_rxresetfsm_i/rxresetdone_s3 (SLICE_X51Y39.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.165ns (requirement - (clock path skew + uncertainty - data path))
  Source:               jesd204b_rx4_init_i/gt2_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg (FF)
  Destination:          jesd204b_rx4_init_i/gt2_rxresetfsm_i/rxresetdone_s3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.180ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.085 - 0.070)
  Source Clock:         drpclk_in_i rising at 10.000ns
  Destination Clock:    drpclk_in_i rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: jesd204b_rx4_init_i/gt2_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg to jesd204b_rx4_init_i/gt2_rxresetfsm_i/rxresetdone_s3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y40.BQ      Tcko                  0.141   jesd204b_rx4_init_i/gt2_rxresetfsm_i/rxresetdone_s2
                                                       jesd204b_rx4_init_i/gt2_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg
    SLICE_X51Y39.BX      net (fanout=1)        0.110   jesd204b_rx4_init_i/gt2_rxresetfsm_i/rxresetdone_s2
    SLICE_X51Y39.CLK     Tckdi       (-Th)     0.071   jesd204b_rx4_init_i/gt2_rxresetfsm_i/rxresetdone_s3
                                                       jesd204b_rx4_init_i/gt2_rxresetfsm_i/rxresetdone_s3
    -------------------------------------------------  ---------------------------
    Total                                      0.180ns (0.070ns logic, 0.110ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/gtrxreset_s (SLICE_X49Y32.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.169ns (requirement - (clock path skew + uncertainty - data path))
  Source:               jesd204b_rx4_init_i/gt1_rxresetfsm_i/GTRXRESET (FF)
  Destination:          jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/gtrxreset_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.205ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.329 - 0.293)
  Source Clock:         drpclk_in_i rising at 10.000ns
  Destination Clock:    drpclk_in_i rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: jesd204b_rx4_init_i/gt1_rxresetfsm_i/GTRXRESET to jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/gtrxreset_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y31.AQ      Tcko                  0.141   jesd204b_rx4_init_i/gt1_rxresetfsm_i/run_phase_alignment_int
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/GTRXRESET
    SLICE_X49Y32.AX      net (fanout=3)        0.139   jesd204b_rx4_init_i/gt1_rxresetfsm_i/GTRXRESET
    SLICE_X49Y32.CLK     Tckdi       (-Th)     0.075   jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/gtrxreset_ss
                                                       jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/gtrxreset_s
    -------------------------------------------------  ---------------------------
    Total                                      0.205ns (0.066ns logic, 0.139ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_2ms (SLICE_X51Y29.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.174ns (requirement - (clock path skew + uncertainty - data path))
  Source:               jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_counter_9 (FF)
  Destination:          jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_2ms (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.187ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         drpclk_in_i rising at 10.000ns
  Destination Clock:    drpclk_in_i rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_counter_9 to jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_2ms
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y29.BQ      Tcko                  0.141   jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_counter<11>
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_counter_9
    SLICE_X51Y29.C6      net (fanout=6)        0.093   jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_counter<9>
    SLICE_X51Y29.CLK     Tah         (-Th)     0.047   jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_2ms
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_2ms_glue_set
                                                       jesd204b_rx4_init_i/gt1_rxresetfsm_i/time_out_2ms
    -------------------------------------------------  ---------------------------
    Total                                      0.187ns (0.094ns logic, 0.093ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_drpclk_in_i = PERIOD TIMEGRP "drpclk_in_i" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.286ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtpper_DRPCLK)
  Physical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i/DRPCLK
  Logical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i/DRPCLK
  Location pin: GTPE2_CHANNEL_X0Y1.DRPCLK
  Clock network: drpclk_in_i
--------------------------------------------------------------------------------
Slack: 4.286ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtpper_DRPCLK)
  Physical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i/DRPCLK
  Logical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i/DRPCLK
  Location pin: GTPE2_CHANNEL_X0Y2.DRPCLK
  Clock network: drpclk_in_i
--------------------------------------------------------------------------------
Slack: 4.286ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtpper_DRPCLK)
  Physical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i/DRPCLK
  Logical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i/DRPCLK
  Location pin: GTPE2_CHANNEL_X0Y3.DRPCLK
  Clock network: drpclk_in_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gt0_rxusrclk_i = PERIOD TIMEGRP "gt0_rxusrclk_i" 6.51 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 873 paths analyzed, 402 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.217ns.
--------------------------------------------------------------------------------

Paths for end point gt0_rxresetdone_r2 (SLICE_X47Y17.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i (OTHER)
  Destination:          gt0_rxresetdone_r2 (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.921ns (Levels of Logic = 1)
  Clock Path Skew:      -0.261ns (0.683 - 0.944)
  Source Clock:         gt0_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt0_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i to gt0_rxresetdone_r2
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y1.RXRESETDONE Tgtpcko_RXRESETDONE   0.951   jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i
                                                                 jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i
    SLICE_X47Y17.A2                net (fanout=4)        1.133   gt0_rxresetdone_i
    SLICE_X47Y17.A                 Tilo                  0.105   gt0_rxresetdone_r
                                                                 gt0_rxresetdone_i_inv1_INV_0
    SLICE_X47Y17.SR                net (fanout=1)        0.401   gt0_rxresetdone_i_inv
    SLICE_X47Y17.CLK               Trck                  0.331   gt0_rxresetdone_r
                                                                 gt0_rxresetdone_r2
    -----------------------------------------------------------  ---------------------------
    Total                                                2.921ns (1.387ns logic, 1.534ns route)
                                                                 (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Paths for end point gt0_rxresetdone_r (SLICE_X47Y17.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i (OTHER)
  Destination:          gt0_rxresetdone_r (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.921ns (Levels of Logic = 1)
  Clock Path Skew:      -0.261ns (0.683 - 0.944)
  Source Clock:         gt0_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt0_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i to gt0_rxresetdone_r
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y1.RXRESETDONE Tgtpcko_RXRESETDONE   0.951   jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i
                                                                 jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i
    SLICE_X47Y17.A2                net (fanout=4)        1.133   gt0_rxresetdone_i
    SLICE_X47Y17.A                 Tilo                  0.105   gt0_rxresetdone_r
                                                                 gt0_rxresetdone_i_inv1_INV_0
    SLICE_X47Y17.SR                net (fanout=1)        0.401   gt0_rxresetdone_i_inv
    SLICE_X47Y17.CLK               Trck                  0.331   gt0_rxresetdone_r
                                                                 gt0_rxresetdone_r
    -----------------------------------------------------------  ---------------------------
    Total                                                2.921ns (1.387ns logic, 1.534ns route)
                                                                 (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Paths for end point gt0_frame_check/read_counter_i_8 (SLICE_X36Y24.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt0_frame_check/system_reset_r (FF)
  Destination:          gt0_frame_check/read_counter_i_8 (FF)
  Requirement:          6.510ns
  Data Path Delay:      3.057ns (Levels of Logic = 1)
  Clock Path Skew:      0.026ns (0.752 - 0.726)
  Source Clock:         gt0_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt0_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt0_frame_check/system_reset_r to gt0_frame_check/read_counter_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y15.AQ      Tcko                  0.379   gt0_frame_check/system_reset_r
                                                       gt0_frame_check/system_reset_r
    SLICE_X37Y22.B2      net (fanout=15)       1.594   gt0_frame_check/system_reset_r
    SLICE_X37Y22.B       Tilo                  0.105   gt0_frame_check/read_counter_i<0>
                                                       gt0_frame_check/system_reset_r_read_counter_i[9]_OR_98_o
    SLICE_X36Y24.SR      net (fanout=4)        0.556   gt0_frame_check/system_reset_r_read_counter_i[9]_OR_98_o
    SLICE_X36Y24.CLK     Tsrck                 0.423   gt0_frame_check/read_counter_i<8>
                                                       gt0_frame_check/read_counter_i_8
    -------------------------------------------------  ---------------------------
    Total                                      3.057ns (0.907ns logic, 2.150ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt0_frame_check/read_counter_i_4 (FF)
  Destination:          gt0_frame_check/read_counter_i_8 (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.835ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.112 - 0.137)
  Source Clock:         gt0_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt0_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt0_frame_check/read_counter_i_4 to gt0_frame_check/read_counter_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y23.AQ      Tcko                  0.433   gt0_frame_check/read_counter_i<7>
                                                       gt0_frame_check/read_counter_i_4
    SLICE_X37Y22.D2      net (fanout=2)        0.667   gt0_frame_check/read_counter_i<4>
    SLICE_X37Y22.D       Tilo                  0.105   gt0_frame_check/read_counter_i<0>
                                                       gt0_frame_check/system_reset_r_read_counter_i[9]_OR_98_o_SW0
    SLICE_X37Y22.B1      net (fanout=1)        0.546   N56
    SLICE_X37Y22.B       Tilo                  0.105   gt0_frame_check/read_counter_i<0>
                                                       gt0_frame_check/system_reset_r_read_counter_i[9]_OR_98_o
    SLICE_X36Y24.SR      net (fanout=4)        0.556   gt0_frame_check/system_reset_r_read_counter_i[9]_OR_98_o
    SLICE_X36Y24.CLK     Tsrck                 0.423   gt0_frame_check/read_counter_i<8>
                                                       gt0_frame_check/read_counter_i_8
    -------------------------------------------------  ---------------------------
    Total                                      2.835ns (1.066ns logic, 1.769ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt0_frame_check/read_counter_i_8 (FF)
  Destination:          gt0_frame_check/read_counter_i_8 (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.852ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         gt0_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt0_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt0_frame_check/read_counter_i_8 to gt0_frame_check/read_counter_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y24.AQ      Tcko                  0.433   gt0_frame_check/read_counter_i<8>
                                                       gt0_frame_check/read_counter_i_8
    SLICE_X37Y22.D1      net (fanout=2)        0.684   gt0_frame_check/read_counter_i<8>
    SLICE_X37Y22.D       Tilo                  0.105   gt0_frame_check/read_counter_i<0>
                                                       gt0_frame_check/system_reset_r_read_counter_i[9]_OR_98_o_SW0
    SLICE_X37Y22.B1      net (fanout=1)        0.546   N56
    SLICE_X37Y22.B       Tilo                  0.105   gt0_frame_check/read_counter_i<0>
                                                       gt0_frame_check/system_reset_r_read_counter_i[9]_OR_98_o
    SLICE_X36Y24.SR      net (fanout=4)        0.556   gt0_frame_check/system_reset_r_read_counter_i[9]_OR_98_o
    SLICE_X36Y24.CLK     Tsrck                 0.423   gt0_frame_check/read_counter_i<8>
                                                       gt0_frame_check/read_counter_i_8
    -------------------------------------------------  ---------------------------
    Total                                      2.852ns (1.066ns logic, 1.786ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gt0_rxusrclk_i = PERIOD TIMEGRP "gt0_rxusrclk_i" 6.51 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gt0_frame_check/Mshreg_rx_data_r_track_12 (SLICE_X42Y22.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gt0_frame_check/rx_data_r3_12 (FF)
  Destination:          gt0_frame_check/Mshreg_rx_data_r_track_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.181ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.325 - 0.291)
  Source Clock:         gt0_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt0_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gt0_frame_check/rx_data_r3_12 to gt0_frame_check/Mshreg_rx_data_r_track_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y22.AQ      Tcko                  0.164   gt0_frame_check/rx_data_r3<15>
                                                       gt0_frame_check/rx_data_r3_12
    SLICE_X42Y22.AX      net (fanout=1)        0.119   gt0_frame_check/rx_data_r3<12>
    SLICE_X42Y22.CLK     Tdh         (-Th)     0.102   gt0_frame_check/rx_data_r_track_151
                                                       gt0_frame_check/Mshreg_rx_data_r_track_12
    -------------------------------------------------  ---------------------------
    Total                                      0.181ns (0.062ns logic, 0.119ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point gt0_frame_check/rx_data_r_track_1 (SLICE_X40Y20.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gt0_frame_check/system_reset_r_shift3 (FF)
  Destination:          gt0_frame_check/rx_data_r_track_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.161ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         gt0_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt0_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gt0_frame_check/system_reset_r_shift3 to gt0_frame_check/rx_data_r_track_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y20.CQ      Tcko                  0.141   gt0_frame_check/system_reset_r_shift3
                                                       gt0_frame_check/system_reset_r_shift3
    SLICE_X40Y20.B6      net (fanout=16)       0.096   gt0_frame_check/system_reset_r_shift3
    SLICE_X40Y20.CLK     Tah         (-Th)     0.076   gt0_frame_check/rx_data_r_track<3>
                                                       gt0_frame_check/rx_data_r_track_1121
                                                       gt0_frame_check/rx_data_r_track_1
    -------------------------------------------------  ---------------------------
    Total                                      0.161ns (0.065ns logic, 0.096ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point gt0_frame_check/rx_data_r_track_0 (SLICE_X40Y20.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.151ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gt0_frame_check/system_reset_r_shift3 (FF)
  Destination:          gt0_frame_check/rx_data_r_track_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.164ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         gt0_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt0_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gt0_frame_check/system_reset_r_shift3 to gt0_frame_check/rx_data_r_track_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y20.CQ      Tcko                  0.141   gt0_frame_check/system_reset_r_shift3
                                                       gt0_frame_check/system_reset_r_shift3
    SLICE_X40Y20.A6      net (fanout=16)       0.098   gt0_frame_check/system_reset_r_shift3
    SLICE_X40Y20.CLK     Tah         (-Th)     0.075   gt0_frame_check/rx_data_r_track<3>
                                                       gt0_frame_check/rx_data_r_track_011
                                                       gt0_frame_check/rx_data_r_track_0
    -------------------------------------------------  ---------------------------
    Total                                      0.164ns (0.066ns logic, 0.098ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gt0_rxusrclk_i = PERIOD TIMEGRP "gt0_rxusrclk_i" 6.51 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.480ns (period - min period limit)
  Period: 6.510ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK)
  Physical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i/RXUSRCLK
  Logical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i/RXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y1.RXUSRCLK
  Clock network: gt0_rxusrclk_i
--------------------------------------------------------------------------------
Slack: 3.480ns (period - min period limit)
  Period: 6.510ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK2)
  Physical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i/RXUSRCLK2
  Logical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtpe2_i/RXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y1.RXUSRCLK2
  Clock network: gt0_rxusrclk_i
--------------------------------------------------------------------------------
Slack: 4.802ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.510ns
  Low pulse: 3.255ns
  Low pulse limit: 0.854ns (Tmpw)
  Physical resource: gt0_frame_check/track_data_r3/CLK
  Logical resource: gt0_frame_check/Mshreg_track_data_r3/CLK
  Location pin: SLICE_X40Y23.CLK
  Clock network: gt0_rxusrclk_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gt1_rxusrclk_i = PERIOD TIMEGRP "gt1_rxusrclk_i" 6.51 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 873 paths analyzed, 402 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.959ns.
--------------------------------------------------------------------------------

Paths for end point gt1_frame_check/sel (SLICE_X81Y52.B5), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt1_frame_check/rx_data_r_11 (FF)
  Destination:          gt1_frame_check/sel (FF)
  Requirement:          6.510ns
  Data Path Delay:      3.647ns (Levels of Logic = 3)
  Clock Path Skew:      -0.277ns (1.156 - 1.433)
  Source Clock:         gt1_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt1_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt1_frame_check/rx_data_r_11 to gt1_frame_check/sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y35.DMUX    Tshcko                0.485   gt1_frame_check/rx_data_r<7>
                                                       gt1_frame_check/rx_data_r_11
    SLICE_X75Y50.B2      net (fanout=2)        1.801   gt1_frame_check/rx_data_r<11>
    SLICE_X75Y50.B       Tilo                  0.105   gt1_frame_check/system_reset_r
                                                       gt1_frame_check/_n0193_inv1
    SLICE_X81Y52.A2      net (fanout=1)        0.873   gt1_frame_check/_n0193_inv1
    SLICE_X81Y52.A       Tilo                  0.105   gt1_frame_check/sel
                                                       gt1_frame_check/sel_rstpot
    SLICE_X81Y52.B5      net (fanout=1)        0.205   gt1_frame_check/sel_rstpot
    SLICE_X81Y52.CLK     Tas                   0.073   gt1_frame_check/sel
                                                       gt1_frame_check/sel_rstpot1
                                                       gt1_frame_check/sel
    -------------------------------------------------  ---------------------------
    Total                                      3.647ns (0.768ns logic, 2.879ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt1_frame_check/rxctrl_r_1 (FF)
  Destination:          gt1_frame_check/sel (FF)
  Requirement:          6.510ns
  Data Path Delay:      3.551ns (Levels of Logic = 3)
  Clock Path Skew:      -0.277ns (1.156 - 1.433)
  Source Clock:         gt1_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt1_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt1_frame_check/rxctrl_r_1 to gt1_frame_check/sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y35.BMUX    Tshcko                0.482   gt1_frame_check/rxctrl_r<1>
                                                       gt1_frame_check/rxctrl_r_1
    SLICE_X75Y50.B1      net (fanout=2)        1.708   gt1_frame_check/rxctrl_r<1>
    SLICE_X75Y50.B       Tilo                  0.105   gt1_frame_check/system_reset_r
                                                       gt1_frame_check/_n0193_inv1
    SLICE_X81Y52.A2      net (fanout=1)        0.873   gt1_frame_check/_n0193_inv1
    SLICE_X81Y52.A       Tilo                  0.105   gt1_frame_check/sel
                                                       gt1_frame_check/sel_rstpot
    SLICE_X81Y52.B5      net (fanout=1)        0.205   gt1_frame_check/sel_rstpot
    SLICE_X81Y52.CLK     Tas                   0.073   gt1_frame_check/sel
                                                       gt1_frame_check/sel_rstpot1
                                                       gt1_frame_check/sel
    -------------------------------------------------  ---------------------------
    Total                                      3.551ns (0.765ns logic, 2.786ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt1_frame_check/rx_data_r_6 (FF)
  Destination:          gt1_frame_check/sel (FF)
  Requirement:          6.510ns
  Data Path Delay:      3.379ns (Levels of Logic = 3)
  Clock Path Skew:      -0.277ns (1.156 - 1.433)
  Source Clock:         gt1_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt1_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt1_frame_check/rx_data_r_6 to gt1_frame_check/sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y35.CQ      Tcko                  0.379   gt1_frame_check/rx_data_r<7>
                                                       gt1_frame_check/rx_data_r_6
    SLICE_X85Y50.D4      net (fanout=3)        1.856   gt1_frame_check/rx_data_r<6>
    SLICE_X85Y50.D       Tilo                  0.105   gt1_frame_check/rx_data_ram_r<21>
                                                       gt1_frame_check/rx_data_r[7]_PWR_52_o_equal_22_o<7>_SW0
    SLICE_X81Y52.A3      net (fanout=1)        0.656   N48
    SLICE_X81Y52.A       Tilo                  0.105   gt1_frame_check/sel
                                                       gt1_frame_check/sel_rstpot
    SLICE_X81Y52.B5      net (fanout=1)        0.205   gt1_frame_check/sel_rstpot
    SLICE_X81Y52.CLK     Tas                   0.073   gt1_frame_check/sel
                                                       gt1_frame_check/sel_rstpot1
                                                       gt1_frame_check/sel
    -------------------------------------------------  ---------------------------
    Total                                      3.379ns (0.662ns logic, 2.717ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point gt1_frame_check/rx_data_r3_13 (SLICE_X81Y50.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt1_frame_check/rx_data_r_5 (FF)
  Destination:          gt1_frame_check/rx_data_r3_13 (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.827ns (Levels of Logic = 1)
  Clock Path Skew:      -0.277ns (1.156 - 1.433)
  Source Clock:         gt1_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt1_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt1_frame_check/rx_data_r_5 to gt1_frame_check/rx_data_r3_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y35.BQ      Tcko                  0.379   gt1_frame_check/rx_data_r<7>
                                                       gt1_frame_check/rx_data_r_5
    SLICE_X81Y50.B1      net (fanout=3)        2.375   gt1_frame_check/rx_data_r<5>
    SLICE_X81Y50.CLK     Tas                   0.073   gt1_frame_check/rx_data_r3<15>
                                                       gt1_frame_check/Mmux_rx_data_r2[15]_rx_data_r[7]_mux_5_OUT51
                                                       gt1_frame_check/rx_data_r3_13
    -------------------------------------------------  ---------------------------
    Total                                      2.827ns (0.452ns logic, 2.375ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point gt1_frame_check/rx_data_r2_5 (SLICE_X80Y50.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt1_frame_check/rx_data_r_5 (FF)
  Destination:          gt1_frame_check/rx_data_r2_5 (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.770ns (Levels of Logic = 1)
  Clock Path Skew:      -0.277ns (1.156 - 1.433)
  Source Clock:         gt1_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt1_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt1_frame_check/rx_data_r_5 to gt1_frame_check/rx_data_r2_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y35.BQ      Tcko                  0.379   gt1_frame_check/rx_data_r<7>
                                                       gt1_frame_check/rx_data_r_5
    SLICE_X80Y50.B1      net (fanout=3)        2.379   gt1_frame_check/rx_data_r<5>
    SLICE_X80Y50.CLK     Tas                   0.012   gt1_frame_check/rx_data_r2<3>
                                                       gt1_frame_check/rx_data_r<5>_rt
                                                       gt1_frame_check/rx_data_r2_5
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (0.391ns logic, 2.379ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gt1_rxusrclk_i = PERIOD TIMEGRP "gt1_rxusrclk_i" 6.51 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gt1_frame_check/rx_data_ram_r_16 (SLICE_X85Y50.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gt1_frame_check/read_counter_i_2 (FF)
  Destination:          gt1_frame_check/rx_data_ram_r_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 1)
  Clock Path Skew:      0.267ns (0.782 - 0.515)
  Source Clock:         gt1_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt1_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gt1_frame_check/read_counter_i_2 to gt1_frame_check/rx_data_ram_r_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y50.CQ      Tcko                  0.141   gt1_frame_check/read_counter_i<3>
                                                       gt1_frame_check/read_counter_i_2
    SLICE_X85Y50.A6      net (fanout=7)        0.175   gt1_frame_check/read_counter_i<2>
    SLICE_X85Y50.CLK     Tah         (-Th)     0.046   gt1_frame_check/rx_data_ram_r<21>
                                                       gt1_frame_check_Mram_ROM12
                                                       gt1_frame_check/rx_data_ram_r_16
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.095ns logic, 0.175ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point gt1_frame_check/Mshreg_rx_data_r_track_7 (SLICE_X84Y50.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gt1_frame_check/rx_data_r3_7 (FF)
  Destination:          gt1_frame_check/Mshreg_rx_data_r_track_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 0)
  Clock Path Skew:      0.266ns (0.782 - 0.516)
  Source Clock:         gt1_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt1_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gt1_frame_check/rx_data_r3_7 to gt1_frame_check/Mshreg_rx_data_r_track_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y50.DMUX    Tshcko                0.181   gt1_frame_check/rx_data_r3<15>
                                                       gt1_frame_check/rx_data_r3_7
    SLICE_X84Y50.CX      net (fanout=2)        0.185   gt1_frame_check/rx_data_r3<7>
    SLICE_X84Y50.CLK     Tdh         (-Th)     0.094   gt1_frame_check/rx_data_r_track_81
                                                       gt1_frame_check/Mshreg_rx_data_r_track_7
    -------------------------------------------------  ---------------------------
    Total                                      0.272ns (0.087ns logic, 0.185ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point gt1_frame_check/Mshreg_rx_data_r_track_5 (SLICE_X84Y50.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gt1_frame_check/rx_data_r3_5 (FF)
  Destination:          gt1_frame_check/Mshreg_rx_data_r_track_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 0)
  Clock Path Skew:      0.266ns (0.782 - 0.516)
  Source Clock:         gt1_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt1_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gt1_frame_check/rx_data_r3_5 to gt1_frame_check/Mshreg_rx_data_r_track_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y50.BMUX    Tshcko                0.181   gt1_frame_check/rx_data_r3<15>
                                                       gt1_frame_check/rx_data_r3_5
    SLICE_X84Y50.AX      net (fanout=2)        0.195   gt1_frame_check/rx_data_r3<5>
    SLICE_X84Y50.CLK     Tdh         (-Th)     0.102   gt1_frame_check/rx_data_r_track_81
                                                       gt1_frame_check/Mshreg_rx_data_r_track_5
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.079ns logic, 0.195ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gt1_rxusrclk_i = PERIOD TIMEGRP "gt1_rxusrclk_i" 6.51 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.480ns (period - min period limit)
  Period: 6.510ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK)
  Physical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i/RXUSRCLK
  Logical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i/RXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y2.RXUSRCLK
  Clock network: gt1_rxusrclk_i
--------------------------------------------------------------------------------
Slack: 3.480ns (period - min period limit)
  Period: 6.510ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK2)
  Physical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i/RXUSRCLK2
  Logical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtpe2_i/RXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y2.RXUSRCLK2
  Clock network: gt1_rxusrclk_i
--------------------------------------------------------------------------------
Slack: 4.802ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.510ns
  Low pulse: 3.255ns
  Low pulse limit: 0.854ns (Tmpw)
  Physical resource: gt1_frame_check/rx_data_r_track_41/CLK
  Logical resource: gt1_frame_check/Mshreg_rx_data_r_track_0/CLK
  Location pin: SLICE_X72Y50.CLK
  Clock network: gt1_rxusrclk_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gt2_rxusrclk_i = PERIOD TIMEGRP "gt2_rxusrclk_i" 6.51 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 873 paths analyzed, 402 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.038ns.
--------------------------------------------------------------------------------

Paths for end point gt2_rxresetdone_r2 (SLICE_X51Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i (OTHER)
  Destination:          gt2_rxresetdone_r2 (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.754ns (Levels of Logic = 1)
  Clock Path Skew:      -0.249ns (0.127 - 0.376)
  Source Clock:         gt2_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt2_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i to gt2_rxresetdone_r2
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y3.RXRESETDONE Tgtpcko_RXRESETDONE   0.951   jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i
                                                                 jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i
    SLICE_X50Y46.A2                net (fanout=4)        0.983   gt2_rxresetdone_i
    SLICE_X50Y46.A                 Tilo                  0.105   jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/rxpmaresetdone_ss
                                                                 gt2_rxresetdone_i_inv1_INV_0
    SLICE_X51Y46.SR                net (fanout=1)        0.384   gt2_rxresetdone_i_inv
    SLICE_X51Y46.CLK               Trck                  0.331   gt2_rxresetdone_r
                                                                 gt2_rxresetdone_r2
    -----------------------------------------------------------  ---------------------------
    Total                                                2.754ns (1.387ns logic, 1.367ns route)
                                                                 (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point gt2_rxresetdone_r (SLICE_X51Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i (OTHER)
  Destination:          gt2_rxresetdone_r (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.754ns (Levels of Logic = 1)
  Clock Path Skew:      -0.249ns (0.127 - 0.376)
  Source Clock:         gt2_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt2_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i to gt2_rxresetdone_r
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y3.RXRESETDONE Tgtpcko_RXRESETDONE   0.951   jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i
                                                                 jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i
    SLICE_X50Y46.A2                net (fanout=4)        0.983   gt2_rxresetdone_i
    SLICE_X50Y46.A                 Tilo                  0.105   jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/rxpmaresetdone_ss
                                                                 gt2_rxresetdone_i_inv1_INV_0
    SLICE_X51Y46.SR                net (fanout=1)        0.384   gt2_rxresetdone_i_inv
    SLICE_X51Y46.CLK               Trck                  0.331   gt2_rxresetdone_r
                                                                 gt2_rxresetdone_r
    -----------------------------------------------------------  ---------------------------
    Total                                                2.754ns (1.387ns logic, 1.367ns route)
                                                                 (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point gt2_frame_check/sel (SLICE_X58Y54.B5), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt2_frame_check/rx_data_r_8 (FF)
  Destination:          gt2_frame_check/sel (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.717ns (Levels of Logic = 3)
  Clock Path Skew:      -0.261ns (1.179 - 1.440)
  Source Clock:         gt2_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt2_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt2_frame_check/rx_data_r_8 to gt2_frame_check/sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y48.AMUX    Tshcko                0.485   gt2_frame_check/rx_data_r<15>
                                                       gt2_frame_check/rx_data_r_8
    SLICE_X58Y51.D2      net (fanout=2)        0.943   gt2_frame_check/rx_data_r<8>
    SLICE_X58Y51.D       Tilo                  0.105   gt2_frame_check/rxctrl_r2<1>
                                                       gt2_frame_check/_n0193_inv2
    SLICE_X58Y54.A1      net (fanout=1)        0.786   gt2_frame_check/_n0193_inv2
    SLICE_X58Y54.A       Tilo                  0.105   gt2_frame_check/sel
                                                       gt2_frame_check/sel_rstpot
    SLICE_X58Y54.B5      net (fanout=1)        0.220   gt2_frame_check/sel_rstpot
    SLICE_X58Y54.CLK     Tas                   0.073   gt2_frame_check/sel
                                                       gt2_frame_check/sel_rstpot1
                                                       gt2_frame_check/sel
    -------------------------------------------------  ---------------------------
    Total                                      2.717ns (0.768ns logic, 1.949ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt2_frame_check/rx_data_r_14 (FF)
  Destination:          gt2_frame_check/sel (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.399ns (Levels of Logic = 3)
  Clock Path Skew:      -0.261ns (1.179 - 1.440)
  Source Clock:         gt2_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt2_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt2_frame_check/rx_data_r_14 to gt2_frame_check/sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y48.CQ      Tcko                  0.379   gt2_frame_check/rx_data_r<15>
                                                       gt2_frame_check/rx_data_r_14
    SLICE_X58Y51.D4      net (fanout=2)        0.731   gt2_frame_check/rx_data_r<14>
    SLICE_X58Y51.D       Tilo                  0.105   gt2_frame_check/rxctrl_r2<1>
                                                       gt2_frame_check/_n0193_inv2
    SLICE_X58Y54.A1      net (fanout=1)        0.786   gt2_frame_check/_n0193_inv2
    SLICE_X58Y54.A       Tilo                  0.105   gt2_frame_check/sel
                                                       gt2_frame_check/sel_rstpot
    SLICE_X58Y54.B5      net (fanout=1)        0.220   gt2_frame_check/sel_rstpot
    SLICE_X58Y54.CLK     Tas                   0.073   gt2_frame_check/sel
                                                       gt2_frame_check/sel_rstpot1
                                                       gt2_frame_check/sel
    -------------------------------------------------  ---------------------------
    Total                                      2.399ns (0.662ns logic, 1.737ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gt2_frame_check/rx_data_r_9 (FF)
  Destination:          gt2_frame_check/sel (FF)
  Requirement:          6.510ns
  Data Path Delay:      2.374ns (Levels of Logic = 3)
  Clock Path Skew:      -0.261ns (1.179 - 1.440)
  Source Clock:         gt2_rxusrclk_i rising at 0.000ns
  Destination Clock:    gt2_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gt2_frame_check/rx_data_r_9 to gt2_frame_check/sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y48.BMUX    Tshcko                0.482   gt2_frame_check/rx_data_r<15>
                                                       gt2_frame_check/rx_data_r_9
    SLICE_X58Y51.D5      net (fanout=2)        0.603   gt2_frame_check/rx_data_r<9>
    SLICE_X58Y51.D       Tilo                  0.105   gt2_frame_check/rxctrl_r2<1>
                                                       gt2_frame_check/_n0193_inv2
    SLICE_X58Y54.A1      net (fanout=1)        0.786   gt2_frame_check/_n0193_inv2
    SLICE_X58Y54.A       Tilo                  0.105   gt2_frame_check/sel
                                                       gt2_frame_check/sel_rstpot
    SLICE_X58Y54.B5      net (fanout=1)        0.220   gt2_frame_check/sel_rstpot
    SLICE_X58Y54.CLK     Tas                   0.073   gt2_frame_check/sel
                                                       gt2_frame_check/sel_rstpot1
                                                       gt2_frame_check/sel
    -------------------------------------------------  ---------------------------
    Total                                      2.374ns (0.765ns logic, 1.609ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gt2_rxusrclk_i = PERIOD TIMEGRP "gt2_rxusrclk_i" 6.51 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_wait_bypass (SLICE_X41Y49.C5), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               jesd204b_rx4_init_i/gt2_rxresetfsm_i/wait_bypass_count_8 (FF)
  Destination:          jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_wait_bypass (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 2)
  Clock Path Skew:      0.343ns (0.909 - 0.566)
  Source Clock:         gt2_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt2_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: jesd204b_rx4_init_i/gt2_rxresetfsm_i/wait_bypass_count_8 to jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_wait_bypass
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y50.AQ      Tcko                  0.164   jesd204b_rx4_init_i/gt2_rxresetfsm_i/wait_bypass_count<11>
                                                       jesd204b_rx4_init_i/gt2_rxresetfsm_i/wait_bypass_count_8
    SLICE_X41Y50.B5      net (fanout=2)        0.093   jesd204b_rx4_init_i/gt2_rxresetfsm_i/wait_bypass_count<8>
    SLICE_X41Y50.B       Tilo                  0.045   jesd204b_rx4_init_i/gt2_rxresetfsm_i/run_phase_alignment_int_s3_inv
                                                       jesd204b_rx4_init_i/gt2_rxresetfsm_i/_n02501
    SLICE_X41Y49.C5      net (fanout=3)        0.160   jesd204b_rx4_init_i/gt2_rxresetfsm_i/_n02501
    SLICE_X41Y49.CLK     Tah         (-Th)     0.047   jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_wait_bypass
                                                       jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_wait_bypass_rstpot
                                                       jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_wait_bypass
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.162ns logic, 0.253ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               jesd204b_rx4_init_i/gt2_rxresetfsm_i/wait_bypass_count_9 (FF)
  Destination:          jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_wait_bypass (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 2)
  Clock Path Skew:      0.343ns (0.909 - 0.566)
  Source Clock:         gt2_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt2_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: jesd204b_rx4_init_i/gt2_rxresetfsm_i/wait_bypass_count_9 to jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_wait_bypass
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y50.BQ      Tcko                  0.164   jesd204b_rx4_init_i/gt2_rxresetfsm_i/wait_bypass_count<11>
                                                       jesd204b_rx4_init_i/gt2_rxresetfsm_i/wait_bypass_count_9
    SLICE_X41Y50.B4      net (fanout=2)        0.145   jesd204b_rx4_init_i/gt2_rxresetfsm_i/wait_bypass_count<9>
    SLICE_X41Y50.B       Tilo                  0.045   jesd204b_rx4_init_i/gt2_rxresetfsm_i/run_phase_alignment_int_s3_inv
                                                       jesd204b_rx4_init_i/gt2_rxresetfsm_i/_n02501
    SLICE_X41Y49.C5      net (fanout=3)        0.160   jesd204b_rx4_init_i/gt2_rxresetfsm_i/_n02501
    SLICE_X41Y49.CLK     Tah         (-Th)     0.047   jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_wait_bypass
                                                       jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_wait_bypass_rstpot
                                                       jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_wait_bypass
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.162ns logic, 0.305ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.263ns (requirement - (clock path skew + uncertainty - data path))
  Source:               jesd204b_rx4_init_i/gt2_rxresetfsm_i/wait_bypass_count_12 (FF)
  Destination:          jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_wait_bypass (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.606ns (Levels of Logic = 2)
  Clock Path Skew:      0.343ns (0.909 - 0.566)
  Source Clock:         gt2_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt2_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: jesd204b_rx4_init_i/gt2_rxresetfsm_i/wait_bypass_count_12 to jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_wait_bypass
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y51.AQ      Tcko                  0.164   jesd204b_rx4_init_i/gt2_rxresetfsm_i/wait_bypass_count<12>
                                                       jesd204b_rx4_init_i/gt2_rxresetfsm_i/wait_bypass_count_12
    SLICE_X41Y50.B2      net (fanout=2)        0.284   jesd204b_rx4_init_i/gt2_rxresetfsm_i/wait_bypass_count<12>
    SLICE_X41Y50.B       Tilo                  0.045   jesd204b_rx4_init_i/gt2_rxresetfsm_i/run_phase_alignment_int_s3_inv
                                                       jesd204b_rx4_init_i/gt2_rxresetfsm_i/_n02501
    SLICE_X41Y49.C5      net (fanout=3)        0.160   jesd204b_rx4_init_i/gt2_rxresetfsm_i/_n02501
    SLICE_X41Y49.CLK     Tah         (-Th)     0.047   jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_wait_bypass
                                                       jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_wait_bypass_rstpot
                                                       jesd204b_rx4_init_i/gt2_rxresetfsm_i/time_out_wait_bypass
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.162ns logic, 0.444ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point gt2_frame_check/Mshreg_rx_data_r_track_13 (SLICE_X56Y54.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gt2_frame_check/rx_data_r3_13 (FF)
  Destination:          gt2_frame_check/Mshreg_rx_data_r_track_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.331 - 0.292)
  Source Clock:         gt2_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt2_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gt2_frame_check/rx_data_r3_13 to gt2_frame_check/Mshreg_rx_data_r_track_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y53.BQ      Tcko                  0.141   gt2_frame_check/rx_data_r3<15>
                                                       gt2_frame_check/rx_data_r3_13
    SLICE_X56Y54.BX      net (fanout=1)        0.116   gt2_frame_check/rx_data_r3<13>
    SLICE_X56Y54.CLK     Tdh         (-Th)     0.109   gt2_frame_check/rx_data_r_track_151
                                                       gt2_frame_check/Mshreg_rx_data_r_track_13
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.032ns logic, 0.116ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point gt2_frame_check/Mshreg_rx_data_r_track_15 (SLICE_X56Y54.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gt2_frame_check/rx_data_r3_15 (FF)
  Destination:          gt2_frame_check/Mshreg_rx_data_r_track_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.151ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.331 - 0.292)
  Source Clock:         gt2_rxusrclk_i rising at 6.510ns
  Destination Clock:    gt2_rxusrclk_i rising at 6.510ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gt2_frame_check/rx_data_r3_15 to gt2_frame_check/Mshreg_rx_data_r_track_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y53.DQ      Tcko                  0.141   gt2_frame_check/rx_data_r3<15>
                                                       gt2_frame_check/rx_data_r3_15
    SLICE_X56Y54.DX      net (fanout=1)        0.118   gt2_frame_check/rx_data_r3<15>
    SLICE_X56Y54.CLK     Tdh         (-Th)     0.108   gt2_frame_check/rx_data_r_track_151
                                                       gt2_frame_check/Mshreg_rx_data_r_track_15
    -------------------------------------------------  ---------------------------
    Total                                      0.151ns (0.033ns logic, 0.118ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gt2_rxusrclk_i = PERIOD TIMEGRP "gt2_rxusrclk_i" 6.51 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.480ns (period - min period limit)
  Period: 6.510ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK)
  Physical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i/RXUSRCLK
  Logical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i/RXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y3.RXUSRCLK
  Clock network: gt2_rxusrclk_i
--------------------------------------------------------------------------------
Slack: 3.480ns (period - min period limit)
  Period: 6.510ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK2)
  Physical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i/RXUSRCLK2
  Logical resource: jesd204b_rx4_init_i/jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtpe2_i/RXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y3.RXUSRCLK2
  Clock network: gt2_rxusrclk_i
--------------------------------------------------------------------------------
Slack: 4.802ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.510ns
  Low pulse: 3.255ns
  Low pulse limit: 0.854ns (Tmpw)
  Physical resource: gt2_frame_check/rx_data_r_track_151/CLK
  Logical resource: gt2_frame_check/Mshreg_rx_data_r_track_12/CLK
  Location pin: SLICE_X56Y54.CLK
  Clock network: gt2_rxusrclk_i
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock DRP_CLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DRP_CLK_IN     |    3.035|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Q0_CLK1_GTREFCLK_PAD_N_IN
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
Q0_CLK1_GTREFCLK_PAD_N_IN|    3.237|         |         |         |
Q0_CLK1_GTREFCLK_PAD_P_IN|    3.237|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Q0_CLK1_GTREFCLK_PAD_P_IN
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
Q0_CLK1_GTREFCLK_PAD_N_IN|    3.237|         |         |         |
Q0_CLK1_GTREFCLK_PAD_P_IN|    3.237|         |         |         |
-------------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9598 paths, 0 nets, and 3667 connections

Design statistics:
   Minimum period:   5.714ns{1}   (Maximum frequency: 175.009MHz)
   Maximum path delay from/to any node:   3.430ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jan 30 14:38:20 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 944 MB



