0.7
2020.2
Oct 19 2021
03:16:22
D:/Github/SPI_FPGA/SPI_FPGA.sim/sim_1/impl/func/xsim/SPI_Flash_read_tb_func_impl.v,1682549117,verilog,,D:/Github/SPI_FPGA/SPI_FPGA.srcs/sim_1/new/SPI_Flash_read_tb.v,,SPI_Master;SPI_Read_Flash;blk_mem_gen_v8_4_5;blk_mem_gen_v8_4_5_blk_mem_gen_generic_cstr;blk_mem_gen_v8_4_5_blk_mem_gen_prim_width;blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper;blk_mem_gen_v8_4_5_blk_mem_gen_top;blk_mem_gen_v8_4_5_synth;clk_x_pntrs;clk_x_pntrs_7;dbg_hub;dmem;dmem_13;fifo_generator_ramfifo;fifo_generator_ramfifo__parameterized0;fifo_generator_top;fifo_generator_top__parameterized0;fifo_generator_v13_1_4;fifo_generator_v13_1_4__parameterized0;fifo_generator_v13_1_4_synth;fifo_generator_v13_1_4_synth__parameterized0;glbl;ila_v6_2_12_ila;ila_v6_2_12_ila_cap_addrgen;ila_v6_2_12_ila_cap_ctrl_legacy;ila_v6_2_12_ila_cap_sample_counter;ila_v6_2_12_ila_cap_window_counter;ila_v6_2_12_ila_core;ila_v6_2_12_ila_register;ila_v6_2_12_ila_reset_ctrl;ila_v6_2_12_ila_trace_memory;ila_v6_2_12_ila_trig_match;ila_v6_2_12_ila_trigger;ltlib_v1_0_0_all_typeA;ltlib_v1_0_0_all_typeA__parameterized0;ltlib_v1_0_0_all_typeA__parameterized1;ltlib_v1_0_0_all_typeA__parameterized1_17;ltlib_v1_0_0_all_typeA__parameterized1_20;ltlib_v1_0_0_all_typeA__parameterized1_23;ltlib_v1_0_0_all_typeA__parameterized1_26;ltlib_v1_0_0_all_typeA__parameterized1_29;ltlib_v1_0_0_all_typeA__parameterized1_32;ltlib_v1_0_0_all_typeA__parameterized1_35;ltlib_v1_0_0_all_typeA__parameterized1_38;ltlib_v1_0_0_all_typeA__parameterized1_41;ltlib_v1_0_0_all_typeA__parameterized1_44;ltlib_v1_0_0_all_typeA__parameterized1_47;ltlib_v1_0_0_all_typeA__parameterized1_50;ltlib_v1_0_0_all_typeA__parameterized1_53;ltlib_v1_0_0_all_typeA__parameterized1_56;ltlib_v1_0_0_all_typeA__parameterized1_59;ltlib_v1_0_0_all_typeA__parameterized1_62;ltlib_v1_0_0_all_typeA__parameterized2;ltlib_v1_0_0_all_typeA__parameterized2_101;ltlib_v1_0_0_all_typeA__parameterized2_93;ltlib_v1_0_0_all_typeA_slice;ltlib_v1_0_0_all_typeA_slice_65;ltlib_v1_0_0_all_typeA_slice_66;ltlib_v1_0_0_all_typeA_slice__parameterized0;ltlib_v1_0_0_all_typeA_slice__parameterized0_18;ltlib_v1_0_0_all_typeA_slice__parameterized0_21;ltlib_v1_0_0_all_typeA_slice__parameterized0_24;ltlib_v1_0_0_all_typeA_slice__parameterized0_27;ltlib_v1_0_0_all_typeA_slice__parameterized0_30;ltlib_v1_0_0_all_typeA_slice__parameterized0_33;ltlib_v1_0_0_all_typeA_slice__parameterized0_36;ltlib_v1_0_0_all_typeA_slice__parameterized0_39;ltlib_v1_0_0_all_typeA_slice__parameterized0_42;ltlib_v1_0_0_all_typeA_slice__parameterized0_45;ltlib_v1_0_0_all_typeA_slice__parameterized0_48;ltlib_v1_0_0_all_typeA_slice__parameterized0_51;ltlib_v1_0_0_all_typeA_slice__parameterized0_54;ltlib_v1_0_0_all_typeA_slice__parameterized0_57;ltlib_v1_0_0_all_typeA_slice__parameterized0_60;ltlib_v1_0_0_all_typeA_slice__parameterized0_63;ltlib_v1_0_0_all_typeA_slice__parameterized0_64;ltlib_v1_0_0_all_typeA_slice__parameterized0_67;ltlib_v1_0_0_all_typeA_slice__parameterized1;ltlib_v1_0_0_all_typeA_slice__parameterized1_102;ltlib_v1_0_0_all_typeA_slice__parameterized1_94;ltlib_v1_0_0_all_typeA_slice__parameterized2;ltlib_v1_0_0_all_typeA_slice__parameterized2_103;ltlib_v1_0_0_all_typeA_slice__parameterized2_95;ltlib_v1_0_0_allx_typeA;ltlib_v1_0_0_allx_typeA__parameterized0;ltlib_v1_0_0_allx_typeA__parameterized1;ltlib_v1_0_0_allx_typeA__parameterized1_16;ltlib_v1_0_0_allx_typeA__parameterized1_19;ltlib_v1_0_0_allx_typeA__parameterized1_22;ltlib_v1_0_0_allx_typeA__parameterized1_25;ltlib_v1_0_0_allx_typeA__parameterized1_28;ltlib_v1_0_0_allx_typeA__parameterized1_31;ltlib_v1_0_0_allx_typeA__parameterized1_34;ltlib_v1_0_0_allx_typeA__parameterized1_37;ltlib_v1_0_0_allx_typeA__parameterized1_40;ltlib_v1_0_0_allx_typeA__parameterized1_43;ltlib_v1_0_0_allx_typeA__parameterized1_46;ltlib_v1_0_0_allx_typeA__parameterized1_49;ltlib_v1_0_0_allx_typeA__parameterized1_52;ltlib_v1_0_0_allx_typeA__parameterized1_55;ltlib_v1_0_0_allx_typeA__parameterized1_58;ltlib_v1_0_0_allx_typeA__parameterized1_61;ltlib_v1_0_0_allx_typeA_nodelay;ltlib_v1_0_0_allx_typeA_nodelay_100;ltlib_v1_0_0_allx_typeA_nodelay_92;ltlib_v1_0_0_async_edge_xfer;ltlib_v1_0_0_async_edge_xfer_68;ltlib_v1_0_0_async_edge_xfer_69;ltlib_v1_0_0_async_edge_xfer_70;ltlib_v1_0_0_bscan;ltlib_v1_0_0_cfglut4;ltlib_v1_0_0_cfglut4_96;ltlib_v1_0_0_cfglut5;ltlib_v1_0_0_cfglut5_90;ltlib_v1_0_0_cfglut5_97;ltlib_v1_0_0_cfglut6;ltlib_v1_0_0_cfglut6_98;ltlib_v1_0_0_cfglut6__parameterized0;ltlib_v1_0_0_cfglut7;ltlib_v1_0_0_cfglut7_89;ltlib_v1_0_0_generic_memrd;ltlib_v1_0_0_match;ltlib_v1_0_0_match__parameterized0;ltlib_v1_0_0_match__parameterized1;ltlib_v1_0_0_match__parameterized1_0;ltlib_v1_0_0_match__parameterized1_1;ltlib_v1_0_0_match__parameterized1_10;ltlib_v1_0_0_match__parameterized1_11;ltlib_v1_0_0_match__parameterized1_12;ltlib_v1_0_0_match__parameterized1_13;ltlib_v1_0_0_match__parameterized1_14;ltlib_v1_0_0_match__parameterized1_15;ltlib_v1_0_0_match__parameterized1_2;ltlib_v1_0_0_match__parameterized1_3;ltlib_v1_0_0_match__parameterized1_4;ltlib_v1_0_0_match__parameterized1_5;ltlib_v1_0_0_match__parameterized1_6;ltlib_v1_0_0_match__parameterized1_7;ltlib_v1_0_0_match__parameterized1_8;ltlib_v1_0_0_match__parameterized1_9;ltlib_v1_0_0_match_nodelay;ltlib_v1_0_0_match_nodelay_91;ltlib_v1_0_0_match_nodelay_99;ltlib_v1_0_0_rising_edge_detection;ltlib_v1_0_0_rising_edge_detection_71;memory;memory__parameterized0;rd_bin_cntr;rd_bin_cntr_18;rd_fwft;rd_handshaking_flags;rd_handshaking_flags__parameterized0;rd_logic;rd_logic__parameterized0;rd_status_flags_as;rd_status_flags_as_17;reset_blk_ramfifo;reset_blk_ramfifo_8;synchronizer_ff;synchronizer_ff_1;synchronizer_ff_10;synchronizer_ff_11;synchronizer_ff_12;synchronizer_ff_2;synchronizer_ff_3;synchronizer_ff_9;synchronizer_ff__parameterized0;synchronizer_ff__parameterized0_19;synchronizer_ff__parameterized0_20;synchronizer_ff__parameterized0_21;synchronizer_ff__parameterized0_22;synchronizer_ff__parameterized0_4;synchronizer_ff__parameterized0_5;synchronizer_ff__parameterized0_6;u_ila_0;uart_tx;wr_bin_cntr;wr_bin_cntr_16;wr_handshaking_flags;wr_handshaking_flags_15;wr_logic;wr_logic__parameterized0;wr_status_flags_as;wr_status_flags_as_14;xsdbm_v3_0_0_addr_ctl;xsdbm_v3_0_0_bscan_switch;xsdbm_v3_0_0_burst_wdlen_ctl;xsdbm_v3_0_0_bus_ctl;xsdbm_v3_0_0_bus_ctl_cnt;xsdbm_v3_0_0_bus_ctl_flg;xsdbm_v3_0_0_bus_ctl_flg__parameterized0;xsdbm_v3_0_0_bus_mstr2sl_if;xsdbm_v3_0_0_cmd_decode;xsdbm_v3_0_0_ctl_reg;xsdbm_v3_0_0_ctl_reg__parameterized0;xsdbm_v3_0_0_ctl_reg__parameterized1;xsdbm_v3_0_0_ctl_reg__parameterized2;xsdbm_v3_0_0_icon;xsdbm_v3_0_0_icon2xsdb;xsdbm_v3_0_0_if;xsdbm_v3_0_0_if_static_status;xsdbm_v3_0_0_rdfifo;xsdbm_v3_0_0_rdreg;xsdbm_v3_0_0_stat;xsdbm_v3_0_0_stat_reg;xsdbm_v3_0_0_stat_reg__parameterized0;xsdbm_v3_0_0_stat_reg__parameterized0_0;xsdbm_v3_0_0_sync;xsdbm_v3_0_0_wrfifo;xsdbm_v3_0_0_wrreg;xsdbm_v3_0_0_xsdbm;xsdbm_v3_0_0_xsdbm_id;xsdbs_v1_0_2_reg__parameterized45;xsdbs_v1_0_2_reg__parameterized46;xsdbs_v1_0_2_reg__parameterized47;xsdbs_v1_0_2_reg__parameterized48;xsdbs_v1_0_2_reg__parameterized60;xsdbs_v1_0_2_reg__parameterized61;xsdbs_v1_0_2_reg__parameterized62;xsdbs_v1_0_2_reg__parameterized63;xsdbs_v1_0_2_reg__parameterized64;xsdbs_v1_0_2_reg__parameterized65;xsdbs_v1_0_2_reg__parameterized66;xsdbs_v1_0_2_reg__parameterized67;xsdbs_v1_0_2_reg__parameterized68;xsdbs_v1_0_2_reg__parameterized69;xsdbs_v1_0_2_reg__parameterized70;xsdbs_v1_0_2_reg__parameterized71;xsdbs_v1_0_2_reg__parameterized73;xsdbs_v1_0_2_reg__parameterized75;xsdbs_v1_0_2_reg__parameterized78;xsdbs_v1_0_2_reg_ctl;xsdbs_v1_0_2_reg_ctl_75;xsdbs_v1_0_2_reg_ctl_76;xsdbs_v1_0_2_reg_ctl_77;xsdbs_v1_0_2_reg_ctl_78;xsdbs_v1_0_2_reg_ctl_81;xsdbs_v1_0_2_reg_ctl_83;xsdbs_v1_0_2_reg_ctl_84;xsdbs_v1_0_2_reg_ctl_85;xsdbs_v1_0_2_reg_ctl_86;xsdbs_v1_0_2_reg_ctl_87;xsdbs_v1_0_2_reg_ctl__parameterized0;xsdbs_v1_0_2_reg_ctl__parameterized1;xsdbs_v1_0_2_reg_ctl__parameterized1_79;xsdbs_v1_0_2_reg_ctl__parameterized1_82;xsdbs_v1_0_2_reg_p2s;xsdbs_v1_0_2_reg_p2s__parameterized0;xsdbs_v1_0_2_reg_p2s__parameterized1;xsdbs_v1_0_2_reg_p2s__parameterized10;xsdbs_v1_0_2_reg_p2s__parameterized11;xsdbs_v1_0_2_reg_p2s__parameterized12;xsdbs_v1_0_2_reg_p2s__parameterized13;xsdbs_v1_0_2_reg_p2s__parameterized14;xsdbs_v1_0_2_reg_p2s__parameterized15;xsdbs_v1_0_2_reg_p2s__parameterized16;xsdbs_v1_0_2_reg_p2s__parameterized17;xsdbs_v1_0_2_reg_p2s__parameterized18;xsdbs_v1_0_2_reg_p2s__parameterized2;xsdbs_v1_0_2_reg_p2s__parameterized3;xsdbs_v1_0_2_reg_p2s__parameterized4;xsdbs_v1_0_2_reg_p2s__parameterized5;xsdbs_v1_0_2_reg_p2s__parameterized6;xsdbs_v1_0_2_reg_p2s__parameterized7;xsdbs_v1_0_2_reg_p2s__parameterized8;xsdbs_v1_0_2_reg_p2s__parameterized9;xsdbs_v1_0_2_reg_stat;xsdbs_v1_0_2_reg_stat_72;xsdbs_v1_0_2_reg_stat_73;xsdbs_v1_0_2_reg_stat_74;xsdbs_v1_0_2_reg_stat_80;xsdbs_v1_0_2_reg_stat_88;xsdbs_v1_0_2_reg_stream;xsdbs_v1_0_2_reg_stream__parameterized0;xsdbs_v1_0_2_xsdbs,,,,,,,,
D:/Github/SPI_FPGA/SPI_FPGA.srcs/sim_1/new/SPI_Flash_read_tb.v,1682448130,verilog,,,,SPI_Flash_read_tb,,,,,,,,
