$date
	Fri Nov 20 16:55:02 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sigmoid_tb $end
$var wire 1 ! clk $end
$var wire 8 " din [7:0] $end
$var wire 1 # din_valid $end
$var wire 1 $ dout_valid $end
$var wire 16 % dout [15:0] $end
$scope module sigmoid_inst $end
$var wire 1 ! clk $end
$var wire 8 & din [7:0] $end
$var wire 1 # din_valid $end
$var wire 16 ' dout [15:0] $end
$var wire 1 $ dout_valid $end
$var reg 16 ( dout_r [15:0] $end
$var reg 1 ) valid_r $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
b110000010100001 (
b110000010100001 '
b101 &
b110000010100001 %
1$
1#
b101 "
1!
$end
#5000
0!
#10000
b11111100 "
b11111100 &
b100100111101011 %
b100100111101011 '
b100100111101011 (
1!
#15000
0!
#20000
b11110101 "
b11110101 &
b11100000001010 %
b11100000001010 '
b11100000001010 (
1!
#25000
0!
#30000
b10100 "
b10100 &
b10101011010011 %
b10101011010011 '
b10101011010011 (
1!
#35000
0!
#40000
b11001 "
b11001 &
b110001101111110 %
b110001101111110 '
b110001101111110 (
1!
#45000
0!
#50000
b11100011 "
b11100011 &
b110100111010001 %
b110100111010001 '
b110100111010001 (
1!
#55000
0!
#60000
b11010 "
b11010 &
b1000111110110 %
b1000111110110 '
b1000111110110 (
1!
#65000
0!
#70000
b11100100 "
b11100100 &
b110101011110001 %
b110101011110001 '
b110101011110001 (
1!
#75000
0!
#80000
b11101100 "
b11101100 &
b1001011110011 %
b1001011110011 '
b1001011110011 (
1!
#85000
0!
#90000
b1110010000001 %
b1110010000001 '
b1110010000001 (
1!
#90001
