hmLoadIndex({sections:["A","B","C","D","E","F","G","H","I","J","K","L","M","N","O","P","Q","R","S","T","U","V","W","X","Y","Z"],
keywords:[{kw:"32-bit",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"64-bit",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"Acceleration",hrefs:["alpha_sse_fp_inl.html"],captions:["alpha_SSE_fp_inl"],subkw:[]},
{kw:"AccessControl",hrefs:["permissions_helper_inl.html"],captions:["permissions_helper_inl"],subkw:[]},
{kw:"AccessIntent (enum)",hrefs:["alpha.html"],captions:["Alpha"],subkw:[]},
{kw:"AccessPerm (enum)",hrefs:["alpha.html"],captions:["Alpha"],subkw:[]},
{kw:"AccessPermissions",hrefs:["permissions_helper_inl.html"],captions:["permissions_helper_inl"],subkw:[]},
{kw:"AccessValidation",hrefs:["permissions_helper_inl.html"],captions:["permissions_helper_inl"],subkw:[]},
{kw:"Acknowledge Interrupt",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"ActiveStackPointer",hrefs:["ipr_getactivesp_inl.html"],captions:["Ipr_getActiveSP_inl"],subkw:[]},
{kw:"ACV",hrefs:["permissions_helper_inl.html"],captions:["permissions_helper_inl"],subkw:[]},
{kw:"Add64",hrefs:["alpha_sse_int_inl.html"],captions:["alpha_SSE_int_inl"],subkw:[]},
{kw:"addCarry",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"Addition",hrefs:["alpha_alu_inl.html","alpha_fp_helpers_inl.html","alpha_int_helpers_inl.html"],captions:["alpha_alu_inl","alpha_fp_helpers_inl","alpha_int_helpers_inl"],subkw:[]},
{kw:"ADDL",hrefs:["alpha_sse_int_inl.html"],captions:["alpha_SSE_int_inl"],subkw:[]},
{kw:"ADDL-V",hrefs:["alpha_sse_int_inl.html"],captions:["alpha_SSE_int_inl"],subkw:[]},
{kw:"addOverflow",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"addOverflow_fast",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"addQ",hrefs:["corelib.html"],captions:["CoreLib"],subkw:[]},
{kw:"Address Space Number",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"address space partitioning",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"address space sharding",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"address-space",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"AddressSpaceMatch",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"AddressSpaceNumber",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"AddressTranslation",hrefs:["iprstorage_ibox.html","permissions_helper_inl.html","pte_core.html"],captions:["IprStorage_IBox","permissions_helper_inl","pte_core"],subkw:[]},
{kw:"Advanced Usage",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"advancePC",hrefs:["corelib.html"],captions:["CoreLib"],subkw:[]},
{kw:"Alpha",hrefs:["alpha_alu_inl.html","alpha_fp_helpers_inl.html","alpha_int_byteops_inl.html","alpha_int_helpers_inl.html","alpha_operate_opcode_helper.html","alpha_sse_fp_inl.html"],captions:["alpha_alu_inl","alpha_fp_helpers_inl","alpha_int_byteops_inl","alpha_int_helpers_inl","alpha_operate_opcode_helper","alpha_SSE_fp_inl"],subkw:[]},
{kw:"Alpha AXP",hrefs:["girqcontroller_qglobalstatics.html","shard-scaffolding-ownership.html"],captions:["globalIRQController)","Shard Scaffolding Ownership"],subkw:[]},
{kw:"Alpha AXP architecture",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"Alpha AXP emulator",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"Alpha hardware fidelity",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"alpha_pte_core",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"alpha_pte_core.h",hrefs:["alpha.html","pagetable(pte)subsystem.html"],captions:["Alpha","SPAM - (Set Prediction and Access Memory) Subsystem"],subkw:[]},
{kw:"alpha_pte_traits",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"alpha_pte_traits.h",hrefs:["pagetable(pte)subsystem.html"],captions:["SPAM - (Set Prediction and Access Memory) Subsystem"],subkw:[]},
{kw:"alpha_pte_traits_ev6_dtb",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"alpha_pte_traits_ev6_dtb.h",hrefs:["pagetable(pte)subsystem.html"],captions:["SPAM - (Set Prediction and Access Memory) Subsystem"],subkw:[]},
{kw:"alpha_pte_traits_ev6_itb",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"alpha_pte_traits_ev6_itb.h",hrefs:["pagetable(pte)subsystem.html"],captions:["SPAM - (Set Prediction and Access Memory) Subsystem"],subkw:[]},
{kw:"alpha_pte_view",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"alpha_pte_view.h",hrefs:["pagetable(pte)subsystem.html"],captions:["SPAM - (Set Prediction and Access Memory) Subsystem"],subkw:[]},
{kw:"alpha_spam_bucket.h",hrefs:["pagetable(pte)subsystem.html","spam---policies.html"],captions:["SPAM - (Set Prediction and Access Memory) Subsystem","Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"alpha_spam_manager.h",hrefs:["pagetable(pte)subsystem.html","spam---policies.html"],captions:["SPAM - (Set Prediction and Access Memory) Subsystem","Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"Alpha21264",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"AlphaAXP",hrefs:["ps_helpers_inl.html","pte_core.html"],captions:["PS_helpers_inl","pte_core"],subkw:[]},
{kw:"AlphaAXP_LL_SC",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"AlphaCPU",hrefs:["chapter-1_4---architectural-in.html","shard-scaffolding-ownership.html"],captions:["1.4 Major Architectural Layers","Shard Scaffolding Ownership"],subkw:[]},
{kw:"AlphaCPU core",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"AlphaCPU Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"AlphaCPU interrupt polling, CPU Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"AlphaCPU worker",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"AlphaCPUIntegration",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"AlphaImmediate",hrefs:["arithextender_helpers.html"],captions:["arithExtender_helpers"],subkw:[]},
{kw:"AlphaPipeline",hrefs:["chapter-1_4---architectural-in.html"],captions:["1.4 Major Architectural Layers"],subkw:[]},
{kw:"AlphaPlatform",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"AlphaPTE",hrefs:["pagetable(pte)subsystem.html","trait-examples.html"],captions:["SPAM - (Set Prediction and Access Memory) Subsystem","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"AlphaPTE (struct)",hrefs:["alpha.html"],captions:["Alpha"],subkw:[]},
{kw:"AlphaSSE",hrefs:["alpha_sse_int_inl.html"],captions:["alpha_SSE_int_inl"],subkw:[]},
{kw:"AlwaysInline",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"AND",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"ANSI",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"Architectural barriers",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"Architectural behavior reproduction",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"Architectural correctness",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"Architectural description",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"Architectural fidelity",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"Architectural invariants",hrefs:["chapter-1_.html","purpose-and-audiencechapter1.html"],captions:["Chapter 1 - System Overview","1.1 Purpose and Audience"],subkw:[]},
{kw:"Architectural invariants referenc",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"Architectural semantics",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"Architectural specification",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"Architectural visibility",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"ArchitecturalProfile",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"ArchitecturalSemantics",hrefs:["ipr_ic_flush_inl.html"],captions:["IPR_IC_FLUSH_inl"],subkw:[]},
{kw:"ArchitecturalState",hrefs:["globalipr_hot_cold.html","ps_helpers_inl.html"],captions:["globalIPR_hot_cold","PS_helpers_inl"],subkw:[]},
{kw:"Architecture",hrefs:["exc_sum_helpers.html","iprstorage_ibox.html"],captions:["EXC_SUM_helpers","IprStorage_IBox"],subkw:[]},
{kw:"Architecture chapters (1–11)",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"ARITH",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"Arithmetic",hrefs:["alpha_alu_inl.html","alpha_fp_helpers_inl.html","alpha_int_helpers_inl.html","alpha_sse_fp_inl.html"],captions:["alpha_alu_inl","alpha_fp_helpers_inl","alpha_int_helpers_inl","alpha_SSE_fp_inl"],subkw:[]},
{kw:"ArithmeticException",hrefs:["exc_sum_helpers.html"],captions:["EXC_SUM_helpers"],subkw:[]},
{kw:"Arithmetic-Legacy",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"ArithmeticShift",hrefs:["alpha_alu_inl.html","alpha_int_helpers_inl.html"],captions:["alpha_alu_inl","alpha_int_helpers_inl"],subkw:[]},
{kw:"ArithmeticTrap",hrefs:["exc_sum_helpers.html"],captions:["EXC_SUM_helpers"],subkw:[]},
{kw:"ASA",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"asL",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"ASN",hrefs:["hwpcb-.html","ipr-hive.html","pctx_helpers.html"],captions:["Hardware Privileged Context Block (HWPCB)","IPR Hive","PCTX_helpers"],subkw:[]},
{kw:"ASN (Address Space Number)",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"ASNChange",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"ASN-scoped invalidation, IPI Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"asQ",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"Assertions",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"Assume",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"AST",hrefs:["exceptions.html","ipr-hive.html","ps_helpers_inl.html"],captions:["Exceptions Vector Map","IPR Hive","PS_helpers_inl"],subkw:[]},
{kw:"AST Enable Register",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"AST Summary Register",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"ASTDelivery",hrefs:["ps_helpers_inl.html"],captions:["PS_helpers_inl"],subkw:[]},
{kw:"ASTEN",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"ASTEnable",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"ASTER",hrefs:["ipr-hive.html","pctx_helpers.html"],captions:["IPR Hive","PCTX_helpers"],subkw:[]},
{kw:"ASTRequest",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"ASTRR",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"ASTSR",hrefs:["hwpcb-.html","ipr-hive.html"],captions:["Hardware Privileged Context Block (HWPCB)","IPR Hive"],subkw:[]},
{kw:"ASTThreshold",hrefs:["ps_helpers_inl.html"],captions:["PS_helpers_inl"],subkw:[]},
{kw:"Asynchronous Interrupt",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"atomic pending IPL mask, Architecture",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"AtomicFence",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"Audience",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"Authoritative reference",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"AXP",hrefs:["alpha_operate_opcode_helper.html","alpha_sse_fp_inl.html","axp_attributes_core.html"],captions:["alpha_operate_opcode_helper","alpha_SSE_fp_inl","Axp_Attributes_core"],subkw:[]},
{kw:"AXP_ALWAYS_INLINE",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"AXPAttributes",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"Barriers",hrefs:["chapter-1_3---major-architectu.html","chapter-1_4---architectural-in.html"],captions:["1.3 Target Architecture","1.4 Major Architectural Layers"],subkw:[]},
{kw:"baseline policy",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"Batch",hrefs:["alpha_sse_fp_inl.html"],captions:["alpha_SSE_fp_inl"],subkw:[]},
{kw:"BIST",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"bitExtension",hrefs:["arithextender_helpers.html"],captions:["arithExtender_helpers"],subkw:[]},
{kw:"Bitfield",hrefs:["iprstorage_ibox.html","pte_core.html"],captions:["IprStorage_IBox","pte_core"],subkw:[]},
{kw:"BitMask",hrefs:["alpha_int_byteops_inl.html","exc_sum_helpers.html"],captions:["alpha_int_byteops_inl","EXC_SUM_helpers"],subkw:[]},
{kw:"bitScan",hrefs:["arithextender_helpers.html"],captions:["arithExtender_helpers"],subkw:[]},
{kw:"Bitwise",hrefs:["alpha_alu_inl.html","alpha_int_helpers_inl.html"],captions:["alpha_alu_inl","alpha_int_helpers_inl"],subkw:[]},
{kw:"BIU",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"Boot sequence",hrefs:["chapter-1_.html","purpose-and-audiencechapter1.html"],captions:["Chapter 1 - System Overview","1.1 Purpose and Audience"],subkw:[]},
{kw:"Borrow",hrefs:["alpha_alu_inl.html","alpha_int_helpers_inl.html"],captions:["alpha_alu_inl","alpha_int_helpers_inl"],subkw:[]},
{kw:"Boundaries",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"Boxes",hrefs:["chapter-1_4---architectural-in.html"],captions:["1.4 Major Architectural Layers"],subkw:[]},
{kw:"BPMode",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"BP-mode",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"branchImmediate",hrefs:["arithextender_helpers.html"],captions:["arithExtender_helpers"],subkw:[]},
{kw:"BranchPrediction",hrefs:["axp_attributes_core.html","iprstorage_ibox.html"],captions:["Axp_Attributes_core","IprStorage_IBox"],subkw:[]},
{kw:"branch-prediction",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"BranchPredictor",hrefs:["ipr_ic_flush_inl.html"],captions:["IPR_IC_FLUSH_inl"],subkw:[]},
{kw:"broadcast invalidation",hrefs:["sharding-mechanism---pte---spa.html","shard-scaffolding-ownership.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager","Shard Scaffolding Ownership"],subkw:[]},
{kw:"broadcast invalidation, IPI Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"broadcast IPI, IPI Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"bucket",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"bucket index",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"bucketed lookup",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"BUGCHECK",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"BuildConfiguration",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"BWT",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"Byte",hrefs:["alpha_int_byteops_inl.html"],captions:["alpha_int_byteops_inl"],subkw:[]},
{kw:"ByteManipulation",hrefs:["alpha_int_byteops_inl.html"],captions:["alpha_int_byteops_inl"],subkw:[]},
{kw:"ByteOps",hrefs:["alpha_int_byteops_inl.html"],captions:["alpha_int_byteops_inl"],subkw:[]},
{kw:"C++17",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"cache",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"cache access pattern",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"cache configuration",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"cache consistency",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"cache entry",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"cache eviction",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"cache flags",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"cache flush sharding",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"cache hit",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"cache invalidation sharding",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"cache isolation",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"cache locality",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"cache management",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"cache miss",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"cache parallelism",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"cache partitioning",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"cache replacement",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"cache scalability",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"cache sharding",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"cache subset",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"cache-eviction",hrefs:["qtrandomcompat.html"],captions:["QtRandomCompat"],subkw:[]},
{kw:"cache-flush",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"cache-line aligned CPU state, Performance Tuning",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"CacheTiming",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"CALL_CENTRY_BEG",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"CALL_CENTRY_END",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"CALL_KERNEL_BEG",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"CALL_KERNEL_END",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"CALL_PAL",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"CALL_PAL_BEG",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"CALL_PAL_END",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"CALLSYS",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"CanonicalPTE",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"Carry",hrefs:["alpha_alu_inl.html","alpha_int_helpers_inl.html"],captions:["alpha_alu_inl","alpha_int_helpers_inl"],subkw:[]},
{kw:"CBox",hrefs:["chapter-1_3---major-architectu.html","chapter-1_4---architectural-in.html","ipr-hive.html"],captions:["1.3 Target Architecture","1.4 Major Architectural Layers","IPR Hive"],subkw:[]},
{kw:"Cbox-CSR",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"C-data",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"Chapter 11 – Architectural Invariants",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"Chapter 12 – AlphaCPU Core",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"ChipID",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"CIX",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"Clang",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"ClearAllReservations",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"ClearReservation",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"Clipper",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"clock algorithm",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"clock hand",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"ClockPolicy",hrefs:["spam---policies.html","trait-examples.html"],captions:["Cache Replacement and Invalidation Policies","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"CM",hrefs:["ipr_getactivesp_inl.html","ps_helpers_inl.html"],captions:["Ipr_getActiveSP_inl","PS_helpers_inl"],subkw:[]},
{kw:"CMake",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"cmov",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"cmpEqL",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"cmpEqQ",hrefs:["alpha_alu_inl.html","corelib.html"],captions:["alpha_alu_inl","CoreLib"],subkw:[]},
{kw:"cmpLeL",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"cmpLeQ",hrefs:["alpha_alu_inl.html","corelib.html"],captions:["alpha_alu_inl","CoreLib"],subkw:[]},
{kw:"cmpLtL",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"cmpLtQ",hrefs:["alpha_alu_inl.html","corelib.html"],captions:["alpha_alu_inl","CoreLib"],subkw:[]},
{kw:"CodeLayout",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"Coherency",hrefs:["chapter-1_3---major-architectu.html","chapter-1_4---architectural-in.html"],captions:["1.3 Target Architecture","1.4 Major Architectural Layers"],subkw:[]},
{kw:"Coherency isolation",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"ColdIPR",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"ColdPath",hrefs:["axp_attributes_core.html","globalipr_hot_cold.html"],captions:["Axp_Attributes_core","globalIPR_hot_cold"],subkw:[]},
{kw:"cold-path",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"Comparison",hrefs:["alpha_alu_inl.html","alpha_fp_helpers_inl.html","alpha_sse_fp_inl.html"],captions:["alpha_alu_inl","alpha_fp_helpers_inl","alpha_SSE_fp_inl"],subkw:[]},
{kw:"Comparison-Legacy",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"CompilerDetection",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"CompileTime",hrefs:["pte_core.html"],captions:["pte_core"],subkw:[]},
{kw:"Component boundaries",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"Component contracts",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"ConditionalLogging",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"ConditionalMove",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"Configuration",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"ConflictWrite",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"ConsoleControl",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"ConsoleOutput",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"Constexpr",hrefs:["pte_core.html"],captions:["pte_core"],subkw:[]},
{kw:"Constraints",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"constructor injection",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"Constructor pattern",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"ContextRestore",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"ContextRevert",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"ContextSave",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"ContextSlot",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"ContextSnapshot",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"ContextSwitch",hrefs:["ps_helpers_inl.html","reservationmanager.html"],captions:["PS_helpers_inl","ReservationManager"],subkw:[]},
{kw:"context-switch",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"Control",hrefs:["chapter-1_4---architectural-in.html"],captions:["1.4 Major Architectural Layers"],subkw:[]},
{kw:"Control flow",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"Controllers",hrefs:["chapter-1_4---architectural-in.html"],captions:["1.4 Major Architectural Layers"],subkw:[]},
{kw:"ControlRegister",hrefs:["ipr_ic_flush_inl.html","iprstorage_ibox.html"],captions:["IPR_IC_FLUSH_inl","IprStorage_IBox"],subkw:[]},
{kw:"ControlTransfer",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"Conversion",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"Conversion-Legacy",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"Core Interrupt Flow",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"CoreArithmeticHelpers",hrefs:["alpha_sse_int_inl.html"],captions:["alpha_SSE_int_inl"],subkw:[]},
{kw:"CoreLib",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"Correctness",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"Correctness over speed",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"countTrailingZeros64",hrefs:["arithextender_helpers.html"],captions:["arithExtender_helpers"],subkw:[]},
{kw:"CPU affinity routing, Device Interrupt Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"CPU IPL (Interrupt Priority Level)",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"CPU IRQ State",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"CPU run loop integration, CPU Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"CPU_EV",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"CPUContext",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"CPUContextBinding",hrefs:["currentcputls.html"],captions:["CurrentCpuTls"],subkw:[]},
{kw:"CPUFamily",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"CPUId",hrefs:["chapter-1_4---architectural-in.html","currentcputls.html"],captions:["1.4 Major Architectural Layers","CurrentCpuTls"],subkw:[]},
{kw:"CPUInterruptState",hrefs:["oniplchanged_inl.html"],captions:["onIPLChanged_inl"],subkw:[]},
{kw:"CPUIpl",hrefs:["oniplchanged_inl.html"],captions:["onIPLChanged_inl"],subkw:[]},
{kw:"CPUIRQState",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"CPUIsolation",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"cpuList",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"CPUStateIPRInterface",hrefs:["ipr_getactivesp_inl.html","trait---ctor-usage-examples.html","trait-examples.html"],captions:["Ipr_getActiveSP_inl","Trait - CTOR Usage Examples","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"CPUStateIPRInterface CTOR",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"CPUStateIPRInterface per-CPU instantiation",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"CPUStateIPRInterface SPAMShardManager pointer",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"CPUStateIPRInterface SPAMShardManager reference",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"CPUtoIRQBoundary",hrefs:["oniplchanged_inl.html"],captions:["onIPLChanged_inl"],subkw:[]},
{kw:"Critical",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"Cross-CPU synchronization",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"C-shift",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"ctz",hrefs:["arithextender_helpers.html"],captions:["arithExtender_helpers"],subkw:[]},
{kw:"CurrentASN",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"CurrentCpuTLS",hrefs:["currentcputls.html"],captions:["CurrentCpuTls"],subkw:[]},
{kw:"CurrentMode",hrefs:["ipr_getactivesp_inl.html","ps_helpers_inl.html"],captions:["Ipr_getActiveSP_inl","PS_helpers_inl"],subkw:[]},
{kw:"custom invalidation policy",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"custom replacement policy",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"custom routing policies, Advanced Topics",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"CustomPlatform",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"Cycle-based emulator",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"Cycle-based execution",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"Cycle-based run loop",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"cycle-counter",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"Data",hrefs:["pte_core.html"],captions:["pte_core"],subkw:[]},
{kw:"Data Alignment Trap",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"Data flow",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"DataTLB",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"DATFX",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"D-cache",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"Debug",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"Debuggable execution",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"Debugging & Diagnostics",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"DEC Alpha fidelity",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"DEC Alpha hardware",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"Decode",hrefs:["alpha_operate_opcode_helper.html"],captions:["alpha_operate_opcode_helper"],subkw:[]},
{kw:"decodePCTX_ASN",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"decodePCTX_ASTER",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"decodePCTX_ASTRR",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"decodePCTX_FPE",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"decodePCTX_PPCE",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"decodeVAFromTag",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"DefaultInvalidationStrategy",hrefs:["shard-scaffolding-ownership.html","spam---policies.html","trait---ctor-usage-examples.html","trait-examples.html"],captions:["Shard Scaffolding Ownership","Cache Replacement and Invalidation Policies","Trait - CTOR Usage Examples","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"deliverException",hrefs:["exceptionpreparation_inl.html"],captions:["ExceptionPreparation_inl"],subkw:[]},
{kw:"Determinism",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"Deterministic execution",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"Deterministic replay",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"Developer orientation",hrefs:["chapter-1_.html","purpose-and-audiencechapter1.html"],captions:["Chapter 1 - System Overview","1.1 Purpose and Audience"],subkw:[]},
{kw:"Device Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"device interrupt registration, Device Interrupt Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Device IRQ",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"Device IRQ Vector",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"Device isolation",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"device ISR dispatch, Device Interrupt Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Device models",hrefs:["chapter-1_.html","purpose-and-audiencechapter1.html"],captions:["Chapter 1 - System Overview","1.1 Purpose and Audience"],subkw:[]},
{kw:"Devices",hrefs:["chapter-1_4---architectural-in.html"],captions:["1.4 Major Architectural Layers"],subkw:[]},
{kw:"DevSpace Architecture (Ch.1–11)",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"DevSpace Implementation (Ch.12–22)",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"DFAULT",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"DFloat",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"Diagnostics",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"Dispatcher",hrefs:["alpha_int_helpers_inl.html"],captions:["alpha_int_helpers_inl"],subkw:[]},
{kw:"Distinction",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"DivideByZero",hrefs:["alpha_sse_fp_inl.html","exc_sum_helpers.html"],captions:["alpha_SSE_fp_inl","EXC_SUM_helpers"],subkw:[]},
{kw:"Division",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"DMA",hrefs:["chapter-1_4---architectural-in.html"],captions:["1.4 Major Architectural Layers"],subkw:[]},
{kw:"DMAWrite",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"Domain isolation",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"Domains",hrefs:["chapter-1_3---major-architectu.html","chapter-1_4---architectural-in.html"],captions:["1.3 Target Architecture","1.4 Major Architectural Layers"],subkw:[]},
{kw:"DoublePrecision",hrefs:["alpha_sse_fp_inl.html"],captions:["alpha_SSE_fp_inl"],subkw:[]},
{kw:"DS10",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"DS20",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"DTB",hrefs:["chapter-1_4---architectural-in.html","ipr-hive.html","permissions_helper_inl.html","pte_core.html"],captions:["1.4 Major Architectural Layers","IPR Hive","permissions_helper_inl","pte_core"],subkw:[]},
{kw:"DTB_MISS",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"DTB_PTE_FAULT",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"DTB_PTE_NATIVE",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"DTB_PTE0",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"DTB_PTE1",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"DTB_TAG0",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"DTB_TAG1",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"DTB-ASN",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"DTBInvalidation",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"DTBManagerType",hrefs:["shard-scaffolding-ownership.html","trait---ctor-usage-examples.html"],captions:["Shard Scaffolding Ownership","Trait - CTOR Usage Examples"],subkw:[]},
{kw:"DTB-pte",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"DTB-tag",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"DTBVictimPolicy",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"DualDTBManagerInterface",hrefs:["pagetable(pte)subsystem.html","trait-examples.html"],captions:["SPAM - (Set Prediction and Access Memory) Subsystem","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"DualDTBManagerInterface.h",hrefs:["pagetable(pte)subsystem.html"],captions:["SPAM - (Set Prediction and Access Memory) Subsystem"],subkw:[]},
{kw:"EBox",hrefs:["chapter-1_3---major-architectu.html","chapter-1_4---architectural-in.html"],captions:["1.3 Target Architecture","1.4 Major Architectural Layers"],subkw:[]},
{kw:"EBoxVAState",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"edge-triggered interrupt, Device Interrupt Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Emulated Interrupt",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"EmulatorConfiguration",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"EmulatorManager",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"encodePCTX",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"entry invalidation",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"Equality",hrefs:["alpha_alu_inl.html","alpha_fp_helpers_inl.html"],captions:["alpha_alu_inl","alpha_fp_helpers_inl"],subkw:[]},
{kw:"Error",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"ES40",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"ES45",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"ESP",hrefs:["hwpcb-.html","ipr_getactivesp_inl.html"],captions:["Hardware Privileged Context Block (HWPCB)","Ipr_getActiveSP_inl"],subkw:[]},
{kw:"EV4",hrefs:["define_helpers.html","exc_sum_helpers.html","ps_helpers_inl.html"],captions:["define_helpers","EXC_SUM_helpers","PS_helpers_inl"],subkw:[]},
{kw:"EV5",hrefs:["define_helpers.html","exc_sum_helpers.html","ps_helpers_inl.html"],captions:["define_helpers","EXC_SUM_helpers","PS_helpers_inl"],subkw:[]},
{kw:"EV6",hrefs:["chapter-1_3---major-architectu.html","define_helpers.html","exc_sum_helpers.html","ipr-hive.html","iprstorage_ibox.html","pagetable(pte)subsystem.html","pctx_helpers.html","ps_helpers_inl.html","pte_core.html"],captions:["1.3 Target Architecture","define_helpers","EXC_SUM_helpers","IPR Hive","IprStorage_IBox","SPAM - (Set Prediction and Access Memory) Subsystem","PCTX_helpers","PS_helpers_inl","pte_core"],subkw:[]},
{kw:"EV6 (21264)",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"EV6 (21264) target",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"Ev6_DtbPteTraits",hrefs:["shard-scaffolding-ownership.html","trait-examples.html"],captions:["Shard Scaffolding Ownership","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"EV67",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"EV68",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"EXC_ADDR",hrefs:["exceptionstateupdate_inl.html"],captions:["ExceptionStateUpdate_inl"],subkw:[]},
{kw:"EXC_SUM",hrefs:["exc_sum_helpers.html","exceptionstateupdate_inl.html"],captions:["EXC_SUM_helpers","ExceptionStateUpdate_inl"],subkw:[]},
{kw:"exc-addr",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"EXCB barrier",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"exception",hrefs:["alpha_fp_helpers_inl.html","alpha_sse_fp_inl.html","ipr-hive.html"],captions:["alpha_fp_helpers_inl","alpha_SSE_fp_inl","IPR Hive"],subkw:[]},
{kw:"Exception semantics",hrefs:["chapter-1_.html","purpose-and-audiencechapter1.html"],captions:["Chapter 1 - System Overview","1.1 Purpose and Audience"],subkw:[]},
{kw:"Exception Vector Map",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"ExceptionAccounting",hrefs:["exc_sum_helpers.html"],captions:["EXC_SUM_helpers"],subkw:[]},
{kw:"ExceptionContext",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"ExceptionEntry",hrefs:["ipr_getactivesp_inl.html","ps_helpers_inl.html"],captions:["Ipr_getActiveSP_inl","PS_helpers_inl"],subkw:[]},
{kw:"ExceptionFactory_inl",hrefs:["corelib.html"],captions:["CoreLib"],subkw:[]},
{kw:"ExceptionFactory_inl.h",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"ExceptionMapping_inl",hrefs:["exceptionmapping_inl.html"],captions:["ExceptionMapping_inl"],subkw:[]},
{kw:"ExceptionPreparation_inl",hrefs:["exceptionpreparation_inl.html"],captions:["ExceptionPreparation_inl"],subkw:[]},
{kw:"ExceptionRegister",hrefs:["exc_sum_helpers.html"],captions:["EXC_SUM_helpers"],subkw:[]},
{kw:"ExceptionReturn",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"ExceptionSafety",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"ExceptionStateUpdate_inl",hrefs:["exceptionstateupdate_inl.html"],captions:["ExceptionStateUpdate_inl"],subkw:[]},
{kw:"ExceptionSummary",hrefs:["exc_sum_helpers.html"],captions:["EXC_SUM_helpers"],subkw:[]},
{kw:"exc-mask",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"exc-sum",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"ExecutePermission",hrefs:["permissions_helper_inl.html"],captions:["permissions_helper_inl"],subkw:[]},
{kw:"Execution",hrefs:["chapter-1_4---architectural-in.html"],captions:["1.4 Major Architectural Layers"],subkw:[]},
{kw:"Execution interaction",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"Execution isolation",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"Execution model",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"Execution model definition",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"ExecutionContext",hrefs:["currentcputls.html"],captions:["CurrentCpuTls"],subkw:[]},
{kw:"ExecutionCoordinator",hrefs:["chapter-1_4---architectural-in.html"],captions:["1.4 Major Architectural Layers"],subkw:[]},
{kw:"ExecutionState",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"Executive Stack Pointer",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"ExecutiveMode",hrefs:["ipr_getactivesp_inl.html","ps_helpers_inl.html"],captions:["Ipr_getActiveSP_inl","PS_helpers_inl"],subkw:[]},
{kw:"executive-stack",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"Explicit barrier coordination",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"Explicit serialization",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"EXT",hrefs:["alpha_int_byteops_inl.html"],captions:["alpha_int_byteops_inl"],subkw:[]},
{kw:"extract",hrefs:["alpha_int_byteops_inl.html","pte_core.html"],captions:["alpha_int_byteops_inl","pte_core"],subkw:[]},
{kw:"extractField",hrefs:["pte_core.html"],captions:["pte_core"],subkw:[]},
{kw:"extractFunction",hrefs:["corelib.html"],captions:["CoreLib"],subkw:[]},
{kw:"extractOpcode",hrefs:["corelib.html"],captions:["CoreLib"],subkw:[]},
{kw:"extractRA",hrefs:["corelib.html"],captions:["CoreLib"],subkw:[]},
{kw:"extractRB",hrefs:["corelib.html"],captions:["CoreLib"],subkw:[]},
{kw:"extractRC",hrefs:["corelib.html"],captions:["CoreLib"],subkw:[]},
{kw:"Fallback",hrefs:["alpha_sse_fp_inl.html"],captions:["alpha_SSE_fp_inl"],subkw:[]},
{kw:"Fault dispatch",hrefs:["chapter-1_.html","purpose-and-audiencechapter1.html"],captions:["Chapter 1 - System Overview","1.1 Purpose and Audience"],subkw:[]},
{kw:"fault sink integration, CPU Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"FaultDetection",hrefs:["permissions_helper_inl.html"],captions:["permissions_helper_inl"],subkw:[]},
{kw:"FaultDispatcher",hrefs:["chapter-1_4---architectural-in.html"],captions:["1.4 Major Architectural Layers"],subkw:[]},
{kw:"FaultHandling",hrefs:["exc_sum_helpers.html"],captions:["EXC_SUM_helpers"],subkw:[]},
{kw:"FaultOnExecute",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"FaultOnRead",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"FaultOnWrite",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"FaultReporting",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"faultVA",hrefs:["exceptionstateupdate_inl.html"],captions:["ExceptionStateUpdate_inl"],subkw:[]},
{kw:"FBox",hrefs:["chapter-1_3---major-architectu.html","chapter-1_4---architectural-in.html"],captions:["1.3 Target Architecture","1.4 Major Architectural Layers"],subkw:[]},
{kw:"FEN",hrefs:["exceptions.html","hwpcb-.html"],captions:["Exceptions Vector Map","Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"FFloat",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"FieldSelect",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"FIFO",hrefs:["pte_core.html"],captions:["pte_core"],subkw:[]},
{kw:"fine-grained sharding",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"Firmware",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"FIXED_CPU routing, Device Interrupt Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"FloatingOverflow",hrefs:["exc_sum_helpers.html"],captions:["EXC_SUM_helpers"],subkw:[]},
{kw:"FloatingPoint",hrefs:["alpha_fp_helpers_inl.html","alpha_sse_fp_inl.html"],captions:["alpha_fp_helpers_inl","alpha_SSE_fp_inl"],subkw:[]},
{kw:"Floating-Point Enable",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"Floating-Point Exception",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"FloatingPointEnable",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"FloatingPointOps",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"FP32",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"FP64",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"FPCR",hrefs:["alpha_fp_helpers_inl.html","alpha_sse_fp_inl.html","ipr-hive.html"],captions:["alpha_fp_helpers_inl","alpha_SSE_fp_inl","IPR Hive"],subkw:[]},
{kw:"FPE",hrefs:["hwpcb-.html","ipr-hive.html","pctx_helpers.html"],captions:["Hardware Privileged Context Block (HWPCB)","IPR Hive","PCTX_helpers"],subkw:[]},
{kw:"fromDtbPteWrite",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"fromItbPteWrite",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"FrontendInvalidation",hrefs:["ipr_ic_flush_inl.html"],captions:["IPR_IC_FLUSH_inl"],subkw:[]},
{kw:"Functional Boxes",hrefs:["chapter-1_.html","purpose-and-audiencechapter1.html","chapter-1_2---design-goals-and.html"],captions:["Chapter 1 - System Overview","1.1 Purpose and Audience","1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"FunctionField",hrefs:["alpha_operate_opcode_helper.html"],captions:["alpha_operate_opcode_helper"],subkw:[]},
{kw:"fuzzing",hrefs:["qtrandomcompat.html"],captions:["QtRandomCompat"],subkw:[]},
{kw:"GateLevel",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"GCC",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"GENTRAP",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"getActiveSP",hrefs:["ipr_getactivesp_inl.html"],captions:["Ipr_getActiveSP_inl"],subkw:[]},
{kw:"getAsm",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"GFloat",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"Global IRQ Controller",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"Global_HWPCBBank_Interface.h",hrefs:["ghwpcbbank_globalstatics.html"],captions:["globalHWPCBManager)"],subkw:[]},
{kw:"Global_IPLBank_Interface.h",hrefs:["giprbank-(iprbank)_qglobalstatics.html"],captions:["globalIprRegistry)"],subkw:[]},
{kw:"Global_IRQController.h\/CPP",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"Global_PALVectorTable.h",hrefs:["pal-vector-table-(gpalvectorta.html"],captions:["globalPalVectorTable))"],subkw:[]},
{kw:"globalDtbManager",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"GlobalHWPCBBank",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"GlobalHWPCBController",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"globalIPR",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"globalIPRCold",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"globalIPRHot",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"globalIPRIbox",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"GlobalIPRInterface",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"globalItbManager",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"Grains",hrefs:["chapter-1_4---architectural-in.html"],captions:["1.4 Major Architectural Layers"],subkw:[]},
{kw:"GranularityHint",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"GS160",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"GS320",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"GS80",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"GuestMemory",hrefs:["chapter-1_4---architectural-in.html"],captions:["1.4 Major Architectural Layers"],subkw:[]},
{kw:"HALT",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"Hardware Interrupt",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"HardwareBehavior",hrefs:["exc_sum_helpers.html"],captions:["EXC_SUM_helpers"],subkw:[]},
{kw:"HardwareWriteEnable",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"hash bucket",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"Heuristics",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"Hierarchical navigation",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"Hierarchical structure",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"HighPosition",hrefs:["alpha_int_byteops_inl.html"],captions:["alpha_int_byteops_inl"],subkw:[]},
{kw:"HostOptimizations",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"HostOrdering",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"HostThreadContext",hrefs:["currentcputls.html"],captions:["CurrentCpuTls"],subkw:[]},
{kw:"hot path optimization, Performance Tuning",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"HotIPR",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"HotPath",hrefs:["alpha_int_byteops_inl.html","alpha_sse_fp_inl.html","alpha_sse_int_inl.html","axp_attributes_core.html","globalipr_hot_cold.html"],captions:["alpha_int_byteops_inl","alpha_SSE_fp_inl","alpha_SSE_int_inl","Axp_Attributes_core","globalIPR_hot_cold"],subkw:[]},
{kw:"hot-path",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"HotPathLogging",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"HW_MFPR",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"HW_MTPR",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"HW_REI return path, PAL Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"HWE",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"HWINT",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"HWPCB",hrefs:["exceptionstateupdate_inl.html","global_hwpcbbank_interface.html","ipr_getactivesp_inl.html"],captions:["ExceptionStateUpdate_inl","Global_HWPCBBank_Interface","Ipr_getActiveSP_inl"],subkw:[]},
{kw:"HWPCB_core.h",hrefs:["ghwpcbbank_globalstatics.html"],captions:["globalHWPCBManager)"],subkw:[]},
{kw:"HWPCBBank",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"HWPCBSlot",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"I_CTL",hrefs:["ipr_ic_flush_inl.html","iprstorage_ibox.html"],captions:["IPR_IC_FLUSH_inl","IprStorage_IBox"],subkw:[]},
{kw:"IACV",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"IBox",hrefs:["chapter-1_3---major-architectu.html","chapter-1_4---architectural-in.html","globalipr_hot_cold.html","ipr_ic_flush_inl.html","ipr-hive.html","iprstorage_ibox.html","registers-ibox.html"],captions:["1.3 Target Architecture","1.4 Major Architectural Layers","globalIPR_hot_cold","IPR_IC_FLUSH_inl","IPR Hive","IprStorage_IBox","Registers"],subkw:[]},
{kw:"IBoxIPR",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"ICache",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"I-cache",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"ICacheFlush",hrefs:["ipr_ic_flush_inl.html"],captions:["IPR_IC_FLUSH_inl"],subkw:[]},
{kw:"ICCSR",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"ICEnable",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"ICFlush",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"ICtl",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"ICtlRegister",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"IDeviceEmulator",hrefs:["chapter-1_4---architectural-in.html"],captions:["1.4 Major Architectural Layers"],subkw:[]},
{kw:"IEEE",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"IEEEIdentity",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"IER",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"IFAULT",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"IMB",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"immediate",hrefs:["arithextender_helpers.html"],captions:["arithExtender_helpers"],subkw:[]},
{kw:"immediateDecode",hrefs:["arithextender_helpers.html"],captions:["arithExtender_helpers"],subkw:[]},
{kw:"Implementation chapters (12–22)",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"Implementation separation",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"ImplicitOrdering",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"Indexed IRQ",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"Inexact",hrefs:["alpha_fp_helpers_inl.html","exc_sum_helpers.html"],captions:["alpha_fp_helpers_inl","EXC_SUM_helpers"],subkw:[]},
{kw:"INFRASTRUCTURE",hrefs:["qtrandomcompat.html"],captions:["QtRandomCompat"],subkw:[]},
{kw:"Inlining",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"INS",hrefs:["alpha_int_byteops_inl.html"],captions:["alpha_int_byteops_inl"],subkw:[]},
{kw:"insert",hrefs:["alpha_int_byteops_inl.html","pte_core.html"],captions:["alpha_int_byteops_inl","pte_core"],subkw:[]},
{kw:"insertDTB",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"insertField",hrefs:["pte_core.html"],captions:["pte_core"],subkw:[]},
{kw:"insertITB",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"Inspectable state",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"Instruction",hrefs:["pte_core.html"],captions:["pte_core"],subkw:[]},
{kw:"Instruction decode isolation",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"InstructionBox",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"InstructionCache",hrefs:["ipr_ic_flush_inl.html","iprstorage_ibox.html"],captions:["IPR_IC_FLUSH_inl","IprStorage_IBox"],subkw:[]},
{kw:"InstructionControl",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"InstructionDecode",hrefs:["alpha_operate_opcode_helper.html"],captions:["alpha_operate_opcode_helper"],subkw:[]},
{kw:"InstructionExtensions",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"InstructionFetch",hrefs:["ipr_ic_flush_inl.html"],captions:["IPR_IC_FLUSH_inl"],subkw:[]},
{kw:"InstructionGrains",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"InstructionSemantics",hrefs:["alpha_int_byteops_inl.html"],captions:["alpha_int_byteops_inl"],subkw:[]},
{kw:"InstructionStream",hrefs:["ipr_ic_flush_inl.html"],captions:["IPR_IC_FLUSH_inl"],subkw:[]},
{kw:"InstructionTLB",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"Instrumentation",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"Integer",hrefs:["alpha_alu_inl.html","alpha_int_byteops_inl.html","alpha_int_helpers_inl.html","alpha_operate_opcode_helper.html","alpha_sse_fp_inl.html"],captions:["alpha_alu_inl","alpha_int_byteops_inl","alpha_int_helpers_inl","alpha_operate_opcode_helper","alpha_SSE_fp_inl"],subkw:[]},
{kw:"IntegerArithmetic",hrefs:["alpha_sse_int_inl.html"],captions:["alpha_SSE_int_inl"],subkw:[]},
{kw:"IntegerConversion",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"IntegerOperate",hrefs:["alpha_sse_int_inl.html"],captions:["alpha_SSE_int_inl"],subkw:[]},
{kw:"IntegerOverflow",hrefs:["exc_sum_helpers.html"],captions:["EXC_SUM_helpers"],subkw:[]},
{kw:"Intentionality",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"inter-processor interrupt (IPI), IPI Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"interrupt",hrefs:["exceptions.html","ipr-hive.html"],captions:["Exceptions Vector Map","IPR Hive"],subkw:[]},
{kw:"Interrupt Acknowledge",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"interrupt acknowledgement, Device Interrupt Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"interrupt affinity optimization, Advanced Topics",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"interrupt coalescing, Advanced Topics",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"interrupt controller, Overview",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Interrupt Delivery",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"interrupt delivery, Architecture",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"interrupt dispatch, Architecture",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"interrupt eligibility report, Debugging and Diagnostics",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"interrupt eligibility, Debugging and Diagnostics",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"interrupt fairness, Performance Tuning",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"interrupt fast path, Performance Tuning",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"interrupt latency reduction, Performance Tuning",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Interrupt Masking",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"interrupt masking, Architecture",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Interrupt Pending",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"Interrupt Posting",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"Interrupt Priority",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"interrupt priority level (IPL), Architecture",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Interrupt Queue",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"interrupt queue sharding, Architecture",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Interrupt Register",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"Interrupt Reset",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"interrupt routing policy, Architecture",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Interrupt Service Routine (ISR)",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"interrupt state dump, Debugging and Diagnostics",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"interrupt statistics counters, Debugging and Diagnostics",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"interrupt trace logging, Debugging and Diagnostics",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Interrupt Vector",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"interrupt vector, Architecture",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"InterruptController",hrefs:["ps_helpers_inl.html"],captions:["PS_helpers_inl"],subkw:[]},
{kw:"InterruptDelivery",hrefs:["oniplchanged_inl.html"],captions:["onIPLChanged_inl"],subkw:[]},
{kw:"InterruptEligibility",hrefs:["oniplchanged_inl.html"],captions:["onIPLChanged_inl"],subkw:[]},
{kw:"InterruptMasking",hrefs:["oniplchanged_inl.html","ps_helpers_inl.html"],captions:["onIPLChanged_inl","PS_helpers_inl"],subkw:[]},
{kw:"InterruptPending",hrefs:["ps_helpers_inl.html"],captions:["PS_helpers_inl"],subkw:[]},
{kw:"InterruptPriority",hrefs:["ps_helpers_inl.html"],captions:["PS_helpers_inl"],subkw:[]},
{kw:"InterruptPriorityLevel",hrefs:["oniplchanged_inl.html"],captions:["onIPLChanged_inl"],subkw:[]},
{kw:"invalidate entry",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"invalidate method",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"invalidateAllDTB",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"invalidateAllITB",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"invalidateASN",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"InvalidateRange",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"invalidation strategy",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"InvalidationPolicy",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"InvalidOperation",hrefs:["alpha_fp_helpers_inl.html","alpha_sse_fp_inl.html","exc_sum_helpers.html"],captions:["alpha_fp_helpers_inl","alpha_SSE_fp_inl","EXC_SUM_helpers"],subkw:[]},
{kw:"IPBit",hrefs:["ps_helpers_inl.html"],captions:["PS_helpers_inl"],subkw:[]},
{kw:"IPI",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"IPI (Inter-Processor Interrupts)",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"IPI delivery",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"IPI dequeue processing, CPU Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"IPI queue handling, IPI Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"IPI-based invalidation",hrefs:["sharding-mechanism---pte---spa.html","shard-scaffolding-ownership.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager","Shard Scaffolding Ownership"],subkw:[]},
{kw:"IPIs",hrefs:["chapter-1_4---architectural-in.html"],captions:["1.4 Major Architectural Layers"],subkw:[]},
{kw:"IPL",hrefs:["ipr-hive.html","oniplchanged_inl.html","ps_helpers_inl.html"],captions:["IPR Hive","onIPLChanged_inl","PS_helpers_inl"],subkw:[]},
{kw:"IPLCanonical",hrefs:["ps_helpers_inl.html"],captions:["PS_helpers_inl"],subkw:[]},
{kw:"IPR",hrefs:["exc_sum_helpers.html","exceptionstateupdate_inl.html","globalipr_hot_cold.html","ipr_ic_flush_inl.html","ipr-hive.html","iprstorage_ibox.html","pctx_helpers.html"],captions:["EXC_SUM_helpers","ExceptionStateUpdate_inl","globalIPR_hot_cold","IPR_IC_FLUSH_inl","IPR Hive","IprStorage_IBox","PCTX_helpers"],subkw:[]},
{kw:"IPR (Internal Processor Register)",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"IPRBank",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"IPRIndex",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"IPRInteraction",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"IPRs",hrefs:["chapter-1_4---architectural-in.html"],captions:["1.4 Major Architectural Layers"],subkw:[]},
{kw:"IPRStorage",hrefs:["ipr-hive.html","iprstorage_ibox.html","trait-examples.html"],captions:["IPR Hive","IprStorage_IBox","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"IPRStorage_core.h",hrefs:["giprbank-(iprbank)_qglobalstatics.html"],captions:["globalIprRegistry)"],subkw:[]},
{kw:"IPRStorage-Cold",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"IPRStorage-Hot",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"IPRStorage-IBox",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"IRQ",hrefs:["oniplchanged_inl.html"],captions:["onIPLChanged_inl"],subkw:[]},
{kw:"IRQ (Interrupt Request)",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"IRQ Bank",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"IRQ Controller",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"IRQ Handler",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"IRQ Mask",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"IRQ Priority",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"IRQ Vector Table",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"IRQController",hrefs:["oniplchanged_inl.html"],captions:["onIPLChanged_inl"],subkw:[]},
{kw:"ISA",hrefs:["chapter-1_3---major-architectu.html","alpha_alu_inl.html"],captions:["1.3 Target Architecture","alpha_alu_inl"],subkw:[]},
{kw:"ISAExtensions",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"isBranchFormat",hrefs:["corelib.html"],captions:["CoreLib"],subkw:[]},
{kw:"isGlobal",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"isMemoryException",hrefs:["exceptionmapping_inl.html"],captions:["ExceptionMapping_inl"],subkw:[]},
{kw:"isMemoryFormat",hrefs:["corelib.html"],captions:["CoreLib"],subkw:[]},
{kw:"isNegL",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"isNegQ",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"isOperateFormat",hrefs:["corelib.html"],captions:["CoreLib"],subkw:[]},
{kw:"isSynchronousException",hrefs:["exceptionmapping_inl.html"],captions:["ExceptionMapping_inl"],subkw:[]},
{kw:"isValid",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"isZeroL",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"isZeroQ",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"ITB",hrefs:["chapter-1_4---architectural-in.html","ipr-hive.html","permissions_helper_inl.html","pte_core.html"],captions:["1.4 Major Architectural Layers","IPR Hive","permissions_helper_inl","pte_core"],subkw:[]},
{kw:"ITB_MISS",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"ITB_PTE",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"ITB_PTE_FAULT",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"ITB_TAG",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"ITB-ASN",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"ITBInvalidation",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"ITBManagerType",hrefs:["shard-scaffolding-ownership.html","trait---ctor-usage-examples.html"],captions:["Shard Scaffolding Ownership","Trait - CTOR Usage Examples"],subkw:[]},
{kw:"ITB-pte",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"ITB-tag",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"ITBVictimPolicy",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"JIT",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"Kernel Stack Pointer",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"KernelMode",hrefs:["ipr_getactivesp_inl.html","permissions_helper_inl.html","ps_helpers_inl.html"],captions:["Ipr_getActiveSP_inl","permissions_helper_inl","PS_helpers_inl"],subkw:[]},
{kw:"KernelReadEnable",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"kernel-stack",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"KernelWriteEnable",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"kRealmCount (static)",hrefs:["alpha.html"],captions:["Alpha"],subkw:[]},
{kw:"kSizeClassCount (static)",hrefs:["alpha.html"],captions:["Alpha"],subkw:[]},
{kw:"KSP",hrefs:["hwpcb-.html","ipr_getactivesp_inl.html"],captions:["Hardware Privileged Context Block (HWPCB)","Ipr_getActiveSP_inl"],subkw:[]},
{kw:"LatencyModeling",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"Layers",hrefs:["chapter-1_4---architectural-in.html"],captions:["1.4 Major Architectural Layers"],subkw:[]},
{kw:"LDx_L",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"Least Recently Used (LRU)",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"Legacy",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"LessOrEqual",hrefs:["alpha_alu_inl.html","alpha_fp_helpers_inl.html"],captions:["alpha_alu_inl","alpha_fp_helpers_inl"],subkw:[]},
{kw:"LessThan",hrefs:["alpha_alu_inl.html","alpha_fp_helpers_inl.html"],captions:["alpha_alu_inl","alpha_fp_helpers_inl"],subkw:[]},
{kw:"level-triggered interrupt, Device Interrupt Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"LFU",hrefs:["pte_core.html"],captions:["pte_core"],subkw:[]},
{kw:"License",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"Likely",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"Linux",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"LiteralLogging",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"LLSC",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"LoadLinked",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"lock-free hot path, Key Design Principles",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"lock-free polling, Key Design Principles",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"lock-free sharding",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"Logging",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"Logical",hrefs:["alpha_alu_inl.html","alpha_int_helpers_inl.html"],captions:["alpha_alu_inl","alpha_int_helpers_inl"],subkw:[]},
{kw:"logicalAnd",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"logicalNand",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"logicalNor",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"logicalOr",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"logicalXor",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"Longword",hrefs:["alpha_alu_inl.html","alpha_fp_helpers_inl.html","alpha_int_byteops_inl.html","alpha_int_helpers_inl.html"],captions:["alpha_alu_inl","alpha_fp_helpers_inl","alpha_int_byteops_inl","alpha_int_helpers_inl"],subkw:[]},
{kw:"lookupDTB",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"lookupITB",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"LOWEST_IPL routing, Advanced Topics",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"LowPosition",hrefs:["alpha_int_byteops_inl.html"],captions:["alpha_int_byteops_inl"],subkw:[]},
{kw:"LRU",hrefs:["pte_core.html"],captions:["pte_core"],subkw:[]},
{kw:"MachineCheck",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"machine-check",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"Maintainability",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"Maintainer guidance",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"maintenanceTick",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"Major subsystems",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"makeArithmeticEvent",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"makeBreakpointEvent",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"makeBugcheckEvent",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"makeCallPalEvent",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"makeDTBAccessViolationEvent",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"makeDTBFaultEvent",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"makeDTBMissDouble3Event",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"makeDTBMissDouble4Event",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"makeDTBMissSingleEvent",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"makeFENEvent",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"makeIllegalOpcodeEvent",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"makeInterruptEvent",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"makeITBAccessViolationEvent",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"makeITBMissEvent",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"makeMachineCheckEvent",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"makeMTFPCREvent",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"makeResetEvent",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"makeSoftwareTrapEvent",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"makeUnalignedEvent",hrefs:["exceptionfactory_inl.html"],captions:["ExceptionFactory_inl"],subkw:[]},
{kw:"Manager pattern",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"mapClassToPalVector",hrefs:["exceptionmapping_inl.html"],captions:["ExceptionMapping_inl"],subkw:[]},
{kw:"Mask",hrefs:["alpha_int_byteops_inl.html"],captions:["alpha_int_byteops_inl"],subkw:[]},
{kw:"MB barrier",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"MBox",hrefs:["chapter-1_3---major-architectu.html","chapter-1_4---architectural-in.html","ipr-hive.html"],captions:["1.3 Target Architecture","1.4 Major Architectural Layers","IPR Hive"],subkw:[]},
{kw:"MCES",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"MCHK",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"Memory",hrefs:["chapter-1_3---major-architectu.html","chapter-1_4---architectural-in.html"],captions:["1.3 Target Architecture","1.4 Major Architectural Layers"],subkw:[]},
{kw:"Memory isolation",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"Memory ordering",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"Memory ordering rules",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"Memory subsystem",hrefs:["chapter-1_.html","purpose-and-audiencechapter1.html"],captions:["Chapter 1 - System Overview","1.1 Purpose and Audience"],subkw:[]},
{kw:"MemoryBarrier",hrefs:["corelib.html","define_helpers.html"],captions:["CoreLib","define_helpers"],subkw:[]},
{kw:"MemoryProtection",hrefs:["permissions_helper_inl.html"],captions:["permissions_helper_inl"],subkw:[]},
{kw:"MemoryWrite",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"Microarchitecture",hrefs:["1_5-non-goalschapter1.html","ipr_ic_flush_inl.html"],captions:["1.5 Non-Goals","IPR_IC_FLUSH_inl"],subkw:[]},
{kw:"mini-cache",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"MMIO",hrefs:["chapter-1_4---architectural-in.html"],captions:["1.4 Major Architectural Layers"],subkw:[]},
{kw:"mmio_DMACoherencyManager",hrefs:["chapter-1_4---architectural-in.html"],captions:["1.4 Major Architectural Layers"],subkw:[]},
{kw:"mmio_Manager",hrefs:["chapter-1_4---architectural-in.html"],captions:["1.4 Major Architectural Layers"],subkw:[]},
{kw:"MMU",hrefs:["axp_attributes_core.html","currentcputls.html","ipr-hive.html","permissions_helper_inl.html","pte_core.html"],captions:["Axp_Attributes_core","CurrentCpuTls","IPR Hive","permissions_helper_inl","pte_core"],subkw:[]},
{kw:"MMU (Memory Management Unit)",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"MMUInvalidation",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"ModeDependentState",hrefs:["ipr_getactivesp_inl.html"],captions:["Ipr_getActiveSP_inl"],subkw:[]},
{kw:"MRU",hrefs:["pte_core.html"],captions:["pte_core"],subkw:[]},
{kw:"MSK",hrefs:["alpha_int_byteops_inl.html"],captions:["alpha_int_byteops_inl"],subkw:[]},
{kw:"MSVC",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"MT_FPCR",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"MTPR_SIRR, Software Interrupts",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Mul64",hrefs:["alpha_sse_int_inl.html"],captions:["alpha_SSE_int_inl"],subkw:[]},
{kw:"MULL",hrefs:["alpha_sse_int_inl.html"],captions:["alpha_SSE_int_inl"],subkw:[]},
{kw:"MULL-V",hrefs:["alpha_sse_int_inl.html"],captions:["alpha_SSE_int_inl"],subkw:[]},
{kw:"mulQ",hrefs:["corelib.html"],captions:["CoreLib"],subkw:[]},
{kw:"multicore sharding",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"MultiCPU",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"Multi-CPU Interrupts",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"Multiplication",hrefs:["alpha_fp_helpers_inl.html","alpha_int_helpers_inl.html"],captions:["alpha_fp_helpers_inl","alpha_int_helpers_inl"],subkw:[]},
{kw:"Multiprocessor correctness",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"MVI",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"MyDTBTraits",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"MyITBTraits",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"NaN",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"NAND",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"Negative",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"NeverInline",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"No cross-domain state access",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"No implicit ordering",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"NoDiscard",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"NON_DETERMINISTIC",hrefs:["qtrandomcompat.html"],captions:["QtRandomCompat"],subkw:[]},
{kw:"NonFPCR",hrefs:["alpha_sse_int_inl.html"],captions:["alpha_SSE_int_inl"],subkw:[]},
{kw:"NonGoals",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"Non-goals reference",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"NOR",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"Normative chapter",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"Normative specification",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"NoSideEffects",hrefs:["alpha_int_helpers_inl.html"],captions:["alpha_int_helpers_inl"],subkw:[]},
{kw:"Observability",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"Offset",hrefs:["alpha_int_byteops_inl.html"],captions:["alpha_int_byteops_inl"],subkw:[]},
{kw:"One cycle per iteration",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"One-way dependency flow",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"onIPLChanged",hrefs:["oniplchanged_inl.html"],captions:["onIPLChanged_inl"],subkw:[]},
{kw:"OPCDEC",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"Opcode",hrefs:["alpha_operate_opcode_helper.html"],captions:["alpha_operate_opcode_helper"],subkw:[]},
{kw:"OpenVMS",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"Operate",hrefs:["alpha_operate_opcode_helper.html"],captions:["alpha_operate_opcode_helper"],subkw:[]},
{kw:"Optimization constraints",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"Optimization safety",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"OptimizationHints",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"OR",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"Ordering",hrefs:["chapter-1_3---major-architectu.html","1_5-non-goalschapter1.html"],captions:["1.3 Target Architecture","1.5 Non-Goals"],subkw:[]},
{kw:"OutOfOrder",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"Overflow",hrefs:["alpha_alu_inl.html","alpha_fp_helpers_inl.html","alpha_int_helpers_inl.html","alpha_operate_opcode_helper.html","alpha_sse_fp_inl.html"],captions:["alpha_alu_inl","alpha_fp_helpers_inl","alpha_int_helpers_inl","alpha_operate_opcode_helper","alpha_SSE_fp_inl"],subkw:[]},
{kw:"OverflowDetection",hrefs:["alpha_sse_int_inl.html"],captions:["alpha_SSE_int_inl"],subkw:[]},
{kw:"ownership hierarchy",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"Page Table Base Register",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"PageAlignment",hrefs:["permissions_helper_inl.html"],captions:["permissions_helper_inl"],subkw:[]},
{kw:"PageGeometry",hrefs:["permissions_helper_inl.html"],captions:["permissions_helper_inl"],subkw:[]},
{kw:"PageShift",hrefs:["permissions_helper_inl.html"],captions:["permissions_helper_inl"],subkw:[]},
{kw:"PageSize",hrefs:["permissions_helper_inl.html"],captions:["permissions_helper_inl"],subkw:[]},
{kw:"PageSizeCode (enum)",hrefs:["alpha.html"],captions:["Alpha"],subkw:[]},
{kw:"PageSizeHelpers (class)",hrefs:["alpha.html"],captions:["Alpha"],subkw:[]},
{kw:"PageTable",hrefs:["pte_core.html"],captions:["pte_core"],subkw:[]},
{kw:"PageTableEntry",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"PageWalk",hrefs:["pte_core.html"],captions:["pte_core"],subkw:[]},
{kw:"PAL",hrefs:["chapter-1_4---architectural-in.html","currentcputls.html","ipr-hive.html"],captions:["1.4 Major Architectural Layers","CurrentCpuTls","IPR Hive"],subkw:[]},
{kw:"PAL entry on interrupt, PAL Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"PAL entry serialization",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"PAL interrupt blocking, PAL Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"PAL interrupt entry, PAL Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"PAL mode awareness, Architecture",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"PAL Scratch Area",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"PAL Semantics",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"PAL_core.h",hrefs:["pal-vector-table-(gpalvectorta.html"],captions:["globalPalVectorTable))"],subkw:[]},
{kw:"PAL_SCRATCH[8]",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"PAL-base",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"PalBox",hrefs:["chapter-1_3---major-architectu.html","chapter-1_4---architectural-in.html"],captions:["1.3 Target Architecture","1.4 Major Architectural Layers"],subkw:[]},
{kw:"PALcode",hrefs:["exc_sum_helpers.html","global_hwpcbbank_interface.html","ipr-hive.html","iprstorage_ibox.html","permissions_helper_inl.html"],captions:["EXC_SUM_helpers","Global_HWPCBBank_Interface","IPR Hive","IprStorage_IBox","permissions_helper_inl"],subkw:[]},
{kw:"PALContext",hrefs:["ipr_getactivesp_inl.html"],captions:["Ipr_getActiveSP_inl"],subkw:[]},
{kw:"PAL-end",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"PALmode",hrefs:["global_hwpcbbank_interface.html","ipr-hive.html"],captions:["Global_HWPCBBank_Interface","IPR Hive"],subkw:[]},
{kw:"PALReservationClear",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"PALStyle",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"PALtemp",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"PALTransition",hrefs:["ps_helpers_inl.html"],captions:["PS_helpers_inl"],subkw:[]},
{kw:"PalVectorId",hrefs:["exceptionmapping_inl.html"],captions:["ExceptionMapping_inl"],subkw:[]},
{kw:"parallel cache",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"partitioned cache",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"partitioned data structure",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"PCBB",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"PCI",hrefs:["chapter-1_4---architectural-in.html"],captions:["1.4 Major Architectural Layers"],subkw:[]},
{kw:"PCTX",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"pctx_hw_mtpr_write",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"PendingEvent",hrefs:["corelib.html","exceptionfactory_inl.html"],captions:["CoreLib","ExceptionFactory_inl"],subkw:[]},
{kw:"PendingInterrupts",hrefs:["oniplchanged_inl.html"],captions:["onIPLChanged_inl"],subkw:[]},
{kw:"per-bucket state",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"PerCPU",hrefs:["globalipr_hot_cold.html"],captions:["globalIPR_hot_cold"],subkw:[]},
{kw:"per-CPU",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"per-CPU interrupt queue, Architecture",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Per-CPU Interrupt State",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"per-CPU interrupt state, Architecture",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"per-CPU invalidation",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"per-CPU IPL tracking, CPU Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"per-CPU shard",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"per-CPU shard, Architecture",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"per-CPU TLB",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"per-CPU TLB invalidation, IPI Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"per-CPU TLB slice",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"PerCPUReservation",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"PerCPUState",hrefs:["global_hwpcbbank_interface.html","iprstorage_ibox.html"],captions:["Global_HWPCBBank_Interface","IprStorage_IBox"],subkw:[]},
{kw:"per-entry state",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"Performance & Hot Path",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Performance secondary",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"PerformanceCounter",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"performance-counter",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"PerformanceCounterEnable",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"PerformanceHints",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"PermissionMask",hrefs:["permissions_helper_inl.html"],captions:["permissions_helper_inl"],subkw:[]},
{kw:"Permissions",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"permMask",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"PermMask (static)",hrefs:["alpha.html"],captions:["Alpha"],subkw:[]},
{kw:"per-realm shard",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"per-size-class shard",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"PerThreadState",hrefs:["currentcputls.html"],captions:["CurrentCpuTls"],subkw:[]},
{kw:"pfn",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"PFN (Page Frame Number)",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"Pipeline",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"Pipeline contract",hrefs:["chapter-1_.html","purpose-and-audiencechapter1.html"],captions:["Chapter 1 - System Overview","1.1 Purpose and Audience"],subkw:[]},
{kw:"pipeline flush on interrupt, CPU Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Pipeline mechanics",hrefs:["chapter-1_.html","purpose-and-audiencechapter1.html"],captions:["Chapter 1 - System Overview","1.1 Purpose and Audience"],subkw:[]},
{kw:"pipelineDelay",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"PipelineReset",hrefs:["ipr_ic_flush_inl.html"],captions:["IPR_IC_FLUSH_inl"],subkw:[]},
{kw:"PipelineSlot",hrefs:["chapter-1_4---architectural-in.html"],captions:["1.4 Major Architectural Layers"],subkw:[]},
{kw:"PipelineState",hrefs:["pte_core.html"],captions:["pte_core"],subkw:[]},
{kw:"Platform arthitecture",hrefs:["pagetable(pte)subsystem.html"],captions:["SPAM - (Set Prediction and Access Memory) Subsystem"],subkw:[]},
{kw:"PlatformCapabilities",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"PlatformConfig",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"PlatformDetection",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"PlatformPolicy",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"Platforms",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"policy code sample",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"policy design decision",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"policy extensibility",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"policy implementation",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"policy interface",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"policy limitations",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"policy state",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"policy template parameter",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"policy usage",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"PolicyEvaluation",hrefs:["permissions_helper_inl.html"],captions:["permissions_helper_inl"],subkw:[]},
{kw:"Portability",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"Post Interrupt",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"PPCE",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"PRBR",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"Precise exceptions",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"precise interrupt delivery, PAL Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Precision",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"Prefetch",hrefs:["ipr_ic_flush_inl.html"],captions:["IPR_IC_FLUSH_inl"],subkw:[]},
{kw:"prepareAndDeliverException",hrefs:["exceptionpreparation_inl.html"],captions:["ExceptionPreparation_inl"],subkw:[]},
{kw:"preparePendingEventForDelivery",hrefs:["exceptionpreparation_inl.html"],captions:["ExceptionPreparation_inl"],subkw:[]},
{kw:"Primary design goals",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"Privilege",hrefs:["chapter-1_4---architectural-in.html","ps_helpers_inl.html"],captions:["1.4 Major Architectural Layers","PS_helpers_inl"],subkw:[]},
{kw:"Privilege boundaries",hrefs:["chapter-1_.html","purpose-and-audiencechapter1.html"],captions:["Chapter 1 - System Overview","1.1 Purpose and Audience"],subkw:[]},
{kw:"Privilege isolation",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"PrivilegeEnforcement",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"PrivilegeLevel",hrefs:["permissions_helper_inl.html"],captions:["permissions_helper_inl"],subkw:[]},
{kw:"Process Region Base Register",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"ProcessContextRegister",hrefs:["pctx_helpers.html"],captions:["PCTX_helpers"],subkw:[]},
{kw:"ProcessorMode",hrefs:["ipr_getactivesp_inl.html"],captions:["Ipr_getActiveSP_inl"],subkw:[]},
{kw:"ProcessorStatus",hrefs:["global_hwpcbbank_interface.html","ps_helpers_inl.html"],captions:["Global_HWPCBBank_Interface","PS_helpers_inl"],subkw:[]},
{kw:"processor-status",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"ProgramCounter",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"ProtectionHelpers (class)",hrefs:["alpha.html"],captions:["Alpha"],subkw:[]},
{kw:"PS",hrefs:["ipr-hive.html","ps_helpers_inl.html"],captions:["IPR Hive","PS_helpers_inl"],subkw:[]},
{kw:"PTBR",hrefs:["hwpcb-.html","ipr-hive.html"],captions:["Hardware Privileged Context Block (HWPCB)","IPR Hive"],subkw:[]},
{kw:"PTE",hrefs:["chapter-1_4---architectural-in.html","pagetable(pte)subsystem.html","pte_core.html"],captions:["1.4 Major Architectural Layers","SPAM - (Set Prediction and Access Memory) Subsystem","pte_core"],subkw:[]},
{kw:"PTE Subsystem",hrefs:["pagetable(pte)subsystem.html"],captions:["SPAM - (Set Prediction and Access Memory) Subsystem"],subkw:[]},
{kw:"PTECache",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"PTETraits",hrefs:["pagetable(pte)subsystem.html","shard-scaffolding-ownership.html","trait-examples.html"],captions:["SPAM - (Set Prediction and Access Memory) Subsystem","Shard Scaffolding Ownership","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"PTETraits<CPUFamily>",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"PTEView",hrefs:["pagetable(pte)subsystem.html","trait-examples.html"],captions:["SPAM - (Set Prediction and Access Memory) Subsystem","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"PureFunction",hrefs:["alpha_int_helpers_inl.html"],captions:["alpha_int_helpers_inl"],subkw:[]},
{kw:"Purpose",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"Python",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"Q_EMULATR_RANDOM_INT",hrefs:["arithextender_helpers.html","qtrandomcompat.html"],captions:["arithExtender_helpers","QtRandomCompat"],subkw:[]},
{kw:"Q_GLOBAL_STATIC",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"qrand",hrefs:["qtrandomcompat.html"],captions:["QtRandomCompat"],subkw:[]},
{kw:"QRandomGenerator",hrefs:["qtrandomcompat.html"],captions:["QtRandomCompat"],subkw:[]},
{kw:"QStringLogging",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"Qt",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"QT_COMPAT",hrefs:["qtrandomcompat.html"],captions:["QtRandomCompat"],subkw:[]},
{kw:"QtBitUtilities",hrefs:["arithextender_helpers.html"],captions:["arithExtender_helpers"],subkw:[]},
{kw:"QtRandom",hrefs:["arithextender_helpers.html"],captions:["arithExtender_helpers"],subkw:[]},
{kw:"Quadword",hrefs:["alpha_alu_inl.html","alpha_fp_helpers_inl.html","alpha_int_byteops_inl.html","alpha_int_helpers_inl.html","alpha_sse_fp_inl.html"],captions:["alpha_alu_inl","alpha_fp_helpers_inl","alpha_int_byteops_inl","alpha_int_helpers_inl","alpha_SSE_fp_inl"],subkw:[]},
{kw:"QuadwordReservation",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"RaceFreedom",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"raiseOpcodeFault",hrefs:["corelib.html"],captions:["CoreLib"],subkw:[]},
{kw:"raiseTrap",hrefs:["corelib.html"],captions:["CoreLib"],subkw:[]},
{kw:"RANDOM",hrefs:["arithextender_helpers.html","pte_core.html"],captions:["arithExtender_helpers","pte_core"],subkw:[]},
{kw:"random victim policy",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"RANDOMNESS",hrefs:["qtrandomcompat.html"],captions:["QtRandomCompat"],subkw:[]},
{kw:"RandomPolicy",hrefs:["spam---policies.html","trait-examples.html"],captions:["Cache Replacement and Invalidation Policies","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"RDMCES",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"ReadBarrier",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"ReadOnlyMasking",hrefs:["ipr_ic_flush_inl.html"],captions:["IPR_IC_FLUSH_inl"],subkw:[]},
{kw:"ReadPermission",hrefs:["permissions_helper_inl.html"],captions:["permissions_helper_inl"],subkw:[]},
{kw:"Realm",hrefs:["pte_core.html","trait-examples.html"],captions:["pte_core","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"Realm (enum)",hrefs:["alpha.html"],captions:["Alpha"],subkw:[]},
{kw:"recordAccess",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"Refactor constraints",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"Refactor safety",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"reference bit",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"Register IRQ Vector",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"replacement policy",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"ReplacementPolicy",hrefs:["pte_core.html"],captions:["pte_core"],subkw:[]},
{kw:"replacement-policy",hrefs:["qtrandomcompat.html"],captions:["QtRandomCompat"],subkw:[]},
{kw:"ReplacementPolicyBase",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"ReplacementPolicyEnum",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"REPLAY_SENSITIVE",hrefs:["qtrandomcompat.html"],captions:["QtRandomCompat"],subkw:[]},
{kw:"Reproducible behavior",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"requiresCallPalCalculation",hrefs:["exceptionmapping_inl.html"],captions:["ExceptionMapping_inl"],subkw:[]},
{kw:"re-reference prediction value",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"Reservation",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"Reservation tracking",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"ReservationAlignment",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"ReservationCallback",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"ReservationGranularity",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"ReservationInvalidation",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"ReservationManager",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"Reservations",hrefs:["chapter-1_4---architectural-in.html"],captions:["1.4 Major Architectural Layers"],subkw:[]},
{kw:"ReservationStats",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"ReservationTimestamp",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"RESET",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"resultL",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"ResultNormalization",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"resultQ",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"Reviewer guidance",hrefs:["chapter-1_.html","purpose-and-audiencechapter1.html"],captions:["Chapter 1 - System Overview","1.1 Purpose and Audience"],subkw:[]},
{kw:"RISC",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"ROM",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"ROUND_ROBIN routing, Device Interrupt Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Rounding-Legacy",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"RoundingMode",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"routing affinity hints, Advanced Topics",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Routing Policies",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"RRPV",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"Rule R31-DST-1",hrefs:["r31-usage.html"],captions:["R31 Usage"],subkw:[]},
{kw:"Rule WB-R31-5",hrefs:["r31-usage.html"],captions:["R31 Usage"],subkw:[]},
{kw:"RuntimeLogging",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"SafeMemory",hrefs:["chapter-1_4---architectural-in.html"],captions:["1.4 Major Architectural Layers"],subkw:[]},
{kw:"SafeMemoryIntegration",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"Saved PC",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"Saved Processor Status",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"SAVED_PC",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"SAVED_PS",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"saveExceptionAddress",hrefs:["exceptionstateupdate_inl.html"],captions:["ExceptionStateUpdate_inl"],subkw:[]},
{kw:"saveFaultVirtualAddress",hrefs:["exceptionstateupdate_inl.html"],captions:["ExceptionStateUpdate_inl"],subkw:[]},
{kw:"saveProcessorState",hrefs:["exceptionstateupdate_inl.html"],captions:["ExceptionStateUpdate_inl"],subkw:[]},
{kw:"Scalability",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"Scalar",hrefs:["alpha_sse_fp_inl.html"],captions:["alpha_SSE_fp_inl"],subkw:[]},
{kw:"ScalarFallback",hrefs:["alpha_int_byteops_inl.html","alpha_sse_int_inl.html"],captions:["alpha_int_byteops_inl","alpha_SSE_int_inl"],subkw:[]},
{kw:"SCBB",hrefs:["hwpcb-.html","ipr-hive.html"],captions:["Hardware Privileged Context Block (HWPCB)","IPR Hive"],subkw:[]},
{kw:"scheduler",hrefs:["ps_helpers_inl.html","qtrandomcompat.html"],captions:["PS_helpers_inl","QtRandomCompat"],subkw:[]},
{kw:"SchedulerSupport",hrefs:["currentcputls.html"],captions:["CurrentCpuTls"],subkw:[]},
{kw:"SCSI",hrefs:["chapter-1_4---architectural-in.html"],captions:["1.4 Major Architectural Layers"],subkw:[]},
{kw:"SDE",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"SecurityBoundary",hrefs:["permissions_helper_inl.html"],captions:["permissions_helper_inl"],subkw:[]},
{kw:"seedEmulatrRandom",hrefs:["arithextender_helpers.html","qtrandomcompat.html"],captions:["arithExtender_helpers","QtRandomCompat"],subkw:[]},
{kw:"selectVictim",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"Separation of concerns",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"serialization",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"SerialLine",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"Set Prediction and Access Memory",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"setPC",hrefs:["corelib.html"],captions:["CoreLib"],subkw:[]},
{kw:"sext32",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"SFloat",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"shard",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"shard dimensioning",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"shard index",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"sharded cache benefits",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"sharded cache requirements",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"sharding",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"Sharding & Lock-Free Design",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"sharding concurrency",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"sharding consistency",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"sharding implementation",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"sharding isolation",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"sharding locality",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"sharding mechanism",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"sharding parallelism",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"sharding scalability",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"shards",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"shareable interrupt, Device Interrupt Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Shift",hrefs:["alpha_alu_inl.html","alpha_int_byteops_inl.html","alpha_int_helpers_inl.html"],captions:["alpha_alu_inl","alpha_int_byteops_inl","alpha_int_helpers_inl"],subkw:[]},
{kw:"ShiftLeft",hrefs:["alpha_alu_inl.html","alpha_int_helpers_inl.html"],captions:["alpha_alu_inl","alpha_int_helpers_inl"],subkw:[]},
{kw:"ShiftRight",hrefs:["alpha_alu_inl.html","alpha_int_helpers_inl.html"],captions:["alpha_alu_inl","alpha_int_helpers_inl"],subkw:[]},
{kw:"signBit",hrefs:["alpha_alu_inl.html","arithextender_helpers.html"],captions:["alpha_alu_inl","arithExtender_helpers"],subkw:[]},
{kw:"signBitL",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"signBitQ",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"Signed",hrefs:["alpha_int_helpers_inl.html"],captions:["alpha_int_helpers_inl"],subkw:[]},
{kw:"SignedArithmetic",hrefs:["alpha_sse_int_inl.html"],captions:["alpha_SSE_int_inl"],subkw:[]},
{kw:"signExtend",hrefs:["arithextender_helpers.html"],captions:["arithExtender_helpers"],subkw:[]},
{kw:"signExtend16",hrefs:["arithextender_helpers.html","corelib.html"],captions:["arithExtender_helpers","CoreLib"],subkw:[]},
{kw:"signExtend21",hrefs:["arithextender_helpers.html"],captions:["arithExtender_helpers"],subkw:[]},
{kw:"signExtend32",hrefs:["arithextender_helpers.html","corelib.html"],captions:["arithExtender_helpers","CoreLib"],subkw:[]},
{kw:"signExtend8",hrefs:["arithextender_helpers.html","corelib.html"],captions:["arithExtender_helpers","CoreLib"],subkw:[]},
{kw:"SignExtension",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"SIMD",hrefs:["1_5-non-goalschapter1.html","alpha_int_byteops_inl.html","alpha_sse_fp_inl.html","alpha_sse_int_inl.html"],captions:["1.5 Non-Goals","alpha_int_byteops_inl","alpha_SSE_fp_inl","alpha_SSE_int_inl"],subkw:[]},
{kw:"SingleIssue",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"SIRR",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"SizeClassId (enum)",hrefs:["alpha.html"],captions:["Alpha"],subkw:[]},
{kw:"sll",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"SMP",hrefs:["chapter-1_3---major-architectu.html","chapter-1_4---architectural-in.html","chapter9-smparchitecture.html","currentcputls.html","global_hwpcbbank_interface.html","ipr-hive.html","iprstorage_ibox.html"],captions:["1.3 Target Architecture","1.4 Major Architectural Layers","Chapter 9 - SMP Architecture","CurrentCpuTls","Global_HWPCBBank_Interface","IPR Hive","IprStorage_IBox"],subkw:[]},
{kw:"SMP & Per-CPU Design",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"SMP first-class design",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"SMP guarantees",hrefs:["chapter-1_.html","purpose-and-audiencechapter1.html"],captions:["Chapter 1 - System Overview","1.1 Purpose and Audience"],subkw:[]},
{kw:"SMP interrupt delivery, Architecture",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"SMP Interrupt Handling",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"SMP sharding",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"SMP-aware subsystems",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"SMP-capable",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"SMP-capable design",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"SMPInterrupts",hrefs:["oniplchanged_inl.html"],captions:["onIPLChanged_inl"],subkw:[]},
{kw:"SMPManager",hrefs:["chapter-1_4---architectural-in.html","shard-scaffolding-ownership.html"],captions:["1.4 Major Architectural Layers","Shard Scaffolding Ownership"],subkw:[]},
{kw:"SMPReservation",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"SnapshotSlot",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"Software Interrupt",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"software interrupt IPL, Software Interrupts",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"software interrupt request, Software Interrupts",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"software interrupt routing, Software Interrupts",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"software interrupt vector, Software Interrupts",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"Software Interrupts",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"SOFTWARE_IRQ",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"SoftwareCompletion",hrefs:["exc_sum_helpers.html"],captions:["EXC_SUM_helpers"],subkw:[]},
{kw:"SP",hrefs:["ipr_getactivesp_inl.html"],captions:["Ipr_getActiveSP_inl"],subkw:[]},
{kw:"Space Management Pages, PTE",hrefs:["pagetable(pte)subsystem.html"],captions:["SPAM - (Set Prediction and Access Memory) Subsystem"],subkw:[]},
{kw:"SPAlign",hrefs:["ps_helpers_inl.html"],captions:["PS_helpers_inl"],subkw:[]},
{kw:"SPAM",hrefs:["chapter-1_4---architectural-in.html","axp_attributes_core.html","currentcputls.html","pagetable(pte)subsystem.html"],captions:["1.4 Major Architectural Layers","Axp_Attributes_core","CurrentCpuTls","SPAM - (Set Prediction and Access Memory) Subsystem"],subkw:[]},
{kw:"SPAM manager shards",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"SPAM sharding",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"SPAMBucket",hrefs:["shard-scaffolding-ownership.html","spam---policies.html","trait-examples.html"],captions:["Shard Scaffolding Ownership","Cache Replacement and Invalidation Policies","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"SPAMShardIPRManager",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"SPAMShardManager",hrefs:["pagetable(pte)subsystem.html","shard-scaffolding-ownership.html","spam---policies.html","trait---ctor-usage-examples.html","trait-examples.html"],captions:["SPAM - (Set Prediction and Access Memory) Subsystem","Shard Scaffolding Ownership","Cache Replacement and Invalidation Policies","Trait - CTOR Usage Examples","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"SPAMShardManager AlphaCPU",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"SPAMShardManager best practice",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager code sample",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager concrete type",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"SPAMShardManager configuration",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager constructor",hrefs:["shard-scaffolding-ownership.html","trait---ctor-usage-examples.html"],captions:["Shard Scaffolding Ownership","Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager constructor injection",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager cpuCount",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"SPAMShardManager CPUStateIPRInterface",hrefs:["shard-scaffolding-ownership.html","trait---ctor-usage-examples.html"],captions:["Shard Scaffolding Ownership","Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager CTOR",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager dependent class",hrefs:["shard-scaffolding-ownership.html","trait---ctor-usage-examples.html"],captions:["Shard Scaffolding Ownership","Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager direct pass",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager DTB",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager dynamic allocation",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager example",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager fast lookup",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager global instance",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"SPAMShardManager global manager",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"SPAMShardManager idiom",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager index",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager initialization",hrefs:["shard-scaffolding-ownership.html","trait---ctor-usage-examples.html"],captions:["Shard Scaffolding Ownership","Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager instantiation",hrefs:["shard-scaffolding-ownership.html","trait---ctor-usage-examples.html"],captions:["Shard Scaffolding Ownership","Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager interface",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager invalidation policy",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager ITB",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager lifetime",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager manager vector",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager member variable",hrefs:["shard-scaffolding-ownership.html","trait---ctor-usage-examples.html"],captions:["Shard Scaffolding Ownership","Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager ownership",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"SPAMShardManager per-CPU",hrefs:["shard-scaffolding-ownership.html","trait---ctor-usage-examples.html"],captions:["Shard Scaffolding Ownership","Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager per-realm",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"SPAMShardManager per-size-class",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"SPAMShardManager per-system",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager pointer",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"SPAMShardManager pointer passing",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager reference",hrefs:["shard-scaffolding-ownership.html","trait---ctor-usage-examples.html"],captions:["Shard Scaffolding Ownership","Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager reference passing",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager retrieval",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager sharding",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"SPAMShardManager shared_ptr",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager SMP",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"SPAMShardManager SMP support",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager SMPManager",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"SPAMShardManager storage",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager system manager",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"SPAMShardManager system-level storage",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager template alias",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager template parameters",hrefs:["shard-scaffolding-ownership.html","trait---ctor-usage-examples.html"],captions:["Shard Scaffolding Ownership","Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager TLB manager",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager traits",hrefs:["shard-scaffolding-ownership.html","trait---ctor-usage-examples.html"],captions:["Shard Scaffolding Ownership","Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager traits specialization",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager type alias",hrefs:["shard-scaffolding-ownership.html","trait---ctor-usage-examples.html"],captions:["Shard Scaffolding Ownership","Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager unique_ptr",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager usage",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager victim policy",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPAMShardManager wiring",hrefs:["shard-scaffolding-ownership.html","trait---ctor-usage-examples.html"],captions:["Shard Scaffolding Ownership","Trait - CTOR Usage Examples"],subkw:[]},
{kw:"SPE",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"Specification vs implementation",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"Speculation",hrefs:["1_5-non-goalschapter1.html","ipr_ic_flush_inl.html"],captions:["1.5 Non-Goals","IPR_IC_FLUSH_inl"],subkw:[]},
{kw:"Speculation restraint",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"SpeculativeExecution",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"spurious interrupt detection, Debugging and Diagnostics",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"SquareRoot",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"sra",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"srl",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"SRM",hrefs:["chapter-1_3---major-architectu.html","define_helpers.html"],captions:["1.3 Target Architecture","define_helpers"],subkw:[]},
{kw:"SRM console firmware",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"SRM firmware",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"SRRIPPolicy",hrefs:["shard-scaffolding-ownership.html","spam---policies.html","trait---ctor-usage-examples.html","trait-examples.html"],captions:["Shard Scaffolding Ownership","Cache Replacement and Invalidation Policies","Trait - CTOR Usage Examples","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"SSE",hrefs:["alpha_int_byteops_inl.html","alpha_sse_fp_inl.html"],captions:["alpha_int_byteops_inl","alpha_SSE_fp_inl"],subkw:[]},
{kw:"SSE2",hrefs:["alpha_sse_fp_inl.html","alpha_sse_int_inl.html"],captions:["alpha_SSE_fp_inl","alpha_SSE_int_inl"],subkw:[]},
{kw:"SSE3",hrefs:["alpha_sse_fp_inl.html"],captions:["alpha_SSE_fp_inl"],subkw:[]},
{kw:"SSP",hrefs:["hwpcb-.html","ipr_getactivesp_inl.html"],captions:["Hardware Privileged Context Block (HWPCB)","Ipr_getActiveSP_inl"],subkw:[]},
{kw:"SSSE3",hrefs:["alpha_int_byteops_inl.html"],captions:["alpha_int_byteops_inl"],subkw:[]},
{kw:"StackAlignment",hrefs:["ps_helpers_inl.html"],captions:["PS_helpers_inl"],subkw:[]},
{kw:"StackLimits",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"StackPointer",hrefs:["ipr_getactivesp_inl.html"],captions:["Ipr_getActiveSP_inl"],subkw:[]},
{kw:"stack-pointer",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"stageDTB0PTE",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"stageDTB1PTE",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"stageDTBCommon",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"stageITBPTE",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"stateless policy",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"StatePreservation",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"StateRestore",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"StateTransitions",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"Static Re-Reference Interval Prediction",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"Status",hrefs:["alpha_int_helpers_inl.html"],captions:["alpha_int_helpers_inl"],subkw:[]},
{kw:"StatusRegister",hrefs:["exc_sum_helpers.html"],captions:["EXC_SUM_helpers"],subkw:[]},
{kw:"StdStringLogging",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"Storage",hrefs:["chapter-1_4---architectural-in.html"],captions:["1.4 Major Architectural Layers"],subkw:[]},
{kw:"StoreConditional",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"Strict priority ordering",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"STx_C",hrefs:["reservationmanager.html"],captions:["ReservationManager"],subkw:[]},
{kw:"Sub64",hrefs:["alpha_sse_int_inl.html"],captions:["alpha_SSE_int_inl"],subkw:[]},
{kw:"subBorrow",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"SUBL",hrefs:["alpha_sse_int_inl.html"],captions:["alpha_SSE_int_inl"],subkw:[]},
{kw:"SUBL-V",hrefs:["alpha_sse_int_inl.html"],captions:["alpha_SSE_int_inl"],subkw:[]},
{kw:"subOverflow",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"subQ",hrefs:["corelib.html"],captions:["CoreLib"],subkw:[]},
{kw:"Subsystem responsibilities",hrefs:["chapter-1_.html","purpose-and-audiencechapter1.html"],captions:["Chapter 1 - System Overview","1.1 Purpose and Audience"],subkw:[]},
{kw:"Subtraction",hrefs:["alpha_alu_inl.html","alpha_fp_helpers_inl.html","alpha_int_helpers_inl.html"],captions:["alpha_alu_inl","alpha_fp_helpers_inl","alpha_int_helpers_inl"],subkw:[]},
{kw:"superpage",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"Supervisor Stack Pointer",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"SupervisorMode",hrefs:["ipr_getactivesp_inl.html","ps_helpers_inl.html"],captions:["Ipr_getActiveSP_inl","PS_helpers_inl"],subkw:[]},
{kw:"syncMemoryBarrier",hrefs:["corelib.html"],captions:["CoreLib"],subkw:[]},
{kw:"SyntheticStack",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"Syscalls",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"system architecture",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"System contracts",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"System Control Block Base",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"System execution",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"System Interrupt",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"System shape",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"SystemBusError",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"SystemDataError",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"SystemManager",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"SystemParityError",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"system-wide sharding",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"system-wide TLB manager",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"TBIA",hrefs:["reservationmanager.html","trait-examples.html"],captions:["ReservationManager","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"TBIAP",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"TBIS",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"TBMissBuffer",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"Technology",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"Telemetry",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"template instantiation",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"template policy",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"TemplatePolicyBase",hrefs:["pagetable(pte)subsystem.html","trait-examples.html"],captions:["SPAM - (Set Prediction and Access Memory) Subsystem","Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"TemplatePolicyBase.h",hrefs:["pagetable(pte)subsystem.html","spam---policies.html"],captions:["SPAM - (Set Prediction and Access Memory) Subsystem","Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"temporal locality",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"TerminalControl",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"testing",hrefs:["qtrandomcompat.html"],captions:["QtRandomCompat"],subkw:[]},
{kw:"TFloat",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"thread safety",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"thread sharding",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"ThreadContext",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"ThreadLocalStorage",hrefs:["currentcputls.html"],captions:["CurrentCpuTls"],subkw:[]},
{kw:"Thread-safe Interrupt",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"TLB",hrefs:["chapter-1_4---architectural-in.html","axp_attributes_core.html","ipr-hive.html","pagetable(pte)subsystem.html","permissions_helper_inl.html","pte_core.html"],captions:["1.4 Major Architectural Layers","Axp_Attributes_core","IPR Hive","SPAM - (Set Prediction and Access Memory) Subsystem","permissions_helper_inl","pte_core"],subkw:[]},
{kw:"TLB & Coherency",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"TLB (Translation Lookaside Buffer)",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"TLB cache",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"TLB interface wiring",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"TLB isolation",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"TLB manager instantiation",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"TLB manager pattern",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"TLB parallelism",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"TLB sharding",hrefs:["sharding-mechanism---pte---spa.html"],captions:["Sharding Mechanism - PTE - SPAMShardManager"],subkw:[]},
{kw:"TLB shootdown IPI, IPI Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"TLB shootdown, IPI Integration",hrefs:["irqcontroller-controllers.html"],captions:["IRQController"],subkw:[]},
{kw:"tlb-eviction",hrefs:["qtrandomcompat.html"],captions:["QtRandomCompat"],subkw:[]},
{kw:"TLB-fill",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"TLBFlush",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"TLBIndexing",hrefs:["permissions_helper_inl.html"],captions:["permissions_helper_inl"],subkw:[]},
{kw:"tlbInsert",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"TLBInvalidate",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"TLB-invalidate",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"tlbLookup",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"TLB-shootdown",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"tlbTBIS",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"TLS",hrefs:["currentcputls.html"],captions:["CurrentCpuTls"],subkw:[]},
{kw:"toDtbPteRead",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"toItbPteRead",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"Top-level architecture",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"Trace",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"TraceCore",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"Tracing",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"Traits",hrefs:["pagetable(pte)subsystem.html"],captions:["SPAM - (Set Prediction and Access Memory) Subsystem"],subkw:[]},
{kw:"Traits template",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"Traits type alias",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"Traits-based manager",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"Translation",hrefs:["chapter-1_4---architectural-in.html"],captions:["1.4 Major Architectural Layers"],subkw:[]},
{kw:"Translation Buffer",hrefs:["pagetable(pte)subsystem.html"],captions:["SPAM - (Set Prediction and Access Memory) Subsystem"],subkw:[]},
{kw:"TranslationBuffer",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"Trap",hrefs:["alpha_operate_opcode_helper.html"],captions:["alpha_operate_opcode_helper"],subkw:[]},
{kw:"TRAPB barrier",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"TrapBarrier",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"TrapContext",hrefs:["global_hwpcbbank_interface.html"],captions:["Global_HWPCBBank_Interface"],subkw:[]},
{kw:"TrapDelivery",hrefs:["exc_sum_helpers.html"],captions:["EXC_SUM_helpers"],subkw:[]},
{kw:"TrapEntry",hrefs:["ps_helpers_inl.html","reservationmanager.html"],captions:["PS_helpers_inl","ReservationManager"],subkw:[]},
{kw:"TrapHandling",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"TrapMask",hrefs:["exc_sum_helpers.html"],captions:["EXC_SUM_helpers"],subkw:[]},
{kw:"Trapping",hrefs:["alpha_int_helpers_inl.html","alpha_operate_opcode_helper.html"],captions:["alpha_int_helpers_inl","alpha_operate_opcode_helper"],subkw:[]},
{kw:"TrappingVariantSupport",hrefs:["alpha_sse_int_inl.html"],captions:["alpha_SSE_int_inl"],subkw:[]},
{kw:"TrapRecording",hrefs:["exc_sum_helpers.html"],captions:["EXC_SUM_helpers"],subkw:[]},
{kw:"Traps",hrefs:["currentcputls.html"],captions:["CurrentCpuTls"],subkw:[]},
{kw:"TrapSummary",hrefs:["exc_sum_helpers.html"],captions:["EXC_SUM_helpers"],subkw:[]},
{kw:"Tru64",hrefs:["chapter-1_3---major-architectu.html","define_helpers.html"],captions:["1.3 Target Architecture","define_helpers"],subkw:[]},
{kw:"Tru64 UNIX",hrefs:["chapter-1_.html"],captions:["Chapter 1 - System Overview"],subkw:[]},
{kw:"Tru64 UNIX compatibility",hrefs:["purpose-and-audiencechapter1.html"],captions:["1.1 Purpose and Audience"],subkw:[]},
{kw:"Tsunami",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"twoComplement",hrefs:["alpha_sse_int_inl.html","arithextender_helpers.html"],captions:["alpha_SSE_int_inl","arithExtender_helpers"],subkw:[]},
{kw:"type alias",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"TypeConversion",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"typedef",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"UNALIGNED_",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"Underflow",hrefs:["alpha_fp_helpers_inl.html","alpha_sse_fp_inl.html","exc_sum_helpers.html"],captions:["alpha_fp_helpers_inl","alpha_SSE_fp_inl","EXC_SUM_helpers"],subkw:[]},
{kw:"Unique Value",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"Unlikely",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"Unordered",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"UNQ",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"Unreachable",hrefs:["axp_attributes_core.html"],captions:["Axp_Attributes_core"],subkw:[]},
{kw:"Unsigned",hrefs:["alpha_int_helpers_inl.html"],captions:["alpha_int_helpers_inl"],subkw:[]},
{kw:"updateExceptionIPRs",hrefs:["exceptionstateupdate_inl.html"],captions:["ExceptionStateUpdate_inl"],subkw:[]},
{kw:"updateExceptionSummary",hrefs:["exceptionstateupdate_inl.html"],captions:["ExceptionStateUpdate_inl"],subkw:[]},
{kw:"updateMemoryManagementStatus",hrefs:["exceptionstateupdate_inl.html"],captions:["ExceptionStateUpdate_inl"],subkw:[]},
{kw:"URTI",hrefs:["exceptions.html"],captions:["Exceptions Vector Map"],subkw:[]},
{kw:"Usage Guide",hrefs:["pagetable(pte)subsystem.html"],captions:["SPAM - (Set Prediction and Access Memory) Subsystem"],subkw:[]},
{kw:"User Stack Pointer",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"UserMode",hrefs:["global_hwpcbbank_interface.html","ipr_getactivesp_inl.html","permissions_helper_inl.html","ps_helpers_inl.html"],captions:["Global_HWPCBBank_Interface","Ipr_getActiveSP_inl","permissions_helper_inl","PS_helpers_inl"],subkw:[]},
{kw:"UserReadEnable",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"user-stack",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"UserWriteEnable",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"using",hrefs:["shard-scaffolding-ownership.html"],captions:["Shard Scaffolding Ownership"],subkw:[]},
{kw:"USP",hrefs:["hwpcb-.html","ipr_getactivesp_inl.html"],captions:["Hardware Privileged Context Block (HWPCB)","Ipr_getActiveSP_inl"],subkw:[]},
{kw:"Utf8Logging",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"UTILITY",hrefs:["qtrandomcompat.html"],captions:["QtRandomCompat"],subkw:[]},
{kw:"VA",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"VA (Virtual Address)",hrefs:["trait-examples.html"],captions:["Alpha PTE Traits Usage Guide"],subkw:[]},
{kw:"VA32",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"VA-32",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"VA48",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"VA-48",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"VA-form",hrefs:["ipr-hive.html"],captions:["IPR Hive"],subkw:[]},
{kw:"valid flag",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"Variant",hrefs:["alpha_fp_helpers_inl.html","alpha_int_helpers_inl.html","alpha_operate_opcode_helper.html"],captions:["alpha_fp_helpers_inl","alpha_int_helpers_inl","alpha_operate_opcode_helper"],subkw:[]},
{kw:"VAXCompatibility",hrefs:["alpha_fp_helpers_inl.html"],captions:["alpha_fp_helpers_inl"],subkw:[]},
{kw:"Vectorized",hrefs:["alpha_sse_fp_inl.html"],captions:["alpha_SSE_fp_inl"],subkw:[]},
{kw:"VendorBehavior",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"Verifiability",hrefs:["1_5-non-goalschapter1.html"],captions:["1.5 Non-Goals"],subkw:[]},
{kw:"victim policy selection",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"victim selection policy",hrefs:["spam---policies.html"],captions:["Cache Replacement and Invalidation Policies"],subkw:[]},
{kw:"VictimPolicy",hrefs:["trait---ctor-usage-examples.html"],captions:["Trait - CTOR Usage Examples"],subkw:[]},
{kw:"Virtual Interrupt",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"Virtual Page Table Base",hrefs:["hwpcb-.html"],captions:["Hardware Privileged Context Block (HWPCB)"],subkw:[]},
{kw:"VirtualMemory",hrefs:["permissions_helper_inl.html"],captions:["permissions_helper_inl"],subkw:[]},
{kw:"VirtualPageTableBase",hrefs:["iprstorage_ibox.html"],captions:["IprStorage_IBox"],subkw:[]},
{kw:"VMM",hrefs:["ps_helpers_inl.html"],captions:["PS_helpers_inl"],subkw:[]},
{kw:"VMS Interrupt Model",hrefs:["girqcontroller_qglobalstatics.html"],captions:["globalIRQController)"],subkw:[]},
{kw:"VPTB",hrefs:["hwpcb-.html","ipr-hive.html","iprstorage_ibox.html"],captions:["Hardware Privileged Context Block (HWPCB)","IPR Hive","IprStorage_IBox"],subkw:[]},
{kw:"VT100",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"Warning",hrefs:["tracehelpers.html"],captions:["TraceHelpers"],subkw:[]},
{kw:"Wildfire",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"Windows",hrefs:["chapter-1_3---major-architectu.html"],captions:["1.3 Target Architecture"],subkw:[]},
{kw:"WindowsNT",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"WMB barrier",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"Word",hrefs:["alpha_int_byteops_inl.html"],captions:["alpha_int_byteops_inl"],subkw:[]},
{kw:"Writeback commit point",hrefs:["chapter-1_2---design-goals-and.html"],captions:["1.2 Design Goals and Guiding Principles"],subkw:[]},
{kw:"WriteBarrier",hrefs:["define_helpers.html"],captions:["define_helpers"],subkw:[]},
{kw:"WritePermission",hrefs:["permissions_helper_inl.html"],captions:["permissions_helper_inl"],subkw:[]},
{kw:"WriteSemantics",hrefs:["exc_sum_helpers.html"],captions:["EXC_SUM_helpers"],subkw:[]},
{kw:"XOR",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"ZAP",hrefs:["alpha_int_byteops_inl.html"],captions:["alpha_int_byteops_inl"],subkw:[]},
{kw:"ZAPNOT",hrefs:["alpha_int_byteops_inl.html"],captions:["alpha_int_byteops_inl"],subkw:[]},
{kw:"Zero",hrefs:["alpha_alu_inl.html"],captions:["alpha_alu_inl"],subkw:[]},
{kw:"zeroExtend",hrefs:["alpha_int_byteops_inl.html","arithextender_helpers.html"],captions:["alpha_int_byteops_inl","arithExtender_helpers"],subkw:[]},
{kw:"zeroExtend16",hrefs:["arithextender_helpers.html","corelib.html"],captions:["arithExtender_helpers","CoreLib"],subkw:[]},
{kw:"zeroExtend32",hrefs:["arithextender_helpers.html","corelib.html"],captions:["arithExtender_helpers","CoreLib"],subkw:[]},
{kw:"zeroExtend8",hrefs:["arithextender_helpers.html","corelib.html"],captions:["arithExtender_helpers","CoreLib"],subkw:[]}]}
)
