{"vcs1":{"timestamp_begin":1731697561.149952392, "rt":1.37, "ut":0.32, "st":0.21}}
{"vcselab":{"timestamp_begin":1731697562.599601685, "rt":1.12, "ut":0.30, "st":0.15}}
{"link":{"timestamp_begin":1731697563.796453626, "rt":0.37, "ut":0.17, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731697560.443526717}
{"VCS_COMP_START_TIME": 1731697560.443526717}
{"VCS_COMP_END_TIME": 1731697565.956180978}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333680}}
{"stitch_vcselab": {"peak_mem": 231568}}
