// Seed: 3459387618
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  logic   id_3 = 1 == id_1;
  supply0 id_4 = -1'b0;
  always @(1'b0);
  assign id_3 = 1 == -1;
  assign id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  not primCall (id_1, id_4);
  output wire id_2;
  output wor id_1;
  assign id_1 = -1 == 1'b0;
  module_0 modCall_1 (
      id_4,
      id_3
  );
endmodule
