INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_2clock/FIFO_2clock.sim/sim_1/synth/timing/xsim/testbench_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD78
INFO: [VRFC 10-311] analyzing module IBUF_HD79
INFO: [VRFC 10-311] analyzing module IBUF_HD80
INFO: [VRFC 10-311] analyzing module IBUF_HD81
INFO: [VRFC 10-311] analyzing module IBUF_HD82
INFO: [VRFC 10-311] analyzing module IBUF_HD83
INFO: [VRFC 10-311] analyzing module IBUF_HD84
INFO: [VRFC 10-311] analyzing module IBUF_HD85
INFO: [VRFC 10-311] analyzing module IBUF_HD86
INFO: [VRFC 10-311] analyzing module IBUF_HD87
INFO: [VRFC 10-311] analyzing module IBUF_HD88
INFO: [VRFC 10-311] analyzing module IBUF_HD89
INFO: [VRFC 10-311] analyzing module IBUF_HD90
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_2clock/FIFO_2clock.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
