# Generated by Yosys 0.50 (git sha1 b5170e139, clang++ 18.1.3 -fPIC -O3)
autoidx 5644
attribute \hdlname "ibex_alu"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:1.1-729.10"
module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000
  parameter \RV32B 0
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:70.2-75.10"
  wire width 33 $0\adder_in_b[32:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:60.2-67.5"
  wire $0\adder_op_b_negate[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:678.4-678.50"
  wire width 32 $0\butterfly_result[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:202.2-207.10"
  wire $0\bwlogic_op_b_negate[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:216.2-221.10"
  wire width 32 $0\bwlogic_result[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:684.4-684.46"
  wire width 32 $0\clmul_result[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:95.2-102.10"
  wire $0\cmp_result[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:82.2-86.10"
  wire $0\cmp_signed[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:690.4-690.45"
  wire width 64 $0\imd_val_d_o[63:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:693.4-693.46"
  wire width 2 $0\imd_val_we_o[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:681.4-681.53"
  wire width 32 $0\invbutterfly_result[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:89.2-93.52"
  wire $0\is_greater_equal[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:687.4-687.51"
  wire width 32 $0\multicycle_result[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:665.4-665.45"
  wire width 32 $0\pack_result[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:706.2-726.5"
  wire width 32 $0\result_o[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:672.4-672.44"
  wire width 32 $0\rev_result[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:138.2-142.197"
  wire width 5 $0\shift_amt[4:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:136.2-136.44"
  wire $0\shift_amt[5:5]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:153.2-165.5"
  wire $0\shift_left[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:171.2-189.5"
  wire width 32 $0\shift_operand[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:171.2-189.5"
  wire width 32 $0\shift_result[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:171.2-189.5"
  wire width 33 $0\shift_result_ext[32:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:171.2-189.5"
  wire width 32 $0\shift_result_rev[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:675.4-675.48"
  wire width 32 $0\shuffle_result[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:669.4-669.50"
  wire width 32 $0\singlebit_result[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:171.2-189.5"
  wire width 32 $0\sv2v_autoblock_6.i[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:171.2-189.5"
  wire $0\unused_shift_result_ext[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:70.2-75.10"
  wire width 33 $1\adder_in_b[32:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:60.2-67.5"
  wire $1\adder_op_b_negate[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:202.2-207.10"
  wire $1\bwlogic_op_b_negate[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:216.2-221.10"
  wire width 32 $1\bwlogic_result[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:95.2-102.10"
  wire $1\cmp_result[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:82.2-86.10"
  wire $1\cmp_signed[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:89.2-93.52"
  wire $1\is_greater_equal[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:706.2-726.5"
  wire width 32 $1\result_o[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:138.2-142.197"
  wire width 5 $1\shift_amt[4:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:153.2-165.5"
  wire $1\shift_left[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:171.2-189.5"
  wire width 32 $1\shift_operand[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:153.2-165.5"
  wire $2\shift_left[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:76.30-76.75"
  wire width 34 $add$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:76$5591_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:135.26-135.55"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:135$5604_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180.55-180.86"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5617_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:210.30-210.61"
  wire width 32 $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:210$5624_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:167.23-167.53"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:167$5614_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:213.23-213.52"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:213$5626_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:213.57-213.87"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:213$5627_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:215.24-215.54"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:215$5629_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:215.59-215.90"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:215$5630_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:87.20-87.72"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:87$5593_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:90.7-90.50"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:90$5596_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:91.23-91.47"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:91$5597_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:142.45-142.75"
  wire $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:142$5608_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:142.122-142.152"
  wire $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:142$5610_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:100.126-100.143"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:100$5601_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:124.20-124.42"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:124$5603_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:98.34-98.43"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:98$5600_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180.41-180.87"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5618_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:209.29-209.60"
  wire width 32 $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:209$5623_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:213.22-213.88"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:213$5628_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:215.23-215.91"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:215$5631_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:124.22-124.41"
  wire $reduce_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:124$5602_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180.32-180.123"
  wire width 33 signed $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:137.27-137.48"
  wire width 32 $sub$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:137$5606_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:142.45-142.117"
  wire width 5 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:142$5609_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:142.122-142.194"
  wire width 5 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:142$5611_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:142.22-142.195"
  wire width 5 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:142$5612_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:173.21-173.61"
  wire width 32 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:173$5616_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:188.19-188.63"
  wire width 32 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:188$5620_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:208.30-208.85"
  wire width 32 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:208$5622_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:68.23-68.80"
  wire width 33 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:68$5588_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:211.30-211.61"
  wire width 32 $xor$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:211$5625_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:69.25-69.58"
  wire width 33 $xor$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:69$5589_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:90.8-90.41"
  wire $xor$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:90$5595_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:93.23-93.51"
  wire $xor$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:93$5598_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:44.14-44.24"
  wire width 33 \adder_in_a
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:45.13-45.23"
  wire width 33 \adder_in_b
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:43.6-43.23"
  wire \adder_op_b_negate
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:46.14-46.26"
  wire width 32 \adder_result
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:31.21-31.39"
  wire width 34 output 12 \adder_result_ext_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:30.21-30.35"
  wire width 32 output 11 \adder_result_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:117.13-117.20"
  wire width 5 \bfp_len
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:119.14-119.22"
  wire width 32 \bfp_mask
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:120.14-120.26"
  wire width 32 \bfp_mask_rev
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:118.13-118.20"
  wire width 5 \bfp_off
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:116.7-116.13"
  wire \bfp_op
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:121.14-121.24"
  wire width 32 \bfp_result
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:222.13-222.26"
  wire width 6 \bitcnt_result
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:229.13-229.29"
  wire width 32 \butterfly_result
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:191.7-191.18"
  wire \bwlogic_and
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:194.14-194.32"
  wire width 32 \bwlogic_and_result
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:197.6-197.25"
  wire \bwlogic_op_b_negate
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:192.14-192.31"
  wire width 32 \bwlogic_operand_b
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:190.7-190.17"
  wire \bwlogic_or
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:193.14-193.31"
  wire width 32 \bwlogic_or_result
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:196.13-196.27"
  wire width 32 \bwlogic_result
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:195.14-195.32"
  wire width 32 \bwlogic_xor_result
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:231.13-231.25"
  wire width 32 \clmul_result
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:94.6-94.16"
  wire \cmp_result
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:81.6-81.16"
  wire \cmp_signed
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:33.14-33.33"
  wire output 14 \comparison_result_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:685.16-685.30"
  wire width 32 offset 1 \g_no_alu_rvb.sv2v_tmp_172E8
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:682.16-682.30"
  wire width 32 offset 1 \g_no_alu_rvb.sv2v_tmp_3A741
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:663.16-663.30"
  wire width 32 offset 1 \g_no_alu_rvb.sv2v_tmp_68181
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:673.16-673.30"
  wire width 32 offset 1 \g_no_alu_rvb.sv2v_tmp_8C42B
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:679.16-679.30"
  wire width 32 offset 1 \g_no_alu_rvb.sv2v_tmp_AFC2C
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:676.16-676.30"
  wire width 32 offset 1 \g_no_alu_rvb.sv2v_tmp_B0AD4
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:691.15-691.29"
  wire width 2 offset 1 \g_no_alu_rvb.sv2v_tmp_B65CC
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:670.16-670.30"
  wire width 32 offset 1 \g_no_alu_rvb.sv2v_tmp_BAAB3
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:688.16-688.30"
  wire width 64 offset 1 \g_no_alu_rvb.sv2v_tmp_CAB3F
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:667.16-667.30"
  wire width 32 offset 1 \g_no_alu_rvb.sv2v_tmp_D756E
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:657.16-657.39"
  wire width 32 \g_no_alu_rvb.unused_butterfly_result
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:655.16-655.32"
  wire width 64 \g_no_alu_rvb.unused_imd_val_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:659.16-659.42"
  wire width 32 \g_no_alu_rvb.unused_invbutterfly_result
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:28.20-28.31"
  wire width 64 output 9 \imd_val_d_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:27.20-27.31"
  wire width 64 input 8 \imd_val_q_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:29.19-29.31"
  wire width 2 output 10 \imd_val_we_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:23.13-23.32"
  wire input 4 \instr_first_cycle_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:230.13-230.32"
  wire width 32 \invbutterfly_result
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:79.7-79.15"
  wire \is_equal
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:34.14-34.31"
  wire output 15 \is_equal_result_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:80.6-80.22"
  wire \is_greater_equal
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:223.14-223.27"
  wire width 32 \minmax_result
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:24.20-24.39"
  wire width 33 input 5 \multdiv_operand_a_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:25.20-25.39"
  wire width 33 input 6 \multdiv_operand_b_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:26.13-26.26"
  wire input 7 \multdiv_sel_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:232.13-232.30"
  wire width 32 \multicycle_result
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:21.20-21.31"
  wire width 32 input 2 \operand_a_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:35.14-35.27"
  wire width 32 \operand_a_rev
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:22.20-22.31"
  wire width 32 input 3 \operand_b_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:36.14-36.27"
  wire width 33 \operand_b_neg
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:20.19-20.29"
  wire width 6 input 1 \operator_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:224.13-224.24"
  wire width 32 \pack_result
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:32.20-32.28"
  wire width 32 output 13 \result_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:227.13-227.23"
  wire width 32 \rev_result
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:225.14-225.25"
  wire width 32 \sext_result
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:109.12-109.21"
  wire width 6 \shift_amt
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:110.13-110.28"
  wire width 6 \shift_amt_compl
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:106.7-106.18"
  wire \shift_arith
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:107.7-107.19"
  wire \shift_funnel
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:104.6-104.16"
  wire \shift_left
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:105.7-105.17"
  wire \shift_ones
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:111.13-111.26"
  wire width 32 \shift_operand
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:114.13-114.25"
  wire width 32 \shift_result
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:112.13-112.29"
  wire width 33 \shift_result_ext
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:115.13-115.29"
  wire width 32 \shift_result_rev
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:108.7-108.19"
  wire \shift_sbmode
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:228.13-228.27"
  wire width 32 \shuffle_result
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:226.13-226.29"
  wire width 32 \singlebit_result
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:184.15-184.16"
  wire width 32 \sv2v_autoblock_6.i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:134.13-134.27"
  wire offset 1 \sv2v_tmp_86907
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:727.7-727.29"
  wire \unused_shift_amt_compl
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:113.6-113.29"
  wire \unused_shift_result_ext
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:76.30-76.75"
  cell $add $add$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:76$5591
    parameter \A_SIGNED 0
    parameter \A_WIDTH 34
    parameter \B_SIGNED 0
    parameter \B_WIDTH 34
    parameter \Y_WIDTH 34
    connect \A { 1'0 \adder_in_a }
    connect \B { 1'0 \adder_in_b }
    connect \Y $add$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:76$5591_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:135.26-135.55"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:135$5604
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \operand_b_i [5]
    connect \B \shift_funnel
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:135$5604_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180.55-180.86"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5617
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shift_arith
    connect \B $1\shift_operand[31:0] [31]
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5617_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:210.30-210.61"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:210$5624
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \operand_a_i
    connect \B \bwlogic_operand_b
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:210$5624_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:167.23-167.53"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:167$5614
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'001000
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:167$5614_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:213.23-213.52"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:213$5626
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'000011
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:213$5626_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:213.57-213.87"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:213$5627
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'000110
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:213$5627_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:215.24-215.54"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:215$5629
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'000100
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:215$5629_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:215.59-215.90"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:215$5630
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'000111
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:215$5630_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:87.20-87.72"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:87$5593
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \adder_result
    connect \B 0
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:87$5593_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:90.7-90.50"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:90$5596
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $xor$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:90$5595_Y
    connect \B 1'0
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:90$5596_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:91.23-91.47"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:91$5597
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \adder_result [31]
    connect \B 1'0
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:91$5597_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:142.45-142.75"
  cell $logic_and $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:142$5608
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \operand_b_i [5]
    connect \B \shift_funnel
    connect \Y $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:142$5608_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:142.122-142.152"
  cell $logic_and $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:142$5610
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \operand_b_i [5]
    connect \B \shift_funnel
    connect \Y $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:142$5610_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:100.126-100.143"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:100$5601
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_greater_equal
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:100$5601_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:124.20-124.42"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:124$5603
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $reduce_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:124$5602_Y
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:124$5603_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:98.34-98.43"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:98$5600
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_equal
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:98$5600_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180.41-180.87"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5618
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shift_ones
    connect \B $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5617_Y
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5618_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:209.29-209.60"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:209$5623
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \operand_a_i
    connect \B \bwlogic_operand_b
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:209$5623_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:213.22-213.88"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:213$5628
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:213$5626_Y
    connect \B $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:213$5627_Y
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:213$5628_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:215.23-215.91"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:215$5631
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:215$5629_Y
    connect \B $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:215$5630_Y
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:215$5631_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:124.22-124.41"
  cell $reduce_or $reduce_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:124$5602
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \operand_b_i [27:24]
    connect \Y $reduce_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:124$5602_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180.32-180.123"
  cell $sshr $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 33
    connect \A { $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5618_Y $1\shift_operand[31:0] }
    connect \B \shift_amt [4:0]
    connect \Y $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:137.27-137.48"
  cell $sub $sub$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:137$5606
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A 32
    connect \B \operand_b_i [4:0]
    connect \Y $sub$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:137$5606_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:142.45-142.117"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:142$5609
    parameter \WIDTH 5
    connect \A \operand_b_i [4:0]
    connect \B \shift_amt_compl [4:0]
    connect \S $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:142$5608_Y
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:142$5609_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:142.122-142.194"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:142$5611
    parameter \WIDTH 5
    connect \A \shift_amt_compl [4:0]
    connect \B \operand_b_i [4:0]
    connect \S $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:142$5610_Y
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:142$5611_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:142.22-142.195"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:142$5612
    parameter \WIDTH 5
    connect \A $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:142$5611_Y
    connect \B $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:142$5609_Y
    connect \S \instr_first_cycle_i
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:142$5612_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:173.21-173.61"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:173$5616
    parameter \WIDTH 32
    connect \A \operand_a_i
    connect \B \operand_a_rev
    connect \S \shift_left
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:173$5616_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:188.19-188.63"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:188$5620
    parameter \WIDTH 32
    connect \A $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [31:0]
    connect \B { $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [0] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [1] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [2] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [3] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [4] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [5] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [6] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [7] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [8] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [9] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [10] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [11] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [12] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [13] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [14] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [15] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [16] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [17] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [18] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [19] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [20] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [21] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [22] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [23] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [24] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [25] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [26] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [27] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [28] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [29] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [30] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [31] }
    connect \S \shift_left
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:188$5620_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:208.30-208.85"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:208$5622
    parameter \WIDTH 32
    connect \A \operand_b_i
    connect \B \operand_b_neg [32:1]
    connect \S \bwlogic_op_b_negate
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:208$5622_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:68.23-68.80"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:68$5588
    parameter \WIDTH 33
    connect \A { \operand_a_i 1'1 }
    connect \B \multdiv_operand_a_i
    connect \S \multdiv_sel_i
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:68$5588_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:211.30-211.61"
  cell $xor $xor$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:211$5625
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \operand_a_i
    connect \B \bwlogic_operand_b
    connect \Y $xor$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:211$5625_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:69.25-69.58"
  cell $xor $xor$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:69$5589
    parameter \A_SIGNED 0
    parameter \A_WIDTH 33
    parameter \B_SIGNED 0
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A { \operand_b_i 1'0 }
    connect \B 33'111111111111111111111111111111111
    connect \Y $xor$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:69$5589_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:90.8-90.41"
  cell $xor $xor$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:90$5595
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \operand_a_i [31]
    connect \B \operand_b_i [31]
    connect \Y $xor$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:90$5595_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:93.23-93.51"
  cell $xor $xor$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:93$5598
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \operand_a_i [31]
    connect \B \cmp_signed
    connect \Y $xor$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:93$5598_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:136.2-136.44"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:136$5605
    assign { } { }
    assign $0\shift_amt[5:5] \sv2v_tmp_86907
    sync always
      update \shift_amt [5] $0\shift_amt[5:5]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:138.2-142.197"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:138$5607
    assign { } { }
    assign $0\shift_amt[4:0] $1\shift_amt[4:0]
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:139.3-142.197"
    switch \bfp_op
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:139.7-139.13"
      case 1'1
        assign { } { }
        assign $1\shift_amt[4:0] \bfp_off
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:141.3-141.7"
      case 
        assign { } { }
        assign $1\shift_amt[4:0] $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:142$5612_Y
    end
    sync always
      update \shift_amt [4:0] $0\shift_amt[4:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:153.2-165.5"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:153$5613
    assign { } { }
    assign { } { }
    assign $0\shift_left[0:0] $2\shift_left[0:0]
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:154.3-162.10"
    switch \operator_i
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case 6'001010
        assign { } { }
        assign $1\shift_left[0:0] 1'1
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case 6'001100 , 6'110001
        assign { } { }
        assign $1\shift_left[0:0] 1'0
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case 6'001110
        assign { } { }
        assign $1\shift_left[0:0] 1'0
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case 6'001101
        assign { } { }
        assign $1\shift_left[0:0] 1'0
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case 6'101001
        assign { } { }
        assign $1\shift_left[0:0] 1'0
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case 6'101010
        assign { } { }
        assign $1\shift_left[0:0] 1'0
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case 
        assign { } { }
        assign $1\shift_left[0:0] 1'0
    end
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:163.3-164.22"
    switch \shift_sbmode
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:163.7-163.19"
      case 1'1
        assign { } { }
        assign $2\shift_left[0:0] 1'1
      case 
        assign $2\shift_left[0:0] $1\shift_left[0:0]
    end
    sync always
      update \shift_left $0\shift_left[0:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:171.2-189.5"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:171$5615
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\shift_operand[31:0] $1\shift_operand[31:0]
    assign $0\shift_result_ext[32:0] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y
    assign { } { }
    assign $0\unused_shift_result_ext[0:0] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [32]
    assign $0\shift_result_rev[31:0] [0] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [31]
    assign $0\shift_result_rev[31:0] [1] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [30]
    assign $0\shift_result_rev[31:0] [2] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [29]
    assign $0\shift_result_rev[31:0] [3] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [28]
    assign $0\shift_result_rev[31:0] [4] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [27]
    assign $0\shift_result_rev[31:0] [5] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [26]
    assign $0\shift_result_rev[31:0] [6] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [25]
    assign $0\shift_result_rev[31:0] [7] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [24]
    assign $0\shift_result_rev[31:0] [8] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [23]
    assign $0\shift_result_rev[31:0] [9] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [22]
    assign $0\shift_result_rev[31:0] [10] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [21]
    assign $0\shift_result_rev[31:0] [11] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [20]
    assign $0\shift_result_rev[31:0] [12] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [19]
    assign $0\shift_result_rev[31:0] [13] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [18]
    assign $0\shift_result_rev[31:0] [14] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [17]
    assign $0\shift_result_rev[31:0] [15] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [16]
    assign $0\shift_result_rev[31:0] [16] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [15]
    assign $0\shift_result_rev[31:0] [17] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [14]
    assign $0\shift_result_rev[31:0] [18] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [13]
    assign $0\shift_result_rev[31:0] [19] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [12]
    assign $0\shift_result_rev[31:0] [20] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [11]
    assign $0\shift_result_rev[31:0] [21] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [10]
    assign $0\shift_result_rev[31:0] [22] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [9]
    assign $0\shift_result_rev[31:0] [23] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [8]
    assign $0\shift_result_rev[31:0] [24] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [7]
    assign $0\shift_result_rev[31:0] [25] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [6]
    assign $0\shift_result_rev[31:0] [26] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [5]
    assign $0\shift_result_rev[31:0] [27] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [4]
    assign $0\shift_result_rev[31:0] [28] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [3]
    assign $0\shift_result_rev[31:0] [29] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [2]
    assign $0\shift_result_rev[31:0] [30] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [1]
    assign $0\shift_result_rev[31:0] [31] $sshr$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:180$5619_Y [0]
    assign $0\sv2v_autoblock_6.i[31:0] 32
    assign $0\shift_result[31:0] $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:188$5620_Y
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:172.3-179.11"
    switch 1'1
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:172.7-172.34"
      case 1'1
        assign { } { }
        assign $1\shift_operand[31:0] $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:173$5616_Y
      case 
        assign $1\shift_operand[31:0] \shift_operand
    end
    sync always
      update \shift_operand $0\shift_operand[31:0]
      update \shift_result_ext $0\shift_result_ext[32:0]
      update \unused_shift_result_ext $0\unused_shift_result_ext[0:0]
      update \shift_result $0\shift_result[31:0]
      update \shift_result_rev $0\shift_result_rev[31:0]
      update \sv2v_autoblock_6.i $0\sv2v_autoblock_6.i[31:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:202.2-207.10"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:202$5621
    assign { } { }
    assign $0\bwlogic_op_b_negate[0:0] $1\bwlogic_op_b_negate[0:0]
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:203.3-207.10"
    switch \operator_i
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case 6'000101 , 6'000110 , 6'000111
        assign { } { }
        assign $1\bwlogic_op_b_negate[0:0] 1'0
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case 6'101000
        assign { } { }
        assign $1\bwlogic_op_b_negate[0:0] 1'0
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case 
        assign { } { }
        assign $1\bwlogic_op_b_negate[0:0] 1'0
    end
    sync always
      update \bwlogic_op_b_negate $0\bwlogic_op_b_negate[0:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:216.2-221.10"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:216$5632
    assign { } { }
    assign $0\bwlogic_result[31:0] $1\bwlogic_result[31:0]
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:217.3-221.10"
    switch 1'1
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case \bwlogic_or
        assign { } { }
        assign $1\bwlogic_result[31:0] \bwlogic_or_result
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case \bwlogic_and
        assign { } { }
        assign $1\bwlogic_result[31:0] \bwlogic_and_result
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case 
        assign { } { }
        assign $1\bwlogic_result[31:0] \bwlogic_xor_result
    end
    sync always
      update \bwlogic_result $0\bwlogic_result[31:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:60.2-67.5"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:60$5587
    assign { } { }
    assign { } { }
    assign $0\adder_op_b_negate[0:0] $1\adder_op_b_negate[0:0]
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:62.3-66.10"
    switch \operator_i
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case 6'000001 , 6'010111 , 6'011000 , 6'010101 , 6'010110 , 6'010011 , 6'010100 , 6'100101 , 6'100110 , 6'011001 , 6'011010 , 6'011011 , 6'011100
        assign { } { }
        assign $1\adder_op_b_negate[0:0] 1'1
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case 
        assign $1\adder_op_b_negate[0:0] 1'0
    end
    sync always
      update \adder_op_b_negate $0\adder_op_b_negate[0:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:665.4-665.45"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:665$5634
    assign { } { }
    assign $0\pack_result[31:0] \g_no_alu_rvb.sv2v_tmp_68181
    sync always
      update \pack_result $0\pack_result[31:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:669.4-669.50"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:669$5635
    assign { } { }
    assign $0\singlebit_result[31:0] \g_no_alu_rvb.sv2v_tmp_D756E
    sync always
      update \singlebit_result $0\singlebit_result[31:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:672.4-672.44"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:672$5636
    assign { } { }
    assign $0\rev_result[31:0] \g_no_alu_rvb.sv2v_tmp_BAAB3
    sync always
      update \rev_result $0\rev_result[31:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:675.4-675.48"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:675$5637
    assign { } { }
    assign $0\shuffle_result[31:0] \g_no_alu_rvb.sv2v_tmp_8C42B
    sync always
      update \shuffle_result $0\shuffle_result[31:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:678.4-678.50"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:678$5638
    assign { } { }
    assign $0\butterfly_result[31:0] \g_no_alu_rvb.sv2v_tmp_B0AD4
    sync always
      update \butterfly_result $0\butterfly_result[31:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:681.4-681.53"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:681$5639
    assign { } { }
    assign $0\invbutterfly_result[31:0] \g_no_alu_rvb.sv2v_tmp_AFC2C
    sync always
      update \invbutterfly_result $0\invbutterfly_result[31:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:684.4-684.46"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:684$5640
    assign { } { }
    assign $0\clmul_result[31:0] \g_no_alu_rvb.sv2v_tmp_3A741
    sync always
      update \clmul_result $0\clmul_result[31:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:687.4-687.51"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:687$5641
    assign { } { }
    assign $0\multicycle_result[31:0] \g_no_alu_rvb.sv2v_tmp_172E8
    sync always
      update \multicycle_result $0\multicycle_result[31:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:690.4-690.45"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:690$5642
    assign { } { }
    assign $0\imd_val_d_o[63:0] \g_no_alu_rvb.sv2v_tmp_CAB3F
    sync always
      update \imd_val_d_o $0\imd_val_d_o[63:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:693.4-693.46"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:693$5643
    assign { } { }
    assign $0\imd_val_we_o[1:0] \g_no_alu_rvb.sv2v_tmp_B65CC
    sync always
      update \imd_val_we_o $0\imd_val_we_o[1:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:70.2-75.10"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:70$5590
    assign { } { }
    assign $0\adder_in_b[32:0] $1\adder_in_b[32:0]
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:71.3-75.10"
    switch 1'1
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case \multdiv_sel_i
        assign { } { }
        assign $1\adder_in_b[32:0] \multdiv_operand_b_i
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case \adder_op_b_negate
        assign { } { }
        assign $1\adder_in_b[32:0] \operand_b_neg
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case 
        assign { } { }
        assign $1\adder_in_b[32:0] { \operand_b_i 1'0 }
    end
    sync always
      update \adder_in_b $0\adder_in_b[32:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:706.2-726.5"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:706$5633
    assign { } { }
    assign { } { }
    assign $0\result_o[31:0] $1\result_o[31:0]
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:708.3-725.10"
    switch \operator_i
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case 6'000010 , 6'000101 , 6'000011 , 6'000110 , 6'000100 , 6'000111
        assign { } { }
        assign $1\result_o[31:0] \bwlogic_result
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case 6'000000 , 6'000001
        assign { } { }
        assign $1\result_o[31:0] \adder_result
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case 6'001010 , 6'001001 , 6'001000 , 6'001100 , 6'001011
        assign { } { }
        assign $1\result_o[31:0] \shift_result
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case 6'010001 , 6'010010
        assign { } { }
        assign $1\result_o[31:0] \shuffle_result
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case 6'010111 , 6'011000 , 6'010101 , 6'010110 , 6'010011 , 6'010100 , 6'100101 , 6'100110
        assign { } { }
        assign $1\result_o[31:0] { 31'0000000000000000000000000000000 \cmp_result }
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case 6'011001 , 6'011011 , 6'011010 , 6'011100
        assign { } { }
        assign $1\result_o[31:0] \minmax_result
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case 6'100010 , 6'100011 , 6'100100
        assign { } { }
        assign $1\result_o[31:0] { 26'00000000000000000000000000 \bitcnt_result }
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case 6'011101 , 6'011111 , 6'011110
        assign { } { }
        assign $1\result_o[31:0] \pack_result
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case 6'100000 , 6'100001
        assign { } { }
        assign $1\result_o[31:0] \sext_result
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case 6'101000 , 6'100111 , 6'101001 , 6'101010 , 6'001110 , 6'001101 , 6'111001 , 6'111010 , 6'110111 , 6'111000 , 6'110101 , 6'110110 , 6'101111 , 6'110000
        assign { } { }
        assign $1\result_o[31:0] \multicycle_result
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case 6'101011 , 6'101100 , 6'101101 , 6'101110
        assign { } { }
        assign $1\result_o[31:0] \singlebit_result
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case 6'001111 , 6'010000
        assign { } { }
        assign $1\result_o[31:0] \rev_result
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case 6'110001
        assign { } { }
        assign $1\result_o[31:0] \bfp_result
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case 6'110010 , 6'110011 , 6'110100
        assign { } { }
        assign $1\result_o[31:0] \clmul_result
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case 
        assign $1\result_o[31:0] 0
    end
    sync always
      update \result_o $0\result_o[31:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:82.2-86.10"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:82$5592
    assign { } { }
    assign $0\cmp_signed[0:0] $1\cmp_signed[0:0]
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:83.3-86.10"
    switch \operator_i
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case 6'010101 , 6'010011 , 6'100101 , 6'011001 , 6'011011
        assign { } { }
        assign $1\cmp_signed[0:0] 1'1
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case 
        assign { } { }
        assign $1\cmp_signed[0:0] 1'0
    end
    sync always
      update \cmp_signed $0\cmp_signed[0:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:89.2-93.52"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:89$5594
    assign { } { }
    assign $0\is_greater_equal[0:0] $1\is_greater_equal[0:0]
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:90.3-93.52"
    switch $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:90$5596_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:90.7-90.50"
      case 1'1
        assign { } { }
        assign $1\is_greater_equal[0:0] $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:91$5597_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:92.3-92.7"
      case 
        assign { } { }
        assign $1\is_greater_equal[0:0] $xor$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:93$5598_Y
    end
    sync always
      update \is_greater_equal $0\is_greater_equal[0:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:95.2-102.10"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:95$5599
    assign { } { }
    assign $0\cmp_result[0:0] $1\cmp_result[0:0]
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:96.3-102.10"
    switch \operator_i
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case 6'010111
        assign { } { }
        assign $1\cmp_result[0:0] \is_equal
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case 6'011000
        assign { } { }
        assign $1\cmp_result[0:0] $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:98$5600_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case 6'010101 , 6'010110 , 6'011011 , 6'011100
        assign { } { }
        assign $1\cmp_result[0:0] \is_greater_equal
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case 6'010011 , 6'010100 , 6'011001 , 6'011010 , 6'100101 , 6'100110
        assign { } { }
        assign $1\cmp_result[0:0] $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:100$5601_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:0.0-0.0"
      case 
        assign { } { }
        assign $1\cmp_result[0:0] \is_equal
    end
    sync always
      update \cmp_result $0\cmp_result[0:0]
  end
  connect \adder_in_a $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:68$5588_Y
  connect \operand_b_neg $xor$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:69$5589_Y
  connect \adder_result_ext_o $add$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:76$5591_Y
  connect \adder_result \adder_result_ext_o [32:1]
  connect \adder_result_o \adder_result
  connect \is_equal $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:87$5593_Y
  connect \is_equal_result_o \is_equal
  connect \comparison_result_o \cmp_result
  connect \bfp_op 1'0
  connect \bfp_len { $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:124$5603_Y \operand_b_i [27:24] }
  connect \bfp_off \operand_b_i [20:16]
  connect \bfp_mask 0
  connect \bfp_result 0
  connect \sv2v_tmp_86907 $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:135$5604_Y
  connect \shift_amt_compl $sub$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:137$5606_Y [5:0]
  connect \shift_sbmode 1'0
  connect \shift_arith $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:167$5614_Y
  connect \shift_ones 1'0
  connect \shift_funnel 1'0
  connect \bwlogic_operand_b $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:208$5622_Y
  connect \bwlogic_or_result $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:209$5623_Y
  connect \bwlogic_and_result $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:210$5624_Y
  connect \bwlogic_xor_result $xor$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:211$5625_Y
  connect \bwlogic_or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:213$5628_Y
  connect \bwlogic_and $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_alu.v:215$5631_Y
  connect \unused_shift_amt_compl \shift_amt_compl [5]
  connect \operand_a_rev [0] \operand_a_i [31]
  connect \operand_a_rev [1] \operand_a_i [30]
  connect \operand_a_rev [2] \operand_a_i [29]
  connect \operand_a_rev [3] \operand_a_i [28]
  connect \operand_a_rev [4] \operand_a_i [27]
  connect \operand_a_rev [5] \operand_a_i [26]
  connect \operand_a_rev [6] \operand_a_i [25]
  connect \operand_a_rev [7] \operand_a_i [24]
  connect \operand_a_rev [8] \operand_a_i [23]
  connect \operand_a_rev [9] \operand_a_i [22]
  connect \operand_a_rev [10] \operand_a_i [21]
  connect \operand_a_rev [11] \operand_a_i [20]
  connect \operand_a_rev [12] \operand_a_i [19]
  connect \operand_a_rev [13] \operand_a_i [18]
  connect \operand_a_rev [14] \operand_a_i [17]
  connect \operand_a_rev [15] \operand_a_i [16]
  connect \operand_a_rev [16] \operand_a_i [15]
  connect \operand_a_rev [17] \operand_a_i [14]
  connect \operand_a_rev [18] \operand_a_i [13]
  connect \operand_a_rev [19] \operand_a_i [12]
  connect \operand_a_rev [20] \operand_a_i [11]
  connect \operand_a_rev [21] \operand_a_i [10]
  connect \operand_a_rev [22] \operand_a_i [9]
  connect \operand_a_rev [23] \operand_a_i [8]
  connect \operand_a_rev [24] \operand_a_i [7]
  connect \operand_a_rev [25] \operand_a_i [6]
  connect \operand_a_rev [26] \operand_a_i [5]
  connect \operand_a_rev [27] \operand_a_i [4]
  connect \operand_a_rev [28] \operand_a_i [3]
  connect \operand_a_rev [29] \operand_a_i [2]
  connect \operand_a_rev [30] \operand_a_i [1]
  connect \operand_a_rev [31] \operand_a_i [0]
  connect \bfp_mask_rev [0] \bfp_mask [31]
  connect \bfp_mask_rev [1] \bfp_mask [30]
  connect \bfp_mask_rev [2] \bfp_mask [29]
  connect \bfp_mask_rev [3] \bfp_mask [28]
  connect \bfp_mask_rev [4] \bfp_mask [27]
  connect \bfp_mask_rev [5] \bfp_mask [26]
  connect \bfp_mask_rev [6] \bfp_mask [25]
  connect \bfp_mask_rev [7] \bfp_mask [24]
  connect \bfp_mask_rev [8] \bfp_mask [23]
  connect \bfp_mask_rev [9] \bfp_mask [22]
  connect \bfp_mask_rev [10] \bfp_mask [21]
  connect \bfp_mask_rev [11] \bfp_mask [20]
  connect \bfp_mask_rev [12] \bfp_mask [19]
  connect \bfp_mask_rev [13] \bfp_mask [18]
  connect \bfp_mask_rev [14] \bfp_mask [17]
  connect \bfp_mask_rev [15] \bfp_mask [16]
  connect \bfp_mask_rev [16] \bfp_mask [15]
  connect \bfp_mask_rev [17] \bfp_mask [14]
  connect \bfp_mask_rev [18] \bfp_mask [13]
  connect \bfp_mask_rev [19] \bfp_mask [12]
  connect \bfp_mask_rev [20] \bfp_mask [11]
  connect \bfp_mask_rev [21] \bfp_mask [10]
  connect \bfp_mask_rev [22] \bfp_mask [9]
  connect \bfp_mask_rev [23] \bfp_mask [8]
  connect \bfp_mask_rev [24] \bfp_mask [7]
  connect \bfp_mask_rev [25] \bfp_mask [6]
  connect \bfp_mask_rev [26] \bfp_mask [5]
  connect \bfp_mask_rev [27] \bfp_mask [4]
  connect \bfp_mask_rev [28] \bfp_mask [3]
  connect \bfp_mask_rev [29] \bfp_mask [2]
  connect \bfp_mask_rev [30] \bfp_mask [1]
  connect \bfp_mask_rev [31] \bfp_mask [0]
  connect \g_no_alu_rvb.unused_imd_val_q \imd_val_q_i
  connect \g_no_alu_rvb.unused_butterfly_result \butterfly_result
  connect \g_no_alu_rvb.unused_invbutterfly_result \invbutterfly_result
  connect \bitcnt_result 6'000000
  connect \minmax_result 0
  connect \g_no_alu_rvb.sv2v_tmp_68181 0
  connect \sext_result 0
  connect \g_no_alu_rvb.sv2v_tmp_D756E 0
  connect \g_no_alu_rvb.sv2v_tmp_BAAB3 0
  connect \g_no_alu_rvb.sv2v_tmp_8C42B 0
  connect \g_no_alu_rvb.sv2v_tmp_B0AD4 0
  connect \g_no_alu_rvb.sv2v_tmp_AFC2C 0
  connect \g_no_alu_rvb.sv2v_tmp_3A741 0
  connect \g_no_alu_rvb.sv2v_tmp_172E8 0
  connect \g_no_alu_rvb.sv2v_tmp_CAB3F 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \g_no_alu_rvb.sv2v_tmp_B65CC 2'00
end
attribute \hdlname "ibex_multdiv_fast"
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:1.1-400.10"
module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010
  parameter \RV32M 2
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:229.4-293.7"
  wire width 34 $0\accum[33:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:323.2-398.5"
  wire width 33 $0\alu_operand_a_o[32:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:323.2-398.5"
  wire width 33 $0\alu_operand_b_o[32:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:323.2-398.5"
  wire $0\div_by_zero_d[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:91.2-105.6"
  wire $0\div_by_zero_q[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:323.2-398.5"
  wire width 5 $0\div_counter_d[4:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:91.2-105.6"
  wire width 5 $0\div_counter_q[4:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:323.2-398.5"
  wire $0\div_hold[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:323.2-398.5"
  wire $0\div_valid[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:229.4-293.7"
  wire width 16 $0\gen_mult_fast.mult_op_a[15:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:229.4-293.7"
  wire width 16 $0\gen_mult_fast.mult_op_b[15:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:229.4-293.7"
  wire width 2 $0\gen_mult_fast.mult_state_d[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:294.4-298.35"
  wire width 2 $0\gen_mult_fast.mult_state_q[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:307.2-311.39"
  wire $0\is_greater_equal[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:229.4-293.7"
  wire width 34 $0\mac_res_d[33:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:323.2-398.5"
  wire width 3 $0\md_state_d[2:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:91.2-105.6"
  wire width 3 $0\md_state_q[2:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:229.4-293.7"
  wire $0\mult_hold[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:229.4-293.7"
  wire $0\mult_valid[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:323.2-398.5"
  wire width 32 $0\op_denominator_d[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:323.2-398.5"
  wire width 32 $0\op_numerator_d[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:91.2-105.6"
  wire width 32 $0\op_numerator_q[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:323.2-398.5"
  wire width 32 $0\op_quotient_d[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:91.2-105.6"
  wire width 32 $0\op_quotient_q[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:323.2-398.5"
  wire width 34 $0\op_remainder_d[33:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:229.4-293.7"
  wire $0\sign_a[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:229.4-293.7"
  wire $0\sign_b[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:229.4-293.7"
  wire width 34 $1\accum[33:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:323.2-398.5"
  wire width 33 $1\alu_operand_a_o[32:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:323.2-398.5"
  wire width 33 $1\alu_operand_b_o[32:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:323.2-398.5"
  wire $1\div_by_zero_d[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:323.2-398.5"
  wire width 5 $1\div_counter_d[4:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:323.2-398.5"
  wire $1\div_hold[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:323.2-398.5"
  wire $1\div_valid[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:229.4-293.7"
  wire width 16 $1\gen_mult_fast.mult_op_a[15:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:229.4-293.7"
  wire width 16 $1\gen_mult_fast.mult_op_b[15:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:229.4-293.7"
  wire width 2 $1\gen_mult_fast.mult_state_d[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:307.2-311.39"
  wire $1\is_greater_equal[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:229.4-293.7"
  wire width 34 $1\mac_res_d[33:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:323.2-398.5"
  wire width 3 $1\md_state_d[2:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:229.4-293.7"
  wire $1\mult_hold[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:229.4-293.7"
  wire $1\mult_valid[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:323.2-398.5"
  wire width 32 $1\op_denominator_d[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:323.2-398.5"
  wire width 32 $1\op_numerator_d[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:323.2-398.5"
  wire width 32 $1\op_quotient_d[31:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:323.2-398.5"
  wire width 34 $1\op_remainder_d[33:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:229.4-293.7"
  wire $1\sign_a[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:229.4-293.7"
  wire $1\sign_b[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:229.4-293.7"
  wire width 34 $2\accum[33:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:323.2-398.5"
  wire $2\div_by_zero_d[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:229.4-293.7"
  wire width 2 $2\gen_mult_fast.mult_state_d[1:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:229.4-293.7"
  wire width 34 $2\mac_res_d[33:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:323.2-398.5"
  wire width 3 $2\md_state_d[2:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:229.4-293.7"
  wire $2\mult_hold[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:229.4-293.7"
  wire $2\mult_valid[0:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:323.2-398.5"
  wire width 34 $2\op_remainder_d[33:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:229.4-293.7"
  wire width 34 $3\mac_res_d[33:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:323.2-398.5"
  wire width 34 $3\op_remainder_d[33:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:323.2-398.5"
  wire width 34 $4\op_remainder_d[33:0]
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:226.28-226.106"
  wire width 35 signed $add$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:226$5574_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:253.16-253.45"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:253$5576_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:264.16-264.45"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:264$5578_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:282.16-282.45"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:282$5581_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:283.16-283.45"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:283$5582_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:285.27-285.56"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:285$5583_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:312.22-312.51"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:312$5541_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:313.22-313.51"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:313$5542_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:314.27-314.69"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:314$5545_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:88.28-88.50"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:88$5524_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:89.27-89.47"
  wire $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:89$5526_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:255.11-255.44"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:255$5577_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:266.11-266.44"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:266$5579_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:308.7-308.55"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:308$5539_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:309.23-309.46"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:309$5540_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:337.9-337.41"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:337$5549_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:369.19-369.40"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:369$5562_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:374.9-374.41"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:374$5565_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:384.9-384.41"
  wire $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:384$5567_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:339.20-339.57"
  wire $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:339$5551_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:344.20-344.57"
  wire $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:344$5554_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:295.9-295.16"
  wire $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:295$5586_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:339.20-339.38"
  wire $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:339$5550_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:344.20-344.38"
  wire $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:344$5553_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:92.7-92.14"
  wire $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:92$5528_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:226.29-226.88"
  wire width 35 signed $mul$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:226$5573_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:116.23-116.45"
  wire $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:116$5531_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:271.20-271.39"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:271$5580_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:289.19-289.38"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:289$5584_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:314.55-314.69"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:314$5544_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:331.22-331.29"
  wire width 32 $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:331$5548_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:347.24-347.31"
  wire width 32 $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:347$5556_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:356.24-356.31"
  wire width 32 $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:356$5558_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:364.24-364.31"
  wire width 32 $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:364$5560_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:371.24-371.47"
  wire width 32 $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:371$5564_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:379.24-379.47"
  wire width 32 $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:379$5566_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:389.24-389.44"
  wire width 32 $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:389$5570_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:393.16-393.35"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:393$5571_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:88.40-88.50"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:88$5523_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:89.38-89.47"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:89$5525_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:106.22-106.56"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:106$5529_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:305.45-305.86"
  wire width 33 $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:305$5534_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:399.19-399.41"
  wire $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:399$5572_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:0.0-0.0"
  wire $shiftx$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:0$5561_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:306.21-306.81"
  wire width 32 $shl$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:306$5536_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:324.19-324.40"
  wire width 5 $sub$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:324$5547_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:107.32-107.70"
  wire width 34 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:107$5530_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:117.29-117.78"
  wire width 32 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:117$5532_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:304.27-304.85"
  wire width 32 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:304$5533_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:305.26-305.110"
  wire width 33 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:305$5535_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:339.20-339.80"
  wire width 3 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:339$5552_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:344.20-344.80"
  wire width 3 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:344$5555_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:352.23-352.56"
  wire width 32 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:352$5557_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:360.25-360.58"
  wire width 32 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:360$5559_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:369.19-369.60"
  wire width 3 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:369$5563_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:385.24-385.83"
  wire width 34 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:385$5568_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:387.24-387.83"
  wire width 34 $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:387$5569_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:308.8-308.46"
  wire $xor$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:308$5538_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:314.28-314.51"
  wire $xor$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:314$5543_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:51.13-51.18"
  wire width 34 \accum
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:37.20-37.35"
  wire width 34 input 11 \alu_adder_ext_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:38.20-38.31"
  wire width 32 input 12 \alu_adder_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:41.20-41.35"
  wire width 33 output 15 \alu_operand_a_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:42.20-42.35"
  wire width 33 output 16 \alu_operand_b_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:27.13-27.18"
  wire input 1 \clk_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:40.13-40.30"
  wire input 14 \data_ind_timing_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:80.6-80.19"
  wire \div_by_zero_d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:81.6-81.19"
  wire \div_by_zero_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:62.7-62.22"
  wire \div_change_sign
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:76.12-76.25"
  wire width 5 \div_counter_d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:75.12-75.25"
  wire width 5 \div_counter_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:30.13-30.21"
  wire input 4 \div_en_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:83.7-83.22"
  wire \div_en_internal
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:79.6-79.14"
  wire \div_hold
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:32.13-32.22"
  wire input 6 \div_sel_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:59.7-59.17"
  wire \div_sign_a
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:60.7-60.17"
  wire \div_sign_b
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:74.6-74.15"
  wire \div_valid
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:39.13-39.28"
  wire input 13 \equal_to_zero_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:222.15-222.24"
  wire width 16 \gen_mult_fast.mult_op_a
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:223.15-223.24"
  wire width 16 \gen_mult_fast.mult_op_b
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:225.14-225.26"
  wire width 2 \gen_mult_fast.mult_state_d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:224.14-224.26"
  wire width 2 \gen_mult_fast.mult_state_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:44.21-44.32"
  wire width 68 output 18 \imd_val_d_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:43.20-43.31"
  wire width 68 input 17 \imd_val_q_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:45.20-45.32"
  wire width 2 output 19 \imd_val_we_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:61.6-61.22"
  wire \is_greater_equal
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:58.14-58.21"
  wire width 34 \mac_res
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:56.13-56.22"
  wire width 34 \mac_res_d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:50.14-50.25"
  wire width 35 \mac_res_ext
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:49.21-49.35"
  wire width 35 signed \mac_res_signed
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:85.12-85.22"
  wire width 3 \md_state_d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:84.12-84.22"
  wire width 3 \md_state_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:29.13-29.22"
  wire input 3 \mult_en_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:82.7-82.23"
  wire \mult_en_internal
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:78.6-78.15"
  wire \mult_hold
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:31.13-31.23"
  wire input 5 \mult_sel_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:54.6-54.16"
  wire \mult_valid
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:77.7-77.17"
  wire \multdiv_en
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:46.13-46.31"
  wire input 20 \multdiv_ready_id_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:47.21-47.37"
  wire width 32 output 21 \multdiv_result_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:72.14-72.27"
  wire width 33 \next_quotient
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:71.14-71.28"
  wire width 32 \next_remainder
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:64.14-64.23"
  wire width 32 \one_shift
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:35.20-35.26"
  wire width 32 input 9 \op_a_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:36.20-36.26"
  wire width 32 input 10 \op_b_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:68.13-68.29"
  wire width 32 \op_denominator_d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:65.14-65.30"
  wire width 32 \op_denominator_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:69.13-69.27"
  wire width 32 \op_numerator_d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:66.13-66.27"
  wire width 32 \op_numerator_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:70.13-70.26"
  wire width 32 \op_quotient_d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:67.13-67.26"
  wire width 32 \op_quotient_q
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:57.13-57.27"
  wire width 34 \op_remainder_d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:33.19-33.29"
  wire width 2 input 7 \operator_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:63.7-63.22"
  wire \rem_change_sign
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:73.14-73.25"
  wire width 32 \res_adder_h
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:28.13-28.19"
  wire input 2 \rst_ni
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:52.6-52.12"
  wire \sign_a
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:53.6-53.12"
  wire \sign_b
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:34.19-34.32"
  wire width 2 input 8 \signed_mode_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:55.7-55.18"
  wire \signed_mult
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:302.13-302.33"
  wire width 2 \unused_alu_adder_ext
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:112.13-112.27"
  wire width 2 \unused_imd_val
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:114.7-114.25"
  wire \unused_mac_res_ext
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:86.7-86.24"
  wire \unused_mult_sel_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:48.14-48.21"
  wire output 22 \valid_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:226.28-226.106"
  cell $add $add$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:226$5574
    parameter \A_SIGNED 1
    parameter \A_WIDTH 35
    parameter \B_SIGNED 1
    parameter \B_WIDTH 35
    parameter \Y_WIDTH 35
    connect \A $mul$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:226$5573_Y
    connect \B { \accum [33] \accum }
    connect \Y $add$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:226$5574_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:253.16-253.45"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:253$5576
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \signed_mode_i [1]
    connect \B \op_b_i [31]
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:253$5576_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:264.16-264.45"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:264$5578
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \signed_mode_i [0]
    connect \B \op_a_i [31]
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:264$5578_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:282.16-282.45"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:282$5581
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \signed_mode_i [0]
    connect \B \op_a_i [31]
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:282$5581_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:283.16-283.45"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:283$5582
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \signed_mode_i [1]
    connect \B \op_b_i [31]
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:283$5582_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:285.27-285.56"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:285$5583
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \signed_mult
    connect \B \imd_val_q_i [67]
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:285$5583_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:312.22-312.51"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:312$5541
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \op_a_i [31]
    connect \B \signed_mode_i [0]
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:312$5541_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:313.22-313.51"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:313$5542
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \op_b_i [31]
    connect \B \signed_mode_i [1]
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:313$5542_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:314.27-314.69"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:314$5545
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $xor$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:314$5543_Y
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:314$5544_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:314$5545_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:88.28-88.50"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:88$5524
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mult_en_i
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:88$5523_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:88$5524_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:89.27-89.47"
  cell $and $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:89$5526
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \div_en_i
    connect \B $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:89$5525_Y
    connect \Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:89$5526_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:255.11-255.44"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:255$5577
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 2'00
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:255$5577_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:266.11-266.44"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:266$5579
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 2'00
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:266$5579_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:308.7-308.55"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:308$5539
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $xor$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:308$5538_Y
    connect \B 1'0
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:308$5539_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:309.23-309.46"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:309$5540
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \res_adder_h [31]
    connect \B 1'0
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:309$5540_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:337.9-337.41"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:337$5549
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 2'10
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:337$5549_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:369.19-369.40"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:369$5562
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \div_counter_q
    connect \B 5'00001
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:369$5562_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:374.9-374.41"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:374$5565
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 2'10
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:374$5565_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:384.9-384.41"
  cell $eq $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:384$5567
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 2'10
    connect \Y $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:384$5567_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:339.20-339.57"
  cell $logic_and $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:339$5551
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:339$5550_Y
    connect \B \equal_to_zero_i
    connect \Y $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:339$5551_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:344.20-344.57"
  cell $logic_and $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:344$5554
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:344$5553_Y
    connect \B \equal_to_zero_i
    connect \Y $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:344$5554_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:295.9-295.16"
  cell $logic_not $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:295$5586
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:295$5586_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:339.20-339.38"
  cell $logic_not $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:339$5550
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_ind_timing_i
    connect \Y $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:339$5550_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:344.20-344.38"
  cell $logic_not $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:344$5553
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_ind_timing_i
    connect \Y $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:344$5553_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:92.7-92.14"
  cell $logic_not $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:92$5528
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:92$5528_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:226.29-226.88"
  cell $mul $mul$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:226$5573
    parameter \A_SIGNED 1
    parameter \A_WIDTH 35
    parameter \B_SIGNED 1
    parameter \B_WIDTH 35
    parameter \Y_WIDTH 35
    connect \A { \sign_a \sign_a \sign_a \sign_a \sign_a \sign_a \sign_a \sign_a \sign_a \sign_a \sign_a \sign_a \sign_a \sign_a \sign_a \sign_a \sign_a \sign_a \sign_a \gen_mult_fast.mult_op_a }
    connect \B { \sign_b \sign_b \sign_b \sign_b \sign_b \sign_b \sign_b \sign_b \sign_b \sign_b \sign_b \sign_b \sign_b \sign_b \sign_b \sign_b \sign_b \sign_b \sign_b \gen_mult_fast.mult_op_b }
    connect \Y $mul$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:226$5573_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:116.23-116.45"
  cell $ne $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:116$5531
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \signed_mode_i
    connect \B 2'00
    connect \Y $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:116$5531_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:271.20-271.39"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:271$5580
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \multdiv_ready_id_i
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:271$5580_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:289.19-289.38"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:289$5584
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \multdiv_ready_id_i
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:289$5584_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:314.55-314.69"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:314$5544
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \div_by_zero_q
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:314$5544_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:331.22-331.29"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:331$5548
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \op_b_i
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:331$5548_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:347.24-347.31"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:347$5556
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \op_b_i
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:347$5556_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:356.24-356.31"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:356$5558
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \op_a_i
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:356$5558_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:364.24-364.31"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:364$5560
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \op_b_i
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:364$5560_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:371.24-371.47"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:371$5564
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \op_denominator_q
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:371$5564_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:379.24-379.47"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:379$5566
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \op_denominator_q
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:379$5566_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:389.24-389.44"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:389$5570
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \imd_val_q_i [65:34]
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:389$5570_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:393.16-393.35"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:393$5571
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \multdiv_ready_id_i
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:393$5571_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:88.40-88.50"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:88$5523
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mult_hold
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:88$5523_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:89.38-89.47"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:89$5525
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \div_hold
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:89$5525_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:106.22-106.56"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:106$5529
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mult_en_internal
    connect \B \div_en_internal
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:106$5529_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:305.45-305.86"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:305$5534
    parameter \A_SIGNED 0
    parameter \A_WIDTH 33
    parameter \B_SIGNED 0
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A { 1'0 \op_quotient_q }
    connect \B { 1'0 \one_shift }
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:305$5534_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:399.19-399.41"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:399$5572
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mult_valid
    connect \B \div_valid
    connect \Y $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:399$5572_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:0.0-0.0"
  cell $shiftx $shiftx$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:0$5561
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \op_numerator_q
    connect \B $sub$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:324$5547_Y
    connect \Y $shiftx$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:0$5561_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:306.21-306.81"
  cell $shl $shl$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:306$5536
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A 1
    connect \B \div_counter_q
    connect \Y $shl$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:306$5536_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:324.19-324.40"
  cell $sub $sub$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:324$5547
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 5
    connect \A \div_counter_q
    connect \B 5'00001
    connect \Y $sub$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:324$5547_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:107.32-107.70"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:107$5530
    parameter \WIDTH 34
    connect \A \mac_res_d
    connect \B \op_remainder_d
    connect \S \div_sel_i
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:107$5530_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:117.29-117.78"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:117$5532
    parameter \WIDTH 32
    connect \A \mac_res_d [31:0]
    connect \B \imd_val_q_i [65:34]
    connect \S \div_sel_i
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:117$5532_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:304.27-304.85"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:304$5533
    parameter \WIDTH 32
    connect \A \imd_val_q_i [65:34]
    connect \B \res_adder_h
    connect \S \is_greater_equal
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:304$5533_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:305.26-305.110"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:305$5535
    parameter \WIDTH 33
    connect \A { 1'0 \op_quotient_q }
    connect \B $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:305$5534_Y
    connect \S \is_greater_equal
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:305$5535_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:339.20-339.80"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:339$5552
    parameter \WIDTH 3
    connect \A 3'001
    connect \B 3'110
    connect \S $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:339$5551_Y
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:339$5552_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:344.20-344.80"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:344$5555
    parameter \WIDTH 3
    connect \A 3'001
    connect \B 3'110
    connect \S $logic_and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:344$5554_Y
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:344$5555_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:352.23-352.56"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:352$5557
    parameter \WIDTH 32
    connect \A \op_a_i
    connect \B \alu_adder_i
    connect \S \div_sign_a
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:352$5557_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:360.25-360.58"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:360$5559
    parameter \WIDTH 32
    connect \A \op_b_i
    connect \B \alu_adder_i
    connect \S \div_sign_b
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:360$5559_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:369.19-369.60"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:369$5563
    parameter \WIDTH 3
    connect \A 3'011
    connect \B 3'100
    connect \S $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:369$5562_Y
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:369$5563_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:385.24-385.83"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:385$5568
    parameter \WIDTH 34
    connect \A \imd_val_q_i [67:34]
    connect \B { 2'00 \alu_adder_i }
    connect \S \div_change_sign
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:385$5568_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:387.24-387.83"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:387$5569
    parameter \WIDTH 34
    connect \A \imd_val_q_i [67:34]
    connect \B { 2'00 \alu_adder_i }
    connect \S \rem_change_sign
    connect \Y $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:387$5569_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:308.8-308.46"
  cell $xor $xor$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:308$5538
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \imd_val_q_i [65]
    connect \B \op_denominator_q [31]
    connect \Y $xor$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:308$5538_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:314.28-314.51"
  cell $xor $xor$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:314$5543
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \div_sign_a
    connect \B \div_sign_b
    connect \Y $xor$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:314$5543_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:229.4-293.7"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:229$5575
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\accum[33:0] $1\accum[33:0]
    assign $0\sign_a[0:0] $1\sign_a[0:0]
    assign $0\sign_b[0:0] $1\sign_b[0:0]
    assign $0\mult_valid[0:0] $1\mult_valid[0:0]
    assign $0\mac_res_d[33:0] $1\mac_res_d[33:0]
    assign $0\mult_hold[0:0] $1\mult_hold[0:0]
    assign $0\gen_mult_fast.mult_op_a[15:0] $1\gen_mult_fast.mult_op_a[15:0]
    assign $0\gen_mult_fast.mult_op_b[15:0] $1\gen_mult_fast.mult_op_b[15:0]
    assign $0\gen_mult_fast.mult_state_d[1:0] $1\gen_mult_fast.mult_state_d[1:0]
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:239.5-292.12"
    switch \gen_mult_fast.mult_state_q
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:0.0-0.0"
      case 2'00
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\mult_valid[0:0] 1'0
        assign { } { }
        assign $1\mult_hold[0:0] 1'0
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\gen_mult_fast.mult_op_a[15:0] \op_a_i [15:0]
        assign $1\gen_mult_fast.mult_op_b[15:0] \op_b_i [15:0]
        assign $1\sign_a[0:0] 1'0
        assign $1\sign_b[0:0] 1'0
        assign $1\accum[33:0] 34'0000000000000000000000000000000000
        assign $1\mac_res_d[33:0] \mac_res
        assign $1\gen_mult_fast.mult_state_d[1:0] 2'01
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:0.0-0.0"
      case 2'01
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\mult_valid[0:0] 1'0
        assign { } { }
        assign $1\mult_hold[0:0] 1'0
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\gen_mult_fast.mult_op_a[15:0] \op_a_i [15:0]
        assign $1\gen_mult_fast.mult_op_b[15:0] \op_b_i [31:16]
        assign $1\sign_a[0:0] 1'0
        assign $1\sign_b[0:0] $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:253$5576_Y
        assign $1\accum[33:0] { 18'000000000000000000 \imd_val_q_i [65:50] }
        assign $1\mac_res_d[33:0] $2\mac_res_d[33:0]
        assign $1\gen_mult_fast.mult_state_d[1:0] 2'10
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:255.7-258.28"
        switch $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:255$5577_Y
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:255.11-255.44"
          case 1'1
            assign { } { }
            assign $2\mac_res_d[33:0] { 2'00 \mac_res [15:0] \imd_val_q_i [49:34] }
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:257.7-257.11"
          case 
            assign { } { }
            assign $2\mac_res_d[33:0] \mac_res
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:0.0-0.0"
      case 2'10
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\gen_mult_fast.mult_op_a[15:0] \op_a_i [31:16]
        assign $1\gen_mult_fast.mult_op_b[15:0] \op_b_i [15:0]
        assign $1\sign_a[0:0] $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:264$5578_Y
        assign $1\sign_b[0:0] 1'0
        assign $1\accum[33:0] $2\accum[33:0]
        assign $1\mult_valid[0:0] $2\mult_valid[0:0]
        assign $1\mac_res_d[33:0] $3\mac_res_d[33:0]
        assign $1\mult_hold[0:0] $2\mult_hold[0:0]
        assign $1\gen_mult_fast.mult_state_d[1:0] $2\gen_mult_fast.mult_state_d[1:0]
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:266.7-277.10"
        switch $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:266$5579_Y
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:266.11-266.44"
          case 1'1
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign $2\accum[33:0] { 18'000000000000000000 \imd_val_q_i [65:50] }
            assign $3\mac_res_d[33:0] { 2'00 \mac_res [15:0] \imd_val_q_i [49:34] }
            assign $2\mult_valid[0:0] 1'1
            assign $2\gen_mult_fast.mult_state_d[1:0] 2'00
            assign $2\mult_hold[0:0] $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:271$5580_Y
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:273.7-273.11"
          case 
            assign { } { }
            assign $2\mult_valid[0:0] 1'0
            assign { } { }
            assign $2\mult_hold[0:0] 1'0
            assign { } { }
            assign $2\accum[33:0] \imd_val_q_i [67:34]
            assign $3\mac_res_d[33:0] \mac_res
            assign $2\gen_mult_fast.mult_state_d[1:0] 2'11
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:0.0-0.0"
      case 2'11
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\gen_mult_fast.mult_op_a[15:0] \op_a_i [31:16]
        assign $1\gen_mult_fast.mult_op_b[15:0] \op_b_i [31:16]
        assign $1\sign_a[0:0] $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:282$5581_Y
        assign $1\sign_b[0:0] $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:283$5582_Y
        assign $1\accum[33:0] [17:0] \imd_val_q_i [67:50]
        assign $1\accum[33:0] [33:18] { $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:285$5583_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:285$5583_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:285$5583_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:285$5583_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:285$5583_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:285$5583_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:285$5583_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:285$5583_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:285$5583_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:285$5583_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:285$5583_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:285$5583_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:285$5583_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:285$5583_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:285$5583_Y $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:285$5583_Y }
        assign $1\mac_res_d[33:0] \mac_res
        assign $1\mult_valid[0:0] 1'1
        assign $1\gen_mult_fast.mult_state_d[1:0] 2'00
        assign $1\mult_hold[0:0] $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:289$5584_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:0.0-0.0"
      case 
        assign $1\accum[33:0] \imd_val_q_i [67:34]
        assign $1\sign_a[0:0] 1'0
        assign $1\sign_b[0:0] 1'0
        assign $1\mult_valid[0:0] 1'0
        assign $1\mac_res_d[33:0] \mac_res
        assign $1\mult_hold[0:0] 1'0
        assign $1\gen_mult_fast.mult_op_a[15:0] \op_a_i [15:0]
        assign $1\gen_mult_fast.mult_op_b[15:0] \op_b_i [15:0]
        assign { } { }
        assign $1\gen_mult_fast.mult_state_d[1:0] 2'00
    end
    sync always
      update \accum $0\accum[33:0]
      update \sign_a $0\sign_a[0:0]
      update \sign_b $0\sign_b[0:0]
      update \mult_valid $0\mult_valid[0:0]
      update \mac_res_d $0\mac_res_d[33:0]
      update \mult_hold $0\mult_hold[0:0]
      update \gen_mult_fast.mult_op_a $0\gen_mult_fast.mult_op_a[15:0]
      update \gen_mult_fast.mult_op_b $0\gen_mult_fast.mult_op_b[15:0]
      update \gen_mult_fast.mult_state_d $0\gen_mult_fast.mult_state_d[1:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:294.4-298.35"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:294$5585
    assign $0\gen_mult_fast.mult_state_q[1:0] \gen_mult_fast.mult_state_q
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:295.5-298.35"
    switch $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:295$5586_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:295.9-295.16"
      case 1'1
        assign $0\gen_mult_fast.mult_state_q[1:0] 2'00
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:297.5-297.9"
      case 
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:297.10-298.35"
        switch \mult_en_internal
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:297.14-297.30"
          case 1'1
            assign $0\gen_mult_fast.mult_state_q[1:0] \gen_mult_fast.mult_state_d
          case 
        end
    end
    sync posedge \clk_i
      update \gen_mult_fast.mult_state_q $0\gen_mult_fast.mult_state_q[1:0]
    sync negedge \rst_ni
      update \gen_mult_fast.mult_state_q $0\gen_mult_fast.mult_state_q[1:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:307.2-311.39"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:307$5537
    assign { } { }
    assign $0\is_greater_equal[0:0] $1\is_greater_equal[0:0]
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:308.3-311.39"
    switch $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:308$5539_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:308.7-308.55"
      case 1'1
        assign { } { }
        assign $1\is_greater_equal[0:0] $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:309$5540_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:310.3-310.7"
      case 
        assign { } { }
        assign $1\is_greater_equal[0:0] \imd_val_q_i [65]
    end
    sync always
      update \is_greater_equal $0\is_greater_equal[0:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:323.2-398.5"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:323$5546
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\alu_operand_a_o[32:0] $1\alu_operand_a_o[32:0]
    assign $0\alu_operand_b_o[32:0] $1\alu_operand_b_o[32:0]
    assign $0\op_remainder_d[33:0] $1\op_remainder_d[33:0]
    assign $0\op_denominator_d[31:0] $1\op_denominator_d[31:0]
    assign $0\op_numerator_d[31:0] $1\op_numerator_d[31:0]
    assign $0\op_quotient_d[31:0] $1\op_quotient_d[31:0]
    assign $0\div_valid[0:0] $1\div_valid[0:0]
    assign $0\div_counter_d[4:0] $1\div_counter_d[4:0]
    assign $0\div_hold[0:0] $1\div_hold[0:0]
    assign $0\div_by_zero_d[0:0] $1\div_by_zero_d[0:0]
    assign $0\md_state_d[2:0] $1\md_state_d[2:0]
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:335.3-397.10"
    switch \md_state_q
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:0.0-0.0"
      case 3'000
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\op_denominator_d[31:0] \op_denominator_q
        assign $1\op_numerator_d[31:0] \op_numerator_q
        assign $1\op_quotient_d[31:0] \op_quotient_q
        assign $1\div_valid[0:0] 1'0
        assign { } { }
        assign $1\div_hold[0:0] 1'0
        assign { } { }
        assign { } { }
        assign $1\op_remainder_d[33:0] $2\op_remainder_d[33:0]
        assign $1\div_by_zero_d[0:0] $2\div_by_zero_d[0:0]
        assign $1\md_state_d[2:0] $2\md_state_d[2:0]
        assign $1\alu_operand_a_o[32:0] 33'000000000000000000000000000000001
        assign $1\alu_operand_b_o[32:0] { $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:347$5556_Y 1'1 }
        assign $1\div_counter_d[4:0] 5'11111
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:337.5-345.8"
        switch $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:337$5549_Y
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:337.9-337.41"
          case 1'1
            assign { } { }
            assign { } { }
            assign { } { }
            assign $2\op_remainder_d[33:0] 34'1111111111111111111111111111111111
            assign $2\md_state_d[2:0] $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:339$5552_Y
            assign $2\div_by_zero_d[0:0] \equal_to_zero_i
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:342.5-342.9"
          case 
            assign { } { }
            assign $2\div_by_zero_d[0:0] \div_by_zero_q
            assign { } { }
            assign $2\op_remainder_d[33:0] { 2'00 \op_a_i }
            assign $2\md_state_d[2:0] $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:344$5555_Y
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:0.0-0.0"
      case 3'001
        assign { } { }
        assign { } { }
        assign $1\op_remainder_d[33:0] \imd_val_q_i [67:34]
        assign $1\op_denominator_d[31:0] \op_denominator_q
        assign { } { }
        assign { } { }
        assign $1\div_valid[0:0] 1'0
        assign { } { }
        assign $1\div_hold[0:0] 1'0
        assign $1\div_by_zero_d[0:0] \div_by_zero_q
        assign { } { }
        assign $1\op_quotient_d[31:0] 0
        assign $1\op_numerator_d[31:0] $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:352$5557_Y
        assign $1\md_state_d[2:0] 3'010
        assign $1\div_counter_d[4:0] 5'11111
        assign $1\alu_operand_a_o[32:0] 33'000000000000000000000000000000001
        assign $1\alu_operand_b_o[32:0] { $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:356$5558_Y 1'1 }
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:0.0-0.0"
      case 3'010
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\op_numerator_d[31:0] \op_numerator_q
        assign $1\op_quotient_d[31:0] \op_quotient_q
        assign $1\div_valid[0:0] 1'0
        assign { } { }
        assign $1\div_hold[0:0] 1'0
        assign $1\div_by_zero_d[0:0] \div_by_zero_q
        assign { } { }
        assign $1\op_remainder_d[33:0] { 33'000000000000000000000000000000000 \op_numerator_q [31] }
        assign $1\op_denominator_d[31:0] $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:360$5559_Y
        assign $1\md_state_d[2:0] 3'011
        assign $1\div_counter_d[4:0] 5'11111
        assign $1\alu_operand_a_o[32:0] 33'000000000000000000000000000000001
        assign $1\alu_operand_b_o[32:0] { $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:364$5560_Y 1'1 }
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:0.0-0.0"
      case 3'011
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\op_denominator_d[31:0] \op_denominator_q
        assign $1\op_numerator_d[31:0] \op_numerator_q
        assign { } { }
        assign $1\div_valid[0:0] 1'0
        assign $1\div_counter_d[4:0] $sub$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:324$5547_Y
        assign $1\div_hold[0:0] 1'0
        assign $1\div_by_zero_d[0:0] \div_by_zero_q
        assign { } { }
        assign $1\op_remainder_d[33:0] { 1'0 \next_remainder $shiftx$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:0$5561_Y }
        assign $1\op_quotient_d[31:0] \next_quotient [31:0]
        assign $1\md_state_d[2:0] $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:369$5563_Y
        assign $1\alu_operand_a_o[32:0] { \imd_val_q_i [65:34] 1'1 }
        assign $1\alu_operand_b_o[32:0] { $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:371$5564_Y 1'1 }
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:0.0-0.0"
      case 3'100
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\op_denominator_d[31:0] \op_denominator_q
        assign $1\op_numerator_d[31:0] \op_numerator_q
        assign $1\op_quotient_d[31:0] \op_quotient_q
        assign $1\div_valid[0:0] 1'0
        assign $1\div_counter_d[4:0] $sub$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:324$5547_Y
        assign $1\div_hold[0:0] 1'0
        assign $1\div_by_zero_d[0:0] \div_by_zero_q
        assign { } { }
        assign $1\op_remainder_d[33:0] $3\op_remainder_d[33:0]
        assign $1\alu_operand_a_o[32:0] { \imd_val_q_i [65:34] 1'1 }
        assign $1\alu_operand_b_o[32:0] { $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:379$5566_Y 1'1 }
        assign $1\md_state_d[2:0] 3'101
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:374.5-377.53"
        switch $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:374$5565_Y
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:374.9-374.41"
          case 1'1
            assign { } { }
            assign $3\op_remainder_d[33:0] { 1'0 \next_quotient }
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:376.5-376.9"
          case 
            assign { } { }
            assign $3\op_remainder_d[33:0] { 2'00 \next_remainder }
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:0.0-0.0"
      case 3'101
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\op_denominator_d[31:0] \op_denominator_q
        assign $1\op_numerator_d[31:0] \op_numerator_q
        assign $1\op_quotient_d[31:0] \op_quotient_q
        assign $1\div_valid[0:0] 1'0
        assign $1\div_counter_d[4:0] $sub$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:324$5547_Y
        assign $1\div_hold[0:0] 1'0
        assign $1\div_by_zero_d[0:0] \div_by_zero_q
        assign { } { }
        assign $1\md_state_d[2:0] 3'110
        assign $1\op_remainder_d[33:0] $4\op_remainder_d[33:0]
        assign $1\alu_operand_a_o[32:0] 33'000000000000000000000000000000001
        assign $1\alu_operand_b_o[32:0] { $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:389$5570_Y 1'1 }
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:384.5-387.85"
        switch $eq$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:384$5567_Y
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:384.9-384.41"
          case 1'1
            assign { } { }
            assign $4\op_remainder_d[33:0] $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:385$5568_Y
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:386.5-386.9"
          case 
            assign { } { }
            assign $4\op_remainder_d[33:0] $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:387$5569_Y
        end
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:0.0-0.0"
      case 3'110
        assign $1\alu_operand_a_o[32:0] 33'000000000000000000000000000000001
        assign $1\alu_operand_b_o[32:0] { $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:331$5548_Y 1'1 }
        assign $1\op_remainder_d[33:0] \imd_val_q_i [67:34]
        assign $1\op_denominator_d[31:0] \op_denominator_q
        assign $1\op_numerator_d[31:0] \op_numerator_q
        assign $1\op_quotient_d[31:0] \op_quotient_q
        assign { } { }
        assign $1\div_counter_d[4:0] $sub$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:324$5547_Y
        assign { } { }
        assign $1\div_by_zero_d[0:0] \div_by_zero_q
        assign { } { }
        assign $1\md_state_d[2:0] 3'000
        assign $1\div_hold[0:0] $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:393$5571_Y
        assign $1\div_valid[0:0] 1'1
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:0.0-0.0"
      case 
        assign $1\alu_operand_a_o[32:0] 33'000000000000000000000000000000001
        assign $1\alu_operand_b_o[32:0] { $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:331$5548_Y 1'1 }
        assign $1\op_remainder_d[33:0] \imd_val_q_i [67:34]
        assign $1\op_denominator_d[31:0] \op_denominator_q
        assign $1\op_numerator_d[31:0] \op_numerator_q
        assign $1\op_quotient_d[31:0] \op_quotient_q
        assign $1\div_valid[0:0] 1'0
        assign $1\div_counter_d[4:0] $sub$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:324$5547_Y
        assign $1\div_hold[0:0] 1'0
        assign $1\div_by_zero_d[0:0] \div_by_zero_q
        assign { } { }
        assign $1\md_state_d[2:0] 3'000
    end
    sync always
      update \alu_operand_a_o $0\alu_operand_a_o[32:0]
      update \alu_operand_b_o $0\alu_operand_b_o[32:0]
      update \op_remainder_d $0\op_remainder_d[33:0]
      update \op_denominator_d $0\op_denominator_d[31:0]
      update \op_numerator_d $0\op_numerator_d[31:0]
      update \op_quotient_d $0\op_quotient_d[31:0]
      update \div_valid $0\div_valid[0:0]
      update \div_counter_d $0\div_counter_d[4:0]
      update \div_hold $0\div_hold[0:0]
      update \div_by_zero_d $0\div_by_zero_d[0:0]
      update \md_state_d $0\md_state_d[2:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:91.2-105.6"
  process $proc$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:91$5527
    assign $0\op_numerator_q[31:0] \op_numerator_q
    assign $0\op_quotient_q[31:0] \op_quotient_q
    assign $0\div_counter_q[4:0] \div_counter_q
    assign $0\div_by_zero_q[0:0] \div_by_zero_q
    assign $0\md_state_q[2:0] \md_state_q
    attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:92.3-105.6"
    switch $logic_not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:92$5528_Y
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:92.7-92.14"
      case 1'1
        assign $0\div_counter_q[4:0] 5'00000
        assign $0\md_state_q[2:0] 3'000
        assign $0\op_numerator_q[31:0] 0
        assign $0\op_quotient_q[31:0] 0
        assign $0\div_by_zero_q[0:0] 1'0
      attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:99.3-99.7"
      case 
        attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:99.8-105.6"
        switch \div_en_internal
          attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:99.12-99.27"
          case 1'1
            assign $0\div_counter_q[4:0] \div_counter_d
            assign $0\op_numerator_q[31:0] \op_numerator_d
            assign $0\op_quotient_q[31:0] \op_quotient_d
            assign $0\md_state_q[2:0] \md_state_d
            assign $0\div_by_zero_q[0:0] \div_by_zero_d
          case 
        end
    end
    sync posedge \clk_i
      update \op_numerator_q $0\op_numerator_q[31:0]
      update \op_quotient_q $0\op_quotient_q[31:0]
      update \div_counter_q $0\div_counter_q[4:0]
      update \div_by_zero_q $0\div_by_zero_q[0:0]
      update \md_state_q $0\md_state_q[2:0]
    sync negedge \rst_ni
      update \op_numerator_q $0\op_numerator_q[31:0]
      update \op_quotient_q $0\op_quotient_q[31:0]
      update \div_counter_q $0\div_counter_q[4:0]
      update \div_by_zero_q $0\div_by_zero_q[0:0]
      update \md_state_q $0\md_state_q[2:0]
  end
  connect \unused_mult_sel_i \mult_sel_i
  connect \mult_en_internal $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:88$5524_Y
  connect \div_en_internal $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:89$5526_Y
  connect \multdiv_en $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:106$5529_Y
  connect \imd_val_d_o [67:34] $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:107$5530_Y
  connect \imd_val_we_o [0] \multdiv_en
  connect \imd_val_d_o [33:0] { 2'00 \op_denominator_d }
  connect \imd_val_we_o [1] \div_en_internal
  connect \op_denominator_q \imd_val_q_i [31:0]
  connect \unused_imd_val \imd_val_q_i [33:32]
  connect \unused_mac_res_ext \mac_res_ext [34]
  connect \signed_mult $ne$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:116$5531_Y
  connect \multdiv_result_o $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:117$5532_Y
  connect \res_adder_h \alu_adder_ext_i [32:1]
  connect \unused_alu_adder_ext { \alu_adder_ext_i [33] \alu_adder_ext_i [0] }
  connect \next_remainder $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:304$5533_Y
  connect \next_quotient $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:305$5535_Y
  connect \one_shift $shl$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:306$5536_Y
  connect \div_sign_a $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:312$5541_Y
  connect \div_sign_b $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:313$5542_Y
  connect \div_change_sign $and$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:314$5545_Y
  connect \rem_change_sign \div_sign_a
  connect \valid_o $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:399$5572_Y
  connect \mac_res_signed $add$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_multdiv_fast.v:226$5574_Y
  connect \mac_res_ext \mac_res_signed
  connect \mac_res \mac_res_ext [33:0]
end
attribute \hdlname "ibex_ex_block"
attribute \top 1
attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:1.1-179.10"
module \ibex_ex_block
  parameter \RV32M 2
  parameter \RV32B 0
  parameter \BranchTargetALU 1'0
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:178.53-178.71"
  wire $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:178$5520_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:178.55-178.70"
  wire $reduce_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:178$5519_Y
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:55.21-55.42"
  wire width 32 output 22 \alu_adder_result_ex_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:64.14-64.34"
  wire width 34 \alu_adder_result_ext
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:70.14-70.27"
  wire width 64 \alu_imd_val_d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:71.13-71.27"
  wire width 2 \alu_imd_val_we
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:39.13-39.36"
  wire input 6 \alu_instr_first_cycle_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:66.7-66.26"
  wire \alu_is_equal_result
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:37.20-37.35"
  wire width 32 input 4 \alu_operand_a_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:38.20-38.35"
  wire width 32 input 5 \alu_operand_b_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:36.19-36.33"
  wire width 6 input 3 \alu_operator_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:60.14-60.24"
  wire width 32 \alu_result
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:58.14-58.31"
  wire output 25 \branch_decision_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:57.21-57.36"
  wire width 32 output 24 \branch_target_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:40.20-40.34"
  wire width 32 input 7 \bt_a_operand_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:41.20-41.34"
  wire width 32 input 8 \bt_b_operand_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:34.13-34.18"
  wire input 1 \clk_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:51.13-51.30"
  wire input 18 \data_ind_timing_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:44.13-44.21"
  wire input 11 \div_en_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:46.13-46.22"
  wire input 13 \div_sel_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:59.14-59.24"
  wire output 26 \ex_valid_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:53.21-53.32"
  wire width 68 output 20 \imd_val_d_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:54.20-54.31"
  wire width 68 input 21 \imd_val_q_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:52.20-52.32"
  wire width 2 output 19 \imd_val_we_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:43.13-43.22"
  wire input 10 \mult_en_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:45.13-45.23"
  wire input 12 \mult_sel_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:63.14-63.35"
  wire width 33 \multdiv_alu_operand_a
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:62.14-62.35"
  wire width 33 \multdiv_alu_operand_b
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:72.14-72.31"
  wire width 68 \multdiv_imd_val_d
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:73.13-73.31"
  wire width 2 \multdiv_imd_val_we
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:48.20-48.39"
  wire width 32 input 15 \multdiv_operand_a_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:49.20-49.39"
  wire width 32 input 16 \multdiv_operand_b_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:42.19-42.37"
  wire width 2 input 9 \multdiv_operator_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:50.13-50.31"
  wire input 17 \multdiv_ready_id_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:61.14-61.28"
  wire width 32 \multdiv_result
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:68.7-68.18"
  wire \multdiv_sel
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:47.19-47.40"
  wire width 2 input 14 \multdiv_signed_mode_i
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:67.7-67.20"
  wire \multdiv_valid
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:56.21-56.32"
  wire width 32 output 23 \result_ex_o
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:35.13-35.19"
  wire input 2 \rst_ni
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:178.53-178.71"
  cell $not $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:178$5520
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $reduce_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:178$5519_Y
    connect \Y $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:178$5520_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:77.25-77.47"
  cell $or $or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:77$5522
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mult_sel_i
    connect \B \div_sel_i
    connect \Y \multdiv_sel
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:178.55-178.70"
  cell $reduce_or $reduce_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:178$5519
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \alu_imd_val_we
    connect \Y $reduce_or$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:178$5519_Y
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:178.23-178.71"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:178$5521
    parameter \WIDTH 1
    connect \A $not$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:178$5520_Y
    connect \B \multdiv_valid
    connect \S \multdiv_sel
    connect \Y \ex_valid_o
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:83.32-83.104"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:83$5515
    parameter \WIDTH 34
    connect \A { 2'00 \alu_imd_val_d [63:32] }
    connect \B \multdiv_imd_val_d [67:34]
    connect \S \multdiv_sel
    connect \Y \imd_val_d_o [67:34]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:84.31-84.101"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:84$5516
    parameter \WIDTH 34
    connect \A { 2'00 \alu_imd_val_d [31:0] }
    connect \B \multdiv_imd_val_d [33:0]
    connect \S \multdiv_sel
    connect \Y \imd_val_d_o [33:0]
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:85.25-85.74"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:85$5517
    parameter \WIDTH 2
    connect \A \alu_imd_val_we
    connect \B \multdiv_imd_val_we
    connect \S \multdiv_sel
    connect \Y \imd_val_we_o
  end
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:87.24-87.65"
  cell $mux $ternary$/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:87$5518
    parameter \WIDTH 32
    connect \A \alu_result
    connect \B \multdiv_result
    connect \S \multdiv_sel
    connect \Y \result_ex_o
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:105.28-121.3"
  cell $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000 \alu_i
    connect \adder_result_ext_o \alu_adder_result_ext
    connect \adder_result_o \alu_adder_result_ex_o
    connect \comparison_result_o \branch_decision_o
    connect \imd_val_d_o \alu_imd_val_d
    connect \imd_val_q_i { \imd_val_q_i [65:34] \imd_val_q_i [31:0] }
    connect \imd_val_we_o \alu_imd_val_we
    connect \instr_first_cycle_i \alu_instr_first_cycle_i
    connect \is_equal_result_o \alu_is_equal_result
    connect \multdiv_operand_a_i \multdiv_alu_operand_a
    connect \multdiv_operand_b_i \multdiv_alu_operand_b
    connect \multdiv_sel_i \multdiv_sel
    connect \operand_a_i \alu_operand_a_i
    connect \operand_b_i \alu_operand_b_i
    connect \operator_i \alu_operator_i
    connect \result_o \alu_result
  end
  attribute \module_not_derived 1
  attribute \src "/mnt/c/Users/gudua/OpenROAD-flow-scripts/flow/designs/src/ibex/ibex_ex_block.v:152.39-175.5"
  cell $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010 \genblk3.gen_multdiv_fast.multdiv_i
    connect \alu_adder_ext_i \alu_adder_result_ext
    connect \alu_adder_i \alu_adder_result_ex_o
    connect \alu_operand_a_o \multdiv_alu_operand_a
    connect \alu_operand_b_o \multdiv_alu_operand_b
    connect \clk_i \clk_i
    connect \data_ind_timing_i \data_ind_timing_i
    connect \div_en_i \div_en_i
    connect \div_sel_i \div_sel_i
    connect \equal_to_zero_i \alu_is_equal_result
    connect \imd_val_d_o \multdiv_imd_val_d
    connect \imd_val_q_i \imd_val_q_i
    connect \imd_val_we_o \multdiv_imd_val_we
    connect \mult_en_i \mult_en_i
    connect \mult_sel_i \mult_sel_i
    connect \multdiv_ready_id_i \multdiv_ready_id_i
    connect \multdiv_result_o \multdiv_result
    connect \op_a_i \multdiv_operand_a_i
    connect \op_b_i \multdiv_operand_b_i
    connect \operator_i \multdiv_operator_i
    connect \rst_ni \rst_ni
    connect \signed_mode_i \multdiv_signed_mode_i
    connect \valid_o \multdiv_valid
  end
  connect \branch_target_o \alu_adder_result_ex_o
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.385600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a2111o_1
  wire $auto$rtlil.cc:2977:AndGate$15
  wire $auto$rtlil.cc:2979:OrGate$17
  wire $auto$rtlil.cc:2979:OrGate$19
  wire $auto$rtlil.cc:2979:OrGate$21
  attribute \capacitance "0.0023800000"
  wire input 2 \A1
  attribute \capacitance "0.0026800000"
  wire input 3 \A2
  attribute \capacitance "0.0027100000"
  wire input 4 \B1
  attribute \capacitance "0.0026100000"
  wire input 5 \C1
  attribute \capacitance "0.0026000000"
  wire input 6 \D1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$14
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$15
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$16
    connect \A $auto$rtlil.cc:2977:AndGate$15
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$17
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$18
    connect \A $auto$rtlil.cc:2979:OrGate$17
    connect \B \C1
    connect \Y $auto$rtlil.cc:2979:OrGate$19
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$20
    connect \A $auto$rtlil.cc:2979:OrGate$19
    connect \B \D1
    connect \Y $auto$rtlil.cc:2979:OrGate$21
  end
  cell $specify2 $auto$liberty.cc:737:execute$22
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$23
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$24
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$25
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$26
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$21
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.984000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a2111o_2
  wire $auto$rtlil.cc:2977:AndGate$28
  wire $auto$rtlil.cc:2979:OrGate$30
  wire $auto$rtlil.cc:2979:OrGate$32
  wire $auto$rtlil.cc:2979:OrGate$34
  attribute \capacitance "0.0028100000"
  wire input 2 \A1
  attribute \capacitance "0.0029300000"
  wire input 3 \A2
  attribute \capacitance "0.0028800000"
  wire input 4 \B1
  attribute \capacitance "0.0028700000"
  wire input 5 \C1
  attribute \capacitance "0.0030100000"
  wire input 6 \D1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$27
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$28
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$29
    connect \A $auto$rtlil.cc:2977:AndGate$28
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$30
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$31
    connect \A $auto$rtlil.cc:2979:OrGate$30
    connect \B \C1
    connect \Y $auto$rtlil.cc:2979:OrGate$32
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$33
    connect \A $auto$rtlil.cc:2979:OrGate$32
    connect \B \D1
    connect \Y $auto$rtlil.cc:2979:OrGate$34
  end
  cell $specify2 $auto$liberty.cc:737:execute$35
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$36
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$37
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$38
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$39
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$34
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.172800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a2111o_4
  wire $auto$rtlil.cc:2977:AndGate$41
  wire $auto$rtlil.cc:2979:OrGate$43
  wire $auto$rtlil.cc:2979:OrGate$45
  wire $auto$rtlil.cc:2979:OrGate$47
  attribute \capacitance "0.0048800000"
  wire input 2 \A1
  attribute \capacitance "0.0047000000"
  wire input 3 \A2
  attribute \capacitance "0.0049200000"
  wire input 4 \B1
  attribute \capacitance "0.0048800000"
  wire input 5 \C1
  attribute \capacitance "0.0048300000"
  wire input 6 \D1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$40
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$41
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$42
    connect \A $auto$rtlil.cc:2977:AndGate$41
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$43
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$44
    connect \A $auto$rtlil.cc:2979:OrGate$43
    connect \B \C1
    connect \Y $auto$rtlil.cc:2979:OrGate$45
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$46
    connect \A $auto$rtlil.cc:2979:OrGate$45
    connect \B \D1
    connect \Y $auto$rtlil.cc:2979:OrGate$47
  end
  cell $specify2 $auto$liberty.cc:737:execute$48
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$49
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$50
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$51
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$52
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$47
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.188800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a2111oi_1
  wire $auto$rtlil.cc:2976:NotGate$54
  wire $auto$rtlil.cc:2976:NotGate$56
  wire $auto$rtlil.cc:2976:NotGate$60
  wire $auto$rtlil.cc:2976:NotGate$64
  wire $auto$rtlil.cc:2976:NotGate$68
  wire $auto$rtlil.cc:2976:NotGate$70
  wire $auto$rtlil.cc:2976:NotGate$74
  wire $auto$rtlil.cc:2976:NotGate$78
  wire $auto$rtlil.cc:2977:AndGate$58
  wire $auto$rtlil.cc:2977:AndGate$62
  wire $auto$rtlil.cc:2977:AndGate$66
  wire $auto$rtlil.cc:2977:AndGate$72
  wire $auto$rtlil.cc:2977:AndGate$76
  wire $auto$rtlil.cc:2977:AndGate$80
  wire $auto$rtlil.cc:2979:OrGate$82
  attribute \capacitance "0.0027900000"
  wire input 2 \A1
  attribute \capacitance "0.0026800000"
  wire input 3 \A2
  attribute \capacitance "0.0028800000"
  wire input 4 \B1
  attribute \capacitance "0.0029900000"
  wire input 5 \C1
  attribute \capacitance "0.0030700000"
  wire input 6 \D1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$57
    connect \A $auto$rtlil.cc:2976:NotGate$54
    connect \B $auto$rtlil.cc:2976:NotGate$56
    connect \Y $auto$rtlil.cc:2977:AndGate$58
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$61
    connect \A $auto$rtlil.cc:2977:AndGate$58
    connect \B $auto$rtlil.cc:2976:NotGate$60
    connect \Y $auto$rtlil.cc:2977:AndGate$62
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$65
    connect \A $auto$rtlil.cc:2977:AndGate$62
    connect \B $auto$rtlil.cc:2976:NotGate$64
    connect \Y $auto$rtlil.cc:2977:AndGate$66
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$71
    connect \A $auto$rtlil.cc:2976:NotGate$68
    connect \B $auto$rtlil.cc:2976:NotGate$70
    connect \Y $auto$rtlil.cc:2977:AndGate$72
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$75
    connect \A $auto$rtlil.cc:2977:AndGate$72
    connect \B $auto$rtlil.cc:2976:NotGate$74
    connect \Y $auto$rtlil.cc:2977:AndGate$76
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$79
    connect \A $auto$rtlil.cc:2977:AndGate$76
    connect \B $auto$rtlil.cc:2976:NotGate$78
    connect \Y $auto$rtlil.cc:2977:AndGate$80
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$81
    connect \A $auto$rtlil.cc:2977:AndGate$66
    connect \B $auto$rtlil.cc:2977:AndGate$80
    connect \Y $auto$rtlil.cc:2979:OrGate$82
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$53
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$54
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$55
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$56
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$59
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$60
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$63
    connect \A \D1
    connect \Y $auto$rtlil.cc:2976:NotGate$64
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$67
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$68
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$69
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$70
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$73
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$74
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$77
    connect \A \D1
    connect \Y $auto$rtlil.cc:2976:NotGate$78
  end
  cell $specify2 $auto$liberty.cc:737:execute$83
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$84
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$85
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$86
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$87
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$82
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "19.180800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a2111oi_2
  wire $auto$rtlil.cc:2976:NotGate$103
  wire $auto$rtlil.cc:2976:NotGate$105
  wire $auto$rtlil.cc:2976:NotGate$109
  wire $auto$rtlil.cc:2976:NotGate$113
  wire $auto$rtlil.cc:2976:NotGate$89
  wire $auto$rtlil.cc:2976:NotGate$91
  wire $auto$rtlil.cc:2976:NotGate$95
  wire $auto$rtlil.cc:2976:NotGate$99
  wire $auto$rtlil.cc:2977:AndGate$101
  wire $auto$rtlil.cc:2977:AndGate$107
  wire $auto$rtlil.cc:2977:AndGate$111
  wire $auto$rtlil.cc:2977:AndGate$115
  wire $auto$rtlil.cc:2977:AndGate$93
  wire $auto$rtlil.cc:2977:AndGate$97
  wire $auto$rtlil.cc:2979:OrGate$117
  attribute \capacitance "0.0053200000"
  wire input 2 \A1
  attribute \capacitance "0.0052000000"
  wire input 3 \A2
  attribute \capacitance "0.0045300000"
  wire input 4 \B1
  attribute \capacitance "0.0044800000"
  wire input 5 \C1
  attribute \capacitance "0.0046800000"
  wire input 6 \D1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$100
    connect \A $auto$rtlil.cc:2977:AndGate$97
    connect \B $auto$rtlil.cc:2976:NotGate$99
    connect \Y $auto$rtlil.cc:2977:AndGate$101
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$106
    connect \A $auto$rtlil.cc:2976:NotGate$103
    connect \B $auto$rtlil.cc:2976:NotGate$105
    connect \Y $auto$rtlil.cc:2977:AndGate$107
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$110
    connect \A $auto$rtlil.cc:2977:AndGate$107
    connect \B $auto$rtlil.cc:2976:NotGate$109
    connect \Y $auto$rtlil.cc:2977:AndGate$111
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$114
    connect \A $auto$rtlil.cc:2977:AndGate$111
    connect \B $auto$rtlil.cc:2976:NotGate$113
    connect \Y $auto$rtlil.cc:2977:AndGate$115
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$92
    connect \A $auto$rtlil.cc:2976:NotGate$89
    connect \B $auto$rtlil.cc:2976:NotGate$91
    connect \Y $auto$rtlil.cc:2977:AndGate$93
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$96
    connect \A $auto$rtlil.cc:2977:AndGate$93
    connect \B $auto$rtlil.cc:2976:NotGate$95
    connect \Y $auto$rtlil.cc:2977:AndGate$97
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$116
    connect \A $auto$rtlil.cc:2977:AndGate$101
    connect \B $auto$rtlil.cc:2977:AndGate$115
    connect \Y $auto$rtlil.cc:2979:OrGate$117
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$102
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$103
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$104
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$105
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$108
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$109
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$112
    connect \A \D1
    connect \Y $auto$rtlil.cc:2976:NotGate$113
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$88
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$89
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$90
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$91
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$94
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$95
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$98
    connect \A \D1
    connect \Y $auto$rtlil.cc:2976:NotGate$99
  end
  cell $specify2 $auto$liberty.cc:737:execute$118
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$119
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$120
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$121
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$122
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$117
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "33.566400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a2111oi_4
  wire $auto$rtlil.cc:2976:NotGate$124
  wire $auto$rtlil.cc:2976:NotGate$126
  wire $auto$rtlil.cc:2976:NotGate$130
  wire $auto$rtlil.cc:2976:NotGate$134
  wire $auto$rtlil.cc:2976:NotGate$138
  wire $auto$rtlil.cc:2976:NotGate$140
  wire $auto$rtlil.cc:2976:NotGate$144
  wire $auto$rtlil.cc:2976:NotGate$148
  wire $auto$rtlil.cc:2977:AndGate$128
  wire $auto$rtlil.cc:2977:AndGate$132
  wire $auto$rtlil.cc:2977:AndGate$136
  wire $auto$rtlil.cc:2977:AndGate$142
  wire $auto$rtlil.cc:2977:AndGate$146
  wire $auto$rtlil.cc:2977:AndGate$150
  wire $auto$rtlil.cc:2979:OrGate$152
  attribute \capacitance "0.0101000000"
  wire input 2 \A1
  attribute \capacitance "0.0102800000"
  wire input 3 \A2
  attribute \capacitance "0.0082900000"
  wire input 4 \B1
  attribute \capacitance "0.0081800000"
  wire input 5 \C1
  attribute \capacitance "0.0088500000"
  wire input 6 \D1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$127
    connect \A $auto$rtlil.cc:2976:NotGate$124
    connect \B $auto$rtlil.cc:2976:NotGate$126
    connect \Y $auto$rtlil.cc:2977:AndGate$128
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$131
    connect \A $auto$rtlil.cc:2977:AndGate$128
    connect \B $auto$rtlil.cc:2976:NotGate$130
    connect \Y $auto$rtlil.cc:2977:AndGate$132
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$135
    connect \A $auto$rtlil.cc:2977:AndGate$132
    connect \B $auto$rtlil.cc:2976:NotGate$134
    connect \Y $auto$rtlil.cc:2977:AndGate$136
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$141
    connect \A $auto$rtlil.cc:2976:NotGate$138
    connect \B $auto$rtlil.cc:2976:NotGate$140
    connect \Y $auto$rtlil.cc:2977:AndGate$142
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$145
    connect \A $auto$rtlil.cc:2977:AndGate$142
    connect \B $auto$rtlil.cc:2976:NotGate$144
    connect \Y $auto$rtlil.cc:2977:AndGate$146
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$149
    connect \A $auto$rtlil.cc:2977:AndGate$146
    connect \B $auto$rtlil.cc:2976:NotGate$148
    connect \Y $auto$rtlil.cc:2977:AndGate$150
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$151
    connect \A $auto$rtlil.cc:2977:AndGate$136
    connect \B $auto$rtlil.cc:2977:AndGate$150
    connect \Y $auto$rtlil.cc:2979:OrGate$152
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$123
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$124
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$125
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$126
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$129
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$130
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$133
    connect \A \D1
    connect \Y $auto$rtlil.cc:2976:NotGate$134
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$137
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$138
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$139
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$140
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$143
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$144
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$147
    connect \A \D1
    connect \Y $auto$rtlil.cc:2976:NotGate$148
  end
  cell $specify2 $auto$liberty.cc:737:execute$153
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$154
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$155
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$156
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$157
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$152
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a211o_1
  wire $auto$rtlil.cc:2977:AndGate$159
  wire $auto$rtlil.cc:2979:OrGate$161
  wire $auto$rtlil.cc:2979:OrGate$163
  attribute \capacitance "0.0026200000"
  wire input 2 \A1
  attribute \capacitance "0.0025200000"
  wire input 3 \A2
  attribute \capacitance "0.0027200000"
  wire input 4 \B1
  attribute \capacitance "0.0026700000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$158
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$159
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$160
    connect \A $auto$rtlil.cc:2977:AndGate$159
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$161
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$162
    connect \A $auto$rtlil.cc:2979:OrGate$161
    connect \B \C1
    connect \Y $auto$rtlil.cc:2979:OrGate$163
  end
  cell $specify2 $auto$liberty.cc:737:execute$164
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$165
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$166
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$167
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$163
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a211o_2
  wire $auto$rtlil.cc:2977:AndGate$169
  wire $auto$rtlil.cc:2979:OrGate$171
  wire $auto$rtlil.cc:2979:OrGate$173
  attribute \capacitance "0.0028400000"
  wire input 2 \A1
  attribute \capacitance "0.0029600000"
  wire input 3 \A2
  attribute \capacitance "0.0028200000"
  wire input 4 \B1
  attribute \capacitance "0.0027700000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$168
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$169
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$170
    connect \A $auto$rtlil.cc:2977:AndGate$169
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$171
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$172
    connect \A $auto$rtlil.cc:2979:OrGate$171
    connect \B \C1
    connect \Y $auto$rtlil.cc:2979:OrGate$173
  end
  cell $specify2 $auto$liberty.cc:737:execute$174
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$175
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$176
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$177
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$173
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "23.976000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a211o_4
  wire $auto$rtlil.cc:2977:AndGate$179
  wire $auto$rtlil.cc:2979:OrGate$181
  wire $auto$rtlil.cc:2979:OrGate$183
  attribute \capacitance "0.0048500000"
  wire input 2 \A1
  attribute \capacitance "0.0050400000"
  wire input 3 \A2
  attribute \capacitance "0.0056500000"
  wire input 4 \B1
  attribute \capacitance "0.0048600000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$178
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$179
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$180
    connect \A $auto$rtlil.cc:2977:AndGate$179
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$181
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$182
    connect \A $auto$rtlil.cc:2979:OrGate$181
    connect \B \C1
    connect \Y $auto$rtlil.cc:2979:OrGate$183
  end
  cell $specify2 $auto$liberty.cc:737:execute$184
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$185
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$186
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$187
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$183
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "9.5904000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a211oi_1
  wire $auto$rtlil.cc:2976:NotGate$189
  wire $auto$rtlil.cc:2976:NotGate$191
  wire $auto$rtlil.cc:2976:NotGate$195
  wire $auto$rtlil.cc:2976:NotGate$199
  wire $auto$rtlil.cc:2976:NotGate$201
  wire $auto$rtlil.cc:2976:NotGate$205
  wire $auto$rtlil.cc:2977:AndGate$193
  wire $auto$rtlil.cc:2977:AndGate$197
  wire $auto$rtlil.cc:2977:AndGate$203
  wire $auto$rtlil.cc:2977:AndGate$207
  wire $auto$rtlil.cc:2979:OrGate$209
  attribute \capacitance "0.0029100000"
  wire input 2 \A1
  attribute \capacitance "0.0028000000"
  wire input 3 \A2
  attribute \capacitance "0.0027700000"
  wire input 4 \B1
  attribute \capacitance "0.0028700000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$192
    connect \A $auto$rtlil.cc:2976:NotGate$189
    connect \B $auto$rtlil.cc:2976:NotGate$191
    connect \Y $auto$rtlil.cc:2977:AndGate$193
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$196
    connect \A $auto$rtlil.cc:2977:AndGate$193
    connect \B $auto$rtlil.cc:2976:NotGate$195
    connect \Y $auto$rtlil.cc:2977:AndGate$197
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$202
    connect \A $auto$rtlil.cc:2976:NotGate$199
    connect \B $auto$rtlil.cc:2976:NotGate$201
    connect \Y $auto$rtlil.cc:2977:AndGate$203
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$206
    connect \A $auto$rtlil.cc:2977:AndGate$203
    connect \B $auto$rtlil.cc:2976:NotGate$205
    connect \Y $auto$rtlil.cc:2977:AndGate$207
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$208
    connect \A $auto$rtlil.cc:2977:AndGate$197
    connect \B $auto$rtlil.cc:2977:AndGate$207
    connect \Y $auto$rtlil.cc:2979:OrGate$209
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$188
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$189
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$190
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$191
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$194
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$195
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$198
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$199
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$200
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$201
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$204
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$205
  end
  cell $specify2 $auto$liberty.cc:737:execute$210
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$211
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$212
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$213
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$209
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.984000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a211oi_2
  wire $auto$rtlil.cc:2976:NotGate$215
  wire $auto$rtlil.cc:2976:NotGate$217
  wire $auto$rtlil.cc:2976:NotGate$221
  wire $auto$rtlil.cc:2976:NotGate$225
  wire $auto$rtlil.cc:2976:NotGate$227
  wire $auto$rtlil.cc:2976:NotGate$231
  wire $auto$rtlil.cc:2977:AndGate$219
  wire $auto$rtlil.cc:2977:AndGate$223
  wire $auto$rtlil.cc:2977:AndGate$229
  wire $auto$rtlil.cc:2977:AndGate$233
  wire $auto$rtlil.cc:2979:OrGate$235
  attribute \capacitance "0.0052700000"
  wire input 2 \A1
  attribute \capacitance "0.0055200000"
  wire input 3 \A2
  attribute \capacitance "0.0044600000"
  wire input 4 \B1
  attribute \capacitance "0.0045300000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$218
    connect \A $auto$rtlil.cc:2976:NotGate$215
    connect \B $auto$rtlil.cc:2976:NotGate$217
    connect \Y $auto$rtlil.cc:2977:AndGate$219
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$222
    connect \A $auto$rtlil.cc:2977:AndGate$219
    connect \B $auto$rtlil.cc:2976:NotGate$221
    connect \Y $auto$rtlil.cc:2977:AndGate$223
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$228
    connect \A $auto$rtlil.cc:2976:NotGate$225
    connect \B $auto$rtlil.cc:2976:NotGate$227
    connect \Y $auto$rtlil.cc:2977:AndGate$229
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$232
    connect \A $auto$rtlil.cc:2977:AndGate$229
    connect \B $auto$rtlil.cc:2976:NotGate$231
    connect \Y $auto$rtlil.cc:2977:AndGate$233
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$234
    connect \A $auto$rtlil.cc:2977:AndGate$223
    connect \B $auto$rtlil.cc:2977:AndGate$233
    connect \Y $auto$rtlil.cc:2979:OrGate$235
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$214
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$215
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$216
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$217
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$220
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$221
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$224
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$225
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$226
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$227
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$230
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$231
  end
  cell $specify2 $auto$liberty.cc:737:execute$236
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$237
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$238
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$239
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$235
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "28.771200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a211oi_4
  wire $auto$rtlil.cc:2976:NotGate$241
  wire $auto$rtlil.cc:2976:NotGate$243
  wire $auto$rtlil.cc:2976:NotGate$247
  wire $auto$rtlil.cc:2976:NotGate$251
  wire $auto$rtlil.cc:2976:NotGate$253
  wire $auto$rtlil.cc:2976:NotGate$257
  wire $auto$rtlil.cc:2977:AndGate$245
  wire $auto$rtlil.cc:2977:AndGate$249
  wire $auto$rtlil.cc:2977:AndGate$255
  wire $auto$rtlil.cc:2977:AndGate$259
  wire $auto$rtlil.cc:2979:OrGate$261
  attribute \capacitance "0.0107700000"
  wire input 2 \A1
  attribute \capacitance "0.0106800000"
  wire input 3 \A2
  attribute \capacitance "0.0083400000"
  wire input 4 \B1
  attribute \capacitance "0.0088200000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$244
    connect \A $auto$rtlil.cc:2976:NotGate$241
    connect \B $auto$rtlil.cc:2976:NotGate$243
    connect \Y $auto$rtlil.cc:2977:AndGate$245
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$248
    connect \A $auto$rtlil.cc:2977:AndGate$245
    connect \B $auto$rtlil.cc:2976:NotGate$247
    connect \Y $auto$rtlil.cc:2977:AndGate$249
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$254
    connect \A $auto$rtlil.cc:2976:NotGate$251
    connect \B $auto$rtlil.cc:2976:NotGate$253
    connect \Y $auto$rtlil.cc:2977:AndGate$255
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$258
    connect \A $auto$rtlil.cc:2977:AndGate$255
    connect \B $auto$rtlil.cc:2976:NotGate$257
    connect \Y $auto$rtlil.cc:2977:AndGate$259
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$260
    connect \A $auto$rtlil.cc:2977:AndGate$249
    connect \B $auto$rtlil.cc:2977:AndGate$259
    connect \Y $auto$rtlil.cc:2979:OrGate$261
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$240
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$241
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$242
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$243
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$246
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$247
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$250
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$251
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$252
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$253
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$256
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$257
  end
  cell $specify2 $auto$liberty.cc:737:execute$262
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$263
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$264
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$265
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$261
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a21bo_1
  wire $auto$rtlil.cc:2976:NotGate$269
  wire $auto$rtlil.cc:2977:AndGate$267
  wire $auto$rtlil.cc:2979:OrGate$271
  attribute \capacitance "0.0025800000"
  wire input 2 \A1
  attribute \capacitance "0.0024700000"
  wire input 3 \A2
  attribute \capacitance "0.0022000000"
  wire input 4 \B1_N
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$266
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$267
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$270
    connect \A $auto$rtlil.cc:2977:AndGate$267
    connect \B $auto$rtlil.cc:2976:NotGate$269
    connect \Y $auto$rtlil.cc:2979:OrGate$271
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$268
    connect \A \B1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$269
  end
  cell $specify2 $auto$liberty.cc:737:execute$272
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$273
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$274
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$271
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a21bo_2
  wire $auto$rtlil.cc:2976:NotGate$278
  wire $auto$rtlil.cc:2977:AndGate$276
  wire $auto$rtlil.cc:2979:OrGate$280
  attribute \capacitance "0.0027800000"
  wire input 2 \A1
  attribute \capacitance "0.0026300000"
  wire input 3 \A2
  attribute \capacitance "0.0021900000"
  wire input 4 \B1_N
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$275
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$276
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$279
    connect \A $auto$rtlil.cc:2977:AndGate$276
    connect \B $auto$rtlil.cc:2976:NotGate$278
    connect \Y $auto$rtlil.cc:2979:OrGate$280
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$277
    connect \A \B1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$278
  end
  cell $specify2 $auto$liberty.cc:737:execute$281
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$282
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$283
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$280
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "20.779200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a21bo_4
  wire $auto$rtlil.cc:2976:NotGate$287
  wire $auto$rtlil.cc:2977:AndGate$285
  wire $auto$rtlil.cc:2979:OrGate$289
  attribute \capacitance "0.0047900000"
  wire input 2 \A1
  attribute \capacitance "0.0050000000"
  wire input 3 \A2
  attribute \capacitance "0.0028300000"
  wire input 4 \B1_N
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$284
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$285
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$288
    connect \A $auto$rtlil.cc:2977:AndGate$285
    connect \B $auto$rtlil.cc:2976:NotGate$287
    connect \Y $auto$rtlil.cc:2979:OrGate$289
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$286
    connect \A \B1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$287
  end
  cell $specify2 $auto$liberty.cc:737:execute$290
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$291
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$292
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$289
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.188800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a21boi_1
  wire $auto$rtlil.cc:2976:NotGate$294
  wire $auto$rtlil.cc:2976:NotGate$298
  wire $auto$rtlil.cc:2977:AndGate$296
  wire $auto$rtlil.cc:2977:AndGate$300
  wire $auto$rtlil.cc:2979:OrGate$302
  attribute \capacitance "0.0027000000"
  wire input 2 \A1
  attribute \capacitance "0.0027900000"
  wire input 3 \A2
  attribute \capacitance "0.0028800000"
  wire input 4 \B1_N
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$295
    connect \A $auto$rtlil.cc:2976:NotGate$294
    connect \B \B1_N
    connect \Y $auto$rtlil.cc:2977:AndGate$296
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$299
    connect \A $auto$rtlil.cc:2976:NotGate$298
    connect \B \B1_N
    connect \Y $auto$rtlil.cc:2977:AndGate$300
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$301
    connect \A $auto$rtlil.cc:2977:AndGate$296
    connect \B $auto$rtlil.cc:2977:AndGate$300
    connect \Y $auto$rtlil.cc:2979:OrGate$302
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$293
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$294
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$297
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$298
  end
  cell $specify2 $auto$liberty.cc:737:execute$303
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$304
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$305
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$302
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.385600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a21boi_2
  wire $auto$rtlil.cc:2976:NotGate$307
  wire $auto$rtlil.cc:2976:NotGate$311
  wire $auto$rtlil.cc:2977:AndGate$309
  wire $auto$rtlil.cc:2977:AndGate$313
  wire $auto$rtlil.cc:2979:OrGate$315
  attribute \capacitance "0.0051400000"
  wire input 2 \A1
  attribute \capacitance "0.0051500000"
  wire input 3 \A2
  attribute \capacitance "0.0026100000"
  wire input 4 \B1_N
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$308
    connect \A $auto$rtlil.cc:2976:NotGate$307
    connect \B \B1_N
    connect \Y $auto$rtlil.cc:2977:AndGate$309
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$312
    connect \A $auto$rtlil.cc:2976:NotGate$311
    connect \B \B1_N
    connect \Y $auto$rtlil.cc:2977:AndGate$313
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$314
    connect \A $auto$rtlil.cc:2977:AndGate$309
    connect \B $auto$rtlil.cc:2977:AndGate$313
    connect \Y $auto$rtlil.cc:2979:OrGate$315
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$306
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$307
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$310
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$311
  end
  cell $specify2 $auto$liberty.cc:737:execute$316
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$317
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$318
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$315
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "25.574400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a21boi_4
  wire $auto$rtlil.cc:2976:NotGate$320
  wire $auto$rtlil.cc:2976:NotGate$324
  wire $auto$rtlil.cc:2977:AndGate$322
  wire $auto$rtlil.cc:2977:AndGate$326
  wire $auto$rtlil.cc:2979:OrGate$328
  attribute \capacitance "0.0106300000"
  wire input 2 \A1
  attribute \capacitance "0.0106400000"
  wire input 3 \A2
  attribute \capacitance "0.0038800000"
  wire input 4 \B1_N
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$321
    connect \A $auto$rtlil.cc:2976:NotGate$320
    connect \B \B1_N
    connect \Y $auto$rtlil.cc:2977:AndGate$322
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$325
    connect \A $auto$rtlil.cc:2976:NotGate$324
    connect \B \B1_N
    connect \Y $auto$rtlil.cc:2977:AndGate$326
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$327
    connect \A $auto$rtlil.cc:2977:AndGate$322
    connect \B $auto$rtlil.cc:2977:AndGate$326
    connect \Y $auto$rtlil.cc:2979:OrGate$328
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$319
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$320
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$323
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$324
  end
  cell $specify2 $auto$liberty.cc:737:execute$329
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$330
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$331
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$328
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.188800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a21o_1
  wire $auto$rtlil.cc:2977:AndGate$333
  wire $auto$rtlil.cc:2979:OrGate$335
  attribute \capacitance "0.0023900000"
  wire input 2 \A1
  attribute \capacitance "0.0025100000"
  wire input 3 \A2
  attribute \capacitance "0.0025800000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$332
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$333
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$334
    connect \A $auto$rtlil.cc:2977:AndGate$333
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$335
  end
  cell $specify2 $auto$liberty.cc:737:execute$336
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$337
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$338
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$335
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.188800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a21o_2
  wire $auto$rtlil.cc:2977:AndGate$340
  wire $auto$rtlil.cc:2979:OrGate$342
  attribute \capacitance "0.0027400000"
  wire input 2 \A1
  attribute \capacitance "0.0026300000"
  wire input 3 \A2
  attribute \capacitance "0.0029700000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$339
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$340
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$341
    connect \A $auto$rtlil.cc:2977:AndGate$340
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$342
  end
  cell $specify2 $auto$liberty.cc:737:execute$343
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$344
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$345
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$342
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "19.180800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a21o_4
  wire $auto$rtlil.cc:2977:AndGate$347
  wire $auto$rtlil.cc:2979:OrGate$349
  attribute \capacitance "0.0049000000"
  wire input 2 \A1
  attribute \capacitance "0.0046900000"
  wire input 3 \A2
  attribute \capacitance "0.0051100000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$346
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$347
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$348
    connect \A $auto$rtlil.cc:2977:AndGate$347
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$349
  end
  cell $specify2 $auto$liberty.cc:737:execute$350
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$351
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$352
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$349
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.3936000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a21oi_1
  wire $auto$rtlil.cc:2976:NotGate$354
  wire $auto$rtlil.cc:2976:NotGate$356
  wire $auto$rtlil.cc:2976:NotGate$360
  wire $auto$rtlil.cc:2976:NotGate$362
  wire $auto$rtlil.cc:2977:AndGate$358
  wire $auto$rtlil.cc:2977:AndGate$364
  wire $auto$rtlil.cc:2979:OrGate$366
  attribute \capacitance "0.0028400000"
  wire input 2 \A1
  attribute \capacitance "0.0027600000"
  wire input 3 \A2
  attribute \capacitance "0.0028600000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$357
    connect \A $auto$rtlil.cc:2976:NotGate$354
    connect \B $auto$rtlil.cc:2976:NotGate$356
    connect \Y $auto$rtlil.cc:2977:AndGate$358
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$363
    connect \A $auto$rtlil.cc:2976:NotGate$360
    connect \B $auto$rtlil.cc:2976:NotGate$362
    connect \Y $auto$rtlil.cc:2977:AndGate$364
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$365
    connect \A $auto$rtlil.cc:2977:AndGate$358
    connect \B $auto$rtlil.cc:2977:AndGate$364
    connect \Y $auto$rtlil.cc:2979:OrGate$366
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$353
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$354
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$355
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$356
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$359
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$360
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$361
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$362
  end
  cell $specify2 $auto$liberty.cc:737:execute$367
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$368
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$369
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$366
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a21oi_2
  wire $auto$rtlil.cc:2976:NotGate$371
  wire $auto$rtlil.cc:2976:NotGate$373
  wire $auto$rtlil.cc:2976:NotGate$377
  wire $auto$rtlil.cc:2976:NotGate$379
  wire $auto$rtlil.cc:2977:AndGate$375
  wire $auto$rtlil.cc:2977:AndGate$381
  wire $auto$rtlil.cc:2979:OrGate$383
  attribute \capacitance "0.0052600000"
  wire input 2 \A1
  attribute \capacitance "0.0054200000"
  wire input 3 \A2
  attribute \capacitance "0.0042900000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$374
    connect \A $auto$rtlil.cc:2976:NotGate$371
    connect \B $auto$rtlil.cc:2976:NotGate$373
    connect \Y $auto$rtlil.cc:2977:AndGate$375
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$380
    connect \A $auto$rtlil.cc:2976:NotGate$377
    connect \B $auto$rtlil.cc:2976:NotGate$379
    connect \Y $auto$rtlil.cc:2977:AndGate$381
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$382
    connect \A $auto$rtlil.cc:2977:AndGate$375
    connect \B $auto$rtlil.cc:2977:AndGate$381
    connect \Y $auto$rtlil.cc:2979:OrGate$383
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$370
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$371
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$372
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$373
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$376
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$377
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$378
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$379
  end
  cell $specify2 $auto$liberty.cc:737:execute$384
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$385
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$386
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$383
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "20.779200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a21oi_4
  wire $auto$rtlil.cc:2976:NotGate$388
  wire $auto$rtlil.cc:2976:NotGate$390
  wire $auto$rtlil.cc:2976:NotGate$394
  wire $auto$rtlil.cc:2976:NotGate$396
  wire $auto$rtlil.cc:2977:AndGate$392
  wire $auto$rtlil.cc:2977:AndGate$398
  wire $auto$rtlil.cc:2979:OrGate$400
  attribute \capacitance "0.0105200000"
  wire input 2 \A1
  attribute \capacitance "0.0099500000"
  wire input 3 \A2
  attribute \capacitance "0.0083600000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$391
    connect \A $auto$rtlil.cc:2976:NotGate$388
    connect \B $auto$rtlil.cc:2976:NotGate$390
    connect \Y $auto$rtlil.cc:2977:AndGate$392
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$397
    connect \A $auto$rtlil.cc:2976:NotGate$394
    connect \B $auto$rtlil.cc:2976:NotGate$396
    connect \Y $auto$rtlil.cc:2977:AndGate$398
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$399
    connect \A $auto$rtlil.cc:2977:AndGate$392
    connect \B $auto$rtlil.cc:2977:AndGate$398
    connect \Y $auto$rtlil.cc:2979:OrGate$400
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$387
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$388
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$389
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$390
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$393
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$394
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$395
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$396
  end
  cell $specify2 $auto$liberty.cc:737:execute$401
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$402
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$403
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$400
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.385600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a221o_1
  wire $auto$rtlil.cc:2977:AndGate$405
  wire $auto$rtlil.cc:2977:AndGate$407
  wire $auto$rtlil.cc:2979:OrGate$409
  wire $auto$rtlil.cc:2979:OrGate$411
  attribute \capacitance "0.0026200000"
  wire input 2 \A1
  attribute \capacitance "0.0027300000"
  wire input 3 \A2
  attribute \capacitance "0.0026900000"
  wire input 4 \B1
  attribute \capacitance "0.0026400000"
  wire input 6 \B2
  attribute \capacitance "0.0027200000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$404
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$405
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$406
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$407
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$408
    connect \A $auto$rtlil.cc:2977:AndGate$405
    connect \B $auto$rtlil.cc:2977:AndGate$407
    connect \Y $auto$rtlil.cc:2979:OrGate$409
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$410
    connect \A $auto$rtlil.cc:2979:OrGate$409
    connect \B \C1
    connect \Y $auto$rtlil.cc:2979:OrGate$411
  end
  cell $specify2 $auto$liberty.cc:737:execute$412
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$413
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$414
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$415
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$416
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$411
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.385600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a221o_2
  wire $auto$rtlil.cc:2977:AndGate$418
  wire $auto$rtlil.cc:2977:AndGate$420
  wire $auto$rtlil.cc:2979:OrGate$422
  wire $auto$rtlil.cc:2979:OrGate$424
  attribute \capacitance "0.0027500000"
  wire input 2 \A1
  attribute \capacitance "0.0027900000"
  wire input 3 \A2
  attribute \capacitance "0.0028100000"
  wire input 4 \B1
  attribute \capacitance "0.0028000000"
  wire input 6 \B2
  attribute \capacitance "0.0029000000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$417
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$418
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$419
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$420
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$421
    connect \A $auto$rtlil.cc:2977:AndGate$418
    connect \B $auto$rtlil.cc:2977:AndGate$420
    connect \Y $auto$rtlil.cc:2979:OrGate$422
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$423
    connect \A $auto$rtlil.cc:2979:OrGate$422
    connect \B \C1
    connect \Y $auto$rtlil.cc:2979:OrGate$424
  end
  cell $specify2 $auto$liberty.cc:737:execute$425
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$426
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$427
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$428
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$429
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$424
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "31.968000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a221o_4
  wire $auto$rtlil.cc:2977:AndGate$431
  wire $auto$rtlil.cc:2977:AndGate$433
  wire $auto$rtlil.cc:2979:OrGate$435
  wire $auto$rtlil.cc:2979:OrGate$437
  attribute \capacitance "0.0049200000"
  wire input 2 \A1
  attribute \capacitance "0.0048900000"
  wire input 3 \A2
  attribute \capacitance "0.0050100000"
  wire input 4 \B1
  attribute \capacitance "0.0050400000"
  wire input 6 \B2
  attribute \capacitance "0.0051400000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$430
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$431
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$432
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$433
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$434
    connect \A $auto$rtlil.cc:2977:AndGate$431
    connect \B $auto$rtlil.cc:2977:AndGate$433
    connect \Y $auto$rtlil.cc:2979:OrGate$435
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$436
    connect \A $auto$rtlil.cc:2979:OrGate$435
    connect \B \C1
    connect \Y $auto$rtlil.cc:2979:OrGate$437
  end
  cell $specify2 $auto$liberty.cc:737:execute$438
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$439
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$440
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$441
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$442
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$437
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a221oi_1
  wire $auto$rtlil.cc:2976:NotGate$444
  wire $auto$rtlil.cc:2976:NotGate$446
  wire $auto$rtlil.cc:2976:NotGate$450
  wire $auto$rtlil.cc:2976:NotGate$454
  wire $auto$rtlil.cc:2976:NotGate$456
  wire $auto$rtlil.cc:2976:NotGate$460
  wire $auto$rtlil.cc:2976:NotGate$466
  wire $auto$rtlil.cc:2976:NotGate$468
  wire $auto$rtlil.cc:2976:NotGate$472
  wire $auto$rtlil.cc:2976:NotGate$478
  wire $auto$rtlil.cc:2976:NotGate$480
  wire $auto$rtlil.cc:2976:NotGate$484
  wire $auto$rtlil.cc:2977:AndGate$448
  wire $auto$rtlil.cc:2977:AndGate$452
  wire $auto$rtlil.cc:2977:AndGate$458
  wire $auto$rtlil.cc:2977:AndGate$462
  wire $auto$rtlil.cc:2977:AndGate$470
  wire $auto$rtlil.cc:2977:AndGate$474
  wire $auto$rtlil.cc:2977:AndGate$482
  wire $auto$rtlil.cc:2977:AndGate$486
  wire $auto$rtlil.cc:2979:OrGate$464
  wire $auto$rtlil.cc:2979:OrGate$476
  wire $auto$rtlil.cc:2979:OrGate$488
  attribute \capacitance "0.0027900000"
  wire input 2 \A1
  attribute \capacitance "0.0027400000"
  wire input 3 \A2
  attribute \capacitance "0.0031000000"
  wire input 4 \B1
  attribute \capacitance "0.0031000000"
  wire input 6 \B2
  attribute \capacitance "0.0031100000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$447
    connect \A $auto$rtlil.cc:2976:NotGate$444
    connect \B $auto$rtlil.cc:2976:NotGate$446
    connect \Y $auto$rtlil.cc:2977:AndGate$448
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$451
    connect \A $auto$rtlil.cc:2977:AndGate$448
    connect \B $auto$rtlil.cc:2976:NotGate$450
    connect \Y $auto$rtlil.cc:2977:AndGate$452
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$457
    connect \A $auto$rtlil.cc:2976:NotGate$454
    connect \B $auto$rtlil.cc:2976:NotGate$456
    connect \Y $auto$rtlil.cc:2977:AndGate$458
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$461
    connect \A $auto$rtlil.cc:2977:AndGate$458
    connect \B $auto$rtlil.cc:2976:NotGate$460
    connect \Y $auto$rtlil.cc:2977:AndGate$462
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$469
    connect \A $auto$rtlil.cc:2976:NotGate$466
    connect \B $auto$rtlil.cc:2976:NotGate$468
    connect \Y $auto$rtlil.cc:2977:AndGate$470
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$473
    connect \A $auto$rtlil.cc:2977:AndGate$470
    connect \B $auto$rtlil.cc:2976:NotGate$472
    connect \Y $auto$rtlil.cc:2977:AndGate$474
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$481
    connect \A $auto$rtlil.cc:2976:NotGate$478
    connect \B $auto$rtlil.cc:2976:NotGate$480
    connect \Y $auto$rtlil.cc:2977:AndGate$482
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$485
    connect \A $auto$rtlil.cc:2977:AndGate$482
    connect \B $auto$rtlil.cc:2976:NotGate$484
    connect \Y $auto$rtlil.cc:2977:AndGate$486
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$463
    connect \A $auto$rtlil.cc:2977:AndGate$452
    connect \B $auto$rtlil.cc:2977:AndGate$462
    connect \Y $auto$rtlil.cc:2979:OrGate$464
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$475
    connect \A $auto$rtlil.cc:2979:OrGate$464
    connect \B $auto$rtlil.cc:2977:AndGate$474
    connect \Y $auto$rtlil.cc:2979:OrGate$476
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$487
    connect \A $auto$rtlil.cc:2979:OrGate$476
    connect \B $auto$rtlil.cc:2977:AndGate$486
    connect \Y $auto$rtlil.cc:2979:OrGate$488
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$443
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$444
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$445
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$446
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$449
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$450
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$453
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$454
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$455
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$456
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$459
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$460
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$465
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$466
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$467
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$468
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$471
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$472
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$477
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$478
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$479
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$480
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$483
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$484
  end
  cell $specify2 $auto$liberty.cc:737:execute$489
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$490
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$491
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$492
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$493
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$488
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "19.180800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a221oi_2
  wire $auto$rtlil.cc:2976:NotGate$495
  wire $auto$rtlil.cc:2976:NotGate$497
  wire $auto$rtlil.cc:2976:NotGate$501
  wire $auto$rtlil.cc:2976:NotGate$505
  wire $auto$rtlil.cc:2976:NotGate$507
  wire $auto$rtlil.cc:2976:NotGate$511
  wire $auto$rtlil.cc:2976:NotGate$517
  wire $auto$rtlil.cc:2976:NotGate$519
  wire $auto$rtlil.cc:2976:NotGate$523
  wire $auto$rtlil.cc:2976:NotGate$529
  wire $auto$rtlil.cc:2976:NotGate$531
  wire $auto$rtlil.cc:2976:NotGate$535
  wire $auto$rtlil.cc:2977:AndGate$499
  wire $auto$rtlil.cc:2977:AndGate$503
  wire $auto$rtlil.cc:2977:AndGate$509
  wire $auto$rtlil.cc:2977:AndGate$513
  wire $auto$rtlil.cc:2977:AndGate$521
  wire $auto$rtlil.cc:2977:AndGate$525
  wire $auto$rtlil.cc:2977:AndGate$533
  wire $auto$rtlil.cc:2977:AndGate$537
  wire $auto$rtlil.cc:2979:OrGate$515
  wire $auto$rtlil.cc:2979:OrGate$527
  wire $auto$rtlil.cc:2979:OrGate$539
  attribute \capacitance "0.0063900000"
  wire input 2 \A1
  attribute \capacitance "0.0054400000"
  wire input 3 \A2
  attribute \capacitance "0.0058900000"
  wire input 4 \B1
  attribute \capacitance "0.0054300000"
  wire input 6 \B2
  attribute \capacitance "0.0055800000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$498
    connect \A $auto$rtlil.cc:2976:NotGate$495
    connect \B $auto$rtlil.cc:2976:NotGate$497
    connect \Y $auto$rtlil.cc:2977:AndGate$499
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$502
    connect \A $auto$rtlil.cc:2977:AndGate$499
    connect \B $auto$rtlil.cc:2976:NotGate$501
    connect \Y $auto$rtlil.cc:2977:AndGate$503
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$508
    connect \A $auto$rtlil.cc:2976:NotGate$505
    connect \B $auto$rtlil.cc:2976:NotGate$507
    connect \Y $auto$rtlil.cc:2977:AndGate$509
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$512
    connect \A $auto$rtlil.cc:2977:AndGate$509
    connect \B $auto$rtlil.cc:2976:NotGate$511
    connect \Y $auto$rtlil.cc:2977:AndGate$513
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$520
    connect \A $auto$rtlil.cc:2976:NotGate$517
    connect \B $auto$rtlil.cc:2976:NotGate$519
    connect \Y $auto$rtlil.cc:2977:AndGate$521
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$524
    connect \A $auto$rtlil.cc:2977:AndGate$521
    connect \B $auto$rtlil.cc:2976:NotGate$523
    connect \Y $auto$rtlil.cc:2977:AndGate$525
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$532
    connect \A $auto$rtlil.cc:2976:NotGate$529
    connect \B $auto$rtlil.cc:2976:NotGate$531
    connect \Y $auto$rtlil.cc:2977:AndGate$533
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$536
    connect \A $auto$rtlil.cc:2977:AndGate$533
    connect \B $auto$rtlil.cc:2976:NotGate$535
    connect \Y $auto$rtlil.cc:2977:AndGate$537
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$514
    connect \A $auto$rtlil.cc:2977:AndGate$503
    connect \B $auto$rtlil.cc:2977:AndGate$513
    connect \Y $auto$rtlil.cc:2979:OrGate$515
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$526
    connect \A $auto$rtlil.cc:2979:OrGate$515
    connect \B $auto$rtlil.cc:2977:AndGate$525
    connect \Y $auto$rtlil.cc:2979:OrGate$527
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$538
    connect \A $auto$rtlil.cc:2979:OrGate$527
    connect \B $auto$rtlil.cc:2977:AndGate$537
    connect \Y $auto$rtlil.cc:2979:OrGate$539
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$494
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$495
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$496
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$497
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$500
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$501
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$504
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$505
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$506
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$507
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$510
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$511
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$516
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$517
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$518
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$519
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$522
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$523
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$528
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$529
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$530
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$531
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$534
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$535
  end
  cell $specify2 $auto$liberty.cc:737:execute$540
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$541
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$542
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$543
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$544
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$539
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "35.164800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a221oi_4
  wire $auto$rtlil.cc:2976:NotGate$546
  wire $auto$rtlil.cc:2976:NotGate$548
  wire $auto$rtlil.cc:2976:NotGate$552
  wire $auto$rtlil.cc:2976:NotGate$556
  wire $auto$rtlil.cc:2976:NotGate$558
  wire $auto$rtlil.cc:2976:NotGate$562
  wire $auto$rtlil.cc:2976:NotGate$568
  wire $auto$rtlil.cc:2976:NotGate$570
  wire $auto$rtlil.cc:2976:NotGate$574
  wire $auto$rtlil.cc:2976:NotGate$580
  wire $auto$rtlil.cc:2976:NotGate$582
  wire $auto$rtlil.cc:2976:NotGate$586
  wire $auto$rtlil.cc:2977:AndGate$550
  wire $auto$rtlil.cc:2977:AndGate$554
  wire $auto$rtlil.cc:2977:AndGate$560
  wire $auto$rtlil.cc:2977:AndGate$564
  wire $auto$rtlil.cc:2977:AndGate$572
  wire $auto$rtlil.cc:2977:AndGate$576
  wire $auto$rtlil.cc:2977:AndGate$584
  wire $auto$rtlil.cc:2977:AndGate$588
  wire $auto$rtlil.cc:2979:OrGate$566
  wire $auto$rtlil.cc:2979:OrGate$578
  wire $auto$rtlil.cc:2979:OrGate$590
  attribute \capacitance "0.0109700000"
  wire input 2 \A1
  attribute \capacitance "0.0111300000"
  wire input 3 \A2
  attribute \capacitance "0.0106800000"
  wire input 4 \B1
  attribute \capacitance "0.0104700000"
  wire input 6 \B2
  attribute \capacitance "0.0111600000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$549
    connect \A $auto$rtlil.cc:2976:NotGate$546
    connect \B $auto$rtlil.cc:2976:NotGate$548
    connect \Y $auto$rtlil.cc:2977:AndGate$550
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$553
    connect \A $auto$rtlil.cc:2977:AndGate$550
    connect \B $auto$rtlil.cc:2976:NotGate$552
    connect \Y $auto$rtlil.cc:2977:AndGate$554
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$559
    connect \A $auto$rtlil.cc:2976:NotGate$556
    connect \B $auto$rtlil.cc:2976:NotGate$558
    connect \Y $auto$rtlil.cc:2977:AndGate$560
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$563
    connect \A $auto$rtlil.cc:2977:AndGate$560
    connect \B $auto$rtlil.cc:2976:NotGate$562
    connect \Y $auto$rtlil.cc:2977:AndGate$564
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$571
    connect \A $auto$rtlil.cc:2976:NotGate$568
    connect \B $auto$rtlil.cc:2976:NotGate$570
    connect \Y $auto$rtlil.cc:2977:AndGate$572
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$575
    connect \A $auto$rtlil.cc:2977:AndGate$572
    connect \B $auto$rtlil.cc:2976:NotGate$574
    connect \Y $auto$rtlil.cc:2977:AndGate$576
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$583
    connect \A $auto$rtlil.cc:2976:NotGate$580
    connect \B $auto$rtlil.cc:2976:NotGate$582
    connect \Y $auto$rtlil.cc:2977:AndGate$584
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$587
    connect \A $auto$rtlil.cc:2977:AndGate$584
    connect \B $auto$rtlil.cc:2976:NotGate$586
    connect \Y $auto$rtlil.cc:2977:AndGate$588
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$565
    connect \A $auto$rtlil.cc:2977:AndGate$554
    connect \B $auto$rtlil.cc:2977:AndGate$564
    connect \Y $auto$rtlil.cc:2979:OrGate$566
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$577
    connect \A $auto$rtlil.cc:2979:OrGate$566
    connect \B $auto$rtlil.cc:2977:AndGate$576
    connect \Y $auto$rtlil.cc:2979:OrGate$578
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$589
    connect \A $auto$rtlil.cc:2979:OrGate$578
    connect \B $auto$rtlil.cc:2977:AndGate$588
    connect \Y $auto$rtlil.cc:2979:OrGate$590
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$545
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$546
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$547
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$548
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$551
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$552
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$555
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$556
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$557
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$558
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$561
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$562
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$567
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$568
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$569
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$570
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$573
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$574
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$579
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$580
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$581
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$582
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$585
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$586
  end
  cell $specify2 $auto$liberty.cc:737:execute$591
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$592
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$593
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$594
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$595
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$590
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.984000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a222o_1
  wire $auto$rtlil.cc:2977:AndGate$597
  wire $auto$rtlil.cc:2977:AndGate$599
  wire $auto$rtlil.cc:2977:AndGate$603
  wire $auto$rtlil.cc:2979:OrGate$601
  wire $auto$rtlil.cc:2979:OrGate$605
  attribute \capacitance "0.0025700000"
  wire input 2 \A1
  attribute \capacitance "0.0026100000"
  wire input 3 \A2
  attribute \capacitance "0.0029000000"
  wire input 4 \B1
  attribute \capacitance "0.0026200000"
  wire input 6 \B2
  attribute \capacitance "0.0026700000"
  wire input 5 \C1
  attribute \capacitance "0.0026100000"
  wire input 7 \C2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$596
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$597
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$598
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$599
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$602
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$603
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$600
    connect \A $auto$rtlil.cc:2977:AndGate$597
    connect \B $auto$rtlil.cc:2977:AndGate$599
    connect \Y $auto$rtlil.cc:2979:OrGate$601
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$604
    connect \A $auto$rtlil.cc:2979:OrGate$601
    connect \B $auto$rtlil.cc:2977:AndGate$603
    connect \Y $auto$rtlil.cc:2979:OrGate$605
  end
  cell $specify2 $auto$liberty.cc:737:execute$606
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$607
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$608
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$609
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$610
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$611
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$605
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "17.582400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a222o_2
  wire $auto$rtlil.cc:2977:AndGate$613
  wire $auto$rtlil.cc:2977:AndGate$615
  wire $auto$rtlil.cc:2977:AndGate$619
  wire $auto$rtlil.cc:2979:OrGate$617
  wire $auto$rtlil.cc:2979:OrGate$621
  attribute \capacitance "0.0025600000"
  wire input 2 \A1
  attribute \capacitance "0.0025000000"
  wire input 3 \A2
  attribute \capacitance "0.0025600000"
  wire input 4 \B1
  attribute \capacitance "0.0026600000"
  wire input 6 \B2
  attribute \capacitance "0.0026200000"
  wire input 5 \C1
  attribute \capacitance "0.0029400000"
  wire input 7 \C2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$612
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:2977:AndGate$613
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$614
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$615
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$618
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$619
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$616
    connect \A $auto$rtlil.cc:2977:AndGate$613
    connect \B $auto$rtlil.cc:2977:AndGate$615
    connect \Y $auto$rtlil.cc:2979:OrGate$617
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$620
    connect \A $auto$rtlil.cc:2979:OrGate$617
    connect \B $auto$rtlil.cc:2977:AndGate$619
    connect \Y $auto$rtlil.cc:2979:OrGate$621
  end
  cell $specify2 $auto$liberty.cc:737:execute$622
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$623
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$624
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$625
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$626
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$627
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$621
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.385600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a222oi_1
  wire $auto$rtlil.cc:2976:NotGate$629
  wire $auto$rtlil.cc:2976:NotGate$631
  wire $auto$rtlil.cc:2976:NotGate$635
  wire $auto$rtlil.cc:2976:NotGate$639
  wire $auto$rtlil.cc:2976:NotGate$641
  wire $auto$rtlil.cc:2976:NotGate$645
  wire $auto$rtlil.cc:2976:NotGate$651
  wire $auto$rtlil.cc:2976:NotGate$653
  wire $auto$rtlil.cc:2976:NotGate$657
  wire $auto$rtlil.cc:2976:NotGate$663
  wire $auto$rtlil.cc:2976:NotGate$665
  wire $auto$rtlil.cc:2976:NotGate$669
  wire $auto$rtlil.cc:2976:NotGate$675
  wire $auto$rtlil.cc:2976:NotGate$677
  wire $auto$rtlil.cc:2976:NotGate$681
  wire $auto$rtlil.cc:2976:NotGate$687
  wire $auto$rtlil.cc:2976:NotGate$689
  wire $auto$rtlil.cc:2976:NotGate$693
  wire $auto$rtlil.cc:2976:NotGate$699
  wire $auto$rtlil.cc:2976:NotGate$701
  wire $auto$rtlil.cc:2976:NotGate$705
  wire $auto$rtlil.cc:2976:NotGate$711
  wire $auto$rtlil.cc:2976:NotGate$713
  wire $auto$rtlil.cc:2976:NotGate$717
  wire $auto$rtlil.cc:2977:AndGate$633
  wire $auto$rtlil.cc:2977:AndGate$637
  wire $auto$rtlil.cc:2977:AndGate$643
  wire $auto$rtlil.cc:2977:AndGate$647
  wire $auto$rtlil.cc:2977:AndGate$655
  wire $auto$rtlil.cc:2977:AndGate$659
  wire $auto$rtlil.cc:2977:AndGate$667
  wire $auto$rtlil.cc:2977:AndGate$671
  wire $auto$rtlil.cc:2977:AndGate$679
  wire $auto$rtlil.cc:2977:AndGate$683
  wire $auto$rtlil.cc:2977:AndGate$691
  wire $auto$rtlil.cc:2977:AndGate$695
  wire $auto$rtlil.cc:2977:AndGate$703
  wire $auto$rtlil.cc:2977:AndGate$707
  wire $auto$rtlil.cc:2977:AndGate$715
  wire $auto$rtlil.cc:2977:AndGate$719
  wire $auto$rtlil.cc:2979:OrGate$649
  wire $auto$rtlil.cc:2979:OrGate$661
  wire $auto$rtlil.cc:2979:OrGate$673
  wire $auto$rtlil.cc:2979:OrGate$685
  wire $auto$rtlil.cc:2979:OrGate$697
  wire $auto$rtlil.cc:2979:OrGate$709
  wire $auto$rtlil.cc:2979:OrGate$721
  attribute \capacitance "0.0030400000"
  wire input 2 \A1
  attribute \capacitance "0.0027200000"
  wire input 3 \A2
  attribute \capacitance "0.0029300000"
  wire input 4 \B1
  attribute \capacitance "0.0026900000"
  wire input 6 \B2
  attribute \capacitance "0.0028500000"
  wire input 5 \C1
  attribute \capacitance "0.0027600000"
  wire input 7 \C2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$632
    connect \A $auto$rtlil.cc:2976:NotGate$629
    connect \B $auto$rtlil.cc:2976:NotGate$631
    connect \Y $auto$rtlil.cc:2977:AndGate$633
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$636
    connect \A $auto$rtlil.cc:2977:AndGate$633
    connect \B $auto$rtlil.cc:2976:NotGate$635
    connect \Y $auto$rtlil.cc:2977:AndGate$637
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$642
    connect \A $auto$rtlil.cc:2976:NotGate$639
    connect \B $auto$rtlil.cc:2976:NotGate$641
    connect \Y $auto$rtlil.cc:2977:AndGate$643
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$646
    connect \A $auto$rtlil.cc:2977:AndGate$643
    connect \B $auto$rtlil.cc:2976:NotGate$645
    connect \Y $auto$rtlil.cc:2977:AndGate$647
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$654
    connect \A $auto$rtlil.cc:2976:NotGate$651
    connect \B $auto$rtlil.cc:2976:NotGate$653
    connect \Y $auto$rtlil.cc:2977:AndGate$655
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$658
    connect \A $auto$rtlil.cc:2977:AndGate$655
    connect \B $auto$rtlil.cc:2976:NotGate$657
    connect \Y $auto$rtlil.cc:2977:AndGate$659
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$666
    connect \A $auto$rtlil.cc:2976:NotGate$663
    connect \B $auto$rtlil.cc:2976:NotGate$665
    connect \Y $auto$rtlil.cc:2977:AndGate$667
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$670
    connect \A $auto$rtlil.cc:2977:AndGate$667
    connect \B $auto$rtlil.cc:2976:NotGate$669
    connect \Y $auto$rtlil.cc:2977:AndGate$671
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$678
    connect \A $auto$rtlil.cc:2976:NotGate$675
    connect \B $auto$rtlil.cc:2976:NotGate$677
    connect \Y $auto$rtlil.cc:2977:AndGate$679
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$682
    connect \A $auto$rtlil.cc:2977:AndGate$679
    connect \B $auto$rtlil.cc:2976:NotGate$681
    connect \Y $auto$rtlil.cc:2977:AndGate$683
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$690
    connect \A $auto$rtlil.cc:2976:NotGate$687
    connect \B $auto$rtlil.cc:2976:NotGate$689
    connect \Y $auto$rtlil.cc:2977:AndGate$691
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$694
    connect \A $auto$rtlil.cc:2977:AndGate$691
    connect \B $auto$rtlil.cc:2976:NotGate$693
    connect \Y $auto$rtlil.cc:2977:AndGate$695
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$702
    connect \A $auto$rtlil.cc:2976:NotGate$699
    connect \B $auto$rtlil.cc:2976:NotGate$701
    connect \Y $auto$rtlil.cc:2977:AndGate$703
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$706
    connect \A $auto$rtlil.cc:2977:AndGate$703
    connect \B $auto$rtlil.cc:2976:NotGate$705
    connect \Y $auto$rtlil.cc:2977:AndGate$707
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$714
    connect \A $auto$rtlil.cc:2976:NotGate$711
    connect \B $auto$rtlil.cc:2976:NotGate$713
    connect \Y $auto$rtlil.cc:2977:AndGate$715
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$718
    connect \A $auto$rtlil.cc:2977:AndGate$715
    connect \B $auto$rtlil.cc:2976:NotGate$717
    connect \Y $auto$rtlil.cc:2977:AndGate$719
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$648
    connect \A $auto$rtlil.cc:2977:AndGate$637
    connect \B $auto$rtlil.cc:2977:AndGate$647
    connect \Y $auto$rtlil.cc:2979:OrGate$649
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$660
    connect \A $auto$rtlil.cc:2979:OrGate$649
    connect \B $auto$rtlil.cc:2977:AndGate$659
    connect \Y $auto$rtlil.cc:2979:OrGate$661
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$672
    connect \A $auto$rtlil.cc:2979:OrGate$661
    connect \B $auto$rtlil.cc:2977:AndGate$671
    connect \Y $auto$rtlil.cc:2979:OrGate$673
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$684
    connect \A $auto$rtlil.cc:2979:OrGate$673
    connect \B $auto$rtlil.cc:2977:AndGate$683
    connect \Y $auto$rtlil.cc:2979:OrGate$685
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$696
    connect \A $auto$rtlil.cc:2979:OrGate$685
    connect \B $auto$rtlil.cc:2977:AndGate$695
    connect \Y $auto$rtlil.cc:2979:OrGate$697
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$708
    connect \A $auto$rtlil.cc:2979:OrGate$697
    connect \B $auto$rtlil.cc:2977:AndGate$707
    connect \Y $auto$rtlil.cc:2979:OrGate$709
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$720
    connect \A $auto$rtlil.cc:2979:OrGate$709
    connect \B $auto$rtlil.cc:2977:AndGate$719
    connect \Y $auto$rtlil.cc:2979:OrGate$721
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$628
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$629
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$630
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$631
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$634
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$635
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$638
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$639
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$640
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$641
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$644
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$645
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$650
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$651
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$652
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$653
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$656
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$657
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$662
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$663
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$664
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$665
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$668
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$669
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$674
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$675
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$676
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$677
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$680
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$681
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$686
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$687
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$688
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$689
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$692
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$693
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$698
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$699
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$700
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$701
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$704
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$705
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$710
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$711
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$712
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$713
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$716
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$717
  end
  cell $specify2 $auto$liberty.cc:737:execute$722
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$723
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$724
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$725
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$726
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$727
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$721
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "22.377600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a222oi_2
  wire $auto$rtlil.cc:2976:NotGate$729
  wire $auto$rtlil.cc:2976:NotGate$731
  wire $auto$rtlil.cc:2976:NotGate$735
  wire $auto$rtlil.cc:2976:NotGate$739
  wire $auto$rtlil.cc:2976:NotGate$741
  wire $auto$rtlil.cc:2976:NotGate$745
  wire $auto$rtlil.cc:2976:NotGate$751
  wire $auto$rtlil.cc:2976:NotGate$753
  wire $auto$rtlil.cc:2976:NotGate$757
  wire $auto$rtlil.cc:2976:NotGate$763
  wire $auto$rtlil.cc:2976:NotGate$765
  wire $auto$rtlil.cc:2976:NotGate$769
  wire $auto$rtlil.cc:2976:NotGate$775
  wire $auto$rtlil.cc:2976:NotGate$777
  wire $auto$rtlil.cc:2976:NotGate$781
  wire $auto$rtlil.cc:2976:NotGate$787
  wire $auto$rtlil.cc:2976:NotGate$789
  wire $auto$rtlil.cc:2976:NotGate$793
  wire $auto$rtlil.cc:2976:NotGate$799
  wire $auto$rtlil.cc:2976:NotGate$801
  wire $auto$rtlil.cc:2976:NotGate$805
  wire $auto$rtlil.cc:2976:NotGate$811
  wire $auto$rtlil.cc:2976:NotGate$813
  wire $auto$rtlil.cc:2976:NotGate$817
  wire $auto$rtlil.cc:2977:AndGate$733
  wire $auto$rtlil.cc:2977:AndGate$737
  wire $auto$rtlil.cc:2977:AndGate$743
  wire $auto$rtlil.cc:2977:AndGate$747
  wire $auto$rtlil.cc:2977:AndGate$755
  wire $auto$rtlil.cc:2977:AndGate$759
  wire $auto$rtlil.cc:2977:AndGate$767
  wire $auto$rtlil.cc:2977:AndGate$771
  wire $auto$rtlil.cc:2977:AndGate$779
  wire $auto$rtlil.cc:2977:AndGate$783
  wire $auto$rtlil.cc:2977:AndGate$791
  wire $auto$rtlil.cc:2977:AndGate$795
  wire $auto$rtlil.cc:2977:AndGate$803
  wire $auto$rtlil.cc:2977:AndGate$807
  wire $auto$rtlil.cc:2977:AndGate$815
  wire $auto$rtlil.cc:2977:AndGate$819
  wire $auto$rtlil.cc:2979:OrGate$749
  wire $auto$rtlil.cc:2979:OrGate$761
  wire $auto$rtlil.cc:2979:OrGate$773
  wire $auto$rtlil.cc:2979:OrGate$785
  wire $auto$rtlil.cc:2979:OrGate$797
  wire $auto$rtlil.cc:2979:OrGate$809
  wire $auto$rtlil.cc:2979:OrGate$821
  attribute \capacitance "0.0056200000"
  wire input 2 \A1
  attribute \capacitance "0.0048100000"
  wire input 3 \A2
  attribute \capacitance "0.0054900000"
  wire input 4 \B1
  attribute \capacitance "0.0049300000"
  wire input 6 \B2
  attribute \capacitance "0.0048500000"
  wire input 5 \C1
  attribute \capacitance "0.0057700000"
  wire input 7 \C2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$732
    connect \A $auto$rtlil.cc:2976:NotGate$729
    connect \B $auto$rtlil.cc:2976:NotGate$731
    connect \Y $auto$rtlil.cc:2977:AndGate$733
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$736
    connect \A $auto$rtlil.cc:2977:AndGate$733
    connect \B $auto$rtlil.cc:2976:NotGate$735
    connect \Y $auto$rtlil.cc:2977:AndGate$737
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$742
    connect \A $auto$rtlil.cc:2976:NotGate$739
    connect \B $auto$rtlil.cc:2976:NotGate$741
    connect \Y $auto$rtlil.cc:2977:AndGate$743
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$746
    connect \A $auto$rtlil.cc:2977:AndGate$743
    connect \B $auto$rtlil.cc:2976:NotGate$745
    connect \Y $auto$rtlil.cc:2977:AndGate$747
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$754
    connect \A $auto$rtlil.cc:2976:NotGate$751
    connect \B $auto$rtlil.cc:2976:NotGate$753
    connect \Y $auto$rtlil.cc:2977:AndGate$755
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$758
    connect \A $auto$rtlil.cc:2977:AndGate$755
    connect \B $auto$rtlil.cc:2976:NotGate$757
    connect \Y $auto$rtlil.cc:2977:AndGate$759
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$766
    connect \A $auto$rtlil.cc:2976:NotGate$763
    connect \B $auto$rtlil.cc:2976:NotGate$765
    connect \Y $auto$rtlil.cc:2977:AndGate$767
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$770
    connect \A $auto$rtlil.cc:2977:AndGate$767
    connect \B $auto$rtlil.cc:2976:NotGate$769
    connect \Y $auto$rtlil.cc:2977:AndGate$771
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$778
    connect \A $auto$rtlil.cc:2976:NotGate$775
    connect \B $auto$rtlil.cc:2976:NotGate$777
    connect \Y $auto$rtlil.cc:2977:AndGate$779
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$782
    connect \A $auto$rtlil.cc:2977:AndGate$779
    connect \B $auto$rtlil.cc:2976:NotGate$781
    connect \Y $auto$rtlil.cc:2977:AndGate$783
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$790
    connect \A $auto$rtlil.cc:2976:NotGate$787
    connect \B $auto$rtlil.cc:2976:NotGate$789
    connect \Y $auto$rtlil.cc:2977:AndGate$791
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$794
    connect \A $auto$rtlil.cc:2977:AndGate$791
    connect \B $auto$rtlil.cc:2976:NotGate$793
    connect \Y $auto$rtlil.cc:2977:AndGate$795
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$802
    connect \A $auto$rtlil.cc:2976:NotGate$799
    connect \B $auto$rtlil.cc:2976:NotGate$801
    connect \Y $auto$rtlil.cc:2977:AndGate$803
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$806
    connect \A $auto$rtlil.cc:2977:AndGate$803
    connect \B $auto$rtlil.cc:2976:NotGate$805
    connect \Y $auto$rtlil.cc:2977:AndGate$807
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$814
    connect \A $auto$rtlil.cc:2976:NotGate$811
    connect \B $auto$rtlil.cc:2976:NotGate$813
    connect \Y $auto$rtlil.cc:2977:AndGate$815
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$818
    connect \A $auto$rtlil.cc:2977:AndGate$815
    connect \B $auto$rtlil.cc:2976:NotGate$817
    connect \Y $auto$rtlil.cc:2977:AndGate$819
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$748
    connect \A $auto$rtlil.cc:2977:AndGate$737
    connect \B $auto$rtlil.cc:2977:AndGate$747
    connect \Y $auto$rtlil.cc:2979:OrGate$749
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$760
    connect \A $auto$rtlil.cc:2979:OrGate$749
    connect \B $auto$rtlil.cc:2977:AndGate$759
    connect \Y $auto$rtlil.cc:2979:OrGate$761
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$772
    connect \A $auto$rtlil.cc:2979:OrGate$761
    connect \B $auto$rtlil.cc:2977:AndGate$771
    connect \Y $auto$rtlil.cc:2979:OrGate$773
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$784
    connect \A $auto$rtlil.cc:2979:OrGate$773
    connect \B $auto$rtlil.cc:2977:AndGate$783
    connect \Y $auto$rtlil.cc:2979:OrGate$785
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$796
    connect \A $auto$rtlil.cc:2979:OrGate$785
    connect \B $auto$rtlil.cc:2977:AndGate$795
    connect \Y $auto$rtlil.cc:2979:OrGate$797
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$808
    connect \A $auto$rtlil.cc:2979:OrGate$797
    connect \B $auto$rtlil.cc:2977:AndGate$807
    connect \Y $auto$rtlil.cc:2979:OrGate$809
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$820
    connect \A $auto$rtlil.cc:2979:OrGate$809
    connect \B $auto$rtlil.cc:2977:AndGate$819
    connect \Y $auto$rtlil.cc:2979:OrGate$821
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$728
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$729
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$730
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$731
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$734
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$735
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$738
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$739
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$740
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$741
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$744
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$745
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$750
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$751
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$752
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$753
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$756
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$757
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$762
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$763
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$764
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$765
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$768
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$769
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$774
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$775
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$776
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$777
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$780
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$781
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$786
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$787
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$788
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$789
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$792
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$793
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$798
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$799
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$800
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$801
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$804
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$805
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$810
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$811
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$812
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$813
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$816
    connect \A \C2
    connect \Y $auto$rtlil.cc:2976:NotGate$817
  end
  cell $specify2 $auto$liberty.cc:737:execute$822
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$823
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$824
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$825
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$826
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$827
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$821
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.188800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a22o_1
  wire $auto$rtlil.cc:2977:AndGate$829
  wire $auto$rtlil.cc:2977:AndGate$831
  wire $auto$rtlil.cc:2979:OrGate$833
  attribute \capacitance "0.0026900000"
  wire input 2 \A1
  attribute \capacitance "0.0025100000"
  wire input 3 \A2
  attribute \capacitance "0.0026100000"
  wire input 4 \B1
  attribute \capacitance "0.0027600000"
  wire input 5 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$828
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$829
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$830
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$831
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$832
    connect \A $auto$rtlil.cc:2977:AndGate$829
    connect \B $auto$rtlil.cc:2977:AndGate$831
    connect \Y $auto$rtlil.cc:2979:OrGate$833
  end
  cell $specify2 $auto$liberty.cc:737:execute$834
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$835
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$836
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$837
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$833
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a22o_2
  wire $auto$rtlil.cc:2977:AndGate$839
  wire $auto$rtlil.cc:2977:AndGate$841
  wire $auto$rtlil.cc:2979:OrGate$843
  attribute \capacitance "0.0028400000"
  wire input 2 \A1
  attribute \capacitance "0.0026100000"
  wire input 3 \A2
  attribute \capacitance "0.0027800000"
  wire input 4 \B1
  attribute \capacitance "0.0028300000"
  wire input 5 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$838
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$839
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$840
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$841
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$842
    connect \A $auto$rtlil.cc:2977:AndGate$839
    connect \B $auto$rtlil.cc:2977:AndGate$841
    connect \Y $auto$rtlil.cc:2979:OrGate$843
  end
  cell $specify2 $auto$liberty.cc:737:execute$844
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$845
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$846
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$847
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$843
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "23.976000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a22o_4
  wire $auto$rtlil.cc:2977:AndGate$849
  wire $auto$rtlil.cc:2977:AndGate$851
  wire $auto$rtlil.cc:2979:OrGate$853
  attribute \capacitance "0.0047900000"
  wire input 2 \A1
  attribute \capacitance "0.0050600000"
  wire input 3 \A2
  attribute \capacitance "0.0048300000"
  wire input 4 \B1
  attribute \capacitance "0.0057200000"
  wire input 5 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$848
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$849
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$850
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$851
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$852
    connect \A $auto$rtlil.cc:2977:AndGate$849
    connect \B $auto$rtlil.cc:2977:AndGate$851
    connect \Y $auto$rtlil.cc:2979:OrGate$853
  end
  cell $specify2 $auto$liberty.cc:737:execute$854
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$855
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$856
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$857
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$853
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "9.5904000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a22oi_1
  wire $auto$rtlil.cc:2976:NotGate$859
  wire $auto$rtlil.cc:2976:NotGate$861
  wire $auto$rtlil.cc:2976:NotGate$865
  wire $auto$rtlil.cc:2976:NotGate$867
  wire $auto$rtlil.cc:2976:NotGate$873
  wire $auto$rtlil.cc:2976:NotGate$875
  wire $auto$rtlil.cc:2976:NotGate$881
  wire $auto$rtlil.cc:2976:NotGate$883
  wire $auto$rtlil.cc:2977:AndGate$863
  wire $auto$rtlil.cc:2977:AndGate$869
  wire $auto$rtlil.cc:2977:AndGate$877
  wire $auto$rtlil.cc:2977:AndGate$885
  wire $auto$rtlil.cc:2979:OrGate$871
  wire $auto$rtlil.cc:2979:OrGate$879
  wire $auto$rtlil.cc:2979:OrGate$887
  attribute \capacitance "0.0029000000"
  wire input 2 \A1
  attribute \capacitance "0.0027700000"
  wire input 3 \A2
  attribute \capacitance "0.0029300000"
  wire input 4 \B1
  attribute \capacitance "0.0028300000"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$862
    connect \A $auto$rtlil.cc:2976:NotGate$859
    connect \B $auto$rtlil.cc:2976:NotGate$861
    connect \Y $auto$rtlil.cc:2977:AndGate$863
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$868
    connect \A $auto$rtlil.cc:2976:NotGate$865
    connect \B $auto$rtlil.cc:2976:NotGate$867
    connect \Y $auto$rtlil.cc:2977:AndGate$869
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$876
    connect \A $auto$rtlil.cc:2976:NotGate$873
    connect \B $auto$rtlil.cc:2976:NotGate$875
    connect \Y $auto$rtlil.cc:2977:AndGate$877
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$884
    connect \A $auto$rtlil.cc:2976:NotGate$881
    connect \B $auto$rtlil.cc:2976:NotGate$883
    connect \Y $auto$rtlil.cc:2977:AndGate$885
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$870
    connect \A $auto$rtlil.cc:2977:AndGate$863
    connect \B $auto$rtlil.cc:2977:AndGate$869
    connect \Y $auto$rtlil.cc:2979:OrGate$871
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$878
    connect \A $auto$rtlil.cc:2979:OrGate$871
    connect \B $auto$rtlil.cc:2977:AndGate$877
    connect \Y $auto$rtlil.cc:2979:OrGate$879
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$886
    connect \A $auto$rtlil.cc:2979:OrGate$879
    connect \B $auto$rtlil.cc:2977:AndGate$885
    connect \Y $auto$rtlil.cc:2979:OrGate$887
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$858
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$859
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$860
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$861
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$864
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$865
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$866
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$867
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$872
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$873
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$874
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$875
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$880
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$881
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$882
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$883
  end
  cell $specify2 $auto$liberty.cc:737:execute$888
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$889
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$890
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$891
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$887
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.984000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a22oi_2
  wire $auto$rtlil.cc:2976:NotGate$893
  wire $auto$rtlil.cc:2976:NotGate$895
  wire $auto$rtlil.cc:2976:NotGate$899
  wire $auto$rtlil.cc:2976:NotGate$901
  wire $auto$rtlil.cc:2976:NotGate$907
  wire $auto$rtlil.cc:2976:NotGate$909
  wire $auto$rtlil.cc:2976:NotGate$915
  wire $auto$rtlil.cc:2976:NotGate$917
  wire $auto$rtlil.cc:2977:AndGate$897
  wire $auto$rtlil.cc:2977:AndGate$903
  wire $auto$rtlil.cc:2977:AndGate$911
  wire $auto$rtlil.cc:2977:AndGate$919
  wire $auto$rtlil.cc:2979:OrGate$905
  wire $auto$rtlil.cc:2979:OrGate$913
  wire $auto$rtlil.cc:2979:OrGate$921
  attribute \capacitance "0.0063200000"
  wire input 2 \A1
  attribute \capacitance "0.0053400000"
  wire input 3 \A2
  attribute \capacitance "0.0058900000"
  wire input 4 \B1
  attribute \capacitance "0.0053600000"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$896
    connect \A $auto$rtlil.cc:2976:NotGate$893
    connect \B $auto$rtlil.cc:2976:NotGate$895
    connect \Y $auto$rtlil.cc:2977:AndGate$897
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$902
    connect \A $auto$rtlil.cc:2976:NotGate$899
    connect \B $auto$rtlil.cc:2976:NotGate$901
    connect \Y $auto$rtlil.cc:2977:AndGate$903
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$910
    connect \A $auto$rtlil.cc:2976:NotGate$907
    connect \B $auto$rtlil.cc:2976:NotGate$909
    connect \Y $auto$rtlil.cc:2977:AndGate$911
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$918
    connect \A $auto$rtlil.cc:2976:NotGate$915
    connect \B $auto$rtlil.cc:2976:NotGate$917
    connect \Y $auto$rtlil.cc:2977:AndGate$919
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$904
    connect \A $auto$rtlil.cc:2977:AndGate$897
    connect \B $auto$rtlil.cc:2977:AndGate$903
    connect \Y $auto$rtlil.cc:2979:OrGate$905
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$912
    connect \A $auto$rtlil.cc:2979:OrGate$905
    connect \B $auto$rtlil.cc:2977:AndGate$911
    connect \Y $auto$rtlil.cc:2979:OrGate$913
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$920
    connect \A $auto$rtlil.cc:2979:OrGate$913
    connect \B $auto$rtlil.cc:2977:AndGate$919
    connect \Y $auto$rtlil.cc:2979:OrGate$921
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$892
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$893
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$894
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$895
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$898
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$899
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$900
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$901
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$906
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$907
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$908
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$909
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$914
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$915
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$916
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$917
  end
  cell $specify2 $auto$liberty.cc:737:execute$922
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$923
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$924
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$925
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$921
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.172800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a22oi_4
  wire $auto$rtlil.cc:2976:NotGate$927
  wire $auto$rtlil.cc:2976:NotGate$929
  wire $auto$rtlil.cc:2976:NotGate$933
  wire $auto$rtlil.cc:2976:NotGate$935
  wire $auto$rtlil.cc:2976:NotGate$941
  wire $auto$rtlil.cc:2976:NotGate$943
  wire $auto$rtlil.cc:2976:NotGate$949
  wire $auto$rtlil.cc:2976:NotGate$951
  wire $auto$rtlil.cc:2977:AndGate$931
  wire $auto$rtlil.cc:2977:AndGate$937
  wire $auto$rtlil.cc:2977:AndGate$945
  wire $auto$rtlil.cc:2977:AndGate$953
  wire $auto$rtlil.cc:2979:OrGate$939
  wire $auto$rtlil.cc:2979:OrGate$947
  wire $auto$rtlil.cc:2979:OrGate$955
  attribute \capacitance "0.0107300000"
  wire input 2 \A1
  attribute \capacitance "0.0105400000"
  wire input 3 \A2
  attribute \capacitance "0.0109600000"
  wire input 4 \B1
  attribute \capacitance "0.0105900000"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$930
    connect \A $auto$rtlil.cc:2976:NotGate$927
    connect \B $auto$rtlil.cc:2976:NotGate$929
    connect \Y $auto$rtlil.cc:2977:AndGate$931
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$936
    connect \A $auto$rtlil.cc:2976:NotGate$933
    connect \B $auto$rtlil.cc:2976:NotGate$935
    connect \Y $auto$rtlil.cc:2977:AndGate$937
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$944
    connect \A $auto$rtlil.cc:2976:NotGate$941
    connect \B $auto$rtlil.cc:2976:NotGate$943
    connect \Y $auto$rtlil.cc:2977:AndGate$945
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$952
    connect \A $auto$rtlil.cc:2976:NotGate$949
    connect \B $auto$rtlil.cc:2976:NotGate$951
    connect \Y $auto$rtlil.cc:2977:AndGate$953
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$938
    connect \A $auto$rtlil.cc:2977:AndGate$931
    connect \B $auto$rtlil.cc:2977:AndGate$937
    connect \Y $auto$rtlil.cc:2979:OrGate$939
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$946
    connect \A $auto$rtlil.cc:2979:OrGate$939
    connect \B $auto$rtlil.cc:2977:AndGate$945
    connect \Y $auto$rtlil.cc:2979:OrGate$947
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$954
    connect \A $auto$rtlil.cc:2979:OrGate$947
    connect \B $auto$rtlil.cc:2977:AndGate$953
    connect \Y $auto$rtlil.cc:2979:OrGate$955
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$926
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$927
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$928
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$929
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$932
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$933
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$934
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$935
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$940
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$941
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$942
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$943
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$948
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$949
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$950
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$951
  end
  cell $specify2 $auto$liberty.cc:737:execute$956
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$957
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$958
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$959
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$955
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.385600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a2bb2o_1
  wire $auto$rtlil.cc:2976:NotGate$963
  wire $auto$rtlil.cc:2976:NotGate$965
  wire $auto$rtlil.cc:2977:AndGate$961
  wire $auto$rtlil.cc:2977:AndGate$967
  wire $auto$rtlil.cc:2979:OrGate$969
  attribute \capacitance "0.0023300000"
  wire input 4 \A1_N
  attribute \capacitance "0.0024100000"
  wire input 5 \A2_N
  attribute \capacitance "0.0025500000"
  wire input 2 \B1
  attribute \capacitance "0.0024600000"
  wire input 3 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$960
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$961
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$966
    connect \A $auto$rtlil.cc:2976:NotGate$963
    connect \B $auto$rtlil.cc:2976:NotGate$965
    connect \Y $auto$rtlil.cc:2977:AndGate$967
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$968
    connect \A $auto$rtlil.cc:2977:AndGate$961
    connect \B $auto$rtlil.cc:2977:AndGate$967
    connect \Y $auto$rtlil.cc:2979:OrGate$969
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$962
    connect \A \A1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$963
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$964
    connect \A \A2_N
    connect \Y $auto$rtlil.cc:2976:NotGate$965
  end
  cell $specify2 $auto$liberty.cc:737:execute$970
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$971
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$972
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$973
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1_N
  end
  connect \X $auto$rtlil.cc:2979:OrGate$969
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.984000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a2bb2o_2
  wire $auto$rtlil.cc:2976:NotGate$977
  wire $auto$rtlil.cc:2976:NotGate$979
  wire $auto$rtlil.cc:2977:AndGate$975
  wire $auto$rtlil.cc:2977:AndGate$981
  wire $auto$rtlil.cc:2979:OrGate$983
  attribute \capacitance "0.0027200000"
  wire input 4 \A1_N
  attribute \capacitance "0.0025000000"
  wire input 5 \A2_N
  attribute \capacitance "0.0026600000"
  wire input 2 \B1
  attribute \capacitance "0.0030100000"
  wire input 3 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$974
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$975
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$980
    connect \A $auto$rtlil.cc:2976:NotGate$977
    connect \B $auto$rtlil.cc:2976:NotGate$979
    connect \Y $auto$rtlil.cc:2977:AndGate$981
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$982
    connect \A $auto$rtlil.cc:2977:AndGate$975
    connect \B $auto$rtlil.cc:2977:AndGate$981
    connect \Y $auto$rtlil.cc:2979:OrGate$983
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$976
    connect \A \A1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$977
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$978
    connect \A \A2_N
    connect \Y $auto$rtlil.cc:2976:NotGate$979
  end
  cell $specify2 $auto$liberty.cc:737:execute$984
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$985
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$986
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$987
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1_N
  end
  connect \X $auto$rtlil.cc:2979:OrGate$983
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "23.976000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a2bb2o_4
  wire $auto$rtlil.cc:2976:NotGate$991
  wire $auto$rtlil.cc:2976:NotGate$993
  wire $auto$rtlil.cc:2977:AndGate$989
  wire $auto$rtlil.cc:2977:AndGate$995
  wire $auto$rtlil.cc:2979:OrGate$997
  attribute \capacitance "0.0026400000"
  wire input 4 \A1_N
  attribute \capacitance "0.0028200000"
  wire input 5 \A2_N
  attribute \capacitance "0.0047900000"
  wire input 2 \B1
  attribute \capacitance "0.0048000000"
  wire input 3 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$988
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$989
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$994
    connect \A $auto$rtlil.cc:2976:NotGate$991
    connect \B $auto$rtlil.cc:2976:NotGate$993
    connect \Y $auto$rtlil.cc:2977:AndGate$995
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$996
    connect \A $auto$rtlil.cc:2977:AndGate$989
    connect \B $auto$rtlil.cc:2977:AndGate$995
    connect \Y $auto$rtlil.cc:2979:OrGate$997
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$990
    connect \A \A1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$991
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$992
    connect \A \A2_N
    connect \Y $auto$rtlil.cc:2976:NotGate$993
  end
  cell $specify2 $auto$liberty.cc:737:execute$1000
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$1001
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$998
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$999
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$997
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.188800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a2bb2oi_1
  wire $auto$rtlil.cc:2976:NotGate$1003
  wire $auto$rtlil.cc:2976:NotGate$1007
  wire $auto$rtlil.cc:2976:NotGate$1013
  wire $auto$rtlil.cc:2976:NotGate$1019
  wire $auto$rtlil.cc:2977:AndGate$1005
  wire $auto$rtlil.cc:2977:AndGate$1009
  wire $auto$rtlil.cc:2977:AndGate$1015
  wire $auto$rtlil.cc:2977:AndGate$1021
  wire $auto$rtlil.cc:2979:OrGate$1011
  wire $auto$rtlil.cc:2979:OrGate$1017
  wire $auto$rtlil.cc:2979:OrGate$1023
  attribute \capacitance "0.0024100000"
  wire input 4 \A1_N
  attribute \capacitance "0.0026900000"
  wire input 5 \A2_N
  attribute \capacitance "0.0027300000"
  wire input 2 \B1
  attribute \capacitance "0.0030500000"
  wire input 3 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1004
    connect \A \A1_N
    connect \B $auto$rtlil.cc:2976:NotGate$1003
    connect \Y $auto$rtlil.cc:2977:AndGate$1005
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1008
    connect \A \A1_N
    connect \B $auto$rtlil.cc:2976:NotGate$1007
    connect \Y $auto$rtlil.cc:2977:AndGate$1009
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1014
    connect \A \A2_N
    connect \B $auto$rtlil.cc:2976:NotGate$1013
    connect \Y $auto$rtlil.cc:2977:AndGate$1015
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1020
    connect \A \A2_N
    connect \B $auto$rtlil.cc:2976:NotGate$1019
    connect \Y $auto$rtlil.cc:2977:AndGate$1021
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1010
    connect \A $auto$rtlil.cc:2977:AndGate$1005
    connect \B $auto$rtlil.cc:2977:AndGate$1009
    connect \Y $auto$rtlil.cc:2979:OrGate$1011
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1016
    connect \A $auto$rtlil.cc:2979:OrGate$1011
    connect \B $auto$rtlil.cc:2977:AndGate$1015
    connect \Y $auto$rtlil.cc:2979:OrGate$1017
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1022
    connect \A $auto$rtlil.cc:2979:OrGate$1017
    connect \B $auto$rtlil.cc:2977:AndGate$1021
    connect \Y $auto$rtlil.cc:2979:OrGate$1023
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1002
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1003
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1006
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1007
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1012
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1013
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1018
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1019
  end
  cell $specify2 $auto$liberty.cc:737:execute$1024
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1025
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1026
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$1027
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1023
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "17.582400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a2bb2oi_2
  wire $auto$rtlil.cc:2976:NotGate$1029
  wire $auto$rtlil.cc:2976:NotGate$1033
  wire $auto$rtlil.cc:2976:NotGate$1039
  wire $auto$rtlil.cc:2976:NotGate$1045
  wire $auto$rtlil.cc:2977:AndGate$1031
  wire $auto$rtlil.cc:2977:AndGate$1035
  wire $auto$rtlil.cc:2977:AndGate$1041
  wire $auto$rtlil.cc:2977:AndGate$1047
  wire $auto$rtlil.cc:2979:OrGate$1037
  wire $auto$rtlil.cc:2979:OrGate$1043
  wire $auto$rtlil.cc:2979:OrGate$1049
  attribute \capacitance "0.0025900000"
  wire input 4 \A1_N
  attribute \capacitance "0.0026900000"
  wire input 5 \A2_N
  attribute \capacitance "0.0053400000"
  wire input 2 \B1
  attribute \capacitance "0.0052900000"
  wire input 3 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1030
    connect \A \A1_N
    connect \B $auto$rtlil.cc:2976:NotGate$1029
    connect \Y $auto$rtlil.cc:2977:AndGate$1031
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1034
    connect \A \A1_N
    connect \B $auto$rtlil.cc:2976:NotGate$1033
    connect \Y $auto$rtlil.cc:2977:AndGate$1035
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1040
    connect \A \A2_N
    connect \B $auto$rtlil.cc:2976:NotGate$1039
    connect \Y $auto$rtlil.cc:2977:AndGate$1041
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1046
    connect \A \A2_N
    connect \B $auto$rtlil.cc:2976:NotGate$1045
    connect \Y $auto$rtlil.cc:2977:AndGate$1047
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1036
    connect \A $auto$rtlil.cc:2977:AndGate$1031
    connect \B $auto$rtlil.cc:2977:AndGate$1035
    connect \Y $auto$rtlil.cc:2979:OrGate$1037
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1042
    connect \A $auto$rtlil.cc:2979:OrGate$1037
    connect \B $auto$rtlil.cc:2977:AndGate$1041
    connect \Y $auto$rtlil.cc:2979:OrGate$1043
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1048
    connect \A $auto$rtlil.cc:2979:OrGate$1043
    connect \B $auto$rtlil.cc:2977:AndGate$1047
    connect \Y $auto$rtlil.cc:2979:OrGate$1049
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1028
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1029
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1032
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1033
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1038
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1039
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1044
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1045
  end
  cell $specify2 $auto$liberty.cc:737:execute$1050
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1051
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1052
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$1053
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1049
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "28.771200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a2bb2oi_4
  wire $auto$rtlil.cc:2976:NotGate$1055
  wire $auto$rtlil.cc:2976:NotGate$1059
  wire $auto$rtlil.cc:2976:NotGate$1065
  wire $auto$rtlil.cc:2976:NotGate$1071
  wire $auto$rtlil.cc:2977:AndGate$1057
  wire $auto$rtlil.cc:2977:AndGate$1061
  wire $auto$rtlil.cc:2977:AndGate$1067
  wire $auto$rtlil.cc:2977:AndGate$1073
  wire $auto$rtlil.cc:2979:OrGate$1063
  wire $auto$rtlil.cc:2979:OrGate$1069
  wire $auto$rtlil.cc:2979:OrGate$1075
  attribute \capacitance "0.0040500000"
  wire input 4 \A1_N
  attribute \capacitance "0.0042700000"
  wire input 5 \A2_N
  attribute \capacitance "0.0108000000"
  wire input 2 \B1
  attribute \capacitance "0.0105500000"
  wire input 3 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1056
    connect \A \A1_N
    connect \B $auto$rtlil.cc:2976:NotGate$1055
    connect \Y $auto$rtlil.cc:2977:AndGate$1057
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1060
    connect \A \A1_N
    connect \B $auto$rtlil.cc:2976:NotGate$1059
    connect \Y $auto$rtlil.cc:2977:AndGate$1061
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1066
    connect \A \A2_N
    connect \B $auto$rtlil.cc:2976:NotGate$1065
    connect \Y $auto$rtlil.cc:2977:AndGate$1067
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1072
    connect \A \A2_N
    connect \B $auto$rtlil.cc:2976:NotGate$1071
    connect \Y $auto$rtlil.cc:2977:AndGate$1073
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1062
    connect \A $auto$rtlil.cc:2977:AndGate$1057
    connect \B $auto$rtlil.cc:2977:AndGate$1061
    connect \Y $auto$rtlil.cc:2979:OrGate$1063
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1068
    connect \A $auto$rtlil.cc:2979:OrGate$1063
    connect \B $auto$rtlil.cc:2977:AndGate$1067
    connect \Y $auto$rtlil.cc:2979:OrGate$1069
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1074
    connect \A $auto$rtlil.cc:2979:OrGate$1069
    connect \B $auto$rtlil.cc:2977:AndGate$1073
    connect \Y $auto$rtlil.cc:2979:OrGate$1075
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1054
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1055
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1058
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1059
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1064
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1065
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1070
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1071
  end
  cell $specify2 $auto$liberty.cc:737:execute$1076
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1077
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1078
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$1079
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1075
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a311o_1
  wire $auto$rtlil.cc:2977:AndGate$1081
  wire $auto$rtlil.cc:2977:AndGate$1083
  wire $auto$rtlil.cc:2979:OrGate$1085
  wire $auto$rtlil.cc:2979:OrGate$1087
  attribute \capacitance "0.0025000000"
  wire input 2 \A1
  attribute \capacitance "0.0025800000"
  wire input 3 \A2
  attribute \capacitance "0.0025000000"
  wire input 6 \A3
  attribute \capacitance "0.0026700000"
  wire input 4 \B1
  attribute \capacitance "0.0028300000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1080
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$1081
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1082
    connect \A $auto$rtlil.cc:2977:AndGate$1081
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$1083
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1084
    connect \A $auto$rtlil.cc:2977:AndGate$1083
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$1085
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1086
    connect \A $auto$rtlil.cc:2979:OrGate$1085
    connect \B \C1
    connect \Y $auto$rtlil.cc:2979:OrGate$1087
  end
  cell $specify2 $auto$liberty.cc:737:execute$1088
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1089
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1090
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1091
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1092
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$1087
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.385600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a311o_2
  wire $auto$rtlil.cc:2977:AndGate$1094
  wire $auto$rtlil.cc:2977:AndGate$1096
  wire $auto$rtlil.cc:2979:OrGate$1098
  wire $auto$rtlil.cc:2979:OrGate$1100
  attribute \capacitance "0.0027200000"
  wire input 2 \A1
  attribute \capacitance "0.0026900000"
  wire input 3 \A2
  attribute \capacitance "0.0028400000"
  wire input 6 \A3
  attribute \capacitance "0.0029900000"
  wire input 4 \B1
  attribute \capacitance "0.0027600000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1093
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$1094
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1095
    connect \A $auto$rtlil.cc:2977:AndGate$1094
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$1096
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1097
    connect \A $auto$rtlil.cc:2977:AndGate$1096
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$1098
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1099
    connect \A $auto$rtlil.cc:2979:OrGate$1098
    connect \B \C1
    connect \Y $auto$rtlil.cc:2979:OrGate$1100
  end
  cell $specify2 $auto$liberty.cc:737:execute$1101
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1102
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1103
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1104
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1105
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$1100
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "25.574400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a311o_4
  wire $auto$rtlil.cc:2977:AndGate$1107
  wire $auto$rtlil.cc:2977:AndGate$1109
  wire $auto$rtlil.cc:2979:OrGate$1111
  wire $auto$rtlil.cc:2979:OrGate$1113
  attribute \capacitance "0.0049100000"
  wire input 2 \A1
  attribute \capacitance "0.0046100000"
  wire input 3 \A2
  attribute \capacitance "0.0047800000"
  wire input 6 \A3
  attribute \capacitance "0.0047600000"
  wire input 4 \B1
  attribute \capacitance "0.0047300000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1106
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$1107
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1108
    connect \A $auto$rtlil.cc:2977:AndGate$1107
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$1109
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1110
    connect \A $auto$rtlil.cc:2977:AndGate$1109
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$1111
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1112
    connect \A $auto$rtlil.cc:2979:OrGate$1111
    connect \B \C1
    connect \Y $auto$rtlil.cc:2979:OrGate$1113
  end
  cell $specify2 $auto$liberty.cc:737:execute$1114
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1115
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1116
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1117
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1118
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$1113
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.188800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a311oi_1
  wire $auto$rtlil.cc:2976:NotGate$1120
  wire $auto$rtlil.cc:2976:NotGate$1122
  wire $auto$rtlil.cc:2976:NotGate$1126
  wire $auto$rtlil.cc:2976:NotGate$1130
  wire $auto$rtlil.cc:2976:NotGate$1132
  wire $auto$rtlil.cc:2976:NotGate$1136
  wire $auto$rtlil.cc:2976:NotGate$1142
  wire $auto$rtlil.cc:2976:NotGate$1144
  wire $auto$rtlil.cc:2976:NotGate$1148
  wire $auto$rtlil.cc:2977:AndGate$1124
  wire $auto$rtlil.cc:2977:AndGate$1128
  wire $auto$rtlil.cc:2977:AndGate$1134
  wire $auto$rtlil.cc:2977:AndGate$1138
  wire $auto$rtlil.cc:2977:AndGate$1146
  wire $auto$rtlil.cc:2977:AndGate$1150
  wire $auto$rtlil.cc:2979:OrGate$1140
  wire $auto$rtlil.cc:2979:OrGate$1152
  attribute \capacitance "0.0028800000"
  wire input 2 \A1
  attribute \capacitance "0.0029300000"
  wire input 3 \A2
  attribute \capacitance "0.0028800000"
  wire input 6 \A3
  attribute \capacitance "0.0032100000"
  wire input 4 \B1
  attribute \capacitance "0.0029000000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1123
    connect \A $auto$rtlil.cc:2976:NotGate$1120
    connect \B $auto$rtlil.cc:2976:NotGate$1122
    connect \Y $auto$rtlil.cc:2977:AndGate$1124
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1127
    connect \A $auto$rtlil.cc:2977:AndGate$1124
    connect \B $auto$rtlil.cc:2976:NotGate$1126
    connect \Y $auto$rtlil.cc:2977:AndGate$1128
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1133
    connect \A $auto$rtlil.cc:2976:NotGate$1130
    connect \B $auto$rtlil.cc:2976:NotGate$1132
    connect \Y $auto$rtlil.cc:2977:AndGate$1134
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1137
    connect \A $auto$rtlil.cc:2977:AndGate$1134
    connect \B $auto$rtlil.cc:2976:NotGate$1136
    connect \Y $auto$rtlil.cc:2977:AndGate$1138
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1145
    connect \A $auto$rtlil.cc:2976:NotGate$1142
    connect \B $auto$rtlil.cc:2976:NotGate$1144
    connect \Y $auto$rtlil.cc:2977:AndGate$1146
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1149
    connect \A $auto$rtlil.cc:2977:AndGate$1146
    connect \B $auto$rtlil.cc:2976:NotGate$1148
    connect \Y $auto$rtlil.cc:2977:AndGate$1150
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1139
    connect \A $auto$rtlil.cc:2977:AndGate$1128
    connect \B $auto$rtlil.cc:2977:AndGate$1138
    connect \Y $auto$rtlil.cc:2979:OrGate$1140
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1151
    connect \A $auto$rtlil.cc:2979:OrGate$1140
    connect \B $auto$rtlil.cc:2977:AndGate$1150
    connect \Y $auto$rtlil.cc:2979:OrGate$1152
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1119
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1120
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1121
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1122
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1125
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1126
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1129
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1130
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1131
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1132
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1135
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1136
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1141
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1142
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1143
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1144
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1147
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1148
  end
  cell $specify2 $auto$liberty.cc:737:execute$1153
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1154
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1155
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1156
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1157
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1152
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "19.180800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a311oi_2
  wire $auto$rtlil.cc:2976:NotGate$1159
  wire $auto$rtlil.cc:2976:NotGate$1161
  wire $auto$rtlil.cc:2976:NotGate$1165
  wire $auto$rtlil.cc:2976:NotGate$1169
  wire $auto$rtlil.cc:2976:NotGate$1171
  wire $auto$rtlil.cc:2976:NotGate$1175
  wire $auto$rtlil.cc:2976:NotGate$1181
  wire $auto$rtlil.cc:2976:NotGate$1183
  wire $auto$rtlil.cc:2976:NotGate$1187
  wire $auto$rtlil.cc:2977:AndGate$1163
  wire $auto$rtlil.cc:2977:AndGate$1167
  wire $auto$rtlil.cc:2977:AndGate$1173
  wire $auto$rtlil.cc:2977:AndGate$1177
  wire $auto$rtlil.cc:2977:AndGate$1185
  wire $auto$rtlil.cc:2977:AndGate$1189
  wire $auto$rtlil.cc:2979:OrGate$1179
  wire $auto$rtlil.cc:2979:OrGate$1191
  attribute \capacitance "0.0052600000"
  wire input 2 \A1
  attribute \capacitance "0.0053000000"
  wire input 3 \A2
  attribute \capacitance "0.0052100000"
  wire input 6 \A3
  attribute \capacitance "0.0048000000"
  wire input 4 \B1
  attribute \capacitance "0.0045000000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1162
    connect \A $auto$rtlil.cc:2976:NotGate$1159
    connect \B $auto$rtlil.cc:2976:NotGate$1161
    connect \Y $auto$rtlil.cc:2977:AndGate$1163
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1166
    connect \A $auto$rtlil.cc:2977:AndGate$1163
    connect \B $auto$rtlil.cc:2976:NotGate$1165
    connect \Y $auto$rtlil.cc:2977:AndGate$1167
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1172
    connect \A $auto$rtlil.cc:2976:NotGate$1169
    connect \B $auto$rtlil.cc:2976:NotGate$1171
    connect \Y $auto$rtlil.cc:2977:AndGate$1173
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1176
    connect \A $auto$rtlil.cc:2977:AndGate$1173
    connect \B $auto$rtlil.cc:2976:NotGate$1175
    connect \Y $auto$rtlil.cc:2977:AndGate$1177
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1184
    connect \A $auto$rtlil.cc:2976:NotGate$1181
    connect \B $auto$rtlil.cc:2976:NotGate$1183
    connect \Y $auto$rtlil.cc:2977:AndGate$1185
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1188
    connect \A $auto$rtlil.cc:2977:AndGate$1185
    connect \B $auto$rtlil.cc:2976:NotGate$1187
    connect \Y $auto$rtlil.cc:2977:AndGate$1189
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1178
    connect \A $auto$rtlil.cc:2977:AndGate$1167
    connect \B $auto$rtlil.cc:2977:AndGate$1177
    connect \Y $auto$rtlil.cc:2979:OrGate$1179
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1190
    connect \A $auto$rtlil.cc:2979:OrGate$1179
    connect \B $auto$rtlil.cc:2977:AndGate$1189
    connect \Y $auto$rtlil.cc:2979:OrGate$1191
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1158
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1159
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1160
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1161
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1164
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1165
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1168
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1169
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1170
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1171
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1174
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1175
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1180
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1181
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1182
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1183
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1186
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1187
  end
  cell $specify2 $auto$liberty.cc:737:execute$1192
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1193
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1194
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1195
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1196
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1191
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "33.566400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a311oi_4
  wire $auto$rtlil.cc:2976:NotGate$1198
  wire $auto$rtlil.cc:2976:NotGate$1200
  wire $auto$rtlil.cc:2976:NotGate$1204
  wire $auto$rtlil.cc:2976:NotGate$1208
  wire $auto$rtlil.cc:2976:NotGate$1210
  wire $auto$rtlil.cc:2976:NotGate$1214
  wire $auto$rtlil.cc:2976:NotGate$1220
  wire $auto$rtlil.cc:2976:NotGate$1222
  wire $auto$rtlil.cc:2976:NotGate$1226
  wire $auto$rtlil.cc:2977:AndGate$1202
  wire $auto$rtlil.cc:2977:AndGate$1206
  wire $auto$rtlil.cc:2977:AndGate$1212
  wire $auto$rtlil.cc:2977:AndGate$1216
  wire $auto$rtlil.cc:2977:AndGate$1224
  wire $auto$rtlil.cc:2977:AndGate$1228
  wire $auto$rtlil.cc:2979:OrGate$1218
  wire $auto$rtlil.cc:2979:OrGate$1230
  attribute \capacitance "0.0102200000"
  wire input 2 \A1
  attribute \capacitance "0.0102100000"
  wire input 3 \A2
  attribute \capacitance "0.0103600000"
  wire input 6 \A3
  attribute \capacitance "0.0085700000"
  wire input 4 \B1
  attribute \capacitance "0.0084600000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1201
    connect \A $auto$rtlil.cc:2976:NotGate$1198
    connect \B $auto$rtlil.cc:2976:NotGate$1200
    connect \Y $auto$rtlil.cc:2977:AndGate$1202
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1205
    connect \A $auto$rtlil.cc:2977:AndGate$1202
    connect \B $auto$rtlil.cc:2976:NotGate$1204
    connect \Y $auto$rtlil.cc:2977:AndGate$1206
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1211
    connect \A $auto$rtlil.cc:2976:NotGate$1208
    connect \B $auto$rtlil.cc:2976:NotGate$1210
    connect \Y $auto$rtlil.cc:2977:AndGate$1212
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1215
    connect \A $auto$rtlil.cc:2977:AndGate$1212
    connect \B $auto$rtlil.cc:2976:NotGate$1214
    connect \Y $auto$rtlil.cc:2977:AndGate$1216
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1223
    connect \A $auto$rtlil.cc:2976:NotGate$1220
    connect \B $auto$rtlil.cc:2976:NotGate$1222
    connect \Y $auto$rtlil.cc:2977:AndGate$1224
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1227
    connect \A $auto$rtlil.cc:2977:AndGate$1224
    connect \B $auto$rtlil.cc:2976:NotGate$1226
    connect \Y $auto$rtlil.cc:2977:AndGate$1228
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1217
    connect \A $auto$rtlil.cc:2977:AndGate$1206
    connect \B $auto$rtlil.cc:2977:AndGate$1216
    connect \Y $auto$rtlil.cc:2979:OrGate$1218
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1229
    connect \A $auto$rtlil.cc:2979:OrGate$1218
    connect \B $auto$rtlil.cc:2977:AndGate$1228
    connect \Y $auto$rtlil.cc:2979:OrGate$1230
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1197
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1198
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1199
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1200
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1203
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1204
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1207
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1208
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1209
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1210
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1213
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1214
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1219
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1220
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1221
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1222
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1225
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$1226
  end
  cell $specify2 $auto$liberty.cc:737:execute$1231
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1232
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1233
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1234
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1235
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1230
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.188800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a31o_1
  wire $auto$rtlil.cc:2977:AndGate$1237
  wire $auto$rtlil.cc:2977:AndGate$1239
  wire $auto$rtlil.cc:2979:OrGate$1241
  attribute \capacitance "0.0025800000"
  wire input 2 \A1
  attribute \capacitance "0.0025100000"
  wire input 3 \A2
  attribute \capacitance "0.0025700000"
  wire input 5 \A3
  attribute \capacitance "0.0030000000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1236
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$1237
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1238
    connect \A $auto$rtlil.cc:2977:AndGate$1237
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$1239
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1240
    connect \A $auto$rtlil.cc:2977:AndGate$1239
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$1241
  end
  cell $specify2 $auto$liberty.cc:737:execute$1242
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1243
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1244
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1245
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$1241
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a31o_2
  wire $auto$rtlil.cc:2977:AndGate$1247
  wire $auto$rtlil.cc:2977:AndGate$1249
  wire $auto$rtlil.cc:2979:OrGate$1251
  attribute \capacitance "0.0028200000"
  wire input 2 \A1
  attribute \capacitance "0.0027200000"
  wire input 3 \A2
  attribute \capacitance "0.0027600000"
  wire input 5 \A3
  attribute \capacitance "0.0028400000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1246
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$1247
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1248
    connect \A $auto$rtlil.cc:2977:AndGate$1247
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$1249
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1250
    connect \A $auto$rtlil.cc:2977:AndGate$1249
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$1251
  end
  cell $specify2 $auto$liberty.cc:737:execute$1252
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1253
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1254
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1255
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$1251
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "23.976000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a31o_4
  wire $auto$rtlil.cc:2977:AndGate$1257
  wire $auto$rtlil.cc:2977:AndGate$1259
  wire $auto$rtlil.cc:2979:OrGate$1261
  attribute \capacitance "0.0047200000"
  wire input 2 \A1
  attribute \capacitance "0.0048100000"
  wire input 3 \A2
  attribute \capacitance "0.0045900000"
  wire input 5 \A3
  attribute \capacitance "0.0049600000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1256
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$1257
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1258
    connect \A $auto$rtlil.cc:2977:AndGate$1257
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$1259
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1260
    connect \A $auto$rtlil.cc:2977:AndGate$1259
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$1261
  end
  cell $specify2 $auto$liberty.cc:737:execute$1262
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1263
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1264
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1265
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$1261
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "9.5904000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a31oi_1
  wire $auto$rtlil.cc:2976:NotGate$1267
  wire $auto$rtlil.cc:2976:NotGate$1269
  wire $auto$rtlil.cc:2976:NotGate$1273
  wire $auto$rtlil.cc:2976:NotGate$1275
  wire $auto$rtlil.cc:2976:NotGate$1281
  wire $auto$rtlil.cc:2976:NotGate$1283
  wire $auto$rtlil.cc:2977:AndGate$1271
  wire $auto$rtlil.cc:2977:AndGate$1277
  wire $auto$rtlil.cc:2977:AndGate$1285
  wire $auto$rtlil.cc:2979:OrGate$1279
  wire $auto$rtlil.cc:2979:OrGate$1287
  attribute \capacitance "0.0028500000"
  wire input 2 \A1
  attribute \capacitance "0.0029900000"
  wire input 3 \A2
  attribute \capacitance "0.0028500000"
  wire input 5 \A3
  attribute \capacitance "0.0032400000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1270
    connect \A $auto$rtlil.cc:2976:NotGate$1267
    connect \B $auto$rtlil.cc:2976:NotGate$1269
    connect \Y $auto$rtlil.cc:2977:AndGate$1271
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1276
    connect \A $auto$rtlil.cc:2976:NotGate$1273
    connect \B $auto$rtlil.cc:2976:NotGate$1275
    connect \Y $auto$rtlil.cc:2977:AndGate$1277
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1284
    connect \A $auto$rtlil.cc:2976:NotGate$1281
    connect \B $auto$rtlil.cc:2976:NotGate$1283
    connect \Y $auto$rtlil.cc:2977:AndGate$1285
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1278
    connect \A $auto$rtlil.cc:2977:AndGate$1271
    connect \B $auto$rtlil.cc:2977:AndGate$1277
    connect \Y $auto$rtlil.cc:2979:OrGate$1279
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1286
    connect \A $auto$rtlil.cc:2979:OrGate$1279
    connect \B $auto$rtlil.cc:2977:AndGate$1285
    connect \Y $auto$rtlil.cc:2979:OrGate$1287
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1266
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1267
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1268
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1269
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1272
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1273
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1274
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1275
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1280
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1281
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1282
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1283
  end
  cell $specify2 $auto$liberty.cc:737:execute$1288
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1289
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1290
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1291
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1287
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.385600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a31oi_2
  wire $auto$rtlil.cc:2976:NotGate$1293
  wire $auto$rtlil.cc:2976:NotGate$1295
  wire $auto$rtlil.cc:2976:NotGate$1299
  wire $auto$rtlil.cc:2976:NotGate$1301
  wire $auto$rtlil.cc:2976:NotGate$1307
  wire $auto$rtlil.cc:2976:NotGate$1309
  wire $auto$rtlil.cc:2977:AndGate$1297
  wire $auto$rtlil.cc:2977:AndGate$1303
  wire $auto$rtlil.cc:2977:AndGate$1311
  wire $auto$rtlil.cc:2979:OrGate$1305
  wire $auto$rtlil.cc:2979:OrGate$1313
  attribute \capacitance "0.0054400000"
  wire input 2 \A1
  attribute \capacitance "0.0054600000"
  wire input 3 \A2
  attribute \capacitance "0.0058100000"
  wire input 5 \A3
  attribute \capacitance "0.0046400000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1296
    connect \A $auto$rtlil.cc:2976:NotGate$1293
    connect \B $auto$rtlil.cc:2976:NotGate$1295
    connect \Y $auto$rtlil.cc:2977:AndGate$1297
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1302
    connect \A $auto$rtlil.cc:2976:NotGate$1299
    connect \B $auto$rtlil.cc:2976:NotGate$1301
    connect \Y $auto$rtlil.cc:2977:AndGate$1303
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1310
    connect \A $auto$rtlil.cc:2976:NotGate$1307
    connect \B $auto$rtlil.cc:2976:NotGate$1309
    connect \Y $auto$rtlil.cc:2977:AndGate$1311
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1304
    connect \A $auto$rtlil.cc:2977:AndGate$1297
    connect \B $auto$rtlil.cc:2977:AndGate$1303
    connect \Y $auto$rtlil.cc:2979:OrGate$1305
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1312
    connect \A $auto$rtlil.cc:2979:OrGate$1305
    connect \B $auto$rtlil.cc:2977:AndGate$1311
    connect \Y $auto$rtlil.cc:2979:OrGate$1313
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1292
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1293
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1294
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1295
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1298
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1299
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1300
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1301
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1306
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1307
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1308
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1309
  end
  cell $specify2 $auto$liberty.cc:737:execute$1314
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1315
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1316
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1317
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1313
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "28.771200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a31oi_4
  wire $auto$rtlil.cc:2976:NotGate$1319
  wire $auto$rtlil.cc:2976:NotGate$1321
  wire $auto$rtlil.cc:2976:NotGate$1325
  wire $auto$rtlil.cc:2976:NotGate$1327
  wire $auto$rtlil.cc:2976:NotGate$1333
  wire $auto$rtlil.cc:2976:NotGate$1335
  wire $auto$rtlil.cc:2977:AndGate$1323
  wire $auto$rtlil.cc:2977:AndGate$1329
  wire $auto$rtlil.cc:2977:AndGate$1337
  wire $auto$rtlil.cc:2979:OrGate$1331
  wire $auto$rtlil.cc:2979:OrGate$1339
  attribute \capacitance "0.0108900000"
  wire input 2 \A1
  attribute \capacitance "0.0104400000"
  wire input 3 \A2
  attribute \capacitance "0.0104400000"
  wire input 5 \A3
  attribute \capacitance "0.0091000000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1322
    connect \A $auto$rtlil.cc:2976:NotGate$1319
    connect \B $auto$rtlil.cc:2976:NotGate$1321
    connect \Y $auto$rtlil.cc:2977:AndGate$1323
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1328
    connect \A $auto$rtlil.cc:2976:NotGate$1325
    connect \B $auto$rtlil.cc:2976:NotGate$1327
    connect \Y $auto$rtlil.cc:2977:AndGate$1329
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1336
    connect \A $auto$rtlil.cc:2976:NotGate$1333
    connect \B $auto$rtlil.cc:2976:NotGate$1335
    connect \Y $auto$rtlil.cc:2977:AndGate$1337
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1330
    connect \A $auto$rtlil.cc:2977:AndGate$1323
    connect \B $auto$rtlil.cc:2977:AndGate$1329
    connect \Y $auto$rtlil.cc:2979:OrGate$1331
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1338
    connect \A $auto$rtlil.cc:2979:OrGate$1331
    connect \B $auto$rtlil.cc:2977:AndGate$1337
    connect \Y $auto$rtlil.cc:2979:OrGate$1339
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1318
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1319
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1320
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1321
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1324
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1325
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1326
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1327
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1332
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1333
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1334
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1335
  end
  cell $specify2 $auto$liberty.cc:737:execute$1340
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1341
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1342
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1343
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1339
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a32o_1
  wire $auto$rtlil.cc:2977:AndGate$1345
  wire $auto$rtlil.cc:2977:AndGate$1347
  wire $auto$rtlil.cc:2977:AndGate$1349
  wire $auto$rtlil.cc:2979:OrGate$1351
  attribute \capacitance "0.0025700000"
  wire input 2 \A1
  attribute \capacitance "0.0025500000"
  wire input 3 \A2
  attribute \capacitance "0.0026300000"
  wire input 6 \A3
  attribute \capacitance "0.0026600000"
  wire input 4 \B1
  attribute \capacitance "0.0025600000"
  wire input 5 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1344
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$1345
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1346
    connect \A $auto$rtlil.cc:2977:AndGate$1345
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$1347
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1348
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$1349
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1350
    connect \A $auto$rtlil.cc:2977:AndGate$1347
    connect \B $auto$rtlil.cc:2977:AndGate$1349
    connect \Y $auto$rtlil.cc:2979:OrGate$1351
  end
  cell $specify2 $auto$liberty.cc:737:execute$1352
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1353
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1354
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1355
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1356
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$1351
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.385600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a32o_2
  wire $auto$rtlil.cc:2977:AndGate$1358
  wire $auto$rtlil.cc:2977:AndGate$1360
  wire $auto$rtlil.cc:2977:AndGate$1362
  wire $auto$rtlil.cc:2979:OrGate$1364
  attribute \capacitance "0.0028800000"
  wire input 2 \A1
  attribute \capacitance "0.0028500000"
  wire input 3 \A2
  attribute \capacitance "0.0027600000"
  wire input 6 \A3
  attribute \capacitance "0.0027400000"
  wire input 4 \B1
  attribute \capacitance "0.0027400000"
  wire input 5 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1357
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$1358
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1359
    connect \A $auto$rtlil.cc:2977:AndGate$1358
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$1360
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1361
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$1362
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1363
    connect \A $auto$rtlil.cc:2977:AndGate$1360
    connect \B $auto$rtlil.cc:2977:AndGate$1362
    connect \Y $auto$rtlil.cc:2979:OrGate$1364
  end
  cell $specify2 $auto$liberty.cc:737:execute$1365
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1366
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1367
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1368
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1369
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$1364
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.172800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a32o_4
  wire $auto$rtlil.cc:2977:AndGate$1371
  wire $auto$rtlil.cc:2977:AndGate$1373
  wire $auto$rtlil.cc:2977:AndGate$1375
  wire $auto$rtlil.cc:2979:OrGate$1377
  attribute \capacitance "0.0048200000"
  wire input 2 \A1
  attribute \capacitance "0.0051900000"
  wire input 3 \A2
  attribute \capacitance "0.0049600000"
  wire input 6 \A3
  attribute \capacitance "0.0049700000"
  wire input 4 \B1
  attribute \capacitance "0.0056600000"
  wire input 5 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1370
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$1371
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1372
    connect \A $auto$rtlil.cc:2977:AndGate$1371
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$1373
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1374
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$1375
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1376
    connect \A $auto$rtlil.cc:2977:AndGate$1373
    connect \B $auto$rtlil.cc:2977:AndGate$1375
    connect \Y $auto$rtlil.cc:2979:OrGate$1377
  end
  cell $specify2 $auto$liberty.cc:737:execute$1378
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1379
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1380
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1381
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1382
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$1377
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.188800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a32oi_1
  wire $auto$rtlil.cc:2976:NotGate$1384
  wire $auto$rtlil.cc:2976:NotGate$1386
  wire $auto$rtlil.cc:2976:NotGate$1390
  wire $auto$rtlil.cc:2976:NotGate$1392
  wire $auto$rtlil.cc:2976:NotGate$1398
  wire $auto$rtlil.cc:2976:NotGate$1400
  wire $auto$rtlil.cc:2976:NotGate$1406
  wire $auto$rtlil.cc:2976:NotGate$1408
  wire $auto$rtlil.cc:2976:NotGate$1414
  wire $auto$rtlil.cc:2976:NotGate$1416
  wire $auto$rtlil.cc:2976:NotGate$1422
  wire $auto$rtlil.cc:2976:NotGate$1424
  wire $auto$rtlil.cc:2977:AndGate$1388
  wire $auto$rtlil.cc:2977:AndGate$1394
  wire $auto$rtlil.cc:2977:AndGate$1402
  wire $auto$rtlil.cc:2977:AndGate$1410
  wire $auto$rtlil.cc:2977:AndGate$1418
  wire $auto$rtlil.cc:2977:AndGate$1426
  wire $auto$rtlil.cc:2979:OrGate$1396
  wire $auto$rtlil.cc:2979:OrGate$1404
  wire $auto$rtlil.cc:2979:OrGate$1412
  wire $auto$rtlil.cc:2979:OrGate$1420
  wire $auto$rtlil.cc:2979:OrGate$1428
  attribute \capacitance "0.0030300000"
  wire input 2 \A1
  attribute \capacitance "0.0029500000"
  wire input 3 \A2
  attribute \capacitance "0.0026500000"
  wire input 6 \A3
  attribute \capacitance "0.0030900000"
  wire input 4 \B1
  attribute \capacitance "0.0029300000"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1387
    connect \A $auto$rtlil.cc:2976:NotGate$1384
    connect \B $auto$rtlil.cc:2976:NotGate$1386
    connect \Y $auto$rtlil.cc:2977:AndGate$1388
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1393
    connect \A $auto$rtlil.cc:2976:NotGate$1390
    connect \B $auto$rtlil.cc:2976:NotGate$1392
    connect \Y $auto$rtlil.cc:2977:AndGate$1394
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1401
    connect \A $auto$rtlil.cc:2976:NotGate$1398
    connect \B $auto$rtlil.cc:2976:NotGate$1400
    connect \Y $auto$rtlil.cc:2977:AndGate$1402
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1409
    connect \A $auto$rtlil.cc:2976:NotGate$1406
    connect \B $auto$rtlil.cc:2976:NotGate$1408
    connect \Y $auto$rtlil.cc:2977:AndGate$1410
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1417
    connect \A $auto$rtlil.cc:2976:NotGate$1414
    connect \B $auto$rtlil.cc:2976:NotGate$1416
    connect \Y $auto$rtlil.cc:2977:AndGate$1418
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1425
    connect \A $auto$rtlil.cc:2976:NotGate$1422
    connect \B $auto$rtlil.cc:2976:NotGate$1424
    connect \Y $auto$rtlil.cc:2977:AndGate$1426
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1395
    connect \A $auto$rtlil.cc:2977:AndGate$1388
    connect \B $auto$rtlil.cc:2977:AndGate$1394
    connect \Y $auto$rtlil.cc:2979:OrGate$1396
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1403
    connect \A $auto$rtlil.cc:2979:OrGate$1396
    connect \B $auto$rtlil.cc:2977:AndGate$1402
    connect \Y $auto$rtlil.cc:2979:OrGate$1404
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1411
    connect \A $auto$rtlil.cc:2979:OrGate$1404
    connect \B $auto$rtlil.cc:2977:AndGate$1410
    connect \Y $auto$rtlil.cc:2979:OrGate$1412
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1419
    connect \A $auto$rtlil.cc:2979:OrGate$1412
    connect \B $auto$rtlil.cc:2977:AndGate$1418
    connect \Y $auto$rtlil.cc:2979:OrGate$1420
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1427
    connect \A $auto$rtlil.cc:2979:OrGate$1420
    connect \B $auto$rtlil.cc:2977:AndGate$1426
    connect \Y $auto$rtlil.cc:2979:OrGate$1428
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1383
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1384
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1385
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1386
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1389
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1390
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1391
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1392
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1397
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1398
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1399
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1400
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1405
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1406
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1407
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1408
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1413
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1414
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1415
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1416
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1421
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1422
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1423
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1424
  end
  cell $specify2 $auto$liberty.cc:737:execute$1429
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1430
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1431
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1432
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1433
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1428
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "20.779200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a32oi_2
  wire $auto$rtlil.cc:2976:NotGate$1435
  wire $auto$rtlil.cc:2976:NotGate$1437
  wire $auto$rtlil.cc:2976:NotGate$1441
  wire $auto$rtlil.cc:2976:NotGate$1443
  wire $auto$rtlil.cc:2976:NotGate$1449
  wire $auto$rtlil.cc:2976:NotGate$1451
  wire $auto$rtlil.cc:2976:NotGate$1457
  wire $auto$rtlil.cc:2976:NotGate$1459
  wire $auto$rtlil.cc:2976:NotGate$1465
  wire $auto$rtlil.cc:2976:NotGate$1467
  wire $auto$rtlil.cc:2976:NotGate$1473
  wire $auto$rtlil.cc:2976:NotGate$1475
  wire $auto$rtlil.cc:2977:AndGate$1439
  wire $auto$rtlil.cc:2977:AndGate$1445
  wire $auto$rtlil.cc:2977:AndGate$1453
  wire $auto$rtlil.cc:2977:AndGate$1461
  wire $auto$rtlil.cc:2977:AndGate$1469
  wire $auto$rtlil.cc:2977:AndGate$1477
  wire $auto$rtlil.cc:2979:OrGate$1447
  wire $auto$rtlil.cc:2979:OrGate$1455
  wire $auto$rtlil.cc:2979:OrGate$1463
  wire $auto$rtlil.cc:2979:OrGate$1471
  wire $auto$rtlil.cc:2979:OrGate$1479
  attribute \capacitance "0.0055400000"
  wire input 2 \A1
  attribute \capacitance "0.0054900000"
  wire input 3 \A2
  attribute \capacitance "0.0052500000"
  wire input 6 \A3
  attribute \capacitance "0.0058800000"
  wire input 4 \B1
  attribute \capacitance "0.0055600000"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1438
    connect \A $auto$rtlil.cc:2976:NotGate$1435
    connect \B $auto$rtlil.cc:2976:NotGate$1437
    connect \Y $auto$rtlil.cc:2977:AndGate$1439
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1444
    connect \A $auto$rtlil.cc:2976:NotGate$1441
    connect \B $auto$rtlil.cc:2976:NotGate$1443
    connect \Y $auto$rtlil.cc:2977:AndGate$1445
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1452
    connect \A $auto$rtlil.cc:2976:NotGate$1449
    connect \B $auto$rtlil.cc:2976:NotGate$1451
    connect \Y $auto$rtlil.cc:2977:AndGate$1453
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1460
    connect \A $auto$rtlil.cc:2976:NotGate$1457
    connect \B $auto$rtlil.cc:2976:NotGate$1459
    connect \Y $auto$rtlil.cc:2977:AndGate$1461
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1468
    connect \A $auto$rtlil.cc:2976:NotGate$1465
    connect \B $auto$rtlil.cc:2976:NotGate$1467
    connect \Y $auto$rtlil.cc:2977:AndGate$1469
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1476
    connect \A $auto$rtlil.cc:2976:NotGate$1473
    connect \B $auto$rtlil.cc:2976:NotGate$1475
    connect \Y $auto$rtlil.cc:2977:AndGate$1477
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1446
    connect \A $auto$rtlil.cc:2977:AndGate$1439
    connect \B $auto$rtlil.cc:2977:AndGate$1445
    connect \Y $auto$rtlil.cc:2979:OrGate$1447
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1454
    connect \A $auto$rtlil.cc:2979:OrGate$1447
    connect \B $auto$rtlil.cc:2977:AndGate$1453
    connect \Y $auto$rtlil.cc:2979:OrGate$1455
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1462
    connect \A $auto$rtlil.cc:2979:OrGate$1455
    connect \B $auto$rtlil.cc:2977:AndGate$1461
    connect \Y $auto$rtlil.cc:2979:OrGate$1463
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1470
    connect \A $auto$rtlil.cc:2979:OrGate$1463
    connect \B $auto$rtlil.cc:2977:AndGate$1469
    connect \Y $auto$rtlil.cc:2979:OrGate$1471
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1478
    connect \A $auto$rtlil.cc:2979:OrGate$1471
    connect \B $auto$rtlil.cc:2977:AndGate$1477
    connect \Y $auto$rtlil.cc:2979:OrGate$1479
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1434
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1435
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1436
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1437
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1440
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1441
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1442
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1443
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1448
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1449
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1450
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1451
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1456
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1457
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1458
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1459
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1464
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1465
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1466
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1467
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1472
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1473
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1474
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1475
  end
  cell $specify2 $auto$liberty.cc:737:execute$1480
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1481
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1482
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1483
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1484
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1479
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "35.164800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a32oi_4
  wire $auto$rtlil.cc:2976:NotGate$1486
  wire $auto$rtlil.cc:2976:NotGate$1488
  wire $auto$rtlil.cc:2976:NotGate$1492
  wire $auto$rtlil.cc:2976:NotGate$1494
  wire $auto$rtlil.cc:2976:NotGate$1500
  wire $auto$rtlil.cc:2976:NotGate$1502
  wire $auto$rtlil.cc:2976:NotGate$1508
  wire $auto$rtlil.cc:2976:NotGate$1510
  wire $auto$rtlil.cc:2976:NotGate$1516
  wire $auto$rtlil.cc:2976:NotGate$1518
  wire $auto$rtlil.cc:2976:NotGate$1524
  wire $auto$rtlil.cc:2976:NotGate$1526
  wire $auto$rtlil.cc:2977:AndGate$1490
  wire $auto$rtlil.cc:2977:AndGate$1496
  wire $auto$rtlil.cc:2977:AndGate$1504
  wire $auto$rtlil.cc:2977:AndGate$1512
  wire $auto$rtlil.cc:2977:AndGate$1520
  wire $auto$rtlil.cc:2977:AndGate$1528
  wire $auto$rtlil.cc:2979:OrGate$1498
  wire $auto$rtlil.cc:2979:OrGate$1506
  wire $auto$rtlil.cc:2979:OrGate$1514
  wire $auto$rtlil.cc:2979:OrGate$1522
  wire $auto$rtlil.cc:2979:OrGate$1530
  attribute \capacitance "0.0107700000"
  wire input 2 \A1
  attribute \capacitance "0.0104600000"
  wire input 3 \A2
  attribute \capacitance "0.0104100000"
  wire input 6 \A3
  attribute \capacitance "0.0116200000"
  wire input 4 \B1
  attribute \capacitance "0.0108800000"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1489
    connect \A $auto$rtlil.cc:2976:NotGate$1486
    connect \B $auto$rtlil.cc:2976:NotGate$1488
    connect \Y $auto$rtlil.cc:2977:AndGate$1490
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1495
    connect \A $auto$rtlil.cc:2976:NotGate$1492
    connect \B $auto$rtlil.cc:2976:NotGate$1494
    connect \Y $auto$rtlil.cc:2977:AndGate$1496
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1503
    connect \A $auto$rtlil.cc:2976:NotGate$1500
    connect \B $auto$rtlil.cc:2976:NotGate$1502
    connect \Y $auto$rtlil.cc:2977:AndGate$1504
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1511
    connect \A $auto$rtlil.cc:2976:NotGate$1508
    connect \B $auto$rtlil.cc:2976:NotGate$1510
    connect \Y $auto$rtlil.cc:2977:AndGate$1512
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1519
    connect \A $auto$rtlil.cc:2976:NotGate$1516
    connect \B $auto$rtlil.cc:2976:NotGate$1518
    connect \Y $auto$rtlil.cc:2977:AndGate$1520
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1527
    connect \A $auto$rtlil.cc:2976:NotGate$1524
    connect \B $auto$rtlil.cc:2976:NotGate$1526
    connect \Y $auto$rtlil.cc:2977:AndGate$1528
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1497
    connect \A $auto$rtlil.cc:2977:AndGate$1490
    connect \B $auto$rtlil.cc:2977:AndGate$1496
    connect \Y $auto$rtlil.cc:2979:OrGate$1498
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1505
    connect \A $auto$rtlil.cc:2979:OrGate$1498
    connect \B $auto$rtlil.cc:2977:AndGate$1504
    connect \Y $auto$rtlil.cc:2979:OrGate$1506
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1513
    connect \A $auto$rtlil.cc:2979:OrGate$1506
    connect \B $auto$rtlil.cc:2977:AndGate$1512
    connect \Y $auto$rtlil.cc:2979:OrGate$1514
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1521
    connect \A $auto$rtlil.cc:2979:OrGate$1514
    connect \B $auto$rtlil.cc:2977:AndGate$1520
    connect \Y $auto$rtlil.cc:2979:OrGate$1522
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1529
    connect \A $auto$rtlil.cc:2979:OrGate$1522
    connect \B $auto$rtlil.cc:2977:AndGate$1528
    connect \Y $auto$rtlil.cc:2979:OrGate$1530
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1485
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1486
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1487
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1488
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1491
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1492
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1493
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1494
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1499
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1500
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1501
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1502
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1507
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1508
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1509
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1510
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1515
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1516
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1517
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1518
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1523
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1524
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1525
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$1526
  end
  cell $specify2 $auto$liberty.cc:737:execute$1531
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1532
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1533
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1534
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1535
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1530
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.385600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a41o_1
  wire $auto$rtlil.cc:2977:AndGate$1537
  wire $auto$rtlil.cc:2977:AndGate$1539
  wire $auto$rtlil.cc:2977:AndGate$1541
  wire $auto$rtlil.cc:2979:OrGate$1543
  attribute \capacitance "0.0026700000"
  wire input 2 \A1
  attribute \capacitance "0.0026600000"
  wire input 3 \A2
  attribute \capacitance "0.0027500000"
  wire input 5 \A3
  attribute \capacitance "0.0026300000"
  wire input 6 \A4
  attribute \capacitance "0.0027900000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1536
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$1537
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1538
    connect \A $auto$rtlil.cc:2977:AndGate$1537
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$1539
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1540
    connect \A $auto$rtlil.cc:2977:AndGate$1539
    connect \B \A4
    connect \Y $auto$rtlil.cc:2977:AndGate$1541
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1542
    connect \A $auto$rtlil.cc:2977:AndGate$1541
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$1543
  end
  cell $specify2 $auto$liberty.cc:737:execute$1544
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1545
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$1546
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1547
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1548
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$1543
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.984000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a41o_2
  wire $auto$rtlil.cc:2977:AndGate$1550
  wire $auto$rtlil.cc:2977:AndGate$1552
  wire $auto$rtlil.cc:2977:AndGate$1554
  wire $auto$rtlil.cc:2979:OrGate$1556
  attribute \capacitance "0.0026500000"
  wire input 2 \A1
  attribute \capacitance "0.0027500000"
  wire input 3 \A2
  attribute \capacitance "0.0027700000"
  wire input 5 \A3
  attribute \capacitance "0.0026200000"
  wire input 6 \A4
  attribute \capacitance "0.0028700000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1549
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$1550
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1551
    connect \A $auto$rtlil.cc:2977:AndGate$1550
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$1552
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1553
    connect \A $auto$rtlil.cc:2977:AndGate$1552
    connect \B \A4
    connect \Y $auto$rtlil.cc:2977:AndGate$1554
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1555
    connect \A $auto$rtlil.cc:2977:AndGate$1554
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$1556
  end
  cell $specify2 $auto$liberty.cc:737:execute$1557
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1558
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$1559
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1560
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1561
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$1556
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.172800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a41o_4
  wire $auto$rtlil.cc:2977:AndGate$1563
  wire $auto$rtlil.cc:2977:AndGate$1565
  wire $auto$rtlil.cc:2977:AndGate$1567
  wire $auto$rtlil.cc:2979:OrGate$1569
  attribute \capacitance "0.0049800000"
  wire input 2 \A1
  attribute \capacitance "0.0050100000"
  wire input 3 \A2
  attribute \capacitance "0.0052300000"
  wire input 5 \A3
  attribute \capacitance "0.0047700000"
  wire input 6 \A4
  attribute \capacitance "0.0052500000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1562
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:2977:AndGate$1563
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1564
    connect \A $auto$rtlil.cc:2977:AndGate$1563
    connect \B \A3
    connect \Y $auto$rtlil.cc:2977:AndGate$1565
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1566
    connect \A $auto$rtlil.cc:2977:AndGate$1565
    connect \B \A4
    connect \Y $auto$rtlil.cc:2977:AndGate$1567
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1568
    connect \A $auto$rtlil.cc:2977:AndGate$1567
    connect \B \B1
    connect \Y $auto$rtlil.cc:2979:OrGate$1569
  end
  cell $specify2 $auto$liberty.cc:737:execute$1570
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1571
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$1572
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1573
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1574
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$1569
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.188800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a41oi_1
  wire $auto$rtlil.cc:2976:NotGate$1576
  wire $auto$rtlil.cc:2976:NotGate$1578
  wire $auto$rtlil.cc:2976:NotGate$1582
  wire $auto$rtlil.cc:2976:NotGate$1584
  wire $auto$rtlil.cc:2976:NotGate$1590
  wire $auto$rtlil.cc:2976:NotGate$1592
  wire $auto$rtlil.cc:2976:NotGate$1598
  wire $auto$rtlil.cc:2976:NotGate$1600
  wire $auto$rtlil.cc:2977:AndGate$1580
  wire $auto$rtlil.cc:2977:AndGate$1586
  wire $auto$rtlil.cc:2977:AndGate$1594
  wire $auto$rtlil.cc:2977:AndGate$1602
  wire $auto$rtlil.cc:2979:OrGate$1588
  wire $auto$rtlil.cc:2979:OrGate$1596
  wire $auto$rtlil.cc:2979:OrGate$1604
  attribute \capacitance "0.0028600000"
  wire input 2 \A1
  attribute \capacitance "0.0028800000"
  wire input 3 \A2
  attribute \capacitance "0.0028300000"
  wire input 5 \A3
  attribute \capacitance "0.0028600000"
  wire input 6 \A4
  attribute \capacitance "0.0030500000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1579
    connect \A $auto$rtlil.cc:2976:NotGate$1576
    connect \B $auto$rtlil.cc:2976:NotGate$1578
    connect \Y $auto$rtlil.cc:2977:AndGate$1580
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1585
    connect \A $auto$rtlil.cc:2976:NotGate$1582
    connect \B $auto$rtlil.cc:2976:NotGate$1584
    connect \Y $auto$rtlil.cc:2977:AndGate$1586
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1593
    connect \A $auto$rtlil.cc:2976:NotGate$1590
    connect \B $auto$rtlil.cc:2976:NotGate$1592
    connect \Y $auto$rtlil.cc:2977:AndGate$1594
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1601
    connect \A $auto$rtlil.cc:2976:NotGate$1598
    connect \B $auto$rtlil.cc:2976:NotGate$1600
    connect \Y $auto$rtlil.cc:2977:AndGate$1602
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1587
    connect \A $auto$rtlil.cc:2977:AndGate$1580
    connect \B $auto$rtlil.cc:2977:AndGate$1586
    connect \Y $auto$rtlil.cc:2979:OrGate$1588
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1595
    connect \A $auto$rtlil.cc:2979:OrGate$1588
    connect \B $auto$rtlil.cc:2977:AndGate$1594
    connect \Y $auto$rtlil.cc:2979:OrGate$1596
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1603
    connect \A $auto$rtlil.cc:2979:OrGate$1596
    connect \B $auto$rtlil.cc:2977:AndGate$1602
    connect \Y $auto$rtlil.cc:2979:OrGate$1604
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1575
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1576
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1577
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1578
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1581
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1582
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1583
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1584
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1589
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1590
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1591
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1592
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1597
    connect \A \A4
    connect \Y $auto$rtlil.cc:2976:NotGate$1598
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1599
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1600
  end
  cell $specify2 $auto$liberty.cc:737:execute$1605
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1606
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$1607
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1608
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1609
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1604
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "19.180800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a41oi_2
  wire $auto$rtlil.cc:2976:NotGate$1611
  wire $auto$rtlil.cc:2976:NotGate$1613
  wire $auto$rtlil.cc:2976:NotGate$1617
  wire $auto$rtlil.cc:2976:NotGate$1619
  wire $auto$rtlil.cc:2976:NotGate$1625
  wire $auto$rtlil.cc:2976:NotGate$1627
  wire $auto$rtlil.cc:2976:NotGate$1633
  wire $auto$rtlil.cc:2976:NotGate$1635
  wire $auto$rtlil.cc:2977:AndGate$1615
  wire $auto$rtlil.cc:2977:AndGate$1621
  wire $auto$rtlil.cc:2977:AndGate$1629
  wire $auto$rtlil.cc:2977:AndGate$1637
  wire $auto$rtlil.cc:2979:OrGate$1623
  wire $auto$rtlil.cc:2979:OrGate$1631
  wire $auto$rtlil.cc:2979:OrGate$1639
  attribute \capacitance "0.0054600000"
  wire input 2 \A1
  attribute \capacitance "0.0053800000"
  wire input 3 \A2
  attribute \capacitance "0.0050900000"
  wire input 5 \A3
  attribute \capacitance "0.0053900000"
  wire input 6 \A4
  attribute \capacitance "0.0046300000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1614
    connect \A $auto$rtlil.cc:2976:NotGate$1611
    connect \B $auto$rtlil.cc:2976:NotGate$1613
    connect \Y $auto$rtlil.cc:2977:AndGate$1615
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1620
    connect \A $auto$rtlil.cc:2976:NotGate$1617
    connect \B $auto$rtlil.cc:2976:NotGate$1619
    connect \Y $auto$rtlil.cc:2977:AndGate$1621
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1628
    connect \A $auto$rtlil.cc:2976:NotGate$1625
    connect \B $auto$rtlil.cc:2976:NotGate$1627
    connect \Y $auto$rtlil.cc:2977:AndGate$1629
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1636
    connect \A $auto$rtlil.cc:2976:NotGate$1633
    connect \B $auto$rtlil.cc:2976:NotGate$1635
    connect \Y $auto$rtlil.cc:2977:AndGate$1637
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1622
    connect \A $auto$rtlil.cc:2977:AndGate$1615
    connect \B $auto$rtlil.cc:2977:AndGate$1621
    connect \Y $auto$rtlil.cc:2979:OrGate$1623
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1630
    connect \A $auto$rtlil.cc:2979:OrGate$1623
    connect \B $auto$rtlil.cc:2977:AndGate$1629
    connect \Y $auto$rtlil.cc:2979:OrGate$1631
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1638
    connect \A $auto$rtlil.cc:2979:OrGate$1631
    connect \B $auto$rtlil.cc:2977:AndGate$1637
    connect \Y $auto$rtlil.cc:2979:OrGate$1639
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1610
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1611
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1612
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1613
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1616
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1617
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1618
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1619
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1624
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1625
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1626
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1627
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1632
    connect \A \A4
    connect \Y $auto$rtlil.cc:2976:NotGate$1633
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1634
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1635
  end
  cell $specify2 $auto$liberty.cc:737:execute$1640
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1641
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$1642
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1643
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1644
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1639
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "33.566400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__a41oi_4
  wire $auto$rtlil.cc:2976:NotGate$1646
  wire $auto$rtlil.cc:2976:NotGate$1648
  wire $auto$rtlil.cc:2976:NotGate$1652
  wire $auto$rtlil.cc:2976:NotGate$1654
  wire $auto$rtlil.cc:2976:NotGate$1660
  wire $auto$rtlil.cc:2976:NotGate$1662
  wire $auto$rtlil.cc:2976:NotGate$1668
  wire $auto$rtlil.cc:2976:NotGate$1670
  wire $auto$rtlil.cc:2977:AndGate$1650
  wire $auto$rtlil.cc:2977:AndGate$1656
  wire $auto$rtlil.cc:2977:AndGate$1664
  wire $auto$rtlil.cc:2977:AndGate$1672
  wire $auto$rtlil.cc:2979:OrGate$1658
  wire $auto$rtlil.cc:2979:OrGate$1666
  wire $auto$rtlil.cc:2979:OrGate$1674
  attribute \capacitance "0.0107200000"
  wire input 2 \A1
  attribute \capacitance "0.0103600000"
  wire input 3 \A2
  attribute \capacitance "0.0105400000"
  wire input 5 \A3
  attribute \capacitance "0.0108300000"
  wire input 6 \A4
  attribute \capacitance "0.0084800000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1649
    connect \A $auto$rtlil.cc:2976:NotGate$1646
    connect \B $auto$rtlil.cc:2976:NotGate$1648
    connect \Y $auto$rtlil.cc:2977:AndGate$1650
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1655
    connect \A $auto$rtlil.cc:2976:NotGate$1652
    connect \B $auto$rtlil.cc:2976:NotGate$1654
    connect \Y $auto$rtlil.cc:2977:AndGate$1656
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1663
    connect \A $auto$rtlil.cc:2976:NotGate$1660
    connect \B $auto$rtlil.cc:2976:NotGate$1662
    connect \Y $auto$rtlil.cc:2977:AndGate$1664
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1671
    connect \A $auto$rtlil.cc:2976:NotGate$1668
    connect \B $auto$rtlil.cc:2976:NotGate$1670
    connect \Y $auto$rtlil.cc:2977:AndGate$1672
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1657
    connect \A $auto$rtlil.cc:2977:AndGate$1650
    connect \B $auto$rtlil.cc:2977:AndGate$1656
    connect \Y $auto$rtlil.cc:2979:OrGate$1658
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1665
    connect \A $auto$rtlil.cc:2979:OrGate$1658
    connect \B $auto$rtlil.cc:2977:AndGate$1664
    connect \Y $auto$rtlil.cc:2979:OrGate$1666
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$1673
    connect \A $auto$rtlil.cc:2979:OrGate$1666
    connect \B $auto$rtlil.cc:2977:AndGate$1672
    connect \Y $auto$rtlil.cc:2979:OrGate$1674
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1645
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$1646
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1647
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1648
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1651
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$1652
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1653
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1654
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1659
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$1660
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1661
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1662
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1667
    connect \A \A4
    connect \Y $auto$rtlil.cc:2976:NotGate$1668
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1669
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$1670
  end
  cell $specify2 $auto$liberty.cc:737:execute$1675
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$1676
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$1677
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$1678
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$1679
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$1674
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.9920000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__and2_1
  wire $auto$rtlil.cc:2977:AndGate$1681
  attribute \capacitance "0.0024000000"
  wire input 1 \A
  attribute \capacitance "0.0023000000"
  wire input 2 \B
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1680
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1681
  end
  cell $specify2 $auto$liberty.cc:737:execute$1682
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1683
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1681
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.9920000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__and2_2
  wire $auto$rtlil.cc:2977:AndGate$1685
  attribute \capacitance "0.0026300000"
  wire input 1 \A
  attribute \capacitance "0.0029400000"
  wire input 2 \B
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1684
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1685
  end
  cell $specify2 $auto$liberty.cc:737:execute$1686
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1687
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1685
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.385600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__and2_4
  wire $auto$rtlil.cc:2977:AndGate$1689
  attribute \capacitance "0.0044500000"
  wire input 1 \A
  attribute \capacitance "0.0049600000"
  wire input 2 \B
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1688
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1689
  end
  cell $specify2 $auto$liberty.cc:737:execute$1690
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1691
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1689
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.188800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__and2b_1
  wire $auto$rtlil.cc:2976:NotGate$1693
  wire $auto$rtlil.cc:2977:AndGate$1695
  attribute \capacitance "0.0025400000"
  wire input 3 \A_N
  attribute \capacitance "0.0024300000"
  wire input 1 \B
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1694
    connect \A $auto$rtlil.cc:2976:NotGate$1693
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1695
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1692
    connect \A \A_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1693
  end
  cell $specify2 $auto$liberty.cc:737:execute$1696
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1697
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1695
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.188800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__and2b_2
  wire $auto$rtlil.cc:2976:NotGate$1699
  wire $auto$rtlil.cc:2977:AndGate$1701
  attribute \capacitance "0.0022800000"
  wire input 3 \A_N
  attribute \capacitance "0.0028100000"
  wire input 1 \B
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1700
    connect \A $auto$rtlil.cc:2976:NotGate$1699
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1701
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1698
    connect \A \A_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1699
  end
  cell $specify2 $auto$liberty.cc:737:execute$1702
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1703
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1701
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.984000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__and2b_4
  wire $auto$rtlil.cc:2976:NotGate$1705
  wire $auto$rtlil.cc:2977:AndGate$1707
  attribute \capacitance "0.0026100000"
  wire input 3 \A_N
  attribute \capacitance "0.0050300000"
  wire input 1 \B
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1706
    connect \A $auto$rtlil.cc:2976:NotGate$1705
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1707
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1704
    connect \A \A_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1705
  end
  cell $specify2 $auto$liberty.cc:737:execute$1708
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1709
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1707
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "9.5904000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__and3_1
  wire $auto$rtlil.cc:2977:AndGate$1711
  wire $auto$rtlil.cc:2977:AndGate$1713
  attribute \capacitance "0.0026400000"
  wire input 1 \A
  attribute \capacitance "0.0023700000"
  wire input 2 \B
  attribute \capacitance "0.0023600000"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1710
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1711
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1712
    connect \A $auto$rtlil.cc:2977:AndGate$1711
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1713
  end
  cell $specify2 $auto$liberty.cc:737:execute$1714
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1715
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1716
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1713
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.188800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__and3_2
  wire $auto$rtlil.cc:2977:AndGate$1718
  wire $auto$rtlil.cc:2977:AndGate$1720
  attribute \capacitance "0.0025800000"
  wire input 1 \A
  attribute \capacitance "0.0023300000"
  wire input 2 \B
  attribute \capacitance "0.0023400000"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1717
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1718
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1719
    connect \A $auto$rtlil.cc:2977:AndGate$1718
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1720
  end
  cell $specify2 $auto$liberty.cc:737:execute$1721
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1722
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1723
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1720
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "19.180800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__and3_4
  wire $auto$rtlil.cc:2977:AndGate$1725
  wire $auto$rtlil.cc:2977:AndGate$1727
  attribute \capacitance "0.0046500000"
  wire input 1 \A
  attribute \capacitance "0.0044900000"
  wire input 2 \B
  attribute \capacitance "0.0046100000"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1724
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1725
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1726
    connect \A $auto$rtlil.cc:2977:AndGate$1725
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1727
  end
  cell $specify2 $auto$liberty.cc:737:execute$1728
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1729
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1730
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1727
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__and3b_1
  wire $auto$rtlil.cc:2976:NotGate$1732
  wire $auto$rtlil.cc:2977:AndGate$1734
  wire $auto$rtlil.cc:2977:AndGate$1736
  attribute \capacitance "0.0025700000"
  wire input 4 \A_N
  attribute \capacitance "0.0023700000"
  wire input 1 \B
  attribute \capacitance "0.0023700000"
  wire input 2 \C
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1733
    connect \A $auto$rtlil.cc:2976:NotGate$1732
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1734
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1735
    connect \A $auto$rtlil.cc:2977:AndGate$1734
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1736
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1731
    connect \A \A_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1732
  end
  cell $specify2 $auto$liberty.cc:737:execute$1737
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1738
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1739
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1736
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.385600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__and3b_2
  wire $auto$rtlil.cc:2976:NotGate$1741
  wire $auto$rtlil.cc:2977:AndGate$1743
  wire $auto$rtlil.cc:2977:AndGate$1745
  attribute \capacitance "0.0023800000"
  wire input 4 \A_N
  attribute \capacitance "0.0028900000"
  wire input 1 \B
  attribute \capacitance "0.0027000000"
  wire input 2 \C
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1742
    connect \A $auto$rtlil.cc:2976:NotGate$1741
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1743
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1744
    connect \A $auto$rtlil.cc:2977:AndGate$1743
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1745
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1740
    connect \A \A_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1741
  end
  cell $specify2 $auto$liberty.cc:737:execute$1746
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1747
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1748
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1745
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "22.377600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__and3b_4
  wire $auto$rtlil.cc:2976:NotGate$1750
  wire $auto$rtlil.cc:2977:AndGate$1752
  wire $auto$rtlil.cc:2977:AndGate$1754
  attribute \capacitance "0.0026500000"
  wire input 4 \A_N
  attribute \capacitance "0.0049000000"
  wire input 1 \B
  attribute \capacitance "0.0050300000"
  wire input 2 \C
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1751
    connect \A $auto$rtlil.cc:2976:NotGate$1750
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1752
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1753
    connect \A $auto$rtlil.cc:2977:AndGate$1752
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1754
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1749
    connect \A \A_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1750
  end
  cell $specify2 $auto$liberty.cc:737:execute$1755
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1756
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1757
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1754
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.188800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__and4_1
  wire $auto$rtlil.cc:2977:AndGate$1759
  wire $auto$rtlil.cc:2977:AndGate$1761
  wire $auto$rtlil.cc:2977:AndGate$1763
  attribute \capacitance "0.0025700000"
  wire input 1 \A
  attribute \capacitance "0.0025300000"
  wire input 2 \B
  attribute \capacitance "0.0024400000"
  wire input 3 \C
  attribute \capacitance "0.0024500000"
  wire input 4 \D
  wire output 5 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1758
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1759
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1760
    connect \A $auto$rtlil.cc:2977:AndGate$1759
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1761
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1762
    connect \A $auto$rtlil.cc:2977:AndGate$1761
    connect \B \D
    connect \Y $auto$rtlil.cc:2977:AndGate$1763
  end
  cell $specify2 $auto$liberty.cc:737:execute$1764
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$1765
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1766
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1767
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1763
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__and4_2
  wire $auto$rtlil.cc:2977:AndGate$1769
  wire $auto$rtlil.cc:2977:AndGate$1771
  wire $auto$rtlil.cc:2977:AndGate$1773
  attribute \capacitance "0.0027100000"
  wire input 1 \A
  attribute \capacitance "0.0028700000"
  wire input 2 \B
  attribute \capacitance "0.0027500000"
  wire input 3 \C
  attribute \capacitance "0.0025400000"
  wire input 4 \D
  wire output 5 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1768
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1769
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1770
    connect \A $auto$rtlil.cc:2977:AndGate$1769
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1771
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1772
    connect \A $auto$rtlil.cc:2977:AndGate$1771
    connect \B \D
    connect \Y $auto$rtlil.cc:2977:AndGate$1773
  end
  cell $specify2 $auto$liberty.cc:737:execute$1774
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$1775
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1776
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1777
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1773
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "22.377600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__and4_4
  wire $auto$rtlil.cc:2977:AndGate$1779
  wire $auto$rtlil.cc:2977:AndGate$1781
  wire $auto$rtlil.cc:2977:AndGate$1783
  attribute \capacitance "0.0048500000"
  wire input 1 \A
  attribute \capacitance "0.0050400000"
  wire input 2 \B
  attribute \capacitance "0.0055500000"
  wire input 3 \C
  attribute \capacitance "0.0048900000"
  wire input 4 \D
  wire output 5 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1778
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1779
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1780
    connect \A $auto$rtlil.cc:2977:AndGate$1779
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1781
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1782
    connect \A $auto$rtlil.cc:2977:AndGate$1781
    connect \B \D
    connect \Y $auto$rtlil.cc:2977:AndGate$1783
  end
  cell $specify2 $auto$liberty.cc:737:execute$1784
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$1785
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1786
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1787
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1783
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.385600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__and4b_1
  wire $auto$rtlil.cc:2976:NotGate$1789
  wire $auto$rtlil.cc:2977:AndGate$1791
  wire $auto$rtlil.cc:2977:AndGate$1793
  wire $auto$rtlil.cc:2977:AndGate$1795
  attribute \capacitance "0.0024100000"
  wire input 5 \A_N
  attribute \capacitance "0.0024500000"
  wire input 1 \B
  attribute \capacitance "0.0024800000"
  wire input 2 \C
  attribute \capacitance "0.0023700000"
  wire input 3 \D
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1790
    connect \A $auto$rtlil.cc:2976:NotGate$1789
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1791
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1792
    connect \A $auto$rtlil.cc:2977:AndGate$1791
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1793
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1794
    connect \A $auto$rtlil.cc:2977:AndGate$1793
    connect \B \D
    connect \Y $auto$rtlil.cc:2977:AndGate$1795
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1788
    connect \A \A_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1789
  end
  cell $specify2 $auto$liberty.cc:737:execute$1796
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$1797
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1798
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1799
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1795
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.385600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__and4b_2
  wire $auto$rtlil.cc:2976:NotGate$1801
  wire $auto$rtlil.cc:2977:AndGate$1803
  wire $auto$rtlil.cc:2977:AndGate$1805
  wire $auto$rtlil.cc:2977:AndGate$1807
  attribute \capacitance "0.0021400000"
  wire input 5 \A_N
  attribute \capacitance "0.0027300000"
  wire input 1 \B
  attribute \capacitance "0.0027200000"
  wire input 2 \C
  attribute \capacitance "0.0028800000"
  wire input 3 \D
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1802
    connect \A $auto$rtlil.cc:2976:NotGate$1801
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1803
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1804
    connect \A $auto$rtlil.cc:2977:AndGate$1803
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1805
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1806
    connect \A $auto$rtlil.cc:2977:AndGate$1805
    connect \B \D
    connect \Y $auto$rtlil.cc:2977:AndGate$1807
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1800
    connect \A \A_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1801
  end
  cell $specify2 $auto$liberty.cc:737:execute$1808
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$1809
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1810
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1811
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1807
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "25.574400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__and4b_4
  wire $auto$rtlil.cc:2976:NotGate$1813
  wire $auto$rtlil.cc:2977:AndGate$1815
  wire $auto$rtlil.cc:2977:AndGate$1817
  wire $auto$rtlil.cc:2977:AndGate$1819
  attribute \capacitance "0.0024900000"
  wire input 5 \A_N
  attribute \capacitance "0.0052200000"
  wire input 1 \B
  attribute \capacitance "0.0053100000"
  wire input 2 \C
  attribute \capacitance "0.0050700000"
  wire input 3 \D
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1814
    connect \A $auto$rtlil.cc:2976:NotGate$1813
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$1815
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1816
    connect \A $auto$rtlil.cc:2977:AndGate$1815
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1817
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1818
    connect \A $auto$rtlil.cc:2977:AndGate$1817
    connect \B \D
    connect \Y $auto$rtlil.cc:2977:AndGate$1819
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1812
    connect \A \A_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1813
  end
  cell $specify2 $auto$liberty.cc:737:execute$1820
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$1821
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1822
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$1823
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1819
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.984000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__and4bb_1
  wire $auto$rtlil.cc:2976:NotGate$1825
  wire $auto$rtlil.cc:2976:NotGate$1827
  wire $auto$rtlil.cc:2977:AndGate$1829
  wire $auto$rtlil.cc:2977:AndGate$1831
  wire $auto$rtlil.cc:2977:AndGate$1833
  attribute \capacitance "0.0022200000"
  wire input 4 \A_N
  attribute \capacitance "0.0024300000"
  wire input 5 \B_N
  attribute \capacitance "0.0022200000"
  wire input 1 \C
  attribute \capacitance "0.0024100000"
  wire input 2 \D
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1828
    connect \A $auto$rtlil.cc:2976:NotGate$1825
    connect \B $auto$rtlil.cc:2976:NotGate$1827
    connect \Y $auto$rtlil.cc:2977:AndGate$1829
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1830
    connect \A $auto$rtlil.cc:2977:AndGate$1829
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1831
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1832
    connect \A $auto$rtlil.cc:2977:AndGate$1831
    connect \B \D
    connect \Y $auto$rtlil.cc:2977:AndGate$1833
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1824
    connect \A \A_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1825
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1826
    connect \A \B_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1827
  end
  cell $specify2 $auto$liberty.cc:737:execute$1834
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$1835
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1836
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$1837
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1833
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "17.582400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__and4bb_2
  wire $auto$rtlil.cc:2976:NotGate$1839
  wire $auto$rtlil.cc:2976:NotGate$1841
  wire $auto$rtlil.cc:2977:AndGate$1843
  wire $auto$rtlil.cc:2977:AndGate$1845
  wire $auto$rtlil.cc:2977:AndGate$1847
  attribute \capacitance "0.0023300000"
  wire input 4 \A_N
  attribute \capacitance "0.0022100000"
  wire input 5 \B_N
  attribute \capacitance "0.0026900000"
  wire input 1 \C
  attribute \capacitance "0.0027100000"
  wire input 2 \D
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1842
    connect \A $auto$rtlil.cc:2976:NotGate$1839
    connect \B $auto$rtlil.cc:2976:NotGate$1841
    connect \Y $auto$rtlil.cc:2977:AndGate$1843
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1844
    connect \A $auto$rtlil.cc:2977:AndGate$1843
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1845
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1846
    connect \A $auto$rtlil.cc:2977:AndGate$1845
    connect \B \D
    connect \Y $auto$rtlil.cc:2977:AndGate$1847
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1838
    connect \A \A_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1839
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1840
    connect \A \B_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1841
  end
  cell $specify2 $auto$liberty.cc:737:execute$1848
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$1849
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1850
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$1851
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1847
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "30.369600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__and4bb_4
  wire $auto$rtlil.cc:2976:NotGate$1853
  wire $auto$rtlil.cc:2976:NotGate$1855
  wire $auto$rtlil.cc:2977:AndGate$1857
  wire $auto$rtlil.cc:2977:AndGate$1859
  wire $auto$rtlil.cc:2977:AndGate$1861
  attribute \capacitance "0.0025800000"
  wire input 4 \A_N
  attribute \capacitance "0.0027200000"
  wire input 5 \B_N
  attribute \capacitance "0.0051900000"
  wire input 1 \C
  attribute \capacitance "0.0048500000"
  wire input 2 \D
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1856
    connect \A $auto$rtlil.cc:2976:NotGate$1853
    connect \B $auto$rtlil.cc:2976:NotGate$1855
    connect \Y $auto$rtlil.cc:2977:AndGate$1857
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1858
    connect \A $auto$rtlil.cc:2977:AndGate$1857
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$1859
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1860
    connect \A $auto$rtlil.cc:2977:AndGate$1859
    connect \B \D
    connect \Y $auto$rtlil.cc:2977:AndGate$1861
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1852
    connect \A \A_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1853
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1854
    connect \A \B_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1855
  end
  cell $specify2 $auto$liberty.cc:737:execute$1862
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$1863
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$1864
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$1865
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \X $auto$rtlil.cc:2977:AndGate$1861
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.3936000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__buf_1
  attribute \capacitance "0.0025300000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1866
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "35.164800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__buf_16
  attribute \capacitance "0.0162500000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1867
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.9920000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__buf_2
  attribute \capacitance "0.0027300000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1868
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.188800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__buf_4
  attribute \capacitance "0.0037400000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1869
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "19.180800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__buf_8
  attribute \capacitance "0.0085900000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1870
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "43.156800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__bufbuf_16
  attribute \capacitance "0.0031300000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1871
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "23.976000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__bufbuf_8
  attribute \capacitance "0.0023500000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1872
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "39.960000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__bufinv_16
  wire $auto$rtlil.cc:2976:NotGate$1874
  attribute \capacitance "0.0083400000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1873
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1874
  end
  cell $specify2 $auto$liberty.cc:737:execute$1875
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1874
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "20.779200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__bufinv_8
  wire $auto$rtlil.cc:2976:NotGate$1877
  attribute \capacitance "0.0028400000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1876
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1877
  end
  cell $specify2 $auto$liberty.cc:737:execute$1878
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1877
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.3936000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__clkbuf_1
  attribute \capacitance "0.0028600000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1879
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "31.968000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__clkbuf_16
  attribute \capacitance "0.0089900000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1880
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.3936000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__clkbuf_2
  attribute \capacitance "0.0023800000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1881
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "9.5904000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__clkbuf_4
  attribute \capacitance "0.0026200000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1882
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "17.582400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__clkbuf_8
  attribute \capacitance "0.0047200000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$1883
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "9.5904000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__clkdlyinv3sd1_1
  wire $auto$rtlil.cc:2976:NotGate$1885
  attribute \capacitance "0.0025400000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1884
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1885
  end
  cell $specify2 $auto$liberty.cc:737:execute$1886
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1885
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "9.5904000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__clkdlyinv3sd2_1
  wire $auto$rtlil.cc:2976:NotGate$1888
  attribute \capacitance "0.0024700000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1887
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1888
  end
  cell $specify2 $auto$liberty.cc:737:execute$1889
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1888
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "9.5904000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__clkdlyinv3sd3_1
  wire $auto$rtlil.cc:2976:NotGate$1891
  attribute \capacitance "0.0025900000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1890
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1891
  end
  cell $specify2 $auto$liberty.cc:737:execute$1892
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1891
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "17.582400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__clkdlyinv5sd1_1
  wire $auto$rtlil.cc:2976:NotGate$1894
  attribute \capacitance "0.0027000000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1893
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1894
  end
  cell $specify2 $auto$liberty.cc:737:execute$1895
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1894
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "17.582400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__clkdlyinv5sd2_1
  wire $auto$rtlil.cc:2976:NotGate$1897
  attribute \capacitance "0.0027200000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1896
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1897
  end
  cell $specify2 $auto$liberty.cc:737:execute$1898
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1897
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "17.582400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__clkdlyinv5sd3_1
  wire $auto$rtlil.cc:2976:NotGate$1900
  attribute \capacitance "0.0029100000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1899
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1900
  end
  cell $specify2 $auto$liberty.cc:737:execute$1901
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1900
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "4.7952000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__clkinv_1
  wire $auto$rtlil.cc:2976:NotGate$1903
  attribute \capacitance "0.0029800000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1902
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1903
  end
  cell $specify2 $auto$liberty.cc:737:execute$1904
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1903
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "38.361600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__clkinv_16
  wire $auto$rtlil.cc:2976:NotGate$1906
  attribute \capacitance "0.0473300000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1905
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1906
  end
  cell $specify2 $auto$liberty.cc:737:execute$1907
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1906
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.3936000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__clkinv_2
  wire $auto$rtlil.cc:2976:NotGate$1909
  attribute \capacitance "0.0062200000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1908
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1909
  end
  cell $specify2 $auto$liberty.cc:737:execute$1910
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1909
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.188800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__clkinv_4
  wire $auto$rtlil.cc:2976:NotGate$1912
  attribute \capacitance "0.0128400000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1911
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1912
  end
  cell $specify2 $auto$liberty.cc:737:execute$1913
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1912
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "20.779200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__clkinv_8
  wire $auto$rtlil.cc:2976:NotGate$1915
  attribute \capacitance "0.0245400000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1914
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$1915
  end
  cell $specify2 $auto$liberty.cc:737:execute$1916
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$1915
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "4.7952000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__conb_1
  wire output 1 \HI
  wire output 2 \LO
  connect \HI 1'1
  connect \LO 1'0
end
attribute \liberty_cell 1
attribute \area "6.3936000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__decap_4
end
attribute \liberty_cell 1
attribute \area "12.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__decap_8
end
attribute \liberty_cell 1
attribute \area "44.755200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dfbbn_1
  wire $auto$rtlil.cc:2976:NotGate$1918
  wire $auto$rtlil.cc:2976:NotGate$1920
  wire $auto$rtlil.cc:2976:NotGate$1922
  attribute \capacitance "0.0030100000"
  wire input 3 \CLK_N
  attribute \capacitance "0.0019000000"
  wire input 1 \D
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0017900000"
  wire input 5 \RESET_B
  attribute \capacitance "0.0053900000"
  wire input 6 \SET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1923
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFFSR_NNN_ $auto$liberty.cc:243:create_ff$1924
    connect \C \CLK_N
    connect \D \D
    connect \Q \IQ
    connect \R \RESET_B
    connect \S \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1917
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1918
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1919
    connect \A \CLK_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1920
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1921
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1922
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "47.952000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dfbbn_2
  wire $auto$rtlil.cc:2976:NotGate$1926
  wire $auto$rtlil.cc:2976:NotGate$1928
  wire $auto$rtlil.cc:2976:NotGate$1930
  attribute \capacitance "0.0030100000"
  wire input 3 \CLK_N
  attribute \capacitance "0.0017600000"
  wire input 1 \D
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0017800000"
  wire input 5 \RESET_B
  attribute \capacitance "0.0052400000"
  wire input 6 \SET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1931
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFFSR_NNN_ $auto$liberty.cc:243:create_ff$1932
    connect \C \CLK_N
    connect \D \D
    connect \Q \IQ
    connect \R \RESET_B
    connect \S \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1925
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1926
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1927
    connect \A \CLK_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1928
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1929
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1930
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "43.156800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dfbbp_1
  wire $auto$rtlil.cc:2976:NotGate$1934
  wire $auto$rtlil.cc:2976:NotGate$1936
  attribute \capacitance "0.0031300000"
  wire input 1 \CLK
  attribute \capacitance "0.0015300000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0021300000"
  wire input 5 \RESET_B
  attribute \capacitance "0.0059000000"
  wire input 6 \SET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1937
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFFSR_PNN_ $auto$liberty.cc:243:create_ff$1938
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
    connect \R \RESET_B
    connect \S \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1933
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1934
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1935
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1936
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "38.361600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dfrbp_1
  wire $auto$rtlil.cc:2976:NotGate$1940
  attribute \capacitance "0.0030300000"
  wire input 1 \CLK
  attribute \capacitance "0.0018600000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0057200000"
  wire input 5 \RESET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1941
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$1942
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1939
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1940
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "46.353600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dfrbp_2
  wire $auto$rtlil.cc:2976:NotGate$1944
  attribute \capacitance "0.0029800000"
  wire input 1 \CLK
  attribute \capacitance "0.0020100000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0058000000"
  wire input 5 \RESET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1945
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$1946
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1943
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1944
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "36.763200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dfrtn_1
  wire $auto$rtlil.cc:2976:NotGate$1948
  wire $auto$rtlil.cc:2976:NotGate$1950
  attribute \capacitance "0.0030200000"
  wire input 3 \CLK_N
  attribute \capacitance "0.0020000000"
  wire input 1 \D
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  attribute \capacitance "0.0055000000"
  wire input 4 \RESET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1951
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_NN0_ $auto$liberty.cc:243:create_ff$1952
    connect \C \CLK_N
    connect \D \D
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1947
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1948
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1949
    connect \A \CLK_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1950
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "36.763200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dfrtp_1
  wire $auto$rtlil.cc:2976:NotGate$1954
  attribute \capacitance "0.0030600000"
  wire input 1 \CLK
  attribute \capacitance "0.0018600000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0056900000"
  wire input 4 \RESET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1955
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$1956
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1953
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1954
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "38.361600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dfrtp_2
  wire $auto$rtlil.cc:2976:NotGate$1958
  attribute \capacitance "0.0030900000"
  wire input 1 \CLK
  attribute \capacitance "0.0018600000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0057100000"
  wire input 4 \RESET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1959
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$1960
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1957
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1958
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "44.755200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dfrtp_4
  wire $auto$rtlil.cc:2976:NotGate$1962
  attribute \capacitance "0.0030400000"
  wire input 1 \CLK
  attribute \capacitance "0.0018600000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0058100000"
  wire input 4 \RESET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1963
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$1964
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1961
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1962
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "39.960000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dfsbp_1
  wire $auto$rtlil.cc:2976:NotGate$1966
  attribute \capacitance "0.0031200000"
  wire input 1 \CLK
  attribute \capacitance "0.0017900000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0038700000"
  wire input 5 \SET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1967
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$1968
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
    connect \R \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1965
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1966
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "43.156800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dfsbp_2
  wire $auto$rtlil.cc:2976:NotGate$1970
  attribute \capacitance "0.0029100000"
  wire input 1 \CLK
  attribute \capacitance "0.0017800000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0035700000"
  wire input 5 \SET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1971
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$1972
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
    connect \R \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1969
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1970
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "36.763200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dfstp_1
  wire $auto$rtlil.cc:2976:NotGate$1974
  attribute \capacitance "0.0030400000"
  wire input 1 \CLK
  attribute \capacitance "0.0017600000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0034900000"
  wire input 4 \SET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1975
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$1976
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
    connect \R \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1973
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1974
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "39.960000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dfstp_2
  wire $auto$rtlil.cc:2976:NotGate$1978
  attribute \capacitance "0.0032300000"
  wire input 1 \CLK
  attribute \capacitance "0.0019600000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0037200000"
  wire input 4 \SET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1979
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$1980
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
    connect \R \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1977
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1978
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "43.156800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dfstp_4
  wire $auto$rtlil.cc:2976:NotGate$1982
  attribute \capacitance "0.0030100000"
  wire input 1 \CLK
  attribute \capacitance "0.0018100000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0032600000"
  wire input 4 \SET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1983
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$1984
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
    connect \R \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1981
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1982
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "31.968000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dfxbp_1
  attribute \capacitance "0.0030100000"
  wire input 1 \CLK
  attribute \capacitance "0.0020000000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1985
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$1986
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "36.763200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dfxbp_2
  attribute \capacitance "0.0031700000"
  wire input 1 \CLK
  attribute \capacitance "0.0020100000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1987
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$1988
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "27.172800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dfxtp_1
  attribute \capacitance "0.0030000000"
  wire input 1 \CLK
  attribute \capacitance "0.0017700000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1989
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$1990
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "28.771200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dfxtp_2
  attribute \capacitance "0.0030000000"
  wire input 1 \CLK
  attribute \capacitance "0.0018300000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1991
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$1992
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "31.968000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dfxtp_4
  attribute \capacitance "0.0030600000"
  wire input 1 \CLK
  attribute \capacitance "0.0018100000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  cell $_NOT_ $auto$liberty.cc:239:create_ff$1993
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$1994
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "2.5024000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__diode_2
  attribute \capacitance "0.0008780000"
  wire input 1 \DIODE
end
attribute \liberty_cell 1
attribute \area "22.377600000"
attribute \blackbox 1
module \sky130_fd_sc_hs__dlclkp_1
  attribute \capacitance "0.0126000000"
  wire input 1 \CLK
  attribute \capacitance "0.0026100000"
  wire input 2 \GATE
  wire output 3 \GCLK
end
attribute \liberty_cell 1
attribute \area "25.574400000"
attribute \blackbox 1
module \sky130_fd_sc_hs__dlclkp_2
  attribute \capacitance "0.0126100000"
  wire input 1 \CLK
  attribute \capacitance "0.0026000000"
  wire input 2 \GATE
  wire output 3 \GCLK
end
attribute \liberty_cell 1
attribute \area "28.771200000"
attribute \blackbox 1
module \sky130_fd_sc_hs__dlclkp_4
  attribute \capacitance "0.0127500000"
  wire input 1 \CLK
  attribute \capacitance "0.0025800000"
  wire input 2 \GATE
  wire output 3 \GCLK
end
attribute \liberty_cell 1
attribute \area "28.771200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dlrbn_1
  wire $auto$liberty.cc:346:create_latch$2001
  wire $auto$liberty.cc:351:create_latch$2003
  wire $auto$rtlil.cc:2976:NotGate$1996
  wire $auto$rtlil.cc:2976:NotGate$1998
  attribute \capacitance "0.0022800000"
  wire input 1 \D
  attribute \capacitance "0.0026500000"
  wire input 5 \GATE_N
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  wire output 3 \Q_N
  attribute \capacitance "0.0028200000"
  wire input 4 \RESET_B
  cell $_NOT_ $auto$liberty.cc:322:create_latch$1999
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$2000
    connect \A \D
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:346:create_latch$2001
  end
  cell $_AND_ $auto$liberty.cc:348:create_latch$2002
    connect \A \GATE_N
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:351:create_latch$2003
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$2004
    connect \D $auto$liberty.cc:351:create_latch$2003
    connect \E \GATE_N
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1995
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$1996
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$1997
    connect \A \GATE_N
    connect \Y $auto$rtlil.cc:2976:NotGate$1998
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "30.369600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dlrbn_2
  wire $auto$liberty.cc:346:create_latch$2011
  wire $auto$liberty.cc:351:create_latch$2013
  wire $auto$rtlil.cc:2976:NotGate$2006
  wire $auto$rtlil.cc:2976:NotGate$2008
  attribute \capacitance "0.0022900000"
  wire input 1 \D
  attribute \capacitance "0.0026100000"
  wire input 5 \GATE_N
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  wire output 3 \Q_N
  attribute \capacitance "0.0027900000"
  wire input 4 \RESET_B
  cell $_NOT_ $auto$liberty.cc:322:create_latch$2009
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$2010
    connect \A \D
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:346:create_latch$2011
  end
  cell $_AND_ $auto$liberty.cc:348:create_latch$2012
    connect \A \GATE_N
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:351:create_latch$2013
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$2014
    connect \D $auto$liberty.cc:351:create_latch$2013
    connect \E \GATE_N
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2005
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2006
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2007
    connect \A \GATE_N
    connect \Y $auto$rtlil.cc:2976:NotGate$2008
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "27.172800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dlrbp_1
  wire $auto$liberty.cc:335:create_latch$2019
  wire $auto$liberty.cc:346:create_latch$2021
  wire $auto$liberty.cc:351:create_latch$2023
  wire $auto$rtlil.cc:2976:NotGate$2016
  attribute \capacitance "0.0022000000"
  wire input 1 \D
  attribute \capacitance "0.0025000000"
  wire input 5 \GATE
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  wire output 3 \Q_N
  attribute \capacitance "0.0029300000"
  wire input 4 \RESET_B
  cell $_NOT_ $auto$liberty.cc:322:create_latch$2017
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_NOT_ $auto$liberty.cc:333:create_latch$2018
    connect \A \RESET_B
    connect \Y $auto$liberty.cc:335:create_latch$2019
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$2020
    connect \A \D
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:346:create_latch$2021
  end
  cell $_OR_ $auto$liberty.cc:348:create_latch$2022
    connect \A \GATE
    connect \B $auto$liberty.cc:335:create_latch$2019
    connect \Y $auto$liberty.cc:351:create_latch$2023
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$2024
    connect \D $auto$liberty.cc:351:create_latch$2023
    connect \E \GATE
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2015
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2016
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "30.369600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dlrbp_2
  wire $auto$liberty.cc:335:create_latch$2029
  wire $auto$liberty.cc:346:create_latch$2031
  wire $auto$liberty.cc:351:create_latch$2033
  wire $auto$rtlil.cc:2976:NotGate$2026
  attribute \capacitance "0.0021100000"
  wire input 1 \D
  attribute \capacitance "0.0025800000"
  wire input 5 \GATE
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  wire output 3 \Q_N
  attribute \capacitance "0.0029400000"
  wire input 4 \RESET_B
  cell $_NOT_ $auto$liberty.cc:322:create_latch$2027
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_NOT_ $auto$liberty.cc:333:create_latch$2028
    connect \A \RESET_B
    connect \Y $auto$liberty.cc:335:create_latch$2029
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$2030
    connect \A \D
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:346:create_latch$2031
  end
  cell $_OR_ $auto$liberty.cc:348:create_latch$2032
    connect \A \GATE
    connect \B $auto$liberty.cc:335:create_latch$2029
    connect \Y $auto$liberty.cc:351:create_latch$2033
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$2034
    connect \D $auto$liberty.cc:351:create_latch$2033
    connect \E \GATE
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2025
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2026
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "23.976000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dlrtn_1
  wire $auto$liberty.cc:346:create_latch$2041
  wire $auto$liberty.cc:351:create_latch$2043
  wire $auto$rtlil.cc:2976:NotGate$2036
  wire $auto$rtlil.cc:2976:NotGate$2038
  attribute \capacitance "0.0021900000"
  wire input 1 \D
  attribute \capacitance "0.0025400000"
  wire input 4 \GATE_N
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  attribute \capacitance "0.0027800000"
  wire input 3 \RESET_B
  cell $_NOT_ $auto$liberty.cc:322:create_latch$2039
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$2040
    connect \A \D
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:346:create_latch$2041
  end
  cell $_AND_ $auto$liberty.cc:348:create_latch$2042
    connect \A \GATE_N
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:351:create_latch$2043
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$2044
    connect \D $auto$liberty.cc:351:create_latch$2043
    connect \E \GATE_N
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2035
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2036
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2037
    connect \A \GATE_N
    connect \Y $auto$rtlil.cc:2976:NotGate$2038
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "27.172800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dlrtn_2
  wire $auto$liberty.cc:346:create_latch$2051
  wire $auto$liberty.cc:351:create_latch$2053
  wire $auto$rtlil.cc:2976:NotGate$2046
  wire $auto$rtlil.cc:2976:NotGate$2048
  attribute \capacitance "0.0022200000"
  wire input 1 \D
  attribute \capacitance "0.0026600000"
  wire input 4 \GATE_N
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  attribute \capacitance "0.0028500000"
  wire input 3 \RESET_B
  cell $_NOT_ $auto$liberty.cc:322:create_latch$2049
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$2050
    connect \A \D
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:346:create_latch$2051
  end
  cell $_AND_ $auto$liberty.cc:348:create_latch$2052
    connect \A \GATE_N
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:351:create_latch$2053
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$2054
    connect \D $auto$liberty.cc:351:create_latch$2053
    connect \E \GATE_N
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2045
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2046
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2047
    connect \A \GATE_N
    connect \Y $auto$rtlil.cc:2976:NotGate$2048
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "31.968000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dlrtn_4
  wire $auto$liberty.cc:346:create_latch$2061
  wire $auto$liberty.cc:351:create_latch$2063
  wire $auto$rtlil.cc:2976:NotGate$2056
  wire $auto$rtlil.cc:2976:NotGate$2058
  attribute \capacitance "0.0021400000"
  wire input 1 \D
  attribute \capacitance "0.0026100000"
  wire input 4 \GATE_N
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  attribute \capacitance "0.0047200000"
  wire input 3 \RESET_B
  cell $_NOT_ $auto$liberty.cc:322:create_latch$2059
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$2060
    connect \A \D
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:346:create_latch$2061
  end
  cell $_AND_ $auto$liberty.cc:348:create_latch$2062
    connect \A \GATE_N
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:351:create_latch$2063
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$2064
    connect \D $auto$liberty.cc:351:create_latch$2063
    connect \E \GATE_N
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2055
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2056
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2057
    connect \A \GATE_N
    connect \Y $auto$rtlil.cc:2976:NotGate$2058
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "22.377600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dlrtp_1
  wire $auto$liberty.cc:335:create_latch$2069
  wire $auto$liberty.cc:346:create_latch$2071
  wire $auto$liberty.cc:351:create_latch$2073
  wire $auto$rtlil.cc:2976:NotGate$2066
  attribute \capacitance "0.0023400000"
  wire input 1 \D
  attribute \capacitance "0.0025400000"
  wire input 4 \GATE
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  attribute \capacitance "0.0028200000"
  wire input 3 \RESET_B
  cell $_NOT_ $auto$liberty.cc:322:create_latch$2067
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_NOT_ $auto$liberty.cc:333:create_latch$2068
    connect \A \RESET_B
    connect \Y $auto$liberty.cc:335:create_latch$2069
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$2070
    connect \A \D
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:346:create_latch$2071
  end
  cell $_OR_ $auto$liberty.cc:348:create_latch$2072
    connect \A \GATE
    connect \B $auto$liberty.cc:335:create_latch$2069
    connect \Y $auto$liberty.cc:351:create_latch$2073
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$2074
    connect \D $auto$liberty.cc:351:create_latch$2073
    connect \E \GATE
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2065
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2066
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "23.976000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dlrtp_2
  wire $auto$liberty.cc:335:create_latch$2079
  wire $auto$liberty.cc:346:create_latch$2081
  wire $auto$liberty.cc:351:create_latch$2083
  wire $auto$rtlil.cc:2976:NotGate$2076
  attribute \capacitance "0.0024200000"
  wire input 1 \D
  attribute \capacitance "0.0025200000"
  wire input 4 \GATE
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  attribute \capacitance "0.0030400000"
  wire input 3 \RESET_B
  cell $_NOT_ $auto$liberty.cc:322:create_latch$2077
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_NOT_ $auto$liberty.cc:333:create_latch$2078
    connect \A \RESET_B
    connect \Y $auto$liberty.cc:335:create_latch$2079
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$2080
    connect \A \D
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:346:create_latch$2081
  end
  cell $_OR_ $auto$liberty.cc:348:create_latch$2082
    connect \A \GATE
    connect \B $auto$liberty.cc:335:create_latch$2079
    connect \Y $auto$liberty.cc:351:create_latch$2083
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$2084
    connect \D $auto$liberty.cc:351:create_latch$2083
    connect \E \GATE
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2075
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2076
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "30.369600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dlrtp_4
  wire $auto$liberty.cc:335:create_latch$2089
  wire $auto$liberty.cc:346:create_latch$2091
  wire $auto$liberty.cc:351:create_latch$2093
  wire $auto$rtlil.cc:2976:NotGate$2086
  attribute \capacitance "0.0021900000"
  wire input 1 \D
  attribute \capacitance "0.0025700000"
  wire input 4 \GATE
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  attribute \capacitance "0.0045000000"
  wire input 3 \RESET_B
  cell $_NOT_ $auto$liberty.cc:322:create_latch$2087
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_NOT_ $auto$liberty.cc:333:create_latch$2088
    connect \A \RESET_B
    connect \Y $auto$liberty.cc:335:create_latch$2089
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$2090
    connect \A \D
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:346:create_latch$2091
  end
  cell $_OR_ $auto$liberty.cc:348:create_latch$2092
    connect \A \GATE
    connect \B $auto$liberty.cc:335:create_latch$2089
    connect \Y $auto$liberty.cc:351:create_latch$2093
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$2094
    connect \D $auto$liberty.cc:351:create_latch$2093
    connect \E \GATE
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2085
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2086
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "27.172800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dlxbn_1
  wire $auto$rtlil.cc:2976:NotGate$2096
  attribute \capacitance "0.0023300000"
  wire input 1 \D
  attribute \capacitance "0.0025900000"
  wire input 4 \GATE_N
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  wire output 3 \Q_N
  cell $_NOT_ $auto$liberty.cc:322:create_latch$2097
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$2098
    connect \D \D
    connect \E \GATE_N
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2095
    connect \A \GATE_N
    connect \Y $auto$rtlil.cc:2976:NotGate$2096
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "30.369600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dlxbn_2
  wire $auto$rtlil.cc:2976:NotGate$2100
  attribute \capacitance "0.0022200000"
  wire input 1 \D
  attribute \capacitance "0.0026000000"
  wire input 4 \GATE_N
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  wire output 3 \Q_N
  cell $_NOT_ $auto$liberty.cc:322:create_latch$2101
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$2102
    connect \D \D
    connect \E \GATE_N
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2099
    connect \A \GATE_N
    connect \Y $auto$rtlil.cc:2976:NotGate$2100
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "27.172800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dlxbp_1
  attribute \capacitance "0.0022300000"
  wire input 1 \D
  attribute \capacitance "0.0026500000"
  wire input 4 \GATE
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  wire output 3 \Q_N
  cell $_NOT_ $auto$liberty.cc:322:create_latch$2103
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$2104
    connect \D \D
    connect \E \GATE
    connect \Q \IQ
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "22.377600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dlxtn_1
  wire $auto$rtlil.cc:2976:NotGate$2106
  attribute \capacitance "0.0022500000"
  wire input 1 \D
  attribute \capacitance "0.0026400000"
  wire input 3 \GATE_N
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  cell $_NOT_ $auto$liberty.cc:322:create_latch$2107
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$2108
    connect \D \D
    connect \E \GATE_N
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2105
    connect \A \GATE_N
    connect \Y $auto$rtlil.cc:2976:NotGate$2106
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "23.976000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dlxtn_2
  wire $auto$rtlil.cc:2976:NotGate$2110
  attribute \capacitance "0.0022700000"
  wire input 1 \D
  attribute \capacitance "0.0025700000"
  wire input 3 \GATE_N
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  cell $_NOT_ $auto$liberty.cc:322:create_latch$2111
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$2112
    connect \D \D
    connect \E \GATE_N
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2109
    connect \A \GATE_N
    connect \Y $auto$rtlil.cc:2976:NotGate$2110
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "27.172800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dlxtn_4
  wire $auto$rtlil.cc:2976:NotGate$2114
  attribute \capacitance "0.0024500000"
  wire input 1 \D
  attribute \capacitance "0.0025600000"
  wire input 3 \GATE_N
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  cell $_NOT_ $auto$liberty.cc:322:create_latch$2115
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$2116
    connect \D \D
    connect \E \GATE_N
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2113
    connect \A \GATE_N
    connect \Y $auto$rtlil.cc:2976:NotGate$2114
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "25.574400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dlxtp_1
  attribute \capacitance "0.0021000000"
  wire input 1 \D
  attribute \capacitance "0.0025700000"
  wire input 3 \GATE
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  cell $_NOT_ $auto$liberty.cc:322:create_latch$2117
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$2118
    connect \D \D
    connect \E \GATE
    connect \Q \IQ
  end
  connect \Q \IQ
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dlygate4sd1_1
  attribute \capacitance "0.0018000000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2119
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dlygate4sd2_1
  attribute \capacitance "0.0015100000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2120
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dlygate4sd3_1
  attribute \capacitance "0.0018400000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2121
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.984000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dlymetal6s2s_1
  attribute \capacitance "0.0016200000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2122
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.984000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dlymetal6s4s_1
  attribute \capacitance "0.0015300000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2123
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.984000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__dlymetal6s6s_1
  attribute \capacitance "0.0015400000"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$2124
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \liberty_cell 1
attribute \area "12.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__ebufn_1
  wire $auto$liberty.cc:190:create_tristate$2128
  wire $auto$rtlil.cc:2976:NotGate$2127
  attribute \capacitance "0.0024600000"
  wire input 1 \A
  attribute \capacitance "0.0045600000"
  wire input 2 \TE_B
  attribute \capacitance "0.0024800000"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2125
    parameter \WIDTH 1
    connect \A \A
    connect \EN $auto$rtlil.cc:2976:NotGate$2127
    connect \Y $auto$liberty.cc:190:create_tristate$2128
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2126
    connect \A \TE_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2127
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2128
end
attribute \liberty_cell 1
attribute \area "14.385600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__ebufn_2
  wire $auto$liberty.cc:190:create_tristate$2132
  wire $auto$rtlil.cc:2976:NotGate$2131
  attribute \capacitance "0.0025400000"
  wire input 1 \A
  attribute \capacitance "0.0056300000"
  wire input 2 \TE_B
  attribute \capacitance "0.0045200000"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2129
    parameter \WIDTH 1
    connect \A \A
    connect \EN $auto$rtlil.cc:2976:NotGate$2131
    connect \Y $auto$liberty.cc:190:create_tristate$2132
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2130
    connect \A \TE_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2131
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2132
end
attribute \liberty_cell 1
attribute \area "19.180800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__ebufn_4
  wire $auto$liberty.cc:190:create_tristate$2136
  wire $auto$rtlil.cc:2976:NotGate$2135
  attribute \capacitance "0.0028500000"
  wire input 1 \A
  attribute \capacitance "0.0084900000"
  wire input 2 \TE_B
  attribute \capacitance "0.0083200000"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2133
    parameter \WIDTH 1
    connect \A \A
    connect \EN $auto$rtlil.cc:2976:NotGate$2135
    connect \Y $auto$liberty.cc:190:create_tristate$2136
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2134
    connect \A \TE_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2135
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2136
end
attribute \liberty_cell 1
attribute \area "35.164800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__ebufn_8
  wire $auto$liberty.cc:190:create_tristate$2140
  wire $auto$rtlil.cc:2976:NotGate$2139
  attribute \capacitance "0.0054900000"
  wire input 1 \A
  attribute \capacitance "0.0144200000"
  wire input 2 \TE_B
  attribute \capacitance "0.0166800000"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2137
    parameter \WIDTH 1
    connect \A \A
    connect \EN $auto$rtlil.cc:2976:NotGate$2139
    connect \Y $auto$liberty.cc:190:create_tristate$2140
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2138
    connect \A \TE_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2139
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2140
end
attribute \liberty_cell 1
attribute \area "47.952000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__edfxbp_1
  wire $auto$rtlil.cc:2976:NotGate$2144
  wire $auto$rtlil.cc:2977:AndGate$2142
  wire $auto$rtlil.cc:2977:AndGate$2146
  wire $auto$rtlil.cc:2979:OrGate$2148
  attribute \capacitance "0.0030000000"
  wire input 1 \CLK
  attribute \capacitance "0.0021200000"
  wire input 2 \D
  attribute \capacitance "0.0021200000"
  wire input 5 \DE
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2141
    connect \A \D
    connect \B \DE
    connect \Y $auto$rtlil.cc:2977:AndGate$2142
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2145
    connect \A \IQ
    connect \B $auto$rtlil.cc:2976:NotGate$2144
    connect \Y $auto$rtlil.cc:2977:AndGate$2146
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2147
    connect \A $auto$rtlil.cc:2977:AndGate$2142
    connect \B $auto$rtlil.cc:2977:AndGate$2146
    connect \Y $auto$rtlil.cc:2979:OrGate$2148
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$2149
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$2150
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$2148
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2143
    connect \A \DE
    connect \Y $auto$rtlil.cc:2976:NotGate$2144
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "43.156800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__edfxtp_1
  wire $auto$rtlil.cc:2976:NotGate$2154
  wire $auto$rtlil.cc:2977:AndGate$2152
  wire $auto$rtlil.cc:2977:AndGate$2156
  wire $auto$rtlil.cc:2979:OrGate$2158
  attribute \capacitance "0.0029000000"
  wire input 1 \CLK
  attribute \capacitance "0.0018400000"
  wire input 2 \D
  attribute \capacitance "0.0018400000"
  wire input 4 \DE
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2151
    connect \A \D
    connect \B \DE
    connect \Y $auto$rtlil.cc:2977:AndGate$2152
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2155
    connect \A \IQ
    connect \B $auto$rtlil.cc:2976:NotGate$2154
    connect \Y $auto$rtlil.cc:2977:AndGate$2156
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2157
    connect \A $auto$rtlil.cc:2977:AndGate$2152
    connect \B $auto$rtlil.cc:2977:AndGate$2156
    connect \Y $auto$rtlil.cc:2979:OrGate$2158
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$2159
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$2160
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$2158
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2153
    connect \A \DE
    connect \Y $auto$rtlil.cc:2976:NotGate$2154
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "7.9920000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__einvn_1
  wire $auto$liberty.cc:190:create_tristate$2166
  wire $auto$rtlil.cc:2976:NotGate$2162
  wire $auto$rtlil.cc:2976:NotGate$2165
  attribute \capacitance "0.0028800000"
  wire input 1 \A
  attribute \capacitance "0.0034500000"
  wire input 2 \TE_B
  attribute \capacitance "0.0029600000"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2163
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2976:NotGate$2162
    connect \EN $auto$rtlil.cc:2976:NotGate$2165
    connect \Y $auto$liberty.cc:190:create_tristate$2166
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2164
    connect \A \TE_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2165
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2161
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2162
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2166
end
attribute \liberty_cell 1
attribute \area "11.188800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__einvn_2
  wire $auto$liberty.cc:190:create_tristate$2172
  wire $auto$rtlil.cc:2976:NotGate$2168
  wire $auto$rtlil.cc:2976:NotGate$2171
  attribute \capacitance "0.0054200000"
  wire input 1 \A
  attribute \capacitance "0.0048100000"
  wire input 2 \TE_B
  attribute \capacitance "0.0053100000"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2169
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2976:NotGate$2168
    connect \EN $auto$rtlil.cc:2976:NotGate$2171
    connect \Y $auto$liberty.cc:190:create_tristate$2172
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2170
    connect \A \TE_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2171
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2167
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2168
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2172
end
attribute \liberty_cell 1
attribute \area "17.582400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__einvn_4
  wire $auto$liberty.cc:190:create_tristate$2178
  wire $auto$rtlil.cc:2976:NotGate$2174
  wire $auto$rtlil.cc:2976:NotGate$2177
  attribute \capacitance "0.0107600000"
  wire input 1 \A
  attribute \capacitance "0.0084500000"
  wire input 2 \TE_B
  attribute \capacitance "0.0106300000"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2175
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2976:NotGate$2174
    connect \EN $auto$rtlil.cc:2976:NotGate$2177
    connect \Y $auto$liberty.cc:190:create_tristate$2178
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2176
    connect \A \TE_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2177
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2173
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2174
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2178
end
attribute \liberty_cell 1
attribute \area "30.369600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__einvn_8
  wire $auto$liberty.cc:190:create_tristate$2184
  wire $auto$rtlil.cc:2976:NotGate$2180
  wire $auto$rtlil.cc:2976:NotGate$2183
  attribute \capacitance "0.0214400000"
  wire input 1 \A
  attribute \capacitance "0.0138400000"
  wire input 2 \TE_B
  attribute \capacitance "0.0204000000"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2181
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2976:NotGate$2180
    connect \EN $auto$rtlil.cc:2976:NotGate$2183
    connect \Y $auto$liberty.cc:190:create_tristate$2184
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2182
    connect \A \TE_B
    connect \Y $auto$rtlil.cc:2976:NotGate$2183
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2179
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2180
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2184
end
attribute \liberty_cell 1
attribute \area "7.9920000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__einvp_1
  wire $auto$liberty.cc:190:create_tristate$2192
  wire $auto$rtlil.cc:2976:NotGate$2186
  wire $auto$rtlil.cc:2976:NotGate$2188
  wire $auto$rtlil.cc:2976:NotGate$2191
  attribute \capacitance "0.0028700000"
  wire input 1 \A
  attribute \capacitance "0.0025900000"
  wire input 3 \TE
  attribute \capacitance "0.0028400000"
  wire output 2 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2189
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2976:NotGate$2186
    connect \EN $auto$rtlil.cc:2976:NotGate$2191
    connect \Y $auto$liberty.cc:190:create_tristate$2192
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2190
    connect \A $auto$rtlil.cc:2976:NotGate$2188
    connect \Y $auto$rtlil.cc:2976:NotGate$2191
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2185
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2186
  end
  cell $_NOT_ $auto$liberty.cc:69:parse_func_reduce$2187
    connect \A \TE
    connect \Y $auto$rtlil.cc:2976:NotGate$2188
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2192
end
attribute \liberty_cell 1
attribute \area "11.188800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__einvp_2
  wire $auto$liberty.cc:190:create_tristate$2200
  wire $auto$rtlil.cc:2976:NotGate$2194
  wire $auto$rtlil.cc:2976:NotGate$2196
  wire $auto$rtlil.cc:2976:NotGate$2199
  attribute \capacitance "0.0053400000"
  wire input 1 \A
  attribute \capacitance "0.0041800000"
  wire input 3 \TE
  attribute \capacitance "0.0055700000"
  wire output 2 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2197
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2976:NotGate$2194
    connect \EN $auto$rtlil.cc:2976:NotGate$2199
    connect \Y $auto$liberty.cc:190:create_tristate$2200
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2198
    connect \A $auto$rtlil.cc:2976:NotGate$2196
    connect \Y $auto$rtlil.cc:2976:NotGate$2199
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2193
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2194
  end
  cell $_NOT_ $auto$liberty.cc:69:parse_func_reduce$2195
    connect \A \TE
    connect \Y $auto$rtlil.cc:2976:NotGate$2196
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2200
end
attribute \liberty_cell 1
attribute \area "19.180800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__einvp_4
  wire $auto$liberty.cc:190:create_tristate$2208
  wire $auto$rtlil.cc:2976:NotGate$2202
  wire $auto$rtlil.cc:2976:NotGate$2204
  wire $auto$rtlil.cc:2976:NotGate$2207
  attribute \capacitance "0.0107700000"
  wire input 1 \A
  attribute \capacitance "0.0073700000"
  wire input 3 \TE
  attribute \capacitance "0.0107200000"
  wire output 2 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2205
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2976:NotGate$2202
    connect \EN $auto$rtlil.cc:2976:NotGate$2207
    connect \Y $auto$liberty.cc:190:create_tristate$2208
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2206
    connect \A $auto$rtlil.cc:2976:NotGate$2204
    connect \Y $auto$rtlil.cc:2976:NotGate$2207
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2201
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2202
  end
  cell $_NOT_ $auto$liberty.cc:69:parse_func_reduce$2203
    connect \A \TE
    connect \Y $auto$rtlil.cc:2976:NotGate$2204
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2208
end
attribute \liberty_cell 1
attribute \area "30.369600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__einvp_8
  wire $auto$liberty.cc:190:create_tristate$2216
  wire $auto$rtlil.cc:2976:NotGate$2210
  wire $auto$rtlil.cc:2976:NotGate$2212
  wire $auto$rtlil.cc:2976:NotGate$2215
  attribute \capacitance "0.0211300000"
  wire input 1 \A
  attribute \capacitance "0.0113700000"
  wire input 3 \TE
  attribute \capacitance "0.0208900000"
  wire output 2 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$2213
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2976:NotGate$2210
    connect \EN $auto$rtlil.cc:2976:NotGate$2215
    connect \Y $auto$liberty.cc:190:create_tristate$2216
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$2214
    connect \A $auto$rtlil.cc:2976:NotGate$2212
    connect \Y $auto$rtlil.cc:2976:NotGate$2215
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2209
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2210
  end
  cell $_NOT_ $auto$liberty.cc:69:parse_func_reduce$2211
    connect \A \TE
    connect \Y $auto$rtlil.cc:2976:NotGate$2212
  end
  connect \Z $auto$liberty.cc:190:create_tristate$2216
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "28.771200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__fa_1
  wire $auto$rtlil.cc:2976:NotGate$2228
  wire $auto$rtlil.cc:2976:NotGate$2232
  wire $auto$rtlil.cc:2976:NotGate$2236
  wire $auto$rtlil.cc:2976:NotGate$2240
  wire $auto$rtlil.cc:2976:NotGate$2246
  wire $auto$rtlil.cc:2976:NotGate$2248
  wire $auto$rtlil.cc:2977:AndGate$2218
  wire $auto$rtlil.cc:2977:AndGate$2220
  wire $auto$rtlil.cc:2977:AndGate$2224
  wire $auto$rtlil.cc:2977:AndGate$2230
  wire $auto$rtlil.cc:2977:AndGate$2234
  wire $auto$rtlil.cc:2977:AndGate$2238
  wire $auto$rtlil.cc:2977:AndGate$2242
  wire $auto$rtlil.cc:2977:AndGate$2250
  wire $auto$rtlil.cc:2977:AndGate$2252
  wire $auto$rtlil.cc:2977:AndGate$2256
  wire $auto$rtlil.cc:2977:AndGate$2258
  wire $auto$rtlil.cc:2979:OrGate$2222
  wire $auto$rtlil.cc:2979:OrGate$2226
  wire $auto$rtlil.cc:2979:OrGate$2244
  wire $auto$rtlil.cc:2979:OrGate$2254
  wire $auto$rtlil.cc:2979:OrGate$2260
  attribute \capacitance "0.0101800000"
  wire input 1 \A
  attribute \capacitance "0.0099300000"
  wire input 2 \B
  attribute \capacitance "0.0078000000"
  wire input 3 \CIN
  wire output 4 \COUT
  wire output 5 \SUM
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2217
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2218
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2219
    connect \A \A
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2220
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2223
    connect \A \B
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2224
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2229
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2228
    connect \Y $auto$rtlil.cc:2977:AndGate$2230
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2233
    connect \A $auto$rtlil.cc:2977:AndGate$2230
    connect \B $auto$rtlil.cc:2976:NotGate$2232
    connect \Y $auto$rtlil.cc:2977:AndGate$2234
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2237
    connect \A $auto$rtlil.cc:2976:NotGate$2236
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2238
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2241
    connect \A $auto$rtlil.cc:2977:AndGate$2238
    connect \B $auto$rtlil.cc:2976:NotGate$2240
    connect \Y $auto$rtlil.cc:2977:AndGate$2242
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2249
    connect \A $auto$rtlil.cc:2976:NotGate$2246
    connect \B $auto$rtlil.cc:2976:NotGate$2248
    connect \Y $auto$rtlil.cc:2977:AndGate$2250
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2251
    connect \A $auto$rtlil.cc:2977:AndGate$2250
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2252
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2255
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2256
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2257
    connect \A $auto$rtlil.cc:2977:AndGate$2256
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2258
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2221
    connect \A $auto$rtlil.cc:2977:AndGate$2218
    connect \B $auto$rtlil.cc:2977:AndGate$2220
    connect \Y $auto$rtlil.cc:2979:OrGate$2222
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2225
    connect \A $auto$rtlil.cc:2979:OrGate$2222
    connect \B $auto$rtlil.cc:2977:AndGate$2224
    connect \Y $auto$rtlil.cc:2979:OrGate$2226
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2243
    connect \A $auto$rtlil.cc:2977:AndGate$2234
    connect \B $auto$rtlil.cc:2977:AndGate$2242
    connect \Y $auto$rtlil.cc:2979:OrGate$2244
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2253
    connect \A $auto$rtlil.cc:2979:OrGate$2244
    connect \B $auto$rtlil.cc:2977:AndGate$2252
    connect \Y $auto$rtlil.cc:2979:OrGate$2254
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2259
    connect \A $auto$rtlil.cc:2979:OrGate$2254
    connect \B $auto$rtlil.cc:2977:AndGate$2258
    connect \Y $auto$rtlil.cc:2979:OrGate$2260
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2227
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2228
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2231
    connect \A \CIN
    connect \Y $auto$rtlil.cc:2976:NotGate$2232
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2235
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2236
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2239
    connect \A \CIN
    connect \Y $auto$rtlil.cc:2976:NotGate$2240
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2245
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2246
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2247
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2248
  end
  cell $specify2 $auto$liberty.cc:737:execute$2261
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \CIN
  end
  cell $specify2 $auto$liberty.cc:737:execute$2262
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \CIN
  end
  cell $specify2 $auto$liberty.cc:737:execute$2263
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2264
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2265
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$2266
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \A
  end
  connect \COUT $auto$rtlil.cc:2979:OrGate$2226
  connect \SUM $auto$rtlil.cc:2979:OrGate$2260
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "30.369600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__fa_2
  wire $auto$rtlil.cc:2976:NotGate$2278
  wire $auto$rtlil.cc:2976:NotGate$2282
  wire $auto$rtlil.cc:2976:NotGate$2286
  wire $auto$rtlil.cc:2976:NotGate$2290
  wire $auto$rtlil.cc:2976:NotGate$2296
  wire $auto$rtlil.cc:2976:NotGate$2298
  wire $auto$rtlil.cc:2977:AndGate$2268
  wire $auto$rtlil.cc:2977:AndGate$2270
  wire $auto$rtlil.cc:2977:AndGate$2274
  wire $auto$rtlil.cc:2977:AndGate$2280
  wire $auto$rtlil.cc:2977:AndGate$2284
  wire $auto$rtlil.cc:2977:AndGate$2288
  wire $auto$rtlil.cc:2977:AndGate$2292
  wire $auto$rtlil.cc:2977:AndGate$2300
  wire $auto$rtlil.cc:2977:AndGate$2302
  wire $auto$rtlil.cc:2977:AndGate$2306
  wire $auto$rtlil.cc:2977:AndGate$2308
  wire $auto$rtlil.cc:2979:OrGate$2272
  wire $auto$rtlil.cc:2979:OrGate$2276
  wire $auto$rtlil.cc:2979:OrGate$2294
  wire $auto$rtlil.cc:2979:OrGate$2304
  wire $auto$rtlil.cc:2979:OrGate$2310
  attribute \capacitance "0.0110200000"
  wire input 1 \A
  attribute \capacitance "0.0103400000"
  wire input 2 \B
  attribute \capacitance "0.0079300000"
  wire input 3 \CIN
  wire output 4 \COUT
  wire output 5 \SUM
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2267
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2268
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2269
    connect \A \A
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2270
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2273
    connect \A \B
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2274
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2279
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2278
    connect \Y $auto$rtlil.cc:2977:AndGate$2280
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2283
    connect \A $auto$rtlil.cc:2977:AndGate$2280
    connect \B $auto$rtlil.cc:2976:NotGate$2282
    connect \Y $auto$rtlil.cc:2977:AndGate$2284
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2287
    connect \A $auto$rtlil.cc:2976:NotGate$2286
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2288
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2291
    connect \A $auto$rtlil.cc:2977:AndGate$2288
    connect \B $auto$rtlil.cc:2976:NotGate$2290
    connect \Y $auto$rtlil.cc:2977:AndGate$2292
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2299
    connect \A $auto$rtlil.cc:2976:NotGate$2296
    connect \B $auto$rtlil.cc:2976:NotGate$2298
    connect \Y $auto$rtlil.cc:2977:AndGate$2300
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2301
    connect \A $auto$rtlil.cc:2977:AndGate$2300
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2302
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2305
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2306
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2307
    connect \A $auto$rtlil.cc:2977:AndGate$2306
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2308
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2271
    connect \A $auto$rtlil.cc:2977:AndGate$2268
    connect \B $auto$rtlil.cc:2977:AndGate$2270
    connect \Y $auto$rtlil.cc:2979:OrGate$2272
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2275
    connect \A $auto$rtlil.cc:2979:OrGate$2272
    connect \B $auto$rtlil.cc:2977:AndGate$2274
    connect \Y $auto$rtlil.cc:2979:OrGate$2276
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2293
    connect \A $auto$rtlil.cc:2977:AndGate$2284
    connect \B $auto$rtlil.cc:2977:AndGate$2292
    connect \Y $auto$rtlil.cc:2979:OrGate$2294
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2303
    connect \A $auto$rtlil.cc:2979:OrGate$2294
    connect \B $auto$rtlil.cc:2977:AndGate$2302
    connect \Y $auto$rtlil.cc:2979:OrGate$2304
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2309
    connect \A $auto$rtlil.cc:2979:OrGate$2304
    connect \B $auto$rtlil.cc:2977:AndGate$2308
    connect \Y $auto$rtlil.cc:2979:OrGate$2310
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2277
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2278
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2281
    connect \A \CIN
    connect \Y $auto$rtlil.cc:2976:NotGate$2282
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2285
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2286
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2289
    connect \A \CIN
    connect \Y $auto$rtlil.cc:2976:NotGate$2290
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2295
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2296
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2297
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2298
  end
  cell $specify2 $auto$liberty.cc:737:execute$2311
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \CIN
  end
  cell $specify2 $auto$liberty.cc:737:execute$2312
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \CIN
  end
  cell $specify2 $auto$liberty.cc:737:execute$2313
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2314
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2315
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$2316
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \A
  end
  connect \COUT $auto$rtlil.cc:2979:OrGate$2276
  connect \SUM $auto$rtlil.cc:2979:OrGate$2310
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "36.763200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__fa_4
  wire $auto$rtlil.cc:2976:NotGate$2328
  wire $auto$rtlil.cc:2976:NotGate$2332
  wire $auto$rtlil.cc:2976:NotGate$2336
  wire $auto$rtlil.cc:2976:NotGate$2340
  wire $auto$rtlil.cc:2976:NotGate$2346
  wire $auto$rtlil.cc:2976:NotGate$2348
  wire $auto$rtlil.cc:2977:AndGate$2318
  wire $auto$rtlil.cc:2977:AndGate$2320
  wire $auto$rtlil.cc:2977:AndGate$2324
  wire $auto$rtlil.cc:2977:AndGate$2330
  wire $auto$rtlil.cc:2977:AndGate$2334
  wire $auto$rtlil.cc:2977:AndGate$2338
  wire $auto$rtlil.cc:2977:AndGate$2342
  wire $auto$rtlil.cc:2977:AndGate$2350
  wire $auto$rtlil.cc:2977:AndGate$2352
  wire $auto$rtlil.cc:2977:AndGate$2356
  wire $auto$rtlil.cc:2977:AndGate$2358
  wire $auto$rtlil.cc:2979:OrGate$2322
  wire $auto$rtlil.cc:2979:OrGate$2326
  wire $auto$rtlil.cc:2979:OrGate$2344
  wire $auto$rtlil.cc:2979:OrGate$2354
  wire $auto$rtlil.cc:2979:OrGate$2360
  attribute \capacitance "0.0108000000"
  wire input 1 \A
  attribute \capacitance "0.0103600000"
  wire input 2 \B
  attribute \capacitance "0.0074800000"
  wire input 3 \CIN
  wire output 4 \COUT
  wire output 5 \SUM
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2317
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2318
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2319
    connect \A \A
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2320
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2323
    connect \A \B
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2324
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2329
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2328
    connect \Y $auto$rtlil.cc:2977:AndGate$2330
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2333
    connect \A $auto$rtlil.cc:2977:AndGate$2330
    connect \B $auto$rtlil.cc:2976:NotGate$2332
    connect \Y $auto$rtlil.cc:2977:AndGate$2334
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2337
    connect \A $auto$rtlil.cc:2976:NotGate$2336
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2338
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2341
    connect \A $auto$rtlil.cc:2977:AndGate$2338
    connect \B $auto$rtlil.cc:2976:NotGate$2340
    connect \Y $auto$rtlil.cc:2977:AndGate$2342
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2349
    connect \A $auto$rtlil.cc:2976:NotGate$2346
    connect \B $auto$rtlil.cc:2976:NotGate$2348
    connect \Y $auto$rtlil.cc:2977:AndGate$2350
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2351
    connect \A $auto$rtlil.cc:2977:AndGate$2350
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2352
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2355
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2356
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2357
    connect \A $auto$rtlil.cc:2977:AndGate$2356
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2358
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2321
    connect \A $auto$rtlil.cc:2977:AndGate$2318
    connect \B $auto$rtlil.cc:2977:AndGate$2320
    connect \Y $auto$rtlil.cc:2979:OrGate$2322
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2325
    connect \A $auto$rtlil.cc:2979:OrGate$2322
    connect \B $auto$rtlil.cc:2977:AndGate$2324
    connect \Y $auto$rtlil.cc:2979:OrGate$2326
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2343
    connect \A $auto$rtlil.cc:2977:AndGate$2334
    connect \B $auto$rtlil.cc:2977:AndGate$2342
    connect \Y $auto$rtlil.cc:2979:OrGate$2344
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2353
    connect \A $auto$rtlil.cc:2979:OrGate$2344
    connect \B $auto$rtlil.cc:2977:AndGate$2352
    connect \Y $auto$rtlil.cc:2979:OrGate$2354
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2359
    connect \A $auto$rtlil.cc:2979:OrGate$2354
    connect \B $auto$rtlil.cc:2977:AndGate$2358
    connect \Y $auto$rtlil.cc:2979:OrGate$2360
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2327
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2328
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2331
    connect \A \CIN
    connect \Y $auto$rtlil.cc:2976:NotGate$2332
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2335
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2336
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2339
    connect \A \CIN
    connect \Y $auto$rtlil.cc:2976:NotGate$2340
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2345
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2346
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2347
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2348
  end
  cell $specify2 $auto$liberty.cc:737:execute$2361
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \CIN
  end
  cell $specify2 $auto$liberty.cc:737:execute$2362
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \CIN
  end
  cell $specify2 $auto$liberty.cc:737:execute$2363
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2364
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2365
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$2366
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \A
  end
  connect \COUT $auto$rtlil.cc:2979:OrGate$2326
  connect \SUM $auto$rtlil.cc:2979:OrGate$2360
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "46.353600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__fah_1
  wire $auto$rtlil.cc:2976:NotGate$2378
  wire $auto$rtlil.cc:2976:NotGate$2382
  wire $auto$rtlil.cc:2976:NotGate$2386
  wire $auto$rtlil.cc:2976:NotGate$2390
  wire $auto$rtlil.cc:2976:NotGate$2396
  wire $auto$rtlil.cc:2976:NotGate$2398
  wire $auto$rtlil.cc:2977:AndGate$2368
  wire $auto$rtlil.cc:2977:AndGate$2370
  wire $auto$rtlil.cc:2977:AndGate$2374
  wire $auto$rtlil.cc:2977:AndGate$2380
  wire $auto$rtlil.cc:2977:AndGate$2384
  wire $auto$rtlil.cc:2977:AndGate$2388
  wire $auto$rtlil.cc:2977:AndGate$2392
  wire $auto$rtlil.cc:2977:AndGate$2400
  wire $auto$rtlil.cc:2977:AndGate$2402
  wire $auto$rtlil.cc:2977:AndGate$2406
  wire $auto$rtlil.cc:2977:AndGate$2408
  wire $auto$rtlil.cc:2979:OrGate$2372
  wire $auto$rtlil.cc:2979:OrGate$2376
  wire $auto$rtlil.cc:2979:OrGate$2394
  wire $auto$rtlil.cc:2979:OrGate$2404
  wire $auto$rtlil.cc:2979:OrGate$2410
  attribute \capacitance "0.0050400000"
  wire input 1 \A
  attribute \capacitance "0.0071700000"
  wire input 2 \B
  attribute \capacitance "0.0025900000"
  wire input 3 \CI
  wire output 4 \COUT
  wire output 5 \SUM
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2367
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2368
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2369
    connect \A \A
    connect \B \CI
    connect \Y $auto$rtlil.cc:2977:AndGate$2370
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2373
    connect \A \B
    connect \B \CI
    connect \Y $auto$rtlil.cc:2977:AndGate$2374
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2379
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2378
    connect \Y $auto$rtlil.cc:2977:AndGate$2380
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2383
    connect \A $auto$rtlil.cc:2977:AndGate$2380
    connect \B $auto$rtlil.cc:2976:NotGate$2382
    connect \Y $auto$rtlil.cc:2977:AndGate$2384
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2387
    connect \A $auto$rtlil.cc:2976:NotGate$2386
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2388
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2391
    connect \A $auto$rtlil.cc:2977:AndGate$2388
    connect \B $auto$rtlil.cc:2976:NotGate$2390
    connect \Y $auto$rtlil.cc:2977:AndGate$2392
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2399
    connect \A $auto$rtlil.cc:2976:NotGate$2396
    connect \B $auto$rtlil.cc:2976:NotGate$2398
    connect \Y $auto$rtlil.cc:2977:AndGate$2400
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2401
    connect \A $auto$rtlil.cc:2977:AndGate$2400
    connect \B \CI
    connect \Y $auto$rtlil.cc:2977:AndGate$2402
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2405
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2406
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2407
    connect \A $auto$rtlil.cc:2977:AndGate$2406
    connect \B \CI
    connect \Y $auto$rtlil.cc:2977:AndGate$2408
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2371
    connect \A $auto$rtlil.cc:2977:AndGate$2368
    connect \B $auto$rtlil.cc:2977:AndGate$2370
    connect \Y $auto$rtlil.cc:2979:OrGate$2372
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2375
    connect \A $auto$rtlil.cc:2979:OrGate$2372
    connect \B $auto$rtlil.cc:2977:AndGate$2374
    connect \Y $auto$rtlil.cc:2979:OrGate$2376
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2393
    connect \A $auto$rtlil.cc:2977:AndGate$2384
    connect \B $auto$rtlil.cc:2977:AndGate$2392
    connect \Y $auto$rtlil.cc:2979:OrGate$2394
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2403
    connect \A $auto$rtlil.cc:2979:OrGate$2394
    connect \B $auto$rtlil.cc:2977:AndGate$2402
    connect \Y $auto$rtlil.cc:2979:OrGate$2404
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2409
    connect \A $auto$rtlil.cc:2979:OrGate$2404
    connect \B $auto$rtlil.cc:2977:AndGate$2408
    connect \Y $auto$rtlil.cc:2979:OrGate$2410
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2377
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2378
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2381
    connect \A \CI
    connect \Y $auto$rtlil.cc:2976:NotGate$2382
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2385
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2386
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2389
    connect \A \CI
    connect \Y $auto$rtlil.cc:2976:NotGate$2390
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2395
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2396
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2397
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2398
  end
  cell $specify2 $auto$liberty.cc:737:execute$2411
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \CI
  end
  cell $specify2 $auto$liberty.cc:737:execute$2412
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \CI
  end
  cell $specify2 $auto$liberty.cc:737:execute$2413
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2414
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2415
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$2416
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \A
  end
  connect \COUT $auto$rtlil.cc:2979:OrGate$2376
  connect \SUM $auto$rtlil.cc:2979:OrGate$2410
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "47.952000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__fah_2
  wire $auto$rtlil.cc:2976:NotGate$2428
  wire $auto$rtlil.cc:2976:NotGate$2432
  wire $auto$rtlil.cc:2976:NotGate$2436
  wire $auto$rtlil.cc:2976:NotGate$2440
  wire $auto$rtlil.cc:2976:NotGate$2446
  wire $auto$rtlil.cc:2976:NotGate$2448
  wire $auto$rtlil.cc:2977:AndGate$2418
  wire $auto$rtlil.cc:2977:AndGate$2420
  wire $auto$rtlil.cc:2977:AndGate$2424
  wire $auto$rtlil.cc:2977:AndGate$2430
  wire $auto$rtlil.cc:2977:AndGate$2434
  wire $auto$rtlil.cc:2977:AndGate$2438
  wire $auto$rtlil.cc:2977:AndGate$2442
  wire $auto$rtlil.cc:2977:AndGate$2450
  wire $auto$rtlil.cc:2977:AndGate$2452
  wire $auto$rtlil.cc:2977:AndGate$2456
  wire $auto$rtlil.cc:2977:AndGate$2458
  wire $auto$rtlil.cc:2979:OrGate$2422
  wire $auto$rtlil.cc:2979:OrGate$2426
  wire $auto$rtlil.cc:2979:OrGate$2444
  wire $auto$rtlil.cc:2979:OrGate$2454
  wire $auto$rtlil.cc:2979:OrGate$2460
  attribute \capacitance "0.0051300000"
  wire input 1 \A
  attribute \capacitance "0.0077900000"
  wire input 2 \B
  attribute \capacitance "0.0027600000"
  wire input 3 \CI
  wire output 4 \COUT
  wire output 5 \SUM
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2417
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2418
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2419
    connect \A \A
    connect \B \CI
    connect \Y $auto$rtlil.cc:2977:AndGate$2420
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2423
    connect \A \B
    connect \B \CI
    connect \Y $auto$rtlil.cc:2977:AndGate$2424
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2429
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2428
    connect \Y $auto$rtlil.cc:2977:AndGate$2430
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2433
    connect \A $auto$rtlil.cc:2977:AndGate$2430
    connect \B $auto$rtlil.cc:2976:NotGate$2432
    connect \Y $auto$rtlil.cc:2977:AndGate$2434
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2437
    connect \A $auto$rtlil.cc:2976:NotGate$2436
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2438
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2441
    connect \A $auto$rtlil.cc:2977:AndGate$2438
    connect \B $auto$rtlil.cc:2976:NotGate$2440
    connect \Y $auto$rtlil.cc:2977:AndGate$2442
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2449
    connect \A $auto$rtlil.cc:2976:NotGate$2446
    connect \B $auto$rtlil.cc:2976:NotGate$2448
    connect \Y $auto$rtlil.cc:2977:AndGate$2450
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2451
    connect \A $auto$rtlil.cc:2977:AndGate$2450
    connect \B \CI
    connect \Y $auto$rtlil.cc:2977:AndGate$2452
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2455
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2456
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2457
    connect \A $auto$rtlil.cc:2977:AndGate$2456
    connect \B \CI
    connect \Y $auto$rtlil.cc:2977:AndGate$2458
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2421
    connect \A $auto$rtlil.cc:2977:AndGate$2418
    connect \B $auto$rtlil.cc:2977:AndGate$2420
    connect \Y $auto$rtlil.cc:2979:OrGate$2422
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2425
    connect \A $auto$rtlil.cc:2979:OrGate$2422
    connect \B $auto$rtlil.cc:2977:AndGate$2424
    connect \Y $auto$rtlil.cc:2979:OrGate$2426
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2443
    connect \A $auto$rtlil.cc:2977:AndGate$2434
    connect \B $auto$rtlil.cc:2977:AndGate$2442
    connect \Y $auto$rtlil.cc:2979:OrGate$2444
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2453
    connect \A $auto$rtlil.cc:2979:OrGate$2444
    connect \B $auto$rtlil.cc:2977:AndGate$2452
    connect \Y $auto$rtlil.cc:2979:OrGate$2454
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2459
    connect \A $auto$rtlil.cc:2979:OrGate$2454
    connect \B $auto$rtlil.cc:2977:AndGate$2458
    connect \Y $auto$rtlil.cc:2979:OrGate$2460
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2427
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2428
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2431
    connect \A \CI
    connect \Y $auto$rtlil.cc:2976:NotGate$2432
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2435
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2436
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2439
    connect \A \CI
    connect \Y $auto$rtlil.cc:2976:NotGate$2440
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2445
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2446
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2447
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2448
  end
  cell $specify2 $auto$liberty.cc:737:execute$2461
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \CI
  end
  cell $specify2 $auto$liberty.cc:737:execute$2462
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \CI
  end
  cell $specify2 $auto$liberty.cc:737:execute$2463
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2464
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2465
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$2466
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \A
  end
  connect \COUT $auto$rtlil.cc:2979:OrGate$2426
  connect \SUM $auto$rtlil.cc:2979:OrGate$2460
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "51.148800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__fah_4
  wire $auto$rtlil.cc:2976:NotGate$2478
  wire $auto$rtlil.cc:2976:NotGate$2482
  wire $auto$rtlil.cc:2976:NotGate$2486
  wire $auto$rtlil.cc:2976:NotGate$2490
  wire $auto$rtlil.cc:2976:NotGate$2496
  wire $auto$rtlil.cc:2976:NotGate$2498
  wire $auto$rtlil.cc:2977:AndGate$2468
  wire $auto$rtlil.cc:2977:AndGate$2470
  wire $auto$rtlil.cc:2977:AndGate$2474
  wire $auto$rtlil.cc:2977:AndGate$2480
  wire $auto$rtlil.cc:2977:AndGate$2484
  wire $auto$rtlil.cc:2977:AndGate$2488
  wire $auto$rtlil.cc:2977:AndGate$2492
  wire $auto$rtlil.cc:2977:AndGate$2500
  wire $auto$rtlil.cc:2977:AndGate$2502
  wire $auto$rtlil.cc:2977:AndGate$2506
  wire $auto$rtlil.cc:2977:AndGate$2508
  wire $auto$rtlil.cc:2979:OrGate$2472
  wire $auto$rtlil.cc:2979:OrGate$2476
  wire $auto$rtlil.cc:2979:OrGate$2494
  wire $auto$rtlil.cc:2979:OrGate$2504
  wire $auto$rtlil.cc:2979:OrGate$2510
  attribute \capacitance "0.0050500000"
  wire input 1 \A
  attribute \capacitance "0.0073700000"
  wire input 2 \B
  attribute \capacitance "0.0025700000"
  wire input 3 \CI
  wire output 4 \COUT
  wire output 5 \SUM
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2467
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2468
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2469
    connect \A \A
    connect \B \CI
    connect \Y $auto$rtlil.cc:2977:AndGate$2470
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2473
    connect \A \B
    connect \B \CI
    connect \Y $auto$rtlil.cc:2977:AndGate$2474
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2479
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2478
    connect \Y $auto$rtlil.cc:2977:AndGate$2480
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2483
    connect \A $auto$rtlil.cc:2977:AndGate$2480
    connect \B $auto$rtlil.cc:2976:NotGate$2482
    connect \Y $auto$rtlil.cc:2977:AndGate$2484
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2487
    connect \A $auto$rtlil.cc:2976:NotGate$2486
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2488
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2491
    connect \A $auto$rtlil.cc:2977:AndGate$2488
    connect \B $auto$rtlil.cc:2976:NotGate$2490
    connect \Y $auto$rtlil.cc:2977:AndGate$2492
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2499
    connect \A $auto$rtlil.cc:2976:NotGate$2496
    connect \B $auto$rtlil.cc:2976:NotGate$2498
    connect \Y $auto$rtlil.cc:2977:AndGate$2500
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2501
    connect \A $auto$rtlil.cc:2977:AndGate$2500
    connect \B \CI
    connect \Y $auto$rtlil.cc:2977:AndGate$2502
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2505
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2506
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2507
    connect \A $auto$rtlil.cc:2977:AndGate$2506
    connect \B \CI
    connect \Y $auto$rtlil.cc:2977:AndGate$2508
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2471
    connect \A $auto$rtlil.cc:2977:AndGate$2468
    connect \B $auto$rtlil.cc:2977:AndGate$2470
    connect \Y $auto$rtlil.cc:2979:OrGate$2472
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2475
    connect \A $auto$rtlil.cc:2979:OrGate$2472
    connect \B $auto$rtlil.cc:2977:AndGate$2474
    connect \Y $auto$rtlil.cc:2979:OrGate$2476
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2493
    connect \A $auto$rtlil.cc:2977:AndGate$2484
    connect \B $auto$rtlil.cc:2977:AndGate$2492
    connect \Y $auto$rtlil.cc:2979:OrGate$2494
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2503
    connect \A $auto$rtlil.cc:2979:OrGate$2494
    connect \B $auto$rtlil.cc:2977:AndGate$2502
    connect \Y $auto$rtlil.cc:2979:OrGate$2504
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2509
    connect \A $auto$rtlil.cc:2979:OrGate$2504
    connect \B $auto$rtlil.cc:2977:AndGate$2508
    connect \Y $auto$rtlil.cc:2979:OrGate$2510
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2477
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2478
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2481
    connect \A \CI
    connect \Y $auto$rtlil.cc:2976:NotGate$2482
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2485
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2486
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2489
    connect \A \CI
    connect \Y $auto$rtlil.cc:2976:NotGate$2490
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2495
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2496
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2497
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2498
  end
  cell $specify2 $auto$liberty.cc:737:execute$2511
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \CI
  end
  cell $specify2 $auto$liberty.cc:737:execute$2512
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \CI
  end
  cell $specify2 $auto$liberty.cc:737:execute$2513
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2514
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2515
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$2516
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \A
  end
  connect \COUT $auto$rtlil.cc:2979:OrGate$2476
  connect \SUM $auto$rtlil.cc:2979:OrGate$2510
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "43.156800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__fahcin_1
  wire $auto$rtlil.cc:2976:NotGate$2518
  wire $auto$rtlil.cc:2976:NotGate$2526
  wire $auto$rtlil.cc:2976:NotGate$2532
  wire $auto$rtlil.cc:2976:NotGate$2534
  wire $auto$rtlil.cc:2976:NotGate$2538
  wire $auto$rtlil.cc:2976:NotGate$2544
  wire $auto$rtlil.cc:2976:NotGate$2550
  wire $auto$rtlil.cc:2976:NotGate$2558
  wire $auto$rtlil.cc:2977:AndGate$2520
  wire $auto$rtlil.cc:2977:AndGate$2522
  wire $auto$rtlil.cc:2977:AndGate$2528
  wire $auto$rtlil.cc:2977:AndGate$2536
  wire $auto$rtlil.cc:2977:AndGate$2540
  wire $auto$rtlil.cc:2977:AndGate$2542
  wire $auto$rtlil.cc:2977:AndGate$2546
  wire $auto$rtlil.cc:2977:AndGate$2552
  wire $auto$rtlil.cc:2977:AndGate$2554
  wire $auto$rtlil.cc:2977:AndGate$2560
  wire $auto$rtlil.cc:2977:AndGate$2562
  wire $auto$rtlil.cc:2979:OrGate$2524
  wire $auto$rtlil.cc:2979:OrGate$2530
  wire $auto$rtlil.cc:2979:OrGate$2548
  wire $auto$rtlil.cc:2979:OrGate$2556
  wire $auto$rtlil.cc:2979:OrGate$2564
  attribute \capacitance "0.0030100000"
  wire input 1 \A
  attribute \capacitance "0.0070300000"
  wire input 2 \B
  attribute \capacitance "0.0051900000"
  wire input 3 \CIN
  wire output 4 \COUT
  wire output 5 \SUM
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2519
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2518
    connect \Y $auto$rtlil.cc:2977:AndGate$2520
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2521
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2522
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2527
    connect \A \B
    connect \B $auto$rtlil.cc:2976:NotGate$2526
    connect \Y $auto$rtlil.cc:2977:AndGate$2528
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2535
    connect \A $auto$rtlil.cc:2976:NotGate$2532
    connect \B $auto$rtlil.cc:2976:NotGate$2534
    connect \Y $auto$rtlil.cc:2977:AndGate$2536
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2539
    connect \A $auto$rtlil.cc:2977:AndGate$2536
    connect \B $auto$rtlil.cc:2976:NotGate$2538
    connect \Y $auto$rtlil.cc:2977:AndGate$2540
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2541
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2542
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2545
    connect \A $auto$rtlil.cc:2977:AndGate$2542
    connect \B $auto$rtlil.cc:2976:NotGate$2544
    connect \Y $auto$rtlil.cc:2977:AndGate$2546
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2551
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2550
    connect \Y $auto$rtlil.cc:2977:AndGate$2552
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2553
    connect \A $auto$rtlil.cc:2977:AndGate$2552
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2554
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2559
    connect \A $auto$rtlil.cc:2976:NotGate$2558
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2560
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2561
    connect \A $auto$rtlil.cc:2977:AndGate$2560
    connect \B \CIN
    connect \Y $auto$rtlil.cc:2977:AndGate$2562
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2523
    connect \A $auto$rtlil.cc:2977:AndGate$2520
    connect \B $auto$rtlil.cc:2977:AndGate$2522
    connect \Y $auto$rtlil.cc:2979:OrGate$2524
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2529
    connect \A $auto$rtlil.cc:2979:OrGate$2524
    connect \B $auto$rtlil.cc:2977:AndGate$2528
    connect \Y $auto$rtlil.cc:2979:OrGate$2530
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2547
    connect \A $auto$rtlil.cc:2977:AndGate$2540
    connect \B $auto$rtlil.cc:2977:AndGate$2546
    connect \Y $auto$rtlil.cc:2979:OrGate$2548
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2555
    connect \A $auto$rtlil.cc:2979:OrGate$2548
    connect \B $auto$rtlil.cc:2977:AndGate$2554
    connect \Y $auto$rtlil.cc:2979:OrGate$2556
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2563
    connect \A $auto$rtlil.cc:2979:OrGate$2556
    connect \B $auto$rtlil.cc:2977:AndGate$2562
    connect \Y $auto$rtlil.cc:2979:OrGate$2564
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2517
    connect \A \CIN
    connect \Y $auto$rtlil.cc:2976:NotGate$2518
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2525
    connect \A \CIN
    connect \Y $auto$rtlil.cc:2976:NotGate$2526
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2531
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2532
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2533
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2534
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2537
    connect \A \CIN
    connect \Y $auto$rtlil.cc:2976:NotGate$2538
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2543
    connect \A \CIN
    connect \Y $auto$rtlil.cc:2976:NotGate$2544
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2549
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2550
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2557
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2558
  end
  cell $specify2 $auto$liberty.cc:737:execute$2565
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \CIN
  end
  cell $specify2 $auto$liberty.cc:737:execute$2566
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \CIN
  end
  cell $specify2 $auto$liberty.cc:737:execute$2567
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2568
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2569
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$2570
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \A
  end
  connect \COUT $auto$rtlil.cc:2979:OrGate$2530
  connect \SUM $auto$rtlil.cc:2979:OrGate$2564
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "38.361600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__fahcon_1
  wire $auto$rtlil.cc:2976:NotGate$2572
  wire $auto$rtlil.cc:2976:NotGate$2574
  wire $auto$rtlil.cc:2976:NotGate$2578
  wire $auto$rtlil.cc:2976:NotGate$2580
  wire $auto$rtlil.cc:2976:NotGate$2586
  wire $auto$rtlil.cc:2976:NotGate$2588
  wire $auto$rtlil.cc:2976:NotGate$2594
  wire $auto$rtlil.cc:2976:NotGate$2598
  wire $auto$rtlil.cc:2976:NotGate$2602
  wire $auto$rtlil.cc:2976:NotGate$2606
  wire $auto$rtlil.cc:2976:NotGate$2612
  wire $auto$rtlil.cc:2976:NotGate$2614
  wire $auto$rtlil.cc:2977:AndGate$2576
  wire $auto$rtlil.cc:2977:AndGate$2582
  wire $auto$rtlil.cc:2977:AndGate$2590
  wire $auto$rtlil.cc:2977:AndGate$2596
  wire $auto$rtlil.cc:2977:AndGate$2600
  wire $auto$rtlil.cc:2977:AndGate$2604
  wire $auto$rtlil.cc:2977:AndGate$2608
  wire $auto$rtlil.cc:2977:AndGate$2616
  wire $auto$rtlil.cc:2977:AndGate$2618
  wire $auto$rtlil.cc:2977:AndGate$2622
  wire $auto$rtlil.cc:2977:AndGate$2624
  wire $auto$rtlil.cc:2979:OrGate$2584
  wire $auto$rtlil.cc:2979:OrGate$2592
  wire $auto$rtlil.cc:2979:OrGate$2610
  wire $auto$rtlil.cc:2979:OrGate$2620
  wire $auto$rtlil.cc:2979:OrGate$2626
  attribute \capacitance "0.0030700000"
  wire input 1 \A
  attribute \capacitance "0.0090200000"
  wire input 2 \B
  attribute \capacitance "0.0053600000"
  wire input 3 \CI
  wire output 5 \COUT_N
  wire output 4 \SUM
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2575
    connect \A $auto$rtlil.cc:2976:NotGate$2572
    connect \B $auto$rtlil.cc:2976:NotGate$2574
    connect \Y $auto$rtlil.cc:2977:AndGate$2576
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2581
    connect \A $auto$rtlil.cc:2976:NotGate$2578
    connect \B $auto$rtlil.cc:2976:NotGate$2580
    connect \Y $auto$rtlil.cc:2977:AndGate$2582
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2589
    connect \A $auto$rtlil.cc:2976:NotGate$2586
    connect \B $auto$rtlil.cc:2976:NotGate$2588
    connect \Y $auto$rtlil.cc:2977:AndGate$2590
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2595
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2594
    connect \Y $auto$rtlil.cc:2977:AndGate$2596
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2599
    connect \A $auto$rtlil.cc:2977:AndGate$2596
    connect \B $auto$rtlil.cc:2976:NotGate$2598
    connect \Y $auto$rtlil.cc:2977:AndGate$2600
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2603
    connect \A $auto$rtlil.cc:2976:NotGate$2602
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2604
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2607
    connect \A $auto$rtlil.cc:2977:AndGate$2604
    connect \B $auto$rtlil.cc:2976:NotGate$2606
    connect \Y $auto$rtlil.cc:2977:AndGate$2608
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2615
    connect \A $auto$rtlil.cc:2976:NotGate$2612
    connect \B $auto$rtlil.cc:2976:NotGate$2614
    connect \Y $auto$rtlil.cc:2977:AndGate$2616
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2617
    connect \A $auto$rtlil.cc:2977:AndGate$2616
    connect \B \CI
    connect \Y $auto$rtlil.cc:2977:AndGate$2618
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2621
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2622
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2623
    connect \A $auto$rtlil.cc:2977:AndGate$2622
    connect \B \CI
    connect \Y $auto$rtlil.cc:2977:AndGate$2624
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2583
    connect \A $auto$rtlil.cc:2977:AndGate$2576
    connect \B $auto$rtlil.cc:2977:AndGate$2582
    connect \Y $auto$rtlil.cc:2979:OrGate$2584
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2591
    connect \A $auto$rtlil.cc:2979:OrGate$2584
    connect \B $auto$rtlil.cc:2977:AndGate$2590
    connect \Y $auto$rtlil.cc:2979:OrGate$2592
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2609
    connect \A $auto$rtlil.cc:2977:AndGate$2600
    connect \B $auto$rtlil.cc:2977:AndGate$2608
    connect \Y $auto$rtlil.cc:2979:OrGate$2610
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2619
    connect \A $auto$rtlil.cc:2979:OrGate$2610
    connect \B $auto$rtlil.cc:2977:AndGate$2618
    connect \Y $auto$rtlil.cc:2979:OrGate$2620
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2625
    connect \A $auto$rtlil.cc:2979:OrGate$2620
    connect \B $auto$rtlil.cc:2977:AndGate$2624
    connect \Y $auto$rtlil.cc:2979:OrGate$2626
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2571
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2572
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2573
    connect \A \CI
    connect \Y $auto$rtlil.cc:2976:NotGate$2574
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2577
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2578
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2579
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2580
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2585
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2586
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2587
    connect \A \CI
    connect \Y $auto$rtlil.cc:2976:NotGate$2588
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2593
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2594
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2597
    connect \A \CI
    connect \Y $auto$rtlil.cc:2976:NotGate$2598
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2601
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2602
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2605
    connect \A \CI
    connect \Y $auto$rtlil.cc:2976:NotGate$2606
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2611
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2612
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2613
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2614
  end
  cell $specify2 $auto$liberty.cc:737:execute$2627
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \CI
  end
  cell $specify2 $auto$liberty.cc:737:execute$2628
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT_N
    connect \EN 1'1
    connect \SRC \CI
  end
  cell $specify2 $auto$liberty.cc:737:execute$2629
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2630
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT_N
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2631
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$2632
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT_N
    connect \EN 1'1
    connect \SRC \A
  end
  connect \COUT_N $auto$rtlil.cc:2979:OrGate$2592
  connect \SUM $auto$rtlil.cc:2979:OrGate$2626
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.984000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__ha_1
  wire $auto$rtlil.cc:2976:NotGate$2636
  wire $auto$rtlil.cc:2976:NotGate$2640
  wire $auto$rtlil.cc:2977:AndGate$2634
  wire $auto$rtlil.cc:2977:AndGate$2638
  wire $auto$rtlil.cc:2977:AndGate$2642
  wire $auto$rtlil.cc:2979:OrGate$2644
  attribute \capacitance "0.0048700000"
  wire input 1 \A
  attribute \capacitance "0.0044300000"
  wire input 2 \B
  wire output 3 \COUT
  wire output 4 \SUM
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2633
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2634
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2637
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2636
    connect \Y $auto$rtlil.cc:2977:AndGate$2638
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2641
    connect \A $auto$rtlil.cc:2976:NotGate$2640
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2642
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2643
    connect \A $auto$rtlil.cc:2977:AndGate$2638
    connect \B $auto$rtlil.cc:2977:AndGate$2642
    connect \Y $auto$rtlil.cc:2979:OrGate$2644
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2635
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2636
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2639
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2640
  end
  cell $specify2 $auto$liberty.cc:737:execute$2645
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2646
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2647
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$2648
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \A
  end
  connect \COUT $auto$rtlil.cc:2977:AndGate$2634
  connect \SUM $auto$rtlil.cc:2979:OrGate$2644
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "19.180800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__ha_2
  wire $auto$rtlil.cc:2976:NotGate$2652
  wire $auto$rtlil.cc:2976:NotGate$2656
  wire $auto$rtlil.cc:2977:AndGate$2650
  wire $auto$rtlil.cc:2977:AndGate$2654
  wire $auto$rtlil.cc:2977:AndGate$2658
  wire $auto$rtlil.cc:2979:OrGate$2660
  attribute \capacitance "0.0049300000"
  wire input 1 \A
  attribute \capacitance "0.0050900000"
  wire input 2 \B
  wire output 3 \COUT
  wire output 4 \SUM
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2649
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2650
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2653
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2652
    connect \Y $auto$rtlil.cc:2977:AndGate$2654
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2657
    connect \A $auto$rtlil.cc:2976:NotGate$2656
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2658
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2659
    connect \A $auto$rtlil.cc:2977:AndGate$2654
    connect \B $auto$rtlil.cc:2977:AndGate$2658
    connect \Y $auto$rtlil.cc:2979:OrGate$2660
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2651
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2652
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2655
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2656
  end
  cell $specify2 $auto$liberty.cc:737:execute$2661
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2662
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2663
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$2664
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \A
  end
  connect \COUT $auto$rtlil.cc:2977:AndGate$2650
  connect \SUM $auto$rtlil.cc:2979:OrGate$2660
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "33.566400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__ha_4
  wire $auto$rtlil.cc:2976:NotGate$2668
  wire $auto$rtlil.cc:2976:NotGate$2672
  wire $auto$rtlil.cc:2977:AndGate$2666
  wire $auto$rtlil.cc:2977:AndGate$2670
  wire $auto$rtlil.cc:2977:AndGate$2674
  wire $auto$rtlil.cc:2979:OrGate$2676
  attribute \capacitance "0.0095000000"
  wire input 1 \A
  attribute \capacitance "0.0082900000"
  wire input 2 \B
  wire output 3 \COUT
  wire output 4 \SUM
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2665
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2666
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2669
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$2668
    connect \Y $auto$rtlil.cc:2977:AndGate$2670
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2673
    connect \A $auto$rtlil.cc:2976:NotGate$2672
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2674
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2675
    connect \A $auto$rtlil.cc:2977:AndGate$2670
    connect \B $auto$rtlil.cc:2977:AndGate$2674
    connect \Y $auto$rtlil.cc:2979:OrGate$2676
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2667
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2668
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2671
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2672
  end
  cell $specify2 $auto$liberty.cc:737:execute$2677
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2678
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2679
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \SUM
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$2680
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \COUT
    connect \EN 1'1
    connect \SRC \A
  end
  connect \COUT $auto$rtlil.cc:2977:AndGate$2666
  connect \SUM $auto$rtlil.cc:2979:OrGate$2676
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "4.7952000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__inv_1
  wire $auto$rtlil.cc:2976:NotGate$2682
  attribute \capacitance "0.0029500000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2681
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2682
  end
  cell $specify2 $auto$liberty.cc:737:execute$2683
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$2682
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.172800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__inv_16
  wire $auto$rtlil.cc:2976:NotGate$2685
  attribute \capacitance "0.0439000000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2684
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2685
  end
  cell $specify2 $auto$liberty.cc:737:execute$2686
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$2685
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "4.7952000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__inv_2
  wire $auto$rtlil.cc:2976:NotGate$2688
  attribute \capacitance "0.0054100000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2687
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2688
  end
  cell $specify2 $auto$liberty.cc:737:execute$2689
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$2688
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.9920000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__inv_4
  wire $auto$rtlil.cc:2976:NotGate$2691
  attribute \capacitance "0.0108200000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2690
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2691
  end
  cell $specify2 $auto$liberty.cc:737:execute$2692
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$2691
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.385600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__inv_8
  wire $auto$rtlil.cc:2976:NotGate$2694
  attribute \capacitance "0.0212200000"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2693
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2694
  end
  cell $specify2 $auto$liberty.cc:737:execute$2695
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2976:NotGate$2694
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__maj3_1
  wire $auto$rtlil.cc:2977:AndGate$2697
  wire $auto$rtlil.cc:2977:AndGate$2699
  wire $auto$rtlil.cc:2977:AndGate$2703
  wire $auto$rtlil.cc:2979:OrGate$2701
  wire $auto$rtlil.cc:2979:OrGate$2705
  attribute \capacitance "0.0053500000"
  wire input 1 \A
  attribute \capacitance "0.0048700000"
  wire input 2 \B
  attribute \capacitance "0.0053900000"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2696
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2697
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2698
    connect \A \A
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$2699
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2702
    connect \A \B
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$2703
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2700
    connect \A $auto$rtlil.cc:2977:AndGate$2697
    connect \B $auto$rtlil.cc:2977:AndGate$2699
    connect \Y $auto$rtlil.cc:2979:OrGate$2701
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2704
    connect \A $auto$rtlil.cc:2979:OrGate$2701
    connect \B $auto$rtlil.cc:2977:AndGate$2703
    connect \Y $auto$rtlil.cc:2979:OrGate$2705
  end
  cell $specify2 $auto$liberty.cc:737:execute$2706
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$2707
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2708
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$2705
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.984000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__maj3_2
  wire $auto$rtlil.cc:2977:AndGate$2710
  wire $auto$rtlil.cc:2977:AndGate$2712
  wire $auto$rtlil.cc:2977:AndGate$2716
  wire $auto$rtlil.cc:2979:OrGate$2714
  wire $auto$rtlil.cc:2979:OrGate$2718
  attribute \capacitance "0.0056400000"
  wire input 1 \A
  attribute \capacitance "0.0052900000"
  wire input 2 \B
  attribute \capacitance "0.0054900000"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2709
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2710
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2711
    connect \A \A
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$2712
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2715
    connect \A \B
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$2716
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2713
    connect \A $auto$rtlil.cc:2977:AndGate$2710
    connect \B $auto$rtlil.cc:2977:AndGate$2712
    connect \Y $auto$rtlil.cc:2979:OrGate$2714
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2717
    connect \A $auto$rtlil.cc:2979:OrGate$2714
    connect \B $auto$rtlil.cc:2977:AndGate$2716
    connect \Y $auto$rtlil.cc:2979:OrGate$2718
  end
  cell $specify2 $auto$liberty.cc:737:execute$2719
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$2720
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2721
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$2718
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.172800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__maj3_4
  wire $auto$rtlil.cc:2977:AndGate$2723
  wire $auto$rtlil.cc:2977:AndGate$2725
  wire $auto$rtlil.cc:2977:AndGate$2729
  wire $auto$rtlil.cc:2979:OrGate$2727
  wire $auto$rtlil.cc:2979:OrGate$2731
  attribute \capacitance "0.0105000000"
  wire input 1 \A
  attribute \capacitance "0.0096800000"
  wire input 2 \B
  attribute \capacitance "0.0101600000"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2722
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$2723
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2724
    connect \A \A
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$2725
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2728
    connect \A \B
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$2729
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2726
    connect \A $auto$rtlil.cc:2977:AndGate$2723
    connect \B $auto$rtlil.cc:2977:AndGate$2725
    connect \Y $auto$rtlil.cc:2979:OrGate$2727
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2730
    connect \A $auto$rtlil.cc:2979:OrGate$2727
    connect \B $auto$rtlil.cc:2977:AndGate$2729
    connect \Y $auto$rtlil.cc:2979:OrGate$2731
  end
  cell $specify2 $auto$liberty.cc:737:execute$2732
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$2733
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2734
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$2731
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.385600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__mux2_1
  wire $auto$rtlil.cc:2976:NotGate$2736
  wire $auto$rtlil.cc:2977:AndGate$2738
  wire $auto$rtlil.cc:2977:AndGate$2740
  wire $auto$rtlil.cc:2979:OrGate$2742
  attribute \capacitance "0.0030600000"
  wire input 4 \A0
  attribute \capacitance "0.0027100000"
  wire input 3 \A1
  attribute \capacitance "0.0051400000"
  wire input 1 \S
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2737
    connect \A \A0
    connect \B $auto$rtlil.cc:2976:NotGate$2736
    connect \Y $auto$rtlil.cc:2977:AndGate$2738
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2739
    connect \A \A1
    connect \B \S
    connect \Y $auto$rtlil.cc:2977:AndGate$2740
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2741
    connect \A $auto$rtlil.cc:2977:AndGate$2738
    connect \B $auto$rtlil.cc:2977:AndGate$2740
    connect \Y $auto$rtlil.cc:2979:OrGate$2742
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2735
    connect \A \S
    connect \Y $auto$rtlil.cc:2976:NotGate$2736
  end
  cell $specify2 $auto$liberty.cc:737:execute$2743
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \S
  end
  cell $specify2 $auto$liberty.cc:737:execute$2744
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2745
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A0
  end
  connect \X $auto$rtlil.cc:2979:OrGate$2742
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "17.582400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__mux2_2
  wire $auto$rtlil.cc:2976:NotGate$2747
  wire $auto$rtlil.cc:2977:AndGate$2749
  wire $auto$rtlil.cc:2977:AndGate$2751
  wire $auto$rtlil.cc:2979:OrGate$2753
  attribute \capacitance "0.0026400000"
  wire input 4 \A0
  attribute \capacitance "0.0029400000"
  wire input 3 \A1
  attribute \capacitance "0.0057200000"
  wire input 1 \S
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2748
    connect \A \A0
    connect \B $auto$rtlil.cc:2976:NotGate$2747
    connect \Y $auto$rtlil.cc:2977:AndGate$2749
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2750
    connect \A \A1
    connect \B \S
    connect \Y $auto$rtlil.cc:2977:AndGate$2751
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2752
    connect \A $auto$rtlil.cc:2977:AndGate$2749
    connect \B $auto$rtlil.cc:2977:AndGate$2751
    connect \Y $auto$rtlil.cc:2979:OrGate$2753
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2746
    connect \A \S
    connect \Y $auto$rtlil.cc:2976:NotGate$2747
  end
  cell $specify2 $auto$liberty.cc:737:execute$2754
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \S
  end
  cell $specify2 $auto$liberty.cc:737:execute$2755
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2756
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A0
  end
  connect \X $auto$rtlil.cc:2979:OrGate$2753
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "28.771200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__mux2_4
  wire $auto$rtlil.cc:2976:NotGate$2758
  wire $auto$rtlil.cc:2977:AndGate$2760
  wire $auto$rtlil.cc:2977:AndGate$2762
  wire $auto$rtlil.cc:2979:OrGate$2764
  attribute \capacitance "0.0049600000"
  wire input 4 \A0
  attribute \capacitance "0.0049900000"
  wire input 3 \A1
  attribute \capacitance "0.0081800000"
  wire input 1 \S
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2759
    connect \A \A0
    connect \B $auto$rtlil.cc:2976:NotGate$2758
    connect \Y $auto$rtlil.cc:2977:AndGate$2760
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2761
    connect \A \A1
    connect \B \S
    connect \Y $auto$rtlil.cc:2977:AndGate$2762
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2763
    connect \A $auto$rtlil.cc:2977:AndGate$2760
    connect \B $auto$rtlil.cc:2977:AndGate$2762
    connect \Y $auto$rtlil.cc:2979:OrGate$2764
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2757
    connect \A \S
    connect \Y $auto$rtlil.cc:2976:NotGate$2758
  end
  cell $specify2 $auto$liberty.cc:737:execute$2765
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \S
  end
  cell $specify2 $auto$liberty.cc:737:execute$2766
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2767
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A0
  end
  connect \X $auto$rtlil.cc:2979:OrGate$2764
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__mux2i_1
  wire $auto$rtlil.cc:2976:NotGate$2769
  wire $auto$rtlil.cc:2976:NotGate$2771
  wire $auto$rtlil.cc:2976:NotGate$2775
  wire $auto$rtlil.cc:2977:AndGate$2773
  wire $auto$rtlil.cc:2977:AndGate$2777
  wire $auto$rtlil.cc:2979:OrGate$2779
  attribute \capacitance "0.0030000000"
  wire input 4 \A0
  attribute \capacitance "0.0027600000"
  wire input 3 \A1
  attribute \capacitance "0.0051000000"
  wire input 1 \S
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2772
    connect \A $auto$rtlil.cc:2976:NotGate$2769
    connect \B $auto$rtlil.cc:2976:NotGate$2771
    connect \Y $auto$rtlil.cc:2977:AndGate$2773
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2776
    connect \A $auto$rtlil.cc:2976:NotGate$2775
    connect \B \S
    connect \Y $auto$rtlil.cc:2977:AndGate$2777
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2778
    connect \A $auto$rtlil.cc:2977:AndGate$2773
    connect \B $auto$rtlil.cc:2977:AndGate$2777
    connect \Y $auto$rtlil.cc:2979:OrGate$2779
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2768
    connect \A \A0
    connect \Y $auto$rtlil.cc:2976:NotGate$2769
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2770
    connect \A \S
    connect \Y $auto$rtlil.cc:2976:NotGate$2771
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2774
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$2775
  end
  cell $specify2 $auto$liberty.cc:737:execute$2780
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \S
  end
  cell $specify2 $auto$liberty.cc:737:execute$2781
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2782
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A0
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2779
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "20.779200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__mux2i_2
  wire $auto$rtlil.cc:2976:NotGate$2784
  wire $auto$rtlil.cc:2976:NotGate$2786
  wire $auto$rtlil.cc:2976:NotGate$2790
  wire $auto$rtlil.cc:2977:AndGate$2788
  wire $auto$rtlil.cc:2977:AndGate$2792
  wire $auto$rtlil.cc:2979:OrGate$2794
  attribute \capacitance "0.0054700000"
  wire input 4 \A0
  attribute \capacitance "0.0059100000"
  wire input 3 \A1
  attribute \capacitance "0.0082100000"
  wire input 1 \S
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2787
    connect \A $auto$rtlil.cc:2976:NotGate$2784
    connect \B $auto$rtlil.cc:2976:NotGate$2786
    connect \Y $auto$rtlil.cc:2977:AndGate$2788
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2791
    connect \A $auto$rtlil.cc:2976:NotGate$2790
    connect \B \S
    connect \Y $auto$rtlil.cc:2977:AndGate$2792
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2793
    connect \A $auto$rtlil.cc:2977:AndGate$2788
    connect \B $auto$rtlil.cc:2977:AndGate$2792
    connect \Y $auto$rtlil.cc:2979:OrGate$2794
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2783
    connect \A \A0
    connect \Y $auto$rtlil.cc:2976:NotGate$2784
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2785
    connect \A \S
    connect \Y $auto$rtlil.cc:2976:NotGate$2786
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2789
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$2790
  end
  cell $specify2 $auto$liberty.cc:737:execute$2795
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \S
  end
  cell $specify2 $auto$liberty.cc:737:execute$2796
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2797
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A0
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2794
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "33.566400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__mux2i_4
  wire $auto$rtlil.cc:2976:NotGate$2799
  wire $auto$rtlil.cc:2976:NotGate$2801
  wire $auto$rtlil.cc:2976:NotGate$2805
  wire $auto$rtlil.cc:2977:AndGate$2803
  wire $auto$rtlil.cc:2977:AndGate$2807
  wire $auto$rtlil.cc:2979:OrGate$2809
  attribute \capacitance "0.0107900000"
  wire input 4 \A0
  attribute \capacitance "0.0110700000"
  wire input 3 \A1
  attribute \capacitance "0.0139900000"
  wire input 1 \S
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2802
    connect \A $auto$rtlil.cc:2976:NotGate$2799
    connect \B $auto$rtlil.cc:2976:NotGate$2801
    connect \Y $auto$rtlil.cc:2977:AndGate$2803
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2806
    connect \A $auto$rtlil.cc:2976:NotGate$2805
    connect \B \S
    connect \Y $auto$rtlil.cc:2977:AndGate$2807
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2808
    connect \A $auto$rtlil.cc:2977:AndGate$2803
    connect \B $auto$rtlil.cc:2977:AndGate$2807
    connect \Y $auto$rtlil.cc:2979:OrGate$2809
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2798
    connect \A \A0
    connect \Y $auto$rtlil.cc:2976:NotGate$2799
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2800
    connect \A \S
    connect \Y $auto$rtlil.cc:2976:NotGate$2801
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2804
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$2805
  end
  cell $specify2 $auto$liberty.cc:737:execute$2810
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \S
  end
  cell $specify2 $auto$liberty.cc:737:execute$2811
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2812
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A0
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2809
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "31.968000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__mux4_1
  wire $auto$rtlil.cc:2976:NotGate$2814
  wire $auto$rtlil.cc:2976:NotGate$2818
  wire $auto$rtlil.cc:2976:NotGate$2824
  wire $auto$rtlil.cc:2976:NotGate$2830
  wire $auto$rtlil.cc:2977:AndGate$2816
  wire $auto$rtlil.cc:2977:AndGate$2820
  wire $auto$rtlil.cc:2977:AndGate$2822
  wire $auto$rtlil.cc:2977:AndGate$2826
  wire $auto$rtlil.cc:2977:AndGate$2832
  wire $auto$rtlil.cc:2977:AndGate$2834
  wire $auto$rtlil.cc:2977:AndGate$2838
  wire $auto$rtlil.cc:2977:AndGate$2840
  wire $auto$rtlil.cc:2979:OrGate$2828
  wire $auto$rtlil.cc:2979:OrGate$2836
  wire $auto$rtlil.cc:2979:OrGate$2842
  attribute \capacitance "0.0025900000"
  wire input 5 \A0
  attribute \capacitance "0.0025600000"
  wire input 2 \A1
  attribute \capacitance "0.0026700000"
  wire input 3 \A2
  attribute \capacitance "0.0025600000"
  wire input 4 \A3
  attribute \capacitance "0.0081100000"
  wire input 6 \S0
  attribute \capacitance "0.0051400000"
  wire input 7 \S1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2815
    connect \A \A0
    connect \B $auto$rtlil.cc:2976:NotGate$2814
    connect \Y $auto$rtlil.cc:2977:AndGate$2816
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2819
    connect \A $auto$rtlil.cc:2977:AndGate$2816
    connect \B $auto$rtlil.cc:2976:NotGate$2818
    connect \Y $auto$rtlil.cc:2977:AndGate$2820
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2821
    connect \A \A1
    connect \B \S0
    connect \Y $auto$rtlil.cc:2977:AndGate$2822
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2825
    connect \A $auto$rtlil.cc:2977:AndGate$2822
    connect \B $auto$rtlil.cc:2976:NotGate$2824
    connect \Y $auto$rtlil.cc:2977:AndGate$2826
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2831
    connect \A \A2
    connect \B $auto$rtlil.cc:2976:NotGate$2830
    connect \Y $auto$rtlil.cc:2977:AndGate$2832
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2833
    connect \A $auto$rtlil.cc:2977:AndGate$2832
    connect \B \S1
    connect \Y $auto$rtlil.cc:2977:AndGate$2834
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2837
    connect \A \A3
    connect \B \S0
    connect \Y $auto$rtlil.cc:2977:AndGate$2838
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2839
    connect \A $auto$rtlil.cc:2977:AndGate$2838
    connect \B \S1
    connect \Y $auto$rtlil.cc:2977:AndGate$2840
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2827
    connect \A $auto$rtlil.cc:2977:AndGate$2820
    connect \B $auto$rtlil.cc:2977:AndGate$2826
    connect \Y $auto$rtlil.cc:2979:OrGate$2828
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2835
    connect \A $auto$rtlil.cc:2979:OrGate$2828
    connect \B $auto$rtlil.cc:2977:AndGate$2834
    connect \Y $auto$rtlil.cc:2979:OrGate$2836
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2841
    connect \A $auto$rtlil.cc:2979:OrGate$2836
    connect \B $auto$rtlil.cc:2977:AndGate$2840
    connect \Y $auto$rtlil.cc:2979:OrGate$2842
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2813
    connect \A \S0
    connect \Y $auto$rtlil.cc:2976:NotGate$2814
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2817
    connect \A \S1
    connect \Y $auto$rtlil.cc:2976:NotGate$2818
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2823
    connect \A \S1
    connect \Y $auto$rtlil.cc:2976:NotGate$2824
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2829
    connect \A \S0
    connect \Y $auto$rtlil.cc:2976:NotGate$2830
  end
  cell $specify2 $auto$liberty.cc:737:execute$2843
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \S1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2844
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \S0
  end
  cell $specify2 $auto$liberty.cc:737:execute$2845
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2846
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2847
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2848
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A0
  end
  connect \X $auto$rtlil.cc:2979:OrGate$2842
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "35.164800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__mux4_2
  wire $auto$rtlil.cc:2976:NotGate$2850
  wire $auto$rtlil.cc:2976:NotGate$2854
  wire $auto$rtlil.cc:2976:NotGate$2860
  wire $auto$rtlil.cc:2976:NotGate$2866
  wire $auto$rtlil.cc:2977:AndGate$2852
  wire $auto$rtlil.cc:2977:AndGate$2856
  wire $auto$rtlil.cc:2977:AndGate$2858
  wire $auto$rtlil.cc:2977:AndGate$2862
  wire $auto$rtlil.cc:2977:AndGate$2868
  wire $auto$rtlil.cc:2977:AndGate$2870
  wire $auto$rtlil.cc:2977:AndGate$2874
  wire $auto$rtlil.cc:2977:AndGate$2876
  wire $auto$rtlil.cc:2979:OrGate$2864
  wire $auto$rtlil.cc:2979:OrGate$2872
  wire $auto$rtlil.cc:2979:OrGate$2878
  attribute \capacitance "0.0027100000"
  wire input 5 \A0
  attribute \capacitance "0.0026900000"
  wire input 2 \A1
  attribute \capacitance "0.0027700000"
  wire input 3 \A2
  attribute \capacitance "0.0025900000"
  wire input 4 \A3
  attribute \capacitance "0.0095800000"
  wire input 6 \S0
  attribute \capacitance "0.0056400000"
  wire input 7 \S1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2851
    connect \A \A0
    connect \B $auto$rtlil.cc:2976:NotGate$2850
    connect \Y $auto$rtlil.cc:2977:AndGate$2852
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2855
    connect \A $auto$rtlil.cc:2977:AndGate$2852
    connect \B $auto$rtlil.cc:2976:NotGate$2854
    connect \Y $auto$rtlil.cc:2977:AndGate$2856
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2857
    connect \A \A1
    connect \B \S0
    connect \Y $auto$rtlil.cc:2977:AndGate$2858
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2861
    connect \A $auto$rtlil.cc:2977:AndGate$2858
    connect \B $auto$rtlil.cc:2976:NotGate$2860
    connect \Y $auto$rtlil.cc:2977:AndGate$2862
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2867
    connect \A \A2
    connect \B $auto$rtlil.cc:2976:NotGate$2866
    connect \Y $auto$rtlil.cc:2977:AndGate$2868
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2869
    connect \A $auto$rtlil.cc:2977:AndGate$2868
    connect \B \S1
    connect \Y $auto$rtlil.cc:2977:AndGate$2870
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2873
    connect \A \A3
    connect \B \S0
    connect \Y $auto$rtlil.cc:2977:AndGate$2874
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2875
    connect \A $auto$rtlil.cc:2977:AndGate$2874
    connect \B \S1
    connect \Y $auto$rtlil.cc:2977:AndGate$2876
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2863
    connect \A $auto$rtlil.cc:2977:AndGate$2856
    connect \B $auto$rtlil.cc:2977:AndGate$2862
    connect \Y $auto$rtlil.cc:2979:OrGate$2864
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2871
    connect \A $auto$rtlil.cc:2979:OrGate$2864
    connect \B $auto$rtlil.cc:2977:AndGate$2870
    connect \Y $auto$rtlil.cc:2979:OrGate$2872
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2877
    connect \A $auto$rtlil.cc:2979:OrGate$2872
    connect \B $auto$rtlil.cc:2977:AndGate$2876
    connect \Y $auto$rtlil.cc:2979:OrGate$2878
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2849
    connect \A \S0
    connect \Y $auto$rtlil.cc:2976:NotGate$2850
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2853
    connect \A \S1
    connect \Y $auto$rtlil.cc:2976:NotGate$2854
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2859
    connect \A \S1
    connect \Y $auto$rtlil.cc:2976:NotGate$2860
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2865
    connect \A \S0
    connect \Y $auto$rtlil.cc:2976:NotGate$2866
  end
  cell $specify2 $auto$liberty.cc:737:execute$2879
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \S1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2880
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \S0
  end
  cell $specify2 $auto$liberty.cc:737:execute$2881
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2882
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2883
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2884
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A0
  end
  connect \X $auto$rtlil.cc:2979:OrGate$2878
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "55.944000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__mux4_4
  wire $auto$rtlil.cc:2976:NotGate$2886
  wire $auto$rtlil.cc:2976:NotGate$2890
  wire $auto$rtlil.cc:2976:NotGate$2896
  wire $auto$rtlil.cc:2976:NotGate$2902
  wire $auto$rtlil.cc:2977:AndGate$2888
  wire $auto$rtlil.cc:2977:AndGate$2892
  wire $auto$rtlil.cc:2977:AndGate$2894
  wire $auto$rtlil.cc:2977:AndGate$2898
  wire $auto$rtlil.cc:2977:AndGate$2904
  wire $auto$rtlil.cc:2977:AndGate$2906
  wire $auto$rtlil.cc:2977:AndGate$2910
  wire $auto$rtlil.cc:2977:AndGate$2912
  wire $auto$rtlil.cc:2979:OrGate$2900
  wire $auto$rtlil.cc:2979:OrGate$2908
  wire $auto$rtlil.cc:2979:OrGate$2914
  attribute \capacitance "0.0048300000"
  wire input 5 \A0
  attribute \capacitance "0.0048600000"
  wire input 2 \A1
  attribute \capacitance "0.0049200000"
  wire input 3 \A2
  attribute \capacitance "0.0049800000"
  wire input 4 \A3
  attribute \capacitance "0.0135100000"
  wire input 6 \S0
  attribute \capacitance "0.0084200000"
  wire input 7 \S1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2887
    connect \A \A0
    connect \B $auto$rtlil.cc:2976:NotGate$2886
    connect \Y $auto$rtlil.cc:2977:AndGate$2888
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2891
    connect \A $auto$rtlil.cc:2977:AndGate$2888
    connect \B $auto$rtlil.cc:2976:NotGate$2890
    connect \Y $auto$rtlil.cc:2977:AndGate$2892
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2893
    connect \A \A1
    connect \B \S0
    connect \Y $auto$rtlil.cc:2977:AndGate$2894
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2897
    connect \A $auto$rtlil.cc:2977:AndGate$2894
    connect \B $auto$rtlil.cc:2976:NotGate$2896
    connect \Y $auto$rtlil.cc:2977:AndGate$2898
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2903
    connect \A \A2
    connect \B $auto$rtlil.cc:2976:NotGate$2902
    connect \Y $auto$rtlil.cc:2977:AndGate$2904
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2905
    connect \A $auto$rtlil.cc:2977:AndGate$2904
    connect \B \S1
    connect \Y $auto$rtlil.cc:2977:AndGate$2906
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2909
    connect \A \A3
    connect \B \S0
    connect \Y $auto$rtlil.cc:2977:AndGate$2910
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$2911
    connect \A $auto$rtlil.cc:2977:AndGate$2910
    connect \B \S1
    connect \Y $auto$rtlil.cc:2977:AndGate$2912
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2899
    connect \A $auto$rtlil.cc:2977:AndGate$2892
    connect \B $auto$rtlil.cc:2977:AndGate$2898
    connect \Y $auto$rtlil.cc:2979:OrGate$2900
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2907
    connect \A $auto$rtlil.cc:2979:OrGate$2900
    connect \B $auto$rtlil.cc:2977:AndGate$2906
    connect \Y $auto$rtlil.cc:2979:OrGate$2908
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2913
    connect \A $auto$rtlil.cc:2979:OrGate$2908
    connect \B $auto$rtlil.cc:2977:AndGate$2912
    connect \Y $auto$rtlil.cc:2979:OrGate$2914
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2885
    connect \A \S0
    connect \Y $auto$rtlil.cc:2976:NotGate$2886
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2889
    connect \A \S1
    connect \Y $auto$rtlil.cc:2976:NotGate$2890
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2895
    connect \A \S1
    connect \Y $auto$rtlil.cc:2976:NotGate$2896
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2901
    connect \A \S0
    connect \Y $auto$rtlil.cc:2976:NotGate$2902
  end
  cell $specify2 $auto$liberty.cc:737:execute$2915
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \S1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2916
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \S0
  end
  cell $specify2 $auto$liberty.cc:737:execute$2917
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$2918
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$2919
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $specify2 $auto$liberty.cc:737:execute$2920
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A0
  end
  connect \X $auto$rtlil.cc:2979:OrGate$2914
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "4.7952000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nand2_1
  wire $auto$rtlil.cc:2976:NotGate$2922
  wire $auto$rtlil.cc:2976:NotGate$2924
  wire $auto$rtlil.cc:2979:OrGate$2926
  attribute \capacitance "0.0028600000"
  wire input 1 \A
  attribute \capacitance "0.0027700000"
  wire input 2 \B
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2925
    connect \A $auto$rtlil.cc:2976:NotGate$2922
    connect \B $auto$rtlil.cc:2976:NotGate$2924
    connect \Y $auto$rtlil.cc:2979:OrGate$2926
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2921
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2922
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2923
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2924
  end
  cell $specify2 $auto$liberty.cc:737:execute$2927
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2928
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2926
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.9920000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nand2_2
  wire $auto$rtlil.cc:2976:NotGate$2930
  wire $auto$rtlil.cc:2976:NotGate$2932
  wire $auto$rtlil.cc:2979:OrGate$2934
  attribute \capacitance "0.0053100000"
  wire input 1 \A
  attribute \capacitance "0.0053500000"
  wire input 2 \B
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2933
    connect \A $auto$rtlil.cc:2976:NotGate$2930
    connect \B $auto$rtlil.cc:2976:NotGate$2932
    connect \Y $auto$rtlil.cc:2979:OrGate$2934
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2929
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2930
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2931
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2932
  end
  cell $specify2 $auto$liberty.cc:737:execute$2935
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2936
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2934
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.385600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nand2_4
  wire $auto$rtlil.cc:2976:NotGate$2938
  wire $auto$rtlil.cc:2976:NotGate$2940
  wire $auto$rtlil.cc:2979:OrGate$2942
  attribute \capacitance "0.0082400000"
  wire input 1 \A
  attribute \capacitance "0.0079700000"
  wire input 2 \B
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2941
    connect \A $auto$rtlil.cc:2976:NotGate$2938
    connect \B $auto$rtlil.cc:2976:NotGate$2940
    connect \Y $auto$rtlil.cc:2979:OrGate$2942
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2937
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2938
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2939
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2940
  end
  cell $specify2 $auto$liberty.cc:737:execute$2943
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2944
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2942
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.172800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nand2_8
  wire $auto$rtlil.cc:2976:NotGate$2946
  wire $auto$rtlil.cc:2976:NotGate$2948
  wire $auto$rtlil.cc:2979:OrGate$2950
  attribute \capacitance "0.0157200000"
  wire input 1 \A
  attribute \capacitance "0.0157500000"
  wire input 2 \B
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2949
    connect \A $auto$rtlil.cc:2976:NotGate$2946
    connect \B $auto$rtlil.cc:2976:NotGate$2948
    connect \Y $auto$rtlil.cc:2979:OrGate$2950
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2945
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2946
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2947
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2948
  end
  cell $specify2 $auto$liberty.cc:737:execute$2951
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2952
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2950
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.9920000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nand2b_1
  wire $auto$rtlil.cc:2976:NotGate$2954
  wire $auto$rtlil.cc:2979:OrGate$2956
  attribute \capacitance "0.0023600000"
  wire input 3 \A_N
  attribute \capacitance "0.0026500000"
  wire input 1 \B
  wire output 2 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2955
    connect \A \A_N
    connect \B $auto$rtlil.cc:2976:NotGate$2954
    connect \Y $auto$rtlil.cc:2979:OrGate$2956
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2953
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2954
  end
  cell $specify2 $auto$liberty.cc:737:execute$2957
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2958
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2956
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.188800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nand2b_2
  wire $auto$rtlil.cc:2976:NotGate$2960
  wire $auto$rtlil.cc:2979:OrGate$2962
  attribute \capacitance "0.0027900000"
  wire input 3 \A_N
  attribute \capacitance "0.0053400000"
  wire input 1 \B
  wire output 2 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2961
    connect \A \A_N
    connect \B $auto$rtlil.cc:2976:NotGate$2960
    connect \Y $auto$rtlil.cc:2979:OrGate$2962
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2959
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2960
  end
  cell $specify2 $auto$liberty.cc:737:execute$2963
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2964
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2962
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "19.180800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nand2b_4
  wire $auto$rtlil.cc:2976:NotGate$2966
  wire $auto$rtlil.cc:2979:OrGate$2968
  attribute \capacitance "0.0039100000"
  wire input 3 \A_N
  attribute \capacitance "0.0079500000"
  wire input 1 \B
  wire output 2 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2967
    connect \A \A_N
    connect \B $auto$rtlil.cc:2976:NotGate$2966
    connect \Y $auto$rtlil.cc:2979:OrGate$2968
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2965
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2966
  end
  cell $specify2 $auto$liberty.cc:737:execute$2969
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2970
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2968
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.9920000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nand3_1
  wire $auto$rtlil.cc:2976:NotGate$2972
  wire $auto$rtlil.cc:2976:NotGate$2974
  wire $auto$rtlil.cc:2976:NotGate$2978
  wire $auto$rtlil.cc:2979:OrGate$2976
  wire $auto$rtlil.cc:2979:OrGate$2980
  attribute \capacitance "0.0028200000"
  wire input 1 \A
  attribute \capacitance "0.0029300000"
  wire input 2 \B
  attribute \capacitance "0.0031000000"
  wire input 3 \C
  wire output 4 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2975
    connect \A $auto$rtlil.cc:2976:NotGate$2972
    connect \B $auto$rtlil.cc:2976:NotGate$2974
    connect \Y $auto$rtlil.cc:2979:OrGate$2976
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2979
    connect \A $auto$rtlil.cc:2979:OrGate$2976
    connect \B $auto$rtlil.cc:2976:NotGate$2978
    connect \Y $auto$rtlil.cc:2979:OrGate$2980
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2971
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2972
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2973
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2974
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2977
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$2978
  end
  cell $specify2 $auto$liberty.cc:737:execute$2981
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$2982
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2983
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2980
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.188800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nand3_2
  wire $auto$rtlil.cc:2976:NotGate$2985
  wire $auto$rtlil.cc:2976:NotGate$2987
  wire $auto$rtlil.cc:2976:NotGate$2991
  wire $auto$rtlil.cc:2979:OrGate$2989
  wire $auto$rtlil.cc:2979:OrGate$2993
  attribute \capacitance "0.0054000000"
  wire input 1 \A
  attribute \capacitance "0.0058700000"
  wire input 2 \B
  attribute \capacitance "0.0054300000"
  wire input 3 \C
  wire output 4 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2988
    connect \A $auto$rtlil.cc:2976:NotGate$2985
    connect \B $auto$rtlil.cc:2976:NotGate$2987
    connect \Y $auto$rtlil.cc:2979:OrGate$2989
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$2992
    connect \A $auto$rtlil.cc:2979:OrGate$2989
    connect \B $auto$rtlil.cc:2976:NotGate$2991
    connect \Y $auto$rtlil.cc:2979:OrGate$2993
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2984
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2985
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2986
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$2987
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2990
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$2991
  end
  cell $specify2 $auto$liberty.cc:737:execute$2994
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$2995
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$2996
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$2993
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "20.779200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nand3_4
  wire $auto$rtlil.cc:2976:NotGate$2998
  wire $auto$rtlil.cc:2976:NotGate$3000
  wire $auto$rtlil.cc:2976:NotGate$3004
  wire $auto$rtlil.cc:2979:OrGate$3002
  wire $auto$rtlil.cc:2979:OrGate$3006
  attribute \capacitance "0.0080400000"
  wire input 1 \A
  attribute \capacitance "0.0078000000"
  wire input 2 \B
  attribute \capacitance "0.0077200000"
  wire input 3 \C
  wire output 4 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3001
    connect \A $auto$rtlil.cc:2976:NotGate$2998
    connect \B $auto$rtlil.cc:2976:NotGate$3000
    connect \Y $auto$rtlil.cc:2979:OrGate$3002
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3005
    connect \A $auto$rtlil.cc:2979:OrGate$3002
    connect \B $auto$rtlil.cc:2976:NotGate$3004
    connect \Y $auto$rtlil.cc:2979:OrGate$3006
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2997
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$2998
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$2999
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3000
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3003
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3004
  end
  cell $specify2 $auto$liberty.cc:737:execute$3007
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3008
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3009
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3006
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "9.5904000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nand3b_1
  wire $auto$rtlil.cc:2976:NotGate$3011
  wire $auto$rtlil.cc:2976:NotGate$3015
  wire $auto$rtlil.cc:2979:OrGate$3013
  wire $auto$rtlil.cc:2979:OrGate$3017
  attribute \capacitance "0.0023400000"
  wire input 4 \A_N
  attribute \capacitance "0.0027100000"
  wire input 1 \B
  attribute \capacitance "0.0027800000"
  wire input 2 \C
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3012
    connect \A \A_N
    connect \B $auto$rtlil.cc:2976:NotGate$3011
    connect \Y $auto$rtlil.cc:2979:OrGate$3013
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3016
    connect \A $auto$rtlil.cc:2979:OrGate$3013
    connect \B $auto$rtlil.cc:2976:NotGate$3015
    connect \Y $auto$rtlil.cc:2979:OrGate$3017
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3010
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3011
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3014
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3015
  end
  cell $specify2 $auto$liberty.cc:737:execute$3018
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3019
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3020
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3017
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.385600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nand3b_2
  wire $auto$rtlil.cc:2976:NotGate$3022
  wire $auto$rtlil.cc:2976:NotGate$3026
  wire $auto$rtlil.cc:2979:OrGate$3024
  wire $auto$rtlil.cc:2979:OrGate$3028
  attribute \capacitance "0.0026300000"
  wire input 4 \A_N
  attribute \capacitance "0.0054000000"
  wire input 1 \B
  attribute \capacitance "0.0053400000"
  wire input 2 \C
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3023
    connect \A \A_N
    connect \B $auto$rtlil.cc:2976:NotGate$3022
    connect \Y $auto$rtlil.cc:2979:OrGate$3024
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3027
    connect \A $auto$rtlil.cc:2979:OrGate$3024
    connect \B $auto$rtlil.cc:2976:NotGate$3026
    connect \Y $auto$rtlil.cc:2979:OrGate$3028
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3021
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3022
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3025
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3026
  end
  cell $specify2 $auto$liberty.cc:737:execute$3029
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3030
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3031
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3028
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "25.574400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nand3b_4
  wire $auto$rtlil.cc:2976:NotGate$3033
  wire $auto$rtlil.cc:2976:NotGate$3037
  wire $auto$rtlil.cc:2979:OrGate$3035
  wire $auto$rtlil.cc:2979:OrGate$3039
  attribute \capacitance "0.0037100000"
  wire input 4 \A_N
  attribute \capacitance "0.0073800000"
  wire input 1 \B
  attribute \capacitance "0.0080400000"
  wire input 2 \C
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3034
    connect \A \A_N
    connect \B $auto$rtlil.cc:2976:NotGate$3033
    connect \Y $auto$rtlil.cc:2979:OrGate$3035
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3038
    connect \A $auto$rtlil.cc:2979:OrGate$3035
    connect \B $auto$rtlil.cc:2976:NotGate$3037
    connect \Y $auto$rtlil.cc:2979:OrGate$3039
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3032
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3033
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3036
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3037
  end
  cell $specify2 $auto$liberty.cc:737:execute$3040
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3041
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3042
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3039
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "9.5904000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nand4_1
  wire $auto$rtlil.cc:2976:NotGate$3044
  wire $auto$rtlil.cc:2976:NotGate$3046
  wire $auto$rtlil.cc:2976:NotGate$3050
  wire $auto$rtlil.cc:2976:NotGate$3054
  wire $auto$rtlil.cc:2979:OrGate$3048
  wire $auto$rtlil.cc:2979:OrGate$3052
  wire $auto$rtlil.cc:2979:OrGate$3056
  attribute \capacitance "0.0028800000"
  wire input 1 \A
  attribute \capacitance "0.0029200000"
  wire input 2 \B
  attribute \capacitance "0.0028700000"
  wire input 3 \C
  attribute \capacitance "0.0028400000"
  wire input 4 \D
  wire output 5 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3047
    connect \A $auto$rtlil.cc:2976:NotGate$3044
    connect \B $auto$rtlil.cc:2976:NotGate$3046
    connect \Y $auto$rtlil.cc:2979:OrGate$3048
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3051
    connect \A $auto$rtlil.cc:2979:OrGate$3048
    connect \B $auto$rtlil.cc:2976:NotGate$3050
    connect \Y $auto$rtlil.cc:2979:OrGate$3052
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3055
    connect \A $auto$rtlil.cc:2979:OrGate$3052
    connect \B $auto$rtlil.cc:2976:NotGate$3054
    connect \Y $auto$rtlil.cc:2979:OrGate$3056
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3043
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3044
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3045
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3046
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3049
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3050
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3053
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3054
  end
  cell $specify2 $auto$liberty.cc:737:execute$3057
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3058
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3059
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3060
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3056
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.984000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nand4_2
  wire $auto$rtlil.cc:2976:NotGate$3062
  wire $auto$rtlil.cc:2976:NotGate$3064
  wire $auto$rtlil.cc:2976:NotGate$3068
  wire $auto$rtlil.cc:2976:NotGate$3072
  wire $auto$rtlil.cc:2979:OrGate$3066
  wire $auto$rtlil.cc:2979:OrGate$3070
  wire $auto$rtlil.cc:2979:OrGate$3074
  attribute \capacitance "0.0055200000"
  wire input 1 \A
  attribute \capacitance "0.0054700000"
  wire input 2 \B
  attribute \capacitance "0.0054900000"
  wire input 3 \C
  attribute \capacitance "0.0054100000"
  wire input 4 \D
  wire output 5 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3065
    connect \A $auto$rtlil.cc:2976:NotGate$3062
    connect \B $auto$rtlil.cc:2976:NotGate$3064
    connect \Y $auto$rtlil.cc:2979:OrGate$3066
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3069
    connect \A $auto$rtlil.cc:2979:OrGate$3066
    connect \B $auto$rtlil.cc:2976:NotGate$3068
    connect \Y $auto$rtlil.cc:2979:OrGate$3070
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3073
    connect \A $auto$rtlil.cc:2979:OrGate$3070
    connect \B $auto$rtlil.cc:2976:NotGate$3072
    connect \Y $auto$rtlil.cc:2979:OrGate$3074
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3061
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3062
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3063
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3064
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3067
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3068
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3071
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3072
  end
  cell $specify2 $auto$liberty.cc:737:execute$3075
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3076
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3077
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3078
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3074
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "28.771200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nand4_4
  wire $auto$rtlil.cc:2976:NotGate$3080
  wire $auto$rtlil.cc:2976:NotGate$3082
  wire $auto$rtlil.cc:2976:NotGate$3086
  wire $auto$rtlil.cc:2976:NotGate$3090
  wire $auto$rtlil.cc:2979:OrGate$3084
  wire $auto$rtlil.cc:2979:OrGate$3088
  wire $auto$rtlil.cc:2979:OrGate$3092
  attribute \capacitance "0.0082200000"
  wire input 1 \A
  attribute \capacitance "0.0080500000"
  wire input 2 \B
  attribute \capacitance "0.0079000000"
  wire input 3 \C
  attribute \capacitance "0.0078100000"
  wire input 4 \D
  wire output 5 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3083
    connect \A $auto$rtlil.cc:2976:NotGate$3080
    connect \B $auto$rtlil.cc:2976:NotGate$3082
    connect \Y $auto$rtlil.cc:2979:OrGate$3084
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3087
    connect \A $auto$rtlil.cc:2979:OrGate$3084
    connect \B $auto$rtlil.cc:2976:NotGate$3086
    connect \Y $auto$rtlil.cc:2979:OrGate$3088
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3091
    connect \A $auto$rtlil.cc:2979:OrGate$3088
    connect \B $auto$rtlil.cc:2976:NotGate$3090
    connect \Y $auto$rtlil.cc:2979:OrGate$3092
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3079
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3080
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3081
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3082
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3085
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3086
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3089
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3090
  end
  cell $specify2 $auto$liberty.cc:737:execute$3093
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3094
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3095
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3096
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3092
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.188800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nand4b_1
  wire $auto$rtlil.cc:2976:NotGate$3098
  wire $auto$rtlil.cc:2976:NotGate$3102
  wire $auto$rtlil.cc:2976:NotGate$3106
  wire $auto$rtlil.cc:2979:OrGate$3100
  wire $auto$rtlil.cc:2979:OrGate$3104
  wire $auto$rtlil.cc:2979:OrGate$3108
  attribute \capacitance "0.0021600000"
  wire input 5 \A_N
  attribute \capacitance "0.0027200000"
  wire input 1 \B
  attribute \capacitance "0.0028200000"
  wire input 2 \C
  attribute \capacitance "0.0025800000"
  wire input 3 \D
  wire output 4 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3099
    connect \A \A_N
    connect \B $auto$rtlil.cc:2976:NotGate$3098
    connect \Y $auto$rtlil.cc:2979:OrGate$3100
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3103
    connect \A $auto$rtlil.cc:2979:OrGate$3100
    connect \B $auto$rtlil.cc:2976:NotGate$3102
    connect \Y $auto$rtlil.cc:2979:OrGate$3104
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3107
    connect \A $auto$rtlil.cc:2979:OrGate$3104
    connect \B $auto$rtlil.cc:2976:NotGate$3106
    connect \Y $auto$rtlil.cc:2979:OrGate$3108
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3097
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3098
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3101
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3102
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3105
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3106
  end
  cell $specify2 $auto$liberty.cc:737:execute$3109
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3110
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3111
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3112
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3108
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "19.180800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nand4b_2
  wire $auto$rtlil.cc:2976:NotGate$3114
  wire $auto$rtlil.cc:2976:NotGate$3118
  wire $auto$rtlil.cc:2976:NotGate$3122
  wire $auto$rtlil.cc:2979:OrGate$3116
  wire $auto$rtlil.cc:2979:OrGate$3120
  wire $auto$rtlil.cc:2979:OrGate$3124
  attribute \capacitance "0.0030200000"
  wire input 5 \A_N
  attribute \capacitance "0.0055800000"
  wire input 1 \B
  attribute \capacitance "0.0054300000"
  wire input 2 \C
  attribute \capacitance "0.0052800000"
  wire input 3 \D
  wire output 4 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3115
    connect \A \A_N
    connect \B $auto$rtlil.cc:2976:NotGate$3114
    connect \Y $auto$rtlil.cc:2979:OrGate$3116
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3119
    connect \A $auto$rtlil.cc:2979:OrGate$3116
    connect \B $auto$rtlil.cc:2976:NotGate$3118
    connect \Y $auto$rtlil.cc:2979:OrGate$3120
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3123
    connect \A $auto$rtlil.cc:2979:OrGate$3120
    connect \B $auto$rtlil.cc:2976:NotGate$3122
    connect \Y $auto$rtlil.cc:2979:OrGate$3124
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3113
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3114
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3117
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3118
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3121
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3122
  end
  cell $specify2 $auto$liberty.cc:737:execute$3125
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3126
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3127
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3128
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3124
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "30.369600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nand4b_4
  wire $auto$rtlil.cc:2976:NotGate$3130
  wire $auto$rtlil.cc:2976:NotGate$3134
  wire $auto$rtlil.cc:2976:NotGate$3138
  wire $auto$rtlil.cc:2979:OrGate$3132
  wire $auto$rtlil.cc:2979:OrGate$3136
  wire $auto$rtlil.cc:2979:OrGate$3140
  attribute \capacitance "0.0038600000"
  wire input 5 \A_N
  attribute \capacitance "0.0077800000"
  wire input 1 \B
  attribute \capacitance "0.0080300000"
  wire input 2 \C
  attribute \capacitance "0.0077200000"
  wire input 3 \D
  wire output 4 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3131
    connect \A \A_N
    connect \B $auto$rtlil.cc:2976:NotGate$3130
    connect \Y $auto$rtlil.cc:2979:OrGate$3132
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3135
    connect \A $auto$rtlil.cc:2979:OrGate$3132
    connect \B $auto$rtlil.cc:2976:NotGate$3134
    connect \Y $auto$rtlil.cc:2979:OrGate$3136
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3139
    connect \A $auto$rtlil.cc:2979:OrGate$3136
    connect \B $auto$rtlil.cc:2976:NotGate$3138
    connect \Y $auto$rtlil.cc:2979:OrGate$3140
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3129
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3130
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3133
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3134
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3137
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3138
  end
  cell $specify2 $auto$liberty.cc:737:execute$3141
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3142
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3143
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3144
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3140
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.385600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nand4bb_1
  wire $auto$rtlil.cc:2976:NotGate$3148
  wire $auto$rtlil.cc:2976:NotGate$3152
  wire $auto$rtlil.cc:2979:OrGate$3146
  wire $auto$rtlil.cc:2979:OrGate$3150
  wire $auto$rtlil.cc:2979:OrGate$3154
  attribute \capacitance "0.0022500000"
  wire input 4 \A_N
  attribute \capacitance "0.0019900000"
  wire input 5 \B_N
  attribute \capacitance "0.0026900000"
  wire input 1 \C
  attribute \capacitance "0.0028200000"
  wire input 2 \D
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3145
    connect \A \A_N
    connect \B \B_N
    connect \Y $auto$rtlil.cc:2979:OrGate$3146
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3149
    connect \A $auto$rtlil.cc:2979:OrGate$3146
    connect \B $auto$rtlil.cc:2976:NotGate$3148
    connect \Y $auto$rtlil.cc:2979:OrGate$3150
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3153
    connect \A $auto$rtlil.cc:2979:OrGate$3150
    connect \B $auto$rtlil.cc:2976:NotGate$3152
    connect \Y $auto$rtlil.cc:2979:OrGate$3154
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3147
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3148
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3151
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3152
  end
  cell $specify2 $auto$liberty.cc:737:execute$3155
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3156
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3157
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3158
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3154
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "22.377600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nand4bb_2
  wire $auto$rtlil.cc:2976:NotGate$3162
  wire $auto$rtlil.cc:2976:NotGate$3166
  wire $auto$rtlil.cc:2979:OrGate$3160
  wire $auto$rtlil.cc:2979:OrGate$3164
  wire $auto$rtlil.cc:2979:OrGate$3168
  attribute \capacitance "0.0025900000"
  wire input 4 \A_N
  attribute \capacitance "0.0025500000"
  wire input 5 \B_N
  attribute \capacitance "0.0055100000"
  wire input 1 \C
  attribute \capacitance "0.0053500000"
  wire input 2 \D
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3159
    connect \A \A_N
    connect \B \B_N
    connect \Y $auto$rtlil.cc:2979:OrGate$3160
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3163
    connect \A $auto$rtlil.cc:2979:OrGate$3160
    connect \B $auto$rtlil.cc:2976:NotGate$3162
    connect \Y $auto$rtlil.cc:2979:OrGate$3164
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3167
    connect \A $auto$rtlil.cc:2979:OrGate$3164
    connect \B $auto$rtlil.cc:2976:NotGate$3166
    connect \Y $auto$rtlil.cc:2979:OrGate$3168
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3161
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3162
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3165
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3166
  end
  cell $specify2 $auto$liberty.cc:737:execute$3169
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3170
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3171
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3172
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3168
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "33.566400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nand4bb_4
  wire $auto$rtlil.cc:2976:NotGate$3176
  wire $auto$rtlil.cc:2976:NotGate$3180
  wire $auto$rtlil.cc:2979:OrGate$3174
  wire $auto$rtlil.cc:2979:OrGate$3178
  wire $auto$rtlil.cc:2979:OrGate$3182
  attribute \capacitance "0.0036300000"
  wire input 4 \A_N
  attribute \capacitance "0.0038100000"
  wire input 5 \B_N
  attribute \capacitance "0.0101500000"
  wire input 1 \C
  attribute \capacitance "0.0109000000"
  wire input 2 \D
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3173
    connect \A \A_N
    connect \B \B_N
    connect \Y $auto$rtlil.cc:2979:OrGate$3174
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3177
    connect \A $auto$rtlil.cc:2979:OrGate$3174
    connect \B $auto$rtlil.cc:2976:NotGate$3176
    connect \Y $auto$rtlil.cc:2979:OrGate$3178
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3181
    connect \A $auto$rtlil.cc:2979:OrGate$3178
    connect \B $auto$rtlil.cc:2976:NotGate$3180
    connect \Y $auto$rtlil.cc:2979:OrGate$3182
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3175
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3176
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3179
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3180
  end
  cell $specify2 $auto$liberty.cc:737:execute$3183
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3184
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3185
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3186
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3182
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "4.7952000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nor2_1
  wire $auto$rtlil.cc:2976:NotGate$3188
  wire $auto$rtlil.cc:2976:NotGate$3190
  wire $auto$rtlil.cc:2977:AndGate$3192
  attribute \capacitance "0.0030300000"
  wire input 1 \A
  attribute \capacitance "0.0029000000"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3191
    connect \A $auto$rtlil.cc:2976:NotGate$3188
    connect \B $auto$rtlil.cc:2976:NotGate$3190
    connect \Y $auto$rtlil.cc:2977:AndGate$3192
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3187
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3188
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3189
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3190
  end
  cell $specify2 $auto$liberty.cc:737:execute$3193
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3194
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3192
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.9920000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nor2_2
  wire $auto$rtlil.cc:2976:NotGate$3196
  wire $auto$rtlil.cc:2976:NotGate$3198
  wire $auto$rtlil.cc:2977:AndGate$3200
  attribute \capacitance "0.0050500000"
  wire input 1 \A
  attribute \capacitance "0.0042600000"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3199
    connect \A $auto$rtlil.cc:2976:NotGate$3196
    connect \B $auto$rtlil.cc:2976:NotGate$3198
    connect \Y $auto$rtlil.cc:2977:AndGate$3200
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3195
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3196
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3197
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3198
  end
  cell $specify2 $auto$liberty.cc:737:execute$3201
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3202
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3200
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.385600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nor2_4
  wire $auto$rtlil.cc:2976:NotGate$3204
  wire $auto$rtlil.cc:2976:NotGate$3206
  wire $auto$rtlil.cc:2977:AndGate$3208
  attribute \capacitance "0.0079200000"
  wire input 1 \A
  attribute \capacitance "0.0087700000"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3207
    connect \A $auto$rtlil.cc:2976:NotGate$3204
    connect \B $auto$rtlil.cc:2976:NotGate$3206
    connect \Y $auto$rtlil.cc:2977:AndGate$3208
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3203
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3204
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3205
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3206
  end
  cell $specify2 $auto$liberty.cc:737:execute$3209
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3210
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3208
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.172800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nor2_8
  wire $auto$rtlil.cc:2976:NotGate$3212
  wire $auto$rtlil.cc:2976:NotGate$3214
  wire $auto$rtlil.cc:2977:AndGate$3216
  attribute \capacitance "0.0168600000"
  wire input 1 \A
  attribute \capacitance "0.0168100000"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3215
    connect \A $auto$rtlil.cc:2976:NotGate$3212
    connect \B $auto$rtlil.cc:2976:NotGate$3214
    connect \Y $auto$rtlil.cc:2977:AndGate$3216
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3211
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3212
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3213
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3214
  end
  cell $specify2 $auto$liberty.cc:737:execute$3217
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3218
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3216
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.9920000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nor2b_1
  wire $auto$rtlil.cc:2976:NotGate$3220
  wire $auto$rtlil.cc:2977:AndGate$3222
  attribute \capacitance "0.0028000000"
  wire input 1 \A
  attribute \capacitance "0.0023100000"
  wire input 3 \B_N
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3221
    connect \A $auto$rtlil.cc:2976:NotGate$3220
    connect \B \B_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3222
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3219
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3220
  end
  cell $specify2 $auto$liberty.cc:737:execute$3223
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3224
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3222
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.188800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nor2b_2
  wire $auto$rtlil.cc:2976:NotGate$3226
  wire $auto$rtlil.cc:2977:AndGate$3228
  attribute \capacitance "0.0054500000"
  wire input 1 \A
  attribute \capacitance "0.0026400000"
  wire input 3 \B_N
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3227
    connect \A $auto$rtlil.cc:2976:NotGate$3226
    connect \B \B_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3228
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3225
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3226
  end
  cell $specify2 $auto$liberty.cc:737:execute$3229
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3230
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3228
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "17.582400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nor2b_4
  wire $auto$rtlil.cc:2976:NotGate$3232
  wire $auto$rtlil.cc:2977:AndGate$3234
  attribute \capacitance "0.0094800000"
  wire input 1 \A
  attribute \capacitance "0.0038300000"
  wire input 3 \B_N
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3233
    connect \A $auto$rtlil.cc:2976:NotGate$3232
    connect \B \B_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3234
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3231
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3232
  end
  cell $specify2 $auto$liberty.cc:737:execute$3235
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3236
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3234
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.3936000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nor3_1
  wire $auto$rtlil.cc:2976:NotGate$3238
  wire $auto$rtlil.cc:2976:NotGate$3240
  wire $auto$rtlil.cc:2976:NotGate$3244
  wire $auto$rtlil.cc:2977:AndGate$3242
  wire $auto$rtlil.cc:2977:AndGate$3246
  attribute \capacitance "0.0029200000"
  wire input 1 \A
  attribute \capacitance "0.0030800000"
  wire input 2 \B
  attribute \capacitance "0.0028900000"
  wire input 3 \C
  wire output 4 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3241
    connect \A $auto$rtlil.cc:2976:NotGate$3238
    connect \B $auto$rtlil.cc:2976:NotGate$3240
    connect \Y $auto$rtlil.cc:2977:AndGate$3242
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3245
    connect \A $auto$rtlil.cc:2977:AndGate$3242
    connect \B $auto$rtlil.cc:2976:NotGate$3244
    connect \Y $auto$rtlil.cc:2977:AndGate$3246
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3237
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3238
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3239
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3240
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3243
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3244
  end
  cell $specify2 $auto$liberty.cc:737:execute$3247
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3248
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3249
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3246
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.188800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nor3_2
  wire $auto$rtlil.cc:2976:NotGate$3251
  wire $auto$rtlil.cc:2976:NotGate$3253
  wire $auto$rtlil.cc:2976:NotGate$3257
  wire $auto$rtlil.cc:2977:AndGate$3255
  wire $auto$rtlil.cc:2977:AndGate$3259
  attribute \capacitance "0.0044900000"
  wire input 1 \A
  attribute \capacitance "0.0048500000"
  wire input 2 \B
  attribute \capacitance "0.0043400000"
  wire input 3 \C
  wire output 4 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3254
    connect \A $auto$rtlil.cc:2976:NotGate$3251
    connect \B $auto$rtlil.cc:2976:NotGate$3253
    connect \Y $auto$rtlil.cc:2977:AndGate$3255
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3258
    connect \A $auto$rtlil.cc:2977:AndGate$3255
    connect \B $auto$rtlil.cc:2976:NotGate$3257
    connect \Y $auto$rtlil.cc:2977:AndGate$3259
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3250
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3251
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3252
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3253
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3256
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3257
  end
  cell $specify2 $auto$liberty.cc:737:execute$3260
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3261
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3262
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3259
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "22.377600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nor3_4
  wire $auto$rtlil.cc:2976:NotGate$3264
  wire $auto$rtlil.cc:2976:NotGate$3266
  wire $auto$rtlil.cc:2976:NotGate$3270
  wire $auto$rtlil.cc:2977:AndGate$3268
  wire $auto$rtlil.cc:2977:AndGate$3272
  attribute \capacitance "0.0099000000"
  wire input 1 \A
  attribute \capacitance "0.0098400000"
  wire input 2 \B
  attribute \capacitance "0.0093000000"
  wire input 3 \C
  wire output 4 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3267
    connect \A $auto$rtlil.cc:2976:NotGate$3264
    connect \B $auto$rtlil.cc:2976:NotGate$3266
    connect \Y $auto$rtlil.cc:2977:AndGate$3268
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3271
    connect \A $auto$rtlil.cc:2977:AndGate$3268
    connect \B $auto$rtlil.cc:2976:NotGate$3270
    connect \Y $auto$rtlil.cc:2977:AndGate$3272
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3263
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3264
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3265
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3266
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3269
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3270
  end
  cell $specify2 $auto$liberty.cc:737:execute$3273
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3274
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3275
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3272
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "9.5904000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nor3b_1
  wire $auto$rtlil.cc:2976:NotGate$3277
  wire $auto$rtlil.cc:2976:NotGate$3279
  wire $auto$rtlil.cc:2977:AndGate$3281
  wire $auto$rtlil.cc:2977:AndGate$3283
  attribute \capacitance "0.0027500000"
  wire input 1 \A
  attribute \capacitance "0.0028300000"
  wire input 2 \B
  attribute \capacitance "0.0024200000"
  wire input 4 \C_N
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3280
    connect \A $auto$rtlil.cc:2976:NotGate$3277
    connect \B $auto$rtlil.cc:2976:NotGate$3279
    connect \Y $auto$rtlil.cc:2977:AndGate$3281
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3282
    connect \A $auto$rtlil.cc:2977:AndGate$3281
    connect \B \C_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3283
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3276
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3277
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3278
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3279
  end
  cell $specify2 $auto$liberty.cc:737:execute$3284
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3285
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3286
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3283
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.984000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nor3b_2
  wire $auto$rtlil.cc:2976:NotGate$3288
  wire $auto$rtlil.cc:2976:NotGate$3290
  wire $auto$rtlil.cc:2977:AndGate$3292
  wire $auto$rtlil.cc:2977:AndGate$3294
  attribute \capacitance "0.0051400000"
  wire input 1 \A
  attribute \capacitance "0.0052900000"
  wire input 2 \B
  attribute \capacitance "0.0026800000"
  wire input 4 \C_N
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3291
    connect \A $auto$rtlil.cc:2976:NotGate$3288
    connect \B $auto$rtlil.cc:2976:NotGate$3290
    connect \Y $auto$rtlil.cc:2977:AndGate$3292
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3293
    connect \A $auto$rtlil.cc:2977:AndGate$3292
    connect \B \C_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3294
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3287
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3288
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3289
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3290
  end
  cell $specify2 $auto$liberty.cc:737:execute$3295
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3296
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3297
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3294
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "25.574400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nor3b_4
  wire $auto$rtlil.cc:2976:NotGate$3299
  wire $auto$rtlil.cc:2976:NotGate$3301
  wire $auto$rtlil.cc:2977:AndGate$3303
  wire $auto$rtlil.cc:2977:AndGate$3305
  attribute \capacitance "0.0107300000"
  wire input 1 \A
  attribute \capacitance "0.0106800000"
  wire input 2 \B
  attribute \capacitance "0.0036100000"
  wire input 4 \C_N
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3302
    connect \A $auto$rtlil.cc:2976:NotGate$3299
    connect \B $auto$rtlil.cc:2976:NotGate$3301
    connect \Y $auto$rtlil.cc:2977:AndGate$3303
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3304
    connect \A $auto$rtlil.cc:2977:AndGate$3303
    connect \B \C_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3305
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3298
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3299
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3300
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3301
  end
  cell $specify2 $auto$liberty.cc:737:execute$3306
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3307
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3308
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3305
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "9.5904000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nor4_1
  wire $auto$rtlil.cc:2976:NotGate$3310
  wire $auto$rtlil.cc:2976:NotGate$3312
  wire $auto$rtlil.cc:2976:NotGate$3316
  wire $auto$rtlil.cc:2976:NotGate$3320
  wire $auto$rtlil.cc:2977:AndGate$3314
  wire $auto$rtlil.cc:2977:AndGate$3318
  wire $auto$rtlil.cc:2977:AndGate$3322
  attribute \capacitance "0.0028500000"
  wire input 1 \A
  attribute \capacitance "0.0030200000"
  wire input 2 \B
  attribute \capacitance "0.0030700000"
  wire input 3 \C
  attribute \capacitance "0.0030700000"
  wire input 4 \D
  wire output 5 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3313
    connect \A $auto$rtlil.cc:2976:NotGate$3310
    connect \B $auto$rtlil.cc:2976:NotGate$3312
    connect \Y $auto$rtlil.cc:2977:AndGate$3314
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3317
    connect \A $auto$rtlil.cc:2977:AndGate$3314
    connect \B $auto$rtlil.cc:2976:NotGate$3316
    connect \Y $auto$rtlil.cc:2977:AndGate$3318
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3321
    connect \A $auto$rtlil.cc:2977:AndGate$3318
    connect \B $auto$rtlil.cc:2976:NotGate$3320
    connect \Y $auto$rtlil.cc:2977:AndGate$3322
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3309
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3310
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3311
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3312
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3315
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3316
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3319
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3320
  end
  cell $specify2 $auto$liberty.cc:737:execute$3323
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3324
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3325
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3326
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3322
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.385600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nor4_2
  wire $auto$rtlil.cc:2976:NotGate$3328
  wire $auto$rtlil.cc:2976:NotGate$3330
  wire $auto$rtlil.cc:2976:NotGate$3334
  wire $auto$rtlil.cc:2976:NotGate$3338
  wire $auto$rtlil.cc:2977:AndGate$3332
  wire $auto$rtlil.cc:2977:AndGate$3336
  wire $auto$rtlil.cc:2977:AndGate$3340
  attribute \capacitance "0.0042000000"
  wire input 1 \A
  attribute \capacitance "0.0045000000"
  wire input 2 \B
  attribute \capacitance "0.0047800000"
  wire input 3 \C
  attribute \capacitance "0.0045400000"
  wire input 4 \D
  wire output 5 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3331
    connect \A $auto$rtlil.cc:2976:NotGate$3328
    connect \B $auto$rtlil.cc:2976:NotGate$3330
    connect \Y $auto$rtlil.cc:2977:AndGate$3332
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3335
    connect \A $auto$rtlil.cc:2977:AndGate$3332
    connect \B $auto$rtlil.cc:2976:NotGate$3334
    connect \Y $auto$rtlil.cc:2977:AndGate$3336
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3339
    connect \A $auto$rtlil.cc:2977:AndGate$3336
    connect \B $auto$rtlil.cc:2976:NotGate$3338
    connect \Y $auto$rtlil.cc:2977:AndGate$3340
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3327
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3328
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3329
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3330
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3333
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3334
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3337
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3338
  end
  cell $specify2 $auto$liberty.cc:737:execute$3341
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3342
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3343
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3344
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3340
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "28.771200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nor4_4
  wire $auto$rtlil.cc:2976:NotGate$3346
  wire $auto$rtlil.cc:2976:NotGate$3348
  wire $auto$rtlil.cc:2976:NotGate$3352
  wire $auto$rtlil.cc:2976:NotGate$3356
  wire $auto$rtlil.cc:2977:AndGate$3350
  wire $auto$rtlil.cc:2977:AndGate$3354
  wire $auto$rtlil.cc:2977:AndGate$3358
  attribute \capacitance "0.0085600000"
  wire input 1 \A
  attribute \capacitance "0.0077800000"
  wire input 2 \B
  attribute \capacitance "0.0082900000"
  wire input 3 \C
  attribute \capacitance "0.0083300000"
  wire input 4 \D
  wire output 5 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3349
    connect \A $auto$rtlil.cc:2976:NotGate$3346
    connect \B $auto$rtlil.cc:2976:NotGate$3348
    connect \Y $auto$rtlil.cc:2977:AndGate$3350
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3353
    connect \A $auto$rtlil.cc:2977:AndGate$3350
    connect \B $auto$rtlil.cc:2976:NotGate$3352
    connect \Y $auto$rtlil.cc:2977:AndGate$3354
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3357
    connect \A $auto$rtlil.cc:2977:AndGate$3354
    connect \B $auto$rtlil.cc:2976:NotGate$3356
    connect \Y $auto$rtlil.cc:2977:AndGate$3358
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3345
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3346
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3347
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3348
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3351
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3352
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3355
    connect \A \D
    connect \Y $auto$rtlil.cc:2976:NotGate$3356
  end
  cell $specify2 $auto$liberty.cc:737:execute$3359
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$3360
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3361
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3362
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3358
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.188800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nor4b_1
  wire $auto$rtlil.cc:2976:NotGate$3364
  wire $auto$rtlil.cc:2976:NotGate$3366
  wire $auto$rtlil.cc:2976:NotGate$3370
  wire $auto$rtlil.cc:2977:AndGate$3368
  wire $auto$rtlil.cc:2977:AndGate$3372
  wire $auto$rtlil.cc:2977:AndGate$3374
  attribute \capacitance "0.0027700000"
  wire input 1 \A
  attribute \capacitance "0.0027400000"
  wire input 2 \B
  attribute \capacitance "0.0028400000"
  wire input 3 \C
  attribute \capacitance "0.0022200000"
  wire input 5 \D_N
  wire output 4 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3367
    connect \A $auto$rtlil.cc:2976:NotGate$3364
    connect \B $auto$rtlil.cc:2976:NotGate$3366
    connect \Y $auto$rtlil.cc:2977:AndGate$3368
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3371
    connect \A $auto$rtlil.cc:2977:AndGate$3368
    connect \B $auto$rtlil.cc:2976:NotGate$3370
    connect \Y $auto$rtlil.cc:2977:AndGate$3372
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3373
    connect \A $auto$rtlil.cc:2977:AndGate$3372
    connect \B \D_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3374
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3363
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3364
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3365
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3366
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3369
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3370
  end
  cell $specify2 $auto$liberty.cc:737:execute$3375
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3376
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3377
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3378
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3374
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "19.180800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nor4b_2
  wire $auto$rtlil.cc:2976:NotGate$3380
  wire $auto$rtlil.cc:2976:NotGate$3382
  wire $auto$rtlil.cc:2976:NotGate$3386
  wire $auto$rtlil.cc:2977:AndGate$3384
  wire $auto$rtlil.cc:2977:AndGate$3388
  wire $auto$rtlil.cc:2977:AndGate$3390
  attribute \capacitance "0.0051300000"
  wire input 1 \A
  attribute \capacitance "0.0055200000"
  wire input 2 \B
  attribute \capacitance "0.0054700000"
  wire input 3 \C
  attribute \capacitance "0.0026300000"
  wire input 5 \D_N
  wire output 4 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3383
    connect \A $auto$rtlil.cc:2976:NotGate$3380
    connect \B $auto$rtlil.cc:2976:NotGate$3382
    connect \Y $auto$rtlil.cc:2977:AndGate$3384
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3387
    connect \A $auto$rtlil.cc:2977:AndGate$3384
    connect \B $auto$rtlil.cc:2976:NotGate$3386
    connect \Y $auto$rtlil.cc:2977:AndGate$3388
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3389
    connect \A $auto$rtlil.cc:2977:AndGate$3388
    connect \B \D_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3390
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3379
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3380
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3381
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3382
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3385
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3386
  end
  cell $specify2 $auto$liberty.cc:737:execute$3391
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3392
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3393
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3394
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3390
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "33.566400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nor4b_4
  wire $auto$rtlil.cc:2976:NotGate$3396
  wire $auto$rtlil.cc:2976:NotGate$3398
  wire $auto$rtlil.cc:2976:NotGate$3402
  wire $auto$rtlil.cc:2977:AndGate$3400
  wire $auto$rtlil.cc:2977:AndGate$3404
  wire $auto$rtlil.cc:2977:AndGate$3406
  attribute \capacitance "0.0110700000"
  wire input 1 \A
  attribute \capacitance "0.0107800000"
  wire input 2 \B
  attribute \capacitance "0.0110300000"
  wire input 3 \C
  attribute \capacitance "0.0039600000"
  wire input 5 \D_N
  wire output 4 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3399
    connect \A $auto$rtlil.cc:2976:NotGate$3396
    connect \B $auto$rtlil.cc:2976:NotGate$3398
    connect \Y $auto$rtlil.cc:2977:AndGate$3400
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3403
    connect \A $auto$rtlil.cc:2977:AndGate$3400
    connect \B $auto$rtlil.cc:2976:NotGate$3402
    connect \Y $auto$rtlil.cc:2977:AndGate$3404
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3405
    connect \A $auto$rtlil.cc:2977:AndGate$3404
    connect \B \D_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3406
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3395
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3396
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3397
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3398
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3401
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$3402
  end
  cell $specify2 $auto$liberty.cc:737:execute$3407
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3408
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$3409
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3410
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3406
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.984000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nor4bb_1
  wire $auto$rtlil.cc:2976:NotGate$3412
  wire $auto$rtlil.cc:2976:NotGate$3414
  wire $auto$rtlil.cc:2977:AndGate$3416
  wire $auto$rtlil.cc:2977:AndGate$3418
  wire $auto$rtlil.cc:2977:AndGate$3420
  attribute \capacitance "0.0028400000"
  wire input 1 \A
  attribute \capacitance "0.0028500000"
  wire input 2 \B
  attribute \capacitance "0.0023900000"
  wire input 4 \C_N
  attribute \capacitance "0.0024500000"
  wire input 5 \D_N
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3415
    connect \A $auto$rtlil.cc:2976:NotGate$3412
    connect \B $auto$rtlil.cc:2976:NotGate$3414
    connect \Y $auto$rtlil.cc:2977:AndGate$3416
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3417
    connect \A $auto$rtlil.cc:2977:AndGate$3416
    connect \B \C_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3418
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3419
    connect \A $auto$rtlil.cc:2977:AndGate$3418
    connect \B \D_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3420
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3411
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3412
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3413
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3414
  end
  cell $specify2 $auto$liberty.cc:737:execute$3421
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3422
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3423
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3424
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3420
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "23.976000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nor4bb_2
  wire $auto$rtlil.cc:2976:NotGate$3426
  wire $auto$rtlil.cc:2976:NotGate$3428
  wire $auto$rtlil.cc:2977:AndGate$3430
  wire $auto$rtlil.cc:2977:AndGate$3432
  wire $auto$rtlil.cc:2977:AndGate$3434
  attribute \capacitance "0.0053400000"
  wire input 1 \A
  attribute \capacitance "0.0054900000"
  wire input 2 \B
  attribute \capacitance "0.0025600000"
  wire input 4 \C_N
  attribute \capacitance "0.0025100000"
  wire input 5 \D_N
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3429
    connect \A $auto$rtlil.cc:2976:NotGate$3426
    connect \B $auto$rtlil.cc:2976:NotGate$3428
    connect \Y $auto$rtlil.cc:2977:AndGate$3430
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3431
    connect \A $auto$rtlil.cc:2977:AndGate$3430
    connect \B \C_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3432
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3433
    connect \A $auto$rtlil.cc:2977:AndGate$3432
    connect \B \D_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3434
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3425
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3426
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3427
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3428
  end
  cell $specify2 $auto$liberty.cc:737:execute$3435
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3436
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3437
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3438
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3434
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "36.763200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__nor4bb_4
  wire $auto$rtlil.cc:2976:NotGate$3440
  wire $auto$rtlil.cc:2976:NotGate$3442
  wire $auto$rtlil.cc:2977:AndGate$3444
  wire $auto$rtlil.cc:2977:AndGate$3446
  wire $auto$rtlil.cc:2977:AndGate$3448
  attribute \capacitance "0.0105500000"
  wire input 1 \A
  attribute \capacitance "0.0111100000"
  wire input 2 \B
  attribute \capacitance "0.0035500000"
  wire input 4 \C_N
  attribute \capacitance "0.0036800000"
  wire input 5 \D_N
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3443
    connect \A $auto$rtlil.cc:2976:NotGate$3440
    connect \B $auto$rtlil.cc:2976:NotGate$3442
    connect \Y $auto$rtlil.cc:2977:AndGate$3444
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3445
    connect \A $auto$rtlil.cc:2977:AndGate$3444
    connect \B \C_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3446
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3447
    connect \A $auto$rtlil.cc:2977:AndGate$3446
    connect \B \D_N
    connect \Y $auto$rtlil.cc:2977:AndGate$3448
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3439
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$3440
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3441
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$3442
  end
  cell $specify2 $auto$liberty.cc:737:execute$3449
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3450
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3451
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$3452
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2977:AndGate$3448
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o2111a_1
  wire $auto$rtlil.cc:2977:AndGate$3454
  wire $auto$rtlil.cc:2977:AndGate$3456
  wire $auto$rtlil.cc:2977:AndGate$3458
  wire $auto$rtlil.cc:2977:AndGate$3460
  wire $auto$rtlil.cc:2977:AndGate$3462
  wire $auto$rtlil.cc:2977:AndGate$3464
  wire $auto$rtlil.cc:2979:OrGate$3466
  attribute \capacitance "0.0025600000"
  wire input 2 \A1
  attribute \capacitance "0.0027800000"
  wire input 3 \A2
  attribute \capacitance "0.0024800000"
  wire input 4 \B1
  attribute \capacitance "0.0027300000"
  wire input 5 \C1
  attribute \capacitance "0.0027600000"
  wire input 6 \D1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3453
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3454
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3455
    connect \A $auto$rtlil.cc:2977:AndGate$3454
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3456
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3457
    connect \A $auto$rtlil.cc:2977:AndGate$3456
    connect \B \D1
    connect \Y $auto$rtlil.cc:2977:AndGate$3458
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3459
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3460
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3461
    connect \A $auto$rtlil.cc:2977:AndGate$3460
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3462
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3463
    connect \A $auto$rtlil.cc:2977:AndGate$3462
    connect \B \D1
    connect \Y $auto$rtlil.cc:2977:AndGate$3464
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3465
    connect \A $auto$rtlil.cc:2977:AndGate$3458
    connect \B $auto$rtlil.cc:2977:AndGate$3464
    connect \Y $auto$rtlil.cc:2979:OrGate$3466
  end
  cell $specify2 $auto$liberty.cc:737:execute$3467
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3468
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3469
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3470
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3471
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3466
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.984000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o2111a_2
  wire $auto$rtlil.cc:2977:AndGate$3473
  wire $auto$rtlil.cc:2977:AndGate$3475
  wire $auto$rtlil.cc:2977:AndGate$3477
  wire $auto$rtlil.cc:2977:AndGate$3479
  wire $auto$rtlil.cc:2977:AndGate$3481
  wire $auto$rtlil.cc:2977:AndGate$3483
  wire $auto$rtlil.cc:2979:OrGate$3485
  attribute \capacitance "0.0026900000"
  wire input 2 \A1
  attribute \capacitance "0.0026600000"
  wire input 3 \A2
  attribute \capacitance "0.0026200000"
  wire input 4 \B1
  attribute \capacitance "0.0029500000"
  wire input 5 \C1
  attribute \capacitance "0.0029300000"
  wire input 6 \D1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3472
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3473
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3474
    connect \A $auto$rtlil.cc:2977:AndGate$3473
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3475
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3476
    connect \A $auto$rtlil.cc:2977:AndGate$3475
    connect \B \D1
    connect \Y $auto$rtlil.cc:2977:AndGate$3477
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3478
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3479
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3480
    connect \A $auto$rtlil.cc:2977:AndGate$3479
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3481
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3482
    connect \A $auto$rtlil.cc:2977:AndGate$3481
    connect \B \D1
    connect \Y $auto$rtlil.cc:2977:AndGate$3483
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3484
    connect \A $auto$rtlil.cc:2977:AndGate$3477
    connect \B $auto$rtlil.cc:2977:AndGate$3483
    connect \Y $auto$rtlil.cc:2979:OrGate$3485
  end
  cell $specify2 $auto$liberty.cc:737:execute$3486
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3487
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3488
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3489
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3490
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3485
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.172800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o2111a_4
  wire $auto$rtlil.cc:2977:AndGate$3492
  wire $auto$rtlil.cc:2977:AndGate$3494
  wire $auto$rtlil.cc:2977:AndGate$3496
  wire $auto$rtlil.cc:2977:AndGate$3498
  wire $auto$rtlil.cc:2977:AndGate$3500
  wire $auto$rtlil.cc:2977:AndGate$3502
  wire $auto$rtlil.cc:2979:OrGate$3504
  attribute \capacitance "0.0050700000"
  wire input 2 \A1
  attribute \capacitance "0.0053800000"
  wire input 3 \A2
  attribute \capacitance "0.0046100000"
  wire input 4 \B1
  attribute \capacitance "0.0047600000"
  wire input 5 \C1
  attribute \capacitance "0.0048300000"
  wire input 6 \D1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3491
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3492
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3493
    connect \A $auto$rtlil.cc:2977:AndGate$3492
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3494
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3495
    connect \A $auto$rtlil.cc:2977:AndGate$3494
    connect \B \D1
    connect \Y $auto$rtlil.cc:2977:AndGate$3496
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3497
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3498
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3499
    connect \A $auto$rtlil.cc:2977:AndGate$3498
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3500
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3501
    connect \A $auto$rtlil.cc:2977:AndGate$3500
    connect \B \D1
    connect \Y $auto$rtlil.cc:2977:AndGate$3502
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3503
    connect \A $auto$rtlil.cc:2977:AndGate$3496
    connect \B $auto$rtlil.cc:2977:AndGate$3502
    connect \Y $auto$rtlil.cc:2979:OrGate$3504
  end
  cell $specify2 $auto$liberty.cc:737:execute$3505
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3506
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3507
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3508
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3509
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3504
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.188800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o2111ai_1
  wire $auto$rtlil.cc:2976:NotGate$3511
  wire $auto$rtlil.cc:2976:NotGate$3513
  wire $auto$rtlil.cc:2976:NotGate$3517
  wire $auto$rtlil.cc:2976:NotGate$3521
  wire $auto$rtlil.cc:2976:NotGate$3525
  wire $auto$rtlil.cc:2977:AndGate$3515
  wire $auto$rtlil.cc:2979:OrGate$3519
  wire $auto$rtlil.cc:2979:OrGate$3523
  wire $auto$rtlil.cc:2979:OrGate$3527
  attribute \capacitance "0.0028100000"
  wire input 2 \A1
  attribute \capacitance "0.0027300000"
  wire input 3 \A2
  attribute \capacitance "0.0029100000"
  wire input 4 \B1
  attribute \capacitance "0.0033900000"
  wire input 5 \C1
  attribute \capacitance "0.0028900000"
  wire input 6 \D1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3514
    connect \A $auto$rtlil.cc:2976:NotGate$3511
    connect \B $auto$rtlil.cc:2976:NotGate$3513
    connect \Y $auto$rtlil.cc:2977:AndGate$3515
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3518
    connect \A $auto$rtlil.cc:2977:AndGate$3515
    connect \B $auto$rtlil.cc:2976:NotGate$3517
    connect \Y $auto$rtlil.cc:2979:OrGate$3519
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3522
    connect \A $auto$rtlil.cc:2979:OrGate$3519
    connect \B $auto$rtlil.cc:2976:NotGate$3521
    connect \Y $auto$rtlil.cc:2979:OrGate$3523
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3526
    connect \A $auto$rtlil.cc:2979:OrGate$3523
    connect \B $auto$rtlil.cc:2976:NotGate$3525
    connect \Y $auto$rtlil.cc:2979:OrGate$3527
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3510
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3511
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3512
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3513
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3516
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3517
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3520
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$3521
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3524
    connect \A \D1
    connect \Y $auto$rtlil.cc:2976:NotGate$3525
  end
  cell $specify2 $auto$liberty.cc:737:execute$3528
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3529
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3530
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3531
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3532
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3527
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "19.180800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o2111ai_2
  wire $auto$rtlil.cc:2976:NotGate$3534
  wire $auto$rtlil.cc:2976:NotGate$3536
  wire $auto$rtlil.cc:2976:NotGate$3540
  wire $auto$rtlil.cc:2976:NotGate$3544
  wire $auto$rtlil.cc:2976:NotGate$3548
  wire $auto$rtlil.cc:2977:AndGate$3538
  wire $auto$rtlil.cc:2979:OrGate$3542
  wire $auto$rtlil.cc:2979:OrGate$3546
  wire $auto$rtlil.cc:2979:OrGate$3550
  attribute \capacitance "0.0052900000"
  wire input 2 \A1
  attribute \capacitance "0.0053300000"
  wire input 3 \A2
  attribute \capacitance "0.0060100000"
  wire input 4 \B1
  attribute \capacitance "0.0053700000"
  wire input 5 \C1
  attribute \capacitance "0.0054300000"
  wire input 6 \D1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3537
    connect \A $auto$rtlil.cc:2976:NotGate$3534
    connect \B $auto$rtlil.cc:2976:NotGate$3536
    connect \Y $auto$rtlil.cc:2977:AndGate$3538
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3541
    connect \A $auto$rtlil.cc:2977:AndGate$3538
    connect \B $auto$rtlil.cc:2976:NotGate$3540
    connect \Y $auto$rtlil.cc:2979:OrGate$3542
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3545
    connect \A $auto$rtlil.cc:2979:OrGate$3542
    connect \B $auto$rtlil.cc:2976:NotGate$3544
    connect \Y $auto$rtlil.cc:2979:OrGate$3546
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3549
    connect \A $auto$rtlil.cc:2979:OrGate$3546
    connect \B $auto$rtlil.cc:2976:NotGate$3548
    connect \Y $auto$rtlil.cc:2979:OrGate$3550
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3533
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3534
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3535
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3536
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3539
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3540
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3543
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$3544
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3547
    connect \A \D1
    connect \Y $auto$rtlil.cc:2976:NotGate$3548
  end
  cell $specify2 $auto$liberty.cc:737:execute$3551
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3552
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3553
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3554
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3555
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3550
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "33.566400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o2111ai_4
  wire $auto$rtlil.cc:2976:NotGate$3557
  wire $auto$rtlil.cc:2976:NotGate$3559
  wire $auto$rtlil.cc:2976:NotGate$3563
  wire $auto$rtlil.cc:2976:NotGate$3567
  wire $auto$rtlil.cc:2976:NotGate$3571
  wire $auto$rtlil.cc:2977:AndGate$3561
  wire $auto$rtlil.cc:2979:OrGate$3565
  wire $auto$rtlil.cc:2979:OrGate$3569
  wire $auto$rtlil.cc:2979:OrGate$3573
  attribute \capacitance "0.0105000000"
  wire input 2 \A1
  attribute \capacitance "0.0106200000"
  wire input 3 \A2
  attribute \capacitance "0.0080700000"
  wire input 4 \B1
  attribute \capacitance "0.0080200000"
  wire input 5 \C1
  attribute \capacitance "0.0080200000"
  wire input 6 \D1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3560
    connect \A $auto$rtlil.cc:2976:NotGate$3557
    connect \B $auto$rtlil.cc:2976:NotGate$3559
    connect \Y $auto$rtlil.cc:2977:AndGate$3561
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3564
    connect \A $auto$rtlil.cc:2977:AndGate$3561
    connect \B $auto$rtlil.cc:2976:NotGate$3563
    connect \Y $auto$rtlil.cc:2979:OrGate$3565
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3568
    connect \A $auto$rtlil.cc:2979:OrGate$3565
    connect \B $auto$rtlil.cc:2976:NotGate$3567
    connect \Y $auto$rtlil.cc:2979:OrGate$3569
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3572
    connect \A $auto$rtlil.cc:2979:OrGate$3569
    connect \B $auto$rtlil.cc:2976:NotGate$3571
    connect \Y $auto$rtlil.cc:2979:OrGate$3573
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3556
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3557
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3558
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3559
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3562
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3563
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3566
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$3567
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3570
    connect \A \D1
    connect \Y $auto$rtlil.cc:2976:NotGate$3571
  end
  cell $specify2 $auto$liberty.cc:737:execute$3574
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3575
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3576
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3577
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3578
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3573
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.385600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o211a_1
  wire $auto$rtlil.cc:2977:AndGate$3580
  wire $auto$rtlil.cc:2977:AndGate$3582
  wire $auto$rtlil.cc:2977:AndGate$3584
  wire $auto$rtlil.cc:2977:AndGate$3586
  wire $auto$rtlil.cc:2979:OrGate$3588
  attribute \capacitance "0.0026500000"
  wire input 2 \A1
  attribute \capacitance "0.0028100000"
  wire input 3 \A2
  attribute \capacitance "0.0025900000"
  wire input 4 \B1
  attribute \capacitance "0.0026600000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3579
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3580
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3581
    connect \A $auto$rtlil.cc:2977:AndGate$3580
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3582
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3583
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3584
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3585
    connect \A $auto$rtlil.cc:2977:AndGate$3584
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3586
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3587
    connect \A $auto$rtlil.cc:2977:AndGate$3582
    connect \B $auto$rtlil.cc:2977:AndGate$3586
    connect \Y $auto$rtlil.cc:2979:OrGate$3588
  end
  cell $specify2 $auto$liberty.cc:737:execute$3589
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3590
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3591
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3592
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3588
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o211a_2
  wire $auto$rtlil.cc:2977:AndGate$3594
  wire $auto$rtlil.cc:2977:AndGate$3596
  wire $auto$rtlil.cc:2977:AndGate$3598
  wire $auto$rtlil.cc:2977:AndGate$3600
  wire $auto$rtlil.cc:2979:OrGate$3602
  attribute \capacitance "0.0027700000"
  wire input 2 \A1
  attribute \capacitance "0.0027200000"
  wire input 3 \A2
  attribute \capacitance "0.0027900000"
  wire input 4 \B1
  attribute \capacitance "0.0027600000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3593
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3594
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3595
    connect \A $auto$rtlil.cc:2977:AndGate$3594
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3596
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3597
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3598
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3599
    connect \A $auto$rtlil.cc:2977:AndGate$3598
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3600
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3601
    connect \A $auto$rtlil.cc:2977:AndGate$3596
    connect \B $auto$rtlil.cc:2977:AndGate$3600
    connect \Y $auto$rtlil.cc:2979:OrGate$3602
  end
  cell $specify2 $auto$liberty.cc:737:execute$3603
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3604
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3605
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3606
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3602
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "22.377600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o211a_4
  wire $auto$rtlil.cc:2977:AndGate$3608
  wire $auto$rtlil.cc:2977:AndGate$3610
  wire $auto$rtlil.cc:2977:AndGate$3612
  wire $auto$rtlil.cc:2977:AndGate$3614
  wire $auto$rtlil.cc:2979:OrGate$3616
  attribute \capacitance "0.0050800000"
  wire input 2 \A1
  attribute \capacitance "0.0048200000"
  wire input 3 \A2
  attribute \capacitance "0.0050300000"
  wire input 4 \B1
  attribute \capacitance "0.0045600000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3607
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3608
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3609
    connect \A $auto$rtlil.cc:2977:AndGate$3608
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3610
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3611
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3612
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3613
    connect \A $auto$rtlil.cc:2977:AndGate$3612
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3614
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3615
    connect \A $auto$rtlil.cc:2977:AndGate$3610
    connect \B $auto$rtlil.cc:2977:AndGate$3614
    connect \Y $auto$rtlil.cc:2979:OrGate$3616
  end
  cell $specify2 $auto$liberty.cc:737:execute$3617
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3618
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3619
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3620
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3616
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "9.5904000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o211ai_1
  wire $auto$rtlil.cc:2976:NotGate$3622
  wire $auto$rtlil.cc:2976:NotGate$3624
  wire $auto$rtlil.cc:2976:NotGate$3628
  wire $auto$rtlil.cc:2976:NotGate$3632
  wire $auto$rtlil.cc:2977:AndGate$3626
  wire $auto$rtlil.cc:2979:OrGate$3630
  wire $auto$rtlil.cc:2979:OrGate$3634
  attribute \capacitance "0.0027200000"
  wire input 2 \A1
  attribute \capacitance "0.0028500000"
  wire input 3 \A2
  attribute \capacitance "0.0032000000"
  wire input 4 \B1
  attribute \capacitance "0.0028500000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3625
    connect \A $auto$rtlil.cc:2976:NotGate$3622
    connect \B $auto$rtlil.cc:2976:NotGate$3624
    connect \Y $auto$rtlil.cc:2977:AndGate$3626
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3629
    connect \A $auto$rtlil.cc:2977:AndGate$3626
    connect \B $auto$rtlil.cc:2976:NotGate$3628
    connect \Y $auto$rtlil.cc:2979:OrGate$3630
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3633
    connect \A $auto$rtlil.cc:2979:OrGate$3630
    connect \B $auto$rtlil.cc:2976:NotGate$3632
    connect \Y $auto$rtlil.cc:2979:OrGate$3634
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3621
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3622
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3623
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3624
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3627
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3628
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3631
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$3632
  end
  cell $specify2 $auto$liberty.cc:737:execute$3635
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3636
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3637
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3638
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3634
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.984000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o211ai_2
  wire $auto$rtlil.cc:2976:NotGate$3640
  wire $auto$rtlil.cc:2976:NotGate$3642
  wire $auto$rtlil.cc:2976:NotGate$3646
  wire $auto$rtlil.cc:2976:NotGate$3650
  wire $auto$rtlil.cc:2977:AndGate$3644
  wire $auto$rtlil.cc:2979:OrGate$3648
  wire $auto$rtlil.cc:2979:OrGate$3652
  attribute \capacitance "0.0053400000"
  wire input 2 \A1
  attribute \capacitance "0.0053000000"
  wire input 3 \A2
  attribute \capacitance "0.0057600000"
  wire input 4 \B1
  attribute \capacitance "0.0052900000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3643
    connect \A $auto$rtlil.cc:2976:NotGate$3640
    connect \B $auto$rtlil.cc:2976:NotGate$3642
    connect \Y $auto$rtlil.cc:2977:AndGate$3644
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3647
    connect \A $auto$rtlil.cc:2977:AndGate$3644
    connect \B $auto$rtlil.cc:2976:NotGate$3646
    connect \Y $auto$rtlil.cc:2979:OrGate$3648
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3651
    connect \A $auto$rtlil.cc:2979:OrGate$3648
    connect \B $auto$rtlil.cc:2976:NotGate$3650
    connect \Y $auto$rtlil.cc:2979:OrGate$3652
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3639
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3640
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3641
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3642
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3645
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3646
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3649
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$3650
  end
  cell $specify2 $auto$liberty.cc:737:execute$3653
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3654
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3655
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3656
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3652
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.172800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o211ai_4
  wire $auto$rtlil.cc:2976:NotGate$3658
  wire $auto$rtlil.cc:2976:NotGate$3660
  wire $auto$rtlil.cc:2976:NotGate$3664
  wire $auto$rtlil.cc:2976:NotGate$3668
  wire $auto$rtlil.cc:2977:AndGate$3662
  wire $auto$rtlil.cc:2979:OrGate$3666
  wire $auto$rtlil.cc:2979:OrGate$3670
  attribute \capacitance "0.0104500000"
  wire input 2 \A1
  attribute \capacitance "0.0107500000"
  wire input 3 \A2
  attribute \capacitance "0.0076900000"
  wire input 4 \B1
  attribute \capacitance "0.0080400000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3661
    connect \A $auto$rtlil.cc:2976:NotGate$3658
    connect \B $auto$rtlil.cc:2976:NotGate$3660
    connect \Y $auto$rtlil.cc:2977:AndGate$3662
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3665
    connect \A $auto$rtlil.cc:2977:AndGate$3662
    connect \B $auto$rtlil.cc:2976:NotGate$3664
    connect \Y $auto$rtlil.cc:2979:OrGate$3666
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3669
    connect \A $auto$rtlil.cc:2979:OrGate$3666
    connect \B $auto$rtlil.cc:2976:NotGate$3668
    connect \Y $auto$rtlil.cc:2979:OrGate$3670
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3657
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3658
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3659
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3660
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3663
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3664
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3667
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$3668
  end
  cell $specify2 $auto$liberty.cc:737:execute$3671
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3672
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3673
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3674
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3670
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "9.5904000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o21a_1
  wire $auto$rtlil.cc:2977:AndGate$3676
  wire $auto$rtlil.cc:2977:AndGate$3678
  wire $auto$rtlil.cc:2979:OrGate$3680
  attribute \capacitance "0.0024800000"
  wire input 2 \A1
  attribute \capacitance "0.0024800000"
  wire input 3 \A2
  attribute \capacitance "0.0024600000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3675
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3676
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3677
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3678
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3679
    connect \A $auto$rtlil.cc:2977:AndGate$3676
    connect \B $auto$rtlil.cc:2977:AndGate$3678
    connect \Y $auto$rtlil.cc:2979:OrGate$3680
  end
  cell $specify2 $auto$liberty.cc:737:execute$3681
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3682
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3683
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3680
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o21a_2
  wire $auto$rtlil.cc:2977:AndGate$3685
  wire $auto$rtlil.cc:2977:AndGate$3687
  wire $auto$rtlil.cc:2979:OrGate$3689
  attribute \capacitance "0.0027000000"
  wire input 2 \A1
  attribute \capacitance "0.0028100000"
  wire input 3 \A2
  attribute \capacitance "0.0029700000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3684
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3685
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3686
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3687
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3688
    connect \A $auto$rtlil.cc:2977:AndGate$3685
    connect \B $auto$rtlil.cc:2977:AndGate$3687
    connect \Y $auto$rtlil.cc:2979:OrGate$3689
  end
  cell $specify2 $auto$liberty.cc:737:execute$3690
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3691
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3692
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3689
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "19.180800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o21a_4
  wire $auto$rtlil.cc:2977:AndGate$3694
  wire $auto$rtlil.cc:2977:AndGate$3696
  wire $auto$rtlil.cc:2979:OrGate$3698
  attribute \capacitance "0.0053300000"
  wire input 2 \A1
  attribute \capacitance "0.0047400000"
  wire input 3 \A2
  attribute \capacitance "0.0046000000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3693
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3694
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3695
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3696
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3697
    connect \A $auto$rtlil.cc:2977:AndGate$3694
    connect \B $auto$rtlil.cc:2977:AndGate$3696
    connect \Y $auto$rtlil.cc:2979:OrGate$3698
  end
  cell $specify2 $auto$liberty.cc:737:execute$3699
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3700
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3701
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3698
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.9920000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o21ai_1
  wire $auto$rtlil.cc:2976:NotGate$3703
  wire $auto$rtlil.cc:2976:NotGate$3705
  wire $auto$rtlil.cc:2976:NotGate$3709
  wire $auto$rtlil.cc:2977:AndGate$3707
  wire $auto$rtlil.cc:2979:OrGate$3711
  attribute \capacitance "0.0029000000"
  wire input 2 \A1
  attribute \capacitance "0.0029700000"
  wire input 3 \A2
  attribute \capacitance "0.0029200000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3706
    connect \A $auto$rtlil.cc:2976:NotGate$3703
    connect \B $auto$rtlil.cc:2976:NotGate$3705
    connect \Y $auto$rtlil.cc:2977:AndGate$3707
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3710
    connect \A $auto$rtlil.cc:2977:AndGate$3707
    connect \B $auto$rtlil.cc:2976:NotGate$3709
    connect \Y $auto$rtlil.cc:2979:OrGate$3711
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3702
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3703
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3704
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3705
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3708
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3709
  end
  cell $specify2 $auto$liberty.cc:737:execute$3712
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3713
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3714
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3711
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.188800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o21ai_2
  wire $auto$rtlil.cc:2976:NotGate$3716
  wire $auto$rtlil.cc:2976:NotGate$3718
  wire $auto$rtlil.cc:2976:NotGate$3722
  wire $auto$rtlil.cc:2977:AndGate$3720
  wire $auto$rtlil.cc:2979:OrGate$3724
  attribute \capacitance "0.0058200000"
  wire input 2 \A1
  attribute \capacitance "0.0053700000"
  wire input 3 \A2
  attribute \capacitance "0.0053700000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3719
    connect \A $auto$rtlil.cc:2976:NotGate$3716
    connect \B $auto$rtlil.cc:2976:NotGate$3718
    connect \Y $auto$rtlil.cc:2977:AndGate$3720
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3723
    connect \A $auto$rtlil.cc:2977:AndGate$3720
    connect \B $auto$rtlil.cc:2976:NotGate$3722
    connect \Y $auto$rtlil.cc:2979:OrGate$3724
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3715
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3716
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3717
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3718
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3721
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3722
  end
  cell $specify2 $auto$liberty.cc:737:execute$3725
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3726
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3727
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3724
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "19.180800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o21ai_4
  wire $auto$rtlil.cc:2976:NotGate$3729
  wire $auto$rtlil.cc:2976:NotGate$3731
  wire $auto$rtlil.cc:2976:NotGate$3735
  wire $auto$rtlil.cc:2977:AndGate$3733
  wire $auto$rtlil.cc:2979:OrGate$3737
  attribute \capacitance "0.0104300000"
  wire input 2 \A1
  attribute \capacitance "0.0103700000"
  wire input 3 \A2
  attribute \capacitance "0.0079400000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3732
    connect \A $auto$rtlil.cc:2976:NotGate$3729
    connect \B $auto$rtlil.cc:2976:NotGate$3731
    connect \Y $auto$rtlil.cc:2977:AndGate$3733
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3736
    connect \A $auto$rtlil.cc:2977:AndGate$3733
    connect \B $auto$rtlil.cc:2976:NotGate$3735
    connect \Y $auto$rtlil.cc:2979:OrGate$3737
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3728
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3729
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3730
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3731
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3734
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3735
  end
  cell $specify2 $auto$liberty.cc:737:execute$3738
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3739
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3740
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3737
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o21ba_1
  wire $auto$rtlil.cc:2976:NotGate$3742
  wire $auto$rtlil.cc:2976:NotGate$3746
  wire $auto$rtlil.cc:2977:AndGate$3744
  wire $auto$rtlil.cc:2977:AndGate$3748
  wire $auto$rtlil.cc:2979:OrGate$3750
  attribute \capacitance "0.0025200000"
  wire input 2 \A1
  attribute \capacitance "0.0023700000"
  wire input 3 \A2
  attribute \capacitance "0.0021500000"
  wire input 4 \B1_N
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3743
    connect \A \A1
    connect \B $auto$rtlil.cc:2976:NotGate$3742
    connect \Y $auto$rtlil.cc:2977:AndGate$3744
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3747
    connect \A \A2
    connect \B $auto$rtlil.cc:2976:NotGate$3746
    connect \Y $auto$rtlil.cc:2977:AndGate$3748
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3749
    connect \A $auto$rtlil.cc:2977:AndGate$3744
    connect \B $auto$rtlil.cc:2977:AndGate$3748
    connect \Y $auto$rtlil.cc:2979:OrGate$3750
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3741
    connect \A \B1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$3742
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3745
    connect \A \B1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$3746
  end
  cell $specify2 $auto$liberty.cc:737:execute$3751
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3752
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3753
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3750
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o21ba_2
  wire $auto$rtlil.cc:2976:NotGate$3755
  wire $auto$rtlil.cc:2976:NotGate$3759
  wire $auto$rtlil.cc:2977:AndGate$3757
  wire $auto$rtlil.cc:2977:AndGate$3761
  wire $auto$rtlil.cc:2979:OrGate$3763
  attribute \capacitance "0.0026100000"
  wire input 2 \A1
  attribute \capacitance "0.0027100000"
  wire input 3 \A2
  attribute \capacitance "0.0023800000"
  wire input 4 \B1_N
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3756
    connect \A \A1
    connect \B $auto$rtlil.cc:2976:NotGate$3755
    connect \Y $auto$rtlil.cc:2977:AndGate$3757
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3760
    connect \A \A2
    connect \B $auto$rtlil.cc:2976:NotGate$3759
    connect \Y $auto$rtlil.cc:2977:AndGate$3761
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3762
    connect \A $auto$rtlil.cc:2977:AndGate$3757
    connect \B $auto$rtlil.cc:2977:AndGate$3761
    connect \Y $auto$rtlil.cc:2979:OrGate$3763
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3754
    connect \A \B1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$3755
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3758
    connect \A \B1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$3759
  end
  cell $specify2 $auto$liberty.cc:737:execute$3764
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3765
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3766
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3763
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "20.779200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o21ba_4
  wire $auto$rtlil.cc:2976:NotGate$3768
  wire $auto$rtlil.cc:2976:NotGate$3772
  wire $auto$rtlil.cc:2977:AndGate$3770
  wire $auto$rtlil.cc:2977:AndGate$3774
  wire $auto$rtlil.cc:2979:OrGate$3776
  attribute \capacitance "0.0054200000"
  wire input 2 \A1
  attribute \capacitance "0.0049400000"
  wire input 3 \A2
  attribute \capacitance "0.0028500000"
  wire input 4 \B1_N
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3769
    connect \A \A1
    connect \B $auto$rtlil.cc:2976:NotGate$3768
    connect \Y $auto$rtlil.cc:2977:AndGate$3770
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3773
    connect \A \A2
    connect \B $auto$rtlil.cc:2976:NotGate$3772
    connect \Y $auto$rtlil.cc:2977:AndGate$3774
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3775
    connect \A $auto$rtlil.cc:2977:AndGate$3770
    connect \B $auto$rtlil.cc:2977:AndGate$3774
    connect \Y $auto$rtlil.cc:2979:OrGate$3776
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3767
    connect \A \B1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$3768
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3771
    connect \A \B1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$3772
  end
  cell $specify2 $auto$liberty.cc:737:execute$3777
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3778
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3779
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3776
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "9.5904000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o21bai_1
  wire $auto$rtlil.cc:2976:NotGate$3781
  wire $auto$rtlil.cc:2976:NotGate$3783
  wire $auto$rtlil.cc:2977:AndGate$3785
  wire $auto$rtlil.cc:2979:OrGate$3787
  attribute \capacitance "0.0027800000"
  wire input 2 \A1
  attribute \capacitance "0.0030200000"
  wire input 3 \A2
  attribute \capacitance "0.0024300000"
  wire input 4 \B1_N
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3784
    connect \A $auto$rtlil.cc:2976:NotGate$3781
    connect \B $auto$rtlil.cc:2976:NotGate$3783
    connect \Y $auto$rtlil.cc:2977:AndGate$3785
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3786
    connect \A $auto$rtlil.cc:2977:AndGate$3785
    connect \B \B1_N
    connect \Y $auto$rtlil.cc:2979:OrGate$3787
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3780
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3781
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3782
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3783
  end
  cell $specify2 $auto$liberty.cc:737:execute$3788
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3789
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3790
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3787
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.385600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o21bai_2
  wire $auto$rtlil.cc:2976:NotGate$3792
  wire $auto$rtlil.cc:2976:NotGate$3794
  wire $auto$rtlil.cc:2977:AndGate$3796
  wire $auto$rtlil.cc:2979:OrGate$3798
  attribute \capacitance "0.0053800000"
  wire input 2 \A1
  attribute \capacitance "0.0054800000"
  wire input 3 \A2
  attribute \capacitance "0.0026000000"
  wire input 4 \B1_N
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3795
    connect \A $auto$rtlil.cc:2976:NotGate$3792
    connect \B $auto$rtlil.cc:2976:NotGate$3794
    connect \Y $auto$rtlil.cc:2977:AndGate$3796
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3797
    connect \A $auto$rtlil.cc:2977:AndGate$3796
    connect \B \B1_N
    connect \Y $auto$rtlil.cc:2979:OrGate$3798
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3791
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3792
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3793
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3794
  end
  cell $specify2 $auto$liberty.cc:737:execute$3799
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3800
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3801
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3798
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "23.976000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o21bai_4
  wire $auto$rtlil.cc:2976:NotGate$3803
  wire $auto$rtlil.cc:2976:NotGate$3805
  wire $auto$rtlil.cc:2977:AndGate$3807
  wire $auto$rtlil.cc:2979:OrGate$3809
  attribute \capacitance "0.0101600000"
  wire input 2 \A1
  attribute \capacitance "0.0107700000"
  wire input 3 \A2
  attribute \capacitance "0.0038800000"
  wire input 4 \B1_N
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3806
    connect \A $auto$rtlil.cc:2976:NotGate$3803
    connect \B $auto$rtlil.cc:2976:NotGate$3805
    connect \Y $auto$rtlil.cc:2977:AndGate$3807
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3808
    connect \A $auto$rtlil.cc:2977:AndGate$3807
    connect \B \B1_N
    connect \Y $auto$rtlil.cc:2979:OrGate$3809
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3802
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3803
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3804
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3805
  end
  cell $specify2 $auto$liberty.cc:737:execute$3810
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$3811
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3812
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3809
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.385600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o221a_1
  wire $auto$rtlil.cc:2977:AndGate$3814
  wire $auto$rtlil.cc:2977:AndGate$3816
  wire $auto$rtlil.cc:2977:AndGate$3818
  wire $auto$rtlil.cc:2977:AndGate$3820
  wire $auto$rtlil.cc:2977:AndGate$3824
  wire $auto$rtlil.cc:2977:AndGate$3826
  wire $auto$rtlil.cc:2977:AndGate$3830
  wire $auto$rtlil.cc:2977:AndGate$3832
  wire $auto$rtlil.cc:2979:OrGate$3822
  wire $auto$rtlil.cc:2979:OrGate$3828
  wire $auto$rtlil.cc:2979:OrGate$3834
  attribute \capacitance "0.0025800000"
  wire input 2 \A1
  attribute \capacitance "0.0027400000"
  wire input 3 \A2
  attribute \capacitance "0.0025100000"
  wire input 4 \B1
  attribute \capacitance "0.0027200000"
  wire input 6 \B2
  attribute \capacitance "0.0028800000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3813
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3814
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3815
    connect \A $auto$rtlil.cc:2977:AndGate$3814
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3816
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3817
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3818
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3819
    connect \A $auto$rtlil.cc:2977:AndGate$3818
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3820
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3823
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$3824
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3825
    connect \A $auto$rtlil.cc:2977:AndGate$3824
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3826
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3829
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$3830
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3831
    connect \A $auto$rtlil.cc:2977:AndGate$3830
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3832
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3821
    connect \A $auto$rtlil.cc:2977:AndGate$3816
    connect \B $auto$rtlil.cc:2977:AndGate$3820
    connect \Y $auto$rtlil.cc:2979:OrGate$3822
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3827
    connect \A $auto$rtlil.cc:2979:OrGate$3822
    connect \B $auto$rtlil.cc:2977:AndGate$3826
    connect \Y $auto$rtlil.cc:2979:OrGate$3828
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3833
    connect \A $auto$rtlil.cc:2979:OrGate$3828
    connect \B $auto$rtlil.cc:2977:AndGate$3832
    connect \Y $auto$rtlil.cc:2979:OrGate$3834
  end
  cell $specify2 $auto$liberty.cc:737:execute$3835
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3836
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3837
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3838
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3839
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3834
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.984000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o221a_2
  wire $auto$rtlil.cc:2977:AndGate$3841
  wire $auto$rtlil.cc:2977:AndGate$3843
  wire $auto$rtlil.cc:2977:AndGate$3845
  wire $auto$rtlil.cc:2977:AndGate$3847
  wire $auto$rtlil.cc:2977:AndGate$3851
  wire $auto$rtlil.cc:2977:AndGate$3853
  wire $auto$rtlil.cc:2977:AndGate$3857
  wire $auto$rtlil.cc:2977:AndGate$3859
  wire $auto$rtlil.cc:2979:OrGate$3849
  wire $auto$rtlil.cc:2979:OrGate$3855
  wire $auto$rtlil.cc:2979:OrGate$3861
  attribute \capacitance "0.0027300000"
  wire input 2 \A1
  attribute \capacitance "0.0028500000"
  wire input 3 \A2
  attribute \capacitance "0.0027000000"
  wire input 4 \B1
  attribute \capacitance "0.0028200000"
  wire input 6 \B2
  attribute \capacitance "0.0028900000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3840
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3841
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3842
    connect \A $auto$rtlil.cc:2977:AndGate$3841
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3843
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3844
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3845
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3846
    connect \A $auto$rtlil.cc:2977:AndGate$3845
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3847
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3850
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$3851
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3852
    connect \A $auto$rtlil.cc:2977:AndGate$3851
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3853
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3856
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$3857
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3858
    connect \A $auto$rtlil.cc:2977:AndGate$3857
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3859
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3848
    connect \A $auto$rtlil.cc:2977:AndGate$3843
    connect \B $auto$rtlil.cc:2977:AndGate$3847
    connect \Y $auto$rtlil.cc:2979:OrGate$3849
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3854
    connect \A $auto$rtlil.cc:2979:OrGate$3849
    connect \B $auto$rtlil.cc:2977:AndGate$3853
    connect \Y $auto$rtlil.cc:2979:OrGate$3855
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3860
    connect \A $auto$rtlil.cc:2979:OrGate$3855
    connect \B $auto$rtlil.cc:2977:AndGate$3859
    connect \Y $auto$rtlil.cc:2979:OrGate$3861
  end
  cell $specify2 $auto$liberty.cc:737:execute$3862
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3863
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3864
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3865
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3866
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3861
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "25.574400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o221a_4
  wire $auto$rtlil.cc:2977:AndGate$3868
  wire $auto$rtlil.cc:2977:AndGate$3870
  wire $auto$rtlil.cc:2977:AndGate$3872
  wire $auto$rtlil.cc:2977:AndGate$3874
  wire $auto$rtlil.cc:2977:AndGate$3878
  wire $auto$rtlil.cc:2977:AndGate$3880
  wire $auto$rtlil.cc:2977:AndGate$3884
  wire $auto$rtlil.cc:2977:AndGate$3886
  wire $auto$rtlil.cc:2979:OrGate$3876
  wire $auto$rtlil.cc:2979:OrGate$3882
  wire $auto$rtlil.cc:2979:OrGate$3888
  attribute \capacitance "0.0052500000"
  wire input 2 \A1
  attribute \capacitance "0.0046700000"
  wire input 3 \A2
  attribute \capacitance "0.0057700000"
  wire input 4 \B1
  attribute \capacitance "0.0050000000"
  wire input 6 \B2
  attribute \capacitance "0.0051300000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3867
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3868
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3869
    connect \A $auto$rtlil.cc:2977:AndGate$3868
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3870
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3871
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3872
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3873
    connect \A $auto$rtlil.cc:2977:AndGate$3872
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3874
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3877
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$3878
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3879
    connect \A $auto$rtlil.cc:2977:AndGate$3878
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3880
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3883
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$3884
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3885
    connect \A $auto$rtlil.cc:2977:AndGate$3884
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$3886
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3875
    connect \A $auto$rtlil.cc:2977:AndGate$3870
    connect \B $auto$rtlil.cc:2977:AndGate$3874
    connect \Y $auto$rtlil.cc:2979:OrGate$3876
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3881
    connect \A $auto$rtlil.cc:2979:OrGate$3876
    connect \B $auto$rtlil.cc:2977:AndGate$3880
    connect \Y $auto$rtlil.cc:2979:OrGate$3882
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3887
    connect \A $auto$rtlil.cc:2979:OrGate$3882
    connect \B $auto$rtlil.cc:2977:AndGate$3886
    connect \Y $auto$rtlil.cc:2979:OrGate$3888
  end
  cell $specify2 $auto$liberty.cc:737:execute$3889
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3890
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3891
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3892
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3893
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3888
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o221ai_1
  wire $auto$rtlil.cc:2976:NotGate$3895
  wire $auto$rtlil.cc:2976:NotGate$3897
  wire $auto$rtlil.cc:2976:NotGate$3901
  wire $auto$rtlil.cc:2976:NotGate$3903
  wire $auto$rtlil.cc:2976:NotGate$3909
  wire $auto$rtlil.cc:2977:AndGate$3899
  wire $auto$rtlil.cc:2977:AndGate$3905
  wire $auto$rtlil.cc:2979:OrGate$3907
  wire $auto$rtlil.cc:2979:OrGate$3911
  attribute \capacitance "0.0029900000"
  wire input 2 \A1
  attribute \capacitance "0.0030100000"
  wire input 3 \A2
  attribute \capacitance "0.0029500000"
  wire input 4 \B1
  attribute \capacitance "0.0029900000"
  wire input 6 \B2
  attribute \capacitance "0.0030700000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3898
    connect \A $auto$rtlil.cc:2976:NotGate$3895
    connect \B $auto$rtlil.cc:2976:NotGate$3897
    connect \Y $auto$rtlil.cc:2977:AndGate$3899
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3904
    connect \A $auto$rtlil.cc:2976:NotGate$3901
    connect \B $auto$rtlil.cc:2976:NotGate$3903
    connect \Y $auto$rtlil.cc:2977:AndGate$3905
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3906
    connect \A $auto$rtlil.cc:2977:AndGate$3899
    connect \B $auto$rtlil.cc:2977:AndGate$3905
    connect \Y $auto$rtlil.cc:2979:OrGate$3907
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3910
    connect \A $auto$rtlil.cc:2979:OrGate$3907
    connect \B $auto$rtlil.cc:2976:NotGate$3909
    connect \Y $auto$rtlil.cc:2979:OrGate$3911
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3894
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3895
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3896
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$3897
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3900
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3901
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3902
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3903
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3908
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$3909
  end
  cell $specify2 $auto$liberty.cc:737:execute$3912
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3913
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3914
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3915
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3916
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3911
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "19.180800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o221ai_2
  wire $auto$rtlil.cc:2976:NotGate$3918
  wire $auto$rtlil.cc:2976:NotGate$3920
  wire $auto$rtlil.cc:2976:NotGate$3924
  wire $auto$rtlil.cc:2976:NotGate$3926
  wire $auto$rtlil.cc:2976:NotGate$3932
  wire $auto$rtlil.cc:2977:AndGate$3922
  wire $auto$rtlil.cc:2977:AndGate$3928
  wire $auto$rtlil.cc:2979:OrGate$3930
  wire $auto$rtlil.cc:2979:OrGate$3934
  attribute \capacitance "0.0058800000"
  wire input 2 \A1
  attribute \capacitance "0.0052600000"
  wire input 3 \A2
  attribute \capacitance "0.0060600000"
  wire input 4 \B1
  attribute \capacitance "0.0054300000"
  wire input 6 \B2
  attribute \capacitance "0.0054400000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3921
    connect \A $auto$rtlil.cc:2976:NotGate$3918
    connect \B $auto$rtlil.cc:2976:NotGate$3920
    connect \Y $auto$rtlil.cc:2977:AndGate$3922
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3927
    connect \A $auto$rtlil.cc:2976:NotGate$3924
    connect \B $auto$rtlil.cc:2976:NotGate$3926
    connect \Y $auto$rtlil.cc:2977:AndGate$3928
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3929
    connect \A $auto$rtlil.cc:2977:AndGate$3922
    connect \B $auto$rtlil.cc:2977:AndGate$3928
    connect \Y $auto$rtlil.cc:2979:OrGate$3930
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3933
    connect \A $auto$rtlil.cc:2979:OrGate$3930
    connect \B $auto$rtlil.cc:2976:NotGate$3932
    connect \Y $auto$rtlil.cc:2979:OrGate$3934
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3917
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3918
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3919
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$3920
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3923
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3924
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3925
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3926
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3931
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$3932
  end
  cell $specify2 $auto$liberty.cc:737:execute$3935
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3936
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3937
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3938
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3939
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3934
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "33.566400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o221ai_4
  wire $auto$rtlil.cc:2976:NotGate$3941
  wire $auto$rtlil.cc:2976:NotGate$3943
  wire $auto$rtlil.cc:2976:NotGate$3947
  wire $auto$rtlil.cc:2976:NotGate$3949
  wire $auto$rtlil.cc:2976:NotGate$3955
  wire $auto$rtlil.cc:2977:AndGate$3945
  wire $auto$rtlil.cc:2977:AndGate$3951
  wire $auto$rtlil.cc:2979:OrGate$3953
  wire $auto$rtlil.cc:2979:OrGate$3957
  attribute \capacitance "0.0110000000"
  wire input 2 \A1
  attribute \capacitance "0.0104300000"
  wire input 3 \A2
  attribute \capacitance "0.0108800000"
  wire input 4 \B1
  attribute \capacitance "0.0104100000"
  wire input 6 \B2
  attribute \capacitance "0.0109400000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3944
    connect \A $auto$rtlil.cc:2976:NotGate$3941
    connect \B $auto$rtlil.cc:2976:NotGate$3943
    connect \Y $auto$rtlil.cc:2977:AndGate$3945
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3950
    connect \A $auto$rtlil.cc:2976:NotGate$3947
    connect \B $auto$rtlil.cc:2976:NotGate$3949
    connect \Y $auto$rtlil.cc:2977:AndGate$3951
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3952
    connect \A $auto$rtlil.cc:2977:AndGate$3945
    connect \B $auto$rtlil.cc:2977:AndGate$3951
    connect \Y $auto$rtlil.cc:2979:OrGate$3953
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3956
    connect \A $auto$rtlil.cc:2979:OrGate$3953
    connect \B $auto$rtlil.cc:2976:NotGate$3955
    connect \Y $auto$rtlil.cc:2979:OrGate$3957
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3940
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$3941
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3942
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$3943
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3946
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$3947
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3948
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$3949
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$3954
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$3955
  end
  cell $specify2 $auto$liberty.cc:737:execute$3958
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3959
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3960
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3961
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3962
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$3957
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o22a_1
  wire $auto$rtlil.cc:2977:AndGate$3964
  wire $auto$rtlil.cc:2977:AndGate$3966
  wire $auto$rtlil.cc:2977:AndGate$3970
  wire $auto$rtlil.cc:2977:AndGate$3974
  wire $auto$rtlil.cc:2979:OrGate$3968
  wire $auto$rtlil.cc:2979:OrGate$3972
  wire $auto$rtlil.cc:2979:OrGate$3976
  attribute \capacitance "0.0024400000"
  wire input 2 \A1
  attribute \capacitance "0.0026800000"
  wire input 3 \A2
  attribute \capacitance "0.0026200000"
  wire input 4 \B1
  attribute \capacitance "0.0031100000"
  wire input 5 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3963
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3964
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3965
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3966
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3969
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$3970
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3973
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$3974
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3967
    connect \A $auto$rtlil.cc:2977:AndGate$3964
    connect \B $auto$rtlil.cc:2977:AndGate$3966
    connect \Y $auto$rtlil.cc:2979:OrGate$3968
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3971
    connect \A $auto$rtlil.cc:2979:OrGate$3968
    connect \B $auto$rtlil.cc:2977:AndGate$3970
    connect \Y $auto$rtlil.cc:2979:OrGate$3972
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3975
    connect \A $auto$rtlil.cc:2979:OrGate$3972
    connect \B $auto$rtlil.cc:2977:AndGate$3974
    connect \Y $auto$rtlil.cc:2979:OrGate$3976
  end
  cell $specify2 $auto$liberty.cc:737:execute$3977
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3978
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3979
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3980
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3976
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o22a_2
  wire $auto$rtlil.cc:2977:AndGate$3982
  wire $auto$rtlil.cc:2977:AndGate$3984
  wire $auto$rtlil.cc:2977:AndGate$3988
  wire $auto$rtlil.cc:2977:AndGate$3992
  wire $auto$rtlil.cc:2979:OrGate$3986
  wire $auto$rtlil.cc:2979:OrGate$3990
  wire $auto$rtlil.cc:2979:OrGate$3994
  attribute \capacitance "0.0026200000"
  wire input 2 \A1
  attribute \capacitance "0.0026300000"
  wire input 3 \A2
  attribute \capacitance "0.0028300000"
  wire input 4 \B1
  attribute \capacitance "0.0027600000"
  wire input 5 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3981
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3982
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3983
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$3984
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3987
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$3988
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3991
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$3992
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3985
    connect \A $auto$rtlil.cc:2977:AndGate$3982
    connect \B $auto$rtlil.cc:2977:AndGate$3984
    connect \Y $auto$rtlil.cc:2979:OrGate$3986
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3989
    connect \A $auto$rtlil.cc:2979:OrGate$3986
    connect \B $auto$rtlil.cc:2977:AndGate$3988
    connect \Y $auto$rtlil.cc:2979:OrGate$3990
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3993
    connect \A $auto$rtlil.cc:2979:OrGate$3990
    connect \B $auto$rtlil.cc:2977:AndGate$3992
    connect \Y $auto$rtlil.cc:2979:OrGate$3994
  end
  cell $specify2 $auto$liberty.cc:737:execute$3995
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3996
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$3997
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3998
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$3994
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "22.377600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o22a_4
  wire $auto$rtlil.cc:2977:AndGate$4000
  wire $auto$rtlil.cc:2977:AndGate$4002
  wire $auto$rtlil.cc:2977:AndGate$4006
  wire $auto$rtlil.cc:2977:AndGate$4010
  wire $auto$rtlil.cc:2979:OrGate$4004
  wire $auto$rtlil.cc:2979:OrGate$4008
  wire $auto$rtlil.cc:2979:OrGate$4012
  attribute \capacitance "0.0050800000"
  wire input 2 \A1
  attribute \capacitance "0.0047900000"
  wire input 3 \A2
  attribute \capacitance "0.0052300000"
  wire input 4 \B1
  attribute \capacitance "0.0049600000"
  wire input 5 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$3999
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4000
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4001
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4002
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4005
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4006
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4009
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4010
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4003
    connect \A $auto$rtlil.cc:2977:AndGate$4000
    connect \B $auto$rtlil.cc:2977:AndGate$4002
    connect \Y $auto$rtlil.cc:2979:OrGate$4004
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4007
    connect \A $auto$rtlil.cc:2979:OrGate$4004
    connect \B $auto$rtlil.cc:2977:AndGate$4006
    connect \Y $auto$rtlil.cc:2979:OrGate$4008
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4011
    connect \A $auto$rtlil.cc:2979:OrGate$4008
    connect \B $auto$rtlil.cc:2977:AndGate$4010
    connect \Y $auto$rtlil.cc:2979:OrGate$4012
  end
  cell $specify2 $auto$liberty.cc:737:execute$4013
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4014
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4015
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4016
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4012
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "9.5904000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o22ai_1
  wire $auto$rtlil.cc:2976:NotGate$4018
  wire $auto$rtlil.cc:2976:NotGate$4020
  wire $auto$rtlil.cc:2976:NotGate$4024
  wire $auto$rtlil.cc:2976:NotGate$4026
  wire $auto$rtlil.cc:2977:AndGate$4022
  wire $auto$rtlil.cc:2977:AndGate$4028
  wire $auto$rtlil.cc:2979:OrGate$4030
  attribute \capacitance "0.0031200000"
  wire input 2 \A1
  attribute \capacitance "0.0027900000"
  wire input 3 \A2
  attribute \capacitance "0.0029100000"
  wire input 4 \B1
  attribute \capacitance "0.0031100000"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4021
    connect \A $auto$rtlil.cc:2976:NotGate$4018
    connect \B $auto$rtlil.cc:2976:NotGate$4020
    connect \Y $auto$rtlil.cc:2977:AndGate$4022
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4027
    connect \A $auto$rtlil.cc:2976:NotGate$4024
    connect \B $auto$rtlil.cc:2976:NotGate$4026
    connect \Y $auto$rtlil.cc:2977:AndGate$4028
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4029
    connect \A $auto$rtlil.cc:2977:AndGate$4022
    connect \B $auto$rtlil.cc:2977:AndGate$4028
    connect \Y $auto$rtlil.cc:2979:OrGate$4030
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4017
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4018
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4019
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$4020
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4023
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4024
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4025
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4026
  end
  cell $specify2 $auto$liberty.cc:737:execute$4031
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4032
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4033
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4034
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4030
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.984000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o22ai_2
  wire $auto$rtlil.cc:2976:NotGate$4036
  wire $auto$rtlil.cc:2976:NotGate$4038
  wire $auto$rtlil.cc:2976:NotGate$4042
  wire $auto$rtlil.cc:2976:NotGate$4044
  wire $auto$rtlil.cc:2977:AndGate$4040
  wire $auto$rtlil.cc:2977:AndGate$4046
  wire $auto$rtlil.cc:2979:OrGate$4048
  attribute \capacitance "0.0053900000"
  wire input 2 \A1
  attribute \capacitance "0.0054900000"
  wire input 3 \A2
  attribute \capacitance "0.0054900000"
  wire input 4 \B1
  attribute \capacitance "0.0054600000"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4039
    connect \A $auto$rtlil.cc:2976:NotGate$4036
    connect \B $auto$rtlil.cc:2976:NotGate$4038
    connect \Y $auto$rtlil.cc:2977:AndGate$4040
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4045
    connect \A $auto$rtlil.cc:2976:NotGate$4042
    connect \B $auto$rtlil.cc:2976:NotGate$4044
    connect \Y $auto$rtlil.cc:2977:AndGate$4046
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4047
    connect \A $auto$rtlil.cc:2977:AndGate$4040
    connect \B $auto$rtlil.cc:2977:AndGate$4046
    connect \Y $auto$rtlil.cc:2979:OrGate$4048
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4035
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4036
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4037
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$4038
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4041
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4042
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4043
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4044
  end
  cell $specify2 $auto$liberty.cc:737:execute$4049
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4050
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4051
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4052
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4048
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.172800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o22ai_4
  wire $auto$rtlil.cc:2976:NotGate$4054
  wire $auto$rtlil.cc:2976:NotGate$4056
  wire $auto$rtlil.cc:2976:NotGate$4060
  wire $auto$rtlil.cc:2976:NotGate$4062
  wire $auto$rtlil.cc:2977:AndGate$4058
  wire $auto$rtlil.cc:2977:AndGate$4064
  wire $auto$rtlil.cc:2979:OrGate$4066
  attribute \capacitance "0.0110200000"
  wire input 2 \A1
  attribute \capacitance "0.0104700000"
  wire input 3 \A2
  attribute \capacitance "0.0114200000"
  wire input 4 \B1
  attribute \capacitance "0.0108900000"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4057
    connect \A $auto$rtlil.cc:2976:NotGate$4054
    connect \B $auto$rtlil.cc:2976:NotGate$4056
    connect \Y $auto$rtlil.cc:2977:AndGate$4058
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4063
    connect \A $auto$rtlil.cc:2976:NotGate$4060
    connect \B $auto$rtlil.cc:2976:NotGate$4062
    connect \Y $auto$rtlil.cc:2977:AndGate$4064
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4065
    connect \A $auto$rtlil.cc:2977:AndGate$4058
    connect \B $auto$rtlil.cc:2977:AndGate$4064
    connect \Y $auto$rtlil.cc:2979:OrGate$4066
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4053
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4054
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4055
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$4056
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4059
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4060
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4061
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4062
  end
  cell $specify2 $auto$liberty.cc:737:execute$4067
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4068
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4069
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4070
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4066
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.385600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o2bb2a_1
  wire $auto$rtlil.cc:2976:NotGate$4072
  wire $auto$rtlil.cc:2976:NotGate$4076
  wire $auto$rtlil.cc:2976:NotGate$4082
  wire $auto$rtlil.cc:2976:NotGate$4088
  wire $auto$rtlil.cc:2977:AndGate$4074
  wire $auto$rtlil.cc:2977:AndGate$4078
  wire $auto$rtlil.cc:2977:AndGate$4084
  wire $auto$rtlil.cc:2977:AndGate$4090
  wire $auto$rtlil.cc:2979:OrGate$4080
  wire $auto$rtlil.cc:2979:OrGate$4086
  wire $auto$rtlil.cc:2979:OrGate$4092
  attribute \capacitance "0.0022600000"
  wire input 4 \A1_N
  attribute \capacitance "0.0025200000"
  wire input 5 \A2_N
  attribute \capacitance "0.0024600000"
  wire input 2 \B1
  attribute \capacitance "0.0026700000"
  wire input 3 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4073
    connect \A $auto$rtlil.cc:2976:NotGate$4072
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4074
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4077
    connect \A $auto$rtlil.cc:2976:NotGate$4076
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4078
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4083
    connect \A $auto$rtlil.cc:2976:NotGate$4082
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4084
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4089
    connect \A $auto$rtlil.cc:2976:NotGate$4088
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4090
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4079
    connect \A $auto$rtlil.cc:2977:AndGate$4074
    connect \B $auto$rtlil.cc:2977:AndGate$4078
    connect \Y $auto$rtlil.cc:2979:OrGate$4080
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4085
    connect \A $auto$rtlil.cc:2979:OrGate$4080
    connect \B $auto$rtlil.cc:2977:AndGate$4084
    connect \Y $auto$rtlil.cc:2979:OrGate$4086
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4091
    connect \A $auto$rtlil.cc:2979:OrGate$4086
    connect \B $auto$rtlil.cc:2977:AndGate$4090
    connect \Y $auto$rtlil.cc:2979:OrGate$4092
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4071
    connect \A \A1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4072
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4075
    connect \A \A2_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4076
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4081
    connect \A \A1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4082
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4087
    connect \A \A2_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4088
  end
  cell $specify2 $auto$liberty.cc:737:execute$4093
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4094
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4095
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4096
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1_N
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4092
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.385600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o2bb2a_2
  wire $auto$rtlil.cc:2976:NotGate$4098
  wire $auto$rtlil.cc:2976:NotGate$4102
  wire $auto$rtlil.cc:2976:NotGate$4108
  wire $auto$rtlil.cc:2976:NotGate$4114
  wire $auto$rtlil.cc:2977:AndGate$4100
  wire $auto$rtlil.cc:2977:AndGate$4104
  wire $auto$rtlil.cc:2977:AndGate$4110
  wire $auto$rtlil.cc:2977:AndGate$4116
  wire $auto$rtlil.cc:2979:OrGate$4106
  wire $auto$rtlil.cc:2979:OrGate$4112
  wire $auto$rtlil.cc:2979:OrGate$4118
  attribute \capacitance "0.0021700000"
  wire input 4 \A1_N
  attribute \capacitance "0.0024700000"
  wire input 5 \A2_N
  attribute \capacitance "0.0026300000"
  wire input 2 \B1
  attribute \capacitance "0.0027200000"
  wire input 3 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4099
    connect \A $auto$rtlil.cc:2976:NotGate$4098
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4100
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4103
    connect \A $auto$rtlil.cc:2976:NotGate$4102
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4104
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4109
    connect \A $auto$rtlil.cc:2976:NotGate$4108
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4110
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4115
    connect \A $auto$rtlil.cc:2976:NotGate$4114
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4116
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4105
    connect \A $auto$rtlil.cc:2977:AndGate$4100
    connect \B $auto$rtlil.cc:2977:AndGate$4104
    connect \Y $auto$rtlil.cc:2979:OrGate$4106
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4111
    connect \A $auto$rtlil.cc:2979:OrGate$4106
    connect \B $auto$rtlil.cc:2977:AndGate$4110
    connect \Y $auto$rtlil.cc:2979:OrGate$4112
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4117
    connect \A $auto$rtlil.cc:2979:OrGate$4112
    connect \B $auto$rtlil.cc:2977:AndGate$4116
    connect \Y $auto$rtlil.cc:2979:OrGate$4118
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4097
    connect \A \A1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4098
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4101
    connect \A \A2_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4102
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4107
    connect \A \A1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4108
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4113
    connect \A \A2_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4114
  end
  cell $specify2 $auto$liberty.cc:737:execute$4119
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4120
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4121
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4122
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1_N
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4118
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "23.976000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o2bb2a_4
  wire $auto$rtlil.cc:2976:NotGate$4124
  wire $auto$rtlil.cc:2976:NotGate$4128
  wire $auto$rtlil.cc:2976:NotGate$4134
  wire $auto$rtlil.cc:2976:NotGate$4140
  wire $auto$rtlil.cc:2977:AndGate$4126
  wire $auto$rtlil.cc:2977:AndGate$4130
  wire $auto$rtlil.cc:2977:AndGate$4136
  wire $auto$rtlil.cc:2977:AndGate$4142
  wire $auto$rtlil.cc:2979:OrGate$4132
  wire $auto$rtlil.cc:2979:OrGate$4138
  wire $auto$rtlil.cc:2979:OrGate$4144
  attribute \capacitance "0.0022100000"
  wire input 4 \A1_N
  attribute \capacitance "0.0024100000"
  wire input 5 \A2_N
  attribute \capacitance "0.0049200000"
  wire input 2 \B1
  attribute \capacitance "0.0048400000"
  wire input 3 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4125
    connect \A $auto$rtlil.cc:2976:NotGate$4124
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4126
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4129
    connect \A $auto$rtlil.cc:2976:NotGate$4128
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4130
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4135
    connect \A $auto$rtlil.cc:2976:NotGate$4134
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4136
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4141
    connect \A $auto$rtlil.cc:2976:NotGate$4140
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4142
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4131
    connect \A $auto$rtlil.cc:2977:AndGate$4126
    connect \B $auto$rtlil.cc:2977:AndGate$4130
    connect \Y $auto$rtlil.cc:2979:OrGate$4132
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4137
    connect \A $auto$rtlil.cc:2979:OrGate$4132
    connect \B $auto$rtlil.cc:2977:AndGate$4136
    connect \Y $auto$rtlil.cc:2979:OrGate$4138
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4143
    connect \A $auto$rtlil.cc:2979:OrGate$4138
    connect \B $auto$rtlil.cc:2977:AndGate$4142
    connect \Y $auto$rtlil.cc:2979:OrGate$4144
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4123
    connect \A \A1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4124
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4127
    connect \A \A2_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4128
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4133
    connect \A \A1_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4134
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4139
    connect \A \A2_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4140
  end
  cell $specify2 $auto$liberty.cc:737:execute$4145
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4146
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4147
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4148
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1_N
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4144
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.188800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o2bb2ai_1
  wire $auto$rtlil.cc:2976:NotGate$4150
  wire $auto$rtlil.cc:2976:NotGate$4152
  wire $auto$rtlil.cc:2977:AndGate$4154
  wire $auto$rtlil.cc:2977:AndGate$4156
  wire $auto$rtlil.cc:2979:OrGate$4158
  attribute \capacitance "0.0023000000"
  wire input 4 \A1_N
  attribute \capacitance "0.0026700000"
  wire input 5 \A2_N
  attribute \capacitance "0.0028200000"
  wire input 2 \B1
  attribute \capacitance "0.0029100000"
  wire input 3 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4153
    connect \A $auto$rtlil.cc:2976:NotGate$4150
    connect \B $auto$rtlil.cc:2976:NotGate$4152
    connect \Y $auto$rtlil.cc:2977:AndGate$4154
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4155
    connect \A \A1_N
    connect \B \A2_N
    connect \Y $auto$rtlil.cc:2977:AndGate$4156
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4157
    connect \A $auto$rtlil.cc:2977:AndGate$4154
    connect \B $auto$rtlil.cc:2977:AndGate$4156
    connect \Y $auto$rtlil.cc:2979:OrGate$4158
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4149
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4150
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4151
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$4152
  end
  cell $specify2 $auto$liberty.cc:737:execute$4159
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4160
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4161
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4162
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4158
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "19.180800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o2bb2ai_2
  wire $auto$rtlil.cc:2976:NotGate$4164
  wire $auto$rtlil.cc:2976:NotGate$4166
  wire $auto$rtlil.cc:2977:AndGate$4168
  wire $auto$rtlil.cc:2977:AndGate$4170
  wire $auto$rtlil.cc:2979:OrGate$4172
  attribute \capacitance "0.0052300000"
  wire input 4 \A1_N
  attribute \capacitance "0.0045900000"
  wire input 5 \A2_N
  attribute \capacitance "0.0060400000"
  wire input 2 \B1
  attribute \capacitance "0.0054400000"
  wire input 3 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4167
    connect \A $auto$rtlil.cc:2976:NotGate$4164
    connect \B $auto$rtlil.cc:2976:NotGate$4166
    connect \Y $auto$rtlil.cc:2977:AndGate$4168
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4169
    connect \A \A1_N
    connect \B \A2_N
    connect \Y $auto$rtlil.cc:2977:AndGate$4170
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4171
    connect \A $auto$rtlil.cc:2977:AndGate$4168
    connect \B $auto$rtlil.cc:2977:AndGate$4170
    connect \Y $auto$rtlil.cc:2979:OrGate$4172
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4163
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4164
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4165
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$4166
  end
  cell $specify2 $auto$liberty.cc:737:execute$4173
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4174
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4175
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4176
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4172
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "33.566400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o2bb2ai_4
  wire $auto$rtlil.cc:2976:NotGate$4178
  wire $auto$rtlil.cc:2976:NotGate$4180
  wire $auto$rtlil.cc:2977:AndGate$4182
  wire $auto$rtlil.cc:2977:AndGate$4184
  wire $auto$rtlil.cc:2979:OrGate$4186
  attribute \capacitance "0.0108100000"
  wire input 4 \A1_N
  attribute \capacitance "0.0106200000"
  wire input 5 \A2_N
  attribute \capacitance "0.0106000000"
  wire input 2 \B1
  attribute \capacitance "0.0107500000"
  wire input 3 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4181
    connect \A $auto$rtlil.cc:2976:NotGate$4178
    connect \B $auto$rtlil.cc:2976:NotGate$4180
    connect \Y $auto$rtlil.cc:2977:AndGate$4182
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4183
    connect \A \A1_N
    connect \B \A2_N
    connect \Y $auto$rtlil.cc:2977:AndGate$4184
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4185
    connect \A $auto$rtlil.cc:2977:AndGate$4182
    connect \B $auto$rtlil.cc:2977:AndGate$4184
    connect \Y $auto$rtlil.cc:2979:OrGate$4186
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4177
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4178
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4179
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$4180
  end
  cell $specify2 $auto$liberty.cc:737:execute$4187
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4188
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4189
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4190
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1_N
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4186
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.385600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o311a_1
  wire $auto$rtlil.cc:2977:AndGate$4192
  wire $auto$rtlil.cc:2977:AndGate$4194
  wire $auto$rtlil.cc:2977:AndGate$4196
  wire $auto$rtlil.cc:2977:AndGate$4198
  wire $auto$rtlil.cc:2977:AndGate$4202
  wire $auto$rtlil.cc:2977:AndGate$4204
  wire $auto$rtlil.cc:2979:OrGate$4200
  wire $auto$rtlil.cc:2979:OrGate$4206
  attribute \capacitance "0.0025800000"
  wire input 2 \A1
  attribute \capacitance "0.0029200000"
  wire input 3 \A2
  attribute \capacitance "0.0027900000"
  wire input 6 \A3
  attribute \capacitance "0.0026300000"
  wire input 4 \B1
  attribute \capacitance "0.0028200000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4191
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4192
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4193
    connect \A $auto$rtlil.cc:2977:AndGate$4192
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$4194
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4195
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4196
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4197
    connect \A $auto$rtlil.cc:2977:AndGate$4196
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$4198
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4201
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4202
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4203
    connect \A $auto$rtlil.cc:2977:AndGate$4202
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$4204
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4199
    connect \A $auto$rtlil.cc:2977:AndGate$4194
    connect \B $auto$rtlil.cc:2977:AndGate$4198
    connect \Y $auto$rtlil.cc:2979:OrGate$4200
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4205
    connect \A $auto$rtlil.cc:2979:OrGate$4200
    connect \B $auto$rtlil.cc:2977:AndGate$4204
    connect \Y $auto$rtlil.cc:2979:OrGate$4206
  end
  cell $specify2 $auto$liberty.cc:737:execute$4207
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4208
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4209
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4210
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4211
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4206
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.385600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o311a_2
  wire $auto$rtlil.cc:2977:AndGate$4213
  wire $auto$rtlil.cc:2977:AndGate$4215
  wire $auto$rtlil.cc:2977:AndGate$4217
  wire $auto$rtlil.cc:2977:AndGate$4219
  wire $auto$rtlil.cc:2977:AndGate$4223
  wire $auto$rtlil.cc:2977:AndGate$4225
  wire $auto$rtlil.cc:2979:OrGate$4221
  wire $auto$rtlil.cc:2979:OrGate$4227
  attribute \capacitance "0.0028200000"
  wire input 2 \A1
  attribute \capacitance "0.0030200000"
  wire input 3 \A2
  attribute \capacitance "0.0027900000"
  wire input 6 \A3
  attribute \capacitance "0.0029700000"
  wire input 4 \B1
  attribute \capacitance "0.0029400000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4212
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4213
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4214
    connect \A $auto$rtlil.cc:2977:AndGate$4213
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$4215
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4216
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4217
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4218
    connect \A $auto$rtlil.cc:2977:AndGate$4217
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$4219
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4222
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4223
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4224
    connect \A $auto$rtlil.cc:2977:AndGate$4223
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$4225
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4220
    connect \A $auto$rtlil.cc:2977:AndGate$4215
    connect \B $auto$rtlil.cc:2977:AndGate$4219
    connect \Y $auto$rtlil.cc:2979:OrGate$4221
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4226
    connect \A $auto$rtlil.cc:2979:OrGate$4221
    connect \B $auto$rtlil.cc:2977:AndGate$4225
    connect \Y $auto$rtlil.cc:2979:OrGate$4227
  end
  cell $specify2 $auto$liberty.cc:737:execute$4228
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4229
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4230
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4231
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4232
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4227
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "28.771200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o311a_4
  wire $auto$rtlil.cc:2977:AndGate$4234
  wire $auto$rtlil.cc:2977:AndGate$4236
  wire $auto$rtlil.cc:2977:AndGate$4238
  wire $auto$rtlil.cc:2977:AndGate$4240
  wire $auto$rtlil.cc:2977:AndGate$4244
  wire $auto$rtlil.cc:2977:AndGate$4246
  wire $auto$rtlil.cc:2979:OrGate$4242
  wire $auto$rtlil.cc:2979:OrGate$4248
  attribute \capacitance "0.0046900000"
  wire input 2 \A1
  attribute \capacitance "0.0051000000"
  wire input 3 \A2
  attribute \capacitance "0.0046700000"
  wire input 6 \A3
  attribute \capacitance "0.0058700000"
  wire input 4 \B1
  attribute \capacitance "0.0050700000"
  wire input 5 \C1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4233
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4234
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4235
    connect \A $auto$rtlil.cc:2977:AndGate$4234
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$4236
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4237
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4238
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4239
    connect \A $auto$rtlil.cc:2977:AndGate$4238
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$4240
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4243
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4244
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4245
    connect \A $auto$rtlil.cc:2977:AndGate$4244
    connect \B \C1
    connect \Y $auto$rtlil.cc:2977:AndGate$4246
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4241
    connect \A $auto$rtlil.cc:2977:AndGate$4236
    connect \B $auto$rtlil.cc:2977:AndGate$4240
    connect \Y $auto$rtlil.cc:2979:OrGate$4242
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4247
    connect \A $auto$rtlil.cc:2979:OrGate$4242
    connect \B $auto$rtlil.cc:2977:AndGate$4246
    connect \Y $auto$rtlil.cc:2979:OrGate$4248
  end
  cell $specify2 $auto$liberty.cc:737:execute$4249
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4250
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4251
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4252
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4253
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4248
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.188800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o311ai_1
  wire $auto$rtlil.cc:2976:NotGate$4255
  wire $auto$rtlil.cc:2976:NotGate$4257
  wire $auto$rtlil.cc:2976:NotGate$4261
  wire $auto$rtlil.cc:2976:NotGate$4265
  wire $auto$rtlil.cc:2976:NotGate$4269
  wire $auto$rtlil.cc:2977:AndGate$4259
  wire $auto$rtlil.cc:2977:AndGate$4263
  wire $auto$rtlil.cc:2979:OrGate$4267
  wire $auto$rtlil.cc:2979:OrGate$4271
  attribute \capacitance "0.0027000000"
  wire input 2 \A1
  attribute \capacitance "0.0025100000"
  wire input 3 \A2
  attribute \capacitance "0.0027300000"
  wire input 6 \A3
  attribute \capacitance "0.0029800000"
  wire input 4 \B1
  attribute \capacitance "0.0030600000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4258
    connect \A $auto$rtlil.cc:2976:NotGate$4255
    connect \B $auto$rtlil.cc:2976:NotGate$4257
    connect \Y $auto$rtlil.cc:2977:AndGate$4259
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4262
    connect \A $auto$rtlil.cc:2977:AndGate$4259
    connect \B $auto$rtlil.cc:2976:NotGate$4261
    connect \Y $auto$rtlil.cc:2977:AndGate$4263
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4266
    connect \A $auto$rtlil.cc:2977:AndGate$4263
    connect \B $auto$rtlil.cc:2976:NotGate$4265
    connect \Y $auto$rtlil.cc:2979:OrGate$4267
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4270
    connect \A $auto$rtlil.cc:2979:OrGate$4267
    connect \B $auto$rtlil.cc:2976:NotGate$4269
    connect \Y $auto$rtlil.cc:2979:OrGate$4271
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4254
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4255
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4256
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4257
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4260
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4261
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4264
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4265
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4268
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$4269
  end
  cell $specify2 $auto$liberty.cc:737:execute$4272
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4273
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4274
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4275
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4276
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4271
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "19.180800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o311ai_2
  wire $auto$rtlil.cc:2976:NotGate$4278
  wire $auto$rtlil.cc:2976:NotGate$4280
  wire $auto$rtlil.cc:2976:NotGate$4284
  wire $auto$rtlil.cc:2976:NotGate$4288
  wire $auto$rtlil.cc:2976:NotGate$4292
  wire $auto$rtlil.cc:2977:AndGate$4282
  wire $auto$rtlil.cc:2977:AndGate$4286
  wire $auto$rtlil.cc:2979:OrGate$4290
  wire $auto$rtlil.cc:2979:OrGate$4294
  attribute \capacitance "0.0052300000"
  wire input 2 \A1
  attribute \capacitance "0.0053800000"
  wire input 3 \A2
  attribute \capacitance "0.0053700000"
  wire input 6 \A3
  attribute \capacitance "0.0055300000"
  wire input 4 \B1
  attribute \capacitance "0.0058800000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4281
    connect \A $auto$rtlil.cc:2976:NotGate$4278
    connect \B $auto$rtlil.cc:2976:NotGate$4280
    connect \Y $auto$rtlil.cc:2977:AndGate$4282
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4285
    connect \A $auto$rtlil.cc:2977:AndGate$4282
    connect \B $auto$rtlil.cc:2976:NotGate$4284
    connect \Y $auto$rtlil.cc:2977:AndGate$4286
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4289
    connect \A $auto$rtlil.cc:2977:AndGate$4286
    connect \B $auto$rtlil.cc:2976:NotGate$4288
    connect \Y $auto$rtlil.cc:2979:OrGate$4290
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4293
    connect \A $auto$rtlil.cc:2979:OrGate$4290
    connect \B $auto$rtlil.cc:2976:NotGate$4292
    connect \Y $auto$rtlil.cc:2979:OrGate$4294
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4277
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4278
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4279
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4280
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4283
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4284
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4287
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4288
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4291
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$4292
  end
  cell $specify2 $auto$liberty.cc:737:execute$4295
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4296
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4297
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4298
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4299
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4294
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "36.763200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o311ai_4
  wire $auto$rtlil.cc:2976:NotGate$4301
  wire $auto$rtlil.cc:2976:NotGate$4303
  wire $auto$rtlil.cc:2976:NotGate$4307
  wire $auto$rtlil.cc:2976:NotGate$4311
  wire $auto$rtlil.cc:2976:NotGate$4315
  wire $auto$rtlil.cc:2977:AndGate$4305
  wire $auto$rtlil.cc:2977:AndGate$4309
  wire $auto$rtlil.cc:2979:OrGate$4313
  wire $auto$rtlil.cc:2979:OrGate$4317
  attribute \capacitance "0.0104000000"
  wire input 2 \A1
  attribute \capacitance "0.0103600000"
  wire input 3 \A2
  attribute \capacitance "0.0106700000"
  wire input 6 \A3
  attribute \capacitance "0.0081900000"
  wire input 4 \B1
  attribute \capacitance "0.0081500000"
  wire input 5 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4304
    connect \A $auto$rtlil.cc:2976:NotGate$4301
    connect \B $auto$rtlil.cc:2976:NotGate$4303
    connect \Y $auto$rtlil.cc:2977:AndGate$4305
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4308
    connect \A $auto$rtlil.cc:2977:AndGate$4305
    connect \B $auto$rtlil.cc:2976:NotGate$4307
    connect \Y $auto$rtlil.cc:2977:AndGate$4309
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4312
    connect \A $auto$rtlil.cc:2977:AndGate$4309
    connect \B $auto$rtlil.cc:2976:NotGate$4311
    connect \Y $auto$rtlil.cc:2979:OrGate$4313
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4316
    connect \A $auto$rtlil.cc:2979:OrGate$4313
    connect \B $auto$rtlil.cc:2976:NotGate$4315
    connect \Y $auto$rtlil.cc:2979:OrGate$4317
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4300
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4301
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4302
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4303
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4306
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4307
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4310
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4311
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4314
    connect \A \C1
    connect \Y $auto$rtlil.cc:2976:NotGate$4315
  end
  cell $specify2 $auto$liberty.cc:737:execute$4318
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4319
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4320
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4321
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4322
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4317
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.188800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o31a_1
  wire $auto$rtlil.cc:2977:AndGate$4324
  wire $auto$rtlil.cc:2977:AndGate$4326
  wire $auto$rtlil.cc:2977:AndGate$4330
  wire $auto$rtlil.cc:2979:OrGate$4328
  wire $auto$rtlil.cc:2979:OrGate$4332
  attribute \capacitance "0.0026100000"
  wire input 2 \A1
  attribute \capacitance "0.0025400000"
  wire input 3 \A2
  attribute \capacitance "0.0027000000"
  wire input 5 \A3
  attribute \capacitance "0.0024400000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4323
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4324
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4325
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4326
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4329
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4330
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4327
    connect \A $auto$rtlil.cc:2977:AndGate$4324
    connect \B $auto$rtlil.cc:2977:AndGate$4326
    connect \Y $auto$rtlil.cc:2979:OrGate$4328
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4331
    connect \A $auto$rtlil.cc:2979:OrGate$4328
    connect \B $auto$rtlil.cc:2977:AndGate$4330
    connect \Y $auto$rtlil.cc:2979:OrGate$4332
  end
  cell $specify2 $auto$liberty.cc:737:execute$4333
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4334
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4335
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4336
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4332
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o31a_2
  wire $auto$rtlil.cc:2977:AndGate$4338
  wire $auto$rtlil.cc:2977:AndGate$4340
  wire $auto$rtlil.cc:2977:AndGate$4344
  wire $auto$rtlil.cc:2979:OrGate$4342
  wire $auto$rtlil.cc:2979:OrGate$4346
  attribute \capacitance "0.0027100000"
  wire input 2 \A1
  attribute \capacitance "0.0026600000"
  wire input 3 \A2
  attribute \capacitance "0.0028200000"
  wire input 5 \A3
  attribute \capacitance "0.0029600000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4337
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4338
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4339
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4340
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4343
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4344
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4341
    connect \A $auto$rtlil.cc:2977:AndGate$4338
    connect \B $auto$rtlil.cc:2977:AndGate$4340
    connect \Y $auto$rtlil.cc:2979:OrGate$4342
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4345
    connect \A $auto$rtlil.cc:2979:OrGate$4342
    connect \B $auto$rtlil.cc:2977:AndGate$4344
    connect \Y $auto$rtlil.cc:2979:OrGate$4346
  end
  cell $specify2 $auto$liberty.cc:737:execute$4347
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4348
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4349
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4350
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4346
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "22.377600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o31a_4
  wire $auto$rtlil.cc:2977:AndGate$4352
  wire $auto$rtlil.cc:2977:AndGate$4354
  wire $auto$rtlil.cc:2977:AndGate$4358
  wire $auto$rtlil.cc:2979:OrGate$4356
  wire $auto$rtlil.cc:2979:OrGate$4360
  attribute \capacitance "0.0045500000"
  wire input 2 \A1
  attribute \capacitance "0.0052300000"
  wire input 3 \A2
  attribute \capacitance "0.0050000000"
  wire input 5 \A3
  attribute \capacitance "0.0052400000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4351
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4352
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4353
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4354
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4357
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4358
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4355
    connect \A $auto$rtlil.cc:2977:AndGate$4352
    connect \B $auto$rtlil.cc:2977:AndGate$4354
    connect \Y $auto$rtlil.cc:2979:OrGate$4356
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4359
    connect \A $auto$rtlil.cc:2979:OrGate$4356
    connect \B $auto$rtlil.cc:2977:AndGate$4358
    connect \Y $auto$rtlil.cc:2979:OrGate$4360
  end
  cell $specify2 $auto$liberty.cc:737:execute$4361
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4362
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4363
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4364
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4360
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "9.5904000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o31ai_1
  wire $auto$rtlil.cc:2976:NotGate$4366
  wire $auto$rtlil.cc:2976:NotGate$4368
  wire $auto$rtlil.cc:2976:NotGate$4372
  wire $auto$rtlil.cc:2976:NotGate$4376
  wire $auto$rtlil.cc:2977:AndGate$4370
  wire $auto$rtlil.cc:2977:AndGate$4374
  wire $auto$rtlil.cc:2979:OrGate$4378
  attribute \capacitance "0.0027900000"
  wire input 2 \A1
  attribute \capacitance "0.0033300000"
  wire input 3 \A2
  attribute \capacitance "0.0030700000"
  wire input 5 \A3
  attribute \capacitance "0.0029700000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4369
    connect \A $auto$rtlil.cc:2976:NotGate$4366
    connect \B $auto$rtlil.cc:2976:NotGate$4368
    connect \Y $auto$rtlil.cc:2977:AndGate$4370
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4373
    connect \A $auto$rtlil.cc:2977:AndGate$4370
    connect \B $auto$rtlil.cc:2976:NotGate$4372
    connect \Y $auto$rtlil.cc:2977:AndGate$4374
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4377
    connect \A $auto$rtlil.cc:2977:AndGate$4374
    connect \B $auto$rtlil.cc:2976:NotGate$4376
    connect \Y $auto$rtlil.cc:2979:OrGate$4378
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4365
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4366
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4367
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4368
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4371
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4372
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4375
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4376
  end
  cell $specify2 $auto$liberty.cc:737:execute$4379
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4380
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4381
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4382
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4378
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.984000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o31ai_2
  wire $auto$rtlil.cc:2976:NotGate$4384
  wire $auto$rtlil.cc:2976:NotGate$4386
  wire $auto$rtlil.cc:2976:NotGate$4390
  wire $auto$rtlil.cc:2976:NotGate$4394
  wire $auto$rtlil.cc:2977:AndGate$4388
  wire $auto$rtlil.cc:2977:AndGate$4392
  wire $auto$rtlil.cc:2979:OrGate$4396
  attribute \capacitance "0.0054400000"
  wire input 2 \A1
  attribute \capacitance "0.0053400000"
  wire input 3 \A2
  attribute \capacitance "0.0053900000"
  wire input 5 \A3
  attribute \capacitance "0.0056700000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4387
    connect \A $auto$rtlil.cc:2976:NotGate$4384
    connect \B $auto$rtlil.cc:2976:NotGate$4386
    connect \Y $auto$rtlil.cc:2977:AndGate$4388
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4391
    connect \A $auto$rtlil.cc:2977:AndGate$4388
    connect \B $auto$rtlil.cc:2976:NotGate$4390
    connect \Y $auto$rtlil.cc:2977:AndGate$4392
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4395
    connect \A $auto$rtlil.cc:2977:AndGate$4392
    connect \B $auto$rtlil.cc:2976:NotGate$4394
    connect \Y $auto$rtlil.cc:2979:OrGate$4396
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4383
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4384
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4385
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4386
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4389
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4390
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4393
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4394
  end
  cell $specify2 $auto$liberty.cc:737:execute$4397
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4398
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4399
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4400
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4396
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "28.771200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o31ai_4
  wire $auto$rtlil.cc:2976:NotGate$4402
  wire $auto$rtlil.cc:2976:NotGate$4404
  wire $auto$rtlil.cc:2976:NotGate$4408
  wire $auto$rtlil.cc:2976:NotGate$4412
  wire $auto$rtlil.cc:2977:AndGate$4406
  wire $auto$rtlil.cc:2977:AndGate$4410
  wire $auto$rtlil.cc:2979:OrGate$4414
  attribute \capacitance "0.0103000000"
  wire input 2 \A1
  attribute \capacitance "0.0104600000"
  wire input 3 \A2
  attribute \capacitance "0.0109000000"
  wire input 5 \A3
  attribute \capacitance "0.0082200000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4405
    connect \A $auto$rtlil.cc:2976:NotGate$4402
    connect \B $auto$rtlil.cc:2976:NotGate$4404
    connect \Y $auto$rtlil.cc:2977:AndGate$4406
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4409
    connect \A $auto$rtlil.cc:2977:AndGate$4406
    connect \B $auto$rtlil.cc:2976:NotGate$4408
    connect \Y $auto$rtlil.cc:2977:AndGate$4410
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4413
    connect \A $auto$rtlil.cc:2977:AndGate$4410
    connect \B $auto$rtlil.cc:2976:NotGate$4412
    connect \Y $auto$rtlil.cc:2979:OrGate$4414
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4401
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4402
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4403
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4404
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4407
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4408
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4411
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4412
  end
  cell $specify2 $auto$liberty.cc:737:execute$4415
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4416
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4417
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4418
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4414
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o32a_1
  wire $auto$rtlil.cc:2977:AndGate$4420
  wire $auto$rtlil.cc:2977:AndGate$4422
  wire $auto$rtlil.cc:2977:AndGate$4426
  wire $auto$rtlil.cc:2977:AndGate$4430
  wire $auto$rtlil.cc:2977:AndGate$4434
  wire $auto$rtlil.cc:2977:AndGate$4438
  wire $auto$rtlil.cc:2979:OrGate$4424
  wire $auto$rtlil.cc:2979:OrGate$4428
  wire $auto$rtlil.cc:2979:OrGate$4432
  wire $auto$rtlil.cc:2979:OrGate$4436
  wire $auto$rtlil.cc:2979:OrGate$4440
  attribute \capacitance "0.0026200000"
  wire input 2 \A1
  attribute \capacitance "0.0026600000"
  wire input 3 \A2
  attribute \capacitance "0.0027400000"
  wire input 6 \A3
  attribute \capacitance "0.0026900000"
  wire input 4 \B1
  attribute \capacitance "0.0027900000"
  wire input 5 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4419
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4420
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4421
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4422
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4425
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4426
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4429
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4430
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4433
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4434
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4437
    connect \A \A3
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4438
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4423
    connect \A $auto$rtlil.cc:2977:AndGate$4420
    connect \B $auto$rtlil.cc:2977:AndGate$4422
    connect \Y $auto$rtlil.cc:2979:OrGate$4424
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4427
    connect \A $auto$rtlil.cc:2979:OrGate$4424
    connect \B $auto$rtlil.cc:2977:AndGate$4426
    connect \Y $auto$rtlil.cc:2979:OrGate$4428
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4431
    connect \A $auto$rtlil.cc:2979:OrGate$4428
    connect \B $auto$rtlil.cc:2977:AndGate$4430
    connect \Y $auto$rtlil.cc:2979:OrGate$4432
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4435
    connect \A $auto$rtlil.cc:2979:OrGate$4432
    connect \B $auto$rtlil.cc:2977:AndGate$4434
    connect \Y $auto$rtlil.cc:2979:OrGate$4436
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4439
    connect \A $auto$rtlil.cc:2979:OrGate$4436
    connect \B $auto$rtlil.cc:2977:AndGate$4438
    connect \Y $auto$rtlil.cc:2979:OrGate$4440
  end
  cell $specify2 $auto$liberty.cc:737:execute$4441
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4442
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4443
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4444
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4445
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4440
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.984000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o32a_2
  wire $auto$rtlil.cc:2977:AndGate$4447
  wire $auto$rtlil.cc:2977:AndGate$4449
  wire $auto$rtlil.cc:2977:AndGate$4453
  wire $auto$rtlil.cc:2977:AndGate$4457
  wire $auto$rtlil.cc:2977:AndGate$4461
  wire $auto$rtlil.cc:2977:AndGate$4465
  wire $auto$rtlil.cc:2979:OrGate$4451
  wire $auto$rtlil.cc:2979:OrGate$4455
  wire $auto$rtlil.cc:2979:OrGate$4459
  wire $auto$rtlil.cc:2979:OrGate$4463
  wire $auto$rtlil.cc:2979:OrGate$4467
  attribute \capacitance "0.0027400000"
  wire input 2 \A1
  attribute \capacitance "0.0026400000"
  wire input 3 \A2
  attribute \capacitance "0.0026600000"
  wire input 6 \A3
  attribute \capacitance "0.0032700000"
  wire input 4 \B1
  attribute \capacitance "0.0030200000"
  wire input 5 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4446
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4447
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4448
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4449
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4452
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4453
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4456
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4457
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4460
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4461
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4464
    connect \A \A3
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4465
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4450
    connect \A $auto$rtlil.cc:2977:AndGate$4447
    connect \B $auto$rtlil.cc:2977:AndGate$4449
    connect \Y $auto$rtlil.cc:2979:OrGate$4451
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4454
    connect \A $auto$rtlil.cc:2979:OrGate$4451
    connect \B $auto$rtlil.cc:2977:AndGate$4453
    connect \Y $auto$rtlil.cc:2979:OrGate$4455
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4458
    connect \A $auto$rtlil.cc:2979:OrGate$4455
    connect \B $auto$rtlil.cc:2977:AndGate$4457
    connect \Y $auto$rtlil.cc:2979:OrGate$4459
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4462
    connect \A $auto$rtlil.cc:2979:OrGate$4459
    connect \B $auto$rtlil.cc:2977:AndGate$4461
    connect \Y $auto$rtlil.cc:2979:OrGate$4463
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4466
    connect \A $auto$rtlil.cc:2979:OrGate$4463
    connect \B $auto$rtlil.cc:2977:AndGate$4465
    connect \Y $auto$rtlil.cc:2979:OrGate$4467
  end
  cell $specify2 $auto$liberty.cc:737:execute$4468
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4469
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4470
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4471
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4472
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4467
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.172800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o32a_4
  wire $auto$rtlil.cc:2977:AndGate$4474
  wire $auto$rtlil.cc:2977:AndGate$4476
  wire $auto$rtlil.cc:2977:AndGate$4480
  wire $auto$rtlil.cc:2977:AndGate$4484
  wire $auto$rtlil.cc:2977:AndGate$4488
  wire $auto$rtlil.cc:2977:AndGate$4492
  wire $auto$rtlil.cc:2979:OrGate$4478
  wire $auto$rtlil.cc:2979:OrGate$4482
  wire $auto$rtlil.cc:2979:OrGate$4486
  wire $auto$rtlil.cc:2979:OrGate$4490
  wire $auto$rtlil.cc:2979:OrGate$4494
  attribute \capacitance "0.0047200000"
  wire input 2 \A1
  attribute \capacitance "0.0050800000"
  wire input 3 \A2
  attribute \capacitance "0.0047100000"
  wire input 6 \A3
  attribute \capacitance "0.0063800000"
  wire input 4 \B1
  attribute \capacitance "0.0050500000"
  wire input 5 \B2
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4473
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4474
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4475
    connect \A \A1
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4476
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4479
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4480
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4483
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4484
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4487
    connect \A \A2
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4488
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4491
    connect \A \A3
    connect \B \B2
    connect \Y $auto$rtlil.cc:2977:AndGate$4492
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4477
    connect \A $auto$rtlil.cc:2977:AndGate$4474
    connect \B $auto$rtlil.cc:2977:AndGate$4476
    connect \Y $auto$rtlil.cc:2979:OrGate$4478
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4481
    connect \A $auto$rtlil.cc:2979:OrGate$4478
    connect \B $auto$rtlil.cc:2977:AndGate$4480
    connect \Y $auto$rtlil.cc:2979:OrGate$4482
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4485
    connect \A $auto$rtlil.cc:2979:OrGate$4482
    connect \B $auto$rtlil.cc:2977:AndGate$4484
    connect \Y $auto$rtlil.cc:2979:OrGate$4486
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4489
    connect \A $auto$rtlil.cc:2979:OrGate$4486
    connect \B $auto$rtlil.cc:2977:AndGate$4488
    connect \Y $auto$rtlil.cc:2979:OrGate$4490
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4493
    connect \A $auto$rtlil.cc:2979:OrGate$4490
    connect \B $auto$rtlil.cc:2977:AndGate$4492
    connect \Y $auto$rtlil.cc:2979:OrGate$4494
  end
  cell $specify2 $auto$liberty.cc:737:execute$4495
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4496
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4497
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4498
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4499
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4494
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.188800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o32ai_1
  wire $auto$rtlil.cc:2976:NotGate$4501
  wire $auto$rtlil.cc:2976:NotGate$4503
  wire $auto$rtlil.cc:2976:NotGate$4507
  wire $auto$rtlil.cc:2976:NotGate$4511
  wire $auto$rtlil.cc:2976:NotGate$4513
  wire $auto$rtlil.cc:2977:AndGate$4505
  wire $auto$rtlil.cc:2977:AndGate$4509
  wire $auto$rtlil.cc:2977:AndGate$4515
  wire $auto$rtlil.cc:2979:OrGate$4517
  attribute \capacitance "0.0028300000"
  wire input 2 \A1
  attribute \capacitance "0.0029300000"
  wire input 3 \A2
  attribute \capacitance "0.0028500000"
  wire input 6 \A3
  attribute \capacitance "0.0030000000"
  wire input 4 \B1
  attribute \capacitance "0.0031600000"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4504
    connect \A $auto$rtlil.cc:2976:NotGate$4501
    connect \B $auto$rtlil.cc:2976:NotGate$4503
    connect \Y $auto$rtlil.cc:2977:AndGate$4505
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4508
    connect \A $auto$rtlil.cc:2977:AndGate$4505
    connect \B $auto$rtlil.cc:2976:NotGate$4507
    connect \Y $auto$rtlil.cc:2977:AndGate$4509
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4514
    connect \A $auto$rtlil.cc:2976:NotGate$4511
    connect \B $auto$rtlil.cc:2976:NotGate$4513
    connect \Y $auto$rtlil.cc:2977:AndGate$4515
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4516
    connect \A $auto$rtlil.cc:2977:AndGate$4509
    connect \B $auto$rtlil.cc:2977:AndGate$4515
    connect \Y $auto$rtlil.cc:2979:OrGate$4517
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4500
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4501
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4502
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4503
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4506
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4507
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4510
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4511
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4512
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$4513
  end
  cell $specify2 $auto$liberty.cc:737:execute$4518
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4519
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4520
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4521
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4522
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4517
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "20.779200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o32ai_2
  wire $auto$rtlil.cc:2976:NotGate$4524
  wire $auto$rtlil.cc:2976:NotGate$4526
  wire $auto$rtlil.cc:2976:NotGate$4530
  wire $auto$rtlil.cc:2976:NotGate$4534
  wire $auto$rtlil.cc:2976:NotGate$4536
  wire $auto$rtlil.cc:2977:AndGate$4528
  wire $auto$rtlil.cc:2977:AndGate$4532
  wire $auto$rtlil.cc:2977:AndGate$4538
  wire $auto$rtlil.cc:2979:OrGate$4540
  attribute \capacitance "0.0057400000"
  wire input 2 \A1
  attribute \capacitance "0.0055600000"
  wire input 3 \A2
  attribute \capacitance "0.0058200000"
  wire input 6 \A3
  attribute \capacitance "0.0055900000"
  wire input 4 \B1
  attribute \capacitance "0.0058400000"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4527
    connect \A $auto$rtlil.cc:2976:NotGate$4524
    connect \B $auto$rtlil.cc:2976:NotGate$4526
    connect \Y $auto$rtlil.cc:2977:AndGate$4528
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4531
    connect \A $auto$rtlil.cc:2977:AndGate$4528
    connect \B $auto$rtlil.cc:2976:NotGate$4530
    connect \Y $auto$rtlil.cc:2977:AndGate$4532
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4537
    connect \A $auto$rtlil.cc:2976:NotGate$4534
    connect \B $auto$rtlil.cc:2976:NotGate$4536
    connect \Y $auto$rtlil.cc:2977:AndGate$4538
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4539
    connect \A $auto$rtlil.cc:2977:AndGate$4532
    connect \B $auto$rtlil.cc:2977:AndGate$4538
    connect \Y $auto$rtlil.cc:2979:OrGate$4540
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4523
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4524
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4525
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4526
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4529
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4530
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4533
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4534
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4535
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$4536
  end
  cell $specify2 $auto$liberty.cc:737:execute$4541
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4542
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4543
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4544
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4545
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4540
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "36.763200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o32ai_4
  wire $auto$rtlil.cc:2976:NotGate$4547
  wire $auto$rtlil.cc:2976:NotGate$4549
  wire $auto$rtlil.cc:2976:NotGate$4553
  wire $auto$rtlil.cc:2976:NotGate$4557
  wire $auto$rtlil.cc:2976:NotGate$4559
  wire $auto$rtlil.cc:2977:AndGate$4551
  wire $auto$rtlil.cc:2977:AndGate$4555
  wire $auto$rtlil.cc:2977:AndGate$4561
  wire $auto$rtlil.cc:2979:OrGate$4563
  attribute \capacitance "0.0106500000"
  wire input 2 \A1
  attribute \capacitance "0.0110200000"
  wire input 3 \A2
  attribute \capacitance "0.0111000000"
  wire input 6 \A3
  attribute \capacitance "0.0111600000"
  wire input 4 \B1
  attribute \capacitance "0.0111800000"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4550
    connect \A $auto$rtlil.cc:2976:NotGate$4547
    connect \B $auto$rtlil.cc:2976:NotGate$4549
    connect \Y $auto$rtlil.cc:2977:AndGate$4551
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4554
    connect \A $auto$rtlil.cc:2977:AndGate$4551
    connect \B $auto$rtlil.cc:2976:NotGate$4553
    connect \Y $auto$rtlil.cc:2977:AndGate$4555
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4560
    connect \A $auto$rtlil.cc:2976:NotGate$4557
    connect \B $auto$rtlil.cc:2976:NotGate$4559
    connect \Y $auto$rtlil.cc:2977:AndGate$4561
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4562
    connect \A $auto$rtlil.cc:2977:AndGate$4555
    connect \B $auto$rtlil.cc:2977:AndGate$4561
    connect \Y $auto$rtlil.cc:2979:OrGate$4563
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4546
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4547
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4548
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4549
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4552
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4553
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4556
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4557
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4558
    connect \A \B2
    connect \Y $auto$rtlil.cc:2976:NotGate$4559
  end
  cell $specify2 $auto$liberty.cc:737:execute$4564
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4565
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4566
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4567
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4568
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4563
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.385600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o41a_1
  wire $auto$rtlil.cc:2977:AndGate$4570
  wire $auto$rtlil.cc:2977:AndGate$4572
  wire $auto$rtlil.cc:2977:AndGate$4576
  wire $auto$rtlil.cc:2977:AndGate$4580
  wire $auto$rtlil.cc:2979:OrGate$4574
  wire $auto$rtlil.cc:2979:OrGate$4578
  wire $auto$rtlil.cc:2979:OrGate$4582
  attribute \capacitance "0.0025500000"
  wire input 2 \A1
  attribute \capacitance "0.0026600000"
  wire input 3 \A2
  attribute \capacitance "0.0027700000"
  wire input 5 \A3
  attribute \capacitance "0.0027000000"
  wire input 6 \A4
  attribute \capacitance "0.0025100000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4569
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4570
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4571
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4572
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4575
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4576
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4579
    connect \A \A4
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4580
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4573
    connect \A $auto$rtlil.cc:2977:AndGate$4570
    connect \B $auto$rtlil.cc:2977:AndGate$4572
    connect \Y $auto$rtlil.cc:2979:OrGate$4574
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4577
    connect \A $auto$rtlil.cc:2979:OrGate$4574
    connect \B $auto$rtlil.cc:2977:AndGate$4576
    connect \Y $auto$rtlil.cc:2979:OrGate$4578
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4581
    connect \A $auto$rtlil.cc:2979:OrGate$4578
    connect \B $auto$rtlil.cc:2977:AndGate$4580
    connect \Y $auto$rtlil.cc:2979:OrGate$4582
  end
  cell $specify2 $auto$liberty.cc:737:execute$4583
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4584
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$4585
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4586
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4587
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4582
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.984000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o41a_2
  wire $auto$rtlil.cc:2977:AndGate$4589
  wire $auto$rtlil.cc:2977:AndGate$4591
  wire $auto$rtlil.cc:2977:AndGate$4595
  wire $auto$rtlil.cc:2977:AndGate$4599
  wire $auto$rtlil.cc:2979:OrGate$4593
  wire $auto$rtlil.cc:2979:OrGate$4597
  wire $auto$rtlil.cc:2979:OrGate$4601
  attribute \capacitance "0.0027200000"
  wire input 2 \A1
  attribute \capacitance "0.0028400000"
  wire input 3 \A2
  attribute \capacitance "0.0024500000"
  wire input 5 \A3
  attribute \capacitance "0.0027200000"
  wire input 6 \A4
  attribute \capacitance "0.0031400000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4588
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4589
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4590
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4591
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4594
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4595
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4598
    connect \A \A4
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4599
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4592
    connect \A $auto$rtlil.cc:2977:AndGate$4589
    connect \B $auto$rtlil.cc:2977:AndGate$4591
    connect \Y $auto$rtlil.cc:2979:OrGate$4593
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4596
    connect \A $auto$rtlil.cc:2979:OrGate$4593
    connect \B $auto$rtlil.cc:2977:AndGate$4595
    connect \Y $auto$rtlil.cc:2979:OrGate$4597
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4600
    connect \A $auto$rtlil.cc:2979:OrGate$4597
    connect \B $auto$rtlil.cc:2977:AndGate$4599
    connect \Y $auto$rtlil.cc:2979:OrGate$4601
  end
  cell $specify2 $auto$liberty.cc:737:execute$4602
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4603
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$4604
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4605
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4606
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4601
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.172800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o41a_4
  wire $auto$rtlil.cc:2977:AndGate$4608
  wire $auto$rtlil.cc:2977:AndGate$4610
  wire $auto$rtlil.cc:2977:AndGate$4614
  wire $auto$rtlil.cc:2977:AndGate$4618
  wire $auto$rtlil.cc:2979:OrGate$4612
  wire $auto$rtlil.cc:2979:OrGate$4616
  wire $auto$rtlil.cc:2979:OrGate$4620
  attribute \capacitance "0.0046700000"
  wire input 2 \A1
  attribute \capacitance "0.0052300000"
  wire input 3 \A2
  attribute \capacitance "0.0050800000"
  wire input 5 \A3
  attribute \capacitance "0.0047700000"
  wire input 6 \A4
  attribute \capacitance "0.0049300000"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4607
    connect \A \A1
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4608
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4609
    connect \A \A2
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4610
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4613
    connect \A \A3
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4614
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4617
    connect \A \A4
    connect \B \B1
    connect \Y $auto$rtlil.cc:2977:AndGate$4618
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4611
    connect \A $auto$rtlil.cc:2977:AndGate$4608
    connect \B $auto$rtlil.cc:2977:AndGate$4610
    connect \Y $auto$rtlil.cc:2979:OrGate$4612
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4615
    connect \A $auto$rtlil.cc:2979:OrGate$4612
    connect \B $auto$rtlil.cc:2977:AndGate$4614
    connect \Y $auto$rtlil.cc:2979:OrGate$4616
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4619
    connect \A $auto$rtlil.cc:2979:OrGate$4616
    connect \B $auto$rtlil.cc:2977:AndGate$4618
    connect \Y $auto$rtlil.cc:2979:OrGate$4620
  end
  cell $specify2 $auto$liberty.cc:737:execute$4621
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4622
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$4623
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4624
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4625
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4620
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.188800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o41ai_1
  wire $auto$rtlil.cc:2976:NotGate$4627
  wire $auto$rtlil.cc:2976:NotGate$4629
  wire $auto$rtlil.cc:2976:NotGate$4633
  wire $auto$rtlil.cc:2976:NotGate$4637
  wire $auto$rtlil.cc:2976:NotGate$4641
  wire $auto$rtlil.cc:2977:AndGate$4631
  wire $auto$rtlil.cc:2977:AndGate$4635
  wire $auto$rtlil.cc:2977:AndGate$4639
  wire $auto$rtlil.cc:2979:OrGate$4643
  attribute \capacitance "0.0024800000"
  wire input 2 \A1
  attribute \capacitance "0.0025800000"
  wire input 3 \A2
  attribute \capacitance "0.0030300000"
  wire input 5 \A3
  attribute \capacitance "0.0027900000"
  wire input 6 \A4
  attribute \capacitance "0.0031200000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4630
    connect \A $auto$rtlil.cc:2976:NotGate$4627
    connect \B $auto$rtlil.cc:2976:NotGate$4629
    connect \Y $auto$rtlil.cc:2977:AndGate$4631
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4634
    connect \A $auto$rtlil.cc:2977:AndGate$4631
    connect \B $auto$rtlil.cc:2976:NotGate$4633
    connect \Y $auto$rtlil.cc:2977:AndGate$4635
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4638
    connect \A $auto$rtlil.cc:2977:AndGate$4635
    connect \B $auto$rtlil.cc:2976:NotGate$4637
    connect \Y $auto$rtlil.cc:2977:AndGate$4639
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4642
    connect \A $auto$rtlil.cc:2977:AndGate$4639
    connect \B $auto$rtlil.cc:2976:NotGate$4641
    connect \Y $auto$rtlil.cc:2979:OrGate$4643
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4626
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4627
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4628
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4629
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4632
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4633
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4636
    connect \A \A4
    connect \Y $auto$rtlil.cc:2976:NotGate$4637
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4640
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4641
  end
  cell $specify2 $auto$liberty.cc:737:execute$4644
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4645
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$4646
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4647
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4648
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4643
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "20.779200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o41ai_2
  wire $auto$rtlil.cc:2976:NotGate$4650
  wire $auto$rtlil.cc:2976:NotGate$4652
  wire $auto$rtlil.cc:2976:NotGate$4656
  wire $auto$rtlil.cc:2976:NotGate$4660
  wire $auto$rtlil.cc:2976:NotGate$4664
  wire $auto$rtlil.cc:2977:AndGate$4654
  wire $auto$rtlil.cc:2977:AndGate$4658
  wire $auto$rtlil.cc:2977:AndGate$4662
  wire $auto$rtlil.cc:2979:OrGate$4666
  attribute \capacitance "0.0053700000"
  wire input 2 \A1
  attribute \capacitance "0.0055600000"
  wire input 3 \A2
  attribute \capacitance "0.0054300000"
  wire input 5 \A3
  attribute \capacitance "0.0053000000"
  wire input 6 \A4
  attribute \capacitance "0.0063000000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4653
    connect \A $auto$rtlil.cc:2976:NotGate$4650
    connect \B $auto$rtlil.cc:2976:NotGate$4652
    connect \Y $auto$rtlil.cc:2977:AndGate$4654
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4657
    connect \A $auto$rtlil.cc:2977:AndGate$4654
    connect \B $auto$rtlil.cc:2976:NotGate$4656
    connect \Y $auto$rtlil.cc:2977:AndGate$4658
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4661
    connect \A $auto$rtlil.cc:2977:AndGate$4658
    connect \B $auto$rtlil.cc:2976:NotGate$4660
    connect \Y $auto$rtlil.cc:2977:AndGate$4662
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4665
    connect \A $auto$rtlil.cc:2977:AndGate$4662
    connect \B $auto$rtlil.cc:2976:NotGate$4664
    connect \Y $auto$rtlil.cc:2979:OrGate$4666
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4649
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4650
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4651
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4652
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4655
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4656
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4659
    connect \A \A4
    connect \Y $auto$rtlil.cc:2976:NotGate$4660
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4663
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4664
  end
  cell $specify2 $auto$liberty.cc:737:execute$4667
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4668
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$4669
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4670
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4671
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4666
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "33.566400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__o41ai_4
  wire $auto$rtlil.cc:2976:NotGate$4673
  wire $auto$rtlil.cc:2976:NotGate$4675
  wire $auto$rtlil.cc:2976:NotGate$4679
  wire $auto$rtlil.cc:2976:NotGate$4683
  wire $auto$rtlil.cc:2976:NotGate$4687
  wire $auto$rtlil.cc:2977:AndGate$4677
  wire $auto$rtlil.cc:2977:AndGate$4681
  wire $auto$rtlil.cc:2977:AndGate$4685
  wire $auto$rtlil.cc:2979:OrGate$4689
  attribute \capacitance "0.0099900000"
  wire input 2 \A1
  attribute \capacitance "0.0101800000"
  wire input 3 \A2
  attribute \capacitance "0.0108600000"
  wire input 5 \A3
  attribute \capacitance "0.0107400000"
  wire input 6 \A4
  attribute \capacitance "0.0080700000"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4676
    connect \A $auto$rtlil.cc:2976:NotGate$4673
    connect \B $auto$rtlil.cc:2976:NotGate$4675
    connect \Y $auto$rtlil.cc:2977:AndGate$4677
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4680
    connect \A $auto$rtlil.cc:2977:AndGate$4677
    connect \B $auto$rtlil.cc:2976:NotGate$4679
    connect \Y $auto$rtlil.cc:2977:AndGate$4681
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4684
    connect \A $auto$rtlil.cc:2977:AndGate$4681
    connect \B $auto$rtlil.cc:2976:NotGate$4683
    connect \Y $auto$rtlil.cc:2977:AndGate$4685
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4688
    connect \A $auto$rtlil.cc:2977:AndGate$4685
    connect \B $auto$rtlil.cc:2976:NotGate$4687
    connect \Y $auto$rtlil.cc:2979:OrGate$4689
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4672
    connect \A \A1
    connect \Y $auto$rtlil.cc:2976:NotGate$4673
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4674
    connect \A \A2
    connect \Y $auto$rtlil.cc:2976:NotGate$4675
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4678
    connect \A \A3
    connect \Y $auto$rtlil.cc:2976:NotGate$4679
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4682
    connect \A \A4
    connect \Y $auto$rtlil.cc:2976:NotGate$4683
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4686
    connect \A \B1
    connect \Y $auto$rtlil.cc:2976:NotGate$4687
  end
  cell $specify2 $auto$liberty.cc:737:execute$4690
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$4691
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$4692
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$4693
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4694
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$4689
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.9920000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__or2_1
  wire $auto$rtlil.cc:2979:OrGate$4696
  attribute \capacitance "0.0023200000"
  wire input 1 \A
  attribute \capacitance "0.0022400000"
  wire input 2 \B
  wire output 3 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4695
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4696
  end
  cell $specify2 $auto$liberty.cc:737:execute$4697
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4698
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4696
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.9920000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__or2_2
  wire $auto$rtlil.cc:2979:OrGate$4700
  attribute \capacitance "0.0028800000"
  wire input 1 \A
  attribute \capacitance "0.0026500000"
  wire input 2 \B
  wire output 3 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4699
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4700
  end
  cell $specify2 $auto$liberty.cc:737:execute$4701
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4702
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4700
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.385600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__or2_4
  wire $auto$rtlil.cc:2979:OrGate$4704
  attribute \capacitance "0.0048800000"
  wire input 1 \A
  attribute \capacitance "0.0038700000"
  wire input 2 \B
  wire output 3 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4703
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4704
  end
  cell $specify2 $auto$liberty.cc:737:execute$4705
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4706
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4704
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.188800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__or2b_1
  wire $auto$rtlil.cc:2976:NotGate$4708
  wire $auto$rtlil.cc:2979:OrGate$4710
  attribute \capacitance "0.0023600000"
  wire input 1 \A
  attribute \capacitance "0.0022700000"
  wire input 3 \B_N
  wire output 2 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4709
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$4708
    connect \Y $auto$rtlil.cc:2979:OrGate$4710
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4707
    connect \A \B_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4708
  end
  cell $specify2 $auto$liberty.cc:737:execute$4711
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4712
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4710
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.188800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__or2b_2
  wire $auto$rtlil.cc:2976:NotGate$4714
  wire $auto$rtlil.cc:2979:OrGate$4716
  attribute \capacitance "0.0025300000"
  wire input 1 \A
  attribute \capacitance "0.0022800000"
  wire input 3 \B_N
  wire output 2 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4715
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$4714
    connect \Y $auto$rtlil.cc:2979:OrGate$4716
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4713
    connect \A \B_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4714
  end
  cell $specify2 $auto$liberty.cc:737:execute$4717
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4718
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4716
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "19.180800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__or2b_4
  wire $auto$rtlil.cc:2976:NotGate$4720
  wire $auto$rtlil.cc:2979:OrGate$4722
  attribute \capacitance "0.0050300000"
  wire input 1 \A
  attribute \capacitance "0.0030800000"
  wire input 3 \B_N
  wire output 2 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4721
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$4720
    connect \Y $auto$rtlil.cc:2979:OrGate$4722
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4719
    connect \A \B_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4720
  end
  cell $specify2 $auto$liberty.cc:737:execute$4723
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4724
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4722
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "9.5904000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__or3_1
  wire $auto$rtlil.cc:2979:OrGate$4726
  wire $auto$rtlil.cc:2979:OrGate$4728
  attribute \capacitance "0.0024500000"
  wire input 1 \A
  attribute \capacitance "0.0025200000"
  wire input 2 \B
  attribute \capacitance "0.0025100000"
  wire input 3 \C
  wire output 4 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4725
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4726
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4727
    connect \A $auto$rtlil.cc:2979:OrGate$4726
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$4728
  end
  cell $specify2 $auto$liberty.cc:737:execute$4729
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$4730
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4731
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4728
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.188800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__or3_2
  wire $auto$rtlil.cc:2979:OrGate$4733
  wire $auto$rtlil.cc:2979:OrGate$4735
  attribute \capacitance "0.0025800000"
  wire input 1 \A
  attribute \capacitance "0.0025500000"
  wire input 2 \B
  attribute \capacitance "0.0027100000"
  wire input 3 \C
  wire output 4 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4732
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4733
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4734
    connect \A $auto$rtlil.cc:2979:OrGate$4733
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$4735
  end
  cell $specify2 $auto$liberty.cc:737:execute$4736
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$4737
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4738
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4735
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "17.582400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__or3_4
  wire $auto$rtlil.cc:2979:OrGate$4740
  wire $auto$rtlil.cc:2979:OrGate$4742
  attribute \capacitance "0.0048900000"
  wire input 1 \A
  attribute \capacitance "0.0043500000"
  wire input 2 \B
  attribute \capacitance "0.0042400000"
  wire input 3 \C
  wire output 4 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4739
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4740
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4741
    connect \A $auto$rtlil.cc:2979:OrGate$4740
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$4742
  end
  cell $specify2 $auto$liberty.cc:737:execute$4743
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$4744
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4745
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4742
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__or3b_1
  wire $auto$rtlil.cc:2976:NotGate$4749
  wire $auto$rtlil.cc:2979:OrGate$4747
  wire $auto$rtlil.cc:2979:OrGate$4751
  attribute \capacitance "0.0023400000"
  wire input 1 \A
  attribute \capacitance "0.0026000000"
  wire input 2 \B
  attribute \capacitance "0.0024000000"
  wire input 4 \C_N
  wire output 3 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4746
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4747
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4750
    connect \A $auto$rtlil.cc:2979:OrGate$4747
    connect \B $auto$rtlil.cc:2976:NotGate$4749
    connect \Y $auto$rtlil.cc:2979:OrGate$4751
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4748
    connect \A \C_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4749
  end
  cell $specify2 $auto$liberty.cc:737:execute$4752
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4753
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4754
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4751
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__or3b_2
  wire $auto$rtlil.cc:2976:NotGate$4758
  wire $auto$rtlil.cc:2979:OrGate$4756
  wire $auto$rtlil.cc:2979:OrGate$4760
  attribute \capacitance "0.0026100000"
  wire input 1 \A
  attribute \capacitance "0.0025400000"
  wire input 2 \B
  attribute \capacitance "0.0022500000"
  wire input 4 \C_N
  wire output 3 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4755
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4756
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4759
    connect \A $auto$rtlil.cc:2979:OrGate$4756
    connect \B $auto$rtlil.cc:2976:NotGate$4758
    connect \Y $auto$rtlil.cc:2979:OrGate$4760
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4757
    connect \A \C_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4758
  end
  cell $specify2 $auto$liberty.cc:737:execute$4761
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4762
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4763
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4760
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "19.180800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__or3b_4
  wire $auto$rtlil.cc:2976:NotGate$4767
  wire $auto$rtlil.cc:2979:OrGate$4765
  wire $auto$rtlil.cc:2979:OrGate$4769
  attribute \capacitance "0.0046500000"
  wire input 1 \A
  attribute \capacitance "0.0042600000"
  wire input 2 \B
  attribute \capacitance "0.0028900000"
  wire input 4 \C_N
  wire output 3 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4764
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4765
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4768
    connect \A $auto$rtlil.cc:2979:OrGate$4765
    connect \B $auto$rtlil.cc:2976:NotGate$4767
    connect \Y $auto$rtlil.cc:2979:OrGate$4769
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4766
    connect \A \C_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4767
  end
  cell $specify2 $auto$liberty.cc:737:execute$4770
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4771
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4772
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4769
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.188800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__or4_1
  wire $auto$rtlil.cc:2979:OrGate$4774
  wire $auto$rtlil.cc:2979:OrGate$4776
  wire $auto$rtlil.cc:2979:OrGate$4778
  attribute \capacitance "0.0025800000"
  wire input 1 \A
  attribute \capacitance "0.0023900000"
  wire input 2 \B
  attribute \capacitance "0.0024400000"
  wire input 3 \C
  attribute \capacitance "0.0025500000"
  wire input 4 \D
  wire output 5 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4773
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4774
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4775
    connect \A $auto$rtlil.cc:2979:OrGate$4774
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$4776
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4777
    connect \A $auto$rtlil.cc:2979:OrGate$4776
    connect \B \D
    connect \Y $auto$rtlil.cc:2979:OrGate$4778
  end
  cell $specify2 $auto$liberty.cc:737:execute$4779
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$4780
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$4781
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4782
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4778
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__or4_2
  wire $auto$rtlil.cc:2979:OrGate$4784
  wire $auto$rtlil.cc:2979:OrGate$4786
  wire $auto$rtlil.cc:2979:OrGate$4788
  attribute \capacitance "0.0027300000"
  wire input 1 \A
  attribute \capacitance "0.0025600000"
  wire input 2 \B
  attribute \capacitance "0.0027100000"
  wire input 3 \C
  attribute \capacitance "0.0026800000"
  wire input 4 \D
  wire output 5 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4783
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4784
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4785
    connect \A $auto$rtlil.cc:2979:OrGate$4784
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$4786
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4787
    connect \A $auto$rtlil.cc:2979:OrGate$4786
    connect \B \D
    connect \Y $auto$rtlil.cc:2979:OrGate$4788
  end
  cell $specify2 $auto$liberty.cc:737:execute$4789
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$4790
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$4791
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4792
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4788
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "22.377600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__or4_4
  wire $auto$rtlil.cc:2979:OrGate$4794
  wire $auto$rtlil.cc:2979:OrGate$4796
  wire $auto$rtlil.cc:2979:OrGate$4798
  attribute \capacitance "0.0038500000"
  wire input 1 \A
  attribute \capacitance "0.0043900000"
  wire input 2 \B
  attribute \capacitance "0.0043500000"
  wire input 3 \C
  attribute \capacitance "0.0041600000"
  wire input 4 \D
  wire output 5 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4793
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4794
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4795
    connect \A $auto$rtlil.cc:2979:OrGate$4794
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$4796
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4797
    connect \A $auto$rtlil.cc:2979:OrGate$4796
    connect \B \D
    connect \Y $auto$rtlil.cc:2979:OrGate$4798
  end
  cell $specify2 $auto$liberty.cc:737:execute$4799
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$4800
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$4801
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4802
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4798
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.385600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__or4b_1
  wire $auto$rtlil.cc:2976:NotGate$4808
  wire $auto$rtlil.cc:2979:OrGate$4804
  wire $auto$rtlil.cc:2979:OrGate$4806
  wire $auto$rtlil.cc:2979:OrGate$4810
  attribute \capacitance "0.0026800000"
  wire input 1 \A
  attribute \capacitance "0.0024200000"
  wire input 2 \B
  attribute \capacitance "0.0026000000"
  wire input 3 \C
  attribute \capacitance "0.0022500000"
  wire input 5 \D_N
  wire output 4 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4803
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4804
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4805
    connect \A $auto$rtlil.cc:2979:OrGate$4804
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$4806
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4809
    connect \A $auto$rtlil.cc:2979:OrGate$4806
    connect \B $auto$rtlil.cc:2976:NotGate$4808
    connect \Y $auto$rtlil.cc:2979:OrGate$4810
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4807
    connect \A \D_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4808
  end
  cell $specify2 $auto$liberty.cc:737:execute$4811
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4812
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$4813
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4814
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4810
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.385600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__or4b_2
  wire $auto$rtlil.cc:2976:NotGate$4820
  wire $auto$rtlil.cc:2979:OrGate$4816
  wire $auto$rtlil.cc:2979:OrGate$4818
  wire $auto$rtlil.cc:2979:OrGate$4822
  attribute \capacitance "0.0025600000"
  wire input 1 \A
  attribute \capacitance "0.0023800000"
  wire input 2 \B
  attribute \capacitance "0.0024900000"
  wire input 3 \C
  attribute \capacitance "0.0021900000"
  wire input 5 \D_N
  wire output 4 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4815
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4816
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4817
    connect \A $auto$rtlil.cc:2979:OrGate$4816
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$4818
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4821
    connect \A $auto$rtlil.cc:2979:OrGate$4818
    connect \B $auto$rtlil.cc:2976:NotGate$4820
    connect \Y $auto$rtlil.cc:2979:OrGate$4822
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4819
    connect \A \D_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4820
  end
  cell $specify2 $auto$liberty.cc:737:execute$4823
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4824
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$4825
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4826
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4822
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "23.976000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__or4b_4
  wire $auto$rtlil.cc:2976:NotGate$4832
  wire $auto$rtlil.cc:2979:OrGate$4828
  wire $auto$rtlil.cc:2979:OrGate$4830
  wire $auto$rtlil.cc:2979:OrGate$4834
  attribute \capacitance "0.0038200000"
  wire input 1 \A
  attribute \capacitance "0.0042800000"
  wire input 2 \B
  attribute \capacitance "0.0045100000"
  wire input 3 \C
  attribute \capacitance "0.0023200000"
  wire input 5 \D_N
  wire output 4 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4827
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4828
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4829
    connect \A $auto$rtlil.cc:2979:OrGate$4828
    connect \B \C
    connect \Y $auto$rtlil.cc:2979:OrGate$4830
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4833
    connect \A $auto$rtlil.cc:2979:OrGate$4830
    connect \B $auto$rtlil.cc:2976:NotGate$4832
    connect \Y $auto$rtlil.cc:2979:OrGate$4834
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4831
    connect \A \D_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4832
  end
  cell $specify2 $auto$liberty.cc:737:execute$4835
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4836
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$4837
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4838
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4834
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.984000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__or4bb_1
  wire $auto$rtlil.cc:2976:NotGate$4842
  wire $auto$rtlil.cc:2976:NotGate$4846
  wire $auto$rtlil.cc:2979:OrGate$4840
  wire $auto$rtlil.cc:2979:OrGate$4844
  wire $auto$rtlil.cc:2979:OrGate$4848
  attribute \capacitance "0.0025800000"
  wire input 1 \A
  attribute \capacitance "0.0024900000"
  wire input 2 \B
  attribute \capacitance "0.0024000000"
  wire input 4 \C_N
  attribute \capacitance "0.0022500000"
  wire input 5 \D_N
  wire output 3 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4839
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4840
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4843
    connect \A $auto$rtlil.cc:2979:OrGate$4840
    connect \B $auto$rtlil.cc:2976:NotGate$4842
    connect \Y $auto$rtlil.cc:2979:OrGate$4844
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4847
    connect \A $auto$rtlil.cc:2979:OrGate$4844
    connect \B $auto$rtlil.cc:2976:NotGate$4846
    connect \Y $auto$rtlil.cc:2979:OrGate$4848
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4841
    connect \A \C_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4842
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4845
    connect \A \D_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4846
  end
  cell $specify2 $auto$liberty.cc:737:execute$4849
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4850
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4851
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4852
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4848
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.984000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__or4bb_2
  wire $auto$rtlil.cc:2976:NotGate$4856
  wire $auto$rtlil.cc:2976:NotGate$4860
  wire $auto$rtlil.cc:2979:OrGate$4854
  wire $auto$rtlil.cc:2979:OrGate$4858
  wire $auto$rtlil.cc:2979:OrGate$4862
  attribute \capacitance "0.0023900000"
  wire input 1 \A
  attribute \capacitance "0.0025800000"
  wire input 2 \B
  attribute \capacitance "0.0021900000"
  wire input 4 \C_N
  attribute \capacitance "0.0022500000"
  wire input 5 \D_N
  wire output 3 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4853
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4854
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4857
    connect \A $auto$rtlil.cc:2979:OrGate$4854
    connect \B $auto$rtlil.cc:2976:NotGate$4856
    connect \Y $auto$rtlil.cc:2979:OrGate$4858
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4861
    connect \A $auto$rtlil.cc:2979:OrGate$4858
    connect \B $auto$rtlil.cc:2976:NotGate$4860
    connect \Y $auto$rtlil.cc:2979:OrGate$4862
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4855
    connect \A \C_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4856
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4859
    connect \A \D_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4860
  end
  cell $specify2 $auto$liberty.cc:737:execute$4863
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4864
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4865
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4866
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4862
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "28.771200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__or4bb_4
  wire $auto$rtlil.cc:2976:NotGate$4870
  wire $auto$rtlil.cc:2976:NotGate$4874
  wire $auto$rtlil.cc:2979:OrGate$4868
  wire $auto$rtlil.cc:2979:OrGate$4872
  wire $auto$rtlil.cc:2979:OrGate$4876
  attribute \capacitance "0.0039000000"
  wire input 1 \A
  attribute \capacitance "0.0039000000"
  wire input 2 \B
  attribute \capacitance "0.0023900000"
  wire input 4 \C_N
  attribute \capacitance "0.0026500000"
  wire input 5 \D_N
  wire output 3 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4867
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2979:OrGate$4868
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4871
    connect \A $auto$rtlil.cc:2979:OrGate$4868
    connect \B $auto$rtlil.cc:2976:NotGate$4870
    connect \Y $auto$rtlil.cc:2979:OrGate$4872
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4875
    connect \A $auto$rtlil.cc:2979:OrGate$4872
    connect \B $auto$rtlil.cc:2976:NotGate$4874
    connect \Y $auto$rtlil.cc:2979:OrGate$4876
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4869
    connect \A \C_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4870
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4873
    connect \A \D_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4874
  end
  cell $specify2 $auto$liberty.cc:737:execute$4877
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4878
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$4879
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$4880
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$4876
end
attribute \liberty_cell 1
attribute \area "55.944000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__sdfbbn_1
  wire $auto$rtlil.cc:2976:NotGate$4882
  wire $auto$rtlil.cc:2976:NotGate$4884
  wire $auto$rtlil.cc:2976:NotGate$4886
  wire $auto$rtlil.cc:2976:NotGate$4894
  wire $auto$rtlil.cc:2977:AndGate$4888
  wire $auto$rtlil.cc:2977:AndGate$4890
  wire $auto$rtlil.cc:2979:OrGate$4892
  attribute \capacitance "0.0030400000"
  wire input 3 \CLK_N
  attribute \capacitance "0.0019800000"
  wire input 1 \D
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0019300000"
  wire input 5 \RESET_B
  attribute \capacitance "0.0018100000"
  wire input 7 \SCD
  attribute \capacitance "0.0043800000"
  wire input 8 \SCE
  attribute \capacitance "0.0059100000"
  wire input 6 \SET_B
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4887
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$4886
    connect \Y $auto$rtlil.cc:2977:AndGate$4888
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4889
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$4890
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4891
    connect \A $auto$rtlil.cc:2977:AndGate$4888
    connect \B $auto$rtlil.cc:2977:AndGate$4890
    connect \Y $auto$rtlil.cc:2979:OrGate$4892
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4895
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFFSR_NNN_ $auto$liberty.cc:243:create_ff$4896
    connect \C \CLK_N
    connect \D $auto$rtlil.cc:2979:OrGate$4892
    connect \Q \IQ
    connect \R \RESET_B
    connect \S \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4881
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4882
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4883
    connect \A \CLK_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4884
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4885
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$4886
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4893
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4894
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "60.739200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__sdfbbn_2
  wire $auto$rtlil.cc:2976:NotGate$4898
  wire $auto$rtlil.cc:2976:NotGate$4900
  wire $auto$rtlil.cc:2976:NotGate$4902
  wire $auto$rtlil.cc:2976:NotGate$4910
  wire $auto$rtlil.cc:2977:AndGate$4904
  wire $auto$rtlil.cc:2977:AndGate$4906
  wire $auto$rtlil.cc:2979:OrGate$4908
  attribute \capacitance "0.0029800000"
  wire input 3 \CLK_N
  attribute \capacitance "0.0019800000"
  wire input 1 \D
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0017000000"
  wire input 5 \RESET_B
  attribute \capacitance "0.0019600000"
  wire input 7 \SCD
  attribute \capacitance "0.0044400000"
  wire input 8 \SCE
  attribute \capacitance "0.0054600000"
  wire input 6 \SET_B
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4903
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$4902
    connect \Y $auto$rtlil.cc:2977:AndGate$4904
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4905
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$4906
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4907
    connect \A $auto$rtlil.cc:2977:AndGate$4904
    connect \B $auto$rtlil.cc:2977:AndGate$4906
    connect \Y $auto$rtlil.cc:2979:OrGate$4908
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4911
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFFSR_NNN_ $auto$liberty.cc:243:create_ff$4912
    connect \C \CLK_N
    connect \D $auto$rtlil.cc:2979:OrGate$4908
    connect \Q \IQ
    connect \R \RESET_B
    connect \S \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4897
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4898
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4899
    connect \A \CLK_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4900
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4901
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$4902
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4909
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4910
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "52.747200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__sdfbbp_1
  wire $auto$rtlil.cc:2976:NotGate$4914
  wire $auto$rtlil.cc:2976:NotGate$4916
  wire $auto$rtlil.cc:2976:NotGate$4924
  wire $auto$rtlil.cc:2977:AndGate$4918
  wire $auto$rtlil.cc:2977:AndGate$4920
  wire $auto$rtlil.cc:2979:OrGate$4922
  attribute \capacitance "0.0029600000"
  wire input 1 \CLK
  attribute \capacitance "0.0019700000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0017400000"
  wire input 5 \RESET_B
  attribute \capacitance "0.0018400000"
  wire input 7 \SCD
  attribute \capacitance "0.0041100000"
  wire input 8 \SCE
  attribute \capacitance "0.0060800000"
  wire input 6 \SET_B
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4917
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$4916
    connect \Y $auto$rtlil.cc:2977:AndGate$4918
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4919
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$4920
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4921
    connect \A $auto$rtlil.cc:2977:AndGate$4918
    connect \B $auto$rtlil.cc:2977:AndGate$4920
    connect \Y $auto$rtlil.cc:2979:OrGate$4922
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4925
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFFSR_PNN_ $auto$liberty.cc:243:create_ff$4926
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$4922
    connect \Q \IQ
    connect \R \RESET_B
    connect \S \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4913
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4914
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4915
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$4916
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4923
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4924
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "46.353600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__sdfrbp_1
  wire $auto$rtlil.cc:2976:NotGate$4928
  wire $auto$rtlil.cc:2976:NotGate$4930
  wire $auto$rtlil.cc:2977:AndGate$4932
  wire $auto$rtlil.cc:2977:AndGate$4934
  wire $auto$rtlil.cc:2979:OrGate$4936
  attribute \capacitance "0.0031200000"
  wire input 1 \CLK
  attribute \capacitance "0.0019000000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0059000000"
  wire input 5 \RESET_B
  attribute \capacitance "0.0019400000"
  wire input 6 \SCD
  attribute \capacitance "0.0042900000"
  wire input 7 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4931
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$4930
    connect \Y $auto$rtlil.cc:2977:AndGate$4932
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4933
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$4934
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4935
    connect \A $auto$rtlil.cc:2977:AndGate$4932
    connect \B $auto$rtlil.cc:2977:AndGate$4934
    connect \Y $auto$rtlil.cc:2979:OrGate$4936
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4937
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$4938
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$4936
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4927
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4928
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4929
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$4930
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "49.550400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__sdfrbp_2
  wire $auto$rtlil.cc:2976:NotGate$4940
  wire $auto$rtlil.cc:2976:NotGate$4942
  wire $auto$rtlil.cc:2977:AndGate$4944
  wire $auto$rtlil.cc:2977:AndGate$4946
  wire $auto$rtlil.cc:2979:OrGate$4948
  attribute \capacitance "0.0031400000"
  wire input 1 \CLK
  attribute \capacitance "0.0019000000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0062400000"
  wire input 5 \RESET_B
  attribute \capacitance "0.0021700000"
  wire input 6 \SCD
  attribute \capacitance "0.0043600000"
  wire input 7 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4943
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$4942
    connect \Y $auto$rtlil.cc:2977:AndGate$4944
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4945
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$4946
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4947
    connect \A $auto$rtlil.cc:2977:AndGate$4944
    connect \B $auto$rtlil.cc:2977:AndGate$4946
    connect \Y $auto$rtlil.cc:2979:OrGate$4948
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4949
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$4950
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$4948
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4939
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4940
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4941
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$4942
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "46.353600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__sdfrtn_1
  wire $auto$rtlil.cc:2976:NotGate$4952
  wire $auto$rtlil.cc:2976:NotGate$4954
  wire $auto$rtlil.cc:2976:NotGate$4956
  wire $auto$rtlil.cc:2977:AndGate$4958
  wire $auto$rtlil.cc:2977:AndGate$4960
  wire $auto$rtlil.cc:2979:OrGate$4962
  attribute \capacitance "0.0030800000"
  wire input 3 \CLK_N
  attribute \capacitance "0.0019900000"
  wire input 1 \D
  wire \IQ
  wire \IQ_N
  wire output 2 \Q
  attribute \capacitance "0.0058900000"
  wire input 4 \RESET_B
  attribute \capacitance "0.0020900000"
  wire input 5 \SCD
  attribute \capacitance "0.0042400000"
  wire input 6 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4957
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$4956
    connect \Y $auto$rtlil.cc:2977:AndGate$4958
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4959
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$4960
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4961
    connect \A $auto$rtlil.cc:2977:AndGate$4958
    connect \B $auto$rtlil.cc:2977:AndGate$4960
    connect \Y $auto$rtlil.cc:2979:OrGate$4962
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4963
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_NN0_ $auto$liberty.cc:243:create_ff$4964
    connect \C \CLK_N
    connect \D $auto$rtlil.cc:2979:OrGate$4962
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4951
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4952
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4953
    connect \A \CLK_N
    connect \Y $auto$rtlil.cc:2976:NotGate$4954
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4955
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$4956
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "44.755200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__sdfrtp_1
  wire $auto$rtlil.cc:2976:NotGate$4966
  wire $auto$rtlil.cc:2976:NotGate$4968
  wire $auto$rtlil.cc:2977:AndGate$4970
  wire $auto$rtlil.cc:2977:AndGate$4972
  wire $auto$rtlil.cc:2979:OrGate$4974
  attribute \capacitance "0.0031300000"
  wire input 1 \CLK
  attribute \capacitance "0.0019200000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0064600000"
  wire input 4 \RESET_B
  attribute \capacitance "0.0021000000"
  wire input 5 \SCD
  attribute \capacitance "0.0043100000"
  wire input 6 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4969
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$4968
    connect \Y $auto$rtlil.cc:2977:AndGate$4970
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4971
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$4972
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4973
    connect \A $auto$rtlil.cc:2977:AndGate$4970
    connect \B $auto$rtlil.cc:2977:AndGate$4972
    connect \Y $auto$rtlil.cc:2979:OrGate$4974
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4975
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$4976
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$4974
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4965
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4966
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4967
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$4968
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "47.952000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__sdfrtp_2
  wire $auto$rtlil.cc:2976:NotGate$4978
  wire $auto$rtlil.cc:2976:NotGate$4980
  wire $auto$rtlil.cc:2977:AndGate$4982
  wire $auto$rtlil.cc:2977:AndGate$4984
  wire $auto$rtlil.cc:2979:OrGate$4986
  attribute \capacitance "0.0033200000"
  wire input 1 \CLK
  attribute \capacitance "0.0020400000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0063600000"
  wire input 4 \RESET_B
  attribute \capacitance "0.0019900000"
  wire input 5 \SCD
  attribute \capacitance "0.0043600000"
  wire input 6 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4981
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$4980
    connect \Y $auto$rtlil.cc:2977:AndGate$4982
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4983
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$4984
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4985
    connect \A $auto$rtlil.cc:2977:AndGate$4982
    connect \B $auto$rtlil.cc:2977:AndGate$4984
    connect \Y $auto$rtlil.cc:2979:OrGate$4986
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4987
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$4988
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$4986
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4977
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4978
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4979
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$4980
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "49.550400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__sdfrtp_4
  wire $auto$rtlil.cc:2976:NotGate$4990
  wire $auto$rtlil.cc:2976:NotGate$4992
  wire $auto$rtlil.cc:2977:AndGate$4994
  wire $auto$rtlil.cc:2977:AndGate$4996
  wire $auto$rtlil.cc:2979:OrGate$4998
  attribute \capacitance "0.0031000000"
  wire input 1 \CLK
  attribute \capacitance "0.0020000000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0058400000"
  wire input 4 \RESET_B
  attribute \capacitance "0.0019600000"
  wire input 5 \SCD
  attribute \capacitance "0.0043300000"
  wire input 6 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4993
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$4992
    connect \Y $auto$rtlil.cc:2977:AndGate$4994
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$4995
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$4996
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$4997
    connect \A $auto$rtlil.cc:2977:AndGate$4994
    connect \B $auto$rtlil.cc:2977:AndGate$4996
    connect \Y $auto$rtlil.cc:2979:OrGate$4998
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$4999
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$5000
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$4998
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4989
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$4990
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$4991
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$4992
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "47.952000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__sdfsbp_1
  wire $auto$rtlil.cc:2976:NotGate$5002
  wire $auto$rtlil.cc:2976:NotGate$5010
  wire $auto$rtlil.cc:2977:AndGate$5004
  wire $auto$rtlil.cc:2977:AndGate$5006
  wire $auto$rtlil.cc:2979:OrGate$5008
  attribute \capacitance "0.0030800000"
  wire input 1 \CLK
  attribute \capacitance "0.0019100000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0022600000"
  wire input 6 \SCD
  attribute \capacitance "0.0039500000"
  wire input 7 \SCE
  attribute \capacitance "0.0039300000"
  wire input 5 \SET_B
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5003
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$5002
    connect \Y $auto$rtlil.cc:2977:AndGate$5004
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5005
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5006
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5007
    connect \A $auto$rtlil.cc:2977:AndGate$5004
    connect \B $auto$rtlil.cc:2977:AndGate$5006
    connect \Y $auto$rtlil.cc:2979:OrGate$5008
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5011
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$5012
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5008
    connect \Q \IQ
    connect \R \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5001
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5002
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5009
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$5010
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "59.140800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__sdfsbp_2
  wire $auto$rtlil.cc:2976:NotGate$5014
  wire $auto$rtlil.cc:2976:NotGate$5022
  wire $auto$rtlil.cc:2977:AndGate$5016
  wire $auto$rtlil.cc:2977:AndGate$5018
  wire $auto$rtlil.cc:2979:OrGate$5020
  attribute \capacitance "0.0030500000"
  wire input 1 \CLK
  attribute \capacitance "0.0019700000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0021400000"
  wire input 6 \SCD
  attribute \capacitance "0.0043300000"
  wire input 7 \SCE
  attribute \capacitance "0.0036000000"
  wire input 5 \SET_B
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5015
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$5014
    connect \Y $auto$rtlil.cc:2977:AndGate$5016
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5017
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5018
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5019
    connect \A $auto$rtlil.cc:2977:AndGate$5016
    connect \B $auto$rtlil.cc:2977:AndGate$5018
    connect \Y $auto$rtlil.cc:2979:OrGate$5020
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5023
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$5024
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5020
    connect \Q \IQ
    connect \R \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5013
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5014
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5021
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$5022
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "46.353600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__sdfstp_1
  wire $auto$rtlil.cc:2976:NotGate$5026
  wire $auto$rtlil.cc:2976:NotGate$5034
  wire $auto$rtlil.cc:2977:AndGate$5028
  wire $auto$rtlil.cc:2977:AndGate$5030
  wire $auto$rtlil.cc:2979:OrGate$5032
  attribute \capacitance "0.0031300000"
  wire input 1 \CLK
  attribute \capacitance "0.0019700000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0021800000"
  wire input 5 \SCD
  attribute \capacitance "0.0040300000"
  wire input 6 \SCE
  attribute \capacitance "0.0036400000"
  wire input 4 \SET_B
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5027
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$5026
    connect \Y $auto$rtlil.cc:2977:AndGate$5028
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5029
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5030
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5031
    connect \A $auto$rtlil.cc:2977:AndGate$5028
    connect \B $auto$rtlil.cc:2977:AndGate$5030
    connect \Y $auto$rtlil.cc:2979:OrGate$5032
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5035
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$5036
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5032
    connect \Q \IQ
    connect \R \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5025
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5026
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5033
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$5034
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "49.550400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__sdfstp_2
  wire $auto$rtlil.cc:2976:NotGate$5038
  wire $auto$rtlil.cc:2976:NotGate$5046
  wire $auto$rtlil.cc:2977:AndGate$5040
  wire $auto$rtlil.cc:2977:AndGate$5042
  wire $auto$rtlil.cc:2979:OrGate$5044
  attribute \capacitance "0.0029800000"
  wire input 1 \CLK
  attribute \capacitance "0.0019000000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0023600000"
  wire input 5 \SCD
  attribute \capacitance "0.0041100000"
  wire input 6 \SCE
  attribute \capacitance "0.0042700000"
  wire input 4 \SET_B
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5039
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$5038
    connect \Y $auto$rtlil.cc:2977:AndGate$5040
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5041
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5042
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5043
    connect \A $auto$rtlil.cc:2977:AndGate$5040
    connect \B $auto$rtlil.cc:2977:AndGate$5042
    connect \Y $auto$rtlil.cc:2979:OrGate$5044
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5047
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$5048
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5044
    connect \Q \IQ
    connect \R \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5037
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5038
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5045
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$5046
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "52.747200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__sdfstp_4
  wire $auto$rtlil.cc:2976:NotGate$5050
  wire $auto$rtlil.cc:2976:NotGate$5058
  wire $auto$rtlil.cc:2977:AndGate$5052
  wire $auto$rtlil.cc:2977:AndGate$5054
  wire $auto$rtlil.cc:2979:OrGate$5056
  attribute \capacitance "0.0029700000"
  wire input 1 \CLK
  attribute \capacitance "0.0019500000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0024600000"
  wire input 5 \SCD
  attribute \capacitance "0.0040600000"
  wire input 6 \SCE
  attribute \capacitance "0.0043300000"
  wire input 4 \SET_B
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5051
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$5050
    connect \Y $auto$rtlil.cc:2977:AndGate$5052
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5053
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5054
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5055
    connect \A $auto$rtlil.cc:2977:AndGate$5052
    connect \B $auto$rtlil.cc:2977:AndGate$5054
    connect \Y $auto$rtlil.cc:2979:OrGate$5056
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5059
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$5060
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5056
    connect \Q \IQ
    connect \R \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5049
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5050
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5057
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:2976:NotGate$5058
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "41.558400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__sdfxbp_1
  wire $auto$rtlil.cc:2976:NotGate$5062
  wire $auto$rtlil.cc:2977:AndGate$5064
  wire $auto$rtlil.cc:2977:AndGate$5066
  wire $auto$rtlil.cc:2979:OrGate$5068
  attribute \capacitance "0.0030300000"
  wire input 1 \CLK
  attribute \capacitance "0.0019000000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0019400000"
  wire input 5 \SCD
  attribute \capacitance "0.0045600000"
  wire input 6 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5063
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$5062
    connect \Y $auto$rtlil.cc:2977:AndGate$5064
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5065
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5066
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5067
    connect \A $auto$rtlil.cc:2977:AndGate$5064
    connect \B $auto$rtlil.cc:2977:AndGate$5066
    connect \Y $auto$rtlil.cc:2979:OrGate$5068
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5069
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$5070
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5068
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5061
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5062
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "44.755200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__sdfxbp_2
  wire $auto$rtlil.cc:2976:NotGate$5072
  wire $auto$rtlil.cc:2977:AndGate$5074
  wire $auto$rtlil.cc:2977:AndGate$5076
  wire $auto$rtlil.cc:2979:OrGate$5078
  attribute \capacitance "0.0030700000"
  wire input 1 \CLK
  attribute \capacitance "0.0020400000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0019500000"
  wire input 5 \SCD
  attribute \capacitance "0.0041600000"
  wire input 6 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5073
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$5072
    connect \Y $auto$rtlil.cc:2977:AndGate$5074
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5075
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5076
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5077
    connect \A $auto$rtlil.cc:2977:AndGate$5074
    connect \B $auto$rtlil.cc:2977:AndGate$5076
    connect \Y $auto$rtlil.cc:2979:OrGate$5078
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5079
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$5080
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5078
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5071
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5072
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "36.763200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__sdfxtp_1
  wire $auto$rtlil.cc:2976:NotGate$5082
  wire $auto$rtlil.cc:2977:AndGate$5084
  wire $auto$rtlil.cc:2977:AndGate$5086
  wire $auto$rtlil.cc:2979:OrGate$5088
  attribute \capacitance "0.0030100000"
  wire input 1 \CLK
  attribute \capacitance "0.0019200000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0021000000"
  wire input 4 \SCD
  attribute \capacitance "0.0042200000"
  wire input 5 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5083
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$5082
    connect \Y $auto$rtlil.cc:2977:AndGate$5084
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5085
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5086
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5087
    connect \A $auto$rtlil.cc:2977:AndGate$5084
    connect \B $auto$rtlil.cc:2977:AndGate$5086
    connect \Y $auto$rtlil.cc:2979:OrGate$5088
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5089
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$5090
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5088
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5081
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5082
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "39.960000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__sdfxtp_2
  wire $auto$rtlil.cc:2976:NotGate$5092
  wire $auto$rtlil.cc:2977:AndGate$5094
  wire $auto$rtlil.cc:2977:AndGate$5096
  wire $auto$rtlil.cc:2979:OrGate$5098
  attribute \capacitance "0.0030000000"
  wire input 1 \CLK
  attribute \capacitance "0.0021400000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0021600000"
  wire input 4 \SCD
  attribute \capacitance "0.0040800000"
  wire input 5 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5093
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$5092
    connect \Y $auto$rtlil.cc:2977:AndGate$5094
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5095
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5096
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5097
    connect \A $auto$rtlil.cc:2977:AndGate$5094
    connect \B $auto$rtlil.cc:2977:AndGate$5096
    connect \Y $auto$rtlil.cc:2979:OrGate$5098
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5099
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$5100
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5098
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5091
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5092
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "41.558400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__sdfxtp_4
  wire $auto$rtlil.cc:2976:NotGate$5102
  wire $auto$rtlil.cc:2977:AndGate$5104
  wire $auto$rtlil.cc:2977:AndGate$5106
  wire $auto$rtlil.cc:2979:OrGate$5108
  attribute \capacitance "0.0031100000"
  wire input 1 \CLK
  attribute \capacitance "0.0020300000"
  wire input 2 \D
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0019600000"
  wire input 4 \SCD
  attribute \capacitance "0.0042300000"
  wire input 5 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5103
    connect \A \D
    connect \B $auto$rtlil.cc:2976:NotGate$5102
    connect \Y $auto$rtlil.cc:2977:AndGate$5104
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5105
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5106
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5107
    connect \A $auto$rtlil.cc:2977:AndGate$5104
    connect \B $auto$rtlil.cc:2977:AndGate$5106
    connect \Y $auto$rtlil.cc:2979:OrGate$5108
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5109
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$5110
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5108
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5101
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5102
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "25.574400000"
attribute \blackbox 1
module \sky130_fd_sc_hs__sdlclkp_1
  attribute \capacitance "0.0128800000"
  wire input 1 \CLK
  attribute \capacitance "0.0023100000"
  wire input 2 \GATE
  wire output 3 \GCLK
  attribute \capacitance "0.0023000000"
  wire input 4 \SCE
end
attribute \liberty_cell 1
attribute \area "27.172800000"
attribute \blackbox 1
module \sky130_fd_sc_hs__sdlclkp_2
  attribute \capacitance "0.0126700000"
  wire input 1 \CLK
  attribute \capacitance "0.0024000000"
  wire input 2 \GATE
  wire output 3 \GCLK
  attribute \capacitance "0.0022100000"
  wire input 4 \SCE
end
attribute \liberty_cell 1
attribute \area "31.968000000"
attribute \blackbox 1
module \sky130_fd_sc_hs__sdlclkp_4
  attribute \capacitance "0.0126900000"
  wire input 1 \CLK
  attribute \capacitance "0.0023100000"
  wire input 2 \GATE
  wire output 3 \GCLK
  attribute \capacitance "0.0020900000"
  wire input 4 \SCE
end
attribute \liberty_cell 1
attribute \area "54.345600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__sedfxbp_1
  wire $auto$rtlil.cc:2976:NotGate$5114
  wire $auto$rtlil.cc:2976:NotGate$5118
  wire $auto$rtlil.cc:2976:NotGate$5122
  wire $auto$rtlil.cc:2977:AndGate$5112
  wire $auto$rtlil.cc:2977:AndGate$5116
  wire $auto$rtlil.cc:2977:AndGate$5120
  wire $auto$rtlil.cc:2977:AndGate$5124
  wire $auto$rtlil.cc:2977:AndGate$5128
  wire $auto$rtlil.cc:2979:OrGate$5126
  wire $auto$rtlil.cc:2979:OrGate$5130
  attribute \capacitance "0.0028700000"
  wire input 1 \CLK
  attribute \capacitance "0.0020600000"
  wire input 2 \D
  attribute \capacitance "0.0020600000"
  wire input 5 \DE
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0019100000"
  wire input 6 \SCD
  attribute \capacitance "0.0038300000"
  wire input 7 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5111
    connect \A \D
    connect \B \DE
    connect \Y $auto$rtlil.cc:2977:AndGate$5112
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5115
    connect \A $auto$rtlil.cc:2977:AndGate$5112
    connect \B $auto$rtlil.cc:2976:NotGate$5114
    connect \Y $auto$rtlil.cc:2977:AndGate$5116
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5119
    connect \A \IQ
    connect \B $auto$rtlil.cc:2976:NotGate$5118
    connect \Y $auto$rtlil.cc:2977:AndGate$5120
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5123
    connect \A $auto$rtlil.cc:2977:AndGate$5120
    connect \B $auto$rtlil.cc:2976:NotGate$5122
    connect \Y $auto$rtlil.cc:2977:AndGate$5124
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5127
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5128
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5125
    connect \A $auto$rtlil.cc:2977:AndGate$5116
    connect \B $auto$rtlil.cc:2977:AndGate$5124
    connect \Y $auto$rtlil.cc:2979:OrGate$5126
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5129
    connect \A $auto$rtlil.cc:2979:OrGate$5126
    connect \B $auto$rtlil.cc:2977:AndGate$5128
    connect \Y $auto$rtlil.cc:2979:OrGate$5130
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5131
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$5132
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5130
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5113
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5114
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5117
    connect \A \DE
    connect \Y $auto$rtlil.cc:2976:NotGate$5118
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5121
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5122
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "57.542400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__sedfxbp_2
  wire $auto$rtlil.cc:2976:NotGate$5136
  wire $auto$rtlil.cc:2976:NotGate$5140
  wire $auto$rtlil.cc:2976:NotGate$5144
  wire $auto$rtlil.cc:2977:AndGate$5134
  wire $auto$rtlil.cc:2977:AndGate$5138
  wire $auto$rtlil.cc:2977:AndGate$5142
  wire $auto$rtlil.cc:2977:AndGate$5146
  wire $auto$rtlil.cc:2977:AndGate$5150
  wire $auto$rtlil.cc:2979:OrGate$5148
  wire $auto$rtlil.cc:2979:OrGate$5152
  attribute \capacitance "0.0028500000"
  wire input 1 \CLK
  attribute \capacitance "0.0024200000"
  wire input 2 \D
  attribute \capacitance "0.0024200000"
  wire input 5 \DE
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0018300000"
  wire input 6 \SCD
  attribute \capacitance "0.0039500000"
  wire input 7 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5133
    connect \A \D
    connect \B \DE
    connect \Y $auto$rtlil.cc:2977:AndGate$5134
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5137
    connect \A $auto$rtlil.cc:2977:AndGate$5134
    connect \B $auto$rtlil.cc:2976:NotGate$5136
    connect \Y $auto$rtlil.cc:2977:AndGate$5138
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5141
    connect \A \IQ
    connect \B $auto$rtlil.cc:2976:NotGate$5140
    connect \Y $auto$rtlil.cc:2977:AndGate$5142
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5145
    connect \A $auto$rtlil.cc:2977:AndGate$5142
    connect \B $auto$rtlil.cc:2976:NotGate$5144
    connect \Y $auto$rtlil.cc:2977:AndGate$5146
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5149
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5150
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5147
    connect \A $auto$rtlil.cc:2977:AndGate$5138
    connect \B $auto$rtlil.cc:2977:AndGate$5146
    connect \Y $auto$rtlil.cc:2979:OrGate$5148
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5151
    connect \A $auto$rtlil.cc:2979:OrGate$5148
    connect \B $auto$rtlil.cc:2977:AndGate$5150
    connect \Y $auto$rtlil.cc:2979:OrGate$5152
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5153
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$5154
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5152
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5135
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5136
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5139
    connect \A \DE
    connect \Y $auto$rtlil.cc:2976:NotGate$5140
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5143
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5144
  end
  connect \Q \IQ
  connect \Q_N \IQ_N
end
attribute \liberty_cell 1
attribute \area "51.148800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__sedfxtp_1
  wire $auto$rtlil.cc:2976:NotGate$5158
  wire $auto$rtlil.cc:2976:NotGate$5162
  wire $auto$rtlil.cc:2976:NotGate$5166
  wire $auto$rtlil.cc:2977:AndGate$5156
  wire $auto$rtlil.cc:2977:AndGate$5160
  wire $auto$rtlil.cc:2977:AndGate$5164
  wire $auto$rtlil.cc:2977:AndGate$5168
  wire $auto$rtlil.cc:2977:AndGate$5172
  wire $auto$rtlil.cc:2979:OrGate$5170
  wire $auto$rtlil.cc:2979:OrGate$5174
  attribute \capacitance "0.0028400000"
  wire input 1 \CLK
  attribute \capacitance "0.0020200000"
  wire input 2 \D
  attribute \capacitance "0.0020200000"
  wire input 4 \DE
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0018200000"
  wire input 5 \SCD
  attribute \capacitance "0.0038400000"
  wire input 6 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5155
    connect \A \D
    connect \B \DE
    connect \Y $auto$rtlil.cc:2977:AndGate$5156
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5159
    connect \A $auto$rtlil.cc:2977:AndGate$5156
    connect \B $auto$rtlil.cc:2976:NotGate$5158
    connect \Y $auto$rtlil.cc:2977:AndGate$5160
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5163
    connect \A \IQ
    connect \B $auto$rtlil.cc:2976:NotGate$5162
    connect \Y $auto$rtlil.cc:2977:AndGate$5164
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5167
    connect \A $auto$rtlil.cc:2977:AndGate$5164
    connect \B $auto$rtlil.cc:2976:NotGate$5166
    connect \Y $auto$rtlil.cc:2977:AndGate$5168
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5171
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5172
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5169
    connect \A $auto$rtlil.cc:2977:AndGate$5160
    connect \B $auto$rtlil.cc:2977:AndGate$5168
    connect \Y $auto$rtlil.cc:2979:OrGate$5170
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5173
    connect \A $auto$rtlil.cc:2979:OrGate$5170
    connect \B $auto$rtlil.cc:2977:AndGate$5172
    connect \Y $auto$rtlil.cc:2979:OrGate$5174
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5175
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$5176
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5174
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5157
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5158
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5161
    connect \A \DE
    connect \Y $auto$rtlil.cc:2976:NotGate$5162
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5165
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5166
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "54.345600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__sedfxtp_2
  wire $auto$rtlil.cc:2976:NotGate$5180
  wire $auto$rtlil.cc:2976:NotGate$5184
  wire $auto$rtlil.cc:2976:NotGate$5188
  wire $auto$rtlil.cc:2977:AndGate$5178
  wire $auto$rtlil.cc:2977:AndGate$5182
  wire $auto$rtlil.cc:2977:AndGate$5186
  wire $auto$rtlil.cc:2977:AndGate$5190
  wire $auto$rtlil.cc:2977:AndGate$5194
  wire $auto$rtlil.cc:2979:OrGate$5192
  wire $auto$rtlil.cc:2979:OrGate$5196
  attribute \capacitance "0.0030000000"
  wire input 1 \CLK
  attribute \capacitance "0.0025100000"
  wire input 2 \D
  attribute \capacitance "0.0025100000"
  wire input 4 \DE
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0021500000"
  wire input 5 \SCD
  attribute \capacitance "0.0040400000"
  wire input 6 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5177
    connect \A \D
    connect \B \DE
    connect \Y $auto$rtlil.cc:2977:AndGate$5178
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5181
    connect \A $auto$rtlil.cc:2977:AndGate$5178
    connect \B $auto$rtlil.cc:2976:NotGate$5180
    connect \Y $auto$rtlil.cc:2977:AndGate$5182
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5185
    connect \A \IQ
    connect \B $auto$rtlil.cc:2976:NotGate$5184
    connect \Y $auto$rtlil.cc:2977:AndGate$5186
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5189
    connect \A $auto$rtlil.cc:2977:AndGate$5186
    connect \B $auto$rtlil.cc:2976:NotGate$5188
    connect \Y $auto$rtlil.cc:2977:AndGate$5190
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5193
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5194
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5191
    connect \A $auto$rtlil.cc:2977:AndGate$5182
    connect \B $auto$rtlil.cc:2977:AndGate$5190
    connect \Y $auto$rtlil.cc:2979:OrGate$5192
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5195
    connect \A $auto$rtlil.cc:2979:OrGate$5192
    connect \B $auto$rtlil.cc:2977:AndGate$5194
    connect \Y $auto$rtlil.cc:2979:OrGate$5196
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5197
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$5198
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5196
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5179
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5180
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5183
    connect \A \DE
    connect \Y $auto$rtlil.cc:2976:NotGate$5184
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5187
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5188
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "55.944000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__sedfxtp_4
  wire $auto$rtlil.cc:2976:NotGate$5202
  wire $auto$rtlil.cc:2976:NotGate$5206
  wire $auto$rtlil.cc:2976:NotGate$5210
  wire $auto$rtlil.cc:2977:AndGate$5200
  wire $auto$rtlil.cc:2977:AndGate$5204
  wire $auto$rtlil.cc:2977:AndGate$5208
  wire $auto$rtlil.cc:2977:AndGate$5212
  wire $auto$rtlil.cc:2977:AndGate$5216
  wire $auto$rtlil.cc:2979:OrGate$5214
  wire $auto$rtlil.cc:2979:OrGate$5218
  attribute \capacitance "0.0029700000"
  wire input 1 \CLK
  attribute \capacitance "0.0024700000"
  wire input 2 \D
  attribute \capacitance "0.0024700000"
  wire input 4 \DE
  wire \IQ
  wire \IQ_N
  wire output 3 \Q
  attribute \capacitance "0.0020100000"
  wire input 5 \SCD
  attribute \capacitance "0.0038500000"
  wire input 6 \SCE
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5199
    connect \A \D
    connect \B \DE
    connect \Y $auto$rtlil.cc:2977:AndGate$5200
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5203
    connect \A $auto$rtlil.cc:2977:AndGate$5200
    connect \B $auto$rtlil.cc:2976:NotGate$5202
    connect \Y $auto$rtlil.cc:2977:AndGate$5204
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5207
    connect \A \IQ
    connect \B $auto$rtlil.cc:2976:NotGate$5206
    connect \Y $auto$rtlil.cc:2977:AndGate$5208
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5211
    connect \A $auto$rtlil.cc:2977:AndGate$5208
    connect \B $auto$rtlil.cc:2976:NotGate$5210
    connect \Y $auto$rtlil.cc:2977:AndGate$5212
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5215
    connect \A \SCD
    connect \B \SCE
    connect \Y $auto$rtlil.cc:2977:AndGate$5216
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5213
    connect \A $auto$rtlil.cc:2977:AndGate$5204
    connect \B $auto$rtlil.cc:2977:AndGate$5212
    connect \Y $auto$rtlil.cc:2979:OrGate$5214
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5217
    connect \A $auto$rtlil.cc:2979:OrGate$5214
    connect \B $auto$rtlil.cc:2977:AndGate$5216
    connect \Y $auto$rtlil.cc:2979:OrGate$5218
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$5219
    connect \A \IQ
    connect \Y \IQ_N
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$5220
    connect \C \CLK
    connect \D $auto$rtlil.cc:2979:OrGate$5218
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5201
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5202
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5205
    connect \A \DE
    connect \Y $auto$rtlil.cc:2976:NotGate$5206
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5209
    connect \A \SCE
    connect \Y $auto$rtlil.cc:2976:NotGate$5210
  end
  connect \Q \IQ
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "11.188800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__xnor2_1
  wire $auto$rtlil.cc:2976:NotGate$5222
  wire $auto$rtlil.cc:2976:NotGate$5224
  wire $auto$rtlil.cc:2977:AndGate$5226
  wire $auto$rtlil.cc:2977:AndGate$5228
  wire $auto$rtlil.cc:2979:OrGate$5230
  attribute \capacitance "0.0050700000"
  wire input 1 \A
  attribute \capacitance "0.0046900000"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5225
    connect \A $auto$rtlil.cc:2976:NotGate$5222
    connect \B $auto$rtlil.cc:2976:NotGate$5224
    connect \Y $auto$rtlil.cc:2977:AndGate$5226
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5227
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5228
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5229
    connect \A $auto$rtlil.cc:2977:AndGate$5226
    connect \B $auto$rtlil.cc:2977:AndGate$5228
    connect \Y $auto$rtlil.cc:2979:OrGate$5230
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5221
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5222
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5223
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5224
  end
  cell $specify2 $auto$liberty.cc:737:execute$5231
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$5232
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$5230
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "17.582400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__xnor2_2
  wire $auto$rtlil.cc:2976:NotGate$5234
  wire $auto$rtlil.cc:2976:NotGate$5236
  wire $auto$rtlil.cc:2977:AndGate$5238
  wire $auto$rtlil.cc:2977:AndGate$5240
  wire $auto$rtlil.cc:2979:OrGate$5242
  attribute \capacitance "0.0085700000"
  wire input 1 \A
  attribute \capacitance "0.0082900000"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5237
    connect \A $auto$rtlil.cc:2976:NotGate$5234
    connect \B $auto$rtlil.cc:2976:NotGate$5236
    connect \Y $auto$rtlil.cc:2977:AndGate$5238
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5239
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5240
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5241
    connect \A $auto$rtlil.cc:2977:AndGate$5238
    connect \B $auto$rtlil.cc:2977:AndGate$5240
    connect \Y $auto$rtlil.cc:2979:OrGate$5242
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5233
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5234
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5235
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5236
  end
  cell $specify2 $auto$liberty.cc:737:execute$5243
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$5244
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$5242
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "30.369600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__xnor2_4
  wire $auto$rtlil.cc:2976:NotGate$5246
  wire $auto$rtlil.cc:2976:NotGate$5248
  wire $auto$rtlil.cc:2977:AndGate$5250
  wire $auto$rtlil.cc:2977:AndGate$5252
  wire $auto$rtlil.cc:2979:OrGate$5254
  attribute \capacitance "0.0157300000"
  wire input 1 \A
  attribute \capacitance "0.0152100000"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5249
    connect \A $auto$rtlil.cc:2976:NotGate$5246
    connect \B $auto$rtlil.cc:2976:NotGate$5248
    connect \Y $auto$rtlil.cc:2977:AndGate$5250
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5251
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5252
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5253
    connect \A $auto$rtlil.cc:2977:AndGate$5250
    connect \B $auto$rtlil.cc:2977:AndGate$5252
    connect \Y $auto$rtlil.cc:2979:OrGate$5254
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5245
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5246
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5247
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5248
  end
  cell $specify2 $auto$liberty.cc:737:execute$5255
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$5256
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:2979:OrGate$5254
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "27.172800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__xnor3_1
  wire $auto$rtlil.cc:2976:NotGate$5258
  wire $auto$rtlil.cc:2976:NotGate$5260
  wire $auto$rtlil.cc:2976:NotGate$5264
  wire $auto$rtlil.cc:2976:NotGate$5270
  wire $auto$rtlil.cc:2976:NotGate$5276
  wire $auto$rtlil.cc:2976:NotGate$5284
  wire $auto$rtlil.cc:2977:AndGate$5262
  wire $auto$rtlil.cc:2977:AndGate$5266
  wire $auto$rtlil.cc:2977:AndGate$5268
  wire $auto$rtlil.cc:2977:AndGate$5272
  wire $auto$rtlil.cc:2977:AndGate$5278
  wire $auto$rtlil.cc:2977:AndGate$5280
  wire $auto$rtlil.cc:2977:AndGate$5286
  wire $auto$rtlil.cc:2977:AndGate$5288
  wire $auto$rtlil.cc:2979:OrGate$5274
  wire $auto$rtlil.cc:2979:OrGate$5282
  wire $auto$rtlil.cc:2979:OrGate$5290
  attribute \capacitance "0.0028100000"
  wire input 1 \A
  attribute \capacitance "0.0068100000"
  wire input 2 \B
  attribute \capacitance "0.0042800000"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5261
    connect \A $auto$rtlil.cc:2976:NotGate$5258
    connect \B $auto$rtlil.cc:2976:NotGate$5260
    connect \Y $auto$rtlil.cc:2977:AndGate$5262
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5265
    connect \A $auto$rtlil.cc:2977:AndGate$5262
    connect \B $auto$rtlil.cc:2976:NotGate$5264
    connect \Y $auto$rtlil.cc:2977:AndGate$5266
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5267
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5268
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5271
    connect \A $auto$rtlil.cc:2977:AndGate$5268
    connect \B $auto$rtlil.cc:2976:NotGate$5270
    connect \Y $auto$rtlil.cc:2977:AndGate$5272
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5277
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$5276
    connect \Y $auto$rtlil.cc:2977:AndGate$5278
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5279
    connect \A $auto$rtlil.cc:2977:AndGate$5278
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$5280
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5285
    connect \A $auto$rtlil.cc:2976:NotGate$5284
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5286
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5287
    connect \A $auto$rtlil.cc:2977:AndGate$5286
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$5288
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5273
    connect \A $auto$rtlil.cc:2977:AndGate$5266
    connect \B $auto$rtlil.cc:2977:AndGate$5272
    connect \Y $auto$rtlil.cc:2979:OrGate$5274
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5281
    connect \A $auto$rtlil.cc:2979:OrGate$5274
    connect \B $auto$rtlil.cc:2977:AndGate$5280
    connect \Y $auto$rtlil.cc:2979:OrGate$5282
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5289
    connect \A $auto$rtlil.cc:2979:OrGate$5282
    connect \B $auto$rtlil.cc:2977:AndGate$5288
    connect \Y $auto$rtlil.cc:2979:OrGate$5290
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5257
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5258
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5259
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5260
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5263
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$5264
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5269
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$5270
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5275
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5276
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5283
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5284
  end
  cell $specify2 $auto$liberty.cc:737:execute$5291
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$5292
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$5293
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$5290
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "28.771200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__xnor3_2
  wire $auto$rtlil.cc:2976:NotGate$5295
  wire $auto$rtlil.cc:2976:NotGate$5297
  wire $auto$rtlil.cc:2976:NotGate$5301
  wire $auto$rtlil.cc:2976:NotGate$5307
  wire $auto$rtlil.cc:2976:NotGate$5313
  wire $auto$rtlil.cc:2976:NotGate$5321
  wire $auto$rtlil.cc:2977:AndGate$5299
  wire $auto$rtlil.cc:2977:AndGate$5303
  wire $auto$rtlil.cc:2977:AndGate$5305
  wire $auto$rtlil.cc:2977:AndGate$5309
  wire $auto$rtlil.cc:2977:AndGate$5315
  wire $auto$rtlil.cc:2977:AndGate$5317
  wire $auto$rtlil.cc:2977:AndGate$5323
  wire $auto$rtlil.cc:2977:AndGate$5325
  wire $auto$rtlil.cc:2979:OrGate$5311
  wire $auto$rtlil.cc:2979:OrGate$5319
  wire $auto$rtlil.cc:2979:OrGate$5327
  attribute \capacitance "0.0028000000"
  wire input 1 \A
  attribute \capacitance "0.0067900000"
  wire input 2 \B
  attribute \capacitance "0.0042800000"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5298
    connect \A $auto$rtlil.cc:2976:NotGate$5295
    connect \B $auto$rtlil.cc:2976:NotGate$5297
    connect \Y $auto$rtlil.cc:2977:AndGate$5299
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5302
    connect \A $auto$rtlil.cc:2977:AndGate$5299
    connect \B $auto$rtlil.cc:2976:NotGate$5301
    connect \Y $auto$rtlil.cc:2977:AndGate$5303
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5304
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5305
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5308
    connect \A $auto$rtlil.cc:2977:AndGate$5305
    connect \B $auto$rtlil.cc:2976:NotGate$5307
    connect \Y $auto$rtlil.cc:2977:AndGate$5309
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5314
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$5313
    connect \Y $auto$rtlil.cc:2977:AndGate$5315
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5316
    connect \A $auto$rtlil.cc:2977:AndGate$5315
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$5317
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5322
    connect \A $auto$rtlil.cc:2976:NotGate$5321
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5323
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5324
    connect \A $auto$rtlil.cc:2977:AndGate$5323
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$5325
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5310
    connect \A $auto$rtlil.cc:2977:AndGate$5303
    connect \B $auto$rtlil.cc:2977:AndGate$5309
    connect \Y $auto$rtlil.cc:2979:OrGate$5311
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5318
    connect \A $auto$rtlil.cc:2979:OrGate$5311
    connect \B $auto$rtlil.cc:2977:AndGate$5317
    connect \Y $auto$rtlil.cc:2979:OrGate$5319
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5326
    connect \A $auto$rtlil.cc:2979:OrGate$5319
    connect \B $auto$rtlil.cc:2977:AndGate$5325
    connect \Y $auto$rtlil.cc:2979:OrGate$5327
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5294
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5295
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5296
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5297
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5300
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$5301
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5306
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$5307
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5312
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5313
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5320
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5321
  end
  cell $specify2 $auto$liberty.cc:737:execute$5328
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$5329
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$5330
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$5327
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "33.566400000"
attribute \whitebox 1
module \sky130_fd_sc_hs__xnor3_4
  wire $auto$rtlil.cc:2976:NotGate$5332
  wire $auto$rtlil.cc:2976:NotGate$5334
  wire $auto$rtlil.cc:2976:NotGate$5338
  wire $auto$rtlil.cc:2976:NotGate$5344
  wire $auto$rtlil.cc:2976:NotGate$5350
  wire $auto$rtlil.cc:2976:NotGate$5358
  wire $auto$rtlil.cc:2977:AndGate$5336
  wire $auto$rtlil.cc:2977:AndGate$5340
  wire $auto$rtlil.cc:2977:AndGate$5342
  wire $auto$rtlil.cc:2977:AndGate$5346
  wire $auto$rtlil.cc:2977:AndGate$5352
  wire $auto$rtlil.cc:2977:AndGate$5354
  wire $auto$rtlil.cc:2977:AndGate$5360
  wire $auto$rtlil.cc:2977:AndGate$5362
  wire $auto$rtlil.cc:2979:OrGate$5348
  wire $auto$rtlil.cc:2979:OrGate$5356
  wire $auto$rtlil.cc:2979:OrGate$5364
  attribute \capacitance "0.0027200000"
  wire input 1 \A
  attribute \capacitance "0.0068000000"
  wire input 2 \B
  attribute \capacitance "0.0041300000"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5335
    connect \A $auto$rtlil.cc:2976:NotGate$5332
    connect \B $auto$rtlil.cc:2976:NotGate$5334
    connect \Y $auto$rtlil.cc:2977:AndGate$5336
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5339
    connect \A $auto$rtlil.cc:2977:AndGate$5336
    connect \B $auto$rtlil.cc:2976:NotGate$5338
    connect \Y $auto$rtlil.cc:2977:AndGate$5340
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5341
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5342
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5345
    connect \A $auto$rtlil.cc:2977:AndGate$5342
    connect \B $auto$rtlil.cc:2976:NotGate$5344
    connect \Y $auto$rtlil.cc:2977:AndGate$5346
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5351
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$5350
    connect \Y $auto$rtlil.cc:2977:AndGate$5352
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5353
    connect \A $auto$rtlil.cc:2977:AndGate$5352
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$5354
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5359
    connect \A $auto$rtlil.cc:2976:NotGate$5358
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5360
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5361
    connect \A $auto$rtlil.cc:2977:AndGate$5360
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$5362
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5347
    connect \A $auto$rtlil.cc:2977:AndGate$5340
    connect \B $auto$rtlil.cc:2977:AndGate$5346
    connect \Y $auto$rtlil.cc:2979:OrGate$5348
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5355
    connect \A $auto$rtlil.cc:2979:OrGate$5348
    connect \B $auto$rtlil.cc:2977:AndGate$5354
    connect \Y $auto$rtlil.cc:2979:OrGate$5356
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5363
    connect \A $auto$rtlil.cc:2979:OrGate$5356
    connect \B $auto$rtlil.cc:2977:AndGate$5362
    connect \Y $auto$rtlil.cc:2979:OrGate$5364
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5331
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5332
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5333
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5334
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5337
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$5338
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5343
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$5344
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5349
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5350
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5357
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5358
  end
  cell $specify2 $auto$liberty.cc:737:execute$5365
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$5366
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$5367
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$5364
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.787200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__xor2_1
  wire $auto$rtlil.cc:2976:NotGate$5369
  wire $auto$rtlil.cc:2976:NotGate$5373
  wire $auto$rtlil.cc:2977:AndGate$5371
  wire $auto$rtlil.cc:2977:AndGate$5375
  wire $auto$rtlil.cc:2979:OrGate$5377
  attribute \capacitance "0.0052100000"
  wire input 1 \A
  attribute \capacitance "0.0047300000"
  wire input 2 \B
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5370
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$5369
    connect \Y $auto$rtlil.cc:2977:AndGate$5371
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5374
    connect \A $auto$rtlil.cc:2976:NotGate$5373
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5375
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5376
    connect \A $auto$rtlil.cc:2977:AndGate$5371
    connect \B $auto$rtlil.cc:2977:AndGate$5375
    connect \Y $auto$rtlil.cc:2979:OrGate$5377
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5368
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5369
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5372
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5373
  end
  cell $specify2 $auto$liberty.cc:737:execute$5378
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$5379
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$5377
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "15.984000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__xor2_2
  wire $auto$rtlil.cc:2976:NotGate$5381
  wire $auto$rtlil.cc:2976:NotGate$5385
  wire $auto$rtlil.cc:2977:AndGate$5383
  wire $auto$rtlil.cc:2977:AndGate$5387
  wire $auto$rtlil.cc:2979:OrGate$5389
  attribute \capacitance "0.0080800000"
  wire input 1 \A
  attribute \capacitance "0.0075600000"
  wire input 2 \B
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5382
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$5381
    connect \Y $auto$rtlil.cc:2977:AndGate$5383
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5386
    connect \A $auto$rtlil.cc:2976:NotGate$5385
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5387
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5388
    connect \A $auto$rtlil.cc:2977:AndGate$5383
    connect \B $auto$rtlil.cc:2977:AndGate$5387
    connect \Y $auto$rtlil.cc:2979:OrGate$5389
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5380
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5381
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5384
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5385
  end
  cell $specify2 $auto$liberty.cc:737:execute$5390
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$5391
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$5389
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "28.771200000"
attribute \whitebox 1
module \sky130_fd_sc_hs__xor2_4
  wire $auto$rtlil.cc:2976:NotGate$5393
  wire $auto$rtlil.cc:2976:NotGate$5397
  wire $auto$rtlil.cc:2977:AndGate$5395
  wire $auto$rtlil.cc:2977:AndGate$5399
  wire $auto$rtlil.cc:2979:OrGate$5401
  attribute \capacitance "0.0159700000"
  wire input 1 \A
  attribute \capacitance "0.0155300000"
  wire input 2 \B
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5394
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$5393
    connect \Y $auto$rtlil.cc:2977:AndGate$5395
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5398
    connect \A $auto$rtlil.cc:2976:NotGate$5397
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5399
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5400
    connect \A $auto$rtlil.cc:2977:AndGate$5395
    connect \B $auto$rtlil.cc:2977:AndGate$5399
    connect \Y $auto$rtlil.cc:2979:OrGate$5401
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5392
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5393
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5396
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5397
  end
  cell $specify2 $auto$liberty.cc:737:execute$5402
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$5403
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$5401
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "30.369600000"
attribute \whitebox 1
module \sky130_fd_sc_hs__xor3_1
  wire $auto$rtlil.cc:2976:NotGate$5405
  wire $auto$rtlil.cc:2976:NotGate$5409
  wire $auto$rtlil.cc:2976:NotGate$5413
  wire $auto$rtlil.cc:2976:NotGate$5417
  wire $auto$rtlil.cc:2976:NotGate$5423
  wire $auto$rtlil.cc:2976:NotGate$5425
  wire $auto$rtlil.cc:2977:AndGate$5407
  wire $auto$rtlil.cc:2977:AndGate$5411
  wire $auto$rtlil.cc:2977:AndGate$5415
  wire $auto$rtlil.cc:2977:AndGate$5419
  wire $auto$rtlil.cc:2977:AndGate$5427
  wire $auto$rtlil.cc:2977:AndGate$5429
  wire $auto$rtlil.cc:2977:AndGate$5433
  wire $auto$rtlil.cc:2977:AndGate$5435
  wire $auto$rtlil.cc:2979:OrGate$5421
  wire $auto$rtlil.cc:2979:OrGate$5431
  wire $auto$rtlil.cc:2979:OrGate$5437
  attribute \capacitance "0.0027900000"
  wire input 1 \A
  attribute \capacitance "0.0071300000"
  wire input 2 \B
  attribute \capacitance "0.0042800000"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5406
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$5405
    connect \Y $auto$rtlil.cc:2977:AndGate$5407
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5410
    connect \A $auto$rtlil.cc:2977:AndGate$5407
    connect \B $auto$rtlil.cc:2976:NotGate$5409
    connect \Y $auto$rtlil.cc:2977:AndGate$5411
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5414
    connect \A $auto$rtlil.cc:2976:NotGate$5413
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5415
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5418
    connect \A $auto$rtlil.cc:2977:AndGate$5415
    connect \B $auto$rtlil.cc:2976:NotGate$5417
    connect \Y $auto$rtlil.cc:2977:AndGate$5419
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5426
    connect \A $auto$rtlil.cc:2976:NotGate$5423
    connect \B $auto$rtlil.cc:2976:NotGate$5425
    connect \Y $auto$rtlil.cc:2977:AndGate$5427
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5428
    connect \A $auto$rtlil.cc:2977:AndGate$5427
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$5429
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5432
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5433
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5434
    connect \A $auto$rtlil.cc:2977:AndGate$5433
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$5435
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5420
    connect \A $auto$rtlil.cc:2977:AndGate$5411
    connect \B $auto$rtlil.cc:2977:AndGate$5419
    connect \Y $auto$rtlil.cc:2979:OrGate$5421
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5430
    connect \A $auto$rtlil.cc:2979:OrGate$5421
    connect \B $auto$rtlil.cc:2977:AndGate$5429
    connect \Y $auto$rtlil.cc:2979:OrGate$5431
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5436
    connect \A $auto$rtlil.cc:2979:OrGate$5431
    connect \B $auto$rtlil.cc:2977:AndGate$5435
    connect \Y $auto$rtlil.cc:2979:OrGate$5437
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5404
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5405
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5408
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$5409
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5412
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5413
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5416
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$5417
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5422
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5423
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5424
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5425
  end
  cell $specify2 $auto$liberty.cc:737:execute$5438
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$5439
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$5440
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$5437
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "31.968000000"
attribute \whitebox 1
module \sky130_fd_sc_hs__xor3_2
  wire $auto$rtlil.cc:2976:NotGate$5442
  wire $auto$rtlil.cc:2976:NotGate$5446
  wire $auto$rtlil.cc:2976:NotGate$5450
  wire $auto$rtlil.cc:2976:NotGate$5454
  wire $auto$rtlil.cc:2976:NotGate$5460
  wire $auto$rtlil.cc:2976:NotGate$5462
  wire $auto$rtlil.cc:2977:AndGate$5444
  wire $auto$rtlil.cc:2977:AndGate$5448
  wire $auto$rtlil.cc:2977:AndGate$5452
  wire $auto$rtlil.cc:2977:AndGate$5456
  wire $auto$rtlil.cc:2977:AndGate$5464
  wire $auto$rtlil.cc:2977:AndGate$5466
  wire $auto$rtlil.cc:2977:AndGate$5470
  wire $auto$rtlil.cc:2977:AndGate$5472
  wire $auto$rtlil.cc:2979:OrGate$5458
  wire $auto$rtlil.cc:2979:OrGate$5468
  wire $auto$rtlil.cc:2979:OrGate$5474
  attribute \capacitance "0.0027700000"
  wire input 1 \A
  attribute \capacitance "0.0072700000"
  wire input 2 \B
  attribute \capacitance "0.0042200000"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5443
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$5442
    connect \Y $auto$rtlil.cc:2977:AndGate$5444
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5447
    connect \A $auto$rtlil.cc:2977:AndGate$5444
    connect \B $auto$rtlil.cc:2976:NotGate$5446
    connect \Y $auto$rtlil.cc:2977:AndGate$5448
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5451
    connect \A $auto$rtlil.cc:2976:NotGate$5450
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5452
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5455
    connect \A $auto$rtlil.cc:2977:AndGate$5452
    connect \B $auto$rtlil.cc:2976:NotGate$5454
    connect \Y $auto$rtlil.cc:2977:AndGate$5456
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5463
    connect \A $auto$rtlil.cc:2976:NotGate$5460
    connect \B $auto$rtlil.cc:2976:NotGate$5462
    connect \Y $auto$rtlil.cc:2977:AndGate$5464
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5465
    connect \A $auto$rtlil.cc:2977:AndGate$5464
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$5466
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5469
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5470
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5471
    connect \A $auto$rtlil.cc:2977:AndGate$5470
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$5472
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5457
    connect \A $auto$rtlil.cc:2977:AndGate$5448
    connect \B $auto$rtlil.cc:2977:AndGate$5456
    connect \Y $auto$rtlil.cc:2979:OrGate$5458
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5467
    connect \A $auto$rtlil.cc:2979:OrGate$5458
    connect \B $auto$rtlil.cc:2977:AndGate$5466
    connect \Y $auto$rtlil.cc:2979:OrGate$5468
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5473
    connect \A $auto$rtlil.cc:2979:OrGate$5468
    connect \B $auto$rtlil.cc:2977:AndGate$5472
    connect \Y $auto$rtlil.cc:2979:OrGate$5474
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5441
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5442
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5445
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$5446
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5449
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5450
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5453
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$5454
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5459
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5460
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5461
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5462
  end
  cell $specify2 $auto$liberty.cc:737:execute$5475
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$5476
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$5477
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$5474
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "35.164800000"
attribute \whitebox 1
module \sky130_fd_sc_hs__xor3_4
  wire $auto$rtlil.cc:2976:NotGate$5479
  wire $auto$rtlil.cc:2976:NotGate$5483
  wire $auto$rtlil.cc:2976:NotGate$5487
  wire $auto$rtlil.cc:2976:NotGate$5491
  wire $auto$rtlil.cc:2976:NotGate$5497
  wire $auto$rtlil.cc:2976:NotGate$5499
  wire $auto$rtlil.cc:2977:AndGate$5481
  wire $auto$rtlil.cc:2977:AndGate$5485
  wire $auto$rtlil.cc:2977:AndGate$5489
  wire $auto$rtlil.cc:2977:AndGate$5493
  wire $auto$rtlil.cc:2977:AndGate$5501
  wire $auto$rtlil.cc:2977:AndGate$5503
  wire $auto$rtlil.cc:2977:AndGate$5507
  wire $auto$rtlil.cc:2977:AndGate$5509
  wire $auto$rtlil.cc:2979:OrGate$5495
  wire $auto$rtlil.cc:2979:OrGate$5505
  wire $auto$rtlil.cc:2979:OrGate$5511
  attribute \capacitance "0.0027300000"
  wire input 1 \A
  attribute \capacitance "0.0072600000"
  wire input 2 \B
  attribute \capacitance "0.0040900000"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5480
    connect \A \A
    connect \B $auto$rtlil.cc:2976:NotGate$5479
    connect \Y $auto$rtlil.cc:2977:AndGate$5481
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5484
    connect \A $auto$rtlil.cc:2977:AndGate$5481
    connect \B $auto$rtlil.cc:2976:NotGate$5483
    connect \Y $auto$rtlil.cc:2977:AndGate$5485
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5488
    connect \A $auto$rtlil.cc:2976:NotGate$5487
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5489
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5492
    connect \A $auto$rtlil.cc:2977:AndGate$5489
    connect \B $auto$rtlil.cc:2976:NotGate$5491
    connect \Y $auto$rtlil.cc:2977:AndGate$5493
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5500
    connect \A $auto$rtlil.cc:2976:NotGate$5497
    connect \B $auto$rtlil.cc:2976:NotGate$5499
    connect \Y $auto$rtlil.cc:2977:AndGate$5501
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5502
    connect \A $auto$rtlil.cc:2977:AndGate$5501
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$5503
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5506
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:2977:AndGate$5507
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5508
    connect \A $auto$rtlil.cc:2977:AndGate$5507
    connect \B \C
    connect \Y $auto$rtlil.cc:2977:AndGate$5509
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5494
    connect \A $auto$rtlil.cc:2977:AndGate$5485
    connect \B $auto$rtlil.cc:2977:AndGate$5493
    connect \Y $auto$rtlil.cc:2979:OrGate$5495
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5504
    connect \A $auto$rtlil.cc:2979:OrGate$5495
    connect \B $auto$rtlil.cc:2977:AndGate$5503
    connect \Y $auto$rtlil.cc:2979:OrGate$5505
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$5510
    connect \A $auto$rtlil.cc:2979:OrGate$5505
    connect \B $auto$rtlil.cc:2977:AndGate$5509
    connect \Y $auto$rtlil.cc:2979:OrGate$5511
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5478
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5479
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5482
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$5483
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5486
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5487
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5490
    connect \A \C
    connect \Y $auto$rtlil.cc:2976:NotGate$5491
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5496
    connect \A \A
    connect \Y $auto$rtlil.cc:2976:NotGate$5497
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$5498
    connect \A \B
    connect \Y $auto$rtlil.cc:2976:NotGate$5499
  end
  cell $specify2 $auto$liberty.cc:737:execute$5512
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$5513
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$5514
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:2979:OrGate$5511
end
