-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sha256Accel_sha256Accel_Pipeline_VITIS_LOOP_12_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    bitstream_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    bitstream_empty_n : IN STD_LOGIC;
    bitstream_read : OUT STD_LOGIC;
    addSize : IN STD_LOGIC_VECTOR (0 downto 0);
    counter : IN STD_LOGIC_VECTOR (63 downto 0);
    buffer_15_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buffer_15_ce0 : OUT STD_LOGIC;
    buffer_15_we0 : OUT STD_LOGIC;
    buffer_15_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    buffer_15_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buffer_15_ce1 : OUT STD_LOGIC;
    buffer_15_we1 : OUT STD_LOGIC;
    buffer_15_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    buffer_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buffer_14_ce0 : OUT STD_LOGIC;
    buffer_14_we0 : OUT STD_LOGIC;
    buffer_14_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    buffer_14_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buffer_14_ce1 : OUT STD_LOGIC;
    buffer_14_we1 : OUT STD_LOGIC;
    buffer_14_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    buffer_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buffer_13_ce0 : OUT STD_LOGIC;
    buffer_13_we0 : OUT STD_LOGIC;
    buffer_13_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    buffer_13_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buffer_13_ce1 : OUT STD_LOGIC;
    buffer_13_we1 : OUT STD_LOGIC;
    buffer_13_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    buffer_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buffer_12_ce0 : OUT STD_LOGIC;
    buffer_12_we0 : OUT STD_LOGIC;
    buffer_12_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    buffer_12_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buffer_12_ce1 : OUT STD_LOGIC;
    buffer_12_we1 : OUT STD_LOGIC;
    buffer_12_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    buffer_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buffer_11_ce0 : OUT STD_LOGIC;
    buffer_11_we0 : OUT STD_LOGIC;
    buffer_11_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    buffer_11_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buffer_11_ce1 : OUT STD_LOGIC;
    buffer_11_we1 : OUT STD_LOGIC;
    buffer_11_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    buffer_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buffer_10_ce0 : OUT STD_LOGIC;
    buffer_10_we0 : OUT STD_LOGIC;
    buffer_10_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    buffer_10_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buffer_10_ce1 : OUT STD_LOGIC;
    buffer_10_we1 : OUT STD_LOGIC;
    buffer_10_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    buffer_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buffer_9_ce0 : OUT STD_LOGIC;
    buffer_9_we0 : OUT STD_LOGIC;
    buffer_9_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    buffer_9_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buffer_9_ce1 : OUT STD_LOGIC;
    buffer_9_we1 : OUT STD_LOGIC;
    buffer_9_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    buffer_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buffer_8_ce0 : OUT STD_LOGIC;
    buffer_8_we0 : OUT STD_LOGIC;
    buffer_8_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    buffer_8_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buffer_8_ce1 : OUT STD_LOGIC;
    buffer_8_we1 : OUT STD_LOGIC;
    buffer_8_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    buffer_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buffer_7_ce0 : OUT STD_LOGIC;
    buffer_7_we0 : OUT STD_LOGIC;
    buffer_7_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    buffer_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buffer_7_ce1 : OUT STD_LOGIC;
    buffer_7_we1 : OUT STD_LOGIC;
    buffer_7_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    buffer_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buffer_6_ce0 : OUT STD_LOGIC;
    buffer_6_we0 : OUT STD_LOGIC;
    buffer_6_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    buffer_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buffer_6_ce1 : OUT STD_LOGIC;
    buffer_6_we1 : OUT STD_LOGIC;
    buffer_6_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    buffer_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buffer_5_ce0 : OUT STD_LOGIC;
    buffer_5_we0 : OUT STD_LOGIC;
    buffer_5_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    buffer_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buffer_5_ce1 : OUT STD_LOGIC;
    buffer_5_we1 : OUT STD_LOGIC;
    buffer_5_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    buffer_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buffer_4_ce0 : OUT STD_LOGIC;
    buffer_4_we0 : OUT STD_LOGIC;
    buffer_4_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    buffer_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buffer_4_ce1 : OUT STD_LOGIC;
    buffer_4_we1 : OUT STD_LOGIC;
    buffer_4_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    buffer_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buffer_3_ce0 : OUT STD_LOGIC;
    buffer_3_we0 : OUT STD_LOGIC;
    buffer_3_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    buffer_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buffer_3_ce1 : OUT STD_LOGIC;
    buffer_3_we1 : OUT STD_LOGIC;
    buffer_3_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    buffer_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buffer_2_ce0 : OUT STD_LOGIC;
    buffer_2_we0 : OUT STD_LOGIC;
    buffer_2_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    buffer_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buffer_2_ce1 : OUT STD_LOGIC;
    buffer_2_we1 : OUT STD_LOGIC;
    buffer_2_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    buffer_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buffer_1_ce0 : OUT STD_LOGIC;
    buffer_1_we0 : OUT STD_LOGIC;
    buffer_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    buffer_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buffer_1_ce1 : OUT STD_LOGIC;
    buffer_1_we1 : OUT STD_LOGIC;
    buffer_1_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    buffer_r_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buffer_r_ce0 : OUT STD_LOGIC;
    buffer_r_we0 : OUT STD_LOGIC;
    buffer_r_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    buffer_r_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    buffer_r_ce1 : OUT STD_LOGIC;
    buffer_r_we1 : OUT STD_LOGIC;
    buffer_r_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    size : IN STD_LOGIC_VECTOR (63 downto 0);
    addSize_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    addSize_1_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of sha256Accel_sha256Accel_Pipeline_VITIS_LOOP_12_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv9_1C0 : STD_LOGIC_VECTOR (8 downto 0) := "111000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln13_reg_655 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter2_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln12_fu_539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal bitstream_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln12_fu_551_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln12_reg_651 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln13_fu_586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_addr_reg_659 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_1_addr_reg_664 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_2_addr_reg_669 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_3_addr_reg_674 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_4_addr_reg_679 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_5_addr_reg_684 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_6_addr_reg_689 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_7_addr_reg_694 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_8_addr_reg_699 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_9_addr_reg_704 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_10_addr_reg_709 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_11_addr_reg_714 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_12_addr_reg_719 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_13_addr_reg_724 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_14_addr_reg_729 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_15_addr_reg_734 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln15_fu_591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln15_reg_739 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln4_fu_566_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal counter_1_fu_122 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal counter_4_fu_596_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal j_fu_126 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal add_ln12_fu_545_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal addSize_1_fu_130 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_block_pp0_stage0_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_01001_grp0 : BOOLEAN;
    signal buffer_14_we1_local : STD_LOGIC;
    signal buffer_14_d1_local : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_14_ce1_local : STD_LOGIC;
    signal buffer_14_we0_local : STD_LOGIC;
    signal buffer_14_ce0_local : STD_LOGIC;
    signal buffer_13_we1_local : STD_LOGIC;
    signal buffer_13_d1_local : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_13_ce1_local : STD_LOGIC;
    signal buffer_13_we0_local : STD_LOGIC;
    signal buffer_13_ce0_local : STD_LOGIC;
    signal buffer_12_we1_local : STD_LOGIC;
    signal buffer_12_d1_local : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_12_ce1_local : STD_LOGIC;
    signal buffer_12_we0_local : STD_LOGIC;
    signal buffer_12_ce0_local : STD_LOGIC;
    signal buffer_11_we1_local : STD_LOGIC;
    signal buffer_11_d1_local : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_11_ce1_local : STD_LOGIC;
    signal buffer_11_we0_local : STD_LOGIC;
    signal buffer_11_ce0_local : STD_LOGIC;
    signal buffer_10_we1_local : STD_LOGIC;
    signal buffer_10_d1_local : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_10_ce1_local : STD_LOGIC;
    signal buffer_10_we0_local : STD_LOGIC;
    signal buffer_10_ce0_local : STD_LOGIC;
    signal buffer_9_we1_local : STD_LOGIC;
    signal buffer_9_d1_local : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_9_ce1_local : STD_LOGIC;
    signal buffer_9_we0_local : STD_LOGIC;
    signal buffer_9_ce0_local : STD_LOGIC;
    signal buffer_8_we1_local : STD_LOGIC;
    signal buffer_8_d1_local : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_8_ce1_local : STD_LOGIC;
    signal buffer_8_we0_local : STD_LOGIC;
    signal buffer_8_ce0_local : STD_LOGIC;
    signal buffer_7_we1_local : STD_LOGIC;
    signal buffer_7_d1_local : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_7_ce1_local : STD_LOGIC;
    signal buffer_7_we0_local : STD_LOGIC;
    signal buffer_7_ce0_local : STD_LOGIC;
    signal buffer_6_we1_local : STD_LOGIC;
    signal buffer_6_d1_local : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_6_ce1_local : STD_LOGIC;
    signal buffer_6_we0_local : STD_LOGIC;
    signal buffer_6_ce0_local : STD_LOGIC;
    signal buffer_5_we1_local : STD_LOGIC;
    signal buffer_5_d1_local : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_5_ce1_local : STD_LOGIC;
    signal buffer_5_we0_local : STD_LOGIC;
    signal buffer_5_ce0_local : STD_LOGIC;
    signal buffer_4_we1_local : STD_LOGIC;
    signal buffer_4_d1_local : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_4_ce1_local : STD_LOGIC;
    signal buffer_4_we0_local : STD_LOGIC;
    signal buffer_4_ce0_local : STD_LOGIC;
    signal buffer_3_we1_local : STD_LOGIC;
    signal buffer_3_d1_local : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_3_ce1_local : STD_LOGIC;
    signal buffer_3_we0_local : STD_LOGIC;
    signal buffer_3_ce0_local : STD_LOGIC;
    signal buffer_2_we1_local : STD_LOGIC;
    signal buffer_2_d1_local : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_2_ce1_local : STD_LOGIC;
    signal buffer_2_we0_local : STD_LOGIC;
    signal buffer_2_ce0_local : STD_LOGIC;
    signal buffer_1_we1_local : STD_LOGIC;
    signal buffer_1_d1_local : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_1_ce1_local : STD_LOGIC;
    signal buffer_1_we0_local : STD_LOGIC;
    signal buffer_1_ce0_local : STD_LOGIC;
    signal buffer_r_we1_local : STD_LOGIC;
    signal buffer_r_d1_local : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_r_ce1_local : STD_LOGIC;
    signal buffer_r_we0_local : STD_LOGIC;
    signal buffer_r_ce0_local : STD_LOGIC;
    signal buffer_15_we1_local : STD_LOGIC;
    signal buffer_15_d1_local : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_15_ce1_local : STD_LOGIC;
    signal buffer_15_we0_local : STD_LOGIC;
    signal buffer_15_ce0_local : STD_LOGIC;
    signal lshr_ln4_fu_556_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_906 : BOOLEAN;
    signal ap_condition_910 : BOOLEAN;
    signal ap_condition_913 : BOOLEAN;
    signal ap_condition_916 : BOOLEAN;
    signal ap_condition_919 : BOOLEAN;
    signal ap_condition_922 : BOOLEAN;
    signal ap_condition_925 : BOOLEAN;
    signal ap_condition_928 : BOOLEAN;
    signal ap_condition_931 : BOOLEAN;
    signal ap_condition_934 : BOOLEAN;
    signal ap_condition_937 : BOOLEAN;
    signal ap_condition_940 : BOOLEAN;
    signal ap_condition_943 : BOOLEAN;
    signal ap_condition_946 : BOOLEAN;
    signal ap_condition_949 : BOOLEAN;
    signal ap_condition_952 : BOOLEAN;
    signal ap_condition_955 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component sha256Accel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component sha256Accel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0)) then 
                    ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    addSize_1_fu_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    addSize_1_fu_130 <= addSize;
                elsif ((ap_const_boolean_1 = ap_condition_906)) then 
                    addSize_1_fu_130 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    counter_1_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    counter_1_fu_122 <= counter;
                elsif (((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    counter_1_fu_122 <= counter_4_fu_596_p2;
                end if;
            end if; 
        end if;
    end process;

    j_fu_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_126 <= ap_const_lv9_0;
                elsif (((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    j_fu_126 <= add_ln12_fu_545_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                buffer_10_addr_reg_709 <= zext_ln4_fu_566_p1(5 - 1 downto 0);
                buffer_11_addr_reg_714 <= zext_ln4_fu_566_p1(5 - 1 downto 0);
                buffer_12_addr_reg_719 <= zext_ln4_fu_566_p1(5 - 1 downto 0);
                buffer_13_addr_reg_724 <= zext_ln4_fu_566_p1(5 - 1 downto 0);
                buffer_14_addr_reg_729 <= zext_ln4_fu_566_p1(5 - 1 downto 0);
                buffer_15_addr_reg_734 <= zext_ln4_fu_566_p1(5 - 1 downto 0);
                buffer_1_addr_reg_664 <= zext_ln4_fu_566_p1(5 - 1 downto 0);
                buffer_2_addr_reg_669 <= zext_ln4_fu_566_p1(5 - 1 downto 0);
                buffer_3_addr_reg_674 <= zext_ln4_fu_566_p1(5 - 1 downto 0);
                buffer_4_addr_reg_679 <= zext_ln4_fu_566_p1(5 - 1 downto 0);
                buffer_5_addr_reg_684 <= zext_ln4_fu_566_p1(5 - 1 downto 0);
                buffer_6_addr_reg_689 <= zext_ln4_fu_566_p1(5 - 1 downto 0);
                buffer_7_addr_reg_694 <= zext_ln4_fu_566_p1(5 - 1 downto 0);
                buffer_8_addr_reg_699 <= zext_ln4_fu_566_p1(5 - 1 downto 0);
                buffer_9_addr_reg_704 <= zext_ln4_fu_566_p1(5 - 1 downto 0);
                buffer_addr_reg_659 <= zext_ln4_fu_566_p1(5 - 1 downto 0);
                icmp_ln13_reg_655 <= icmp_ln13_fu_586_p2;
                icmp_ln15_reg_739 <= icmp_ln15_fu_591_p2;
                trunc_ln12_reg_651 <= trunc_ln12_fu_551_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    addSize_1_out <= addSize_1_fu_130;

    addSize_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln12_fu_539_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln12_fu_539_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            addSize_1_out_ap_vld <= ap_const_logic_1;
        else 
            addSize_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add_ln12_fu_545_p2 <= std_logic_vector(unsigned(j_fu_126) + unsigned(ap_const_lv9_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_state3_pp0_stage0_iter2_grp1)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2_grp1));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_state3_pp0_stage0_iter2_grp1)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2_grp1));
    end process;

        ap_block_pp0_stage0_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_state3_pp0_stage0_iter2_grp1)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2_grp1));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter2_grp1_assign_proc : process(bitstream_empty_n, icmp_ln13_reg_655)
    begin
                ap_block_state3_pp0_stage0_iter2_grp1 <= ((icmp_ln13_reg_655 = ap_const_lv1_1) and (bitstream_empty_n = ap_const_logic_0));
    end process;


    ap_condition_906_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln13_reg_655, icmp_ln15_reg_739)
    begin
                ap_condition_906 <= ((icmp_ln13_reg_655 = ap_const_lv1_0) and (icmp_ln15_reg_739 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_910_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, ap_block_pp0_stage0)
    begin
                ap_condition_910 <= ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_913_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, ap_block_pp0_stage0)
    begin
                ap_condition_913 <= ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_916_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, ap_block_pp0_stage0)
    begin
                ap_condition_916 <= ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_919_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, ap_block_pp0_stage0)
    begin
                ap_condition_919 <= ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_922_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, ap_block_pp0_stage0)
    begin
                ap_condition_922 <= ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_925_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, ap_block_pp0_stage0)
    begin
                ap_condition_925 <= ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_928_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, ap_block_pp0_stage0)
    begin
                ap_condition_928 <= ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_931_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, ap_block_pp0_stage0)
    begin
                ap_condition_931 <= ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_934_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, ap_block_pp0_stage0)
    begin
                ap_condition_934 <= ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_937_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, ap_block_pp0_stage0)
    begin
                ap_condition_937 <= ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_940_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, ap_block_pp0_stage0)
    begin
                ap_condition_940 <= ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_943_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, ap_block_pp0_stage0)
    begin
                ap_condition_943 <= ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_946_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, ap_block_pp0_stage0)
    begin
                ap_condition_946 <= ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_949_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, ap_block_pp0_stage0)
    begin
                ap_condition_949 <= ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_952_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, ap_block_pp0_stage0)
    begin
                ap_condition_952 <= ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_955_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, ap_block_pp0_stage0)
    begin
                ap_condition_955 <= ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln12_fu_539_p2)
    begin
        if (((icmp_ln12_fu_539_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    bitstream_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, bitstream_empty_n, icmp_ln13_reg_655, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (icmp_ln13_reg_655 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            bitstream_blk_n <= bitstream_empty_n;
        else 
            bitstream_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    bitstream_read_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln13_reg_655, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (icmp_ln13_reg_655 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            bitstream_read <= ap_const_logic_1;
        else 
            bitstream_read <= ap_const_logic_0;
        end if; 
    end process;

    buffer_10_address0 <= buffer_10_addr_reg_709;
    buffer_10_address1 <= zext_ln4_fu_566_p1(5 - 1 downto 0);
    buffer_10_ce0 <= buffer_10_ce0_local;

    buffer_10_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buffer_10_ce0_local <= ap_const_logic_1;
        else 
            buffer_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_10_ce1 <= buffer_10_ce1_local;

    buffer_10_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, ap_block_pp0_stage0_11001, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, icmp_ln15_fu_591_p2)
    begin
        if ((((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_1) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buffer_10_ce1_local <= ap_const_logic_1;
        else 
            buffer_10_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_10_d0 <= bitstream_dout;
    buffer_10_d1 <= buffer_10_d1_local;

    buffer_10_d1_local_assign_proc : process(icmp_ln15_fu_591_p2, ap_condition_910)
    begin
        if ((ap_const_boolean_1 = ap_condition_910)) then
            if ((icmp_ln15_fu_591_p2 = ap_const_lv1_1)) then 
                buffer_10_d1_local <= ap_const_lv1_1;
            elsif ((icmp_ln15_fu_591_p2 = ap_const_lv1_0)) then 
                buffer_10_d1_local <= ap_const_lv1_0;
            else 
                buffer_10_d1_local <= "X";
            end if;
        else 
            buffer_10_d1_local <= "X";
        end if; 
    end process;

    buffer_10_we0 <= buffer_10_we0_local;

    buffer_10_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln13_reg_655, trunc_ln12_reg_651, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (icmp_ln13_reg_655 = ap_const_lv1_1) and (trunc_ln12_reg_651 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buffer_10_we0_local <= ap_const_logic_1;
        else 
            buffer_10_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_10_we1 <= buffer_10_we1_local;

    buffer_10_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, ap_block_pp0_stage0_11001, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, icmp_ln15_fu_591_p2)
    begin
        if ((((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_1) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buffer_10_we1_local <= ap_const_logic_1;
        else 
            buffer_10_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_11_address0 <= buffer_11_addr_reg_714;
    buffer_11_address1 <= zext_ln4_fu_566_p1(5 - 1 downto 0);
    buffer_11_ce0 <= buffer_11_ce0_local;

    buffer_11_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buffer_11_ce0_local <= ap_const_logic_1;
        else 
            buffer_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_11_ce1 <= buffer_11_ce1_local;

    buffer_11_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, ap_block_pp0_stage0_11001, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, icmp_ln15_fu_591_p2)
    begin
        if ((((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_1) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buffer_11_ce1_local <= ap_const_logic_1;
        else 
            buffer_11_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_11_d0 <= bitstream_dout;
    buffer_11_d1 <= buffer_11_d1_local;

    buffer_11_d1_local_assign_proc : process(icmp_ln15_fu_591_p2, ap_condition_913)
    begin
        if ((ap_const_boolean_1 = ap_condition_913)) then
            if ((icmp_ln15_fu_591_p2 = ap_const_lv1_1)) then 
                buffer_11_d1_local <= ap_const_lv1_1;
            elsif ((icmp_ln15_fu_591_p2 = ap_const_lv1_0)) then 
                buffer_11_d1_local <= ap_const_lv1_0;
            else 
                buffer_11_d1_local <= "X";
            end if;
        else 
            buffer_11_d1_local <= "X";
        end if; 
    end process;

    buffer_11_we0 <= buffer_11_we0_local;

    buffer_11_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln13_reg_655, trunc_ln12_reg_651, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (icmp_ln13_reg_655 = ap_const_lv1_1) and (trunc_ln12_reg_651 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buffer_11_we0_local <= ap_const_logic_1;
        else 
            buffer_11_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_11_we1 <= buffer_11_we1_local;

    buffer_11_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, ap_block_pp0_stage0_11001, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, icmp_ln15_fu_591_p2)
    begin
        if ((((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_1) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buffer_11_we1_local <= ap_const_logic_1;
        else 
            buffer_11_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_12_address0 <= buffer_12_addr_reg_719;
    buffer_12_address1 <= zext_ln4_fu_566_p1(5 - 1 downto 0);
    buffer_12_ce0 <= buffer_12_ce0_local;

    buffer_12_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buffer_12_ce0_local <= ap_const_logic_1;
        else 
            buffer_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_12_ce1 <= buffer_12_ce1_local;

    buffer_12_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, ap_block_pp0_stage0_11001, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, icmp_ln15_fu_591_p2)
    begin
        if ((((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_1) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buffer_12_ce1_local <= ap_const_logic_1;
        else 
            buffer_12_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_12_d0 <= bitstream_dout;
    buffer_12_d1 <= buffer_12_d1_local;

    buffer_12_d1_local_assign_proc : process(icmp_ln15_fu_591_p2, ap_condition_916)
    begin
        if ((ap_const_boolean_1 = ap_condition_916)) then
            if ((icmp_ln15_fu_591_p2 = ap_const_lv1_1)) then 
                buffer_12_d1_local <= ap_const_lv1_1;
            elsif ((icmp_ln15_fu_591_p2 = ap_const_lv1_0)) then 
                buffer_12_d1_local <= ap_const_lv1_0;
            else 
                buffer_12_d1_local <= "X";
            end if;
        else 
            buffer_12_d1_local <= "X";
        end if; 
    end process;

    buffer_12_we0 <= buffer_12_we0_local;

    buffer_12_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln13_reg_655, trunc_ln12_reg_651, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (icmp_ln13_reg_655 = ap_const_lv1_1) and (trunc_ln12_reg_651 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buffer_12_we0_local <= ap_const_logic_1;
        else 
            buffer_12_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_12_we1 <= buffer_12_we1_local;

    buffer_12_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, ap_block_pp0_stage0_11001, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, icmp_ln15_fu_591_p2)
    begin
        if ((((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_1) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buffer_12_we1_local <= ap_const_logic_1;
        else 
            buffer_12_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_13_address0 <= buffer_13_addr_reg_724;
    buffer_13_address1 <= zext_ln4_fu_566_p1(5 - 1 downto 0);
    buffer_13_ce0 <= buffer_13_ce0_local;

    buffer_13_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buffer_13_ce0_local <= ap_const_logic_1;
        else 
            buffer_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_13_ce1 <= buffer_13_ce1_local;

    buffer_13_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, ap_block_pp0_stage0_11001, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, icmp_ln15_fu_591_p2)
    begin
        if ((((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_1) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buffer_13_ce1_local <= ap_const_logic_1;
        else 
            buffer_13_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_13_d0 <= bitstream_dout;
    buffer_13_d1 <= buffer_13_d1_local;

    buffer_13_d1_local_assign_proc : process(icmp_ln15_fu_591_p2, ap_condition_919)
    begin
        if ((ap_const_boolean_1 = ap_condition_919)) then
            if ((icmp_ln15_fu_591_p2 = ap_const_lv1_1)) then 
                buffer_13_d1_local <= ap_const_lv1_1;
            elsif ((icmp_ln15_fu_591_p2 = ap_const_lv1_0)) then 
                buffer_13_d1_local <= ap_const_lv1_0;
            else 
                buffer_13_d1_local <= "X";
            end if;
        else 
            buffer_13_d1_local <= "X";
        end if; 
    end process;

    buffer_13_we0 <= buffer_13_we0_local;

    buffer_13_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln13_reg_655, trunc_ln12_reg_651, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (icmp_ln13_reg_655 = ap_const_lv1_1) and (trunc_ln12_reg_651 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buffer_13_we0_local <= ap_const_logic_1;
        else 
            buffer_13_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_13_we1 <= buffer_13_we1_local;

    buffer_13_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, ap_block_pp0_stage0_11001, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, icmp_ln15_fu_591_p2)
    begin
        if ((((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_1) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_D) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buffer_13_we1_local <= ap_const_logic_1;
        else 
            buffer_13_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_14_address0 <= buffer_14_addr_reg_729;
    buffer_14_address1 <= zext_ln4_fu_566_p1(5 - 1 downto 0);
    buffer_14_ce0 <= buffer_14_ce0_local;

    buffer_14_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buffer_14_ce0_local <= ap_const_logic_1;
        else 
            buffer_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_14_ce1 <= buffer_14_ce1_local;

    buffer_14_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, ap_block_pp0_stage0_11001, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, icmp_ln15_fu_591_p2)
    begin
        if ((((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_1) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buffer_14_ce1_local <= ap_const_logic_1;
        else 
            buffer_14_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_14_d0 <= bitstream_dout;
    buffer_14_d1 <= buffer_14_d1_local;

    buffer_14_d1_local_assign_proc : process(icmp_ln15_fu_591_p2, ap_condition_922)
    begin
        if ((ap_const_boolean_1 = ap_condition_922)) then
            if ((icmp_ln15_fu_591_p2 = ap_const_lv1_1)) then 
                buffer_14_d1_local <= ap_const_lv1_1;
            elsif ((icmp_ln15_fu_591_p2 = ap_const_lv1_0)) then 
                buffer_14_d1_local <= ap_const_lv1_0;
            else 
                buffer_14_d1_local <= "X";
            end if;
        else 
            buffer_14_d1_local <= "X";
        end if; 
    end process;

    buffer_14_we0 <= buffer_14_we0_local;

    buffer_14_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln13_reg_655, trunc_ln12_reg_651, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (icmp_ln13_reg_655 = ap_const_lv1_1) and (trunc_ln12_reg_651 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buffer_14_we0_local <= ap_const_logic_1;
        else 
            buffer_14_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_14_we1 <= buffer_14_we1_local;

    buffer_14_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, ap_block_pp0_stage0_11001, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, icmp_ln15_fu_591_p2)
    begin
        if ((((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_1) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_E) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buffer_14_we1_local <= ap_const_logic_1;
        else 
            buffer_14_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_15_address0 <= buffer_15_addr_reg_734;
    buffer_15_address1 <= zext_ln4_fu_566_p1(5 - 1 downto 0);
    buffer_15_ce0 <= buffer_15_ce0_local;

    buffer_15_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buffer_15_ce0_local <= ap_const_logic_1;
        else 
            buffer_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_15_ce1 <= buffer_15_ce1_local;

    buffer_15_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, ap_block_pp0_stage0_11001, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, icmp_ln15_fu_591_p2)
    begin
        if ((((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_1) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buffer_15_ce1_local <= ap_const_logic_1;
        else 
            buffer_15_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_15_d0 <= bitstream_dout;
    buffer_15_d1 <= buffer_15_d1_local;

    buffer_15_d1_local_assign_proc : process(icmp_ln15_fu_591_p2, ap_condition_925)
    begin
        if ((ap_const_boolean_1 = ap_condition_925)) then
            if ((icmp_ln15_fu_591_p2 = ap_const_lv1_1)) then 
                buffer_15_d1_local <= ap_const_lv1_1;
            elsif ((icmp_ln15_fu_591_p2 = ap_const_lv1_0)) then 
                buffer_15_d1_local <= ap_const_lv1_0;
            else 
                buffer_15_d1_local <= "X";
            end if;
        else 
            buffer_15_d1_local <= "X";
        end if; 
    end process;

    buffer_15_we0 <= buffer_15_we0_local;

    buffer_15_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln13_reg_655, trunc_ln12_reg_651, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (icmp_ln13_reg_655 = ap_const_lv1_1) and (trunc_ln12_reg_651 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buffer_15_we0_local <= ap_const_logic_1;
        else 
            buffer_15_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_15_we1 <= buffer_15_we1_local;

    buffer_15_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, ap_block_pp0_stage0_11001, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, icmp_ln15_fu_591_p2)
    begin
        if ((((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_1) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buffer_15_we1_local <= ap_const_logic_1;
        else 
            buffer_15_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_1_address0 <= buffer_1_addr_reg_664;
    buffer_1_address1 <= zext_ln4_fu_566_p1(5 - 1 downto 0);
    buffer_1_ce0 <= buffer_1_ce0_local;

    buffer_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buffer_1_ce0_local <= ap_const_logic_1;
        else 
            buffer_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_1_ce1 <= buffer_1_ce1_local;

    buffer_1_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, ap_block_pp0_stage0_11001, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, icmp_ln15_fu_591_p2)
    begin
        if ((((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_1) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buffer_1_ce1_local <= ap_const_logic_1;
        else 
            buffer_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_1_d0 <= bitstream_dout;
    buffer_1_d1 <= buffer_1_d1_local;

    buffer_1_d1_local_assign_proc : process(icmp_ln15_fu_591_p2, ap_condition_928)
    begin
        if ((ap_const_boolean_1 = ap_condition_928)) then
            if ((icmp_ln15_fu_591_p2 = ap_const_lv1_1)) then 
                buffer_1_d1_local <= ap_const_lv1_1;
            elsif ((icmp_ln15_fu_591_p2 = ap_const_lv1_0)) then 
                buffer_1_d1_local <= ap_const_lv1_0;
            else 
                buffer_1_d1_local <= "X";
            end if;
        else 
            buffer_1_d1_local <= "X";
        end if; 
    end process;

    buffer_1_we0 <= buffer_1_we0_local;

    buffer_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln13_reg_655, trunc_ln12_reg_651, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (icmp_ln13_reg_655 = ap_const_lv1_1) and (trunc_ln12_reg_651 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buffer_1_we0_local <= ap_const_logic_1;
        else 
            buffer_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_1_we1 <= buffer_1_we1_local;

    buffer_1_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, ap_block_pp0_stage0_11001, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, icmp_ln15_fu_591_p2)
    begin
        if ((((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_1) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buffer_1_we1_local <= ap_const_logic_1;
        else 
            buffer_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_2_address0 <= buffer_2_addr_reg_669;
    buffer_2_address1 <= zext_ln4_fu_566_p1(5 - 1 downto 0);
    buffer_2_ce0 <= buffer_2_ce0_local;

    buffer_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buffer_2_ce0_local <= ap_const_logic_1;
        else 
            buffer_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_2_ce1 <= buffer_2_ce1_local;

    buffer_2_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, ap_block_pp0_stage0_11001, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, icmp_ln15_fu_591_p2)
    begin
        if ((((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_1) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buffer_2_ce1_local <= ap_const_logic_1;
        else 
            buffer_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_2_d0 <= bitstream_dout;
    buffer_2_d1 <= buffer_2_d1_local;

    buffer_2_d1_local_assign_proc : process(icmp_ln15_fu_591_p2, ap_condition_931)
    begin
        if ((ap_const_boolean_1 = ap_condition_931)) then
            if ((icmp_ln15_fu_591_p2 = ap_const_lv1_1)) then 
                buffer_2_d1_local <= ap_const_lv1_1;
            elsif ((icmp_ln15_fu_591_p2 = ap_const_lv1_0)) then 
                buffer_2_d1_local <= ap_const_lv1_0;
            else 
                buffer_2_d1_local <= "X";
            end if;
        else 
            buffer_2_d1_local <= "X";
        end if; 
    end process;

    buffer_2_we0 <= buffer_2_we0_local;

    buffer_2_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln13_reg_655, trunc_ln12_reg_651, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (icmp_ln13_reg_655 = ap_const_lv1_1) and (trunc_ln12_reg_651 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buffer_2_we0_local <= ap_const_logic_1;
        else 
            buffer_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_2_we1 <= buffer_2_we1_local;

    buffer_2_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, ap_block_pp0_stage0_11001, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, icmp_ln15_fu_591_p2)
    begin
        if ((((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_1) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buffer_2_we1_local <= ap_const_logic_1;
        else 
            buffer_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_3_address0 <= buffer_3_addr_reg_674;
    buffer_3_address1 <= zext_ln4_fu_566_p1(5 - 1 downto 0);
    buffer_3_ce0 <= buffer_3_ce0_local;

    buffer_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buffer_3_ce0_local <= ap_const_logic_1;
        else 
            buffer_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_3_ce1 <= buffer_3_ce1_local;

    buffer_3_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, ap_block_pp0_stage0_11001, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, icmp_ln15_fu_591_p2)
    begin
        if ((((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_1) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buffer_3_ce1_local <= ap_const_logic_1;
        else 
            buffer_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_3_d0 <= bitstream_dout;
    buffer_3_d1 <= buffer_3_d1_local;

    buffer_3_d1_local_assign_proc : process(icmp_ln15_fu_591_p2, ap_condition_934)
    begin
        if ((ap_const_boolean_1 = ap_condition_934)) then
            if ((icmp_ln15_fu_591_p2 = ap_const_lv1_1)) then 
                buffer_3_d1_local <= ap_const_lv1_1;
            elsif ((icmp_ln15_fu_591_p2 = ap_const_lv1_0)) then 
                buffer_3_d1_local <= ap_const_lv1_0;
            else 
                buffer_3_d1_local <= "X";
            end if;
        else 
            buffer_3_d1_local <= "X";
        end if; 
    end process;

    buffer_3_we0 <= buffer_3_we0_local;

    buffer_3_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln13_reg_655, trunc_ln12_reg_651, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (icmp_ln13_reg_655 = ap_const_lv1_1) and (trunc_ln12_reg_651 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buffer_3_we0_local <= ap_const_logic_1;
        else 
            buffer_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_3_we1 <= buffer_3_we1_local;

    buffer_3_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, ap_block_pp0_stage0_11001, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, icmp_ln15_fu_591_p2)
    begin
        if ((((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_1) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buffer_3_we1_local <= ap_const_logic_1;
        else 
            buffer_3_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_4_address0 <= buffer_4_addr_reg_679;
    buffer_4_address1 <= zext_ln4_fu_566_p1(5 - 1 downto 0);
    buffer_4_ce0 <= buffer_4_ce0_local;

    buffer_4_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buffer_4_ce0_local <= ap_const_logic_1;
        else 
            buffer_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_4_ce1 <= buffer_4_ce1_local;

    buffer_4_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, ap_block_pp0_stage0_11001, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, icmp_ln15_fu_591_p2)
    begin
        if ((((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_1) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buffer_4_ce1_local <= ap_const_logic_1;
        else 
            buffer_4_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_4_d0 <= bitstream_dout;
    buffer_4_d1 <= buffer_4_d1_local;

    buffer_4_d1_local_assign_proc : process(icmp_ln15_fu_591_p2, ap_condition_937)
    begin
        if ((ap_const_boolean_1 = ap_condition_937)) then
            if ((icmp_ln15_fu_591_p2 = ap_const_lv1_1)) then 
                buffer_4_d1_local <= ap_const_lv1_1;
            elsif ((icmp_ln15_fu_591_p2 = ap_const_lv1_0)) then 
                buffer_4_d1_local <= ap_const_lv1_0;
            else 
                buffer_4_d1_local <= "X";
            end if;
        else 
            buffer_4_d1_local <= "X";
        end if; 
    end process;

    buffer_4_we0 <= buffer_4_we0_local;

    buffer_4_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln13_reg_655, trunc_ln12_reg_651, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (icmp_ln13_reg_655 = ap_const_lv1_1) and (trunc_ln12_reg_651 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buffer_4_we0_local <= ap_const_logic_1;
        else 
            buffer_4_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_4_we1 <= buffer_4_we1_local;

    buffer_4_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, ap_block_pp0_stage0_11001, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, icmp_ln15_fu_591_p2)
    begin
        if ((((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_1) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buffer_4_we1_local <= ap_const_logic_1;
        else 
            buffer_4_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_5_address0 <= buffer_5_addr_reg_684;
    buffer_5_address1 <= zext_ln4_fu_566_p1(5 - 1 downto 0);
    buffer_5_ce0 <= buffer_5_ce0_local;

    buffer_5_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buffer_5_ce0_local <= ap_const_logic_1;
        else 
            buffer_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_5_ce1 <= buffer_5_ce1_local;

    buffer_5_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, ap_block_pp0_stage0_11001, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, icmp_ln15_fu_591_p2)
    begin
        if ((((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_1) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buffer_5_ce1_local <= ap_const_logic_1;
        else 
            buffer_5_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_5_d0 <= bitstream_dout;
    buffer_5_d1 <= buffer_5_d1_local;

    buffer_5_d1_local_assign_proc : process(icmp_ln15_fu_591_p2, ap_condition_940)
    begin
        if ((ap_const_boolean_1 = ap_condition_940)) then
            if ((icmp_ln15_fu_591_p2 = ap_const_lv1_1)) then 
                buffer_5_d1_local <= ap_const_lv1_1;
            elsif ((icmp_ln15_fu_591_p2 = ap_const_lv1_0)) then 
                buffer_5_d1_local <= ap_const_lv1_0;
            else 
                buffer_5_d1_local <= "X";
            end if;
        else 
            buffer_5_d1_local <= "X";
        end if; 
    end process;

    buffer_5_we0 <= buffer_5_we0_local;

    buffer_5_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln13_reg_655, trunc_ln12_reg_651, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (icmp_ln13_reg_655 = ap_const_lv1_1) and (trunc_ln12_reg_651 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buffer_5_we0_local <= ap_const_logic_1;
        else 
            buffer_5_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_5_we1 <= buffer_5_we1_local;

    buffer_5_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, ap_block_pp0_stage0_11001, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, icmp_ln15_fu_591_p2)
    begin
        if ((((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_1) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buffer_5_we1_local <= ap_const_logic_1;
        else 
            buffer_5_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_6_address0 <= buffer_6_addr_reg_689;
    buffer_6_address1 <= zext_ln4_fu_566_p1(5 - 1 downto 0);
    buffer_6_ce0 <= buffer_6_ce0_local;

    buffer_6_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buffer_6_ce0_local <= ap_const_logic_1;
        else 
            buffer_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_6_ce1 <= buffer_6_ce1_local;

    buffer_6_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, ap_block_pp0_stage0_11001, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, icmp_ln15_fu_591_p2)
    begin
        if ((((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_1) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buffer_6_ce1_local <= ap_const_logic_1;
        else 
            buffer_6_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_6_d0 <= bitstream_dout;
    buffer_6_d1 <= buffer_6_d1_local;

    buffer_6_d1_local_assign_proc : process(icmp_ln15_fu_591_p2, ap_condition_943)
    begin
        if ((ap_const_boolean_1 = ap_condition_943)) then
            if ((icmp_ln15_fu_591_p2 = ap_const_lv1_1)) then 
                buffer_6_d1_local <= ap_const_lv1_1;
            elsif ((icmp_ln15_fu_591_p2 = ap_const_lv1_0)) then 
                buffer_6_d1_local <= ap_const_lv1_0;
            else 
                buffer_6_d1_local <= "X";
            end if;
        else 
            buffer_6_d1_local <= "X";
        end if; 
    end process;

    buffer_6_we0 <= buffer_6_we0_local;

    buffer_6_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln13_reg_655, trunc_ln12_reg_651, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (icmp_ln13_reg_655 = ap_const_lv1_1) and (trunc_ln12_reg_651 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buffer_6_we0_local <= ap_const_logic_1;
        else 
            buffer_6_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_6_we1 <= buffer_6_we1_local;

    buffer_6_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, ap_block_pp0_stage0_11001, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, icmp_ln15_fu_591_p2)
    begin
        if ((((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_1) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buffer_6_we1_local <= ap_const_logic_1;
        else 
            buffer_6_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_7_address0 <= buffer_7_addr_reg_694;
    buffer_7_address1 <= zext_ln4_fu_566_p1(5 - 1 downto 0);
    buffer_7_ce0 <= buffer_7_ce0_local;

    buffer_7_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buffer_7_ce0_local <= ap_const_logic_1;
        else 
            buffer_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_7_ce1 <= buffer_7_ce1_local;

    buffer_7_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, ap_block_pp0_stage0_11001, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, icmp_ln15_fu_591_p2)
    begin
        if ((((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_1) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buffer_7_ce1_local <= ap_const_logic_1;
        else 
            buffer_7_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_7_d0 <= bitstream_dout;
    buffer_7_d1 <= buffer_7_d1_local;

    buffer_7_d1_local_assign_proc : process(icmp_ln15_fu_591_p2, ap_condition_946)
    begin
        if ((ap_const_boolean_1 = ap_condition_946)) then
            if ((icmp_ln15_fu_591_p2 = ap_const_lv1_1)) then 
                buffer_7_d1_local <= ap_const_lv1_1;
            elsif ((icmp_ln15_fu_591_p2 = ap_const_lv1_0)) then 
                buffer_7_d1_local <= ap_const_lv1_0;
            else 
                buffer_7_d1_local <= "X";
            end if;
        else 
            buffer_7_d1_local <= "X";
        end if; 
    end process;

    buffer_7_we0 <= buffer_7_we0_local;

    buffer_7_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln13_reg_655, trunc_ln12_reg_651, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (icmp_ln13_reg_655 = ap_const_lv1_1) and (trunc_ln12_reg_651 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buffer_7_we0_local <= ap_const_logic_1;
        else 
            buffer_7_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_7_we1 <= buffer_7_we1_local;

    buffer_7_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, ap_block_pp0_stage0_11001, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, icmp_ln15_fu_591_p2)
    begin
        if ((((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_1) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buffer_7_we1_local <= ap_const_logic_1;
        else 
            buffer_7_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_8_address0 <= buffer_8_addr_reg_699;
    buffer_8_address1 <= zext_ln4_fu_566_p1(5 - 1 downto 0);
    buffer_8_ce0 <= buffer_8_ce0_local;

    buffer_8_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buffer_8_ce0_local <= ap_const_logic_1;
        else 
            buffer_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_8_ce1 <= buffer_8_ce1_local;

    buffer_8_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, ap_block_pp0_stage0_11001, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, icmp_ln15_fu_591_p2)
    begin
        if ((((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_1) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buffer_8_ce1_local <= ap_const_logic_1;
        else 
            buffer_8_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_8_d0 <= bitstream_dout;
    buffer_8_d1 <= buffer_8_d1_local;

    buffer_8_d1_local_assign_proc : process(icmp_ln15_fu_591_p2, ap_condition_949)
    begin
        if ((ap_const_boolean_1 = ap_condition_949)) then
            if ((icmp_ln15_fu_591_p2 = ap_const_lv1_1)) then 
                buffer_8_d1_local <= ap_const_lv1_1;
            elsif ((icmp_ln15_fu_591_p2 = ap_const_lv1_0)) then 
                buffer_8_d1_local <= ap_const_lv1_0;
            else 
                buffer_8_d1_local <= "X";
            end if;
        else 
            buffer_8_d1_local <= "X";
        end if; 
    end process;

    buffer_8_we0 <= buffer_8_we0_local;

    buffer_8_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln13_reg_655, trunc_ln12_reg_651, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (icmp_ln13_reg_655 = ap_const_lv1_1) and (trunc_ln12_reg_651 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buffer_8_we0_local <= ap_const_logic_1;
        else 
            buffer_8_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_8_we1 <= buffer_8_we1_local;

    buffer_8_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, ap_block_pp0_stage0_11001, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, icmp_ln15_fu_591_p2)
    begin
        if ((((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_1) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buffer_8_we1_local <= ap_const_logic_1;
        else 
            buffer_8_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_9_address0 <= buffer_9_addr_reg_704;
    buffer_9_address1 <= zext_ln4_fu_566_p1(5 - 1 downto 0);
    buffer_9_ce0 <= buffer_9_ce0_local;

    buffer_9_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buffer_9_ce0_local <= ap_const_logic_1;
        else 
            buffer_9_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_9_ce1 <= buffer_9_ce1_local;

    buffer_9_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, ap_block_pp0_stage0_11001, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, icmp_ln15_fu_591_p2)
    begin
        if ((((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_1) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buffer_9_ce1_local <= ap_const_logic_1;
        else 
            buffer_9_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_9_d0 <= bitstream_dout;
    buffer_9_d1 <= buffer_9_d1_local;

    buffer_9_d1_local_assign_proc : process(icmp_ln15_fu_591_p2, ap_condition_952)
    begin
        if ((ap_const_boolean_1 = ap_condition_952)) then
            if ((icmp_ln15_fu_591_p2 = ap_const_lv1_1)) then 
                buffer_9_d1_local <= ap_const_lv1_1;
            elsif ((icmp_ln15_fu_591_p2 = ap_const_lv1_0)) then 
                buffer_9_d1_local <= ap_const_lv1_0;
            else 
                buffer_9_d1_local <= "X";
            end if;
        else 
            buffer_9_d1_local <= "X";
        end if; 
    end process;

    buffer_9_we0 <= buffer_9_we0_local;

    buffer_9_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln13_reg_655, trunc_ln12_reg_651, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (icmp_ln13_reg_655 = ap_const_lv1_1) and (trunc_ln12_reg_651 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buffer_9_we0_local <= ap_const_logic_1;
        else 
            buffer_9_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_9_we1 <= buffer_9_we1_local;

    buffer_9_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, ap_block_pp0_stage0_11001, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, icmp_ln15_fu_591_p2)
    begin
        if ((((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_1) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buffer_9_we1_local <= ap_const_logic_1;
        else 
            buffer_9_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_r_address0 <= buffer_addr_reg_659;
    buffer_r_address1 <= zext_ln4_fu_566_p1(5 - 1 downto 0);
    buffer_r_ce0 <= buffer_r_ce0_local;

    buffer_r_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buffer_r_ce0_local <= ap_const_logic_1;
        else 
            buffer_r_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_r_ce1 <= buffer_r_ce1_local;

    buffer_r_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, ap_block_pp0_stage0_11001, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, icmp_ln15_fu_591_p2)
    begin
        if ((((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_1) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buffer_r_ce1_local <= ap_const_logic_1;
        else 
            buffer_r_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_r_d0 <= bitstream_dout;
    buffer_r_d1 <= buffer_r_d1_local;

    buffer_r_d1_local_assign_proc : process(icmp_ln15_fu_591_p2, ap_condition_955)
    begin
        if ((ap_const_boolean_1 = ap_condition_955)) then
            if ((icmp_ln15_fu_591_p2 = ap_const_lv1_1)) then 
                buffer_r_d1_local <= ap_const_lv1_1;
            elsif ((icmp_ln15_fu_591_p2 = ap_const_lv1_0)) then 
                buffer_r_d1_local <= ap_const_lv1_0;
            else 
                buffer_r_d1_local <= "X";
            end if;
        else 
            buffer_r_d1_local <= "X";
        end if; 
    end process;

    buffer_r_we0 <= buffer_r_we0_local;

    buffer_r_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln13_reg_655, trunc_ln12_reg_651, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (icmp_ln13_reg_655 = ap_const_lv1_1) and (trunc_ln12_reg_651 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buffer_r_we0_local <= ap_const_logic_1;
        else 
            buffer_r_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    buffer_r_we1 <= buffer_r_we1_local;

    buffer_r_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln12_fu_539_p2, ap_block_pp0_stage0_11001, trunc_ln12_fu_551_p1, icmp_ln13_fu_586_p2, icmp_ln15_fu_591_p2)
    begin
        if ((((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_1) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln12_fu_539_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln15_fu_591_p2 = ap_const_lv1_0) and (icmp_ln13_fu_586_p2 = ap_const_lv1_0) and (trunc_ln12_fu_551_p1 = ap_const_lv4_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buffer_r_we1_local <= ap_const_logic_1;
        else 
            buffer_r_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    counter_4_fu_596_p2 <= std_logic_vector(unsigned(counter_1_fu_122) + unsigned(ap_const_lv64_1));
    icmp_ln12_fu_539_p2 <= "1" when (j_fu_126 = ap_const_lv9_1C0) else "0";
    icmp_ln13_fu_586_p2 <= "1" when (unsigned(counter_1_fu_122) < unsigned(size)) else "0";
    icmp_ln15_fu_591_p2 <= "1" when (counter_1_fu_122 = size) else "0";
    lshr_ln4_fu_556_p4 <= j_fu_126(8 downto 4);
    trunc_ln12_fu_551_p1 <= j_fu_126(4 - 1 downto 0);
    zext_ln4_fu_566_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln4_fu_556_p4),64));
end behav;
