// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="decode_decode,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.265250,HLS_SYN_LAT=14570,HLS_SYN_TPT=14457,HLS_SYN_MEM=6,HLS_SYN_DSP=0,HLS_SYN_FF=216705,HLS_SYN_LUT=245803,HLS_VERSION=2022_1}" *)

module decode (
        full_in_AXI_TDATA,
        full_in_AXI_TKEEP,
        full_in_AXI_TSTRB,
        full_in_AXI_TUSER,
        full_in_AXI_TLAST,
        full_in_AXI_TID,
        full_in_AXI_TDEST,
        full_out_AXI_TDATA,
        full_out_AXI_TKEEP,
        full_out_AXI_TSTRB,
        full_out_AXI_TUSER,
        full_out_AXI_TLAST,
        full_out_AXI_TID,
        full_out_AXI_TDEST,
        ap_clk,
        ap_rst_n,
        full_in_AXI_TVALID,
        full_in_AXI_TREADY,
        ap_start,
        full_out_AXI_TVALID,
        full_out_AXI_TREADY,
        ap_done,
        ap_ready,
        ap_idle
);


input  [31:0] full_in_AXI_TDATA;
input  [3:0] full_in_AXI_TKEEP;
input  [3:0] full_in_AXI_TSTRB;
input  [1:0] full_in_AXI_TUSER;
input  [0:0] full_in_AXI_TLAST;
input  [4:0] full_in_AXI_TID;
input  [5:0] full_in_AXI_TDEST;
output  [31:0] full_out_AXI_TDATA;
output  [3:0] full_out_AXI_TKEEP;
output  [3:0] full_out_AXI_TSTRB;
output  [1:0] full_out_AXI_TUSER;
output  [0:0] full_out_AXI_TLAST;
output  [4:0] full_out_AXI_TID;
output  [5:0] full_out_AXI_TDEST;
input   ap_clk;
input   ap_rst_n;
input   full_in_AXI_TVALID;
output   full_in_AXI_TREADY;
input   ap_start;
output   full_out_AXI_TVALID;
input   full_out_AXI_TREADY;
output   ap_done;
output   ap_ready;
output   ap_idle;

 reg    ap_rst_n_inv;
wire    castIn_U0_ap_start;
wire    castIn_U0_ap_done;
wire    castIn_U0_ap_continue;
wire    castIn_U0_ap_idle;
wire    castIn_U0_ap_ready;
wire   [31:0] castIn_U0_full_in_float8_din;
wire    castIn_U0_full_in_float8_write;
wire    castIn_U0_start_out;
wire    castIn_U0_start_write;
wire    castIn_U0_full_in_AXI_TREADY;
wire    conv4_U0_ap_start;
wire    conv4_U0_ap_done;
wire    conv4_U0_ap_continue;
wire    conv4_U0_ap_idle;
wire    conv4_U0_ap_ready;
wire    conv4_U0_full_in_float8_read;
wire   [31:0] conv4_U0_conv4_out10_din;
wire    conv4_U0_conv4_out10_write;
wire    conv4_U0_start_out;
wire    conv4_U0_start_write;
wire    upsamp4_U0_ap_start;
wire    upsamp4_U0_ap_done;
wire    upsamp4_U0_ap_continue;
wire    upsamp4_U0_ap_idle;
wire    upsamp4_U0_ap_ready;
wire    upsamp4_U0_conv4_out10_read;
wire   [31:0] upsamp4_U0_upsamp4_out11_din;
wire    upsamp4_U0_upsamp4_out11_write;
wire    upsamp4_U0_start_out;
wire    upsamp4_U0_start_write;
wire    conv5_U0_ap_start;
wire    conv5_U0_ap_done;
wire    conv5_U0_ap_continue;
wire    conv5_U0_ap_idle;
wire    conv5_U0_ap_ready;
wire    conv5_U0_upsamp4_out11_read;
wire   [31:0] conv5_U0_conv5_out12_din;
wire    conv5_U0_conv5_out12_write;
wire    conv5_U0_start_out;
wire    conv5_U0_start_write;
wire    upsamp5_U0_ap_start;
wire    upsamp5_U0_ap_done;
wire    upsamp5_U0_ap_continue;
wire    upsamp5_U0_ap_idle;
wire    upsamp5_U0_ap_ready;
wire    upsamp5_U0_conv5_out12_read;
wire   [31:0] upsamp5_U0_upsamp5_out13_din;
wire    upsamp5_U0_upsamp5_out13_write;
wire    upsamp5_U0_start_out;
wire    upsamp5_U0_start_write;
wire    conv6_U0_ap_start;
wire    conv6_U0_ap_done;
wire    conv6_U0_ap_continue;
wire    conv6_U0_ap_idle;
wire    conv6_U0_ap_ready;
wire    conv6_U0_upsamp5_out13_read;
wire   [31:0] conv6_U0_conv6_out14_din;
wire    conv6_U0_conv6_out14_write;
wire    conv6_U0_start_out;
wire    conv6_U0_start_write;
wire    upsamp6_U0_ap_start;
wire    upsamp6_U0_ap_done;
wire    upsamp6_U0_ap_continue;
wire    upsamp6_U0_ap_idle;
wire    upsamp6_U0_ap_ready;
wire    upsamp6_U0_conv6_out14_read;
wire   [31:0] upsamp6_U0_upsamp6_out15_din;
wire    upsamp6_U0_upsamp6_out15_write;
wire    upsamp6_U0_start_out;
wire    upsamp6_U0_start_write;
wire    conv7_U0_ap_start;
wire    conv7_U0_ap_done;
wire    conv7_U0_ap_continue;
wire    conv7_U0_ap_idle;
wire    conv7_U0_ap_ready;
wire    conv7_U0_upsamp6_out15_read;
wire    conv7_U0_start_out;
wire    conv7_U0_start_write;
wire   [31:0] conv7_U0_full_out_float9_din;
wire    conv7_U0_full_out_float9_write;
wire    castOut_U0_ap_start;
wire    castOut_U0_ap_done;
wire    castOut_U0_ap_continue;
wire    castOut_U0_ap_idle;
wire    castOut_U0_ap_ready;
wire    castOut_U0_full_out_float9_read;
wire   [31:0] castOut_U0_full_out_AXI_TDATA;
wire    castOut_U0_full_out_AXI_TVALID;
wire   [3:0] castOut_U0_full_out_AXI_TKEEP;
wire   [3:0] castOut_U0_full_out_AXI_TSTRB;
wire   [1:0] castOut_U0_full_out_AXI_TUSER;
wire   [0:0] castOut_U0_full_out_AXI_TLAST;
wire   [4:0] castOut_U0_full_out_AXI_TID;
wire   [5:0] castOut_U0_full_out_AXI_TDEST;
wire    full_in_float_full_n;
wire   [31:0] full_in_float_dout;
wire   [1:0] full_in_float_num_data_valid;
wire   [1:0] full_in_float_fifo_cap;
wire    full_in_float_empty_n;
wire    conv4_out_full_n;
wire   [31:0] conv4_out_dout;
wire   [1:0] conv4_out_num_data_valid;
wire   [1:0] conv4_out_fifo_cap;
wire    conv4_out_empty_n;
wire    upsamp4_out_full_n;
wire   [31:0] upsamp4_out_dout;
wire   [1:0] upsamp4_out_num_data_valid;
wire   [1:0] upsamp4_out_fifo_cap;
wire    upsamp4_out_empty_n;
wire    conv5_out_full_n;
wire   [31:0] conv5_out_dout;
wire   [1:0] conv5_out_num_data_valid;
wire   [1:0] conv5_out_fifo_cap;
wire    conv5_out_empty_n;
wire    upsamp5_out_full_n;
wire   [31:0] upsamp5_out_dout;
wire   [1:0] upsamp5_out_num_data_valid;
wire   [1:0] upsamp5_out_fifo_cap;
wire    upsamp5_out_empty_n;
wire    conv6_out_full_n;
wire   [31:0] conv6_out_dout;
wire   [1:0] conv6_out_num_data_valid;
wire   [1:0] conv6_out_fifo_cap;
wire    conv6_out_empty_n;
wire    upsamp6_out_full_n;
wire   [31:0] upsamp6_out_dout;
wire   [1:0] upsamp6_out_num_data_valid;
wire   [1:0] upsamp6_out_fifo_cap;
wire    upsamp6_out_empty_n;
wire    full_out_float_full_n;
wire   [31:0] full_out_float_dout;
wire   [1:0] full_out_float_num_data_valid;
wire   [1:0] full_out_float_fifo_cap;
wire    full_out_float_empty_n;
wire   [0:0] start_for_conv4_U0_din;
wire    start_for_conv4_U0_full_n;
wire   [0:0] start_for_conv4_U0_dout;
wire    start_for_conv4_U0_empty_n;
wire   [0:0] start_for_upsamp4_U0_din;
wire    start_for_upsamp4_U0_full_n;
wire   [0:0] start_for_upsamp4_U0_dout;
wire    start_for_upsamp4_U0_empty_n;
wire   [0:0] start_for_conv5_U0_din;
wire    start_for_conv5_U0_full_n;
wire   [0:0] start_for_conv5_U0_dout;
wire    start_for_conv5_U0_empty_n;
wire   [0:0] start_for_upsamp5_U0_din;
wire    start_for_upsamp5_U0_full_n;
wire   [0:0] start_for_upsamp5_U0_dout;
wire    start_for_upsamp5_U0_empty_n;
wire   [0:0] start_for_conv6_U0_din;
wire    start_for_conv6_U0_full_n;
wire   [0:0] start_for_conv6_U0_dout;
wire    start_for_conv6_U0_empty_n;
wire   [0:0] start_for_upsamp6_U0_din;
wire    start_for_upsamp6_U0_full_n;
wire   [0:0] start_for_upsamp6_U0_dout;
wire    start_for_upsamp6_U0_empty_n;
wire   [0:0] start_for_conv7_U0_din;
wire    start_for_conv7_U0_full_n;
wire   [0:0] start_for_conv7_U0_dout;
wire    start_for_conv7_U0_empty_n;
wire   [0:0] start_for_castOut_U0_din;
wire    start_for_castOut_U0_full_n;
wire   [0:0] start_for_castOut_U0_dout;
wire    start_for_castOut_U0_empty_n;

decode_castIn castIn_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(castIn_U0_ap_start),
    .start_full_n(start_for_conv4_U0_full_n),
    .ap_done(castIn_U0_ap_done),
    .ap_continue(castIn_U0_ap_continue),
    .ap_idle(castIn_U0_ap_idle),
    .ap_ready(castIn_U0_ap_ready),
    .full_in_AXI_TVALID(full_in_AXI_TVALID),
    .full_in_float8_din(castIn_U0_full_in_float8_din),
    .full_in_float8_num_data_valid(full_in_float_num_data_valid),
    .full_in_float8_fifo_cap(full_in_float_fifo_cap),
    .full_in_float8_full_n(full_in_float_full_n),
    .full_in_float8_write(castIn_U0_full_in_float8_write),
    .start_out(castIn_U0_start_out),
    .start_write(castIn_U0_start_write),
    .full_in_AXI_TDATA(full_in_AXI_TDATA),
    .full_in_AXI_TREADY(castIn_U0_full_in_AXI_TREADY),
    .full_in_AXI_TKEEP(full_in_AXI_TKEEP),
    .full_in_AXI_TSTRB(full_in_AXI_TSTRB),
    .full_in_AXI_TUSER(full_in_AXI_TUSER),
    .full_in_AXI_TLAST(full_in_AXI_TLAST),
    .full_in_AXI_TID(full_in_AXI_TID),
    .full_in_AXI_TDEST(full_in_AXI_TDEST)
);

decode_conv4 conv4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv4_U0_ap_start),
    .start_full_n(start_for_upsamp4_U0_full_n),
    .ap_done(conv4_U0_ap_done),
    .ap_continue(conv4_U0_ap_continue),
    .ap_idle(conv4_U0_ap_idle),
    .ap_ready(conv4_U0_ap_ready),
    .full_in_float8_dout(full_in_float_dout),
    .full_in_float8_num_data_valid(full_in_float_num_data_valid),
    .full_in_float8_fifo_cap(full_in_float_fifo_cap),
    .full_in_float8_empty_n(full_in_float_empty_n),
    .full_in_float8_read(conv4_U0_full_in_float8_read),
    .conv4_out10_din(conv4_U0_conv4_out10_din),
    .conv4_out10_num_data_valid(conv4_out_num_data_valid),
    .conv4_out10_fifo_cap(conv4_out_fifo_cap),
    .conv4_out10_full_n(conv4_out_full_n),
    .conv4_out10_write(conv4_U0_conv4_out10_write),
    .start_out(conv4_U0_start_out),
    .start_write(conv4_U0_start_write)
);

decode_upsamp4 upsamp4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(upsamp4_U0_ap_start),
    .start_full_n(start_for_conv5_U0_full_n),
    .ap_done(upsamp4_U0_ap_done),
    .ap_continue(upsamp4_U0_ap_continue),
    .ap_idle(upsamp4_U0_ap_idle),
    .ap_ready(upsamp4_U0_ap_ready),
    .conv4_out10_dout(conv4_out_dout),
    .conv4_out10_num_data_valid(conv4_out_num_data_valid),
    .conv4_out10_fifo_cap(conv4_out_fifo_cap),
    .conv4_out10_empty_n(conv4_out_empty_n),
    .conv4_out10_read(upsamp4_U0_conv4_out10_read),
    .upsamp4_out11_din(upsamp4_U0_upsamp4_out11_din),
    .upsamp4_out11_num_data_valid(upsamp4_out_num_data_valid),
    .upsamp4_out11_fifo_cap(upsamp4_out_fifo_cap),
    .upsamp4_out11_full_n(upsamp4_out_full_n),
    .upsamp4_out11_write(upsamp4_U0_upsamp4_out11_write),
    .start_out(upsamp4_U0_start_out),
    .start_write(upsamp4_U0_start_write)
);

decode_conv5 conv5_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv5_U0_ap_start),
    .start_full_n(start_for_upsamp5_U0_full_n),
    .ap_done(conv5_U0_ap_done),
    .ap_continue(conv5_U0_ap_continue),
    .ap_idle(conv5_U0_ap_idle),
    .ap_ready(conv5_U0_ap_ready),
    .upsamp4_out11_dout(upsamp4_out_dout),
    .upsamp4_out11_num_data_valid(upsamp4_out_num_data_valid),
    .upsamp4_out11_fifo_cap(upsamp4_out_fifo_cap),
    .upsamp4_out11_empty_n(upsamp4_out_empty_n),
    .upsamp4_out11_read(conv5_U0_upsamp4_out11_read),
    .conv5_out12_din(conv5_U0_conv5_out12_din),
    .conv5_out12_num_data_valid(conv5_out_num_data_valid),
    .conv5_out12_fifo_cap(conv5_out_fifo_cap),
    .conv5_out12_full_n(conv5_out_full_n),
    .conv5_out12_write(conv5_U0_conv5_out12_write),
    .start_out(conv5_U0_start_out),
    .start_write(conv5_U0_start_write)
);

decode_upsamp5 upsamp5_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(upsamp5_U0_ap_start),
    .start_full_n(start_for_conv6_U0_full_n),
    .ap_done(upsamp5_U0_ap_done),
    .ap_continue(upsamp5_U0_ap_continue),
    .ap_idle(upsamp5_U0_ap_idle),
    .ap_ready(upsamp5_U0_ap_ready),
    .conv5_out12_dout(conv5_out_dout),
    .conv5_out12_num_data_valid(conv5_out_num_data_valid),
    .conv5_out12_fifo_cap(conv5_out_fifo_cap),
    .conv5_out12_empty_n(conv5_out_empty_n),
    .conv5_out12_read(upsamp5_U0_conv5_out12_read),
    .upsamp5_out13_din(upsamp5_U0_upsamp5_out13_din),
    .upsamp5_out13_num_data_valid(upsamp5_out_num_data_valid),
    .upsamp5_out13_fifo_cap(upsamp5_out_fifo_cap),
    .upsamp5_out13_full_n(upsamp5_out_full_n),
    .upsamp5_out13_write(upsamp5_U0_upsamp5_out13_write),
    .start_out(upsamp5_U0_start_out),
    .start_write(upsamp5_U0_start_write)
);

decode_conv6 conv6_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv6_U0_ap_start),
    .start_full_n(start_for_upsamp6_U0_full_n),
    .ap_done(conv6_U0_ap_done),
    .ap_continue(conv6_U0_ap_continue),
    .ap_idle(conv6_U0_ap_idle),
    .ap_ready(conv6_U0_ap_ready),
    .upsamp5_out13_dout(upsamp5_out_dout),
    .upsamp5_out13_num_data_valid(upsamp5_out_num_data_valid),
    .upsamp5_out13_fifo_cap(upsamp5_out_fifo_cap),
    .upsamp5_out13_empty_n(upsamp5_out_empty_n),
    .upsamp5_out13_read(conv6_U0_upsamp5_out13_read),
    .conv6_out14_din(conv6_U0_conv6_out14_din),
    .conv6_out14_num_data_valid(conv6_out_num_data_valid),
    .conv6_out14_fifo_cap(conv6_out_fifo_cap),
    .conv6_out14_full_n(conv6_out_full_n),
    .conv6_out14_write(conv6_U0_conv6_out14_write),
    .start_out(conv6_U0_start_out),
    .start_write(conv6_U0_start_write)
);

decode_upsamp6 upsamp6_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(upsamp6_U0_ap_start),
    .start_full_n(start_for_conv7_U0_full_n),
    .ap_done(upsamp6_U0_ap_done),
    .ap_continue(upsamp6_U0_ap_continue),
    .ap_idle(upsamp6_U0_ap_idle),
    .ap_ready(upsamp6_U0_ap_ready),
    .conv6_out14_dout(conv6_out_dout),
    .conv6_out14_num_data_valid(conv6_out_num_data_valid),
    .conv6_out14_fifo_cap(conv6_out_fifo_cap),
    .conv6_out14_empty_n(conv6_out_empty_n),
    .conv6_out14_read(upsamp6_U0_conv6_out14_read),
    .upsamp6_out15_din(upsamp6_U0_upsamp6_out15_din),
    .upsamp6_out15_num_data_valid(upsamp6_out_num_data_valid),
    .upsamp6_out15_fifo_cap(upsamp6_out_fifo_cap),
    .upsamp6_out15_full_n(upsamp6_out_full_n),
    .upsamp6_out15_write(upsamp6_U0_upsamp6_out15_write),
    .start_out(upsamp6_U0_start_out),
    .start_write(upsamp6_U0_start_write)
);

decode_conv7 conv7_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv7_U0_ap_start),
    .start_full_n(start_for_castOut_U0_full_n),
    .ap_done(conv7_U0_ap_done),
    .ap_continue(conv7_U0_ap_continue),
    .ap_idle(conv7_U0_ap_idle),
    .ap_ready(conv7_U0_ap_ready),
    .upsamp6_out15_dout(upsamp6_out_dout),
    .upsamp6_out15_num_data_valid(upsamp6_out_num_data_valid),
    .upsamp6_out15_fifo_cap(upsamp6_out_fifo_cap),
    .upsamp6_out15_empty_n(upsamp6_out_empty_n),
    .upsamp6_out15_read(conv7_U0_upsamp6_out15_read),
    .start_out(conv7_U0_start_out),
    .start_write(conv7_U0_start_write),
    .full_out_float9_din(conv7_U0_full_out_float9_din),
    .full_out_float9_num_data_valid(full_out_float_num_data_valid),
    .full_out_float9_fifo_cap(full_out_float_fifo_cap),
    .full_out_float9_full_n(full_out_float_full_n),
    .full_out_float9_write(conv7_U0_full_out_float9_write)
);

decode_castOut castOut_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(castOut_U0_ap_start),
    .ap_done(castOut_U0_ap_done),
    .ap_continue(castOut_U0_ap_continue),
    .ap_idle(castOut_U0_ap_idle),
    .ap_ready(castOut_U0_ap_ready),
    .full_out_float9_dout(full_out_float_dout),
    .full_out_float9_num_data_valid(full_out_float_num_data_valid),
    .full_out_float9_fifo_cap(full_out_float_fifo_cap),
    .full_out_float9_empty_n(full_out_float_empty_n),
    .full_out_float9_read(castOut_U0_full_out_float9_read),
    .full_out_AXI_TREADY(full_out_AXI_TREADY),
    .full_out_AXI_TDATA(castOut_U0_full_out_AXI_TDATA),
    .full_out_AXI_TVALID(castOut_U0_full_out_AXI_TVALID),
    .full_out_AXI_TKEEP(castOut_U0_full_out_AXI_TKEEP),
    .full_out_AXI_TSTRB(castOut_U0_full_out_AXI_TSTRB),
    .full_out_AXI_TUSER(castOut_U0_full_out_AXI_TUSER),
    .full_out_AXI_TLAST(castOut_U0_full_out_AXI_TLAST),
    .full_out_AXI_TID(castOut_U0_full_out_AXI_TID),
    .full_out_AXI_TDEST(castOut_U0_full_out_AXI_TDEST)
);

decode_fifo_w32_d2_S full_in_float_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(castIn_U0_full_in_float8_din),
    .if_full_n(full_in_float_full_n),
    .if_write(castIn_U0_full_in_float8_write),
    .if_dout(full_in_float_dout),
    .if_num_data_valid(full_in_float_num_data_valid),
    .if_fifo_cap(full_in_float_fifo_cap),
    .if_empty_n(full_in_float_empty_n),
    .if_read(conv4_U0_full_in_float8_read)
);

decode_fifo_w32_d2_S conv4_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv4_U0_conv4_out10_din),
    .if_full_n(conv4_out_full_n),
    .if_write(conv4_U0_conv4_out10_write),
    .if_dout(conv4_out_dout),
    .if_num_data_valid(conv4_out_num_data_valid),
    .if_fifo_cap(conv4_out_fifo_cap),
    .if_empty_n(conv4_out_empty_n),
    .if_read(upsamp4_U0_conv4_out10_read)
);

decode_fifo_w32_d2_S upsamp4_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(upsamp4_U0_upsamp4_out11_din),
    .if_full_n(upsamp4_out_full_n),
    .if_write(upsamp4_U0_upsamp4_out11_write),
    .if_dout(upsamp4_out_dout),
    .if_num_data_valid(upsamp4_out_num_data_valid),
    .if_fifo_cap(upsamp4_out_fifo_cap),
    .if_empty_n(upsamp4_out_empty_n),
    .if_read(conv5_U0_upsamp4_out11_read)
);

decode_fifo_w32_d2_S conv5_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv5_U0_conv5_out12_din),
    .if_full_n(conv5_out_full_n),
    .if_write(conv5_U0_conv5_out12_write),
    .if_dout(conv5_out_dout),
    .if_num_data_valid(conv5_out_num_data_valid),
    .if_fifo_cap(conv5_out_fifo_cap),
    .if_empty_n(conv5_out_empty_n),
    .if_read(upsamp5_U0_conv5_out12_read)
);

decode_fifo_w32_d2_S upsamp5_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(upsamp5_U0_upsamp5_out13_din),
    .if_full_n(upsamp5_out_full_n),
    .if_write(upsamp5_U0_upsamp5_out13_write),
    .if_dout(upsamp5_out_dout),
    .if_num_data_valid(upsamp5_out_num_data_valid),
    .if_fifo_cap(upsamp5_out_fifo_cap),
    .if_empty_n(upsamp5_out_empty_n),
    .if_read(conv6_U0_upsamp5_out13_read)
);

decode_fifo_w32_d2_S conv6_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv6_U0_conv6_out14_din),
    .if_full_n(conv6_out_full_n),
    .if_write(conv6_U0_conv6_out14_write),
    .if_dout(conv6_out_dout),
    .if_num_data_valid(conv6_out_num_data_valid),
    .if_fifo_cap(conv6_out_fifo_cap),
    .if_empty_n(conv6_out_empty_n),
    .if_read(upsamp6_U0_conv6_out14_read)
);

decode_fifo_w32_d2_S upsamp6_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(upsamp6_U0_upsamp6_out15_din),
    .if_full_n(upsamp6_out_full_n),
    .if_write(upsamp6_U0_upsamp6_out15_write),
    .if_dout(upsamp6_out_dout),
    .if_num_data_valid(upsamp6_out_num_data_valid),
    .if_fifo_cap(upsamp6_out_fifo_cap),
    .if_empty_n(upsamp6_out_empty_n),
    .if_read(conv7_U0_upsamp6_out15_read)
);

decode_fifo_w32_d2_S full_out_float_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv7_U0_full_out_float9_din),
    .if_full_n(full_out_float_full_n),
    .if_write(conv7_U0_full_out_float9_write),
    .if_dout(full_out_float_dout),
    .if_num_data_valid(full_out_float_num_data_valid),
    .if_fifo_cap(full_out_float_fifo_cap),
    .if_empty_n(full_out_float_empty_n),
    .if_read(castOut_U0_full_out_float9_read)
);

decode_start_for_conv4_U0 start_for_conv4_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv4_U0_din),
    .if_full_n(start_for_conv4_U0_full_n),
    .if_write(castIn_U0_start_write),
    .if_dout(start_for_conv4_U0_dout),
    .if_empty_n(start_for_conv4_U0_empty_n),
    .if_read(conv4_U0_ap_ready)
);

decode_start_for_upsamp4_U0 start_for_upsamp4_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_upsamp4_U0_din),
    .if_full_n(start_for_upsamp4_U0_full_n),
    .if_write(conv4_U0_start_write),
    .if_dout(start_for_upsamp4_U0_dout),
    .if_empty_n(start_for_upsamp4_U0_empty_n),
    .if_read(upsamp4_U0_ap_ready)
);

decode_start_for_conv5_U0 start_for_conv5_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv5_U0_din),
    .if_full_n(start_for_conv5_U0_full_n),
    .if_write(upsamp4_U0_start_write),
    .if_dout(start_for_conv5_U0_dout),
    .if_empty_n(start_for_conv5_U0_empty_n),
    .if_read(conv5_U0_ap_ready)
);

decode_start_for_upsamp5_U0 start_for_upsamp5_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_upsamp5_U0_din),
    .if_full_n(start_for_upsamp5_U0_full_n),
    .if_write(conv5_U0_start_write),
    .if_dout(start_for_upsamp5_U0_dout),
    .if_empty_n(start_for_upsamp5_U0_empty_n),
    .if_read(upsamp5_U0_ap_ready)
);

decode_start_for_conv6_U0 start_for_conv6_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv6_U0_din),
    .if_full_n(start_for_conv6_U0_full_n),
    .if_write(upsamp5_U0_start_write),
    .if_dout(start_for_conv6_U0_dout),
    .if_empty_n(start_for_conv6_U0_empty_n),
    .if_read(conv6_U0_ap_ready)
);

decode_start_for_upsamp6_U0 start_for_upsamp6_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_upsamp6_U0_din),
    .if_full_n(start_for_upsamp6_U0_full_n),
    .if_write(conv6_U0_start_write),
    .if_dout(start_for_upsamp6_U0_dout),
    .if_empty_n(start_for_upsamp6_U0_empty_n),
    .if_read(upsamp6_U0_ap_ready)
);

decode_start_for_conv7_U0 start_for_conv7_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv7_U0_din),
    .if_full_n(start_for_conv7_U0_full_n),
    .if_write(upsamp6_U0_start_write),
    .if_dout(start_for_conv7_U0_dout),
    .if_empty_n(start_for_conv7_U0_empty_n),
    .if_read(conv7_U0_ap_ready)
);

decode_start_for_castOut_U0 start_for_castOut_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_castOut_U0_din),
    .if_full_n(start_for_castOut_U0_full_n),
    .if_write(conv7_U0_start_write),
    .if_dout(start_for_castOut_U0_dout),
    .if_empty_n(start_for_castOut_U0_empty_n),
    .if_read(castOut_U0_ap_ready)
);

assign ap_done = castOut_U0_ap_done;

assign ap_idle = (upsamp6_U0_ap_idle & upsamp5_U0_ap_idle & upsamp4_U0_ap_idle & conv7_U0_ap_idle & conv6_U0_ap_idle & conv5_U0_ap_idle & conv4_U0_ap_idle & castOut_U0_ap_idle & castIn_U0_ap_idle);

assign ap_ready = castIn_U0_ap_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign castIn_U0_ap_continue = 1'b1;

assign castIn_U0_ap_start = ap_start;

assign castOut_U0_ap_continue = 1'b1;

assign castOut_U0_ap_start = start_for_castOut_U0_empty_n;

assign conv4_U0_ap_continue = 1'b1;

assign conv4_U0_ap_start = start_for_conv4_U0_empty_n;

assign conv5_U0_ap_continue = 1'b1;

assign conv5_U0_ap_start = start_for_conv5_U0_empty_n;

assign conv6_U0_ap_continue = 1'b1;

assign conv6_U0_ap_start = start_for_conv6_U0_empty_n;

assign conv7_U0_ap_continue = 1'b1;

assign conv7_U0_ap_start = start_for_conv7_U0_empty_n;

assign full_in_AXI_TREADY = castIn_U0_full_in_AXI_TREADY;

assign full_out_AXI_TDATA = castOut_U0_full_out_AXI_TDATA;

assign full_out_AXI_TDEST = castOut_U0_full_out_AXI_TDEST;

assign full_out_AXI_TID = castOut_U0_full_out_AXI_TID;

assign full_out_AXI_TKEEP = castOut_U0_full_out_AXI_TKEEP;

assign full_out_AXI_TLAST = castOut_U0_full_out_AXI_TLAST;

assign full_out_AXI_TSTRB = castOut_U0_full_out_AXI_TSTRB;

assign full_out_AXI_TUSER = castOut_U0_full_out_AXI_TUSER;

assign full_out_AXI_TVALID = castOut_U0_full_out_AXI_TVALID;

assign start_for_castOut_U0_din = 1'b1;

assign start_for_conv4_U0_din = 1'b1;

assign start_for_conv5_U0_din = 1'b1;

assign start_for_conv6_U0_din = 1'b1;

assign start_for_conv7_U0_din = 1'b1;

assign start_for_upsamp4_U0_din = 1'b1;

assign start_for_upsamp5_U0_din = 1'b1;

assign start_for_upsamp6_U0_din = 1'b1;

assign upsamp4_U0_ap_continue = 1'b1;

assign upsamp4_U0_ap_start = start_for_upsamp4_U0_empty_n;

assign upsamp5_U0_ap_continue = 1'b1;

assign upsamp5_U0_ap_start = start_for_upsamp5_U0_empty_n;

assign upsamp6_U0_ap_continue = 1'b1;

assign upsamp6_U0_ap_start = start_for_upsamp6_U0_empty_n;

endmodule //decode
