# Single-Cycle-RISCV-Microarch
The repository contains the SystemVerilog code for a Single Cycle RISCV Core that is designed and simulated on Vivado 2024.1
This is an overview of the implementation.

![Screenshot 2025-02-06 004528](https://github.com/user-attachments/assets/ad978966-55f0-49b8-8722-3412518589c6)

This is a simple datapath for the single cycle RISC-V microarchitechture that has 5 stages namely :

![Screenshot 2025-02-06 005206](https://github.com/user-attachments/assets/76763839-153b-4269-84c5-031d9d39ed21)

1. Instruction Fetch stage
   
   ![Screenshot 2025-02-06 004934](https://github.com/user-attachments/assets/984587e0-d0c2-4b5f-ad4a-0f432afa5258)

3. Instruction Decode Stage

   ![Screenshot 2025-02-06 005023](https://github.com/user-attachments/assets/7943f37d-593a-4fa7-945d-aae137e3d7d3)

5. Instruction Execution Stage
  
   ![Screenshot 2025-02-06 005057](https://github.com/user-attachments/assets/465753aa-5f38-4080-a5fb-42f2f2ccd032)

7. Memory Access Stage
   
   ![Screenshot 2025-02-06 005118](https://github.com/user-attachments/assets/bfa8625e-2f42-4c04-a3d8-6af2ee5826af)

   
9. Write Back Stage

  ![Screenshot 2025-02-06 005141](https://github.com/user-attachments/assets/854862d3-314c-42dd-afbf-c4c4c3b469cc)















