<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AXI_M/core.cpp:29:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 50 has been inferred" BundleName="gmem0" VarName="a" LoopLoc="AXI_M/core.cpp:29:5" LoopName="anonymous" ParentFunc="setMem(int volatile*, int volatile*, int volatile*, int)" Length="50" Direction="read" AccessID="a1seq" OrigID="load-store-loop8.load.3" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AXI_M/core.cpp:30:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 50 has been inferred" BundleName="gmem1" VarName="b" LoopLoc="AXI_M/core.cpp:30:5" LoopName="anonymous" ParentFunc="setMem(int volatile*, int volatile*, int volatile*, int)" Length="50" Direction="read" AccessID="b2seq" OrigID="load-store-loop5.load.3" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AXI_M/core.cpp:31:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 50 has been inferred" BundleName="gmem2" VarName="c" LoopLoc="AXI_M/core.cpp:31:5" LoopName="anonymous" ParentFunc="setMem(int volatile*, int volatile*, int volatile*, int)" Length="50" Direction="read" AccessID="c3seq" OrigID="load-store-loop2.load.3" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AXI_M/core.cpp:48:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 50 has been inferred" BundleName="gmem2" VarName="c" LoopLoc="AXI_M/core.cpp:48:5" LoopName="anonymous" ParentFunc="setMem(int volatile*, int volatile*, int volatile*, int)" Length="50" Direction="write" AccessID="c3seq4" OrigID="load-store-loop.store.5" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AXI_M/core.cpp:48:5" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem2" VarName="c" LoopLoc="AXI_M/core.cpp:48:5" LoopName="anonymous" ParentFunc="setMem(int volatile*, int volatile*, int volatile*, int)" OrigID="c3seq4" OrigAccess-DebugLoc="AXI_M/core.cpp:48:5" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AXI_M/core.cpp:31:5" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem2" VarName="c" LoopLoc="AXI_M/core.cpp:31:5" LoopName="anonymous" ParentFunc="setMem(int volatile*, int volatile*, int volatile*, int)" OrigID="c3seq" OrigAccess-DebugLoc="AXI_M/core.cpp:31:5" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AXI_M/core.cpp:30:5" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem1" VarName="b" LoopLoc="AXI_M/core.cpp:30:5" LoopName="anonymous" ParentFunc="setMem(int volatile*, int volatile*, int volatile*, int)" OrigID="b2seq" OrigAccess-DebugLoc="AXI_M/core.cpp:30:5" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AXI_M/core.cpp:29:5" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="a" LoopLoc="AXI_M/core.cpp:29:5" LoopName="anonymous" ParentFunc="setMem(int volatile*, int volatile*, int volatile*, int)" OrigID="a1seq" OrigAccess-DebugLoc="AXI_M/core.cpp:29:5" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="AXI_M/core.cpp:29:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 50 and bit width 32 in loop 'anonymous' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="AXI_M/core.cpp:29:5" LoopName="anonymous" Length="50" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="AXI_M/core.cpp:30:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 50 and bit width 32 in loop 'anonymous' has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" LoopLoc="AXI_M/core.cpp:30:5" LoopName="anonymous" Length="50" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="AXI_M/core.cpp:31:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 50 and bit width 32 in loop 'anonymous' has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem2" LoopLoc="AXI_M/core.cpp:31:5" LoopName="anonymous" Length="50" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="AXI_M/core.cpp:48:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 50 and bit width 32 in loop 'anonymous' has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem2" LoopLoc="AXI_M/core.cpp:48:5" LoopName="anonymous" Length="50" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

