{
  "Top": "SpMV",
  "RtlTop": "SpMV",
  "RtlPrefix": "",
  "RtlSubPrefix": "SpMV_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "values": {
      "index": "0",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "values_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "values_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "columnIndexes": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<5>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "columnIndexes_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "columnIndexes_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "rowPointers": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_uint<9>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem2",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "rowPointers_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "rowPointers_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "numOfRows": {
      "index": "3",
      "direction": "in",
      "srcType": "ap_uint<5>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "numOfRows",
          "usage": "data",
          "direction": "in"
        }]
    },
    "vector": {
      "index": "4",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem3",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "vector_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "vector_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "output": {
      "index": "5",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem4",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "output_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "output_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "SpMV"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "SpMV",
    "Version": "1.0",
    "DisplayName": "Spmv",
    "Revision": "2113900436",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_SpMV_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/SpMV.cpp",
      "..\/..\/SpMV.hpp"
    ],
    "TestBench": [
      "..\/..\/testbench.cpp",
      "..\/..\/input.txt",
      "..\/..\/testcase.cpp",
      "..\/..\/testcase.hpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/SpMV_control_s_axi.vhd",
      "impl\/vhdl\/SpMV_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/SpMV_gmem0_m_axi.vhd",
      "impl\/vhdl\/SpMV_gmem1_m_axi.vhd",
      "impl\/vhdl\/SpMV_gmem2_m_axi.vhd",
      "impl\/vhdl\/SpMV_gmem3_m_axi.vhd",
      "impl\/vhdl\/SpMV_gmem4_m_axi.vhd",
      "impl\/vhdl\/SpMV_mul_32s_32s_32_2_1.vhd",
      "impl\/vhdl\/SpMV_SpMV_Pipeline_spmv_loop_internal.vhd",
      "impl\/vhdl\/SpMV_SpMV_Pipeline_spmv_loop_internal1.vhd",
      "impl\/vhdl\/SpMV_SpMV_Pipeline_spmv_loop_internal2.vhd",
      "impl\/vhdl\/SpMV_SpMV_Pipeline_spmv_loop_internal3.vhd",
      "impl\/vhdl\/SpMV_SpMV_Pipeline_spmv_loop_internal4.vhd",
      "impl\/vhdl\/SpMV_SpMV_Pipeline_spmv_loop_internal5.vhd",
      "impl\/vhdl\/SpMV_SpMV_Pipeline_spmv_loop_internal6.vhd",
      "impl\/vhdl\/SpMV_SpMV_Pipeline_spmv_loop_internal7.vhd",
      "impl\/vhdl\/SpMV_SpMV_Pipeline_spmv_loop_internal8.vhd",
      "impl\/vhdl\/SpMV_SpMV_Pipeline_spmv_loop_internal9.vhd",
      "impl\/vhdl\/SpMV.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/SpMV_control_s_axi.v",
      "impl\/verilog\/SpMV_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/SpMV_gmem0_m_axi.v",
      "impl\/verilog\/SpMV_gmem1_m_axi.v",
      "impl\/verilog\/SpMV_gmem2_m_axi.v",
      "impl\/verilog\/SpMV_gmem3_m_axi.v",
      "impl\/verilog\/SpMV_gmem4_m_axi.v",
      "impl\/verilog\/SpMV_mul_32s_32s_32_2_1.v",
      "impl\/verilog\/SpMV_SpMV_Pipeline_spmv_loop_internal.v",
      "impl\/verilog\/SpMV_SpMV_Pipeline_spmv_loop_internal1.v",
      "impl\/verilog\/SpMV_SpMV_Pipeline_spmv_loop_internal2.v",
      "impl\/verilog\/SpMV_SpMV_Pipeline_spmv_loop_internal3.v",
      "impl\/verilog\/SpMV_SpMV_Pipeline_spmv_loop_internal4.v",
      "impl\/verilog\/SpMV_SpMV_Pipeline_spmv_loop_internal5.v",
      "impl\/verilog\/SpMV_SpMV_Pipeline_spmv_loop_internal6.v",
      "impl\/verilog\/SpMV_SpMV_Pipeline_spmv_loop_internal7.v",
      "impl\/verilog\/SpMV_SpMV_Pipeline_spmv_loop_internal8.v",
      "impl\/verilog\/SpMV_SpMV_Pipeline_spmv_loop_internal9.v",
      "impl\/verilog\/SpMV.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/SpMV_v1_0\/data\/SpMV.mdd",
      "impl\/misc\/drivers\/SpMV_v1_0\/data\/SpMV.tcl",
      "impl\/misc\/drivers\/SpMV_v1_0\/data\/SpMV.yaml",
      "impl\/misc\/drivers\/SpMV_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/SpMV_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/SpMV_v1_0\/src\/xspmv.c",
      "impl\/misc\/drivers\/SpMV_v1_0\/src\/xspmv.h",
      "impl\/misc\/drivers\/SpMV_v1_0\/src\/xspmv_hw.h",
      "impl\/misc\/drivers\/SpMV_v1_0\/src\/xspmv_linux.c",
      "impl\/misc\/drivers\/SpMV_v1_0\/src\/xspmv_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/SpMV.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "values_1",
          "access": "W",
          "description": "Data signal of values",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "values",
              "access": "W",
              "description": "Bit 31 to 0 of values"
            }]
        },
        {
          "offset": "0x14",
          "name": "values_2",
          "access": "W",
          "description": "Data signal of values",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "values",
              "access": "W",
              "description": "Bit 63 to 32 of values"
            }]
        },
        {
          "offset": "0x1c",
          "name": "columnIndexes_1",
          "access": "W",
          "description": "Data signal of columnIndexes",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "columnIndexes",
              "access": "W",
              "description": "Bit 31 to 0 of columnIndexes"
            }]
        },
        {
          "offset": "0x20",
          "name": "columnIndexes_2",
          "access": "W",
          "description": "Data signal of columnIndexes",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "columnIndexes",
              "access": "W",
              "description": "Bit 63 to 32 of columnIndexes"
            }]
        },
        {
          "offset": "0x28",
          "name": "rowPointers_1",
          "access": "W",
          "description": "Data signal of rowPointers",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rowPointers",
              "access": "W",
              "description": "Bit 31 to 0 of rowPointers"
            }]
        },
        {
          "offset": "0x2c",
          "name": "rowPointers_2",
          "access": "W",
          "description": "Data signal of rowPointers",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rowPointers",
              "access": "W",
              "description": "Bit 63 to 32 of rowPointers"
            }]
        },
        {
          "offset": "0x34",
          "name": "numOfRows",
          "access": "W",
          "description": "Data signal of numOfRows",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "5",
              "name": "numOfRows",
              "access": "W",
              "description": "Bit 4 to 0 of numOfRows"
            },
            {
              "offset": "5",
              "width": "27",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x3c",
          "name": "vector_1",
          "access": "W",
          "description": "Data signal of vector",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vector",
              "access": "W",
              "description": "Bit 31 to 0 of vector"
            }]
        },
        {
          "offset": "0x40",
          "name": "vector_2",
          "access": "W",
          "description": "Data signal of vector",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vector",
              "access": "W",
              "description": "Bit 63 to 32 of vector"
            }]
        },
        {
          "offset": "0x48",
          "name": "output_r_1",
          "access": "W",
          "description": "Data signal of output_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_r",
              "access": "W",
              "description": "Bit 31 to 0 of output_r"
            }]
        },
        {
          "offset": "0x4c",
          "name": "output_r_2",
          "access": "W",
          "description": "Data signal of output_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_r",
              "access": "W",
              "description": "Bit 63 to 32 of output_r"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "values"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "columnIndexes"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "rowPointers"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "numOfRows"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "60",
          "argName": "vector"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "72",
          "argName": "output"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2:m_axi_gmem3:m_axi_gmem4",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "values"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "values"
        }
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "columnIndexes"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "5",
          "final_bitwidth": "8",
          "argName": "columnIndexes"
        }
      ]
    },
    "m_axi_gmem2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem2_",
      "paramPrefix": "C_M_AXI_GMEM2_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem2_ARADDR",
        "m_axi_gmem2_ARBURST",
        "m_axi_gmem2_ARCACHE",
        "m_axi_gmem2_ARID",
        "m_axi_gmem2_ARLEN",
        "m_axi_gmem2_ARLOCK",
        "m_axi_gmem2_ARPROT",
        "m_axi_gmem2_ARQOS",
        "m_axi_gmem2_ARREADY",
        "m_axi_gmem2_ARREGION",
        "m_axi_gmem2_ARSIZE",
        "m_axi_gmem2_ARUSER",
        "m_axi_gmem2_ARVALID",
        "m_axi_gmem2_AWADDR",
        "m_axi_gmem2_AWBURST",
        "m_axi_gmem2_AWCACHE",
        "m_axi_gmem2_AWID",
        "m_axi_gmem2_AWLEN",
        "m_axi_gmem2_AWLOCK",
        "m_axi_gmem2_AWPROT",
        "m_axi_gmem2_AWQOS",
        "m_axi_gmem2_AWREADY",
        "m_axi_gmem2_AWREGION",
        "m_axi_gmem2_AWSIZE",
        "m_axi_gmem2_AWUSER",
        "m_axi_gmem2_AWVALID",
        "m_axi_gmem2_BID",
        "m_axi_gmem2_BREADY",
        "m_axi_gmem2_BRESP",
        "m_axi_gmem2_BUSER",
        "m_axi_gmem2_BVALID",
        "m_axi_gmem2_RDATA",
        "m_axi_gmem2_RID",
        "m_axi_gmem2_RLAST",
        "m_axi_gmem2_RREADY",
        "m_axi_gmem2_RRESP",
        "m_axi_gmem2_RUSER",
        "m_axi_gmem2_RVALID",
        "m_axi_gmem2_WDATA",
        "m_axi_gmem2_WID",
        "m_axi_gmem2_WLAST",
        "m_axi_gmem2_WREADY",
        "m_axi_gmem2_WSTRB",
        "m_axi_gmem2_WUSER",
        "m_axi_gmem2_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "rowPointers"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "9",
          "final_bitwidth": "16",
          "argName": "rowPointers"
        }
      ]
    },
    "m_axi_gmem3": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem3_",
      "paramPrefix": "C_M_AXI_GMEM3_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem3_ARADDR",
        "m_axi_gmem3_ARBURST",
        "m_axi_gmem3_ARCACHE",
        "m_axi_gmem3_ARID",
        "m_axi_gmem3_ARLEN",
        "m_axi_gmem3_ARLOCK",
        "m_axi_gmem3_ARPROT",
        "m_axi_gmem3_ARQOS",
        "m_axi_gmem3_ARREADY",
        "m_axi_gmem3_ARREGION",
        "m_axi_gmem3_ARSIZE",
        "m_axi_gmem3_ARUSER",
        "m_axi_gmem3_ARVALID",
        "m_axi_gmem3_AWADDR",
        "m_axi_gmem3_AWBURST",
        "m_axi_gmem3_AWCACHE",
        "m_axi_gmem3_AWID",
        "m_axi_gmem3_AWLEN",
        "m_axi_gmem3_AWLOCK",
        "m_axi_gmem3_AWPROT",
        "m_axi_gmem3_AWQOS",
        "m_axi_gmem3_AWREADY",
        "m_axi_gmem3_AWREGION",
        "m_axi_gmem3_AWSIZE",
        "m_axi_gmem3_AWUSER",
        "m_axi_gmem3_AWVALID",
        "m_axi_gmem3_BID",
        "m_axi_gmem3_BREADY",
        "m_axi_gmem3_BRESP",
        "m_axi_gmem3_BUSER",
        "m_axi_gmem3_BVALID",
        "m_axi_gmem3_RDATA",
        "m_axi_gmem3_RID",
        "m_axi_gmem3_RLAST",
        "m_axi_gmem3_RREADY",
        "m_axi_gmem3_RRESP",
        "m_axi_gmem3_RUSER",
        "m_axi_gmem3_RVALID",
        "m_axi_gmem3_WDATA",
        "m_axi_gmem3_WID",
        "m_axi_gmem3_WLAST",
        "m_axi_gmem3_WREADY",
        "m_axi_gmem3_WSTRB",
        "m_axi_gmem3_WUSER",
        "m_axi_gmem3_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "vector"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "vector"
        }
      ]
    },
    "m_axi_gmem4": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem4_",
      "paramPrefix": "C_M_AXI_GMEM4_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem4_ARADDR",
        "m_axi_gmem4_ARBURST",
        "m_axi_gmem4_ARCACHE",
        "m_axi_gmem4_ARID",
        "m_axi_gmem4_ARLEN",
        "m_axi_gmem4_ARLOCK",
        "m_axi_gmem4_ARPROT",
        "m_axi_gmem4_ARQOS",
        "m_axi_gmem4_ARREADY",
        "m_axi_gmem4_ARREGION",
        "m_axi_gmem4_ARSIZE",
        "m_axi_gmem4_ARUSER",
        "m_axi_gmem4_ARVALID",
        "m_axi_gmem4_AWADDR",
        "m_axi_gmem4_AWBURST",
        "m_axi_gmem4_AWCACHE",
        "m_axi_gmem4_AWID",
        "m_axi_gmem4_AWLEN",
        "m_axi_gmem4_AWLOCK",
        "m_axi_gmem4_AWPROT",
        "m_axi_gmem4_AWQOS",
        "m_axi_gmem4_AWREADY",
        "m_axi_gmem4_AWREGION",
        "m_axi_gmem4_AWSIZE",
        "m_axi_gmem4_AWUSER",
        "m_axi_gmem4_AWVALID",
        "m_axi_gmem4_BID",
        "m_axi_gmem4_BREADY",
        "m_axi_gmem4_BRESP",
        "m_axi_gmem4_BUSER",
        "m_axi_gmem4_BVALID",
        "m_axi_gmem4_RDATA",
        "m_axi_gmem4_RID",
        "m_axi_gmem4_RLAST",
        "m_axi_gmem4_RREADY",
        "m_axi_gmem4_RRESP",
        "m_axi_gmem4_RUSER",
        "m_axi_gmem4_RVALID",
        "m_axi_gmem4_WDATA",
        "m_axi_gmem4_WID",
        "m_axi_gmem4_WLAST",
        "m_axi_gmem4_WREADY",
        "m_axi_gmem4_WSTRB",
        "m_axi_gmem4_WUSER",
        "m_axi_gmem4_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "output"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "output"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem2_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem3_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem3_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem3_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem3_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem3_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem3_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem3_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem3_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem4_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem4_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem4_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem4_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem4_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem4_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem4_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem4_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem4_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem4_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem4_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem4_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem4_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem4_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem4_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem4_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "SpMV",
      "BindInstances": "icmp_ln34_fu_1136_p2 grp_fu_1001_p2 icmp_ln36_fu_1186_p2 select_ln36_2_fu_1190_p3 sub_ln36_fu_1200_p2 icmp_ln36_1_fu_1210_p2 select_ln36_1_fu_1216_p3 add_ln36_fu_1235_p2 add_ln36_1_fu_1250_p2 icmp_ln34_1_fu_1289_p2 grp_fu_1001_p2 grp_fu_1016_p2 icmp_ln36_2_fu_1329_p2 select_ln36_fu_1333_p3 sub_ln36_1_fu_1343_p2 icmp_ln36_3_fu_1353_p2 select_ln36_3_fu_1359_p3 add_ln36_3_fu_1378_p2 add_ln36_4_fu_1393_p2 icmp_ln34_2_fu_1423_p2 grp_fu_1016_p2 grp_fu_1031_p2 icmp_ln36_4_fu_1462_p2 select_ln36_4_fu_1466_p3 sub_ln36_2_fu_1476_p2 icmp_ln36_5_fu_1486_p2 select_ln36_5_fu_1492_p3 add_ln36_6_fu_1511_p2 add_ln36_7_fu_1526_p2 icmp_ln34_3_fu_1565_p2 grp_fu_1031_p2 grp_fu_1046_p2 icmp_ln36_6_fu_1605_p2 select_ln36_6_fu_1609_p3 sub_ln36_3_fu_1619_p2 icmp_ln36_7_fu_1629_p2 select_ln36_7_fu_1635_p3 add_ln36_9_fu_1654_p2 add_ln36_10_fu_1669_p2 icmp_ln34_4_fu_1699_p2 grp_fu_1046_p2 grp_fu_1061_p2 icmp_ln36_8_fu_1738_p2 select_ln36_8_fu_1742_p3 sub_ln36_4_fu_1752_p2 icmp_ln36_9_fu_1762_p2 select_ln36_9_fu_1768_p3 add_ln36_12_fu_1787_p2 add_ln36_13_fu_1802_p2 icmp_ln34_5_fu_1832_p2 grp_fu_1061_p2 grp_fu_1076_p2 icmp_ln36_10_fu_1871_p2 select_ln36_10_fu_1875_p3 sub_ln36_5_fu_1885_p2 icmp_ln36_11_fu_1895_p2 select_ln36_11_fu_1901_p3 add_ln36_15_fu_1920_p2 add_ln36_16_fu_1935_p2 icmp_ln34_6_fu_1965_p2 grp_fu_1076_p2 grp_fu_1091_p2 icmp_ln36_12_fu_2004_p2 select_ln36_12_fu_2008_p3 sub_ln36_6_fu_2018_p2 icmp_ln36_13_fu_2028_p2 select_ln36_13_fu_2034_p3 add_ln36_18_fu_2053_p2 add_ln36_19_fu_2068_p2 icmp_ln34_7_fu_2107_p2 grp_fu_1091_p2 grp_fu_1106_p2 icmp_ln36_14_fu_2147_p2 select_ln36_14_fu_2151_p3 sub_ln36_7_fu_2161_p2 icmp_ln36_15_fu_2171_p2 select_ln36_15_fu_2177_p3 add_ln36_21_fu_2196_p2 add_ln36_22_fu_2211_p2 icmp_ln34_8_fu_2241_p2 grp_fu_1106_p2 grp_fu_1121_p2 icmp_ln36_16_fu_2280_p2 select_ln36_16_fu_2284_p3 sub_ln36_8_fu_2294_p2 icmp_ln36_17_fu_2304_p2 select_ln36_17_fu_2310_p3 add_ln36_24_fu_2329_p2 add_ln36_25_fu_2344_p2 icmp_ln34_9_fu_2374_p2 grp_fu_1121_p2 empty_73_fu_2389_p2 icmp_ln36_18_fu_2454_p2 select_ln36_18_fu_2458_p3 sub_ln36_9_fu_2468_p2 icmp_ln36_19_fu_2478_p2 select_ln36_19_fu_2484_p3 add_ln36_27_fu_2433_p2 add_ln36_28_fu_2492_p2 control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U gmem2_m_axi_U gmem3_m_axi_U gmem4_m_axi_U",
      "Instances": [
        {
          "ModuleName": "SpMV_Pipeline_spmv_loop_internal",
          "InstanceName": "grp_SpMV_Pipeline_spmv_loop_internal_fu_841",
          "BindInstances": "icmp_ln36_fu_176_p2 add_ln43_fu_213_p2 sum_8_fu_247_p2 add_ln36_fu_181_p2"
        },
        {
          "ModuleName": "SpMV_Pipeline_spmv_loop_internal1",
          "InstanceName": "grp_SpMV_Pipeline_spmv_loop_internal1_fu_857",
          "BindInstances": "icmp_ln36_fu_176_p2 add_ln43_fu_213_p2 sum_fu_247_p2 add_ln36_fu_181_p2"
        },
        {
          "ModuleName": "SpMV_Pipeline_spmv_loop_internal2",
          "InstanceName": "grp_SpMV_Pipeline_spmv_loop_internal2_fu_873",
          "BindInstances": "icmp_ln36_fu_176_p2 add_ln43_fu_213_p2 sum_fu_247_p2 add_ln36_fu_181_p2"
        },
        {
          "ModuleName": "SpMV_Pipeline_spmv_loop_internal3",
          "InstanceName": "grp_SpMV_Pipeline_spmv_loop_internal3_fu_889",
          "BindInstances": "icmp_ln36_fu_176_p2 add_ln43_fu_213_p2 sum_7_fu_247_p2 add_ln36_fu_181_p2"
        },
        {
          "ModuleName": "SpMV_Pipeline_spmv_loop_internal4",
          "InstanceName": "grp_SpMV_Pipeline_spmv_loop_internal4_fu_905",
          "BindInstances": "icmp_ln36_fu_176_p2 add_ln43_fu_213_p2 sum_6_fu_247_p2 add_ln36_fu_181_p2"
        },
        {
          "ModuleName": "SpMV_Pipeline_spmv_loop_internal5",
          "InstanceName": "grp_SpMV_Pipeline_spmv_loop_internal5_fu_921",
          "BindInstances": "icmp_ln36_fu_176_p2 add_ln43_fu_213_p2 sum_5_fu_247_p2 add_ln36_fu_181_p2"
        },
        {
          "ModuleName": "SpMV_Pipeline_spmv_loop_internal6",
          "InstanceName": "grp_SpMV_Pipeline_spmv_loop_internal6_fu_937",
          "BindInstances": "icmp_ln36_fu_176_p2 add_ln43_fu_213_p2 sum_4_fu_247_p2 add_ln36_fu_181_p2"
        },
        {
          "ModuleName": "SpMV_Pipeline_spmv_loop_internal7",
          "InstanceName": "grp_SpMV_Pipeline_spmv_loop_internal7_fu_953",
          "BindInstances": "icmp_ln36_fu_176_p2 add_ln43_fu_213_p2 sum_3_fu_247_p2 add_ln36_fu_181_p2"
        },
        {
          "ModuleName": "SpMV_Pipeline_spmv_loop_internal8",
          "InstanceName": "grp_SpMV_Pipeline_spmv_loop_internal8_fu_969",
          "BindInstances": "icmp_ln36_fu_176_p2 add_ln43_fu_213_p2 sum_2_fu_247_p2 add_ln36_fu_181_p2"
        },
        {
          "ModuleName": "SpMV_Pipeline_spmv_loop_internal9",
          "InstanceName": "grp_SpMV_Pipeline_spmv_loop_internal9_fu_985",
          "BindInstances": "icmp_ln36_fu_176_p2 add_ln43_fu_213_p2 sum_1_fu_247_p2 add_ln36_fu_181_p2"
        }
      ]
    },
    "Info": {
      "SpMV_Pipeline_spmv_loop_internal": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "SpMV_Pipeline_spmv_loop_internal1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "SpMV_Pipeline_spmv_loop_internal2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "SpMV_Pipeline_spmv_loop_internal3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "SpMV_Pipeline_spmv_loop_internal4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "SpMV_Pipeline_spmv_loop_internal5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "SpMV_Pipeline_spmv_loop_internal6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "SpMV_Pipeline_spmv_loop_internal7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "SpMV_Pipeline_spmv_loop_internal8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "SpMV_Pipeline_spmv_loop_internal9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "SpMV": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "SpMV_Pipeline_spmv_loop_internal": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "spmv_loop_internal",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "15"
          }],
        "Area": {
          "FF": "365",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "373",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "SpMV_Pipeline_spmv_loop_internal1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "spmv_loop_internal",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "15"
          }],
        "Area": {
          "FF": "365",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "373",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "SpMV_Pipeline_spmv_loop_internal2": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "spmv_loop_internal",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "15"
          }],
        "Area": {
          "FF": "365",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "373",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "SpMV_Pipeline_spmv_loop_internal3": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "spmv_loop_internal",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "15"
          }],
        "Area": {
          "FF": "365",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "373",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "SpMV_Pipeline_spmv_loop_internal4": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "spmv_loop_internal",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "15"
          }],
        "Area": {
          "FF": "365",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "373",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "SpMV_Pipeline_spmv_loop_internal5": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "spmv_loop_internal",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "15"
          }],
        "Area": {
          "FF": "365",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "373",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "SpMV_Pipeline_spmv_loop_internal6": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "spmv_loop_internal",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "15"
          }],
        "Area": {
          "FF": "365",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "373",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "SpMV_Pipeline_spmv_loop_internal7": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "spmv_loop_internal",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "15"
          }],
        "Area": {
          "FF": "365",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "373",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "SpMV_Pipeline_spmv_loop_internal8": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "spmv_loop_internal",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "15"
          }],
        "Area": {
          "FF": "365",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "373",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "SpMV_Pipeline_spmv_loop_internal9": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "spmv_loop_internal",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "15"
          }],
        "Area": {
          "FF": "365",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "373",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "SpMV": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "2",
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "11263",
          "AVAIL_FF": "106400",
          "UTIL_FF": "10",
          "LUT": "13462",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "25",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-01-07 19:56:07 +0100",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
