#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed May 31 20:56:44 2023
# Process ID: 16516
# Current directory: D:/PROGRAM/HDL/cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15448 D:\PROGRAM\HDL\cpu\cpu.xpr
# Log file: D:/PROGRAM/HDL/cpu/vivado.log
# Journal file: D:/PROGRAM/HDL/cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/PROGRAM/HDL/cpu/cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 1009.793 ; gain = 0.000
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/ram.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteReg' [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv:62]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.im.instmem.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.dm.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1009.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
set_property -dict [list CONFIG.Coe_File {D:/PROGRAM/HDL/cpu/rom.coe}] [get_ips prgrom]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
generate_target all [get_files  D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'prgrom'...
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 4
[Wed May 31 20:59:55 2023] Launched prgrom_synth_1...
Run output will be captured here: D:/PROGRAM/HDL/cpu/cpu.runs/prgrom_synth_1/runme.log
export_simulation -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -directory D:/PROGRAM/HDL/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files -ipstatic_source_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/ram.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteReg' [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.InstrMem
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1009.793 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.im.instmem.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.dm.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1009.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/ram.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteReg' [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv:62]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.im.instmem.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.dm.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
set_property -dict [list CONFIG.Coe_File {D:/PROGRAM/HDL/cpu/rom.coe}] [get_ips prgrom]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
generate_target all [get_files  D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'prgrom'...
catch { config_ip_cache -export [get_ips -all prgrom] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP prgrom, cache-ID = 2b1bab39d4a4d74c; cache size = 3.761 MB.
catch { [ delete_ip_run [get_ips -all prgrom] ] }
INFO: [Project 1-386] Moving file 'D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci' from fileset 'prgrom' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci'
export_simulation -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -directory D:/PROGRAM/HDL/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files -ipstatic_source_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/ram.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteReg' [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.InstrMem
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1009.793 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.im.instmem.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.dm.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1009.793 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
set_property -dict [list CONFIG.Coe_File {D:/PROGRAM/HDL/cpu/rom.coe}] [get_ips prgrom]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
generate_target all [get_files  D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'prgrom'...
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci]
launch_runs prgrom_synth_1 -jobs 4
[Wed May 31 21:14:52 2023] Launched prgrom_synth_1...
Run output will be captured here: D:/PROGRAM/HDL/cpu/cpu.runs/prgrom_synth_1/runme.log
export_simulation -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -directory D:/PROGRAM/HDL/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files -ipstatic_source_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/ram.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/DataMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/InstrMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Registers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteReg' [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.InstrMem
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1029.820 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.im.instmem.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.dm.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1029.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
set_property -dict [list CONFIG.Coe_File {D:/PROGRAM/HDL/cpu/rom.coe}] [get_ips prgrom]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
generate_target all [get_files  D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'prgrom'...
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 4
[Wed May 31 21:18:47 2023] Launched prgrom_synth_1...
Run output will be captured here: D:/PROGRAM/HDL/cpu/cpu.runs/prgrom_synth_1/runme.log
export_simulation -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -directory D:/PROGRAM/HDL/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files -ipstatic_source_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/ram.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteReg' [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.InstrMem
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1037.410 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.im.instmem.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.dm.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1037.410 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/ram.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/DataMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/InstrMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Registers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteReg' [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.InstrMem
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1037.410 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.im.instmem.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.dm.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1041.238 ; gain = 3.828
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
set_property -dict [list CONFIG.Coe_File {D:/PROGRAM/HDL/cpu/rom.coe}] [get_ips prgrom]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
generate_target all [get_files  D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'prgrom'...
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 4
[Wed May 31 21:30:33 2023] Launched prgrom_synth_1...
Run output will be captured here: D:/PROGRAM/HDL/cpu/cpu.runs/prgrom_synth_1/runme.log
export_simulation -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -directory D:/PROGRAM/HDL/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files -ipstatic_source_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/ram.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/DataMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/InstrMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Registers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteReg' [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.InstrMem
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1044.871 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.im.instmem.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.dm.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1044.871 ; gain = 0.000
add_bp {D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/DataMem.sv} 12
remove_bps -file {D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/DataMem.sv} -line 12
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/ram.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/DataMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/InstrMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Registers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteReg' [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.InstrMem
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1113.676 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.im.instmem.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.dm.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1113.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
set_property -dict [list CONFIG.Coe_File {D:/PROGRAM/HDL/cpu/rom.coe}] [get_ips prgrom]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
generate_target all [get_files  D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'prgrom'...
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 4
[Wed May 31 21:47:12 2023] Launched prgrom_synth_1...
Run output will be captured here: D:/PROGRAM/HDL/cpu/cpu.runs/prgrom_synth_1/runme.log
export_simulation -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -directory D:/PROGRAM/HDL/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files -ipstatic_source_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/ram.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/DataMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/InstrMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Registers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteReg' [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.InstrMem
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1285.496 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.im.instmem.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.dm.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1285.496 ; gain = 0.160
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/Xilinx-Vivado-IP/simpleCPU/I-format/coe/dmem32.coe' provided. It will be converted relative to IP Instance files '../../../../../Xilinx-Vivado-IP/simpleCPU/I-format/coe/dmem32.coe'
set_property -dict [list CONFIG.Coe_File {d:/PROGRAM/HDL/Xilinx-Vivado-IP/simpleCPU/I-format/coe/dmem32.coe}] [get_ips ram]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/Xilinx-Vivado-IP/simpleCPU/I-format/coe/dmem32.coe' provided. It will be converted relative to IP Instance files '../../../../../Xilinx-Vivado-IP/simpleCPU/I-format/coe/dmem32.coe'
generate_target all [get_files  D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/ram/ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram'...
catch { config_ip_cache -export [get_ips -all ram] }
export_ip_user_files -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/ram/ram.xci] -no_script -sync -force -quiet
reset_run ram_synth_1
launch_runs ram_synth_1 -jobs 4
[Wed May 31 22:16:54 2023] Launched ram_synth_1...
Run output will be captured here: D:/PROGRAM/HDL/cpu/cpu.runs/ram_synth_1/runme.log
export_simulation -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/ram/ram.xci] -directory D:/PROGRAM/HDL/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files -ipstatic_source_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
set_property -dict [list CONFIG.Coe_File {D:/PROGRAM/HDL/cpu/rom.coe}] [get_ips prgrom]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
generate_target all [get_files  D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'prgrom'...
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 4
[Wed May 31 22:23:39 2023] Launched prgrom_synth_1...
Run output will be captured here: D:/PROGRAM/HDL/cpu/cpu.runs/prgrom_synth_1/runme.log
export_simulation -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -directory D:/PROGRAM/HDL/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files -ipstatic_source_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/ram.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/DataMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/InstrMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Registers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteReg' [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.InstrMem
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1285.496 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.im.instmem.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.dm.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1285.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/ram.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/DataMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/InstrMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Registers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteReg' [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.InstrMem
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1341.492 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.im.instmem.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.dm.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1341.492 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/ram.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/DataMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/InstrMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Registers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteReg' [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.InstrMem
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1400.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.im.instmem.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.dm.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1400.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
set_property -dict [list CONFIG.Coe_File {D:/PROGRAM/HDL/cpu/rom.coe}] [get_ips prgrom]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
generate_target all [get_files  D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'prgrom'...
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 4
[Wed May 31 22:42:13 2023] Launched prgrom_synth_1...
Run output will be captured here: D:/PROGRAM/HDL/cpu/cpu.runs/prgrom_synth_1/runme.log
export_simulation -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -directory D:/PROGRAM/HDL/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files -ipstatic_source_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/ram.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/DataMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/InstrMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Registers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteReg' [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.InstrMem
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1400.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.im.instmem.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.dm.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1400.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
set_property -dict [list CONFIG.Coe_File {D:/PROGRAM/HDL/cpu/rom.coe}] [get_ips prgrom]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
generate_target all [get_files  D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'prgrom'...
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 4
[Wed May 31 22:54:47 2023] Launched prgrom_synth_1...
Run output will be captured here: D:/PROGRAM/HDL/cpu/cpu.runs/prgrom_synth_1/runme.log
export_simulation -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -directory D:/PROGRAM/HDL/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files -ipstatic_source_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/ram.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/DataMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/InstrMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Registers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteReg' [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.InstrMem
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1400.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.im.instmem.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.dm.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1400.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
set_property -dict [list CONFIG.Coe_File {D:/PROGRAM/HDL/cpu/rom.coe}] [get_ips prgrom]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
generate_target all [get_files  D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'prgrom'...
catch { config_ip_cache -export [get_ips -all prgrom] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP prgrom, cache-ID = 6fb54fde7a4e1860; cache size = 9.672 MB.
catch { [ delete_ip_run [get_ips -all prgrom] ] }
INFO: [Project 1-386] Moving file 'D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci' from fileset 'prgrom' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci'
export_simulation -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -directory D:/PROGRAM/HDL/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files -ipstatic_source_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/ram.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/DataMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/InstrMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Registers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteReg' [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.InstrMem
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1400.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.im.instmem.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.dm.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1400.223 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
set_property -dict [list CONFIG.Coe_File {D:/PROGRAM/HDL/cpu/rom.coe}] [get_ips prgrom]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
generate_target all [get_files  D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'prgrom'...
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci]
launch_runs prgrom_synth_1 -jobs 4
[Wed May 31 23:15:26 2023] Launched prgrom_synth_1...
Run output will be captured here: D:/PROGRAM/HDL/cpu/cpu.runs/prgrom_synth_1/runme.log
export_simulation -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -directory D:/PROGRAM/HDL/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files -ipstatic_source_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/ram.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/DataMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/InstrMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Registers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteReg' [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.InstrMem
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1521.855 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.im.instmem.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.dm.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1529.305 ; gain = 7.449
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
set_property -dict [list CONFIG.Coe_File {D:/PROGRAM/HDL/cpu/rom.coe}] [get_ips prgrom]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
generate_target all [get_files  D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'prgrom'...
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 4
[Wed May 31 23:18:09 2023] Launched prgrom_synth_1...
Run output will be captured here: D:/PROGRAM/HDL/cpu/cpu.runs/prgrom_synth_1/runme.log
export_simulation -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -directory D:/PROGRAM/HDL/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files -ipstatic_source_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/ram.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/DataMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/InstrMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Registers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteReg' [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.InstrMem
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1529.305 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.im.instmem.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.dm.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1529.305 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
set_property -dict [list CONFIG.Coe_File {D:/PROGRAM/HDL/cpu/rom.coe}] [get_ips prgrom]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/PROGRAM/HDL/cpu/rom.coe' provided. It will be converted relative to IP Instance files '../../../../rom.coe'
generate_target all [get_files  D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'prgrom'...
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 4
[Wed May 31 23:27:49 2023] Launched prgrom_synth_1...
Run output will be captured here: D:/PROGRAM/HDL/cpu/cpu.runs/prgrom_synth_1/runme.log
export_simulation -of_objects [get_files D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.xci] -directory D:/PROGRAM/HDL/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files -ipstatic_source_dir D:/PROGRAM/HDL/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/PROGRAM/HDL/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/ram.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteReg' [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.InstrMem
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1529.305 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.im.instmem.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.dm.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1529.305 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/ram.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/DataMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/InstrMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Registers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteReg' [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv:63]
Completed static elaboration
ERROR: [XSIM 43-4287] "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/InstrMem.sv" Line 17. Undefined system task '$$display'
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/ram.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteReg' [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv:63]
Completed static elaboration
ERROR: [XSIM 43-4287] "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/InstrMem.sv" Line 17. Undefined system task '$$display'
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/ram.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/DataMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/InstrMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Registers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.InstrMem
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1529.305 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.im.instmem.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.dm.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
         4
         8
        12
        16
        20
        24
        12
         0
         4
         8
        12
        16
        20
        24
        12
         0
         4
         8
        12
        16
        20
        24
        12
         0
         4
         8
        12
        16
        20
        24
        12
         0
         4
         8
        12
        16
        20
        24
        12
         0
         4
         8
        12
        16
        20
        24
        12
         0
         4
         8
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1529.305 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs synth_1 -jobs 4
[Wed May 31 23:38:23 2023] Launched synth_1...
Run output will be captured here: D:/PROGRAM/HDL/cpu/cpu.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed May 31 23:39:27 2023] Launched synth_1...
Run output will be captured here: D:/PROGRAM/HDL/cpu/cpu.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed May 31 23:40:20 2023] Launched impl_1...
Run output will be captured here: D:/PROGRAM/HDL/cpu/cpu.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/rom.coe'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/ram.mif'
INFO: [SIM-utils-43] Exported 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/DataMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/InstrMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Registers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/SignExtend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4d03d82db6f8439295d360c53766d01d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.InstrMem
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1529.305 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PROGRAM/HDL/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.im.instmem.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MIPS.dm.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1529.305 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -jobs 4
[Wed May 31 23:46:14 2023] Launched synth_1...
Run output will be captured here: D:/PROGRAM/HDL/cpu/cpu.runs/synth_1/runme.log
[Wed May 31 23:46:14 2023] Launched impl_1...
Run output will be captured here: D:/PROGRAM/HDL/cpu/cpu.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-1
Top: MIPS
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1978.496 ; gain = 234.816
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIPS' [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv:4]
INFO: [Synth 8-6157] synthesizing module 'Control' [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Control.sv:16]
INFO: [Synth 8-155] case statement is not full and has no default [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Control.sv:52]
INFO: [Synth 8-155] case statement is not full and has no default [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Control.sv:171]
INFO: [Synth 8-155] case statement is not full and has no default [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Control.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'Control' (1#1) [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Control.sv:16]
INFO: [Synth 8-6157] synthesizing module 'InstrMem' [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/InstrMem.sv:5]
INFO: [Synth 8-6157] synthesizing module 'prgrom' [D:/PROGRAM/HDL/cpu/.Xil/Vivado-16516-beshar/realtime/prgrom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'prgrom' (2#1) [D:/PROGRAM/HDL/cpu/.Xil/Vivado-16516-beshar/realtime/prgrom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'InstrMem' (3#1) [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/InstrMem.sv:5]
INFO: [Synth 8-6157] synthesizing module 'SignExtend' [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/SignExtend.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'SignExtend' (4#1) [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/SignExtend.sv:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/PC.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'PC' (5#1) [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/PC.sv:10]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Registers.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (6#1) [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/Registers.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/ALU.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/ALU.sv:4]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/DataMem.sv:5]
INFO: [Synth 8-6157] synthesizing module 'ram' [D:/PROGRAM/HDL/cpu/.Xil/Vivado-16516-beshar/realtime/ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ram' (8#1) [D:/PROGRAM/HDL/cpu/.Xil/Vivado-16516-beshar/realtime/ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (9#1) [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/DataMem.sv:5]
WARNING: [Synth 8-85] always block has no event control specified [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv:86]
INFO: [Synth 8-6155] done synthesizing module 'MIPS' (10#1) [D:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/new/MIPS.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2034.270 ; gain = 290.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2034.270 ; gain = 290.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2034.270 ; gain = 290.590
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/prgrom/prgrom.dcp' for cell 'im/instmem'
INFO: [Project 1-454] Reading design checkpoint 'd:/PROGRAM/HDL/cpu/cpu.srcs/sources_1/ip/ram/ram.dcp' for cell 'dm/ram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2034.270 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2145.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2157.559 ; gain = 413.879
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2157.559 ; gain = 628.254
reset_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 31 23:56:25 2023...
