{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1720802522931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1720802522932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 12 17:42:02 2024 " "Processing started: Fri Jul 12 17:42:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1720802522932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1720802522932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1720802522933 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1720802523152 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"cpu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1720802523171 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1720802523199 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1720802523199 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1720802523608 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1720802523647 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1720802524117 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1720802524117 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1720802524117 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1720802524117 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/PractQuartus/" { { 0 { 0 ""} 0 1135 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1720802524138 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/PractQuartus/" { { 0 { 0 ""} 0 1136 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1720802524138 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/PractQuartus/" { { 0 { 0 ""} 0 1137 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1720802524138 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1720802524138 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1720802524353 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu.sdc " "Reading SDC File: 'cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1720802524356 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "registro_interrupcion_1\|prev_state\[0\]~0\|combout " "Node \"registro_interrupcion_1\|prev_state\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1720802524373 ""} { "Warning" "WSTA_SCC_NODE" "registro_interrupcion_1\|prev_state\[0\]~0\|datab " "Node \"registro_interrupcion_1\|prev_state\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1720802524373 ""}  } { { "../CPU_base/componentes.v" "" { Text "/home/alumno/Escritorio/CPU_base/componentes.v" 48 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1720802524373 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cd:CaminoDeDatos\|regfile:ban_reg\|regb~0 " "Node: cd:CaminoDeDatos\|regfile:ban_reg\|regb~0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1720802524378 "|cpu|cd:CaminoDeDatos|regfile:ban_reg|regb~0"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1720802524384 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1720802524385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1720802524385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1720802524385 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1720802524385 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1720802524441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registro_interrupcion:registro_interrupcion_1\|next_ir\[0\] " "Destination node registro_interrupcion:registro_interrupcion_1\|next_ir\[0\]" {  } { { "../CPU_base/componentes.v" "" { Text "/home/alumno/Escritorio/CPU_base/componentes.v" 59 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { registro_interrupcion:registro_interrupcion_1|next_ir[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/PractQuartus/" { { 0 { 0 ""} 0 134 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1720802524441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ffd:ffd_0\|q " "Destination node ffd:ffd_0\|q" {  } { { "../CPU_base/componentes.v" "" { Text "/home/alumno/Escritorio/CPU_base/componentes.v" 142 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ffd:ffd_0|q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/PractQuartus/" { { 0 { 0 ""} 0 129 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1720802524441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cd:CaminoDeDatos\|registro:pc\|q\[1\] " "Destination node cd:CaminoDeDatos\|registro:pc\|q\[1\]" {  } { { "../CPU_base/componentes.v" "" { Text "/home/alumno/Escritorio/CPU_base/componentes.v" 125 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cd:CaminoDeDatos|registro:pc|q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/PractQuartus/" { { 0 { 0 ""} 0 71 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1720802524441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cd:CaminoDeDatos\|registro:pc\|q\[3\] " "Destination node cd:CaminoDeDatos\|registro:pc\|q\[3\]" {  } { { "../CPU_base/componentes.v" "" { Text "/home/alumno/Escritorio/CPU_base/componentes.v" 125 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cd:CaminoDeDatos|registro:pc|q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/PractQuartus/" { { 0 { 0 ""} 0 69 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1720802524441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cd:CaminoDeDatos\|registro:pc\|q\[4\] " "Destination node cd:CaminoDeDatos\|registro:pc\|q\[4\]" {  } { { "../CPU_base/componentes.v" "" { Text "/home/alumno/Escritorio/CPU_base/componentes.v" 125 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cd:CaminoDeDatos|registro:pc|q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/PractQuartus/" { { 0 { 0 ""} 0 68 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1720802524441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cd:CaminoDeDatos\|registro:pc\|q\[9\] " "Destination node cd:CaminoDeDatos\|registro:pc\|q\[9\]" {  } { { "../CPU_base/componentes.v" "" { Text "/home/alumno/Escritorio/CPU_base/componentes.v" 125 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cd:CaminoDeDatos|registro:pc|q[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/PractQuartus/" { { 0 { 0 ""} 0 63 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1720802524441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cd:CaminoDeDatos\|registro:pc\|q\[8\] " "Destination node cd:CaminoDeDatos\|registro:pc\|q\[8\]" {  } { { "../CPU_base/componentes.v" "" { Text "/home/alumno/Escritorio/CPU_base/componentes.v" 125 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cd:CaminoDeDatos|registro:pc|q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/PractQuartus/" { { 0 { 0 ""} 0 64 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1720802524441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cd:CaminoDeDatos\|registro:pc\|q\[7\] " "Destination node cd:CaminoDeDatos\|registro:pc\|q\[7\]" {  } { { "../CPU_base/componentes.v" "" { Text "/home/alumno/Escritorio/CPU_base/componentes.v" 125 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cd:CaminoDeDatos|registro:pc|q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/PractQuartus/" { { 0 { 0 ""} 0 65 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1720802524441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cd:CaminoDeDatos\|registro:pc\|q\[6\] " "Destination node cd:CaminoDeDatos\|registro:pc\|q\[6\]" {  } { { "../CPU_base/componentes.v" "" { Text "/home/alumno/Escritorio/CPU_base/componentes.v" 125 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cd:CaminoDeDatos|registro:pc|q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/PractQuartus/" { { 0 { 0 ""} 0 66 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1720802524441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cd:CaminoDeDatos\|registro:pc\|q\[5\] " "Destination node cd:CaminoDeDatos\|registro:pc\|q\[5\]" {  } { { "../CPU_base/componentes.v" "" { Text "/home/alumno/Escritorio/CPU_base/componentes.v" 125 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cd:CaminoDeDatos|registro:pc|q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/PractQuartus/" { { 0 { 0 ""} 0 67 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1720802524441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1720802524441 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1720802524441 ""}  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { clk } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "../CPU_base/cpu.v" "" { Text "/home/alumno/Escritorio/CPU_base/cpu.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/PractQuartus/" { { 0 { 0 ""} 0 37 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1720802524441 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN L22 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node reset (placed in PIN L22 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1720802524443 ""}  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { reset } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "../CPU_base/cpu.v" "" { Text "/home/alumno/Escritorio/CPU_base/cpu.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/PractQuartus/" { { 0 { 0 ""} 0 38 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1720802524443 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1720802524580 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1720802524582 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1720802524583 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1720802524586 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1720802524589 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1720802524591 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1720802524591 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1720802524593 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1720802524594 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1720802524597 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1720802524597 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1720802524619 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1720802525255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1720802525684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1720802525692 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1720802526376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1720802526377 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1720802526846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "/home/alumno/Escritorio/PractQuartus/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1720802528252 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1720802528252 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1720802529509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1720802529512 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1720802529512 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1720802529512 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1720802529541 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "10 " "Found 10 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode_salida\[0\] 0 " "Pin \"opcode_salida\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1720802529571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode_salida\[1\] 0 " "Pin \"opcode_salida\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1720802529571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode_salida\[2\] 0 " "Pin \"opcode_salida\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1720802529571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode_salida\[3\] 0 " "Pin \"opcode_salida\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1720802529571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode_salida\[4\] 0 " "Pin \"opcode_salida\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1720802529571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode_salida\[5\] 0 " "Pin \"opcode_salida\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1720802529571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode_salida\[6\] 0 " "Pin \"opcode_salida\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1720802529571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode_salida\[7\] 0 " "Pin \"opcode_salida\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1720802529571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_output\[0\] 0 " "Pin \"io_output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1720802529571 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_output\[1\] 0 " "Pin \"io_output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1720802529571 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1720802529571 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1720802529782 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1720802529850 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1720802530078 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1720802530416 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1720802530462 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/alumno/Escritorio/PractQuartus/output_files/cpu.fit.smsg " "Generated suppressed messages file /home/alumno/Escritorio/PractQuartus/output_files/cpu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1720802530615 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "450 " "Peak virtual memory: 450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1720802530887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 12 17:42:10 2024 " "Processing ended: Fri Jul 12 17:42:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1720802530887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1720802530887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1720802530887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1720802530887 ""}
