#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x164bdf0 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -9;
P_0x132b1d0 .param/l "N" 0 2 4, +C4<00000000000000000000000000010000>;
v0x1920b00_0 .net "R0", 3 0, L_0x19f1350;  1 drivers
v0x1920bc0_0 .net "R1", 3 0, L_0x19ec900;  1 drivers
v0x1920c80_0 .net "R2", 3 0, L_0x19e7eb0;  1 drivers
v0x1920d20_0 .net "R3", 3 0, L_0x19e3840;  1 drivers
v0x1920de0_0 .net "alu_eq", 0 0, L_0x1a030e0;  1 drivers
v0x1920e80_0 .net "alu_ovf", 0 0, L_0x1a00fa0;  1 drivers
v0x1920f20_0 .net "clk", 0 0, L_0x193d610;  1 drivers
v0x1920fc0_0 .var/i "i", 31 0;
v0x19210a0_0 .var "osc_en", 0 0;
v0x1921140_0 .var "set_pc", 0 0;
S_0x1710270 .scope module, "my_datapath" "datapath" 2 16, 3 2 0, S_0x164bdf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "set_pc";
    .port_info 2 /OUTPUT 4 "R3";
    .port_info 3 /OUTPUT 4 "R2";
    .port_info 4 /OUTPUT 4 "R1";
    .port_info 5 /OUTPUT 4 "R0";
    .port_info 6 /OUTPUT 1 "alu_eq";
    .port_info 7 /OUTPUT 1 "alu_ovf";
v0x18f6110_0 .net "ALU_RES", 3 0, L_0x1a02f00;  1 drivers
v0x18f61f0_0 .net "DATA_IN", 3 0, L_0x19d47b0;  1 drivers
v0x18f62b0_0 .net "IMM", 3 0, L_0x19d12a0;  1 drivers
v0x18f6350_0 .net "OUT_A", 3 0, L_0x19f6bd0;  1 drivers
v0x18f6410_0 .net "OUT_B", 3 0, L_0x19fca30;  1 drivers
v0x18f6560_0 .net "PC_CURR", 3 0, L_0x1949080;  1 drivers
v0x18f6620_0 .net "R0", 3 0, L_0x19f1350;  alias, 1 drivers
v0x18f66e0_0 .net "R1", 3 0, L_0x19ec900;  alias, 1 drivers
v0x18f67a0_0 .net "R2", 3 0, L_0x19e7eb0;  alias, 1 drivers
v0x18f68f0_0 .net "R3", 3 0, L_0x19e3840;  alias, 1 drivers
v0x18f69b0_0 .net "RES_INS", 15 0, L_0x19bdd30;  1 drivers
v0x18f6b00_0 .net "SEL_A", 1 0, L_0x19d0130;  1 drivers
v0x18f6bc0_0 .net "SEL_B", 1 0, L_0x19d0700;  1 drivers
v0x18f6c80_0 .net "SEL_W", 1 0, L_0x19d0cc0;  1 drivers
v0x18f6d40_0 .net "alu_eq", 0 0, L_0x1a030e0;  alias, 1 drivers
v0x18f6e30_0 .net "alu_op", 0 0, L_0x19cfc90;  1 drivers
v0x18f6ed0_0 .net "alu_ovf", 0 0, L_0x1a00fa0;  alias, 1 drivers
v0x18f70d0_0 .net "clk", 0 0, L_0x193d610;  alias, 1 drivers
v0x18f7170_0 .net "sel_data", 0 0, L_0x19aa8b0;  1 drivers
v0x18f7210_0 .net "set_pc", 0 0, v0x1921140_0;  1 drivers
v0x18f72b0_0 .net "write_en", 0 0, L_0x19cfae0;  1 drivers
S_0x1711fb0 .scope module, "alu_0" "alu" 3 42, 4 4 0, S_0x1710270;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
    .port_info 4 /OUTPUT 1 "eq";
    .port_info 5 /OUTPUT 1 "ovf";
L_0x1a030e0/d .functor AND 1, L_0x1a031f0, L_0x1a03330, L_0x19fe880, L_0x1a03520;
L_0x1a030e0 .delay 1 (3,3,3) L_0x1a030e0/d;
v0x178c030_0 .net "A", 3 0, L_0x19f6bd0;  alias, 1 drivers
v0x178c110_0 .net "B", 3 0, L_0x19fca30;  alias, 1 drivers
v0x178c1b0_0 .net "RES", 3 0, L_0x1a02f00;  alias, 1 drivers
v0x178c280_0 .net "W0", 3 0, L_0x1a00dc0;  1 drivers
v0x178c370_0 .net "W1", 3 0, L_0x19fddf0;  1 drivers
v0x178c460_0 .net "W2", 3 0, L_0x19fe390;  1 drivers
v0x178c520_0 .net *"_ivl_0", 0 0, L_0x19d8110;  1 drivers
v0x178c600_0 .net *"_ivl_12", 0 0, L_0x19fd450;  1 drivers
v0x178c6e0_0 .net *"_ivl_16", 0 0, L_0x19fd790;  1 drivers
v0x178c850_0 .net *"_ivl_20", 0 0, L_0x19fdae0;  1 drivers
v0x178c930_0 .net *"_ivl_24", 0 0, L_0x19fdfd0;  1 drivers
v0x178ca10_0 .net *"_ivl_29", 0 0, L_0x19fdd80;  1 drivers
v0x178caf0_0 .net *"_ivl_35", 0 0, L_0x1a031f0;  1 drivers
v0x178cbd0_0 .net *"_ivl_37", 0 0, L_0x1a03330;  1 drivers
v0x178ccb0_0 .net *"_ivl_39", 0 0, L_0x19fe880;  1 drivers
v0x178cd90_0 .net *"_ivl_4", 0 0, L_0x19fce30;  1 drivers
v0x178ce70_0 .net *"_ivl_41", 0 0, L_0x1a03520;  1 drivers
v0x178cf50_0 .net *"_ivl_8", 0 0, L_0x19fd120;  1 drivers
v0x178d030_0 .net "eq", 0 0, L_0x1a030e0;  alias, 1 drivers
v0x178d0f0_0 .net "ovf", 0 0, L_0x1a00fa0;  alias, 1 drivers
v0x178d190_0 .net "sel", 0 0, L_0x19cfc90;  alias, 1 drivers
L_0x19fcca0 .part L_0x19f6bd0, 3, 1;
L_0x19fcd40 .part L_0x19fca30, 3, 1;
L_0x19fcf40 .part L_0x19f6bd0, 3, 1;
L_0x19fd030 .part L_0x19fca30, 3, 1;
L_0x19fd230 .part L_0x19f6bd0, 2, 1;
L_0x19fd320 .part L_0x19fca30, 2, 1;
L_0x19fd560 .part L_0x19f6bd0, 2, 1;
L_0x19fd650 .part L_0x19fca30, 2, 1;
L_0x19fd8a0 .part L_0x19f6bd0, 1, 1;
L_0x19fd990 .part L_0x19fca30, 1, 1;
L_0x19fdba0 .part L_0x19f6bd0, 1, 1;
L_0x19fdc90 .part L_0x19fca30, 1, 1;
L_0x19fddf0 .concat8 [ 1 1 1 1], L_0x19fdfd0, L_0x19fd790, L_0x19fd120, L_0x19d8110;
L_0x19fe130 .part L_0x19f6bd0, 0, 1;
L_0x19fe2a0 .part L_0x19fca30, 0, 1;
L_0x19fe390 .concat8 [ 1 1 1 1], L_0x19fdd80, L_0x19fdae0, L_0x19fd450, L_0x19fce30;
L_0x19fe6a0 .part L_0x19f6bd0, 0, 1;
L_0x19fe790 .part L_0x19fca30, 0, 1;
L_0x1a031f0 .part L_0x19fe390, 3, 1;
L_0x1a03330 .part L_0x19fe390, 2, 1;
L_0x19fe880 .part L_0x19fe390, 1, 1;
L_0x1a03520 .part L_0x19fe390, 0, 1;
S_0x1711d00 .scope generate, "gen_operations[0]" "gen_operations[0]" 4 18, 4 18 0, S_0x1711fb0;
 .timescale -9 -9;
P_0x164a6f0 .param/l "i" 0 4 18, +C4<00>;
L_0x19fdfd0/d .functor NAND 1, L_0x19fe130, L_0x19fe2a0, C4<1>, C4<1>;
L_0x19fdfd0 .delay 1 (2,2,2) L_0x19fdfd0/d;
L_0x19fdd80/d .functor XNOR 1, L_0x19fe6a0, L_0x19fe790, C4<0>, C4<0>;
L_0x19fdd80 .delay 1 (5,5,5) L_0x19fdd80/d;
v0x133a030_0 .net *"_ivl_0", 0 0, L_0x19fe130;  1 drivers
v0x17852a0_0 .net *"_ivl_1", 0 0, L_0x19fe2a0;  1 drivers
v0x1785380_0 .net *"_ivl_2", 0 0, L_0x19fe6a0;  1 drivers
v0x1785440_0 .net *"_ivl_3", 0 0, L_0x19fe790;  1 drivers
S_0x1785520 .scope generate, "gen_operations[1]" "gen_operations[1]" 4 18, 4 18 0, S_0x1711fb0;
 .timescale -9 -9;
P_0x1785740 .param/l "i" 0 4 18, +C4<01>;
L_0x19fd790/d .functor NAND 1, L_0x19fd8a0, L_0x19fd990, C4<1>, C4<1>;
L_0x19fd790 .delay 1 (2,2,2) L_0x19fd790/d;
L_0x19fdae0/d .functor XNOR 1, L_0x19fdba0, L_0x19fdc90, C4<0>, C4<0>;
L_0x19fdae0 .delay 1 (5,5,5) L_0x19fdae0/d;
v0x1785800_0 .net *"_ivl_0", 0 0, L_0x19fd8a0;  1 drivers
v0x17858e0_0 .net *"_ivl_1", 0 0, L_0x19fd990;  1 drivers
v0x17859c0_0 .net *"_ivl_2", 0 0, L_0x19fdba0;  1 drivers
v0x1785a80_0 .net *"_ivl_3", 0 0, L_0x19fdc90;  1 drivers
S_0x1785b60 .scope generate, "gen_operations[2]" "gen_operations[2]" 4 18, 4 18 0, S_0x1711fb0;
 .timescale -9 -9;
P_0x1785d60 .param/l "i" 0 4 18, +C4<010>;
L_0x19fd120/d .functor NAND 1, L_0x19fd230, L_0x19fd320, C4<1>, C4<1>;
L_0x19fd120 .delay 1 (2,2,2) L_0x19fd120/d;
L_0x19fd450/d .functor XNOR 1, L_0x19fd560, L_0x19fd650, C4<0>, C4<0>;
L_0x19fd450 .delay 1 (5,5,5) L_0x19fd450/d;
v0x1785e20_0 .net *"_ivl_0", 0 0, L_0x19fd230;  1 drivers
v0x1785f00_0 .net *"_ivl_1", 0 0, L_0x19fd320;  1 drivers
v0x1785fe0_0 .net *"_ivl_2", 0 0, L_0x19fd560;  1 drivers
v0x17860a0_0 .net *"_ivl_3", 0 0, L_0x19fd650;  1 drivers
S_0x1786180 .scope generate, "gen_operations[3]" "gen_operations[3]" 4 18, 4 18 0, S_0x1711fb0;
 .timescale -9 -9;
P_0x1786380 .param/l "i" 0 4 18, +C4<011>;
L_0x19d8110/d .functor NAND 1, L_0x19fcca0, L_0x19fcd40, C4<1>, C4<1>;
L_0x19d8110 .delay 1 (2,2,2) L_0x19d8110/d;
L_0x19fce30/d .functor XNOR 1, L_0x19fcf40, L_0x19fd030, C4<0>, C4<0>;
L_0x19fce30 .delay 1 (5,5,5) L_0x19fce30/d;
v0x1786460_0 .net *"_ivl_0", 0 0, L_0x19fcca0;  1 drivers
v0x1786540_0 .net *"_ivl_1", 0 0, L_0x19fcd40;  1 drivers
v0x1786620_0 .net *"_ivl_2", 0 0, L_0x19fcf40;  1 drivers
v0x1786710_0 .net *"_ivl_3", 0 0, L_0x19fd030;  1 drivers
S_0x17867f0 .scope module, "mux_2_1_4b_0" "mux_2_1_4b" 4 23, 5 2 0, S_0x1711fb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x1788ca0_0 .net "A", 3 0, L_0x1a00dc0;  alias, 1 drivers
v0x1788da0_0 .net "B", 3 0, L_0x19fddf0;  alias, 1 drivers
v0x1788e80_0 .net "RES", 3 0, L_0x1a02f00;  alias, 1 drivers
v0x1788f40_0 .net "sel", 0 0, L_0x19cfc90;  alias, 1 drivers
L_0x1a026b0 .part L_0x1a00dc0, 0, 1;
L_0x1a02830 .part L_0x1a00dc0, 1, 1;
L_0x1a028d0 .part L_0x1a00dc0, 2, 1;
L_0x1a029c0 .part L_0x1a00dc0, 3, 1;
L_0x1a02ab0 .part L_0x19fddf0, 0, 1;
L_0x1a02ba0 .part L_0x19fddf0, 1, 1;
L_0x1a02d20 .part L_0x19fddf0, 2, 1;
L_0x1a02dc0 .part L_0x19fddf0, 3, 1;
L_0x1a02f00 .concat [ 1 1 1 1], L_0x1a01470, L_0x1a019a0, L_0x1a01ed0, L_0x194a2f0;
S_0x1786a20 .scope module, "mux_2_1_1b_0[0]" "mux_2_1_1b" 5 7, 6 4 0, S_0x17867f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1a010f0/d .functor NOT 1, L_0x19cfc90, C4<0>, C4<0>, C4<0>;
L_0x1a010f0 .delay 1 (1,1,1) L_0x1a010f0/d;
L_0x1a01200/d .functor AND 1, L_0x1a026b0, L_0x1a010f0, C4<1>, C4<1>;
L_0x1a01200 .delay 1 (3,3,3) L_0x1a01200/d;
L_0x1a01360/d .functor AND 1, L_0x1a02ab0, L_0x19cfc90, C4<1>, C4<1>;
L_0x1a01360 .delay 1 (3,3,3) L_0x1a01360/d;
L_0x1a01470/d .functor OR 1, L_0x1a01200, L_0x1a01360, C4<0>, C4<0>;
L_0x1a01470 .delay 1 (3,3,3) L_0x1a01470/d;
v0x1786c70_0 .net "a", 0 0, L_0x1a026b0;  1 drivers
v0x1786d50_0 .net "a_out", 0 0, L_0x1a01200;  1 drivers
v0x1786e10_0 .net "b", 0 0, L_0x1a02ab0;  1 drivers
v0x1786ee0_0 .net "b_out", 0 0, L_0x1a01360;  1 drivers
v0x1786fa0_0 .net "not_sel", 0 0, L_0x1a010f0;  1 drivers
v0x17870b0_0 .net "res", 0 0, L_0x1a01470;  1 drivers
v0x1787170_0 .net "sel", 0 0, L_0x19cfc90;  alias, 1 drivers
S_0x17872b0 .scope module, "mux_2_1_1b_0[1]" "mux_2_1_1b" 5 7, 6 4 0, S_0x17867f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1a01620/d .functor NOT 1, L_0x19cfc90, C4<0>, C4<0>, C4<0>;
L_0x1a01620 .delay 1 (1,1,1) L_0x1a01620/d;
L_0x1a01730/d .functor AND 1, L_0x1a02830, L_0x1a01620, C4<1>, C4<1>;
L_0x1a01730 .delay 1 (3,3,3) L_0x1a01730/d;
L_0x1a01890/d .functor AND 1, L_0x1a02ba0, L_0x19cfc90, C4<1>, C4<1>;
L_0x1a01890 .delay 1 (3,3,3) L_0x1a01890/d;
L_0x1a019a0/d .functor OR 1, L_0x1a01730, L_0x1a01890, C4<0>, C4<0>;
L_0x1a019a0 .delay 1 (3,3,3) L_0x1a019a0/d;
v0x1787540_0 .net "a", 0 0, L_0x1a02830;  1 drivers
v0x1787600_0 .net "a_out", 0 0, L_0x1a01730;  1 drivers
v0x17876c0_0 .net "b", 0 0, L_0x1a02ba0;  1 drivers
v0x1787790_0 .net "b_out", 0 0, L_0x1a01890;  1 drivers
v0x1787850_0 .net "not_sel", 0 0, L_0x1a01620;  1 drivers
v0x1787960_0 .net "res", 0 0, L_0x1a019a0;  1 drivers
v0x1787a20_0 .net "sel", 0 0, L_0x19cfc90;  alias, 1 drivers
S_0x1787b50 .scope module, "mux_2_1_1b_0[2]" "mux_2_1_1b" 5 7, 6 4 0, S_0x17867f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1a01b50/d .functor NOT 1, L_0x19cfc90, C4<0>, C4<0>, C4<0>;
L_0x1a01b50 .delay 1 (1,1,1) L_0x1a01b50/d;
L_0x1a01c60/d .functor AND 1, L_0x1a028d0, L_0x1a01b50, C4<1>, C4<1>;
L_0x1a01c60 .delay 1 (3,3,3) L_0x1a01c60/d;
L_0x1a01dc0/d .functor AND 1, L_0x1a02d20, L_0x19cfc90, C4<1>, C4<1>;
L_0x1a01dc0 .delay 1 (3,3,3) L_0x1a01dc0/d;
L_0x1a01ed0/d .functor OR 1, L_0x1a01c60, L_0x1a01dc0, C4<0>, C4<0>;
L_0x1a01ed0 .delay 1 (3,3,3) L_0x1a01ed0/d;
v0x1787df0_0 .net "a", 0 0, L_0x1a028d0;  1 drivers
v0x1787eb0_0 .net "a_out", 0 0, L_0x1a01c60;  1 drivers
v0x1787f70_0 .net "b", 0 0, L_0x1a02d20;  1 drivers
v0x1788040_0 .net "b_out", 0 0, L_0x1a01dc0;  1 drivers
v0x1788100_0 .net "not_sel", 0 0, L_0x1a01b50;  1 drivers
v0x1788210_0 .net "res", 0 0, L_0x1a01ed0;  1 drivers
v0x17882d0_0 .net "sel", 0 0, L_0x19cfc90;  alias, 1 drivers
S_0x1788440 .scope module, "mux_2_1_1b_0[3]" "mux_2_1_1b" 5 7, 6 4 0, S_0x17867f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1a02080/d .functor NOT 1, L_0x19cfc90, C4<0>, C4<0>, C4<0>;
L_0x1a02080 .delay 1 (1,1,1) L_0x1a02080/d;
L_0x1a02190/d .functor AND 1, L_0x1a029c0, L_0x1a02080, C4<1>, C4<1>;
L_0x1a02190 .delay 1 (3,3,3) L_0x1a02190/d;
L_0x1a022f0/d .functor AND 1, L_0x1a02dc0, L_0x19cfc90, C4<1>, C4<1>;
L_0x1a022f0 .delay 1 (3,3,3) L_0x1a022f0/d;
L_0x194a2f0/d .functor OR 1, L_0x1a02190, L_0x1a022f0, C4<0>, C4<0>;
L_0x194a2f0 .delay 1 (3,3,3) L_0x194a2f0/d;
v0x17886b0_0 .net "a", 0 0, L_0x1a029c0;  1 drivers
v0x1788790_0 .net "a_out", 0 0, L_0x1a02190;  1 drivers
v0x1788850_0 .net "b", 0 0, L_0x1a02dc0;  1 drivers
v0x17888f0_0 .net "b_out", 0 0, L_0x1a022f0;  1 drivers
v0x17889b0_0 .net "not_sel", 0 0, L_0x1a02080;  1 drivers
v0x1788ac0_0 .net "res", 0 0, L_0x194a2f0;  1 drivers
v0x1788b80_0 .net "sel", 0 0, L_0x19cfc90;  alias, 1 drivers
S_0x1789090 .scope module, "rca_0" "rca" 4 13, 7 2 0, S_0x1711fb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "SUM";
    .port_info 3 /OUTPUT 1 "ovf";
L_0x1a00fa0/d .functor XOR 1, L_0x19ffe40, L_0x1a00a30, C4<0>, C4<0>;
L_0x1a00fa0 .delay 1 (4,4,4) L_0x1a00fa0/d;
v0x178b8c0_0 .net "A", 3 0, L_0x19f6bd0;  alias, 1 drivers
v0x178b9c0_0 .net "B", 3 0, L_0x19fca30;  alias, 1 drivers
v0x178baa0_0 .net "SUM", 3 0, L_0x1a00dc0;  alias, 1 drivers
v0x178bb70_0 .net "c_out0", 0 0, L_0x19feea0;  1 drivers
v0x178bc60_0 .net "c_out1", 0 0, L_0x19ff670;  1 drivers
v0x178bda0_0 .net "c_out2", 0 0, L_0x19ffe40;  1 drivers
v0x178be90_0 .net "c_out3", 0 0, L_0x1a00a30;  1 drivers
v0x178bf30_0 .net "ovf", 0 0, L_0x1a00fa0;  alias, 1 drivers
L_0x19ff050 .part L_0x19f6bd0, 0, 1;
L_0x19ff0f0 .part L_0x19fca30, 0, 1;
L_0x19ff820 .part L_0x19f6bd0, 1, 1;
L_0x19ff8c0 .part L_0x19fca30, 1, 1;
L_0x19ffff0 .part L_0x19f6bd0, 2, 1;
L_0x1a002a0 .part L_0x19fca30, 2, 1;
L_0x1a00c30 .part L_0x19f6bd0, 3, 1;
L_0x1a00cd0 .part L_0x19fca30, 3, 1;
L_0x1a00dc0 .concat8 [ 1 1 1 1], L_0x19fed40, L_0x19ff560, L_0x19ffd30, L_0x1a00920;
S_0x1789290 .scope module, "fa0" "fa" 7 8, 8 2 0, S_0x1789090;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x19fe920/d .functor XOR 1, L_0x19ff050, L_0x19ff0f0, C4<0>, C4<0>;
L_0x19fe920 .delay 1 (4,4,4) L_0x19fe920/d;
L_0x19fea30/d .functor AND 1, L_0x19ff050, L_0x19ff0f0, C4<1>, C4<1>;
L_0x19fea30 .delay 1 (3,3,3) L_0x19fea30/d;
L_0x7f70680976d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x19febe0/d .functor AND 1, L_0x19fe920, L_0x7f70680976d8, C4<1>, C4<1>;
L_0x19febe0 .delay 1 (3,3,3) L_0x19febe0/d;
L_0x19fed40/d .functor XOR 1, L_0x19fe920, L_0x7f70680976d8, C4<0>, C4<0>;
L_0x19fed40 .delay 1 (4,4,4) L_0x19fed40/d;
L_0x19feea0/d .functor OR 1, L_0x19fea30, L_0x19febe0, C4<0>, C4<0>;
L_0x19feea0 .delay 1 (3,3,3) L_0x19feea0/d;
v0x1789540_0 .net "a", 0 0, L_0x19ff050;  1 drivers
v0x1789620_0 .net "b", 0 0, L_0x19ff0f0;  1 drivers
v0x17896e0_0 .net "c_in", 0 0, L_0x7f70680976d8;  1 drivers
v0x17897b0_0 .net "c_out", 0 0, L_0x19feea0;  alias, 1 drivers
v0x1789870_0 .net "sum", 0 0, L_0x19fed40;  1 drivers
v0x1789980_0 .net "w0", 0 0, L_0x19fe920;  1 drivers
v0x1789a40_0 .net "w1", 0 0, L_0x19fea30;  1 drivers
v0x1789b00_0 .net "w2", 0 0, L_0x19febe0;  1 drivers
S_0x1789c60 .scope module, "fa1" "fa" 7 10, 8 2 0, S_0x1789090;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x19ff190/d .functor XOR 1, L_0x19ff820, L_0x19ff8c0, C4<0>, C4<0>;
L_0x19ff190 .delay 1 (4,4,4) L_0x19ff190/d;
L_0x19ff2a0/d .functor AND 1, L_0x19ff820, L_0x19ff8c0, C4<1>, C4<1>;
L_0x19ff2a0 .delay 1 (3,3,3) L_0x19ff2a0/d;
L_0x19ff450/d .functor AND 1, L_0x19ff190, L_0x19feea0, C4<1>, C4<1>;
L_0x19ff450 .delay 1 (3,3,3) L_0x19ff450/d;
L_0x19ff560/d .functor XOR 1, L_0x19ff190, L_0x19feea0, C4<0>, C4<0>;
L_0x19ff560 .delay 1 (4,4,4) L_0x19ff560/d;
L_0x19ff670/d .functor OR 1, L_0x19ff2a0, L_0x19ff450, C4<0>, C4<0>;
L_0x19ff670 .delay 1 (3,3,3) L_0x19ff670/d;
v0x1789ee0_0 .net "a", 0 0, L_0x19ff820;  1 drivers
v0x1789fa0_0 .net "b", 0 0, L_0x19ff8c0;  1 drivers
v0x178a060_0 .net "c_in", 0 0, L_0x19feea0;  alias, 1 drivers
v0x178a160_0 .net "c_out", 0 0, L_0x19ff670;  alias, 1 drivers
v0x178a200_0 .net "sum", 0 0, L_0x19ff560;  1 drivers
v0x178a2f0_0 .net "w0", 0 0, L_0x19ff190;  1 drivers
v0x178a3b0_0 .net "w1", 0 0, L_0x19ff2a0;  1 drivers
v0x178a470_0 .net "w2", 0 0, L_0x19ff450;  1 drivers
S_0x178a5d0 .scope module, "fa2" "fa" 7 12, 8 2 0, S_0x1789090;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x19ff960/d .functor XOR 1, L_0x19ffff0, L_0x1a002a0, C4<0>, C4<0>;
L_0x19ff960 .delay 1 (4,4,4) L_0x19ff960/d;
L_0x19ffa70/d .functor AND 1, L_0x19ffff0, L_0x1a002a0, C4<1>, C4<1>;
L_0x19ffa70 .delay 1 (3,3,3) L_0x19ffa70/d;
L_0x19ffc20/d .functor AND 1, L_0x19ff960, L_0x19ff670, C4<1>, C4<1>;
L_0x19ffc20 .delay 1 (3,3,3) L_0x19ffc20/d;
L_0x19ffd30/d .functor XOR 1, L_0x19ff960, L_0x19ff670, C4<0>, C4<0>;
L_0x19ffd30 .delay 1 (4,4,4) L_0x19ffd30/d;
L_0x19ffe40/d .functor OR 1, L_0x19ffa70, L_0x19ffc20, C4<0>, C4<0>;
L_0x19ffe40 .delay 1 (3,3,3) L_0x19ffe40/d;
v0x178a860_0 .net "a", 0 0, L_0x19ffff0;  1 drivers
v0x178a920_0 .net "b", 0 0, L_0x1a002a0;  1 drivers
v0x178a9e0_0 .net "c_in", 0 0, L_0x19ff670;  alias, 1 drivers
v0x178aae0_0 .net "c_out", 0 0, L_0x19ffe40;  alias, 1 drivers
v0x178ab80_0 .net "sum", 0 0, L_0x19ffd30;  1 drivers
v0x178ac70_0 .net "w0", 0 0, L_0x19ff960;  1 drivers
v0x178ad30_0 .net "w1", 0 0, L_0x19ffa70;  1 drivers
v0x178adf0_0 .net "w2", 0 0, L_0x19ffc20;  1 drivers
S_0x178af50 .scope module, "fa3" "fa" 7 14, 8 2 0, S_0x1789090;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x1a00550/d .functor XOR 1, L_0x1a00c30, L_0x1a00cd0, C4<0>, C4<0>;
L_0x1a00550 .delay 1 (4,4,4) L_0x1a00550/d;
L_0x1a00660/d .functor AND 1, L_0x1a00c30, L_0x1a00cd0, C4<1>, C4<1>;
L_0x1a00660 .delay 1 (3,3,3) L_0x1a00660/d;
L_0x1a00810/d .functor AND 1, L_0x1a00550, L_0x19ffe40, C4<1>, C4<1>;
L_0x1a00810 .delay 1 (3,3,3) L_0x1a00810/d;
L_0x1a00920/d .functor XOR 1, L_0x1a00550, L_0x19ffe40, C4<0>, C4<0>;
L_0x1a00920 .delay 1 (4,4,4) L_0x1a00920/d;
L_0x1a00a30/d .functor OR 1, L_0x1a00660, L_0x1a00810, C4<0>, C4<0>;
L_0x1a00a30 .delay 1 (3,3,3) L_0x1a00a30/d;
v0x178b1b0_0 .net "a", 0 0, L_0x1a00c30;  1 drivers
v0x178b290_0 .net "b", 0 0, L_0x1a00cd0;  1 drivers
v0x178b350_0 .net "c_in", 0 0, L_0x19ffe40;  alias, 1 drivers
v0x178b450_0 .net "c_out", 0 0, L_0x1a00a30;  alias, 1 drivers
v0x178b4f0_0 .net "sum", 0 0, L_0x1a00920;  1 drivers
v0x178b5e0_0 .net "w0", 0 0, L_0x1a00550;  1 drivers
v0x178b6a0_0 .net "w1", 0 0, L_0x1a00660;  1 drivers
v0x178b760_0 .net "w2", 0 0, L_0x1a00810;  1 drivers
S_0x178d2d0 .scope module, "ins_dec_0" "ins_dec" 3 26, 9 2 0, S_0x1710270;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "INS";
    .port_info 1 /OUTPUT 1 "sel_data";
    .port_info 2 /OUTPUT 1 "write_en";
    .port_info 3 /OUTPUT 1 "alu_op";
    .port_info 4 /OUTPUT 2 "SEL_A";
    .port_info 5 /OUTPUT 2 "SEL_B";
    .port_info 6 /OUTPUT 2 "SEL_W";
    .port_info 7 /OUTPUT 4 "IMM";
    .port_info 8 /OUTPUT 4 "JMP";
L_0x19aa8b0/d .functor BUF 1, L_0x19be3d0, C4<0>, C4<0>, C4<0>;
L_0x19aa8b0 .delay 1 (1,1,1) L_0x19aa8b0/d;
L_0x19bc4d0/d .functor NOT 1, L_0x19be4c0, C4<0>, C4<0>, C4<0>;
L_0x19bc4d0 .delay 1 (1,1,1) L_0x19bc4d0/d;
L_0x19be5b0/d .functor NOT 1, L_0x19be6c0, C4<0>, C4<0>, C4<0>;
L_0x19be5b0 .delay 1 (1,1,1) L_0x19be5b0/d;
L_0x19abeb0/d .functor NOT 1, L_0x19cf210, C4<0>, C4<0>, C4<0>;
L_0x19abeb0 .delay 1 (1,1,1) L_0x19abeb0/d;
L_0x19cf2b0/d .functor OR 1, L_0x19cf460, L_0x19bc4d0, L_0x19be5b0, C4<0>;
L_0x19cf2b0 .delay 1 (3,3,3) L_0x19cf2b0/d;
L_0x19cf550/d .functor OR 1, L_0x19abeb0, L_0x19cf6b0, L_0x19cf7e0, C4<0>;
L_0x19cf550 .delay 1 (3,3,3) L_0x19cf550/d;
L_0x19cfae0/d .functor AND 1, L_0x19cf2b0, L_0x19cf550, C4<1>, C4<1>;
L_0x19cfae0 .delay 1 (3,3,3) L_0x19cfae0/d;
L_0x19cfc90/d .functor BUF 1, L_0x19cfdf0, C4<0>, C4<0>, C4<0>;
L_0x19cfc90 .delay 1 (1,1,1) L_0x19cfc90/d;
L_0x19cff30/d .functor BUF 1, L_0x19d0040, C4<0>, C4<0>, C4<0>;
L_0x19cff30 .delay 1 (1,1,1) L_0x19cff30/d;
L_0x19d0280/d .functor BUF 1, L_0x19d03f0, C4<0>, C4<0>, C4<0>;
L_0x19d0280 .delay 1 (1,1,1) L_0x19d0280/d;
L_0x19d0490/d .functor BUF 1, L_0x19d05a0, C4<0>, C4<0>, C4<0>;
L_0x19d0490 .delay 1 (1,1,1) L_0x19d0490/d;
L_0x19d07f0/d .functor BUF 1, L_0x19d09c0, C4<0>, C4<0>, C4<0>;
L_0x19d07f0 .delay 1 (1,1,1) L_0x19d07f0/d;
L_0x19d0690/d .functor BUF 1, L_0x19d0bd0, C4<0>, C4<0>, C4<0>;
L_0x19d0690 .delay 1 (1,1,1) L_0x19d0690/d;
L_0x19d0e40/d .functor BUF 1, L_0x19d1020, C4<0>, C4<0>, C4<0>;
L_0x19d0e40 .delay 1 (1,1,1) L_0x19d0e40/d;
L_0x19d0950/d .functor BUF 1, L_0x19d11b0, C4<0>, C4<0>, C4<0>;
L_0x19d0950 .delay 1 (1,1,1) L_0x19d0950/d;
L_0x19d1340/d .functor BUF 1, L_0x19d14e0, C4<0>, C4<0>, C4<0>;
L_0x19d1340 .delay 1 (1,1,1) L_0x19d1340/d;
L_0x19d15d0/d .functor BUF 1, L_0x19d16e0, C4<0>, C4<0>, C4<0>;
L_0x19d15d0 .delay 1 (1,1,1) L_0x19d15d0/d;
L_0x19d1970/d .functor BUF 1, L_0x19d1b70, C4<0>, C4<0>, C4<0>;
L_0x19d1970 .delay 1 (1,1,1) L_0x19d1970/d;
L_0x19d1d20/d .functor BUF 1, L_0x19d1e30, C4<0>, C4<0>, C4<0>;
L_0x19d1d20 .delay 1 (1,1,1) L_0x19d1d20/d;
L_0x19d1f20/d .functor BUF 1, L_0x19d1ad0, C4<0>, C4<0>, C4<0>;
L_0x19d1f20 .delay 1 (1,1,1) L_0x19d1f20/d;
L_0x19d2200/d .functor BUF 1, L_0x19d2310, C4<0>, C4<0>, C4<0>;
L_0x19d2200 .delay 1 (1,1,1) L_0x19d2200/d;
L_0x19d2670/d .functor BUF 1, L_0x19d2890, C4<0>, C4<0>, C4<0>;
L_0x19d2670 .delay 1 (1,1,1) L_0x19d2670/d;
v0x178d5b0_0 .net "IMM", 3 0, L_0x19d12a0;  alias, 1 drivers
v0x178d690_0 .net "INS", 15 0, L_0x19bdd30;  alias, 1 drivers
v0x178d770_0 .net "JMP", 3 0, L_0x19d2400;  1 drivers
v0x178d860_0 .net "SEL_A", 1 0, L_0x19d0130;  alias, 1 drivers
v0x178d940_0 .net "SEL_B", 1 0, L_0x19d0700;  alias, 1 drivers
v0x178da70_0 .net "SEL_W", 1 0, L_0x19d0cc0;  alias, 1 drivers
v0x178db50_0 .net *"_ivl_1", 0 0, L_0x19be3d0;  1 drivers
v0x178dc30_0 .net *"_ivl_11", 0 0, L_0x19cf6b0;  1 drivers
v0x178dd10_0 .net *"_ivl_13", 0 0, L_0x19cf7e0;  1 drivers
v0x178ddf0_0 .net *"_ivl_15", 0 0, L_0x19cfdf0;  1 drivers
v0x178ded0_0 .net *"_ivl_16", 0 0, L_0x19cff30;  1 drivers
v0x178dfb0_0 .net *"_ivl_19", 0 0, L_0x19d0040;  1 drivers
v0x178e090_0 .net *"_ivl_20", 0 0, L_0x19d0280;  1 drivers
v0x178e170_0 .net *"_ivl_24", 0 0, L_0x19d03f0;  1 drivers
v0x178e250_0 .net *"_ivl_25", 0 0, L_0x19d0490;  1 drivers
v0x178e330_0 .net *"_ivl_28", 0 0, L_0x19d05a0;  1 drivers
v0x178e410_0 .net *"_ivl_29", 0 0, L_0x19d07f0;  1 drivers
v0x178e4f0_0 .net *"_ivl_3", 0 0, L_0x19be4c0;  1 drivers
v0x178e5d0_0 .net *"_ivl_33", 0 0, L_0x19d09c0;  1 drivers
v0x178e6b0_0 .net *"_ivl_34", 0 0, L_0x19d0690;  1 drivers
v0x178e790_0 .net *"_ivl_37", 0 0, L_0x19d0bd0;  1 drivers
v0x178e870_0 .net *"_ivl_38", 0 0, L_0x19d0e40;  1 drivers
v0x178e950_0 .net *"_ivl_42", 0 0, L_0x19d1020;  1 drivers
v0x178ea30_0 .net *"_ivl_43", 0 0, L_0x19d0950;  1 drivers
v0x178eb10_0 .net *"_ivl_46", 0 0, L_0x19d11b0;  1 drivers
v0x178ebf0_0 .net *"_ivl_47", 0 0, L_0x19d1340;  1 drivers
v0x178ecd0_0 .net *"_ivl_5", 0 0, L_0x19be6c0;  1 drivers
v0x178edb0_0 .net *"_ivl_50", 0 0, L_0x19d14e0;  1 drivers
v0x178ee90_0 .net *"_ivl_51", 0 0, L_0x19d15d0;  1 drivers
v0x178ef70_0 .net *"_ivl_54", 0 0, L_0x19d16e0;  1 drivers
v0x178f050_0 .net *"_ivl_55", 0 0, L_0x19d1970;  1 drivers
v0x178f130_0 .net *"_ivl_59", 0 0, L_0x19d1b70;  1 drivers
v0x178f210_0 .net *"_ivl_60", 0 0, L_0x19d1d20;  1 drivers
v0x178f500_0 .net *"_ivl_63", 0 0, L_0x19d1e30;  1 drivers
v0x178f5e0_0 .net *"_ivl_64", 0 0, L_0x19d1f20;  1 drivers
v0x178f6c0_0 .net *"_ivl_67", 0 0, L_0x19d1ad0;  1 drivers
v0x178f7a0_0 .net *"_ivl_68", 0 0, L_0x19d2200;  1 drivers
v0x178f880_0 .net *"_ivl_7", 0 0, L_0x19cf210;  1 drivers
v0x178f960_0 .net *"_ivl_71", 0 0, L_0x19d2310;  1 drivers
v0x178fa40_0 .net *"_ivl_72", 0 0, L_0x19d2670;  1 drivers
v0x178fb20_0 .net *"_ivl_76", 0 0, L_0x19d2890;  1 drivers
v0x178fc00_0 .net *"_ivl_9", 0 0, L_0x19cf460;  1 drivers
v0x178fce0_0 .net "alu_op", 0 0, L_0x19cfc90;  alias, 1 drivers
v0x178fd80_0 .net "sel_data", 0 0, L_0x19aa8b0;  alias, 1 drivers
v0x178fe40_0 .net "w0", 0 0, L_0x19bc4d0;  1 drivers
v0x178ff00_0 .net "w1", 0 0, L_0x19be5b0;  1 drivers
v0x178ffc0_0 .net "w2", 0 0, L_0x19abeb0;  1 drivers
v0x1790080_0 .net "w3", 0 0, L_0x19cf2b0;  1 drivers
v0x1790140_0 .net "w4", 0 0, L_0x19cf550;  1 drivers
v0x1790200_0 .net "write_en", 0 0, L_0x19cfae0;  alias, 1 drivers
L_0x19be3d0 .part L_0x19bdd30, 9, 1;
L_0x19be4c0 .part L_0x19bdd30, 9, 1;
L_0x19be6c0 .part L_0x19bdd30, 8, 1;
L_0x19cf210 .part L_0x19bdd30, 10, 1;
L_0x19cf460 .part L_0x19bdd30, 10, 1;
L_0x19cf6b0 .part L_0x19bdd30, 9, 1;
L_0x19cf7e0 .part L_0x19bdd30, 8, 1;
L_0x19cfdf0 .part L_0x19bdd30, 8, 1;
L_0x19d0040 .part L_0x19bdd30, 3, 1;
L_0x19d0130 .concat8 [ 1 1 0 0], L_0x19d0280, L_0x19cff30;
L_0x19d03f0 .part L_0x19bdd30, 2, 1;
L_0x19d05a0 .part L_0x19bdd30, 1, 1;
L_0x19d0700 .concat8 [ 1 1 0 0], L_0x19d07f0, L_0x19d0490;
L_0x19d09c0 .part L_0x19bdd30, 0, 1;
L_0x19d0bd0 .part L_0x19bdd30, 5, 1;
L_0x19d0cc0 .concat8 [ 1 1 0 0], L_0x19d0e40, L_0x19d0690;
L_0x19d1020 .part L_0x19bdd30, 4, 1;
L_0x19d11b0 .part L_0x19bdd30, 3, 1;
L_0x19d14e0 .part L_0x19bdd30, 2, 1;
L_0x19d16e0 .part L_0x19bdd30, 1, 1;
L_0x19d12a0 .concat8 [ 1 1 1 1], L_0x19d1970, L_0x19d15d0, L_0x19d1340, L_0x19d0950;
L_0x19d1b70 .part L_0x19bdd30, 0, 1;
L_0x19d1e30 .part L_0x19bdd30, 7, 1;
L_0x19d1ad0 .part L_0x19bdd30, 6, 1;
L_0x19d2310 .part L_0x19bdd30, 5, 1;
L_0x19d2400 .concat8 [ 1 1 1 1], L_0x19d2670, L_0x19d2200, L_0x19d1f20, L_0x19d1d20;
L_0x19d2890 .part L_0x19bdd30, 4, 1;
S_0x17903e0 .scope module, "ins_mem_0" "ins_mem" 3 16, 10 6 0, S_0x1710270;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "PC";
    .port_info 1 /OUTPUT 16 "RES_INS";
v0x1874030_0 .net "PC", 3 0, L_0x1949080;  alias, 1 drivers
v0x1874130_0 .net "RES_INS", 15 0, L_0x19bdd30;  alias, 1 drivers
L_0x19bddd0 .part L_0x1949080, 3, 1;
L_0x19bdfe0 .part L_0x1949080, 2, 1;
L_0x19be290 .part L_0x1949080, 1, 1;
L_0x19be330 .part L_0x1949080, 0, 1;
S_0x1790570 .scope module, "mux_16_1_16b_0" "mux_16_1_16b" 10 9, 11 2 0, S_0x17903e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 16 "C";
    .port_info 3 /INPUT 16 "D";
    .port_info 4 /INPUT 16 "E";
    .port_info 5 /INPUT 16 "F";
    .port_info 6 /INPUT 16 "G";
    .port_info 7 /INPUT 16 "H";
    .port_info 8 /INPUT 16 "I";
    .port_info 9 /INPUT 16 "J";
    .port_info 10 /INPUT 16 "K";
    .port_info 11 /INPUT 16 "L";
    .port_info 12 /INPUT 16 "M";
    .port_info 13 /INPUT 16 "N";
    .port_info 14 /INPUT 16 "O";
    .port_info 15 /INPUT 16 "P";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 16 "RES";
L_0x7f7068097138 .functor BUFT 1, C4<0000001000000000>, C4<0>, C4<0>, C4<0>;
v0x1872b60_0 .net "A", 15 0, L_0x7f7068097138;  1 drivers
L_0x7f7068097180 .functor BUFT 1, C4<0000001000011111>, C4<0>, C4<0>, C4<0>;
v0x1872c60_0 .net "B", 15 0, L_0x7f7068097180;  1 drivers
L_0x7f70680971c8 .functor BUFT 1, C4<0000001000100010>, C4<0>, C4<0>, C4<0>;
v0x1872d40_0 .net "C", 15 0, L_0x7f70680971c8;  1 drivers
L_0x7f7068097210 .functor BUFT 1, C4<0000001000110011>, C4<0>, C4<0>, C4<0>;
v0x1872e00_0 .net "D", 15 0, L_0x7f7068097210;  1 drivers
L_0x7f7068097258 .functor BUFT 1, C4<0000010000110110>, C4<0>, C4<0>, C4<0>;
v0x1872ee0_0 .net "E", 15 0, L_0x7f7068097258;  1 drivers
L_0x7f70680972a0 .functor BUFT 1, C4<0000000000010111>, C4<0>, C4<0>, C4<0>;
v0x1872fc0_0 .net "F", 15 0, L_0x7f70680972a0;  1 drivers
L_0x7f70680972e8 .functor BUFT 1, C4<0000010011100000>, C4<0>, C4<0>, C4<0>;
v0x18730a0_0 .net "G", 15 0, L_0x7f70680972e8;  1 drivers
L_0x7f7068097330 .functor BUFT 1, C4<0000001100000000>, C4<0>, C4<0>, C4<0>;
v0x1873180_0 .net "H", 15 0, L_0x7f7068097330;  1 drivers
L_0x7f7068097378 .functor BUFT 1, C4<0000001100000000>, C4<0>, C4<0>, C4<0>;
v0x1873260_0 .net "I", 15 0, L_0x7f7068097378;  1 drivers
L_0x7f70680973c0 .functor BUFT 1, C4<0000001100000000>, C4<0>, C4<0>, C4<0>;
v0x1873340_0 .net "J", 15 0, L_0x7f70680973c0;  1 drivers
L_0x7f7068097408 .functor BUFT 1, C4<0000001100000000>, C4<0>, C4<0>, C4<0>;
v0x1873420_0 .net "K", 15 0, L_0x7f7068097408;  1 drivers
L_0x7f7068097450 .functor BUFT 1, C4<0000001100000000>, C4<0>, C4<0>, C4<0>;
v0x1873500_0 .net "L", 15 0, L_0x7f7068097450;  1 drivers
L_0x7f7068097498 .functor BUFT 1, C4<0000001100000000>, C4<0>, C4<0>, C4<0>;
v0x18735e0_0 .net "M", 15 0, L_0x7f7068097498;  1 drivers
L_0x7f70680974e0 .functor BUFT 1, C4<0000001100000000>, C4<0>, C4<0>, C4<0>;
v0x18736c0_0 .net "N", 15 0, L_0x7f70680974e0;  1 drivers
L_0x7f7068097528 .functor BUFT 1, C4<0000001100000000>, C4<0>, C4<0>, C4<0>;
v0x18737a0_0 .net "O", 15 0, L_0x7f7068097528;  1 drivers
L_0x7f7068097570 .functor BUFT 1, C4<0000001100000000>, C4<0>, C4<0>, C4<0>;
v0x1873880_0 .net "P", 15 0, L_0x7f7068097570;  1 drivers
v0x1873960_0 .net "RES", 15 0, L_0x19bdd30;  alias, 1 drivers
v0x1873b30_0 .net "sel0", 0 0, L_0x19be330;  1 drivers
v0x1873bd0_0 .net "sel1", 0 0, L_0x19be290;  1 drivers
v0x1873c70_0 .net "sel2", 0 0, L_0x19bdfe0;  1 drivers
v0x1873d10_0 .net "sel3", 0 0, L_0x19bddd0;  1 drivers
L_0x19a9f30 .part L_0x7f7068097138, 0, 1;
L_0x19a9fd0 .part L_0x7f7068097138, 1, 1;
L_0x19aa0c0 .part L_0x7f7068097138, 2, 1;
L_0x19aa160 .part L_0x7f7068097138, 3, 1;
L_0x19aa2c0 .part L_0x7f7068097138, 4, 1;
L_0x19aa360 .part L_0x7f7068097138, 5, 1;
L_0x19aa440 .part L_0x7f7068097138, 6, 1;
L_0x19aa4e0 .part L_0x7f7068097138, 7, 1;
L_0x19aa5d0 .part L_0x7f7068097138, 8, 1;
L_0x19aa670 .part L_0x7f7068097138, 9, 1;
L_0x19aa770 .part L_0x7f7068097138, 10, 1;
L_0x19aa810 .part L_0x7f7068097138, 11, 1;
L_0x19aa920 .part L_0x7f7068097138, 12, 1;
L_0x19aa9c0 .part L_0x7f7068097138, 13, 1;
L_0x19aaae0 .part L_0x7f7068097138, 14, 1;
L_0x19aab80 .part L_0x7f7068097138, 15, 1;
L_0x19aacb0 .part L_0x7f7068097180, 0, 1;
L_0x19aad50 .part L_0x7f7068097180, 1, 1;
L_0x19aae90 .part L_0x7f7068097180, 2, 1;
L_0x19aaf30 .part L_0x7f7068097180, 3, 1;
L_0x19aadf0 .part L_0x7f7068097180, 4, 1;
L_0x19ab080 .part L_0x7f7068097180, 5, 1;
L_0x19ab1e0 .part L_0x7f7068097180, 6, 1;
L_0x19ab280 .part L_0x7f7068097180, 7, 1;
L_0x19ab3f0 .part L_0x7f7068097180, 8, 1;
L_0x19ab490 .part L_0x7f7068097180, 9, 1;
L_0x19ab610 .part L_0x7f7068097180, 10, 1;
L_0x19ab6b0 .part L_0x7f7068097180, 11, 1;
L_0x19ab840 .part L_0x7f7068097180, 12, 1;
L_0x19ab8e0 .part L_0x7f7068097180, 13, 1;
L_0x19aba80 .part L_0x7f7068097180, 14, 1;
L_0x19abb20 .part L_0x7f7068097180, 15, 1;
L_0x19abcd0 .part L_0x7f70680971c8, 0, 1;
L_0x19abd70 .part L_0x7f70680971c8, 1, 1;
L_0x19abf30 .part L_0x7f70680971c8, 2, 1;
L_0x19abfd0 .part L_0x7f70680971c8, 3, 1;
L_0x19abe10 .part L_0x7f70680971c8, 4, 1;
L_0x19ac1a0 .part L_0x7f70680971c8, 5, 1;
L_0x19ac380 .part L_0x7f70680971c8, 6, 1;
L_0x19ac420 .part L_0x7f70680971c8, 7, 1;
L_0x19ac610 .part L_0x7f70680971c8, 8, 1;
L_0x19ac6b0 .part L_0x7f70680971c8, 9, 1;
L_0x19ac8b0 .part L_0x7f70680971c8, 10, 1;
L_0x19ac950 .part L_0x7f70680971c8, 11, 1;
L_0x19acb60 .part L_0x7f70680971c8, 12, 1;
L_0x19acc00 .part L_0x7f70680971c8, 13, 1;
L_0x19ace20 .part L_0x7f70680971c8, 14, 1;
L_0x19acec0 .part L_0x7f70680971c8, 15, 1;
L_0x19ad0f0 .part L_0x7f7068097210, 0, 1;
L_0x19ad190 .part L_0x7f7068097210, 1, 1;
L_0x19ad3d0 .part L_0x7f7068097210, 2, 1;
L_0x19ad470 .part L_0x7f7068097210, 3, 1;
L_0x19ad6c0 .part L_0x7f7068097210, 4, 1;
L_0x19ad760 .part L_0x7f7068097210, 5, 1;
L_0x19ad9c0 .part L_0x7f7068097210, 6, 1;
L_0x19ada60 .part L_0x7f7068097210, 7, 1;
L_0x19adcd0 .part L_0x7f7068097210, 8, 1;
L_0x19add70 .part L_0x7f7068097210, 9, 1;
L_0x19adff0 .part L_0x7f7068097210, 10, 1;
L_0x19ae090 .part L_0x7f7068097210, 11, 1;
L_0x19ae320 .part L_0x7f7068097210, 12, 1;
L_0x19ae3c0 .part L_0x7f7068097210, 13, 1;
L_0x19ae660 .part L_0x7f7068097210, 14, 1;
L_0x19ae700 .part L_0x7f7068097210, 15, 1;
L_0x19aebc0 .part L_0x7f7068097258, 0, 1;
L_0x19aec60 .part L_0x7f7068097258, 1, 1;
L_0x19aef20 .part L_0x7f7068097258, 2, 1;
L_0x19aefc0 .part L_0x7f7068097258, 3, 1;
L_0x19af290 .part L_0x7f7068097258, 4, 1;
L_0x19af330 .part L_0x7f7068097258, 5, 1;
L_0x19af610 .part L_0x7f7068097258, 6, 1;
L_0x19af6b0 .part L_0x7f7068097258, 7, 1;
L_0x19af9a0 .part L_0x7f7068097258, 8, 1;
L_0x19afa40 .part L_0x7f7068097258, 9, 1;
L_0x19afd40 .part L_0x7f7068097258, 10, 1;
L_0x19afde0 .part L_0x7f7068097258, 11, 1;
L_0x19b00f0 .part L_0x7f7068097258, 12, 1;
L_0x19b0190 .part L_0x7f7068097258, 13, 1;
L_0x19b04b0 .part L_0x7f7068097258, 14, 1;
L_0x19b0550 .part L_0x7f7068097258, 15, 1;
L_0x19b0880 .part L_0x7f70680972a0, 0, 1;
L_0x19b0920 .part L_0x7f70680972a0, 1, 1;
L_0x19b0c60 .part L_0x7f70680972a0, 2, 1;
L_0x19b0d00 .part L_0x7f70680972a0, 3, 1;
L_0x19b1050 .part L_0x7f70680972a0, 4, 1;
L_0x19b10f0 .part L_0x7f70680972a0, 5, 1;
L_0x19b1450 .part L_0x7f70680972a0, 6, 1;
L_0x19b14f0 .part L_0x7f70680972a0, 7, 1;
L_0x19b1860 .part L_0x7f70680972a0, 8, 1;
L_0x19b1900 .part L_0x7f70680972a0, 9, 1;
L_0x19b1c80 .part L_0x7f70680972a0, 10, 1;
L_0x19b1d20 .part L_0x7f70680972a0, 11, 1;
L_0x19b20b0 .part L_0x7f70680972a0, 12, 1;
L_0x19b2150 .part L_0x7f70680972a0, 13, 1;
L_0x19b24f0 .part L_0x7f70680972a0, 14, 1;
L_0x19b2590 .part L_0x7f70680972a0, 15, 1;
L_0x19b2b50 .part L_0x7f70680972e8, 0, 1;
L_0x19b2bf0 .part L_0x7f70680972e8, 1, 1;
L_0x19b2fb0 .part L_0x7f70680972e8, 2, 1;
L_0x19b3050 .part L_0x7f70680972e8, 3, 1;
L_0x19b3420 .part L_0x7f70680972e8, 4, 1;
L_0x19b34c0 .part L_0x7f70680972e8, 5, 1;
L_0x19b38a0 .part L_0x7f70680972e8, 6, 1;
L_0x19b3940 .part L_0x7f70680972e8, 7, 1;
L_0x19b3d30 .part L_0x7f70680972e8, 8, 1;
L_0x19b3dd0 .part L_0x7f70680972e8, 9, 1;
L_0x19b41d0 .part L_0x7f70680972e8, 10, 1;
L_0x19b4270 .part L_0x7f70680972e8, 11, 1;
L_0x19b4680 .part L_0x7f70680972e8, 12, 1;
L_0x19b4720 .part L_0x7f70680972e8, 13, 1;
L_0x19b4b40 .part L_0x7f70680972e8, 14, 1;
L_0x19b4be0 .part L_0x7f70680972e8, 15, 1;
L_0x19b5220 .part L_0x7f7068097330, 0, 1;
L_0x19b52c0 .part L_0x7f7068097330, 1, 1;
L_0x19b5700 .part L_0x7f7068097330, 2, 1;
L_0x19b57a0 .part L_0x7f7068097330, 3, 1;
L_0x19b5bf0 .part L_0x7f7068097330, 4, 1;
L_0x19b5c90 .part L_0x7f7068097330, 5, 1;
L_0x19b60f0 .part L_0x7f7068097330, 6, 1;
L_0x19b6190 .part L_0x7f7068097330, 7, 1;
L_0x19b6600 .part L_0x7f7068097330, 8, 1;
L_0x19b66a0 .part L_0x7f7068097330, 9, 1;
L_0x19b6b20 .part L_0x7f7068097330, 10, 1;
L_0x19b6bc0 .part L_0x7f7068097330, 11, 1;
L_0x19b7050 .part L_0x7f7068097330, 12, 1;
L_0x19b70f0 .part L_0x7f7068097330, 13, 1;
L_0x19b7590 .part L_0x7f7068097330, 14, 1;
L_0x19b7630 .part L_0x7f7068097330, 15, 1;
L_0x19b7cf0 .part L_0x7f7068097378, 0, 1;
L_0x19b7d90 .part L_0x7f7068097378, 1, 1;
L_0x19b8250 .part L_0x7f7068097378, 2, 1;
L_0x19b82f0 .part L_0x7f7068097378, 3, 1;
L_0x19b7e30 .part L_0x7f7068097378, 4, 1;
L_0x19b7ed0 .part L_0x7f7068097378, 5, 1;
L_0x19b7f70 .part L_0x7f7068097378, 6, 1;
L_0x19b8010 .part L_0x7f7068097378, 7, 1;
L_0x19b80b0 .part L_0x7f7068097378, 8, 1;
L_0x19b8150 .part L_0x7f7068097378, 9, 1;
L_0x19b87f0 .part L_0x7f7068097378, 10, 1;
L_0x19b8890 .part L_0x7f7068097378, 11, 1;
L_0x19b8390 .part L_0x7f7068097378, 12, 1;
L_0x19b8430 .part L_0x7f7068097378, 13, 1;
L_0x19b84d0 .part L_0x7f7068097378, 14, 1;
L_0x19b8570 .part L_0x7f7068097378, 15, 1;
L_0x19b8610 .part L_0x7f70680973c0, 0, 1;
L_0x19b86b0 .part L_0x7f70680973c0, 1, 1;
L_0x19b8750 .part L_0x7f70680973c0, 2, 1;
L_0x19b8930 .part L_0x7f70680973c0, 3, 1;
L_0x19b89d0 .part L_0x7f70680973c0, 4, 1;
L_0x19b8a70 .part L_0x7f70680973c0, 5, 1;
L_0x19b8b10 .part L_0x7f70680973c0, 6, 1;
L_0x19b8bb0 .part L_0x7f70680973c0, 7, 1;
L_0x19b8c50 .part L_0x7f70680973c0, 8, 1;
L_0x19b8cf0 .part L_0x7f70680973c0, 9, 1;
L_0x19b94a0 .part L_0x7f70680973c0, 10, 1;
L_0x19b9540 .part L_0x7f70680973c0, 11, 1;
L_0x19b8fc0 .part L_0x7f70680973c0, 12, 1;
L_0x19b9060 .part L_0x7f70680973c0, 13, 1;
L_0x19b9100 .part L_0x7f70680973c0, 14, 1;
L_0x19b91a0 .part L_0x7f70680973c0, 15, 1;
L_0x19b9af0 .part L_0x7f7068097408, 0, 1;
L_0x19b9b90 .part L_0x7f7068097408, 1, 1;
L_0x19b95e0 .part L_0x7f7068097408, 2, 1;
L_0x19b9680 .part L_0x7f7068097408, 3, 1;
L_0x19b9720 .part L_0x7f7068097408, 4, 1;
L_0x19b97c0 .part L_0x7f7068097408, 5, 1;
L_0x19b9860 .part L_0x7f7068097408, 6, 1;
L_0x19b9900 .part L_0x7f7068097408, 7, 1;
L_0x19b99a0 .part L_0x7f7068097408, 8, 1;
L_0x19b9a40 .part L_0x7f7068097408, 9, 1;
L_0x19ba190 .part L_0x7f7068097408, 10, 1;
L_0x19ba230 .part L_0x7f7068097408, 11, 1;
L_0x19b9c30 .part L_0x7f7068097408, 12, 1;
L_0x19b9cd0 .part L_0x7f7068097408, 13, 1;
L_0x19b9d70 .part L_0x7f7068097408, 14, 1;
L_0x19b9e10 .part L_0x7f7068097408, 15, 1;
L_0x19ba0c0 .part L_0x7f7068097450, 0, 1;
L_0x19ba860 .part L_0x7f7068097450, 1, 1;
L_0x19ba2d0 .part L_0x7f7068097450, 2, 1;
L_0x19ba370 .part L_0x7f7068097450, 3, 1;
L_0x19ba410 .part L_0x7f7068097450, 4, 1;
L_0x19ba4b0 .part L_0x7f7068097450, 5, 1;
L_0x19ba550 .part L_0x7f7068097450, 6, 1;
L_0x19ba5f0 .part L_0x7f7068097450, 7, 1;
L_0x19ba690 .part L_0x7f7068097450, 8, 1;
L_0x19ba730 .part L_0x7f7068097450, 9, 1;
L_0x19baee0 .part L_0x7f7068097450, 10, 1;
L_0x19baf80 .part L_0x7f7068097450, 11, 1;
L_0x19ba900 .part L_0x7f7068097450, 12, 1;
L_0x19ba9a0 .part L_0x7f7068097450, 13, 1;
L_0x19baa40 .part L_0x7f7068097450, 14, 1;
L_0x19baae0 .part L_0x7f7068097450, 15, 1;
L_0x19bad90 .part L_0x7f7068097498, 0, 1;
L_0x19bae30 .part L_0x7f7068097498, 1, 1;
L_0x19bb640 .part L_0x7f7068097498, 2, 1;
L_0x19bb6e0 .part L_0x7f7068097498, 3, 1;
L_0x19bb020 .part L_0x7f7068097498, 4, 1;
L_0x19bb0c0 .part L_0x7f7068097498, 5, 1;
L_0x19bb160 .part L_0x7f7068097498, 6, 1;
L_0x19bb200 .part L_0x7f7068097498, 7, 1;
L_0x19bb2a0 .part L_0x7f7068097498, 8, 1;
L_0x19bb340 .part L_0x7f7068097498, 9, 1;
L_0x19bb3e0 .part L_0x7f7068097498, 10, 1;
L_0x19bb480 .part L_0x7f7068097498, 11, 1;
L_0x19bb520 .part L_0x7f7068097498, 12, 1;
L_0x19bbdf0 .part L_0x7f7068097498, 13, 1;
L_0x19bb780 .part L_0x7f7068097498, 14, 1;
L_0x19bb820 .part L_0x7f7068097498, 15, 1;
L_0x19bbad0 .part L_0x7f70680974e0, 0, 1;
L_0x19bbb70 .part L_0x7f70680974e0, 1, 1;
L_0x19bbc10 .part L_0x7f70680974e0, 2, 1;
L_0x19bbcb0 .part L_0x7f70680974e0, 3, 1;
L_0x19bbd50 .part L_0x7f70680974e0, 4, 1;
L_0x19bc540 .part L_0x7f70680974e0, 5, 1;
L_0x19bbe90 .part L_0x7f70680974e0, 6, 1;
L_0x19bbf30 .part L_0x7f70680974e0, 7, 1;
L_0x19bbfd0 .part L_0x7f70680974e0, 8, 1;
L_0x19bc070 .part L_0x7f70680974e0, 9, 1;
L_0x19bc110 .part L_0x7f70680974e0, 10, 1;
L_0x19bc1b0 .part L_0x7f70680974e0, 11, 1;
L_0x19bc250 .part L_0x7f70680974e0, 12, 1;
L_0x19bc2f0 .part L_0x7f70680974e0, 13, 1;
L_0x19bc390 .part L_0x7f70680974e0, 14, 1;
L_0x19bc430 .part L_0x7f70680974e0, 15, 1;
L_0x19bc5e0 .part L_0x7f7068097528, 0, 1;
L_0x19bc680 .part L_0x7f7068097528, 1, 1;
L_0x19bc720 .part L_0x7f7068097528, 2, 1;
L_0x19bc7c0 .part L_0x7f7068097528, 3, 1;
L_0x19bc860 .part L_0x7f7068097528, 4, 1;
L_0x19bc900 .part L_0x7f7068097528, 5, 1;
L_0x19bc9a0 .part L_0x7f7068097528, 6, 1;
L_0x19bca40 .part L_0x7f7068097528, 7, 1;
L_0x19bcae0 .part L_0x7f7068097528, 8, 1;
L_0x19bcb80 .part L_0x7f7068097528, 9, 1;
L_0x19bcc20 .part L_0x7f7068097528, 10, 1;
L_0x19bd650 .part L_0x7f7068097528, 11, 1;
L_0x19bcef0 .part L_0x7f7068097528, 12, 1;
L_0x19bcf90 .part L_0x7f7068097528, 13, 1;
L_0x19bd030 .part L_0x7f7068097528, 14, 1;
L_0x19bd0d0 .part L_0x7f7068097528, 15, 1;
L_0x19bd380 .part L_0x7f7068097570, 0, 1;
L_0x19bd420 .part L_0x7f7068097570, 1, 1;
L_0x19bd4c0 .part L_0x7f7068097570, 2, 1;
L_0x19bd560 .part L_0x7f7068097570, 3, 1;
L_0x19bdea0 .part L_0x7f7068097570, 4, 1;
L_0x19bdf40 .part L_0x7f7068097570, 5, 1;
L_0x19bd6f0 .part L_0x7f7068097570, 6, 1;
L_0x19bd790 .part L_0x7f7068097570, 7, 1;
L_0x19bd830 .part L_0x7f7068097570, 8, 1;
L_0x19bd8d0 .part L_0x7f7068097570, 9, 1;
L_0x19bd970 .part L_0x7f7068097570, 10, 1;
L_0x19bda10 .part L_0x7f7068097570, 11, 1;
L_0x19bdab0 .part L_0x7f7068097570, 12, 1;
L_0x19bdb50 .part L_0x7f7068097570, 13, 1;
L_0x19bdbf0 .part L_0x7f7068097570, 14, 1;
L_0x19bdc90 .part L_0x7f7068097570, 15, 1;
LS_0x19bdd30_0_0 .concat [ 1 1 1 1], L_0x1954220, L_0x19597c0, L_0x195ed60, L_0x19643a0;
LS_0x19bdd30_0_4 .concat [ 1 1 1 1], L_0x1969dc0, L_0x196f7e0, L_0x1975200, L_0x197ac20;
LS_0x19bdd30_0_8 .concat [ 1 1 1 1], L_0x1980640, L_0x18381e0, L_0x198ca90, L_0x1848890;
LS_0x19bdd30_0_12 .concat [ 1 1 1 1], L_0x19986c0, L_0x199e0e0, L_0x19a3b00, L_0x19a9d30;
L_0x19bdd30 .concat [ 4 4 4 4], LS_0x19bdd30_0_0, LS_0x19bdd30_0_4, LS_0x19bdd30_0_8, LS_0x19bdd30_0_12;
S_0x1790970 .scope module, "mux_16_1_1b_0[0]" "mux_16_1_1b" 11 26, 12 2 0, S_0x1790570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x179d820_0 .net "a", 0 0, L_0x19a9f30;  1 drivers
v0x179d8e0_0 .net "b", 0 0, L_0x19aacb0;  1 drivers
v0x179d9a0_0 .net "c", 0 0, L_0x19abcd0;  1 drivers
v0x179da40_0 .net "d", 0 0, L_0x19ad0f0;  1 drivers
v0x179dae0_0 .net "e", 0 0, L_0x19aebc0;  1 drivers
v0x179dbd0_0 .net "f", 0 0, L_0x19b0880;  1 drivers
v0x179dc70_0 .net "g", 0 0, L_0x19b2b50;  1 drivers
v0x179dd10_0 .net "h", 0 0, L_0x19b5220;  1 drivers
v0x179ddb0_0 .net "i", 0 0, L_0x19b7cf0;  1 drivers
v0x179dee0_0 .net "j", 0 0, L_0x19b8610;  1 drivers
v0x179df80_0 .net "k", 0 0, L_0x19b9af0;  1 drivers
v0x179e020_0 .net "l", 0 0, L_0x19ba0c0;  1 drivers
v0x179e0c0_0 .net "m", 0 0, L_0x19bad90;  1 drivers
v0x179e160_0 .net "n", 0 0, L_0x19bbad0;  1 drivers
v0x179e200_0 .net "o", 0 0, L_0x19bc5e0;  1 drivers
v0x179e2a0_0 .net "p", 0 0, L_0x19bd380;  1 drivers
v0x179e340_0 .net "res", 0 0, L_0x1954220;  1 drivers
v0x179e4f0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x179e590_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x179e630_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x179e6d0_0 .net "sel3", 0 0, L_0x19bddd0;  alias, 1 drivers
v0x179e770_0 .net "x", 0 0, L_0x1950410;  1 drivers
v0x179e810_0 .net "y", 0 0, L_0x180b330;  1 drivers
S_0x1790d90 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x1790970;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x180b520/d .functor NOT 1, L_0x19bddd0, C4<0>, C4<0>, C4<0>;
L_0x180b520 .delay 1 (1,1,1) L_0x180b520/d;
L_0x180b630/d .functor AND 1, L_0x1950410, L_0x180b520, C4<1>, C4<1>;
L_0x180b630 .delay 1 (3,3,3) L_0x180b630/d;
L_0x1954110/d .functor AND 1, L_0x180b330, L_0x19bddd0, C4<1>, C4<1>;
L_0x1954110 .delay 1 (3,3,3) L_0x1954110/d;
L_0x1954220/d .functor OR 1, L_0x180b630, L_0x1954110, C4<0>, C4<0>;
L_0x1954220 .delay 1 (3,3,3) L_0x1954220/d;
v0x1791030_0 .net "a", 0 0, L_0x1950410;  alias, 1 drivers
v0x1791110_0 .net "a_out", 0 0, L_0x180b630;  1 drivers
v0x17911d0_0 .net "b", 0 0, L_0x180b330;  alias, 1 drivers
v0x17912a0_0 .net "b_out", 0 0, L_0x1954110;  1 drivers
v0x1791360_0 .net "not_sel", 0 0, L_0x180b520;  1 drivers
v0x1791470_0 .net "res", 0 0, L_0x1954220;  alias, 1 drivers
v0x1791530_0 .net "sel", 0 0, L_0x19bddd0;  alias, 1 drivers
S_0x1791670 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x1790970;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x1796a90_0 .net "a", 0 0, L_0x19a9f30;  alias, 1 drivers
v0x1796b50_0 .net "b", 0 0, L_0x19aacb0;  alias, 1 drivers
v0x1796c60_0 .net "c", 0 0, L_0x19abcd0;  alias, 1 drivers
v0x1796d50_0 .net "d", 0 0, L_0x19ad0f0;  alias, 1 drivers
v0x1796e40_0 .net "e", 0 0, L_0x19aebc0;  alias, 1 drivers
v0x1796f80_0 .net "f", 0 0, L_0x19b0880;  alias, 1 drivers
v0x1797070_0 .net "g", 0 0, L_0x19b2b50;  alias, 1 drivers
v0x1797160_0 .net "h", 0 0, L_0x19b5220;  alias, 1 drivers
v0x1797250_0 .net "res", 0 0, L_0x1950410;  alias, 1 drivers
v0x1797380_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x1797420_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x1797550_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x17975f0_0 .net "x", 0 0, L_0x194ed50;  1 drivers
v0x1797690_0 .net "y", 0 0, L_0x194fea0;  1 drivers
S_0x1791a10 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x1791670;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1950090/d .functor NOT 1, L_0x19bdfe0, C4<0>, C4<0>, C4<0>;
L_0x1950090 .delay 1 (1,1,1) L_0x1950090/d;
L_0x19501a0/d .functor AND 1, L_0x194ed50, L_0x1950090, C4<1>, C4<1>;
L_0x19501a0 .delay 1 (3,3,3) L_0x19501a0/d;
L_0x1950300/d .functor AND 1, L_0x194fea0, L_0x19bdfe0, C4<1>, C4<1>;
L_0x1950300 .delay 1 (3,3,3) L_0x1950300/d;
L_0x1950410/d .functor OR 1, L_0x19501a0, L_0x1950300, C4<0>, C4<0>;
L_0x1950410 .delay 1 (3,3,3) L_0x1950410/d;
v0x1791c60_0 .net "a", 0 0, L_0x194ed50;  alias, 1 drivers
v0x1791d40_0 .net "a_out", 0 0, L_0x19501a0;  1 drivers
v0x1791e00_0 .net "b", 0 0, L_0x194fea0;  alias, 1 drivers
v0x1791ed0_0 .net "b_out", 0 0, L_0x1950300;  1 drivers
v0x1791f90_0 .net "not_sel", 0 0, L_0x1950090;  1 drivers
v0x17920a0_0 .net "res", 0 0, L_0x1950410;  alias, 1 drivers
v0x1792140_0 .net "sel", 0 0, L_0x19bdfe0;  alias, 1 drivers
S_0x1792290 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x1791670;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1793ec0_0 .net "a", 0 0, L_0x19a9f30;  alias, 1 drivers
v0x1793f80_0 .net "ab_out", 0 0, L_0x194e1f0;  1 drivers
v0x1794070_0 .net "b", 0 0, L_0x19aacb0;  alias, 1 drivers
v0x1794140_0 .net "c", 0 0, L_0x19abcd0;  alias, 1 drivers
v0x1794210_0 .net "cd_out", 0 0, L_0x194e7a0;  1 drivers
v0x1794350_0 .net "d", 0 0, L_0x19ad0f0;  alias, 1 drivers
v0x17943f0_0 .net "res", 0 0, L_0x194ed50;  alias, 1 drivers
v0x17944e0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17945d0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x1792540 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1792290;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x194dd70/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x194dd70 .delay 1 (1,1,1) L_0x194dd70/d;
L_0x194df90/d .functor AND 1, L_0x19a9f30, L_0x194dd70, C4<1>, C4<1>;
L_0x194df90 .delay 1 (3,3,3) L_0x194df90/d;
L_0x194e0a0/d .functor AND 1, L_0x19aacb0, L_0x19be330, C4<1>, C4<1>;
L_0x194e0a0 .delay 1 (3,3,3) L_0x194e0a0/d;
L_0x194e1f0/d .functor OR 1, L_0x194df90, L_0x194e0a0, C4<0>, C4<0>;
L_0x194e1f0 .delay 1 (3,3,3) L_0x194e1f0/d;
v0x1792790_0 .net "a", 0 0, L_0x19a9f30;  alias, 1 drivers
v0x1792870_0 .net "a_out", 0 0, L_0x194df90;  1 drivers
v0x1792930_0 .net "b", 0 0, L_0x19aacb0;  alias, 1 drivers
v0x1792a00_0 .net "b_out", 0 0, L_0x194e0a0;  1 drivers
v0x1792ac0_0 .net "not_sel", 0 0, L_0x194dd70;  1 drivers
v0x1792bd0_0 .net "res", 0 0, L_0x194e1f0;  alias, 1 drivers
v0x1792c90_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1792dd0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1792290;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x194e3a0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x194e3a0 .delay 1 (1,1,1) L_0x194e3a0/d;
L_0x194e4b0/d .functor AND 1, L_0x19abcd0, L_0x194e3a0, C4<1>, C4<1>;
L_0x194e4b0 .delay 1 (3,3,3) L_0x194e4b0/d;
L_0x194e650/d .functor AND 1, L_0x19ad0f0, L_0x19be330, C4<1>, C4<1>;
L_0x194e650 .delay 1 (3,3,3) L_0x194e650/d;
L_0x194e7a0/d .functor OR 1, L_0x194e4b0, L_0x194e650, C4<0>, C4<0>;
L_0x194e7a0 .delay 1 (3,3,3) L_0x194e7a0/d;
v0x1793040_0 .net "a", 0 0, L_0x19abcd0;  alias, 1 drivers
v0x1793100_0 .net "a_out", 0 0, L_0x194e4b0;  1 drivers
v0x17931c0_0 .net "b", 0 0, L_0x19ad0f0;  alias, 1 drivers
v0x1793290_0 .net "b_out", 0 0, L_0x194e650;  1 drivers
v0x1793350_0 .net "not_sel", 0 0, L_0x194e3a0;  1 drivers
v0x1793460_0 .net "res", 0 0, L_0x194e7a0;  alias, 1 drivers
v0x1793520_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1793650 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1792290;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x194e950/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x194e950 .delay 1 (1,1,1) L_0x194e950/d;
L_0x194ea60/d .functor AND 1, L_0x194e1f0, L_0x194e950, C4<1>, C4<1>;
L_0x194ea60 .delay 1 (3,3,3) L_0x194ea60/d;
L_0x194ec00/d .functor AND 1, L_0x194e7a0, L_0x19be290, C4<1>, C4<1>;
L_0x194ec00 .delay 1 (3,3,3) L_0x194ec00/d;
L_0x194ed50/d .functor OR 1, L_0x194ea60, L_0x194ec00, C4<0>, C4<0>;
L_0x194ed50 .delay 1 (3,3,3) L_0x194ed50/d;
v0x17938d0_0 .net "a", 0 0, L_0x194e1f0;  alias, 1 drivers
v0x17939a0_0 .net "a_out", 0 0, L_0x194ea60;  1 drivers
v0x1793a40_0 .net "b", 0 0, L_0x194e7a0;  alias, 1 drivers
v0x1793b40_0 .net "b_out", 0 0, L_0x194ec00;  1 drivers
v0x1793be0_0 .net "not_sel", 0 0, L_0x194e950;  1 drivers
v0x1793cd0_0 .net "res", 0 0, L_0x194ed50;  alias, 1 drivers
v0x1793d70_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x1794690 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x1791670;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1796260_0 .net "a", 0 0, L_0x19aebc0;  alias, 1 drivers
v0x1796320_0 .net "ab_out", 0 0, L_0x194f340;  1 drivers
v0x1796410_0 .net "b", 0 0, L_0x19b0880;  alias, 1 drivers
v0x17964e0_0 .net "c", 0 0, L_0x19b2b50;  alias, 1 drivers
v0x17965b0_0 .net "cd_out", 0 0, L_0x194f8f0;  1 drivers
v0x17966f0_0 .net "d", 0 0, L_0x19b5220;  alias, 1 drivers
v0x1796790_0 .net "res", 0 0, L_0x194fea0;  alias, 1 drivers
v0x1796880_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x1796920_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17948d0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1794690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x194ef40/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x194ef40 .delay 1 (1,1,1) L_0x194ef40/d;
L_0x194f050/d .functor AND 1, L_0x19aebc0, L_0x194ef40, C4<1>, C4<1>;
L_0x194f050 .delay 1 (3,3,3) L_0x194f050/d;
L_0x194f1f0/d .functor AND 1, L_0x19b0880, L_0x19be330, C4<1>, C4<1>;
L_0x194f1f0 .delay 1 (3,3,3) L_0x194f1f0/d;
L_0x194f340/d .functor OR 1, L_0x194f050, L_0x194f1f0, C4<0>, C4<0>;
L_0x194f340 .delay 1 (3,3,3) L_0x194f340/d;
v0x1794b20_0 .net "a", 0 0, L_0x19aebc0;  alias, 1 drivers
v0x1794c00_0 .net "a_out", 0 0, L_0x194f050;  1 drivers
v0x1794cc0_0 .net "b", 0 0, L_0x19b0880;  alias, 1 drivers
v0x1794d90_0 .net "b_out", 0 0, L_0x194f1f0;  1 drivers
v0x1794e50_0 .net "not_sel", 0 0, L_0x194ef40;  1 drivers
v0x1794f60_0 .net "res", 0 0, L_0x194f340;  alias, 1 drivers
v0x1795020_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1795140 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1794690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x194f4f0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x194f4f0 .delay 1 (1,1,1) L_0x194f4f0/d;
L_0x194f600/d .functor AND 1, L_0x19b2b50, L_0x194f4f0, C4<1>, C4<1>;
L_0x194f600 .delay 1 (3,3,3) L_0x194f600/d;
L_0x194f7a0/d .functor AND 1, L_0x19b5220, L_0x19be330, C4<1>, C4<1>;
L_0x194f7a0 .delay 1 (3,3,3) L_0x194f7a0/d;
L_0x194f8f0/d .functor OR 1, L_0x194f600, L_0x194f7a0, C4<0>, C4<0>;
L_0x194f8f0 .delay 1 (3,3,3) L_0x194f8f0/d;
v0x17953b0_0 .net "a", 0 0, L_0x19b2b50;  alias, 1 drivers
v0x1795470_0 .net "a_out", 0 0, L_0x194f600;  1 drivers
v0x1795530_0 .net "b", 0 0, L_0x19b5220;  alias, 1 drivers
v0x1795600_0 .net "b_out", 0 0, L_0x194f7a0;  1 drivers
v0x17956c0_0 .net "not_sel", 0 0, L_0x194f4f0;  1 drivers
v0x17957d0_0 .net "res", 0 0, L_0x194f8f0;  alias, 1 drivers
v0x1795890_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1795a40 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1794690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x194faa0/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x194faa0 .delay 1 (1,1,1) L_0x194faa0/d;
L_0x194fbb0/d .functor AND 1, L_0x194f340, L_0x194faa0, C4<1>, C4<1>;
L_0x194fbb0 .delay 1 (3,3,3) L_0x194fbb0/d;
L_0x194fd50/d .functor AND 1, L_0x194f8f0, L_0x19be290, C4<1>, C4<1>;
L_0x194fd50 .delay 1 (3,3,3) L_0x194fd50/d;
L_0x194fea0/d .functor OR 1, L_0x194fbb0, L_0x194fd50, C4<0>, C4<0>;
L_0x194fea0 .delay 1 (3,3,3) L_0x194fea0/d;
v0x1795c70_0 .net "a", 0 0, L_0x194f340;  alias, 1 drivers
v0x1795d40_0 .net "a_out", 0 0, L_0x194fbb0;  1 drivers
v0x1795de0_0 .net "b", 0 0, L_0x194f8f0;  alias, 1 drivers
v0x1795ee0_0 .net "b_out", 0 0, L_0x194fd50;  1 drivers
v0x1795f80_0 .net "not_sel", 0 0, L_0x194faa0;  1 drivers
v0x1796070_0 .net "res", 0 0, L_0x194fea0;  alias, 1 drivers
v0x1796110_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17978c0 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x1790970;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x179caf0_0 .net "a", 0 0, L_0x19b7cf0;  alias, 1 drivers
v0x179cbb0_0 .net "b", 0 0, L_0x19b8610;  alias, 1 drivers
v0x179ccc0_0 .net "c", 0 0, L_0x19b9af0;  alias, 1 drivers
v0x179cdb0_0 .net "d", 0 0, L_0x19ba0c0;  alias, 1 drivers
v0x179cea0_0 .net "e", 0 0, L_0x19bad90;  alias, 1 drivers
v0x179cfe0_0 .net "f", 0 0, L_0x19bbad0;  alias, 1 drivers
v0x179d0d0_0 .net "g", 0 0, L_0x19bc5e0;  alias, 1 drivers
v0x179d1c0_0 .net "h", 0 0, L_0x19bd380;  alias, 1 drivers
v0x179d2b0_0 .net "res", 0 0, L_0x180b330;  alias, 1 drivers
v0x179d350_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x179d3f0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x179d490_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x179d530_0 .net "x", 0 0, L_0x1951560;  1 drivers
v0x179d5d0_0 .net "y", 0 0, L_0x180ada0;  1 drivers
S_0x1797b80 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x17978c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x180af90/d .functor NOT 1, L_0x19bdfe0, C4<0>, C4<0>, C4<0>;
L_0x180af90 .delay 1 (1,1,1) L_0x180af90/d;
L_0x180b0a0/d .functor AND 1, L_0x1951560, L_0x180af90, C4<1>, C4<1>;
L_0x180b0a0 .delay 1 (3,3,3) L_0x180b0a0/d;
L_0x180b220/d .functor AND 1, L_0x180ada0, L_0x19bdfe0, C4<1>, C4<1>;
L_0x180b220 .delay 1 (3,3,3) L_0x180b220/d;
L_0x180b330/d .functor OR 1, L_0x180b0a0, L_0x180b220, C4<0>, C4<0>;
L_0x180b330 .delay 1 (3,3,3) L_0x180b330/d;
v0x1797dd0_0 .net "a", 0 0, L_0x1951560;  alias, 1 drivers
v0x1797eb0_0 .net "a_out", 0 0, L_0x180b0a0;  1 drivers
v0x1797f70_0 .net "b", 0 0, L_0x180ada0;  alias, 1 drivers
v0x1798010_0 .net "b_out", 0 0, L_0x180b220;  1 drivers
v0x17980d0_0 .net "not_sel", 0 0, L_0x180af90;  1 drivers
v0x17981e0_0 .net "res", 0 0, L_0x180b330;  alias, 1 drivers
v0x1798280_0 .net "sel", 0 0, L_0x19bdfe0;  alias, 1 drivers
S_0x17983d0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x17978c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1799e60_0 .net "a", 0 0, L_0x19b7cf0;  alias, 1 drivers
v0x1799f20_0 .net "ab_out", 0 0, L_0x1950a00;  1 drivers
v0x179a010_0 .net "b", 0 0, L_0x19b8610;  alias, 1 drivers
v0x179a0e0_0 .net "c", 0 0, L_0x19b9af0;  alias, 1 drivers
v0x179a1b0_0 .net "cd_out", 0 0, L_0x1950fb0;  1 drivers
v0x179a2f0_0 .net "d", 0 0, L_0x19ba0c0;  alias, 1 drivers
v0x179a390_0 .net "res", 0 0, L_0x1951560;  alias, 1 drivers
v0x179a480_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x179a520_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x1798680 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x17983d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1950600/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1950600 .delay 1 (1,1,1) L_0x1950600/d;
L_0x1950710/d .functor AND 1, L_0x19b7cf0, L_0x1950600, C4<1>, C4<1>;
L_0x1950710 .delay 1 (3,3,3) L_0x1950710/d;
L_0x19508b0/d .functor AND 1, L_0x19b8610, L_0x19be330, C4<1>, C4<1>;
L_0x19508b0 .delay 1 (3,3,3) L_0x19508b0/d;
L_0x1950a00/d .functor OR 1, L_0x1950710, L_0x19508b0, C4<0>, C4<0>;
L_0x1950a00 .delay 1 (3,3,3) L_0x1950a00/d;
v0x17988d0_0 .net "a", 0 0, L_0x19b7cf0;  alias, 1 drivers
v0x17989b0_0 .net "a_out", 0 0, L_0x1950710;  1 drivers
v0x1798a70_0 .net "b", 0 0, L_0x19b8610;  alias, 1 drivers
v0x1798b10_0 .net "b_out", 0 0, L_0x19508b0;  1 drivers
v0x1798bd0_0 .net "not_sel", 0 0, L_0x1950600;  1 drivers
v0x1798ce0_0 .net "res", 0 0, L_0x1950a00;  alias, 1 drivers
v0x1798da0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1798ec0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x17983d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1950bb0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1950bb0 .delay 1 (1,1,1) L_0x1950bb0/d;
L_0x1950cc0/d .functor AND 1, L_0x19b9af0, L_0x1950bb0, C4<1>, C4<1>;
L_0x1950cc0 .delay 1 (3,3,3) L_0x1950cc0/d;
L_0x1950e60/d .functor AND 1, L_0x19ba0c0, L_0x19be330, C4<1>, C4<1>;
L_0x1950e60 .delay 1 (3,3,3) L_0x1950e60/d;
L_0x1950fb0/d .functor OR 1, L_0x1950cc0, L_0x1950e60, C4<0>, C4<0>;
L_0x1950fb0 .delay 1 (3,3,3) L_0x1950fb0/d;
v0x1799130_0 .net "a", 0 0, L_0x19b9af0;  alias, 1 drivers
v0x17991f0_0 .net "a_out", 0 0, L_0x1950cc0;  1 drivers
v0x17992b0_0 .net "b", 0 0, L_0x19ba0c0;  alias, 1 drivers
v0x1799350_0 .net "b_out", 0 0, L_0x1950e60;  1 drivers
v0x1799410_0 .net "not_sel", 0 0, L_0x1950bb0;  1 drivers
v0x1799520_0 .net "res", 0 0, L_0x1950fb0;  alias, 1 drivers
v0x17995e0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1799700 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x17983d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1951160/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x1951160 .delay 1 (1,1,1) L_0x1951160/d;
L_0x1951270/d .functor AND 1, L_0x1950a00, L_0x1951160, C4<1>, C4<1>;
L_0x1951270 .delay 1 (3,3,3) L_0x1951270/d;
L_0x1951410/d .functor AND 1, L_0x1950fb0, L_0x19be290, C4<1>, C4<1>;
L_0x1951410 .delay 1 (3,3,3) L_0x1951410/d;
L_0x1951560/d .functor OR 1, L_0x1951270, L_0x1951410, C4<0>, C4<0>;
L_0x1951560 .delay 1 (3,3,3) L_0x1951560/d;
v0x1799950_0 .net "a", 0 0, L_0x1950a00;  alias, 1 drivers
v0x17999f0_0 .net "a_out", 0 0, L_0x1951270;  1 drivers
v0x1799a90_0 .net "b", 0 0, L_0x1950fb0;  alias, 1 drivers
v0x1799b30_0 .net "b_out", 0 0, L_0x1951410;  1 drivers
v0x1799bd0_0 .net "not_sel", 0 0, L_0x1951160;  1 drivers
v0x1799cc0_0 .net "res", 0 0, L_0x1951560;  alias, 1 drivers
v0x1799d60_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x179a600 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x17978c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x179c170_0 .net "a", 0 0, L_0x19bad90;  alias, 1 drivers
v0x179c230_0 .net "ab_out", 0 0, L_0x1951b50;  1 drivers
v0x179c320_0 .net "b", 0 0, L_0x19bbad0;  alias, 1 drivers
v0x179c3f0_0 .net "c", 0 0, L_0x19bc5e0;  alias, 1 drivers
v0x179c4c0_0 .net "cd_out", 0 0, L_0x180a7d0;  1 drivers
v0x179c600_0 .net "d", 0 0, L_0x19bd380;  alias, 1 drivers
v0x179c6a0_0 .net "res", 0 0, L_0x180ada0;  alias, 1 drivers
v0x179c790_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x179c830_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x179a840 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x179a600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1951750/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1951750 .delay 1 (1,1,1) L_0x1951750/d;
L_0x1951860/d .functor AND 1, L_0x19bad90, L_0x1951750, C4<1>, C4<1>;
L_0x1951860 .delay 1 (3,3,3) L_0x1951860/d;
L_0x1951a00/d .functor AND 1, L_0x19bbad0, L_0x19be330, C4<1>, C4<1>;
L_0x1951a00 .delay 1 (3,3,3) L_0x1951a00/d;
L_0x1951b50/d .functor OR 1, L_0x1951860, L_0x1951a00, C4<0>, C4<0>;
L_0x1951b50 .delay 1 (3,3,3) L_0x1951b50/d;
v0x179aa90_0 .net "a", 0 0, L_0x19bad90;  alias, 1 drivers
v0x179ab70_0 .net "a_out", 0 0, L_0x1951860;  1 drivers
v0x179ac30_0 .net "b", 0 0, L_0x19bbad0;  alias, 1 drivers
v0x179ad00_0 .net "b_out", 0 0, L_0x1951a00;  1 drivers
v0x179adc0_0 .net "not_sel", 0 0, L_0x1951750;  1 drivers
v0x179aed0_0 .net "res", 0 0, L_0x1951b50;  alias, 1 drivers
v0x179af90_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x179b0b0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x179a600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1951d00/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1951d00 .delay 1 (1,1,1) L_0x1951d00/d;
L_0x1951e10/d .functor AND 1, L_0x19bc5e0, L_0x1951d00, C4<1>, C4<1>;
L_0x1951e10 .delay 1 (3,3,3) L_0x1951e10/d;
L_0x1951fb0/d .functor AND 1, L_0x19bd380, L_0x19be330, C4<1>, C4<1>;
L_0x1951fb0 .delay 1 (3,3,3) L_0x1951fb0/d;
L_0x180a7d0/d .functor OR 1, L_0x1951e10, L_0x1951fb0, C4<0>, C4<0>;
L_0x180a7d0 .delay 1 (3,3,3) L_0x180a7d0/d;
v0x179b320_0 .net "a", 0 0, L_0x19bc5e0;  alias, 1 drivers
v0x179b3e0_0 .net "a_out", 0 0, L_0x1951e10;  1 drivers
v0x179b4a0_0 .net "b", 0 0, L_0x19bd380;  alias, 1 drivers
v0x179b570_0 .net "b_out", 0 0, L_0x1951fb0;  1 drivers
v0x179b630_0 .net "not_sel", 0 0, L_0x1951d00;  1 drivers
v0x179b740_0 .net "res", 0 0, L_0x180a7d0;  alias, 1 drivers
v0x179b800_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x179b920 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x179a600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x180a980/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x180a980 .delay 1 (1,1,1) L_0x180a980/d;
L_0x180aa90/d .functor AND 1, L_0x1951b50, L_0x180a980, C4<1>, C4<1>;
L_0x180aa90 .delay 1 (3,3,3) L_0x180aa90/d;
L_0x180ac50/d .functor AND 1, L_0x180a7d0, L_0x19be290, C4<1>, C4<1>;
L_0x180ac50 .delay 1 (3,3,3) L_0x180ac50/d;
L_0x180ada0/d .functor OR 1, L_0x180aa90, L_0x180ac50, C4<0>, C4<0>;
L_0x180ada0 .delay 1 (3,3,3) L_0x180ada0/d;
v0x179bba0_0 .net "a", 0 0, L_0x1951b50;  alias, 1 drivers
v0x179bc70_0 .net "a_out", 0 0, L_0x180aa90;  1 drivers
v0x179bd10_0 .net "b", 0 0, L_0x180a7d0;  alias, 1 drivers
v0x179be10_0 .net "b_out", 0 0, L_0x180ac50;  1 drivers
v0x179beb0_0 .net "not_sel", 0 0, L_0x180a980;  1 drivers
v0x179bfa0_0 .net "res", 0 0, L_0x180ada0;  alias, 1 drivers
v0x179c040_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x179eb80 .scope module, "mux_16_1_1b_0[1]" "mux_16_1_1b" 11 26, 12 2 0, S_0x1790570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x17abb60_0 .net "a", 0 0, L_0x19a9fd0;  1 drivers
v0x17abc20_0 .net "b", 0 0, L_0x19aad50;  1 drivers
v0x17abce0_0 .net "c", 0 0, L_0x19abd70;  1 drivers
v0x17abd80_0 .net "d", 0 0, L_0x19ad190;  1 drivers
v0x17abe20_0 .net "e", 0 0, L_0x19aec60;  1 drivers
v0x17abf10_0 .net "f", 0 0, L_0x19b0920;  1 drivers
v0x17abfb0_0 .net "g", 0 0, L_0x19b2bf0;  1 drivers
v0x17ac050_0 .net "h", 0 0, L_0x19b52c0;  1 drivers
v0x17ac0f0_0 .net "i", 0 0, L_0x19b7d90;  1 drivers
v0x17ac190_0 .net "j", 0 0, L_0x19b86b0;  1 drivers
v0x17ac230_0 .net "k", 0 0, L_0x19b9b90;  1 drivers
v0x17ac2d0_0 .net "l", 0 0, L_0x19ba860;  1 drivers
v0x17ac370_0 .net "m", 0 0, L_0x19bae30;  1 drivers
v0x17ac410_0 .net "n", 0 0, L_0x19bbb70;  1 drivers
v0x17ac4b0_0 .net "o", 0 0, L_0x19bc680;  1 drivers
v0x17ac550_0 .net "p", 0 0, L_0x19bd420;  1 drivers
v0x17ac5f0_0 .net "res", 0 0, L_0x19597c0;  1 drivers
v0x17ac690_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17ac730_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x17ac7d0_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x17ac870_0 .net "sel3", 0 0, L_0x19bddd0;  alias, 1 drivers
v0x17ac910_0 .net "x", 0 0, L_0x1956a40;  1 drivers
v0x17ac9b0_0 .net "y", 0 0, L_0x1959250;  1 drivers
S_0x179ef50 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x179eb80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1959440/d .functor NOT 1, L_0x19bddd0, C4<0>, C4<0>, C4<0>;
L_0x1959440 .delay 1 (1,1,1) L_0x1959440/d;
L_0x1959550/d .functor AND 1, L_0x1956a40, L_0x1959440, C4<1>, C4<1>;
L_0x1959550 .delay 1 (3,3,3) L_0x1959550/d;
L_0x19596b0/d .functor AND 1, L_0x1959250, L_0x19bddd0, C4<1>, C4<1>;
L_0x19596b0 .delay 1 (3,3,3) L_0x19596b0/d;
L_0x19597c0/d .functor OR 1, L_0x1959550, L_0x19596b0, C4<0>, C4<0>;
L_0x19597c0 .delay 1 (3,3,3) L_0x19597c0/d;
v0x179f0e0_0 .net "a", 0 0, L_0x1956a40;  alias, 1 drivers
v0x179f1c0_0 .net "a_out", 0 0, L_0x1959550;  1 drivers
v0x179f280_0 .net "b", 0 0, L_0x1959250;  alias, 1 drivers
v0x179f320_0 .net "b_out", 0 0, L_0x19596b0;  1 drivers
v0x179f3e0_0 .net "not_sel", 0 0, L_0x1959440;  1 drivers
v0x179f4f0_0 .net "res", 0 0, L_0x19597c0;  alias, 1 drivers
v0x179f5b0_0 .net "sel", 0 0, L_0x19bddd0;  alias, 1 drivers
S_0x179f720 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x179eb80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x17a4be0_0 .net "a", 0 0, L_0x19a9fd0;  alias, 1 drivers
v0x17a4ca0_0 .net "b", 0 0, L_0x19aad50;  alias, 1 drivers
v0x17a4db0_0 .net "c", 0 0, L_0x19abd70;  alias, 1 drivers
v0x17a4ea0_0 .net "d", 0 0, L_0x19ad190;  alias, 1 drivers
v0x17a4f90_0 .net "e", 0 0, L_0x19aec60;  alias, 1 drivers
v0x17a50d0_0 .net "f", 0 0, L_0x19b0920;  alias, 1 drivers
v0x17a51c0_0 .net "g", 0 0, L_0x19b2bf0;  alias, 1 drivers
v0x17a52b0_0 .net "h", 0 0, L_0x19b52c0;  alias, 1 drivers
v0x17a53a0_0 .net "res", 0 0, L_0x1956a40;  alias, 1 drivers
v0x17a54d0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17a5570_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x17a5610_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x17a56b0_0 .net "x", 0 0, L_0x1955380;  1 drivers
v0x17a5750_0 .net "y", 0 0, L_0x19564d0;  1 drivers
S_0x179fac0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x179f720;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19566c0/d .functor NOT 1, L_0x19bdfe0, C4<0>, C4<0>, C4<0>;
L_0x19566c0 .delay 1 (1,1,1) L_0x19566c0/d;
L_0x19567d0/d .functor AND 1, L_0x1955380, L_0x19566c0, C4<1>, C4<1>;
L_0x19567d0 .delay 1 (3,3,3) L_0x19567d0/d;
L_0x1956930/d .functor AND 1, L_0x19564d0, L_0x19bdfe0, C4<1>, C4<1>;
L_0x1956930 .delay 1 (3,3,3) L_0x1956930/d;
L_0x1956a40/d .functor OR 1, L_0x19567d0, L_0x1956930, C4<0>, C4<0>;
L_0x1956a40 .delay 1 (3,3,3) L_0x1956a40/d;
v0x179fd10_0 .net "a", 0 0, L_0x1955380;  alias, 1 drivers
v0x179fdf0_0 .net "a_out", 0 0, L_0x19567d0;  1 drivers
v0x179feb0_0 .net "b", 0 0, L_0x19564d0;  alias, 1 drivers
v0x179ff50_0 .net "b_out", 0 0, L_0x1956930;  1 drivers
v0x17a0010_0 .net "not_sel", 0 0, L_0x19566c0;  1 drivers
v0x17a0120_0 .net "res", 0 0, L_0x1956a40;  alias, 1 drivers
v0x17a01c0_0 .net "sel", 0 0, L_0x19bdfe0;  alias, 1 drivers
S_0x17a02c0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x179f720;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x17a1f90_0 .net "a", 0 0, L_0x19a9fd0;  alias, 1 drivers
v0x17a2050_0 .net "ab_out", 0 0, L_0x1954820;  1 drivers
v0x17a2140_0 .net "b", 0 0, L_0x19aad50;  alias, 1 drivers
v0x17a2210_0 .net "c", 0 0, L_0x19abd70;  alias, 1 drivers
v0x17a22e0_0 .net "cd_out", 0 0, L_0x1954dd0;  1 drivers
v0x17a2420_0 .net "d", 0 0, L_0x19ad190;  alias, 1 drivers
v0x17a24c0_0 .net "res", 0 0, L_0x1955380;  alias, 1 drivers
v0x17a25b0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17a2650_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17a0570 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x17a02c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1954420/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1954420 .delay 1 (1,1,1) L_0x1954420/d;
L_0x1954530/d .functor AND 1, L_0x19a9fd0, L_0x1954420, C4<1>, C4<1>;
L_0x1954530 .delay 1 (3,3,3) L_0x1954530/d;
L_0x19546d0/d .functor AND 1, L_0x19aad50, L_0x19be330, C4<1>, C4<1>;
L_0x19546d0 .delay 1 (3,3,3) L_0x19546d0/d;
L_0x1954820/d .functor OR 1, L_0x1954530, L_0x19546d0, C4<0>, C4<0>;
L_0x1954820 .delay 1 (3,3,3) L_0x1954820/d;
v0x17a07c0_0 .net "a", 0 0, L_0x19a9fd0;  alias, 1 drivers
v0x17a08a0_0 .net "a_out", 0 0, L_0x1954530;  1 drivers
v0x17a0960_0 .net "b", 0 0, L_0x19aad50;  alias, 1 drivers
v0x17a0a00_0 .net "b_out", 0 0, L_0x19546d0;  1 drivers
v0x17a0ac0_0 .net "not_sel", 0 0, L_0x1954420;  1 drivers
v0x17a0bd0_0 .net "res", 0 0, L_0x1954820;  alias, 1 drivers
v0x17a0c90_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17a0db0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x17a02c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19549d0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x19549d0 .delay 1 (1,1,1) L_0x19549d0/d;
L_0x1954ae0/d .functor AND 1, L_0x19abd70, L_0x19549d0, C4<1>, C4<1>;
L_0x1954ae0 .delay 1 (3,3,3) L_0x1954ae0/d;
L_0x1954c80/d .functor AND 1, L_0x19ad190, L_0x19be330, C4<1>, C4<1>;
L_0x1954c80 .delay 1 (3,3,3) L_0x1954c80/d;
L_0x1954dd0/d .functor OR 1, L_0x1954ae0, L_0x1954c80, C4<0>, C4<0>;
L_0x1954dd0 .delay 1 (3,3,3) L_0x1954dd0/d;
v0x17a1020_0 .net "a", 0 0, L_0x19abd70;  alias, 1 drivers
v0x17a10e0_0 .net "a_out", 0 0, L_0x1954ae0;  1 drivers
v0x17a11a0_0 .net "b", 0 0, L_0x19ad190;  alias, 1 drivers
v0x17a1240_0 .net "b_out", 0 0, L_0x1954c80;  1 drivers
v0x17a1300_0 .net "not_sel", 0 0, L_0x19549d0;  1 drivers
v0x17a1410_0 .net "res", 0 0, L_0x1954dd0;  alias, 1 drivers
v0x17a14d0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17a1800 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x17a02c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1954f80/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x1954f80 .delay 1 (1,1,1) L_0x1954f80/d;
L_0x1955090/d .functor AND 1, L_0x1954820, L_0x1954f80, C4<1>, C4<1>;
L_0x1955090 .delay 1 (3,3,3) L_0x1955090/d;
L_0x1955230/d .functor AND 1, L_0x1954dd0, L_0x19be290, C4<1>, C4<1>;
L_0x1955230 .delay 1 (3,3,3) L_0x1955230/d;
L_0x1955380/d .functor OR 1, L_0x1955090, L_0x1955230, C4<0>, C4<0>;
L_0x1955380 .delay 1 (3,3,3) L_0x1955380/d;
v0x17a1a50_0 .net "a", 0 0, L_0x1954820;  alias, 1 drivers
v0x17a1af0_0 .net "a_out", 0 0, L_0x1955090;  1 drivers
v0x17a1b90_0 .net "b", 0 0, L_0x1954dd0;  alias, 1 drivers
v0x17a1c30_0 .net "b_out", 0 0, L_0x1955230;  1 drivers
v0x17a1cd0_0 .net "not_sel", 0 0, L_0x1954f80;  1 drivers
v0x17a1dc0_0 .net "res", 0 0, L_0x1955380;  alias, 1 drivers
v0x17a1e60_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17a2800 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x179f720;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x17a4370_0 .net "a", 0 0, L_0x19aec60;  alias, 1 drivers
v0x17a4430_0 .net "ab_out", 0 0, L_0x1955970;  1 drivers
v0x17a4520_0 .net "b", 0 0, L_0x19b0920;  alias, 1 drivers
v0x17a45f0_0 .net "c", 0 0, L_0x19b2bf0;  alias, 1 drivers
v0x17a46c0_0 .net "cd_out", 0 0, L_0x1955f20;  1 drivers
v0x17a4800_0 .net "d", 0 0, L_0x19b52c0;  alias, 1 drivers
v0x17a48a0_0 .net "res", 0 0, L_0x19564d0;  alias, 1 drivers
v0x17a4990_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17a4a30_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17a2a40 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x17a2800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1955570/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1955570 .delay 1 (1,1,1) L_0x1955570/d;
L_0x1955680/d .functor AND 1, L_0x19aec60, L_0x1955570, C4<1>, C4<1>;
L_0x1955680 .delay 1 (3,3,3) L_0x1955680/d;
L_0x1955820/d .functor AND 1, L_0x19b0920, L_0x19be330, C4<1>, C4<1>;
L_0x1955820 .delay 1 (3,3,3) L_0x1955820/d;
L_0x1955970/d .functor OR 1, L_0x1955680, L_0x1955820, C4<0>, C4<0>;
L_0x1955970 .delay 1 (3,3,3) L_0x1955970/d;
v0x17a2c90_0 .net "a", 0 0, L_0x19aec60;  alias, 1 drivers
v0x17a2d70_0 .net "a_out", 0 0, L_0x1955680;  1 drivers
v0x17a2e30_0 .net "b", 0 0, L_0x19b0920;  alias, 1 drivers
v0x17a2f00_0 .net "b_out", 0 0, L_0x1955820;  1 drivers
v0x17a2fc0_0 .net "not_sel", 0 0, L_0x1955570;  1 drivers
v0x17a30d0_0 .net "res", 0 0, L_0x1955970;  alias, 1 drivers
v0x17a3190_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17a32b0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x17a2800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1955b20/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1955b20 .delay 1 (1,1,1) L_0x1955b20/d;
L_0x1955c30/d .functor AND 1, L_0x19b2bf0, L_0x1955b20, C4<1>, C4<1>;
L_0x1955c30 .delay 1 (3,3,3) L_0x1955c30/d;
L_0x1955dd0/d .functor AND 1, L_0x19b52c0, L_0x19be330, C4<1>, C4<1>;
L_0x1955dd0 .delay 1 (3,3,3) L_0x1955dd0/d;
L_0x1955f20/d .functor OR 1, L_0x1955c30, L_0x1955dd0, C4<0>, C4<0>;
L_0x1955f20 .delay 1 (3,3,3) L_0x1955f20/d;
v0x17a3520_0 .net "a", 0 0, L_0x19b2bf0;  alias, 1 drivers
v0x17a35e0_0 .net "a_out", 0 0, L_0x1955c30;  1 drivers
v0x17a36a0_0 .net "b", 0 0, L_0x19b52c0;  alias, 1 drivers
v0x17a3770_0 .net "b_out", 0 0, L_0x1955dd0;  1 drivers
v0x17a3830_0 .net "not_sel", 0 0, L_0x1955b20;  1 drivers
v0x17a3940_0 .net "res", 0 0, L_0x1955f20;  alias, 1 drivers
v0x17a3a00_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17a3b20 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x17a2800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19560d0/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x19560d0 .delay 1 (1,1,1) L_0x19560d0/d;
L_0x19561e0/d .functor AND 1, L_0x1955970, L_0x19560d0, C4<1>, C4<1>;
L_0x19561e0 .delay 1 (3,3,3) L_0x19561e0/d;
L_0x1956380/d .functor AND 1, L_0x1955f20, L_0x19be290, C4<1>, C4<1>;
L_0x1956380 .delay 1 (3,3,3) L_0x1956380/d;
L_0x19564d0/d .functor OR 1, L_0x19561e0, L_0x1956380, C4<0>, C4<0>;
L_0x19564d0 .delay 1 (3,3,3) L_0x19564d0/d;
v0x17a3da0_0 .net "a", 0 0, L_0x1955970;  alias, 1 drivers
v0x17a3e70_0 .net "a_out", 0 0, L_0x19561e0;  1 drivers
v0x17a3f10_0 .net "b", 0 0, L_0x1955f20;  alias, 1 drivers
v0x17a4010_0 .net "b_out", 0 0, L_0x1956380;  1 drivers
v0x17a40b0_0 .net "not_sel", 0 0, L_0x19560d0;  1 drivers
v0x17a41a0_0 .net "res", 0 0, L_0x19564d0;  alias, 1 drivers
v0x17a4240_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17a59a0 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x179eb80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x17aada0_0 .net "a", 0 0, L_0x19b7d90;  alias, 1 drivers
v0x17aae60_0 .net "b", 0 0, L_0x19b86b0;  alias, 1 drivers
v0x17aaf70_0 .net "c", 0 0, L_0x19b9b90;  alias, 1 drivers
v0x17ab060_0 .net "d", 0 0, L_0x19ba860;  alias, 1 drivers
v0x17ab150_0 .net "e", 0 0, L_0x19bae30;  alias, 1 drivers
v0x17ab290_0 .net "f", 0 0, L_0x19bbb70;  alias, 1 drivers
v0x17ab380_0 .net "g", 0 0, L_0x19bc680;  alias, 1 drivers
v0x17ab470_0 .net "h", 0 0, L_0x19bd420;  alias, 1 drivers
v0x17ab560_0 .net "res", 0 0, L_0x1959250;  alias, 1 drivers
v0x17ab690_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17ab730_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x17ab7d0_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x17ab870_0 .net "x", 0 0, L_0x1957b90;  1 drivers
v0x17ab910_0 .net "y", 0 0, L_0x1958ce0;  1 drivers
S_0x17a5cb0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x17a59a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1958ed0/d .functor NOT 1, L_0x19bdfe0, C4<0>, C4<0>, C4<0>;
L_0x1958ed0 .delay 1 (1,1,1) L_0x1958ed0/d;
L_0x1958fe0/d .functor AND 1, L_0x1957b90, L_0x1958ed0, C4<1>, C4<1>;
L_0x1958fe0 .delay 1 (3,3,3) L_0x1958fe0/d;
L_0x1959140/d .functor AND 1, L_0x1958ce0, L_0x19bdfe0, C4<1>, C4<1>;
L_0x1959140 .delay 1 (3,3,3) L_0x1959140/d;
L_0x1959250/d .functor OR 1, L_0x1958fe0, L_0x1959140, C4<0>, C4<0>;
L_0x1959250 .delay 1 (3,3,3) L_0x1959250/d;
v0x17a5f00_0 .net "a", 0 0, L_0x1957b90;  alias, 1 drivers
v0x17a5fe0_0 .net "a_out", 0 0, L_0x1958fe0;  1 drivers
v0x17a60a0_0 .net "b", 0 0, L_0x1958ce0;  alias, 1 drivers
v0x17a6140_0 .net "b_out", 0 0, L_0x1959140;  1 drivers
v0x17a6200_0 .net "not_sel", 0 0, L_0x1958ed0;  1 drivers
v0x17a6310_0 .net "res", 0 0, L_0x1959250;  alias, 1 drivers
v0x17a63b0_0 .net "sel", 0 0, L_0x19bdfe0;  alias, 1 drivers
S_0x17a64b0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x17a59a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x17a8150_0 .net "a", 0 0, L_0x19b7d90;  alias, 1 drivers
v0x17a8210_0 .net "ab_out", 0 0, L_0x1957030;  1 drivers
v0x17a8300_0 .net "b", 0 0, L_0x19b86b0;  alias, 1 drivers
v0x17a83d0_0 .net "c", 0 0, L_0x19b9b90;  alias, 1 drivers
v0x17a84a0_0 .net "cd_out", 0 0, L_0x19575e0;  1 drivers
v0x17a85e0_0 .net "d", 0 0, L_0x19ba860;  alias, 1 drivers
v0x17a8680_0 .net "res", 0 0, L_0x1957b90;  alias, 1 drivers
v0x17a8770_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17a8810_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17a6760 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x17a64b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1956c30/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1956c30 .delay 1 (1,1,1) L_0x1956c30/d;
L_0x1956d40/d .functor AND 1, L_0x19b7d90, L_0x1956c30, C4<1>, C4<1>;
L_0x1956d40 .delay 1 (3,3,3) L_0x1956d40/d;
L_0x1956ee0/d .functor AND 1, L_0x19b86b0, L_0x19be330, C4<1>, C4<1>;
L_0x1956ee0 .delay 1 (3,3,3) L_0x1956ee0/d;
L_0x1957030/d .functor OR 1, L_0x1956d40, L_0x1956ee0, C4<0>, C4<0>;
L_0x1957030 .delay 1 (3,3,3) L_0x1957030/d;
v0x17a69b0_0 .net "a", 0 0, L_0x19b7d90;  alias, 1 drivers
v0x17a6a90_0 .net "a_out", 0 0, L_0x1956d40;  1 drivers
v0x17a6b50_0 .net "b", 0 0, L_0x19b86b0;  alias, 1 drivers
v0x17a6bf0_0 .net "b_out", 0 0, L_0x1956ee0;  1 drivers
v0x17a6cb0_0 .net "not_sel", 0 0, L_0x1956c30;  1 drivers
v0x17a6dc0_0 .net "res", 0 0, L_0x1957030;  alias, 1 drivers
v0x17a6e80_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17a6fa0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x17a64b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19571e0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x19571e0 .delay 1 (1,1,1) L_0x19571e0/d;
L_0x19572f0/d .functor AND 1, L_0x19b9b90, L_0x19571e0, C4<1>, C4<1>;
L_0x19572f0 .delay 1 (3,3,3) L_0x19572f0/d;
L_0x1957490/d .functor AND 1, L_0x19ba860, L_0x19be330, C4<1>, C4<1>;
L_0x1957490 .delay 1 (3,3,3) L_0x1957490/d;
L_0x19575e0/d .functor OR 1, L_0x19572f0, L_0x1957490, C4<0>, C4<0>;
L_0x19575e0 .delay 1 (3,3,3) L_0x19575e0/d;
v0x17a7210_0 .net "a", 0 0, L_0x19b9b90;  alias, 1 drivers
v0x17a72d0_0 .net "a_out", 0 0, L_0x19572f0;  1 drivers
v0x17a7390_0 .net "b", 0 0, L_0x19ba860;  alias, 1 drivers
v0x17a7430_0 .net "b_out", 0 0, L_0x1957490;  1 drivers
v0x17a74f0_0 .net "not_sel", 0 0, L_0x19571e0;  1 drivers
v0x17a7600_0 .net "res", 0 0, L_0x19575e0;  alias, 1 drivers
v0x17a76c0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17a77e0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x17a64b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1957790/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x1957790 .delay 1 (1,1,1) L_0x1957790/d;
L_0x19578a0/d .functor AND 1, L_0x1957030, L_0x1957790, C4<1>, C4<1>;
L_0x19578a0 .delay 1 (3,3,3) L_0x19578a0/d;
L_0x1957a40/d .functor AND 1, L_0x19575e0, L_0x19be290, C4<1>, C4<1>;
L_0x1957a40 .delay 1 (3,3,3) L_0x1957a40/d;
L_0x1957b90/d .functor OR 1, L_0x19578a0, L_0x1957a40, C4<0>, C4<0>;
L_0x1957b90 .delay 1 (3,3,3) L_0x1957b90/d;
v0x17a7a30_0 .net "a", 0 0, L_0x1957030;  alias, 1 drivers
v0x17a7ad0_0 .net "a_out", 0 0, L_0x19578a0;  1 drivers
v0x17a7b70_0 .net "b", 0 0, L_0x19575e0;  alias, 1 drivers
v0x17a7c10_0 .net "b_out", 0 0, L_0x1957a40;  1 drivers
v0x17a7cb0_0 .net "not_sel", 0 0, L_0x1957790;  1 drivers
v0x17a7da0_0 .net "res", 0 0, L_0x1957b90;  alias, 1 drivers
v0x17a7e40_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17a89c0 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x17a59a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x17aa530_0 .net "a", 0 0, L_0x19bae30;  alias, 1 drivers
v0x17aa5f0_0 .net "ab_out", 0 0, L_0x1958180;  1 drivers
v0x17aa6e0_0 .net "b", 0 0, L_0x19bbb70;  alias, 1 drivers
v0x17aa7b0_0 .net "c", 0 0, L_0x19bc680;  alias, 1 drivers
v0x17aa880_0 .net "cd_out", 0 0, L_0x1958730;  1 drivers
v0x17aa9c0_0 .net "d", 0 0, L_0x19bd420;  alias, 1 drivers
v0x17aaa60_0 .net "res", 0 0, L_0x1958ce0;  alias, 1 drivers
v0x17aab50_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17aabf0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17a8c00 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x17a89c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1957d80/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1957d80 .delay 1 (1,1,1) L_0x1957d80/d;
L_0x1957e90/d .functor AND 1, L_0x19bae30, L_0x1957d80, C4<1>, C4<1>;
L_0x1957e90 .delay 1 (3,3,3) L_0x1957e90/d;
L_0x1958030/d .functor AND 1, L_0x19bbb70, L_0x19be330, C4<1>, C4<1>;
L_0x1958030 .delay 1 (3,3,3) L_0x1958030/d;
L_0x1958180/d .functor OR 1, L_0x1957e90, L_0x1958030, C4<0>, C4<0>;
L_0x1958180 .delay 1 (3,3,3) L_0x1958180/d;
v0x17a8e50_0 .net "a", 0 0, L_0x19bae30;  alias, 1 drivers
v0x17a8f30_0 .net "a_out", 0 0, L_0x1957e90;  1 drivers
v0x17a8ff0_0 .net "b", 0 0, L_0x19bbb70;  alias, 1 drivers
v0x17a90c0_0 .net "b_out", 0 0, L_0x1958030;  1 drivers
v0x17a9180_0 .net "not_sel", 0 0, L_0x1957d80;  1 drivers
v0x17a9290_0 .net "res", 0 0, L_0x1958180;  alias, 1 drivers
v0x17a9350_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17a9470 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x17a89c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1958330/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1958330 .delay 1 (1,1,1) L_0x1958330/d;
L_0x1958440/d .functor AND 1, L_0x19bc680, L_0x1958330, C4<1>, C4<1>;
L_0x1958440 .delay 1 (3,3,3) L_0x1958440/d;
L_0x19585e0/d .functor AND 1, L_0x19bd420, L_0x19be330, C4<1>, C4<1>;
L_0x19585e0 .delay 1 (3,3,3) L_0x19585e0/d;
L_0x1958730/d .functor OR 1, L_0x1958440, L_0x19585e0, C4<0>, C4<0>;
L_0x1958730 .delay 1 (3,3,3) L_0x1958730/d;
v0x17a96e0_0 .net "a", 0 0, L_0x19bc680;  alias, 1 drivers
v0x17a97a0_0 .net "a_out", 0 0, L_0x1958440;  1 drivers
v0x17a9860_0 .net "b", 0 0, L_0x19bd420;  alias, 1 drivers
v0x17a9930_0 .net "b_out", 0 0, L_0x19585e0;  1 drivers
v0x17a99f0_0 .net "not_sel", 0 0, L_0x1958330;  1 drivers
v0x17a9b00_0 .net "res", 0 0, L_0x1958730;  alias, 1 drivers
v0x17a9bc0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17a9ce0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x17a89c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19588e0/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x19588e0 .delay 1 (1,1,1) L_0x19588e0/d;
L_0x19589f0/d .functor AND 1, L_0x1958180, L_0x19588e0, C4<1>, C4<1>;
L_0x19589f0 .delay 1 (3,3,3) L_0x19589f0/d;
L_0x1958b90/d .functor AND 1, L_0x1958730, L_0x19be290, C4<1>, C4<1>;
L_0x1958b90 .delay 1 (3,3,3) L_0x1958b90/d;
L_0x1958ce0/d .functor OR 1, L_0x19589f0, L_0x1958b90, C4<0>, C4<0>;
L_0x1958ce0 .delay 1 (3,3,3) L_0x1958ce0/d;
v0x17a9f60_0 .net "a", 0 0, L_0x1958180;  alias, 1 drivers
v0x17aa030_0 .net "a_out", 0 0, L_0x19589f0;  1 drivers
v0x17aa0d0_0 .net "b", 0 0, L_0x1958730;  alias, 1 drivers
v0x17aa1d0_0 .net "b_out", 0 0, L_0x1958b90;  1 drivers
v0x17aa270_0 .net "not_sel", 0 0, L_0x19588e0;  1 drivers
v0x17aa360_0 .net "res", 0 0, L_0x1958ce0;  alias, 1 drivers
v0x17aa400_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17acd40 .scope module, "mux_16_1_1b_0[2]" "mux_16_1_1b" 11 26, 12 2 0, S_0x1790570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x17b9cd0_0 .net "a", 0 0, L_0x19aa0c0;  1 drivers
v0x17b9d90_0 .net "b", 0 0, L_0x19aae90;  1 drivers
v0x17b9e50_0 .net "c", 0 0, L_0x19abf30;  1 drivers
v0x17b9ef0_0 .net "d", 0 0, L_0x19ad3d0;  1 drivers
v0x17b9f90_0 .net "e", 0 0, L_0x19aef20;  1 drivers
v0x17ba080_0 .net "f", 0 0, L_0x19b0c60;  1 drivers
v0x17ba120_0 .net "g", 0 0, L_0x19b2fb0;  1 drivers
v0x17ba1c0_0 .net "h", 0 0, L_0x19b5700;  1 drivers
v0x17ba260_0 .net "i", 0 0, L_0x19b8250;  1 drivers
v0x17ba390_0 .net "j", 0 0, L_0x19b8750;  1 drivers
v0x17ba430_0 .net "k", 0 0, L_0x19b95e0;  1 drivers
v0x17ba4d0_0 .net "l", 0 0, L_0x19ba2d0;  1 drivers
v0x17ba570_0 .net "m", 0 0, L_0x19bb640;  1 drivers
v0x17ba610_0 .net "n", 0 0, L_0x19bbc10;  1 drivers
v0x17ba6b0_0 .net "o", 0 0, L_0x19bc720;  1 drivers
v0x17ba750_0 .net "p", 0 0, L_0x19bd4c0;  1 drivers
v0x17ba7f0_0 .net "res", 0 0, L_0x195ed60;  1 drivers
v0x17ba9a0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17baa40_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x17baef0_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x17baf90_0 .net "sel3", 0 0, L_0x19bddd0;  alias, 1 drivers
v0x17bb030_0 .net "x", 0 0, L_0x195bfe0;  1 drivers
v0x17bb0d0_0 .net "y", 0 0, L_0x195e7f0;  1 drivers
S_0x17ad0f0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x17acd40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x195e9e0/d .functor NOT 1, L_0x19bddd0, C4<0>, C4<0>, C4<0>;
L_0x195e9e0 .delay 1 (1,1,1) L_0x195e9e0/d;
L_0x195eaf0/d .functor AND 1, L_0x195bfe0, L_0x195e9e0, C4<1>, C4<1>;
L_0x195eaf0 .delay 1 (3,3,3) L_0x195eaf0/d;
L_0x195ec50/d .functor AND 1, L_0x195e7f0, L_0x19bddd0, C4<1>, C4<1>;
L_0x195ec50 .delay 1 (3,3,3) L_0x195ec50/d;
L_0x195ed60/d .functor OR 1, L_0x195eaf0, L_0x195ec50, C4<0>, C4<0>;
L_0x195ed60 .delay 1 (3,3,3) L_0x195ed60/d;
v0x17ad2d0_0 .net "a", 0 0, L_0x195bfe0;  alias, 1 drivers
v0x17ad3b0_0 .net "a_out", 0 0, L_0x195eaf0;  1 drivers
v0x17ad470_0 .net "b", 0 0, L_0x195e7f0;  alias, 1 drivers
v0x17ad510_0 .net "b_out", 0 0, L_0x195ec50;  1 drivers
v0x17ad5d0_0 .net "not_sel", 0 0, L_0x195e9e0;  1 drivers
v0x17ad6e0_0 .net "res", 0 0, L_0x195ed60;  alias, 1 drivers
v0x17ad7a0_0 .net "sel", 0 0, L_0x19bddd0;  alias, 1 drivers
S_0x17ad8c0 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x17acd40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x17b2f60_0 .net "a", 0 0, L_0x19aa0c0;  alias, 1 drivers
v0x17b3020_0 .net "b", 0 0, L_0x19aae90;  alias, 1 drivers
v0x17b3130_0 .net "c", 0 0, L_0x19abf30;  alias, 1 drivers
v0x17b3220_0 .net "d", 0 0, L_0x19ad3d0;  alias, 1 drivers
v0x17b3310_0 .net "e", 0 0, L_0x19aef20;  alias, 1 drivers
v0x17b3450_0 .net "f", 0 0, L_0x19b0c60;  alias, 1 drivers
v0x17b3540_0 .net "g", 0 0, L_0x19b2fb0;  alias, 1 drivers
v0x17b3630_0 .net "h", 0 0, L_0x19b5700;  alias, 1 drivers
v0x17b3720_0 .net "res", 0 0, L_0x195bfe0;  alias, 1 drivers
v0x17b3850_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17b38f0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x17b3990_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x17b3a30_0 .net "x", 0 0, L_0x195a920;  1 drivers
v0x17b3ad0_0 .net "y", 0 0, L_0x195ba70;  1 drivers
S_0x17adc10 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x17ad8c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x195bc60/d .functor NOT 1, L_0x19bdfe0, C4<0>, C4<0>, C4<0>;
L_0x195bc60 .delay 1 (1,1,1) L_0x195bc60/d;
L_0x195bd70/d .functor AND 1, L_0x195a920, L_0x195bc60, C4<1>, C4<1>;
L_0x195bd70 .delay 1 (3,3,3) L_0x195bd70/d;
L_0x195bed0/d .functor AND 1, L_0x195ba70, L_0x19bdfe0, C4<1>, C4<1>;
L_0x195bed0 .delay 1 (3,3,3) L_0x195bed0/d;
L_0x195bfe0/d .functor OR 1, L_0x195bd70, L_0x195bed0, C4<0>, C4<0>;
L_0x195bfe0 .delay 1 (3,3,3) L_0x195bfe0/d;
v0x17ade60_0 .net "a", 0 0, L_0x195a920;  alias, 1 drivers
v0x17adf40_0 .net "a_out", 0 0, L_0x195bd70;  1 drivers
v0x17ae000_0 .net "b", 0 0, L_0x195ba70;  alias, 1 drivers
v0x17ae0a0_0 .net "b_out", 0 0, L_0x195bed0;  1 drivers
v0x17ae160_0 .net "not_sel", 0 0, L_0x195bc60;  1 drivers
v0x17ae270_0 .net "res", 0 0, L_0x195bfe0;  alias, 1 drivers
v0x17ae310_0 .net "sel", 0 0, L_0x19bdfe0;  alias, 1 drivers
S_0x17ae410 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x17ad8c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x17aff00_0 .net "a", 0 0, L_0x19aa0c0;  alias, 1 drivers
v0x17affc0_0 .net "ab_out", 0 0, L_0x1959dc0;  1 drivers
v0x17b00b0_0 .net "b", 0 0, L_0x19aae90;  alias, 1 drivers
v0x17b0180_0 .net "c", 0 0, L_0x19abf30;  alias, 1 drivers
v0x17b0250_0 .net "cd_out", 0 0, L_0x195a370;  1 drivers
v0x17b0390_0 .net "d", 0 0, L_0x19ad3d0;  alias, 1 drivers
v0x17b0430_0 .net "res", 0 0, L_0x195a920;  alias, 1 drivers
v0x17b0520_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17b09d0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17ae6c0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x17ae410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19599c0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x19599c0 .delay 1 (1,1,1) L_0x19599c0/d;
L_0x1959ad0/d .functor AND 1, L_0x19aa0c0, L_0x19599c0, C4<1>, C4<1>;
L_0x1959ad0 .delay 1 (3,3,3) L_0x1959ad0/d;
L_0x1959c70/d .functor AND 1, L_0x19aae90, L_0x19be330, C4<1>, C4<1>;
L_0x1959c70 .delay 1 (3,3,3) L_0x1959c70/d;
L_0x1959dc0/d .functor OR 1, L_0x1959ad0, L_0x1959c70, C4<0>, C4<0>;
L_0x1959dc0 .delay 1 (3,3,3) L_0x1959dc0/d;
v0x17ae910_0 .net "a", 0 0, L_0x19aa0c0;  alias, 1 drivers
v0x17ae9f0_0 .net "a_out", 0 0, L_0x1959ad0;  1 drivers
v0x17aeab0_0 .net "b", 0 0, L_0x19aae90;  alias, 1 drivers
v0x17aeb50_0 .net "b_out", 0 0, L_0x1959c70;  1 drivers
v0x17aec10_0 .net "not_sel", 0 0, L_0x19599c0;  1 drivers
v0x17aed20_0 .net "res", 0 0, L_0x1959dc0;  alias, 1 drivers
v0x17aede0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17aef00 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x17ae410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1959f70/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1959f70 .delay 1 (1,1,1) L_0x1959f70/d;
L_0x195a080/d .functor AND 1, L_0x19abf30, L_0x1959f70, C4<1>, C4<1>;
L_0x195a080 .delay 1 (3,3,3) L_0x195a080/d;
L_0x195a220/d .functor AND 1, L_0x19ad3d0, L_0x19be330, C4<1>, C4<1>;
L_0x195a220 .delay 1 (3,3,3) L_0x195a220/d;
L_0x195a370/d .functor OR 1, L_0x195a080, L_0x195a220, C4<0>, C4<0>;
L_0x195a370 .delay 1 (3,3,3) L_0x195a370/d;
v0x17af170_0 .net "a", 0 0, L_0x19abf30;  alias, 1 drivers
v0x17af230_0 .net "a_out", 0 0, L_0x195a080;  1 drivers
v0x17af2f0_0 .net "b", 0 0, L_0x19ad3d0;  alias, 1 drivers
v0x17af390_0 .net "b_out", 0 0, L_0x195a220;  1 drivers
v0x17af450_0 .net "not_sel", 0 0, L_0x1959f70;  1 drivers
v0x17af560_0 .net "res", 0 0, L_0x195a370;  alias, 1 drivers
v0x17af620_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17af740 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x17ae410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x195a520/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x195a520 .delay 1 (1,1,1) L_0x195a520/d;
L_0x195a630/d .functor AND 1, L_0x1959dc0, L_0x195a520, C4<1>, C4<1>;
L_0x195a630 .delay 1 (3,3,3) L_0x195a630/d;
L_0x195a7d0/d .functor AND 1, L_0x195a370, L_0x19be290, C4<1>, C4<1>;
L_0x195a7d0 .delay 1 (3,3,3) L_0x195a7d0/d;
L_0x195a920/d .functor OR 1, L_0x195a630, L_0x195a7d0, C4<0>, C4<0>;
L_0x195a920 .delay 1 (3,3,3) L_0x195a920/d;
v0x17af990_0 .net "a", 0 0, L_0x1959dc0;  alias, 1 drivers
v0x17afa30_0 .net "a_out", 0 0, L_0x195a630;  1 drivers
v0x17afad0_0 .net "b", 0 0, L_0x195a370;  alias, 1 drivers
v0x17afba0_0 .net "b_out", 0 0, L_0x195a7d0;  1 drivers
v0x17afc40_0 .net "not_sel", 0 0, L_0x195a520;  1 drivers
v0x17afd30_0 .net "res", 0 0, L_0x195a920;  alias, 1 drivers
v0x17afdd0_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17b0b80 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x17ad8c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x17b26f0_0 .net "a", 0 0, L_0x19aef20;  alias, 1 drivers
v0x17b27b0_0 .net "ab_out", 0 0, L_0x195af10;  1 drivers
v0x17b28a0_0 .net "b", 0 0, L_0x19b0c60;  alias, 1 drivers
v0x17b2970_0 .net "c", 0 0, L_0x19b2fb0;  alias, 1 drivers
v0x17b2a40_0 .net "cd_out", 0 0, L_0x195b4c0;  1 drivers
v0x17b2b80_0 .net "d", 0 0, L_0x19b5700;  alias, 1 drivers
v0x17b2c20_0 .net "res", 0 0, L_0x195ba70;  alias, 1 drivers
v0x17b2d10_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17b2db0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17b0dc0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x17b0b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x195ab10/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x195ab10 .delay 1 (1,1,1) L_0x195ab10/d;
L_0x195ac20/d .functor AND 1, L_0x19aef20, L_0x195ab10, C4<1>, C4<1>;
L_0x195ac20 .delay 1 (3,3,3) L_0x195ac20/d;
L_0x195adc0/d .functor AND 1, L_0x19b0c60, L_0x19be330, C4<1>, C4<1>;
L_0x195adc0 .delay 1 (3,3,3) L_0x195adc0/d;
L_0x195af10/d .functor OR 1, L_0x195ac20, L_0x195adc0, C4<0>, C4<0>;
L_0x195af10 .delay 1 (3,3,3) L_0x195af10/d;
v0x17b1010_0 .net "a", 0 0, L_0x19aef20;  alias, 1 drivers
v0x17b10f0_0 .net "a_out", 0 0, L_0x195ac20;  1 drivers
v0x17b11b0_0 .net "b", 0 0, L_0x19b0c60;  alias, 1 drivers
v0x17b1280_0 .net "b_out", 0 0, L_0x195adc0;  1 drivers
v0x17b1340_0 .net "not_sel", 0 0, L_0x195ab10;  1 drivers
v0x17b1450_0 .net "res", 0 0, L_0x195af10;  alias, 1 drivers
v0x17b1510_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17b1630 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x17b0b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x195b0c0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x195b0c0 .delay 1 (1,1,1) L_0x195b0c0/d;
L_0x195b1d0/d .functor AND 1, L_0x19b2fb0, L_0x195b0c0, C4<1>, C4<1>;
L_0x195b1d0 .delay 1 (3,3,3) L_0x195b1d0/d;
L_0x195b370/d .functor AND 1, L_0x19b5700, L_0x19be330, C4<1>, C4<1>;
L_0x195b370 .delay 1 (3,3,3) L_0x195b370/d;
L_0x195b4c0/d .functor OR 1, L_0x195b1d0, L_0x195b370, C4<0>, C4<0>;
L_0x195b4c0 .delay 1 (3,3,3) L_0x195b4c0/d;
v0x17b18a0_0 .net "a", 0 0, L_0x19b2fb0;  alias, 1 drivers
v0x17b1960_0 .net "a_out", 0 0, L_0x195b1d0;  1 drivers
v0x17b1a20_0 .net "b", 0 0, L_0x19b5700;  alias, 1 drivers
v0x17b1af0_0 .net "b_out", 0 0, L_0x195b370;  1 drivers
v0x17b1bb0_0 .net "not_sel", 0 0, L_0x195b0c0;  1 drivers
v0x17b1cc0_0 .net "res", 0 0, L_0x195b4c0;  alias, 1 drivers
v0x17b1d80_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17b1ea0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x17b0b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x195b670/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x195b670 .delay 1 (1,1,1) L_0x195b670/d;
L_0x195b780/d .functor AND 1, L_0x195af10, L_0x195b670, C4<1>, C4<1>;
L_0x195b780 .delay 1 (3,3,3) L_0x195b780/d;
L_0x195b920/d .functor AND 1, L_0x195b4c0, L_0x19be290, C4<1>, C4<1>;
L_0x195b920 .delay 1 (3,3,3) L_0x195b920/d;
L_0x195ba70/d .functor OR 1, L_0x195b780, L_0x195b920, C4<0>, C4<0>;
L_0x195ba70 .delay 1 (3,3,3) L_0x195ba70/d;
v0x17b2120_0 .net "a", 0 0, L_0x195af10;  alias, 1 drivers
v0x17b21f0_0 .net "a_out", 0 0, L_0x195b780;  1 drivers
v0x17b2290_0 .net "b", 0 0, L_0x195b4c0;  alias, 1 drivers
v0x17b2390_0 .net "b_out", 0 0, L_0x195b920;  1 drivers
v0x17b2430_0 .net "not_sel", 0 0, L_0x195b670;  1 drivers
v0x17b2520_0 .net "res", 0 0, L_0x195ba70;  alias, 1 drivers
v0x17b25c0_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17b3d20 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x17acd40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x17b8f10_0 .net "a", 0 0, L_0x19b8250;  alias, 1 drivers
v0x17b8fd0_0 .net "b", 0 0, L_0x19b8750;  alias, 1 drivers
v0x17b90e0_0 .net "c", 0 0, L_0x19b95e0;  alias, 1 drivers
v0x17b91d0_0 .net "d", 0 0, L_0x19ba2d0;  alias, 1 drivers
v0x17b92c0_0 .net "e", 0 0, L_0x19bb640;  alias, 1 drivers
v0x17b9400_0 .net "f", 0 0, L_0x19bbc10;  alias, 1 drivers
v0x17b94f0_0 .net "g", 0 0, L_0x19bc720;  alias, 1 drivers
v0x17b95e0_0 .net "h", 0 0, L_0x19bd4c0;  alias, 1 drivers
v0x17b96d0_0 .net "res", 0 0, L_0x195e7f0;  alias, 1 drivers
v0x17b9800_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17b98a0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x17b9940_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x17b99e0_0 .net "x", 0 0, L_0x195d130;  1 drivers
v0x17b9a80_0 .net "y", 0 0, L_0x195e280;  1 drivers
S_0x17b4030 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x17b3d20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x195e470/d .functor NOT 1, L_0x19bdfe0, C4<0>, C4<0>, C4<0>;
L_0x195e470 .delay 1 (1,1,1) L_0x195e470/d;
L_0x195e580/d .functor AND 1, L_0x195d130, L_0x195e470, C4<1>, C4<1>;
L_0x195e580 .delay 1 (3,3,3) L_0x195e580/d;
L_0x195e6e0/d .functor AND 1, L_0x195e280, L_0x19bdfe0, C4<1>, C4<1>;
L_0x195e6e0 .delay 1 (3,3,3) L_0x195e6e0/d;
L_0x195e7f0/d .functor OR 1, L_0x195e580, L_0x195e6e0, C4<0>, C4<0>;
L_0x195e7f0 .delay 1 (3,3,3) L_0x195e7f0/d;
v0x17b4280_0 .net "a", 0 0, L_0x195d130;  alias, 1 drivers
v0x17b4360_0 .net "a_out", 0 0, L_0x195e580;  1 drivers
v0x17b4420_0 .net "b", 0 0, L_0x195e280;  alias, 1 drivers
v0x17b44c0_0 .net "b_out", 0 0, L_0x195e6e0;  1 drivers
v0x17b4580_0 .net "not_sel", 0 0, L_0x195e470;  1 drivers
v0x17b4690_0 .net "res", 0 0, L_0x195e7f0;  alias, 1 drivers
v0x17b4730_0 .net "sel", 0 0, L_0x19bdfe0;  alias, 1 drivers
S_0x17b4830 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x17b3d20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x17b62c0_0 .net "a", 0 0, L_0x19b8250;  alias, 1 drivers
v0x17b6380_0 .net "ab_out", 0 0, L_0x195c5d0;  1 drivers
v0x17b6470_0 .net "b", 0 0, L_0x19b8750;  alias, 1 drivers
v0x17b6540_0 .net "c", 0 0, L_0x19b95e0;  alias, 1 drivers
v0x17b6610_0 .net "cd_out", 0 0, L_0x195cb80;  1 drivers
v0x17b6750_0 .net "d", 0 0, L_0x19ba2d0;  alias, 1 drivers
v0x17b67f0_0 .net "res", 0 0, L_0x195d130;  alias, 1 drivers
v0x17b68e0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17b6980_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17b4ae0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x17b4830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x195c1d0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x195c1d0 .delay 1 (1,1,1) L_0x195c1d0/d;
L_0x195c2e0/d .functor AND 1, L_0x19b8250, L_0x195c1d0, C4<1>, C4<1>;
L_0x195c2e0 .delay 1 (3,3,3) L_0x195c2e0/d;
L_0x195c480/d .functor AND 1, L_0x19b8750, L_0x19be330, C4<1>, C4<1>;
L_0x195c480 .delay 1 (3,3,3) L_0x195c480/d;
L_0x195c5d0/d .functor OR 1, L_0x195c2e0, L_0x195c480, C4<0>, C4<0>;
L_0x195c5d0 .delay 1 (3,3,3) L_0x195c5d0/d;
v0x17b4d30_0 .net "a", 0 0, L_0x19b8250;  alias, 1 drivers
v0x17b4e10_0 .net "a_out", 0 0, L_0x195c2e0;  1 drivers
v0x17b4ed0_0 .net "b", 0 0, L_0x19b8750;  alias, 1 drivers
v0x17b4f70_0 .net "b_out", 0 0, L_0x195c480;  1 drivers
v0x17b5030_0 .net "not_sel", 0 0, L_0x195c1d0;  1 drivers
v0x17b5140_0 .net "res", 0 0, L_0x195c5d0;  alias, 1 drivers
v0x17b5200_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17b5320 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x17b4830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x195c780/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x195c780 .delay 1 (1,1,1) L_0x195c780/d;
L_0x195c890/d .functor AND 1, L_0x19b95e0, L_0x195c780, C4<1>, C4<1>;
L_0x195c890 .delay 1 (3,3,3) L_0x195c890/d;
L_0x195ca30/d .functor AND 1, L_0x19ba2d0, L_0x19be330, C4<1>, C4<1>;
L_0x195ca30 .delay 1 (3,3,3) L_0x195ca30/d;
L_0x195cb80/d .functor OR 1, L_0x195c890, L_0x195ca30, C4<0>, C4<0>;
L_0x195cb80 .delay 1 (3,3,3) L_0x195cb80/d;
v0x17b5590_0 .net "a", 0 0, L_0x19b95e0;  alias, 1 drivers
v0x17b5650_0 .net "a_out", 0 0, L_0x195c890;  1 drivers
v0x17b5710_0 .net "b", 0 0, L_0x19ba2d0;  alias, 1 drivers
v0x17b57b0_0 .net "b_out", 0 0, L_0x195ca30;  1 drivers
v0x17b5870_0 .net "not_sel", 0 0, L_0x195c780;  1 drivers
v0x17b5980_0 .net "res", 0 0, L_0x195cb80;  alias, 1 drivers
v0x17b5a40_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17b5b60 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x17b4830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x195cd30/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x195cd30 .delay 1 (1,1,1) L_0x195cd30/d;
L_0x195ce40/d .functor AND 1, L_0x195c5d0, L_0x195cd30, C4<1>, C4<1>;
L_0x195ce40 .delay 1 (3,3,3) L_0x195ce40/d;
L_0x195cfe0/d .functor AND 1, L_0x195cb80, L_0x19be290, C4<1>, C4<1>;
L_0x195cfe0 .delay 1 (3,3,3) L_0x195cfe0/d;
L_0x195d130/d .functor OR 1, L_0x195ce40, L_0x195cfe0, C4<0>, C4<0>;
L_0x195d130 .delay 1 (3,3,3) L_0x195d130/d;
v0x17b5db0_0 .net "a", 0 0, L_0x195c5d0;  alias, 1 drivers
v0x17b5e50_0 .net "a_out", 0 0, L_0x195ce40;  1 drivers
v0x17b5ef0_0 .net "b", 0 0, L_0x195cb80;  alias, 1 drivers
v0x17b5f90_0 .net "b_out", 0 0, L_0x195cfe0;  1 drivers
v0x17b6030_0 .net "not_sel", 0 0, L_0x195cd30;  1 drivers
v0x17b6120_0 .net "res", 0 0, L_0x195d130;  alias, 1 drivers
v0x17b61c0_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17b6b30 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x17b3d20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x17b86a0_0 .net "a", 0 0, L_0x19bb640;  alias, 1 drivers
v0x17b8760_0 .net "ab_out", 0 0, L_0x195d720;  1 drivers
v0x17b8850_0 .net "b", 0 0, L_0x19bbc10;  alias, 1 drivers
v0x17b8920_0 .net "c", 0 0, L_0x19bc720;  alias, 1 drivers
v0x17b89f0_0 .net "cd_out", 0 0, L_0x195dcd0;  1 drivers
v0x17b8b30_0 .net "d", 0 0, L_0x19bd4c0;  alias, 1 drivers
v0x17b8bd0_0 .net "res", 0 0, L_0x195e280;  alias, 1 drivers
v0x17b8cc0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17b8d60_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17b6d70 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x17b6b30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x195d320/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x195d320 .delay 1 (1,1,1) L_0x195d320/d;
L_0x195d430/d .functor AND 1, L_0x19bb640, L_0x195d320, C4<1>, C4<1>;
L_0x195d430 .delay 1 (3,3,3) L_0x195d430/d;
L_0x195d5d0/d .functor AND 1, L_0x19bbc10, L_0x19be330, C4<1>, C4<1>;
L_0x195d5d0 .delay 1 (3,3,3) L_0x195d5d0/d;
L_0x195d720/d .functor OR 1, L_0x195d430, L_0x195d5d0, C4<0>, C4<0>;
L_0x195d720 .delay 1 (3,3,3) L_0x195d720/d;
v0x17b6fc0_0 .net "a", 0 0, L_0x19bb640;  alias, 1 drivers
v0x17b70a0_0 .net "a_out", 0 0, L_0x195d430;  1 drivers
v0x17b7160_0 .net "b", 0 0, L_0x19bbc10;  alias, 1 drivers
v0x17b7230_0 .net "b_out", 0 0, L_0x195d5d0;  1 drivers
v0x17b72f0_0 .net "not_sel", 0 0, L_0x195d320;  1 drivers
v0x17b7400_0 .net "res", 0 0, L_0x195d720;  alias, 1 drivers
v0x17b74c0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17b75e0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x17b6b30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x195d8d0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x195d8d0 .delay 1 (1,1,1) L_0x195d8d0/d;
L_0x195d9e0/d .functor AND 1, L_0x19bc720, L_0x195d8d0, C4<1>, C4<1>;
L_0x195d9e0 .delay 1 (3,3,3) L_0x195d9e0/d;
L_0x195db80/d .functor AND 1, L_0x19bd4c0, L_0x19be330, C4<1>, C4<1>;
L_0x195db80 .delay 1 (3,3,3) L_0x195db80/d;
L_0x195dcd0/d .functor OR 1, L_0x195d9e0, L_0x195db80, C4<0>, C4<0>;
L_0x195dcd0 .delay 1 (3,3,3) L_0x195dcd0/d;
v0x17b7850_0 .net "a", 0 0, L_0x19bc720;  alias, 1 drivers
v0x17b7910_0 .net "a_out", 0 0, L_0x195d9e0;  1 drivers
v0x17b79d0_0 .net "b", 0 0, L_0x19bd4c0;  alias, 1 drivers
v0x17b7aa0_0 .net "b_out", 0 0, L_0x195db80;  1 drivers
v0x17b7b60_0 .net "not_sel", 0 0, L_0x195d8d0;  1 drivers
v0x17b7c70_0 .net "res", 0 0, L_0x195dcd0;  alias, 1 drivers
v0x17b7d30_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17b7e50 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x17b6b30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x195de80/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x195de80 .delay 1 (1,1,1) L_0x195de80/d;
L_0x195df90/d .functor AND 1, L_0x195d720, L_0x195de80, C4<1>, C4<1>;
L_0x195df90 .delay 1 (3,3,3) L_0x195df90/d;
L_0x195e130/d .functor AND 1, L_0x195dcd0, L_0x19be290, C4<1>, C4<1>;
L_0x195e130 .delay 1 (3,3,3) L_0x195e130/d;
L_0x195e280/d .functor OR 1, L_0x195df90, L_0x195e130, C4<0>, C4<0>;
L_0x195e280 .delay 1 (3,3,3) L_0x195e280/d;
v0x17b80d0_0 .net "a", 0 0, L_0x195d720;  alias, 1 drivers
v0x17b81a0_0 .net "a_out", 0 0, L_0x195df90;  1 drivers
v0x17b8240_0 .net "b", 0 0, L_0x195dcd0;  alias, 1 drivers
v0x17b8340_0 .net "b_out", 0 0, L_0x195e130;  1 drivers
v0x17b83e0_0 .net "not_sel", 0 0, L_0x195de80;  1 drivers
v0x17b84d0_0 .net "res", 0 0, L_0x195e280;  alias, 1 drivers
v0x17b8570_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17bb3e0 .scope module, "mux_16_1_1b_0[3]" "mux_16_1_1b" 11 26, 12 2 0, S_0x1790570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x17c7fd0_0 .net "a", 0 0, L_0x19aa160;  1 drivers
v0x17c8090_0 .net "b", 0 0, L_0x19aaf30;  1 drivers
v0x17c8150_0 .net "c", 0 0, L_0x19abfd0;  1 drivers
v0x17c81f0_0 .net "d", 0 0, L_0x19ad470;  1 drivers
v0x17c8290_0 .net "e", 0 0, L_0x19aefc0;  1 drivers
v0x17c8380_0 .net "f", 0 0, L_0x19b0d00;  1 drivers
v0x17c8420_0 .net "g", 0 0, L_0x19b3050;  1 drivers
v0x17c84c0_0 .net "h", 0 0, L_0x19b57a0;  1 drivers
v0x17c8560_0 .net "i", 0 0, L_0x19b82f0;  1 drivers
v0x17c8690_0 .net "j", 0 0, L_0x19b8930;  1 drivers
v0x17c8730_0 .net "k", 0 0, L_0x19b9680;  1 drivers
v0x17c87d0_0 .net "l", 0 0, L_0x19ba370;  1 drivers
v0x17c8870_0 .net "m", 0 0, L_0x19bb6e0;  1 drivers
v0x17c8910_0 .net "n", 0 0, L_0x19bbcb0;  1 drivers
v0x17c89b0_0 .net "o", 0 0, L_0x19bc7c0;  1 drivers
v0x17c8a50_0 .net "p", 0 0, L_0x19bd560;  1 drivers
v0x17c8af0_0 .net "res", 0 0, L_0x19643a0;  1 drivers
v0x17c8b90_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17c8c30_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x17c8cd0_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x17c8d70_0 .net "sel3", 0 0, L_0x19bddd0;  alias, 1 drivers
v0x17c8e10_0 .net "x", 0 0, L_0x1961580;  1 drivers
v0x17c8eb0_0 .net "y", 0 0, L_0x1963de0;  1 drivers
S_0x17bb790 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x17bb3e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1964000/d .functor NOT 1, L_0x19bddd0, C4<0>, C4<0>, C4<0>;
L_0x1964000 .delay 1 (1,1,1) L_0x1964000/d;
L_0x1964110/d .functor AND 1, L_0x1961580, L_0x1964000, C4<1>, C4<1>;
L_0x1964110 .delay 1 (3,3,3) L_0x1964110/d;
L_0x1964290/d .functor AND 1, L_0x1963de0, L_0x19bddd0, C4<1>, C4<1>;
L_0x1964290 .delay 1 (3,3,3) L_0x1964290/d;
L_0x19643a0/d .functor OR 1, L_0x1964110, L_0x1964290, C4<0>, C4<0>;
L_0x19643a0 .delay 1 (3,3,3) L_0x19643a0/d;
v0x17bb990_0 .net "a", 0 0, L_0x1961580;  alias, 1 drivers
v0x17bba70_0 .net "a_out", 0 0, L_0x1964110;  1 drivers
v0x17bbb30_0 .net "b", 0 0, L_0x1963de0;  alias, 1 drivers
v0x17bbbd0_0 .net "b_out", 0 0, L_0x1964290;  1 drivers
v0x17bbc90_0 .net "not_sel", 0 0, L_0x1964000;  1 drivers
v0x17bbda0_0 .net "res", 0 0, L_0x19643a0;  alias, 1 drivers
v0x17bbe60_0 .net "sel", 0 0, L_0x19bddd0;  alias, 1 drivers
S_0x17bbf80 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x17bb3e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x17c1260_0 .net "a", 0 0, L_0x19aa160;  alias, 1 drivers
v0x17c1320_0 .net "b", 0 0, L_0x19aaf30;  alias, 1 drivers
v0x17c1430_0 .net "c", 0 0, L_0x19abfd0;  alias, 1 drivers
v0x17c1520_0 .net "d", 0 0, L_0x19ad470;  alias, 1 drivers
v0x17c1610_0 .net "e", 0 0, L_0x19aefc0;  alias, 1 drivers
v0x17c1750_0 .net "f", 0 0, L_0x19b0d00;  alias, 1 drivers
v0x17c1840_0 .net "g", 0 0, L_0x19b3050;  alias, 1 drivers
v0x17c1930_0 .net "h", 0 0, L_0x19b57a0;  alias, 1 drivers
v0x17c1a20_0 .net "res", 0 0, L_0x1961580;  alias, 1 drivers
v0x17c1b50_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17c1bf0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x17c1c90_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x17c1d30_0 .net "x", 0 0, L_0x195fec0;  1 drivers
v0x17c1dd0_0 .net "y", 0 0, L_0x1961010;  1 drivers
S_0x17bc320 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x17bbf80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1961200/d .functor NOT 1, L_0x19bdfe0, C4<0>, C4<0>, C4<0>;
L_0x1961200 .delay 1 (1,1,1) L_0x1961200/d;
L_0x1961310/d .functor AND 1, L_0x195fec0, L_0x1961200, C4<1>, C4<1>;
L_0x1961310 .delay 1 (3,3,3) L_0x1961310/d;
L_0x1961470/d .functor AND 1, L_0x1961010, L_0x19bdfe0, C4<1>, C4<1>;
L_0x1961470 .delay 1 (3,3,3) L_0x1961470/d;
L_0x1961580/d .functor OR 1, L_0x1961310, L_0x1961470, C4<0>, C4<0>;
L_0x1961580 .delay 1 (3,3,3) L_0x1961580/d;
v0x17bc570_0 .net "a", 0 0, L_0x195fec0;  alias, 1 drivers
v0x17bc650_0 .net "a_out", 0 0, L_0x1961310;  1 drivers
v0x17bc710_0 .net "b", 0 0, L_0x1961010;  alias, 1 drivers
v0x17bc7b0_0 .net "b_out", 0 0, L_0x1961470;  1 drivers
v0x17bc870_0 .net "not_sel", 0 0, L_0x1961200;  1 drivers
v0x17bc980_0 .net "res", 0 0, L_0x1961580;  alias, 1 drivers
v0x17bca20_0 .net "sel", 0 0, L_0x19bdfe0;  alias, 1 drivers
S_0x17bcb20 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x17bbf80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x17be6a0_0 .net "a", 0 0, L_0x19aa160;  alias, 1 drivers
v0x17be760_0 .net "ab_out", 0 0, L_0x195f360;  1 drivers
v0x17be850_0 .net "b", 0 0, L_0x19aaf30;  alias, 1 drivers
v0x17be920_0 .net "c", 0 0, L_0x19abfd0;  alias, 1 drivers
v0x17be9f0_0 .net "cd_out", 0 0, L_0x195f910;  1 drivers
v0x17beb30_0 .net "d", 0 0, L_0x19ad470;  alias, 1 drivers
v0x17bebd0_0 .net "res", 0 0, L_0x195fec0;  alias, 1 drivers
v0x17becc0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17bed60_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17bcdd0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x17bcb20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x195ef60/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x195ef60 .delay 1 (1,1,1) L_0x195ef60/d;
L_0x195f070/d .functor AND 1, L_0x19aa160, L_0x195ef60, C4<1>, C4<1>;
L_0x195f070 .delay 1 (3,3,3) L_0x195f070/d;
L_0x195f210/d .functor AND 1, L_0x19aaf30, L_0x19be330, C4<1>, C4<1>;
L_0x195f210 .delay 1 (3,3,3) L_0x195f210/d;
L_0x195f360/d .functor OR 1, L_0x195f070, L_0x195f210, C4<0>, C4<0>;
L_0x195f360 .delay 1 (3,3,3) L_0x195f360/d;
v0x17bd020_0 .net "a", 0 0, L_0x19aa160;  alias, 1 drivers
v0x17bd100_0 .net "a_out", 0 0, L_0x195f070;  1 drivers
v0x17bd1c0_0 .net "b", 0 0, L_0x19aaf30;  alias, 1 drivers
v0x17bd260_0 .net "b_out", 0 0, L_0x195f210;  1 drivers
v0x17bd320_0 .net "not_sel", 0 0, L_0x195ef60;  1 drivers
v0x17bd430_0 .net "res", 0 0, L_0x195f360;  alias, 1 drivers
v0x17bd4f0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17bd610 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x17bcb20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x195f510/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x195f510 .delay 1 (1,1,1) L_0x195f510/d;
L_0x195f620/d .functor AND 1, L_0x19abfd0, L_0x195f510, C4<1>, C4<1>;
L_0x195f620 .delay 1 (3,3,3) L_0x195f620/d;
L_0x195f7c0/d .functor AND 1, L_0x19ad470, L_0x19be330, C4<1>, C4<1>;
L_0x195f7c0 .delay 1 (3,3,3) L_0x195f7c0/d;
L_0x195f910/d .functor OR 1, L_0x195f620, L_0x195f7c0, C4<0>, C4<0>;
L_0x195f910 .delay 1 (3,3,3) L_0x195f910/d;
v0x17bd880_0 .net "a", 0 0, L_0x19abfd0;  alias, 1 drivers
v0x17bd940_0 .net "a_out", 0 0, L_0x195f620;  1 drivers
v0x17bda00_0 .net "b", 0 0, L_0x19ad470;  alias, 1 drivers
v0x17bdaa0_0 .net "b_out", 0 0, L_0x195f7c0;  1 drivers
v0x17bdb60_0 .net "not_sel", 0 0, L_0x195f510;  1 drivers
v0x17bdc70_0 .net "res", 0 0, L_0x195f910;  alias, 1 drivers
v0x17bdd30_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17bde50 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x17bcb20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x195fac0/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x195fac0 .delay 1 (1,1,1) L_0x195fac0/d;
L_0x195fbd0/d .functor AND 1, L_0x195f360, L_0x195fac0, C4<1>, C4<1>;
L_0x195fbd0 .delay 1 (3,3,3) L_0x195fbd0/d;
L_0x195fd70/d .functor AND 1, L_0x195f910, L_0x19be290, C4<1>, C4<1>;
L_0x195fd70 .delay 1 (3,3,3) L_0x195fd70/d;
L_0x195fec0/d .functor OR 1, L_0x195fbd0, L_0x195fd70, C4<0>, C4<0>;
L_0x195fec0 .delay 1 (3,3,3) L_0x195fec0/d;
v0x17be0d0_0 .net "a", 0 0, L_0x195f360;  alias, 1 drivers
v0x17be1a0_0 .net "a_out", 0 0, L_0x195fbd0;  1 drivers
v0x17be240_0 .net "b", 0 0, L_0x195f910;  alias, 1 drivers
v0x17be340_0 .net "b_out", 0 0, L_0x195fd70;  1 drivers
v0x17be3e0_0 .net "not_sel", 0 0, L_0x195fac0;  1 drivers
v0x17be4d0_0 .net "res", 0 0, L_0x195fec0;  alias, 1 drivers
v0x17be570_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17bee80 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x17bbf80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x17c09f0_0 .net "a", 0 0, L_0x19aefc0;  alias, 1 drivers
v0x17c0ab0_0 .net "ab_out", 0 0, L_0x19604b0;  1 drivers
v0x17c0ba0_0 .net "b", 0 0, L_0x19b0d00;  alias, 1 drivers
v0x17c0c70_0 .net "c", 0 0, L_0x19b3050;  alias, 1 drivers
v0x17c0d40_0 .net "cd_out", 0 0, L_0x1960a60;  1 drivers
v0x17c0e80_0 .net "d", 0 0, L_0x19b57a0;  alias, 1 drivers
v0x17c0f20_0 .net "res", 0 0, L_0x1961010;  alias, 1 drivers
v0x17c1010_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17c10b0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17bf0c0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x17bee80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19600b0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x19600b0 .delay 1 (1,1,1) L_0x19600b0/d;
L_0x19601c0/d .functor AND 1, L_0x19aefc0, L_0x19600b0, C4<1>, C4<1>;
L_0x19601c0 .delay 1 (3,3,3) L_0x19601c0/d;
L_0x1960360/d .functor AND 1, L_0x19b0d00, L_0x19be330, C4<1>, C4<1>;
L_0x1960360 .delay 1 (3,3,3) L_0x1960360/d;
L_0x19604b0/d .functor OR 1, L_0x19601c0, L_0x1960360, C4<0>, C4<0>;
L_0x19604b0 .delay 1 (3,3,3) L_0x19604b0/d;
v0x17bf310_0 .net "a", 0 0, L_0x19aefc0;  alias, 1 drivers
v0x17bf3f0_0 .net "a_out", 0 0, L_0x19601c0;  1 drivers
v0x17bf4b0_0 .net "b", 0 0, L_0x19b0d00;  alias, 1 drivers
v0x17bf580_0 .net "b_out", 0 0, L_0x1960360;  1 drivers
v0x17bf640_0 .net "not_sel", 0 0, L_0x19600b0;  1 drivers
v0x17bf750_0 .net "res", 0 0, L_0x19604b0;  alias, 1 drivers
v0x17bf810_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17bf930 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x17bee80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1960660/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1960660 .delay 1 (1,1,1) L_0x1960660/d;
L_0x1960770/d .functor AND 1, L_0x19b3050, L_0x1960660, C4<1>, C4<1>;
L_0x1960770 .delay 1 (3,3,3) L_0x1960770/d;
L_0x1960910/d .functor AND 1, L_0x19b57a0, L_0x19be330, C4<1>, C4<1>;
L_0x1960910 .delay 1 (3,3,3) L_0x1960910/d;
L_0x1960a60/d .functor OR 1, L_0x1960770, L_0x1960910, C4<0>, C4<0>;
L_0x1960a60 .delay 1 (3,3,3) L_0x1960a60/d;
v0x17bfba0_0 .net "a", 0 0, L_0x19b3050;  alias, 1 drivers
v0x17bfc60_0 .net "a_out", 0 0, L_0x1960770;  1 drivers
v0x17bfd20_0 .net "b", 0 0, L_0x19b57a0;  alias, 1 drivers
v0x17bfdf0_0 .net "b_out", 0 0, L_0x1960910;  1 drivers
v0x17bfeb0_0 .net "not_sel", 0 0, L_0x1960660;  1 drivers
v0x17bffc0_0 .net "res", 0 0, L_0x1960a60;  alias, 1 drivers
v0x17c0080_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17c01a0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x17bee80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1960c10/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x1960c10 .delay 1 (1,1,1) L_0x1960c10/d;
L_0x1960d20/d .functor AND 1, L_0x19604b0, L_0x1960c10, C4<1>, C4<1>;
L_0x1960d20 .delay 1 (3,3,3) L_0x1960d20/d;
L_0x1960ec0/d .functor AND 1, L_0x1960a60, L_0x19be290, C4<1>, C4<1>;
L_0x1960ec0 .delay 1 (3,3,3) L_0x1960ec0/d;
L_0x1961010/d .functor OR 1, L_0x1960d20, L_0x1960ec0, C4<0>, C4<0>;
L_0x1961010 .delay 1 (3,3,3) L_0x1961010/d;
v0x17c0420_0 .net "a", 0 0, L_0x19604b0;  alias, 1 drivers
v0x17c04f0_0 .net "a_out", 0 0, L_0x1960d20;  1 drivers
v0x17c0590_0 .net "b", 0 0, L_0x1960a60;  alias, 1 drivers
v0x17c0690_0 .net "b_out", 0 0, L_0x1960ec0;  1 drivers
v0x17c0730_0 .net "not_sel", 0 0, L_0x1960c10;  1 drivers
v0x17c0820_0 .net "res", 0 0, L_0x1961010;  alias, 1 drivers
v0x17c08c0_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17c2020 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x17bb3e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x17c7210_0 .net "a", 0 0, L_0x19b82f0;  alias, 1 drivers
v0x17c72d0_0 .net "b", 0 0, L_0x19b8930;  alias, 1 drivers
v0x17c73e0_0 .net "c", 0 0, L_0x19b9680;  alias, 1 drivers
v0x17c74d0_0 .net "d", 0 0, L_0x19ba370;  alias, 1 drivers
v0x17c75c0_0 .net "e", 0 0, L_0x19bb6e0;  alias, 1 drivers
v0x17c7700_0 .net "f", 0 0, L_0x19bbcb0;  alias, 1 drivers
v0x17c77f0_0 .net "g", 0 0, L_0x19bc7c0;  alias, 1 drivers
v0x17c78e0_0 .net "h", 0 0, L_0x19bd560;  alias, 1 drivers
v0x17c79d0_0 .net "res", 0 0, L_0x1963de0;  alias, 1 drivers
v0x17c7b00_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17c7ba0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x17c7c40_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x17c7ce0_0 .net "x", 0 0, L_0x19626d0;  1 drivers
v0x17c7d80_0 .net "y", 0 0, L_0x1963820;  1 drivers
S_0x17c2330 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x17c2020;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1963a40/d .functor NOT 1, L_0x19bdfe0, C4<0>, C4<0>, C4<0>;
L_0x1963a40 .delay 1 (1,1,1) L_0x1963a40/d;
L_0x1963b50/d .functor AND 1, L_0x19626d0, L_0x1963a40, C4<1>, C4<1>;
L_0x1963b50 .delay 1 (3,3,3) L_0x1963b50/d;
L_0x1963cd0/d .functor AND 1, L_0x1963820, L_0x19bdfe0, C4<1>, C4<1>;
L_0x1963cd0 .delay 1 (3,3,3) L_0x1963cd0/d;
L_0x1963de0/d .functor OR 1, L_0x1963b50, L_0x1963cd0, C4<0>, C4<0>;
L_0x1963de0 .delay 1 (3,3,3) L_0x1963de0/d;
v0x17c2580_0 .net "a", 0 0, L_0x19626d0;  alias, 1 drivers
v0x17c2660_0 .net "a_out", 0 0, L_0x1963b50;  1 drivers
v0x17c2720_0 .net "b", 0 0, L_0x1963820;  alias, 1 drivers
v0x17c27c0_0 .net "b_out", 0 0, L_0x1963cd0;  1 drivers
v0x17c2880_0 .net "not_sel", 0 0, L_0x1963a40;  1 drivers
v0x17c2990_0 .net "res", 0 0, L_0x1963de0;  alias, 1 drivers
v0x17c2a30_0 .net "sel", 0 0, L_0x19bdfe0;  alias, 1 drivers
S_0x17c2b30 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x17c2020;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x17c45c0_0 .net "a", 0 0, L_0x19b82f0;  alias, 1 drivers
v0x17c4680_0 .net "ab_out", 0 0, L_0x1961b70;  1 drivers
v0x17c4770_0 .net "b", 0 0, L_0x19b8930;  alias, 1 drivers
v0x17c4840_0 .net "c", 0 0, L_0x19b9680;  alias, 1 drivers
v0x17c4910_0 .net "cd_out", 0 0, L_0x1962120;  1 drivers
v0x17c4a50_0 .net "d", 0 0, L_0x19ba370;  alias, 1 drivers
v0x17c4af0_0 .net "res", 0 0, L_0x19626d0;  alias, 1 drivers
v0x17c4be0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17c4c80_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17c2de0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x17c2b30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1961770/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1961770 .delay 1 (1,1,1) L_0x1961770/d;
L_0x1961880/d .functor AND 1, L_0x19b82f0, L_0x1961770, C4<1>, C4<1>;
L_0x1961880 .delay 1 (3,3,3) L_0x1961880/d;
L_0x1961a20/d .functor AND 1, L_0x19b8930, L_0x19be330, C4<1>, C4<1>;
L_0x1961a20 .delay 1 (3,3,3) L_0x1961a20/d;
L_0x1961b70/d .functor OR 1, L_0x1961880, L_0x1961a20, C4<0>, C4<0>;
L_0x1961b70 .delay 1 (3,3,3) L_0x1961b70/d;
v0x17c3030_0 .net "a", 0 0, L_0x19b82f0;  alias, 1 drivers
v0x17c3110_0 .net "a_out", 0 0, L_0x1961880;  1 drivers
v0x17c31d0_0 .net "b", 0 0, L_0x19b8930;  alias, 1 drivers
v0x17c3270_0 .net "b_out", 0 0, L_0x1961a20;  1 drivers
v0x17c3330_0 .net "not_sel", 0 0, L_0x1961770;  1 drivers
v0x17c3440_0 .net "res", 0 0, L_0x1961b70;  alias, 1 drivers
v0x17c3500_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17c3620 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x17c2b30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1961d20/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1961d20 .delay 1 (1,1,1) L_0x1961d20/d;
L_0x1961e30/d .functor AND 1, L_0x19b9680, L_0x1961d20, C4<1>, C4<1>;
L_0x1961e30 .delay 1 (3,3,3) L_0x1961e30/d;
L_0x1961fd0/d .functor AND 1, L_0x19ba370, L_0x19be330, C4<1>, C4<1>;
L_0x1961fd0 .delay 1 (3,3,3) L_0x1961fd0/d;
L_0x1962120/d .functor OR 1, L_0x1961e30, L_0x1961fd0, C4<0>, C4<0>;
L_0x1962120 .delay 1 (3,3,3) L_0x1962120/d;
v0x17c3890_0 .net "a", 0 0, L_0x19b9680;  alias, 1 drivers
v0x17c3950_0 .net "a_out", 0 0, L_0x1961e30;  1 drivers
v0x17c3a10_0 .net "b", 0 0, L_0x19ba370;  alias, 1 drivers
v0x17c3ab0_0 .net "b_out", 0 0, L_0x1961fd0;  1 drivers
v0x17c3b70_0 .net "not_sel", 0 0, L_0x1961d20;  1 drivers
v0x17c3c80_0 .net "res", 0 0, L_0x1962120;  alias, 1 drivers
v0x17c3d40_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17c3e60 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x17c2b30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19622d0/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x19622d0 .delay 1 (1,1,1) L_0x19622d0/d;
L_0x19623e0/d .functor AND 1, L_0x1961b70, L_0x19622d0, C4<1>, C4<1>;
L_0x19623e0 .delay 1 (3,3,3) L_0x19623e0/d;
L_0x1962580/d .functor AND 1, L_0x1962120, L_0x19be290, C4<1>, C4<1>;
L_0x1962580 .delay 1 (3,3,3) L_0x1962580/d;
L_0x19626d0/d .functor OR 1, L_0x19623e0, L_0x1962580, C4<0>, C4<0>;
L_0x19626d0 .delay 1 (3,3,3) L_0x19626d0/d;
v0x17c40b0_0 .net "a", 0 0, L_0x1961b70;  alias, 1 drivers
v0x17c4150_0 .net "a_out", 0 0, L_0x19623e0;  1 drivers
v0x17c41f0_0 .net "b", 0 0, L_0x1962120;  alias, 1 drivers
v0x17c4290_0 .net "b_out", 0 0, L_0x1962580;  1 drivers
v0x17c4330_0 .net "not_sel", 0 0, L_0x19622d0;  1 drivers
v0x17c4420_0 .net "res", 0 0, L_0x19626d0;  alias, 1 drivers
v0x17c44c0_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17c4e30 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x17c2020;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x17c69a0_0 .net "a", 0 0, L_0x19bb6e0;  alias, 1 drivers
v0x17c6a60_0 .net "ab_out", 0 0, L_0x1962cc0;  1 drivers
v0x17c6b50_0 .net "b", 0 0, L_0x19bbcb0;  alias, 1 drivers
v0x17c6c20_0 .net "c", 0 0, L_0x19bc7c0;  alias, 1 drivers
v0x17c6cf0_0 .net "cd_out", 0 0, L_0x1963270;  1 drivers
v0x17c6e30_0 .net "d", 0 0, L_0x19bd560;  alias, 1 drivers
v0x17c6ed0_0 .net "res", 0 0, L_0x1963820;  alias, 1 drivers
v0x17c6fc0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17c7060_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17c5070 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x17c4e30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19628c0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x19628c0 .delay 1 (1,1,1) L_0x19628c0/d;
L_0x19629d0/d .functor AND 1, L_0x19bb6e0, L_0x19628c0, C4<1>, C4<1>;
L_0x19629d0 .delay 1 (3,3,3) L_0x19629d0/d;
L_0x1962b70/d .functor AND 1, L_0x19bbcb0, L_0x19be330, C4<1>, C4<1>;
L_0x1962b70 .delay 1 (3,3,3) L_0x1962b70/d;
L_0x1962cc0/d .functor OR 1, L_0x19629d0, L_0x1962b70, C4<0>, C4<0>;
L_0x1962cc0 .delay 1 (3,3,3) L_0x1962cc0/d;
v0x17c52c0_0 .net "a", 0 0, L_0x19bb6e0;  alias, 1 drivers
v0x17c53a0_0 .net "a_out", 0 0, L_0x19629d0;  1 drivers
v0x17c5460_0 .net "b", 0 0, L_0x19bbcb0;  alias, 1 drivers
v0x17c5530_0 .net "b_out", 0 0, L_0x1962b70;  1 drivers
v0x17c55f0_0 .net "not_sel", 0 0, L_0x19628c0;  1 drivers
v0x17c5700_0 .net "res", 0 0, L_0x1962cc0;  alias, 1 drivers
v0x17c57c0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17c58e0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x17c4e30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1962e70/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1962e70 .delay 1 (1,1,1) L_0x1962e70/d;
L_0x1962f80/d .functor AND 1, L_0x19bc7c0, L_0x1962e70, C4<1>, C4<1>;
L_0x1962f80 .delay 1 (3,3,3) L_0x1962f80/d;
L_0x1963120/d .functor AND 1, L_0x19bd560, L_0x19be330, C4<1>, C4<1>;
L_0x1963120 .delay 1 (3,3,3) L_0x1963120/d;
L_0x1963270/d .functor OR 1, L_0x1962f80, L_0x1963120, C4<0>, C4<0>;
L_0x1963270 .delay 1 (3,3,3) L_0x1963270/d;
v0x17c5b50_0 .net "a", 0 0, L_0x19bc7c0;  alias, 1 drivers
v0x17c5c10_0 .net "a_out", 0 0, L_0x1962f80;  1 drivers
v0x17c5cd0_0 .net "b", 0 0, L_0x19bd560;  alias, 1 drivers
v0x17c5da0_0 .net "b_out", 0 0, L_0x1963120;  1 drivers
v0x17c5e60_0 .net "not_sel", 0 0, L_0x1962e70;  1 drivers
v0x17c5f70_0 .net "res", 0 0, L_0x1963270;  alias, 1 drivers
v0x17c6030_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17c6150 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x17c4e30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1963420/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x1963420 .delay 1 (1,1,1) L_0x1963420/d;
L_0x1963530/d .functor AND 1, L_0x1962cc0, L_0x1963420, C4<1>, C4<1>;
L_0x1963530 .delay 1 (3,3,3) L_0x1963530/d;
L_0x19636d0/d .functor AND 1, L_0x1963270, L_0x19be290, C4<1>, C4<1>;
L_0x19636d0 .delay 1 (3,3,3) L_0x19636d0/d;
L_0x1963820/d .functor OR 1, L_0x1963530, L_0x19636d0, C4<0>, C4<0>;
L_0x1963820 .delay 1 (3,3,3) L_0x1963820/d;
v0x17c63d0_0 .net "a", 0 0, L_0x1962cc0;  alias, 1 drivers
v0x17c64a0_0 .net "a_out", 0 0, L_0x1963530;  1 drivers
v0x17c6540_0 .net "b", 0 0, L_0x1963270;  alias, 1 drivers
v0x17c6640_0 .net "b_out", 0 0, L_0x19636d0;  1 drivers
v0x17c66e0_0 .net "not_sel", 0 0, L_0x1963420;  1 drivers
v0x17c67d0_0 .net "res", 0 0, L_0x1963820;  alias, 1 drivers
v0x17c6870_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17c9240 .scope module, "mux_16_1_1b_0[4]" "mux_16_1_1b" 11 26, 12 2 0, S_0x1790570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x17d6620_0 .net "a", 0 0, L_0x19aa2c0;  1 drivers
v0x17d66e0_0 .net "b", 0 0, L_0x19aadf0;  1 drivers
v0x17d67a0_0 .net "c", 0 0, L_0x19abe10;  1 drivers
v0x17d6840_0 .net "d", 0 0, L_0x19ad6c0;  1 drivers
v0x17d68e0_0 .net "e", 0 0, L_0x19af290;  1 drivers
v0x17d69d0_0 .net "f", 0 0, L_0x19b1050;  1 drivers
v0x17d6a70_0 .net "g", 0 0, L_0x19b3420;  1 drivers
v0x17d6b10_0 .net "h", 0 0, L_0x19b5bf0;  1 drivers
v0x17d6bb0_0 .net "i", 0 0, L_0x19b7e30;  1 drivers
v0x17d6ce0_0 .net "j", 0 0, L_0x19b89d0;  1 drivers
v0x17d6d80_0 .net "k", 0 0, L_0x19b9720;  1 drivers
v0x17d6e20_0 .net "l", 0 0, L_0x19ba410;  1 drivers
v0x17d6ec0_0 .net "m", 0 0, L_0x19bb020;  1 drivers
v0x17d6f60_0 .net "n", 0 0, L_0x19bbd50;  1 drivers
v0x17d7000_0 .net "o", 0 0, L_0x19bc860;  1 drivers
v0x17d70a0_0 .net "p", 0 0, L_0x19bdea0;  1 drivers
v0x17d7140_0 .net "res", 0 0, L_0x1969dc0;  1 drivers
v0x17d72f0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17d7390_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x17d7430_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x17d74d0_0 .net "sel3", 0 0, L_0x19bddd0;  alias, 1 drivers
v0x17d7570_0 .net "x", 0 0, L_0x1966dc0;  1 drivers
v0x17d7610_0 .net "y", 0 0, L_0x1969800;  1 drivers
S_0x17c9640 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x17c9240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1969a20/d .functor NOT 1, L_0x19bddd0, C4<0>, C4<0>, C4<0>;
L_0x1969a20 .delay 1 (1,1,1) L_0x1969a20/d;
L_0x1969b30/d .functor AND 1, L_0x1966dc0, L_0x1969a20, C4<1>, C4<1>;
L_0x1969b30 .delay 1 (3,3,3) L_0x1969b30/d;
L_0x1969cb0/d .functor AND 1, L_0x1969800, L_0x19bddd0, C4<1>, C4<1>;
L_0x1969cb0 .delay 1 (3,3,3) L_0x1969cb0/d;
L_0x1969dc0/d .functor OR 1, L_0x1969b30, L_0x1969cb0, C4<0>, C4<0>;
L_0x1969dc0 .delay 1 (3,3,3) L_0x1969dc0/d;
v0x17c9840_0 .net "a", 0 0, L_0x1966dc0;  alias, 1 drivers
v0x17c9920_0 .net "a_out", 0 0, L_0x1969b30;  1 drivers
v0x17c99e0_0 .net "b", 0 0, L_0x1969800;  alias, 1 drivers
v0x17c9a80_0 .net "b_out", 0 0, L_0x1969cb0;  1 drivers
v0x17c9b40_0 .net "not_sel", 0 0, L_0x1969a20;  1 drivers
v0x17c9c50_0 .net "res", 0 0, L_0x1969dc0;  alias, 1 drivers
v0x17c9d10_0 .net "sel", 0 0, L_0x19bddd0;  alias, 1 drivers
S_0x17c9f40 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x17c9240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x17cf8c0_0 .net "a", 0 0, L_0x19aa2c0;  alias, 1 drivers
v0x17cf980_0 .net "b", 0 0, L_0x19aadf0;  alias, 1 drivers
v0x17cfa90_0 .net "c", 0 0, L_0x19abe10;  alias, 1 drivers
v0x17cfb80_0 .net "d", 0 0, L_0x19ad6c0;  alias, 1 drivers
v0x17cfc70_0 .net "e", 0 0, L_0x19af290;  alias, 1 drivers
v0x17cfdb0_0 .net "f", 0 0, L_0x19b1050;  alias, 1 drivers
v0x17cfea0_0 .net "g", 0 0, L_0x19b3420;  alias, 1 drivers
v0x17cff90_0 .net "h", 0 0, L_0x19b5bf0;  alias, 1 drivers
v0x17d0080_0 .net "res", 0 0, L_0x1966dc0;  alias, 1 drivers
v0x17d01b0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17d0250_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x17d02f0_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x17d0390_0 .net "x", 0 0, L_0x19655c0;  1 drivers
v0x17d0430_0 .net "y", 0 0, L_0x1966800;  1 drivers
S_0x17ca2c0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x17c9f40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1966a20/d .functor NOT 1, L_0x19bdfe0, C4<0>, C4<0>, C4<0>;
L_0x1966a20 .delay 1 (1,1,1) L_0x1966a20/d;
L_0x1966b30/d .functor AND 1, L_0x19655c0, L_0x1966a20, C4<1>, C4<1>;
L_0x1966b30 .delay 1 (3,3,3) L_0x1966b30/d;
L_0x1966cb0/d .functor AND 1, L_0x1966800, L_0x19bdfe0, C4<1>, C4<1>;
L_0x1966cb0 .delay 1 (3,3,3) L_0x1966cb0/d;
L_0x1966dc0/d .functor OR 1, L_0x1966b30, L_0x1966cb0, C4<0>, C4<0>;
L_0x1966dc0 .delay 1 (3,3,3) L_0x1966dc0/d;
v0x17ca510_0 .net "a", 0 0, L_0x19655c0;  alias, 1 drivers
v0x17ca5b0_0 .net "a_out", 0 0, L_0x1966b30;  1 drivers
v0x17ca670_0 .net "b", 0 0, L_0x1966800;  alias, 1 drivers
v0x17ca730_0 .net "b_out", 0 0, L_0x1966cb0;  1 drivers
v0x17ca7f0_0 .net "not_sel", 0 0, L_0x1966a20;  1 drivers
v0x17ca900_0 .net "res", 0 0, L_0x1966dc0;  alias, 1 drivers
v0x17ca9a0_0 .net "sel", 0 0, L_0x19bdfe0;  alias, 1 drivers
S_0x17caaa0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x17c9f40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x17cc580_0 .net "a", 0 0, L_0x19aa2c0;  alias, 1 drivers
v0x17cc640_0 .net "ab_out", 0 0, L_0x19649c0;  1 drivers
v0x17cc730_0 .net "b", 0 0, L_0x19aadf0;  alias, 1 drivers
v0x17cc800_0 .net "c", 0 0, L_0x19abe10;  alias, 1 drivers
v0x17cc8d0_0 .net "cd_out", 0 0, L_0x1964fc0;  1 drivers
v0x17cca10_0 .net "d", 0 0, L_0x19ad6c0;  alias, 1 drivers
v0x17ccab0_0 .net "res", 0 0, L_0x19655c0;  alias, 1 drivers
v0x17ccba0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17ccc40_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17cad50 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x17caaa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19645a0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x19645a0 .delay 1 (1,1,1) L_0x19645a0/d;
L_0x19646b0/d .functor AND 1, L_0x19aa2c0, L_0x19645a0, C4<1>, C4<1>;
L_0x19646b0 .delay 1 (3,3,3) L_0x19646b0/d;
L_0x1964870/d .functor AND 1, L_0x19aadf0, L_0x19be330, C4<1>, C4<1>;
L_0x1964870 .delay 1 (3,3,3) L_0x1964870/d;
L_0x19649c0/d .functor OR 1, L_0x19646b0, L_0x1964870, C4<0>, C4<0>;
L_0x19649c0 .delay 1 (3,3,3) L_0x19649c0/d;
v0x17cafa0_0 .net "a", 0 0, L_0x19aa2c0;  alias, 1 drivers
v0x17cb080_0 .net "a_out", 0 0, L_0x19646b0;  1 drivers
v0x17cb140_0 .net "b", 0 0, L_0x19aadf0;  alias, 1 drivers
v0x17cb1e0_0 .net "b_out", 0 0, L_0x1964870;  1 drivers
v0x17cb2a0_0 .net "not_sel", 0 0, L_0x19645a0;  1 drivers
v0x17cb3b0_0 .net "res", 0 0, L_0x19649c0;  alias, 1 drivers
v0x17cb470_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17cb590 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x17caaa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1964ba0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1964ba0 .delay 1 (1,1,1) L_0x1964ba0/d;
L_0x1964cb0/d .functor AND 1, L_0x19abe10, L_0x1964ba0, C4<1>, C4<1>;
L_0x1964cb0 .delay 1 (3,3,3) L_0x1964cb0/d;
L_0x1964e70/d .functor AND 1, L_0x19ad6c0, L_0x19be330, C4<1>, C4<1>;
L_0x1964e70 .delay 1 (3,3,3) L_0x1964e70/d;
L_0x1964fc0/d .functor OR 1, L_0x1964cb0, L_0x1964e70, C4<0>, C4<0>;
L_0x1964fc0 .delay 1 (3,3,3) L_0x1964fc0/d;
v0x17cb800_0 .net "a", 0 0, L_0x19abe10;  alias, 1 drivers
v0x17cb8c0_0 .net "a_out", 0 0, L_0x1964cb0;  1 drivers
v0x17cb980_0 .net "b", 0 0, L_0x19ad6c0;  alias, 1 drivers
v0x17cba20_0 .net "b_out", 0 0, L_0x1964e70;  1 drivers
v0x17cbae0_0 .net "not_sel", 0 0, L_0x1964ba0;  1 drivers
v0x17cbbf0_0 .net "res", 0 0, L_0x1964fc0;  alias, 1 drivers
v0x17cbcb0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17cbdd0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x17caaa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19651a0/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x19651a0 .delay 1 (1,1,1) L_0x19651a0/d;
L_0x19652b0/d .functor AND 1, L_0x19649c0, L_0x19651a0, C4<1>, C4<1>;
L_0x19652b0 .delay 1 (3,3,3) L_0x19652b0/d;
L_0x1965470/d .functor AND 1, L_0x1964fc0, L_0x19be290, C4<1>, C4<1>;
L_0x1965470 .delay 1 (3,3,3) L_0x1965470/d;
L_0x19655c0/d .functor OR 1, L_0x19652b0, L_0x1965470, C4<0>, C4<0>;
L_0x19655c0 .delay 1 (3,3,3) L_0x19655c0/d;
v0x17cc020_0 .net "a", 0 0, L_0x19649c0;  alias, 1 drivers
v0x17cc0c0_0 .net "a_out", 0 0, L_0x19652b0;  1 drivers
v0x17cc160_0 .net "b", 0 0, L_0x1964fc0;  alias, 1 drivers
v0x17cc230_0 .net "b_out", 0 0, L_0x1965470;  1 drivers
v0x17cc2d0_0 .net "not_sel", 0 0, L_0x19651a0;  1 drivers
v0x17cc3c0_0 .net "res", 0 0, L_0x19655c0;  alias, 1 drivers
v0x17cc460_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17ccd60 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x17c9f40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x17cf0e0_0 .net "a", 0 0, L_0x19af290;  alias, 1 drivers
v0x17cf1a0_0 .net "ab_out", 0 0, L_0x1965c00;  1 drivers
v0x17cf290_0 .net "b", 0 0, L_0x19b1050;  alias, 1 drivers
v0x17cf360_0 .net "c", 0 0, L_0x19b3420;  alias, 1 drivers
v0x17cf430_0 .net "cd_out", 0 0, L_0x1966200;  1 drivers
v0x17cf570_0 .net "d", 0 0, L_0x19b5bf0;  alias, 1 drivers
v0x17cf610_0 .net "res", 0 0, L_0x1966800;  alias, 1 drivers
v0x17cf700_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17cf7a0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17ccfa0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x17ccd60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19657e0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x19657e0 .delay 1 (1,1,1) L_0x19657e0/d;
L_0x19658f0/d .functor AND 1, L_0x19af290, L_0x19657e0, C4<1>, C4<1>;
L_0x19658f0 .delay 1 (3,3,3) L_0x19658f0/d;
L_0x1965ab0/d .functor AND 1, L_0x19b1050, L_0x19be330, C4<1>, C4<1>;
L_0x1965ab0 .delay 1 (3,3,3) L_0x1965ab0/d;
L_0x1965c00/d .functor OR 1, L_0x19658f0, L_0x1965ab0, C4<0>, C4<0>;
L_0x1965c00 .delay 1 (3,3,3) L_0x1965c00/d;
v0x17cd1f0_0 .net "a", 0 0, L_0x19af290;  alias, 1 drivers
v0x17cd2d0_0 .net "a_out", 0 0, L_0x19658f0;  1 drivers
v0x17cd390_0 .net "b", 0 0, L_0x19b1050;  alias, 1 drivers
v0x17cd460_0 .net "b_out", 0 0, L_0x1965ab0;  1 drivers
v0x17cd520_0 .net "not_sel", 0 0, L_0x19657e0;  1 drivers
v0x17cd630_0 .net "res", 0 0, L_0x1965c00;  alias, 1 drivers
v0x17cd6f0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17cd810 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x17ccd60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1965de0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1965de0 .delay 1 (1,1,1) L_0x1965de0/d;
L_0x1965ef0/d .functor AND 1, L_0x19b3420, L_0x1965de0, C4<1>, C4<1>;
L_0x1965ef0 .delay 1 (3,3,3) L_0x1965ef0/d;
L_0x19660b0/d .functor AND 1, L_0x19b5bf0, L_0x19be330, C4<1>, C4<1>;
L_0x19660b0 .delay 1 (3,3,3) L_0x19660b0/d;
L_0x1966200/d .functor OR 1, L_0x1965ef0, L_0x19660b0, C4<0>, C4<0>;
L_0x1966200 .delay 1 (3,3,3) L_0x1966200/d;
v0x17cda80_0 .net "a", 0 0, L_0x19b3420;  alias, 1 drivers
v0x17cdb40_0 .net "a_out", 0 0, L_0x1965ef0;  1 drivers
v0x17cdc00_0 .net "b", 0 0, L_0x19b5bf0;  alias, 1 drivers
v0x17cdcd0_0 .net "b_out", 0 0, L_0x19660b0;  1 drivers
v0x17cdd90_0 .net "not_sel", 0 0, L_0x1965de0;  1 drivers
v0x17cdea0_0 .net "res", 0 0, L_0x1966200;  alias, 1 drivers
v0x17cdf60_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17ce890 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x17ccd60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19663e0/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x19663e0 .delay 1 (1,1,1) L_0x19663e0/d;
L_0x19664f0/d .functor AND 1, L_0x1965c00, L_0x19663e0, C4<1>, C4<1>;
L_0x19664f0 .delay 1 (3,3,3) L_0x19664f0/d;
L_0x19666b0/d .functor AND 1, L_0x1966200, L_0x19be290, C4<1>, C4<1>;
L_0x19666b0 .delay 1 (3,3,3) L_0x19666b0/d;
L_0x1966800/d .functor OR 1, L_0x19664f0, L_0x19666b0, C4<0>, C4<0>;
L_0x1966800 .delay 1 (3,3,3) L_0x1966800/d;
v0x17ceb10_0 .net "a", 0 0, L_0x1965c00;  alias, 1 drivers
v0x17cebe0_0 .net "a_out", 0 0, L_0x19664f0;  1 drivers
v0x17cec80_0 .net "b", 0 0, L_0x1966200;  alias, 1 drivers
v0x17ced80_0 .net "b_out", 0 0, L_0x19666b0;  1 drivers
v0x17cee20_0 .net "not_sel", 0 0, L_0x19663e0;  1 drivers
v0x17cef10_0 .net "res", 0 0, L_0x1966800;  alias, 1 drivers
v0x17cefb0_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17d0680 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x17c9240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x17d5860_0 .net "a", 0 0, L_0x19b7e30;  alias, 1 drivers
v0x17d5920_0 .net "b", 0 0, L_0x19b89d0;  alias, 1 drivers
v0x17d5a30_0 .net "c", 0 0, L_0x19b9720;  alias, 1 drivers
v0x17d5b20_0 .net "d", 0 0, L_0x19ba410;  alias, 1 drivers
v0x17d5c10_0 .net "e", 0 0, L_0x19bb020;  alias, 1 drivers
v0x17d5d50_0 .net "f", 0 0, L_0x19bbd50;  alias, 1 drivers
v0x17d5e40_0 .net "g", 0 0, L_0x19bc860;  alias, 1 drivers
v0x17d5f30_0 .net "h", 0 0, L_0x19bdea0;  alias, 1 drivers
v0x17d6020_0 .net "res", 0 0, L_0x1969800;  alias, 1 drivers
v0x17d6150_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17d61f0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x17d6290_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x17d6330_0 .net "x", 0 0, L_0x1968000;  1 drivers
v0x17d63d0_0 .net "y", 0 0, L_0x1969240;  1 drivers
S_0x17d0990 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x17d0680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1969460/d .functor NOT 1, L_0x19bdfe0, C4<0>, C4<0>, C4<0>;
L_0x1969460 .delay 1 (1,1,1) L_0x1969460/d;
L_0x1969570/d .functor AND 1, L_0x1968000, L_0x1969460, C4<1>, C4<1>;
L_0x1969570 .delay 1 (3,3,3) L_0x1969570/d;
L_0x19696f0/d .functor AND 1, L_0x1969240, L_0x19bdfe0, C4<1>, C4<1>;
L_0x19696f0 .delay 1 (3,3,3) L_0x19696f0/d;
L_0x1969800/d .functor OR 1, L_0x1969570, L_0x19696f0, C4<0>, C4<0>;
L_0x1969800 .delay 1 (3,3,3) L_0x1969800/d;
v0x17d0c00_0 .net "a", 0 0, L_0x1968000;  alias, 1 drivers
v0x17d0ce0_0 .net "a_out", 0 0, L_0x1969570;  1 drivers
v0x17d0da0_0 .net "b", 0 0, L_0x1969240;  alias, 1 drivers
v0x17d0e40_0 .net "b_out", 0 0, L_0x19696f0;  1 drivers
v0x17d0f00_0 .net "not_sel", 0 0, L_0x1969460;  1 drivers
v0x17d1010_0 .net "res", 0 0, L_0x1969800;  alias, 1 drivers
v0x17d10b0_0 .net "sel", 0 0, L_0x19bdfe0;  alias, 1 drivers
S_0x17d11b0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x17d0680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x17d2c40_0 .net "a", 0 0, L_0x19b7e30;  alias, 1 drivers
v0x17d2d00_0 .net "ab_out", 0 0, L_0x1967400;  1 drivers
v0x17d2df0_0 .net "b", 0 0, L_0x19b89d0;  alias, 1 drivers
v0x17d2e90_0 .net "c", 0 0, L_0x19b9720;  alias, 1 drivers
v0x17d2f60_0 .net "cd_out", 0 0, L_0x1967a00;  1 drivers
v0x17d30a0_0 .net "d", 0 0, L_0x19ba410;  alias, 1 drivers
v0x17d3140_0 .net "res", 0 0, L_0x1968000;  alias, 1 drivers
v0x17d3230_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17d32d0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17d1460 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x17d11b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1966fe0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1966fe0 .delay 1 (1,1,1) L_0x1966fe0/d;
L_0x19670f0/d .functor AND 1, L_0x19b7e30, L_0x1966fe0, C4<1>, C4<1>;
L_0x19670f0 .delay 1 (3,3,3) L_0x19670f0/d;
L_0x19672b0/d .functor AND 1, L_0x19b89d0, L_0x19be330, C4<1>, C4<1>;
L_0x19672b0 .delay 1 (3,3,3) L_0x19672b0/d;
L_0x1967400/d .functor OR 1, L_0x19670f0, L_0x19672b0, C4<0>, C4<0>;
L_0x1967400 .delay 1 (3,3,3) L_0x1967400/d;
v0x17d16b0_0 .net "a", 0 0, L_0x19b7e30;  alias, 1 drivers
v0x17d1790_0 .net "a_out", 0 0, L_0x19670f0;  1 drivers
v0x17d1850_0 .net "b", 0 0, L_0x19b89d0;  alias, 1 drivers
v0x17d18f0_0 .net "b_out", 0 0, L_0x19672b0;  1 drivers
v0x17d19b0_0 .net "not_sel", 0 0, L_0x1966fe0;  1 drivers
v0x17d1ac0_0 .net "res", 0 0, L_0x1967400;  alias, 1 drivers
v0x17d1b80_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17d1ca0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x17d11b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19675e0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x19675e0 .delay 1 (1,1,1) L_0x19675e0/d;
L_0x19676f0/d .functor AND 1, L_0x19b9720, L_0x19675e0, C4<1>, C4<1>;
L_0x19676f0 .delay 1 (3,3,3) L_0x19676f0/d;
L_0x19678b0/d .functor AND 1, L_0x19ba410, L_0x19be330, C4<1>, C4<1>;
L_0x19678b0 .delay 1 (3,3,3) L_0x19678b0/d;
L_0x1967a00/d .functor OR 1, L_0x19676f0, L_0x19678b0, C4<0>, C4<0>;
L_0x1967a00 .delay 1 (3,3,3) L_0x1967a00/d;
v0x17d1f10_0 .net "a", 0 0, L_0x19b9720;  alias, 1 drivers
v0x17d1fd0_0 .net "a_out", 0 0, L_0x19676f0;  1 drivers
v0x17d2090_0 .net "b", 0 0, L_0x19ba410;  alias, 1 drivers
v0x17d2130_0 .net "b_out", 0 0, L_0x19678b0;  1 drivers
v0x17d21f0_0 .net "not_sel", 0 0, L_0x19675e0;  1 drivers
v0x17d2300_0 .net "res", 0 0, L_0x1967a00;  alias, 1 drivers
v0x17d23c0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17d24e0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x17d11b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1967be0/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x1967be0 .delay 1 (1,1,1) L_0x1967be0/d;
L_0x1967cf0/d .functor AND 1, L_0x1967400, L_0x1967be0, C4<1>, C4<1>;
L_0x1967cf0 .delay 1 (3,3,3) L_0x1967cf0/d;
L_0x1967eb0/d .functor AND 1, L_0x1967a00, L_0x19be290, C4<1>, C4<1>;
L_0x1967eb0 .delay 1 (3,3,3) L_0x1967eb0/d;
L_0x1968000/d .functor OR 1, L_0x1967cf0, L_0x1967eb0, C4<0>, C4<0>;
L_0x1968000 .delay 1 (3,3,3) L_0x1968000/d;
v0x17d2730_0 .net "a", 0 0, L_0x1967400;  alias, 1 drivers
v0x17d27d0_0 .net "a_out", 0 0, L_0x1967cf0;  1 drivers
v0x17d2870_0 .net "b", 0 0, L_0x1967a00;  alias, 1 drivers
v0x17d2910_0 .net "b_out", 0 0, L_0x1967eb0;  1 drivers
v0x17d29b0_0 .net "not_sel", 0 0, L_0x1967be0;  1 drivers
v0x17d2aa0_0 .net "res", 0 0, L_0x1968000;  alias, 1 drivers
v0x17d2b40_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17d3480 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x17d0680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x17d4ff0_0 .net "a", 0 0, L_0x19bb020;  alias, 1 drivers
v0x17d50b0_0 .net "ab_out", 0 0, L_0x1968640;  1 drivers
v0x17d51a0_0 .net "b", 0 0, L_0x19bbd50;  alias, 1 drivers
v0x17d5270_0 .net "c", 0 0, L_0x19bc860;  alias, 1 drivers
v0x17d5340_0 .net "cd_out", 0 0, L_0x1968c40;  1 drivers
v0x17d5480_0 .net "d", 0 0, L_0x19bdea0;  alias, 1 drivers
v0x17d5520_0 .net "res", 0 0, L_0x1969240;  alias, 1 drivers
v0x17d5610_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17d56b0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17d36c0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x17d3480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1968220/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1968220 .delay 1 (1,1,1) L_0x1968220/d;
L_0x1968330/d .functor AND 1, L_0x19bb020, L_0x1968220, C4<1>, C4<1>;
L_0x1968330 .delay 1 (3,3,3) L_0x1968330/d;
L_0x19684f0/d .functor AND 1, L_0x19bbd50, L_0x19be330, C4<1>, C4<1>;
L_0x19684f0 .delay 1 (3,3,3) L_0x19684f0/d;
L_0x1968640/d .functor OR 1, L_0x1968330, L_0x19684f0, C4<0>, C4<0>;
L_0x1968640 .delay 1 (3,3,3) L_0x1968640/d;
v0x17d3910_0 .net "a", 0 0, L_0x19bb020;  alias, 1 drivers
v0x17d39f0_0 .net "a_out", 0 0, L_0x1968330;  1 drivers
v0x17d3ab0_0 .net "b", 0 0, L_0x19bbd50;  alias, 1 drivers
v0x17d3b80_0 .net "b_out", 0 0, L_0x19684f0;  1 drivers
v0x17d3c40_0 .net "not_sel", 0 0, L_0x1968220;  1 drivers
v0x17d3d50_0 .net "res", 0 0, L_0x1968640;  alias, 1 drivers
v0x17d3e10_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17d3f30 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x17d3480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1968820/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1968820 .delay 1 (1,1,1) L_0x1968820/d;
L_0x1968930/d .functor AND 1, L_0x19bc860, L_0x1968820, C4<1>, C4<1>;
L_0x1968930 .delay 1 (3,3,3) L_0x1968930/d;
L_0x1968af0/d .functor AND 1, L_0x19bdea0, L_0x19be330, C4<1>, C4<1>;
L_0x1968af0 .delay 1 (3,3,3) L_0x1968af0/d;
L_0x1968c40/d .functor OR 1, L_0x1968930, L_0x1968af0, C4<0>, C4<0>;
L_0x1968c40 .delay 1 (3,3,3) L_0x1968c40/d;
v0x17d41a0_0 .net "a", 0 0, L_0x19bc860;  alias, 1 drivers
v0x17d4260_0 .net "a_out", 0 0, L_0x1968930;  1 drivers
v0x17d4320_0 .net "b", 0 0, L_0x19bdea0;  alias, 1 drivers
v0x17d43f0_0 .net "b_out", 0 0, L_0x1968af0;  1 drivers
v0x17d44b0_0 .net "not_sel", 0 0, L_0x1968820;  1 drivers
v0x17d45c0_0 .net "res", 0 0, L_0x1968c40;  alias, 1 drivers
v0x17d4680_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17d47a0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x17d3480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1968e20/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x1968e20 .delay 1 (1,1,1) L_0x1968e20/d;
L_0x1968f30/d .functor AND 1, L_0x1968640, L_0x1968e20, C4<1>, C4<1>;
L_0x1968f30 .delay 1 (3,3,3) L_0x1968f30/d;
L_0x19690f0/d .functor AND 1, L_0x1968c40, L_0x19be290, C4<1>, C4<1>;
L_0x19690f0 .delay 1 (3,3,3) L_0x19690f0/d;
L_0x1969240/d .functor OR 1, L_0x1968f30, L_0x19690f0, C4<0>, C4<0>;
L_0x1969240 .delay 1 (3,3,3) L_0x1969240/d;
v0x17d4a20_0 .net "a", 0 0, L_0x1968640;  alias, 1 drivers
v0x17d4af0_0 .net "a_out", 0 0, L_0x1968f30;  1 drivers
v0x17d4b90_0 .net "b", 0 0, L_0x1968c40;  alias, 1 drivers
v0x17d4c90_0 .net "b_out", 0 0, L_0x19690f0;  1 drivers
v0x17d4d30_0 .net "not_sel", 0 0, L_0x1968e20;  1 drivers
v0x17d4e20_0 .net "res", 0 0, L_0x1969240;  alias, 1 drivers
v0x17d4ec0_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17d79a0 .scope module, "mux_16_1_1b_0[5]" "mux_16_1_1b" 11 26, 12 2 0, S_0x1790570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x17e4c60_0 .net "a", 0 0, L_0x19aa360;  1 drivers
v0x17e4d20_0 .net "b", 0 0, L_0x19ab080;  1 drivers
v0x17e4de0_0 .net "c", 0 0, L_0x19ac1a0;  1 drivers
v0x17e4e80_0 .net "d", 0 0, L_0x19ad760;  1 drivers
v0x17e4f20_0 .net "e", 0 0, L_0x19af330;  1 drivers
v0x17e5010_0 .net "f", 0 0, L_0x19b10f0;  1 drivers
v0x17e50b0_0 .net "g", 0 0, L_0x19b34c0;  1 drivers
v0x17e5150_0 .net "h", 0 0, L_0x19b5c90;  1 drivers
v0x17e51f0_0 .net "i", 0 0, L_0x19b7ed0;  1 drivers
v0x17e5320_0 .net "j", 0 0, L_0x19b8a70;  1 drivers
v0x17e53c0_0 .net "k", 0 0, L_0x19b97c0;  1 drivers
v0x17e5460_0 .net "l", 0 0, L_0x19ba4b0;  1 drivers
v0x17e5500_0 .net "m", 0 0, L_0x19bb0c0;  1 drivers
v0x17e55a0_0 .net "n", 0 0, L_0x19bc540;  1 drivers
v0x17e5640_0 .net "o", 0 0, L_0x19bc900;  1 drivers
v0x17e56e0_0 .net "p", 0 0, L_0x19bdf40;  1 drivers
v0x17e5780_0 .net "res", 0 0, L_0x196f7e0;  1 drivers
v0x17e5930_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17e59d0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x17e5a70_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x17e5b10_0 .net "sel3", 0 0, L_0x19bddd0;  alias, 1 drivers
v0x17e5bb0_0 .net "x", 0 0, L_0x196c7e0;  1 drivers
v0x17e5c50_0 .net "y", 0 0, L_0x196f220;  1 drivers
S_0x17d7d50 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x17d79a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x196f440/d .functor NOT 1, L_0x19bddd0, C4<0>, C4<0>, C4<0>;
L_0x196f440 .delay 1 (1,1,1) L_0x196f440/d;
L_0x196f550/d .functor AND 1, L_0x196c7e0, L_0x196f440, C4<1>, C4<1>;
L_0x196f550 .delay 1 (3,3,3) L_0x196f550/d;
L_0x196f6d0/d .functor AND 1, L_0x196f220, L_0x19bddd0, C4<1>, C4<1>;
L_0x196f6d0 .delay 1 (3,3,3) L_0x196f6d0/d;
L_0x196f7e0/d .functor OR 1, L_0x196f550, L_0x196f6d0, C4<0>, C4<0>;
L_0x196f7e0 .delay 1 (3,3,3) L_0x196f7e0/d;
v0x17d7f50_0 .net "a", 0 0, L_0x196c7e0;  alias, 1 drivers
v0x17d8030_0 .net "a_out", 0 0, L_0x196f550;  1 drivers
v0x17d80f0_0 .net "b", 0 0, L_0x196f220;  alias, 1 drivers
v0x17d8190_0 .net "b_out", 0 0, L_0x196f6d0;  1 drivers
v0x17d8250_0 .net "not_sel", 0 0, L_0x196f440;  1 drivers
v0x17d8360_0 .net "res", 0 0, L_0x196f7e0;  alias, 1 drivers
v0x17d8420_0 .net "sel", 0 0, L_0x19bddd0;  alias, 1 drivers
S_0x17d8540 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x17d79a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x17dd760_0 .net "a", 0 0, L_0x19aa360;  alias, 1 drivers
v0x17dd820_0 .net "b", 0 0, L_0x19ab080;  alias, 1 drivers
v0x17dd930_0 .net "c", 0 0, L_0x19ac1a0;  alias, 1 drivers
v0x17dda20_0 .net "d", 0 0, L_0x19ad760;  alias, 1 drivers
v0x17ddb10_0 .net "e", 0 0, L_0x19af330;  alias, 1 drivers
v0x17ddc50_0 .net "f", 0 0, L_0x19b10f0;  alias, 1 drivers
v0x17ddd40_0 .net "g", 0 0, L_0x19b34c0;  alias, 1 drivers
v0x17dde30_0 .net "h", 0 0, L_0x19b5c90;  alias, 1 drivers
v0x17ddf20_0 .net "res", 0 0, L_0x196c7e0;  alias, 1 drivers
v0x17de050_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17de0f0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x17de190_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x17de230_0 .net "x", 0 0, L_0x196afe0;  1 drivers
v0x17de2d0_0 .net "y", 0 0, L_0x196c220;  1 drivers
S_0x17d88e0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x17d8540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x196c440/d .functor NOT 1, L_0x19bdfe0, C4<0>, C4<0>, C4<0>;
L_0x196c440 .delay 1 (1,1,1) L_0x196c440/d;
L_0x196c550/d .functor AND 1, L_0x196afe0, L_0x196c440, C4<1>, C4<1>;
L_0x196c550 .delay 1 (3,3,3) L_0x196c550/d;
L_0x196c6d0/d .functor AND 1, L_0x196c220, L_0x19bdfe0, C4<1>, C4<1>;
L_0x196c6d0 .delay 1 (3,3,3) L_0x196c6d0/d;
L_0x196c7e0/d .functor OR 1, L_0x196c550, L_0x196c6d0, C4<0>, C4<0>;
L_0x196c7e0 .delay 1 (3,3,3) L_0x196c7e0/d;
v0x17d8b30_0 .net "a", 0 0, L_0x196afe0;  alias, 1 drivers
v0x17d8c10_0 .net "a_out", 0 0, L_0x196c550;  1 drivers
v0x17d8cd0_0 .net "b", 0 0, L_0x196c220;  alias, 1 drivers
v0x17d8d70_0 .net "b_out", 0 0, L_0x196c6d0;  1 drivers
v0x17d8e30_0 .net "not_sel", 0 0, L_0x196c440;  1 drivers
v0x17d8f40_0 .net "res", 0 0, L_0x196c7e0;  alias, 1 drivers
v0x17d8fe0_0 .net "sel", 0 0, L_0x19bdfe0;  alias, 1 drivers
S_0x17d90e0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x17d8540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x17daba0_0 .net "a", 0 0, L_0x19aa360;  alias, 1 drivers
v0x17dac60_0 .net "ab_out", 0 0, L_0x196a3e0;  1 drivers
v0x17dad50_0 .net "b", 0 0, L_0x19ab080;  alias, 1 drivers
v0x17dae20_0 .net "c", 0 0, L_0x19ac1a0;  alias, 1 drivers
v0x17daef0_0 .net "cd_out", 0 0, L_0x196a9e0;  1 drivers
v0x17db030_0 .net "d", 0 0, L_0x19ad760;  alias, 1 drivers
v0x17db0d0_0 .net "res", 0 0, L_0x196afe0;  alias, 1 drivers
v0x17db1c0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17db260_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17d9390 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x17d90e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1969fc0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1969fc0 .delay 1 (1,1,1) L_0x1969fc0/d;
L_0x196a0d0/d .functor AND 1, L_0x19aa360, L_0x1969fc0, C4<1>, C4<1>;
L_0x196a0d0 .delay 1 (3,3,3) L_0x196a0d0/d;
L_0x196a290/d .functor AND 1, L_0x19ab080, L_0x19be330, C4<1>, C4<1>;
L_0x196a290 .delay 1 (3,3,3) L_0x196a290/d;
L_0x196a3e0/d .functor OR 1, L_0x196a0d0, L_0x196a290, C4<0>, C4<0>;
L_0x196a3e0 .delay 1 (3,3,3) L_0x196a3e0/d;
v0x17d95e0_0 .net "a", 0 0, L_0x19aa360;  alias, 1 drivers
v0x17d96c0_0 .net "a_out", 0 0, L_0x196a0d0;  1 drivers
v0x17d9780_0 .net "b", 0 0, L_0x19ab080;  alias, 1 drivers
v0x17d9820_0 .net "b_out", 0 0, L_0x196a290;  1 drivers
v0x17d98e0_0 .net "not_sel", 0 0, L_0x1969fc0;  1 drivers
v0x17d99f0_0 .net "res", 0 0, L_0x196a3e0;  alias, 1 drivers
v0x17d9ab0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17d9bd0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x17d90e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x196a5c0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x196a5c0 .delay 1 (1,1,1) L_0x196a5c0/d;
L_0x196a6d0/d .functor AND 1, L_0x19ac1a0, L_0x196a5c0, C4<1>, C4<1>;
L_0x196a6d0 .delay 1 (3,3,3) L_0x196a6d0/d;
L_0x196a890/d .functor AND 1, L_0x19ad760, L_0x19be330, C4<1>, C4<1>;
L_0x196a890 .delay 1 (3,3,3) L_0x196a890/d;
L_0x196a9e0/d .functor OR 1, L_0x196a6d0, L_0x196a890, C4<0>, C4<0>;
L_0x196a9e0 .delay 1 (3,3,3) L_0x196a9e0/d;
v0x17d9e40_0 .net "a", 0 0, L_0x19ac1a0;  alias, 1 drivers
v0x17d9f00_0 .net "a_out", 0 0, L_0x196a6d0;  1 drivers
v0x17d9fc0_0 .net "b", 0 0, L_0x19ad760;  alias, 1 drivers
v0x17da060_0 .net "b_out", 0 0, L_0x196a890;  1 drivers
v0x17da120_0 .net "not_sel", 0 0, L_0x196a5c0;  1 drivers
v0x17da230_0 .net "res", 0 0, L_0x196a9e0;  alias, 1 drivers
v0x17da2f0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17da410 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x17d90e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x196abc0/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x196abc0 .delay 1 (1,1,1) L_0x196abc0/d;
L_0x196acd0/d .functor AND 1, L_0x196a3e0, L_0x196abc0, C4<1>, C4<1>;
L_0x196acd0 .delay 1 (3,3,3) L_0x196acd0/d;
L_0x196ae90/d .functor AND 1, L_0x196a9e0, L_0x19be290, C4<1>, C4<1>;
L_0x196ae90 .delay 1 (3,3,3) L_0x196ae90/d;
L_0x196afe0/d .functor OR 1, L_0x196acd0, L_0x196ae90, C4<0>, C4<0>;
L_0x196afe0 .delay 1 (3,3,3) L_0x196afe0/d;
v0x17da660_0 .net "a", 0 0, L_0x196a3e0;  alias, 1 drivers
v0x17da700_0 .net "a_out", 0 0, L_0x196acd0;  1 drivers
v0x17da7a0_0 .net "b", 0 0, L_0x196a9e0;  alias, 1 drivers
v0x17da840_0 .net "b_out", 0 0, L_0x196ae90;  1 drivers
v0x17da8e0_0 .net "not_sel", 0 0, L_0x196abc0;  1 drivers
v0x17da9d0_0 .net "res", 0 0, L_0x196afe0;  alias, 1 drivers
v0x17daa70_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17db380 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x17d8540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x17dcef0_0 .net "a", 0 0, L_0x19af330;  alias, 1 drivers
v0x17dcfb0_0 .net "ab_out", 0 0, L_0x196b620;  1 drivers
v0x17dd0a0_0 .net "b", 0 0, L_0x19b10f0;  alias, 1 drivers
v0x17dd170_0 .net "c", 0 0, L_0x19b34c0;  alias, 1 drivers
v0x17dd240_0 .net "cd_out", 0 0, L_0x196bc20;  1 drivers
v0x17dd380_0 .net "d", 0 0, L_0x19b5c90;  alias, 1 drivers
v0x17dd420_0 .net "res", 0 0, L_0x196c220;  alias, 1 drivers
v0x17dd510_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17dd5b0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17db5c0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x17db380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x196b200/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x196b200 .delay 1 (1,1,1) L_0x196b200/d;
L_0x196b310/d .functor AND 1, L_0x19af330, L_0x196b200, C4<1>, C4<1>;
L_0x196b310 .delay 1 (3,3,3) L_0x196b310/d;
L_0x196b4d0/d .functor AND 1, L_0x19b10f0, L_0x19be330, C4<1>, C4<1>;
L_0x196b4d0 .delay 1 (3,3,3) L_0x196b4d0/d;
L_0x196b620/d .functor OR 1, L_0x196b310, L_0x196b4d0, C4<0>, C4<0>;
L_0x196b620 .delay 1 (3,3,3) L_0x196b620/d;
v0x17db810_0 .net "a", 0 0, L_0x19af330;  alias, 1 drivers
v0x17db8f0_0 .net "a_out", 0 0, L_0x196b310;  1 drivers
v0x17db9b0_0 .net "b", 0 0, L_0x19b10f0;  alias, 1 drivers
v0x17dba80_0 .net "b_out", 0 0, L_0x196b4d0;  1 drivers
v0x17dbb40_0 .net "not_sel", 0 0, L_0x196b200;  1 drivers
v0x17dbc50_0 .net "res", 0 0, L_0x196b620;  alias, 1 drivers
v0x17dbd10_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17dbe30 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x17db380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x196b800/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x196b800 .delay 1 (1,1,1) L_0x196b800/d;
L_0x196b910/d .functor AND 1, L_0x19b34c0, L_0x196b800, C4<1>, C4<1>;
L_0x196b910 .delay 1 (3,3,3) L_0x196b910/d;
L_0x196bad0/d .functor AND 1, L_0x19b5c90, L_0x19be330, C4<1>, C4<1>;
L_0x196bad0 .delay 1 (3,3,3) L_0x196bad0/d;
L_0x196bc20/d .functor OR 1, L_0x196b910, L_0x196bad0, C4<0>, C4<0>;
L_0x196bc20 .delay 1 (3,3,3) L_0x196bc20/d;
v0x17dc0a0_0 .net "a", 0 0, L_0x19b34c0;  alias, 1 drivers
v0x17dc160_0 .net "a_out", 0 0, L_0x196b910;  1 drivers
v0x17dc220_0 .net "b", 0 0, L_0x19b5c90;  alias, 1 drivers
v0x17dc2f0_0 .net "b_out", 0 0, L_0x196bad0;  1 drivers
v0x17dc3b0_0 .net "not_sel", 0 0, L_0x196b800;  1 drivers
v0x17dc4c0_0 .net "res", 0 0, L_0x196bc20;  alias, 1 drivers
v0x17dc580_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17dc6a0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x17db380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x196be00/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x196be00 .delay 1 (1,1,1) L_0x196be00/d;
L_0x196bf10/d .functor AND 1, L_0x196b620, L_0x196be00, C4<1>, C4<1>;
L_0x196bf10 .delay 1 (3,3,3) L_0x196bf10/d;
L_0x196c0d0/d .functor AND 1, L_0x196bc20, L_0x19be290, C4<1>, C4<1>;
L_0x196c0d0 .delay 1 (3,3,3) L_0x196c0d0/d;
L_0x196c220/d .functor OR 1, L_0x196bf10, L_0x196c0d0, C4<0>, C4<0>;
L_0x196c220 .delay 1 (3,3,3) L_0x196c220/d;
v0x17dc920_0 .net "a", 0 0, L_0x196b620;  alias, 1 drivers
v0x17dc9f0_0 .net "a_out", 0 0, L_0x196bf10;  1 drivers
v0x17dca90_0 .net "b", 0 0, L_0x196bc20;  alias, 1 drivers
v0x17dcb90_0 .net "b_out", 0 0, L_0x196c0d0;  1 drivers
v0x17dcc30_0 .net "not_sel", 0 0, L_0x196be00;  1 drivers
v0x17dcd20_0 .net "res", 0 0, L_0x196c220;  alias, 1 drivers
v0x17dcdc0_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17de520 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x17d79a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x17e3710_0 .net "a", 0 0, L_0x19b7ed0;  alias, 1 drivers
v0x17e37d0_0 .net "b", 0 0, L_0x19b8a70;  alias, 1 drivers
v0x17e38e0_0 .net "c", 0 0, L_0x19b97c0;  alias, 1 drivers
v0x17e39d0_0 .net "d", 0 0, L_0x19ba4b0;  alias, 1 drivers
v0x17e3ac0_0 .net "e", 0 0, L_0x19bb0c0;  alias, 1 drivers
v0x17e3c00_0 .net "f", 0 0, L_0x19bc540;  alias, 1 drivers
v0x17e3cf0_0 .net "g", 0 0, L_0x19bc900;  alias, 1 drivers
v0x17e3de0_0 .net "h", 0 0, L_0x19bdf40;  alias, 1 drivers
v0x17e3ed0_0 .net "res", 0 0, L_0x196f220;  alias, 1 drivers
v0x17e4000_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17e40a0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x17e4950_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x17e49f0_0 .net "x", 0 0, L_0x196da20;  1 drivers
v0x17e4a90_0 .net "y", 0 0, L_0x196ec60;  1 drivers
S_0x17de830 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x17de520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x196ee80/d .functor NOT 1, L_0x19bdfe0, C4<0>, C4<0>, C4<0>;
L_0x196ee80 .delay 1 (1,1,1) L_0x196ee80/d;
L_0x196ef90/d .functor AND 1, L_0x196da20, L_0x196ee80, C4<1>, C4<1>;
L_0x196ef90 .delay 1 (3,3,3) L_0x196ef90/d;
L_0x196f110/d .functor AND 1, L_0x196ec60, L_0x19bdfe0, C4<1>, C4<1>;
L_0x196f110 .delay 1 (3,3,3) L_0x196f110/d;
L_0x196f220/d .functor OR 1, L_0x196ef90, L_0x196f110, C4<0>, C4<0>;
L_0x196f220 .delay 1 (3,3,3) L_0x196f220/d;
v0x17dea80_0 .net "a", 0 0, L_0x196da20;  alias, 1 drivers
v0x17deb60_0 .net "a_out", 0 0, L_0x196ef90;  1 drivers
v0x17dec20_0 .net "b", 0 0, L_0x196ec60;  alias, 1 drivers
v0x17decc0_0 .net "b_out", 0 0, L_0x196f110;  1 drivers
v0x17ded80_0 .net "not_sel", 0 0, L_0x196ee80;  1 drivers
v0x17dee90_0 .net "res", 0 0, L_0x196f220;  alias, 1 drivers
v0x17def30_0 .net "sel", 0 0, L_0x19bdfe0;  alias, 1 drivers
S_0x17df030 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x17de520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x17e0ac0_0 .net "a", 0 0, L_0x19b7ed0;  alias, 1 drivers
v0x17e0b80_0 .net "ab_out", 0 0, L_0x196ce20;  1 drivers
v0x17e0c70_0 .net "b", 0 0, L_0x19b8a70;  alias, 1 drivers
v0x17e0d40_0 .net "c", 0 0, L_0x19b97c0;  alias, 1 drivers
v0x17e0e10_0 .net "cd_out", 0 0, L_0x196d420;  1 drivers
v0x17e0f50_0 .net "d", 0 0, L_0x19ba4b0;  alias, 1 drivers
v0x17e0ff0_0 .net "res", 0 0, L_0x196da20;  alias, 1 drivers
v0x17e10e0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17e1180_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17df2e0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x17df030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x196ca00/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x196ca00 .delay 1 (1,1,1) L_0x196ca00/d;
L_0x196cb10/d .functor AND 1, L_0x19b7ed0, L_0x196ca00, C4<1>, C4<1>;
L_0x196cb10 .delay 1 (3,3,3) L_0x196cb10/d;
L_0x196ccd0/d .functor AND 1, L_0x19b8a70, L_0x19be330, C4<1>, C4<1>;
L_0x196ccd0 .delay 1 (3,3,3) L_0x196ccd0/d;
L_0x196ce20/d .functor OR 1, L_0x196cb10, L_0x196ccd0, C4<0>, C4<0>;
L_0x196ce20 .delay 1 (3,3,3) L_0x196ce20/d;
v0x17df530_0 .net "a", 0 0, L_0x19b7ed0;  alias, 1 drivers
v0x17df610_0 .net "a_out", 0 0, L_0x196cb10;  1 drivers
v0x17df6d0_0 .net "b", 0 0, L_0x19b8a70;  alias, 1 drivers
v0x17df770_0 .net "b_out", 0 0, L_0x196ccd0;  1 drivers
v0x17df830_0 .net "not_sel", 0 0, L_0x196ca00;  1 drivers
v0x17df940_0 .net "res", 0 0, L_0x196ce20;  alias, 1 drivers
v0x17dfa00_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17dfb20 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x17df030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x196d000/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x196d000 .delay 1 (1,1,1) L_0x196d000/d;
L_0x196d110/d .functor AND 1, L_0x19b97c0, L_0x196d000, C4<1>, C4<1>;
L_0x196d110 .delay 1 (3,3,3) L_0x196d110/d;
L_0x196d2d0/d .functor AND 1, L_0x19ba4b0, L_0x19be330, C4<1>, C4<1>;
L_0x196d2d0 .delay 1 (3,3,3) L_0x196d2d0/d;
L_0x196d420/d .functor OR 1, L_0x196d110, L_0x196d2d0, C4<0>, C4<0>;
L_0x196d420 .delay 1 (3,3,3) L_0x196d420/d;
v0x17dfd90_0 .net "a", 0 0, L_0x19b97c0;  alias, 1 drivers
v0x17dfe50_0 .net "a_out", 0 0, L_0x196d110;  1 drivers
v0x17dff10_0 .net "b", 0 0, L_0x19ba4b0;  alias, 1 drivers
v0x17dffb0_0 .net "b_out", 0 0, L_0x196d2d0;  1 drivers
v0x17e0070_0 .net "not_sel", 0 0, L_0x196d000;  1 drivers
v0x17e0180_0 .net "res", 0 0, L_0x196d420;  alias, 1 drivers
v0x17e0240_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17e0360 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x17df030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x196d600/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x196d600 .delay 1 (1,1,1) L_0x196d600/d;
L_0x196d710/d .functor AND 1, L_0x196ce20, L_0x196d600, C4<1>, C4<1>;
L_0x196d710 .delay 1 (3,3,3) L_0x196d710/d;
L_0x196d8d0/d .functor AND 1, L_0x196d420, L_0x19be290, C4<1>, C4<1>;
L_0x196d8d0 .delay 1 (3,3,3) L_0x196d8d0/d;
L_0x196da20/d .functor OR 1, L_0x196d710, L_0x196d8d0, C4<0>, C4<0>;
L_0x196da20 .delay 1 (3,3,3) L_0x196da20/d;
v0x17e05b0_0 .net "a", 0 0, L_0x196ce20;  alias, 1 drivers
v0x17e0650_0 .net "a_out", 0 0, L_0x196d710;  1 drivers
v0x17e06f0_0 .net "b", 0 0, L_0x196d420;  alias, 1 drivers
v0x17e0790_0 .net "b_out", 0 0, L_0x196d8d0;  1 drivers
v0x17e0830_0 .net "not_sel", 0 0, L_0x196d600;  1 drivers
v0x17e0920_0 .net "res", 0 0, L_0x196da20;  alias, 1 drivers
v0x17e09c0_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17e1330 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x17de520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x17e2ea0_0 .net "a", 0 0, L_0x19bb0c0;  alias, 1 drivers
v0x17e2f60_0 .net "ab_out", 0 0, L_0x196e060;  1 drivers
v0x17e3050_0 .net "b", 0 0, L_0x19bc540;  alias, 1 drivers
v0x17e3120_0 .net "c", 0 0, L_0x19bc900;  alias, 1 drivers
v0x17e31f0_0 .net "cd_out", 0 0, L_0x196e660;  1 drivers
v0x17e3330_0 .net "d", 0 0, L_0x19bdf40;  alias, 1 drivers
v0x17e33d0_0 .net "res", 0 0, L_0x196ec60;  alias, 1 drivers
v0x17e34c0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17e3560_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17e1570 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x17e1330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x196dc40/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x196dc40 .delay 1 (1,1,1) L_0x196dc40/d;
L_0x196dd50/d .functor AND 1, L_0x19bb0c0, L_0x196dc40, C4<1>, C4<1>;
L_0x196dd50 .delay 1 (3,3,3) L_0x196dd50/d;
L_0x196df10/d .functor AND 1, L_0x19bc540, L_0x19be330, C4<1>, C4<1>;
L_0x196df10 .delay 1 (3,3,3) L_0x196df10/d;
L_0x196e060/d .functor OR 1, L_0x196dd50, L_0x196df10, C4<0>, C4<0>;
L_0x196e060 .delay 1 (3,3,3) L_0x196e060/d;
v0x17e17c0_0 .net "a", 0 0, L_0x19bb0c0;  alias, 1 drivers
v0x17e18a0_0 .net "a_out", 0 0, L_0x196dd50;  1 drivers
v0x17e1960_0 .net "b", 0 0, L_0x19bc540;  alias, 1 drivers
v0x17e1a30_0 .net "b_out", 0 0, L_0x196df10;  1 drivers
v0x17e1af0_0 .net "not_sel", 0 0, L_0x196dc40;  1 drivers
v0x17e1c00_0 .net "res", 0 0, L_0x196e060;  alias, 1 drivers
v0x17e1cc0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17e1de0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x17e1330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x196e240/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x196e240 .delay 1 (1,1,1) L_0x196e240/d;
L_0x196e350/d .functor AND 1, L_0x19bc900, L_0x196e240, C4<1>, C4<1>;
L_0x196e350 .delay 1 (3,3,3) L_0x196e350/d;
L_0x196e510/d .functor AND 1, L_0x19bdf40, L_0x19be330, C4<1>, C4<1>;
L_0x196e510 .delay 1 (3,3,3) L_0x196e510/d;
L_0x196e660/d .functor OR 1, L_0x196e350, L_0x196e510, C4<0>, C4<0>;
L_0x196e660 .delay 1 (3,3,3) L_0x196e660/d;
v0x17e2050_0 .net "a", 0 0, L_0x19bc900;  alias, 1 drivers
v0x17e2110_0 .net "a_out", 0 0, L_0x196e350;  1 drivers
v0x17e21d0_0 .net "b", 0 0, L_0x19bdf40;  alias, 1 drivers
v0x17e22a0_0 .net "b_out", 0 0, L_0x196e510;  1 drivers
v0x17e2360_0 .net "not_sel", 0 0, L_0x196e240;  1 drivers
v0x17e2470_0 .net "res", 0 0, L_0x196e660;  alias, 1 drivers
v0x17e2530_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17e2650 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x17e1330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x196e840/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x196e840 .delay 1 (1,1,1) L_0x196e840/d;
L_0x196e950/d .functor AND 1, L_0x196e060, L_0x196e840, C4<1>, C4<1>;
L_0x196e950 .delay 1 (3,3,3) L_0x196e950/d;
L_0x196eb10/d .functor AND 1, L_0x196e660, L_0x19be290, C4<1>, C4<1>;
L_0x196eb10 .delay 1 (3,3,3) L_0x196eb10/d;
L_0x196ec60/d .functor OR 1, L_0x196e950, L_0x196eb10, C4<0>, C4<0>;
L_0x196ec60 .delay 1 (3,3,3) L_0x196ec60/d;
v0x17e28d0_0 .net "a", 0 0, L_0x196e060;  alias, 1 drivers
v0x17e29a0_0 .net "a_out", 0 0, L_0x196e950;  1 drivers
v0x17e2a40_0 .net "b", 0 0, L_0x196e660;  alias, 1 drivers
v0x17e2b40_0 .net "b_out", 0 0, L_0x196eb10;  1 drivers
v0x17e2be0_0 .net "not_sel", 0 0, L_0x196e840;  1 drivers
v0x17e2cd0_0 .net "res", 0 0, L_0x196ec60;  alias, 1 drivers
v0x17e2d70_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17e5fe0 .scope module, "mux_16_1_1b_0[6]" "mux_16_1_1b" 11 26, 12 2 0, S_0x1790570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x17f2bd0_0 .net "a", 0 0, L_0x19aa440;  1 drivers
v0x17f2c90_0 .net "b", 0 0, L_0x19ab1e0;  1 drivers
v0x17f2d50_0 .net "c", 0 0, L_0x19ac380;  1 drivers
v0x17f2df0_0 .net "d", 0 0, L_0x19ad9c0;  1 drivers
v0x17f2e90_0 .net "e", 0 0, L_0x19af610;  1 drivers
v0x17f2f80_0 .net "f", 0 0, L_0x19b1450;  1 drivers
v0x17f3020_0 .net "g", 0 0, L_0x19b38a0;  1 drivers
v0x17f30c0_0 .net "h", 0 0, L_0x19b60f0;  1 drivers
v0x17f3160_0 .net "i", 0 0, L_0x19b7f70;  1 drivers
v0x17f3290_0 .net "j", 0 0, L_0x19b8b10;  1 drivers
v0x17f3330_0 .net "k", 0 0, L_0x19b9860;  1 drivers
v0x17f33d0_0 .net "l", 0 0, L_0x19ba550;  1 drivers
v0x17f3470_0 .net "m", 0 0, L_0x19bb160;  1 drivers
v0x17f3510_0 .net "n", 0 0, L_0x19bbe90;  1 drivers
v0x17f35b0_0 .net "o", 0 0, L_0x19bc9a0;  1 drivers
v0x17f3650_0 .net "p", 0 0, L_0x19bd6f0;  1 drivers
v0x17f36f0_0 .net "res", 0 0, L_0x1975200;  1 drivers
v0x17f38a0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17f3940_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x17f39e0_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x17f3a80_0 .net "sel3", 0 0, L_0x19bddd0;  alias, 1 drivers
v0x17f3b20_0 .net "x", 0 0, L_0x1972200;  1 drivers
v0x17f3bc0_0 .net "y", 0 0, L_0x1974c40;  1 drivers
S_0x17e6390 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x17e5fe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1974e60/d .functor NOT 1, L_0x19bddd0, C4<0>, C4<0>, C4<0>;
L_0x1974e60 .delay 1 (1,1,1) L_0x1974e60/d;
L_0x1974f70/d .functor AND 1, L_0x1972200, L_0x1974e60, C4<1>, C4<1>;
L_0x1974f70 .delay 1 (3,3,3) L_0x1974f70/d;
L_0x19750f0/d .functor AND 1, L_0x1974c40, L_0x19bddd0, C4<1>, C4<1>;
L_0x19750f0 .delay 1 (3,3,3) L_0x19750f0/d;
L_0x1975200/d .functor OR 1, L_0x1974f70, L_0x19750f0, C4<0>, C4<0>;
L_0x1975200 .delay 1 (3,3,3) L_0x1975200/d;
v0x17e6590_0 .net "a", 0 0, L_0x1972200;  alias, 1 drivers
v0x17e6670_0 .net "a_out", 0 0, L_0x1974f70;  1 drivers
v0x17e6730_0 .net "b", 0 0, L_0x1974c40;  alias, 1 drivers
v0x17e67d0_0 .net "b_out", 0 0, L_0x19750f0;  1 drivers
v0x17e6890_0 .net "not_sel", 0 0, L_0x1974e60;  1 drivers
v0x17e69a0_0 .net "res", 0 0, L_0x1975200;  alias, 1 drivers
v0x17e6a60_0 .net "sel", 0 0, L_0x19bddd0;  alias, 1 drivers
S_0x17e6b80 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x17e5fe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x17ebe60_0 .net "a", 0 0, L_0x19aa440;  alias, 1 drivers
v0x17ebf20_0 .net "b", 0 0, L_0x19ab1e0;  alias, 1 drivers
v0x17ec030_0 .net "c", 0 0, L_0x19ac380;  alias, 1 drivers
v0x17ec120_0 .net "d", 0 0, L_0x19ad9c0;  alias, 1 drivers
v0x17ec210_0 .net "e", 0 0, L_0x19af610;  alias, 1 drivers
v0x17ec350_0 .net "f", 0 0, L_0x19b1450;  alias, 1 drivers
v0x17ec440_0 .net "g", 0 0, L_0x19b38a0;  alias, 1 drivers
v0x17ec530_0 .net "h", 0 0, L_0x19b60f0;  alias, 1 drivers
v0x17ec620_0 .net "res", 0 0, L_0x1972200;  alias, 1 drivers
v0x17ec750_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17ec7f0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x17ec890_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x17ec930_0 .net "x", 0 0, L_0x1970a00;  1 drivers
v0x17ec9d0_0 .net "y", 0 0, L_0x1971c40;  1 drivers
S_0x17e6f20 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x17e6b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1971e60/d .functor NOT 1, L_0x19bdfe0, C4<0>, C4<0>, C4<0>;
L_0x1971e60 .delay 1 (1,1,1) L_0x1971e60/d;
L_0x1971f70/d .functor AND 1, L_0x1970a00, L_0x1971e60, C4<1>, C4<1>;
L_0x1971f70 .delay 1 (3,3,3) L_0x1971f70/d;
L_0x19720f0/d .functor AND 1, L_0x1971c40, L_0x19bdfe0, C4<1>, C4<1>;
L_0x19720f0 .delay 1 (3,3,3) L_0x19720f0/d;
L_0x1972200/d .functor OR 1, L_0x1971f70, L_0x19720f0, C4<0>, C4<0>;
L_0x1972200 .delay 1 (3,3,3) L_0x1972200/d;
v0x17e7170_0 .net "a", 0 0, L_0x1970a00;  alias, 1 drivers
v0x17e7250_0 .net "a_out", 0 0, L_0x1971f70;  1 drivers
v0x17e7310_0 .net "b", 0 0, L_0x1971c40;  alias, 1 drivers
v0x17e73b0_0 .net "b_out", 0 0, L_0x19720f0;  1 drivers
v0x17e7470_0 .net "not_sel", 0 0, L_0x1971e60;  1 drivers
v0x17e7580_0 .net "res", 0 0, L_0x1972200;  alias, 1 drivers
v0x17e7620_0 .net "sel", 0 0, L_0x19bdfe0;  alias, 1 drivers
S_0x17e7720 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x17e6b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x17e92a0_0 .net "a", 0 0, L_0x19aa440;  alias, 1 drivers
v0x17e9360_0 .net "ab_out", 0 0, L_0x196fe00;  1 drivers
v0x17e9450_0 .net "b", 0 0, L_0x19ab1e0;  alias, 1 drivers
v0x17e9520_0 .net "c", 0 0, L_0x19ac380;  alias, 1 drivers
v0x17e95f0_0 .net "cd_out", 0 0, L_0x1970400;  1 drivers
v0x17e9730_0 .net "d", 0 0, L_0x19ad9c0;  alias, 1 drivers
v0x17e97d0_0 .net "res", 0 0, L_0x1970a00;  alias, 1 drivers
v0x17e98c0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17e9960_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17e79d0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x17e7720;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x196f9e0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x196f9e0 .delay 1 (1,1,1) L_0x196f9e0/d;
L_0x196faf0/d .functor AND 1, L_0x19aa440, L_0x196f9e0, C4<1>, C4<1>;
L_0x196faf0 .delay 1 (3,3,3) L_0x196faf0/d;
L_0x196fcb0/d .functor AND 1, L_0x19ab1e0, L_0x19be330, C4<1>, C4<1>;
L_0x196fcb0 .delay 1 (3,3,3) L_0x196fcb0/d;
L_0x196fe00/d .functor OR 1, L_0x196faf0, L_0x196fcb0, C4<0>, C4<0>;
L_0x196fe00 .delay 1 (3,3,3) L_0x196fe00/d;
v0x17e7c20_0 .net "a", 0 0, L_0x19aa440;  alias, 1 drivers
v0x17e7d00_0 .net "a_out", 0 0, L_0x196faf0;  1 drivers
v0x17e7dc0_0 .net "b", 0 0, L_0x19ab1e0;  alias, 1 drivers
v0x17e7e60_0 .net "b_out", 0 0, L_0x196fcb0;  1 drivers
v0x17e7f20_0 .net "not_sel", 0 0, L_0x196f9e0;  1 drivers
v0x17e8030_0 .net "res", 0 0, L_0x196fe00;  alias, 1 drivers
v0x17e80f0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17e8210 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x17e7720;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x196ffe0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x196ffe0 .delay 1 (1,1,1) L_0x196ffe0/d;
L_0x19700f0/d .functor AND 1, L_0x19ac380, L_0x196ffe0, C4<1>, C4<1>;
L_0x19700f0 .delay 1 (3,3,3) L_0x19700f0/d;
L_0x19702b0/d .functor AND 1, L_0x19ad9c0, L_0x19be330, C4<1>, C4<1>;
L_0x19702b0 .delay 1 (3,3,3) L_0x19702b0/d;
L_0x1970400/d .functor OR 1, L_0x19700f0, L_0x19702b0, C4<0>, C4<0>;
L_0x1970400 .delay 1 (3,3,3) L_0x1970400/d;
v0x17e8480_0 .net "a", 0 0, L_0x19ac380;  alias, 1 drivers
v0x17e8540_0 .net "a_out", 0 0, L_0x19700f0;  1 drivers
v0x17e8600_0 .net "b", 0 0, L_0x19ad9c0;  alias, 1 drivers
v0x17e86a0_0 .net "b_out", 0 0, L_0x19702b0;  1 drivers
v0x17e8760_0 .net "not_sel", 0 0, L_0x196ffe0;  1 drivers
v0x17e8870_0 .net "res", 0 0, L_0x1970400;  alias, 1 drivers
v0x17e8930_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17e8a50 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x17e7720;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19705e0/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x19705e0 .delay 1 (1,1,1) L_0x19705e0/d;
L_0x19706f0/d .functor AND 1, L_0x196fe00, L_0x19705e0, C4<1>, C4<1>;
L_0x19706f0 .delay 1 (3,3,3) L_0x19706f0/d;
L_0x19708b0/d .functor AND 1, L_0x1970400, L_0x19be290, C4<1>, C4<1>;
L_0x19708b0 .delay 1 (3,3,3) L_0x19708b0/d;
L_0x1970a00/d .functor OR 1, L_0x19706f0, L_0x19708b0, C4<0>, C4<0>;
L_0x1970a00 .delay 1 (3,3,3) L_0x1970a00/d;
v0x17e8cd0_0 .net "a", 0 0, L_0x196fe00;  alias, 1 drivers
v0x17e8da0_0 .net "a_out", 0 0, L_0x19706f0;  1 drivers
v0x17e8e40_0 .net "b", 0 0, L_0x1970400;  alias, 1 drivers
v0x17e8f40_0 .net "b_out", 0 0, L_0x19708b0;  1 drivers
v0x17e8fe0_0 .net "not_sel", 0 0, L_0x19705e0;  1 drivers
v0x17e90d0_0 .net "res", 0 0, L_0x1970a00;  alias, 1 drivers
v0x17e9170_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17e9a80 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x17e6b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x17eb5f0_0 .net "a", 0 0, L_0x19af610;  alias, 1 drivers
v0x17eb6b0_0 .net "ab_out", 0 0, L_0x1971040;  1 drivers
v0x17eb7a0_0 .net "b", 0 0, L_0x19b1450;  alias, 1 drivers
v0x17eb870_0 .net "c", 0 0, L_0x19b38a0;  alias, 1 drivers
v0x17eb940_0 .net "cd_out", 0 0, L_0x1971640;  1 drivers
v0x17eba80_0 .net "d", 0 0, L_0x19b60f0;  alias, 1 drivers
v0x17ebb20_0 .net "res", 0 0, L_0x1971c40;  alias, 1 drivers
v0x17ebc10_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17ebcb0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17e9cc0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x17e9a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1970c20/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1970c20 .delay 1 (1,1,1) L_0x1970c20/d;
L_0x1970d30/d .functor AND 1, L_0x19af610, L_0x1970c20, C4<1>, C4<1>;
L_0x1970d30 .delay 1 (3,3,3) L_0x1970d30/d;
L_0x1970ef0/d .functor AND 1, L_0x19b1450, L_0x19be330, C4<1>, C4<1>;
L_0x1970ef0 .delay 1 (3,3,3) L_0x1970ef0/d;
L_0x1971040/d .functor OR 1, L_0x1970d30, L_0x1970ef0, C4<0>, C4<0>;
L_0x1971040 .delay 1 (3,3,3) L_0x1971040/d;
v0x17e9f10_0 .net "a", 0 0, L_0x19af610;  alias, 1 drivers
v0x17e9ff0_0 .net "a_out", 0 0, L_0x1970d30;  1 drivers
v0x17ea0b0_0 .net "b", 0 0, L_0x19b1450;  alias, 1 drivers
v0x17ea180_0 .net "b_out", 0 0, L_0x1970ef0;  1 drivers
v0x17ea240_0 .net "not_sel", 0 0, L_0x1970c20;  1 drivers
v0x17ea350_0 .net "res", 0 0, L_0x1971040;  alias, 1 drivers
v0x17ea410_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17ea530 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x17e9a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1971220/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1971220 .delay 1 (1,1,1) L_0x1971220/d;
L_0x1971330/d .functor AND 1, L_0x19b38a0, L_0x1971220, C4<1>, C4<1>;
L_0x1971330 .delay 1 (3,3,3) L_0x1971330/d;
L_0x19714f0/d .functor AND 1, L_0x19b60f0, L_0x19be330, C4<1>, C4<1>;
L_0x19714f0 .delay 1 (3,3,3) L_0x19714f0/d;
L_0x1971640/d .functor OR 1, L_0x1971330, L_0x19714f0, C4<0>, C4<0>;
L_0x1971640 .delay 1 (3,3,3) L_0x1971640/d;
v0x17ea7a0_0 .net "a", 0 0, L_0x19b38a0;  alias, 1 drivers
v0x17ea860_0 .net "a_out", 0 0, L_0x1971330;  1 drivers
v0x17ea920_0 .net "b", 0 0, L_0x19b60f0;  alias, 1 drivers
v0x17ea9f0_0 .net "b_out", 0 0, L_0x19714f0;  1 drivers
v0x17eaab0_0 .net "not_sel", 0 0, L_0x1971220;  1 drivers
v0x17eabc0_0 .net "res", 0 0, L_0x1971640;  alias, 1 drivers
v0x17eac80_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17eada0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x17e9a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1971820/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x1971820 .delay 1 (1,1,1) L_0x1971820/d;
L_0x1971930/d .functor AND 1, L_0x1971040, L_0x1971820, C4<1>, C4<1>;
L_0x1971930 .delay 1 (3,3,3) L_0x1971930/d;
L_0x1971af0/d .functor AND 1, L_0x1971640, L_0x19be290, C4<1>, C4<1>;
L_0x1971af0 .delay 1 (3,3,3) L_0x1971af0/d;
L_0x1971c40/d .functor OR 1, L_0x1971930, L_0x1971af0, C4<0>, C4<0>;
L_0x1971c40 .delay 1 (3,3,3) L_0x1971c40/d;
v0x17eb020_0 .net "a", 0 0, L_0x1971040;  alias, 1 drivers
v0x17eb0f0_0 .net "a_out", 0 0, L_0x1971930;  1 drivers
v0x17eb190_0 .net "b", 0 0, L_0x1971640;  alias, 1 drivers
v0x17eb290_0 .net "b_out", 0 0, L_0x1971af0;  1 drivers
v0x17eb330_0 .net "not_sel", 0 0, L_0x1971820;  1 drivers
v0x17eb420_0 .net "res", 0 0, L_0x1971c40;  alias, 1 drivers
v0x17eb4c0_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17ecc20 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x17e5fe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x17f1e10_0 .net "a", 0 0, L_0x19b7f70;  alias, 1 drivers
v0x17f1ed0_0 .net "b", 0 0, L_0x19b8b10;  alias, 1 drivers
v0x17f1fe0_0 .net "c", 0 0, L_0x19b9860;  alias, 1 drivers
v0x17f20d0_0 .net "d", 0 0, L_0x19ba550;  alias, 1 drivers
v0x17f21c0_0 .net "e", 0 0, L_0x19bb160;  alias, 1 drivers
v0x17f2300_0 .net "f", 0 0, L_0x19bbe90;  alias, 1 drivers
v0x17f23f0_0 .net "g", 0 0, L_0x19bc9a0;  alias, 1 drivers
v0x17f24e0_0 .net "h", 0 0, L_0x19bd6f0;  alias, 1 drivers
v0x17f25d0_0 .net "res", 0 0, L_0x1974c40;  alias, 1 drivers
v0x17f2700_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17f27a0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x17f2840_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x17f28e0_0 .net "x", 0 0, L_0x1973440;  1 drivers
v0x17f2980_0 .net "y", 0 0, L_0x1974680;  1 drivers
S_0x17ecf30 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x17ecc20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19748a0/d .functor NOT 1, L_0x19bdfe0, C4<0>, C4<0>, C4<0>;
L_0x19748a0 .delay 1 (1,1,1) L_0x19748a0/d;
L_0x19749b0/d .functor AND 1, L_0x1973440, L_0x19748a0, C4<1>, C4<1>;
L_0x19749b0 .delay 1 (3,3,3) L_0x19749b0/d;
L_0x1974b30/d .functor AND 1, L_0x1974680, L_0x19bdfe0, C4<1>, C4<1>;
L_0x1974b30 .delay 1 (3,3,3) L_0x1974b30/d;
L_0x1974c40/d .functor OR 1, L_0x19749b0, L_0x1974b30, C4<0>, C4<0>;
L_0x1974c40 .delay 1 (3,3,3) L_0x1974c40/d;
v0x17ed180_0 .net "a", 0 0, L_0x1973440;  alias, 1 drivers
v0x17ed260_0 .net "a_out", 0 0, L_0x19749b0;  1 drivers
v0x17ed320_0 .net "b", 0 0, L_0x1974680;  alias, 1 drivers
v0x17ed3c0_0 .net "b_out", 0 0, L_0x1974b30;  1 drivers
v0x17ed480_0 .net "not_sel", 0 0, L_0x19748a0;  1 drivers
v0x17ed590_0 .net "res", 0 0, L_0x1974c40;  alias, 1 drivers
v0x17ed630_0 .net "sel", 0 0, L_0x19bdfe0;  alias, 1 drivers
S_0x17ed730 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x17ecc20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x17ef1c0_0 .net "a", 0 0, L_0x19b7f70;  alias, 1 drivers
v0x17ef280_0 .net "ab_out", 0 0, L_0x1972840;  1 drivers
v0x17ef370_0 .net "b", 0 0, L_0x19b8b10;  alias, 1 drivers
v0x17ef440_0 .net "c", 0 0, L_0x19b9860;  alias, 1 drivers
v0x17ef510_0 .net "cd_out", 0 0, L_0x1972e40;  1 drivers
v0x17ef650_0 .net "d", 0 0, L_0x19ba550;  alias, 1 drivers
v0x17ef6f0_0 .net "res", 0 0, L_0x1973440;  alias, 1 drivers
v0x17ef7e0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17ef880_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17ed9e0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x17ed730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1972420/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1972420 .delay 1 (1,1,1) L_0x1972420/d;
L_0x1972530/d .functor AND 1, L_0x19b7f70, L_0x1972420, C4<1>, C4<1>;
L_0x1972530 .delay 1 (3,3,3) L_0x1972530/d;
L_0x19726f0/d .functor AND 1, L_0x19b8b10, L_0x19be330, C4<1>, C4<1>;
L_0x19726f0 .delay 1 (3,3,3) L_0x19726f0/d;
L_0x1972840/d .functor OR 1, L_0x1972530, L_0x19726f0, C4<0>, C4<0>;
L_0x1972840 .delay 1 (3,3,3) L_0x1972840/d;
v0x17edc30_0 .net "a", 0 0, L_0x19b7f70;  alias, 1 drivers
v0x17edd10_0 .net "a_out", 0 0, L_0x1972530;  1 drivers
v0x17eddd0_0 .net "b", 0 0, L_0x19b8b10;  alias, 1 drivers
v0x17ede70_0 .net "b_out", 0 0, L_0x19726f0;  1 drivers
v0x17edf30_0 .net "not_sel", 0 0, L_0x1972420;  1 drivers
v0x17ee040_0 .net "res", 0 0, L_0x1972840;  alias, 1 drivers
v0x17ee100_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17ee220 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x17ed730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1972a20/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1972a20 .delay 1 (1,1,1) L_0x1972a20/d;
L_0x1972b30/d .functor AND 1, L_0x19b9860, L_0x1972a20, C4<1>, C4<1>;
L_0x1972b30 .delay 1 (3,3,3) L_0x1972b30/d;
L_0x1972cf0/d .functor AND 1, L_0x19ba550, L_0x19be330, C4<1>, C4<1>;
L_0x1972cf0 .delay 1 (3,3,3) L_0x1972cf0/d;
L_0x1972e40/d .functor OR 1, L_0x1972b30, L_0x1972cf0, C4<0>, C4<0>;
L_0x1972e40 .delay 1 (3,3,3) L_0x1972e40/d;
v0x17ee490_0 .net "a", 0 0, L_0x19b9860;  alias, 1 drivers
v0x17ee550_0 .net "a_out", 0 0, L_0x1972b30;  1 drivers
v0x17ee610_0 .net "b", 0 0, L_0x19ba550;  alias, 1 drivers
v0x17ee6b0_0 .net "b_out", 0 0, L_0x1972cf0;  1 drivers
v0x17ee770_0 .net "not_sel", 0 0, L_0x1972a20;  1 drivers
v0x17ee880_0 .net "res", 0 0, L_0x1972e40;  alias, 1 drivers
v0x17ee940_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17eea60 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x17ed730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1973020/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x1973020 .delay 1 (1,1,1) L_0x1973020/d;
L_0x1973130/d .functor AND 1, L_0x1972840, L_0x1973020, C4<1>, C4<1>;
L_0x1973130 .delay 1 (3,3,3) L_0x1973130/d;
L_0x19732f0/d .functor AND 1, L_0x1972e40, L_0x19be290, C4<1>, C4<1>;
L_0x19732f0 .delay 1 (3,3,3) L_0x19732f0/d;
L_0x1973440/d .functor OR 1, L_0x1973130, L_0x19732f0, C4<0>, C4<0>;
L_0x1973440 .delay 1 (3,3,3) L_0x1973440/d;
v0x17eecb0_0 .net "a", 0 0, L_0x1972840;  alias, 1 drivers
v0x17eed50_0 .net "a_out", 0 0, L_0x1973130;  1 drivers
v0x17eedf0_0 .net "b", 0 0, L_0x1972e40;  alias, 1 drivers
v0x17eee90_0 .net "b_out", 0 0, L_0x19732f0;  1 drivers
v0x17eef30_0 .net "not_sel", 0 0, L_0x1973020;  1 drivers
v0x17ef020_0 .net "res", 0 0, L_0x1973440;  alias, 1 drivers
v0x17ef0c0_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17efa30 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x17ecc20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x17f15a0_0 .net "a", 0 0, L_0x19bb160;  alias, 1 drivers
v0x17f1660_0 .net "ab_out", 0 0, L_0x1973a80;  1 drivers
v0x17f1750_0 .net "b", 0 0, L_0x19bbe90;  alias, 1 drivers
v0x17f1820_0 .net "c", 0 0, L_0x19bc9a0;  alias, 1 drivers
v0x17f18f0_0 .net "cd_out", 0 0, L_0x1974080;  1 drivers
v0x17f1a30_0 .net "d", 0 0, L_0x19bd6f0;  alias, 1 drivers
v0x17f1ad0_0 .net "res", 0 0, L_0x1974680;  alias, 1 drivers
v0x17f1bc0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17f1c60_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17efc70 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x17efa30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1973660/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1973660 .delay 1 (1,1,1) L_0x1973660/d;
L_0x1973770/d .functor AND 1, L_0x19bb160, L_0x1973660, C4<1>, C4<1>;
L_0x1973770 .delay 1 (3,3,3) L_0x1973770/d;
L_0x1973930/d .functor AND 1, L_0x19bbe90, L_0x19be330, C4<1>, C4<1>;
L_0x1973930 .delay 1 (3,3,3) L_0x1973930/d;
L_0x1973a80/d .functor OR 1, L_0x1973770, L_0x1973930, C4<0>, C4<0>;
L_0x1973a80 .delay 1 (3,3,3) L_0x1973a80/d;
v0x17efec0_0 .net "a", 0 0, L_0x19bb160;  alias, 1 drivers
v0x17effa0_0 .net "a_out", 0 0, L_0x1973770;  1 drivers
v0x17f0060_0 .net "b", 0 0, L_0x19bbe90;  alias, 1 drivers
v0x17f0130_0 .net "b_out", 0 0, L_0x1973930;  1 drivers
v0x17f01f0_0 .net "not_sel", 0 0, L_0x1973660;  1 drivers
v0x17f0300_0 .net "res", 0 0, L_0x1973a80;  alias, 1 drivers
v0x17f03c0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17f04e0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x17efa30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1973c60/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1973c60 .delay 1 (1,1,1) L_0x1973c60/d;
L_0x1973d70/d .functor AND 1, L_0x19bc9a0, L_0x1973c60, C4<1>, C4<1>;
L_0x1973d70 .delay 1 (3,3,3) L_0x1973d70/d;
L_0x1973f30/d .functor AND 1, L_0x19bd6f0, L_0x19be330, C4<1>, C4<1>;
L_0x1973f30 .delay 1 (3,3,3) L_0x1973f30/d;
L_0x1974080/d .functor OR 1, L_0x1973d70, L_0x1973f30, C4<0>, C4<0>;
L_0x1974080 .delay 1 (3,3,3) L_0x1974080/d;
v0x17f0750_0 .net "a", 0 0, L_0x19bc9a0;  alias, 1 drivers
v0x17f0810_0 .net "a_out", 0 0, L_0x1973d70;  1 drivers
v0x17f08d0_0 .net "b", 0 0, L_0x19bd6f0;  alias, 1 drivers
v0x17f09a0_0 .net "b_out", 0 0, L_0x1973f30;  1 drivers
v0x17f0a60_0 .net "not_sel", 0 0, L_0x1973c60;  1 drivers
v0x17f0b70_0 .net "res", 0 0, L_0x1974080;  alias, 1 drivers
v0x17f0c30_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17f0d50 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x17efa30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1974260/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x1974260 .delay 1 (1,1,1) L_0x1974260/d;
L_0x1974370/d .functor AND 1, L_0x1973a80, L_0x1974260, C4<1>, C4<1>;
L_0x1974370 .delay 1 (3,3,3) L_0x1974370/d;
L_0x1974530/d .functor AND 1, L_0x1974080, L_0x19be290, C4<1>, C4<1>;
L_0x1974530 .delay 1 (3,3,3) L_0x1974530/d;
L_0x1974680/d .functor OR 1, L_0x1974370, L_0x1974530, C4<0>, C4<0>;
L_0x1974680 .delay 1 (3,3,3) L_0x1974680/d;
v0x17f0fd0_0 .net "a", 0 0, L_0x1973a80;  alias, 1 drivers
v0x17f10a0_0 .net "a_out", 0 0, L_0x1974370;  1 drivers
v0x17f1140_0 .net "b", 0 0, L_0x1974080;  alias, 1 drivers
v0x17f1240_0 .net "b_out", 0 0, L_0x1974530;  1 drivers
v0x17f12e0_0 .net "not_sel", 0 0, L_0x1974260;  1 drivers
v0x17f13d0_0 .net "res", 0 0, L_0x1974680;  alias, 1 drivers
v0x17f1470_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17f3f50 .scope module, "mux_16_1_1b_0[7]" "mux_16_1_1b" 11 26, 12 2 0, S_0x1790570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x1800a80_0 .net "a", 0 0, L_0x19aa4e0;  1 drivers
v0x1800b40_0 .net "b", 0 0, L_0x19ab280;  1 drivers
v0x1800c00_0 .net "c", 0 0, L_0x19ac420;  1 drivers
v0x1800ca0_0 .net "d", 0 0, L_0x19ada60;  1 drivers
v0x1800d40_0 .net "e", 0 0, L_0x19af6b0;  1 drivers
v0x1800e30_0 .net "f", 0 0, L_0x19b14f0;  1 drivers
v0x1800ed0_0 .net "g", 0 0, L_0x19b3940;  1 drivers
v0x1800f70_0 .net "h", 0 0, L_0x19b6190;  1 drivers
v0x1801010_0 .net "i", 0 0, L_0x19b8010;  1 drivers
v0x1801140_0 .net "j", 0 0, L_0x19b8bb0;  1 drivers
v0x18011e0_0 .net "k", 0 0, L_0x19b9900;  1 drivers
v0x1801280_0 .net "l", 0 0, L_0x19ba5f0;  1 drivers
v0x1801320_0 .net "m", 0 0, L_0x19bb200;  1 drivers
v0x18013c0_0 .net "n", 0 0, L_0x19bbf30;  1 drivers
v0x1801460_0 .net "o", 0 0, L_0x19bca40;  1 drivers
v0x1801500_0 .net "p", 0 0, L_0x19bd790;  1 drivers
v0x18015a0_0 .net "res", 0 0, L_0x197ac20;  1 drivers
v0x1801750_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x18017f0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x1801890_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x1801930_0 .net "sel3", 0 0, L_0x19bddd0;  alias, 1 drivers
v0x18019d0_0 .net "x", 0 0, L_0x1977c20;  1 drivers
v0x1801a70_0 .net "y", 0 0, L_0x197a660;  1 drivers
S_0x17f4300 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x17f3f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x197a880/d .functor NOT 1, L_0x19bddd0, C4<0>, C4<0>, C4<0>;
L_0x197a880 .delay 1 (1,1,1) L_0x197a880/d;
L_0x197a990/d .functor AND 1, L_0x1977c20, L_0x197a880, C4<1>, C4<1>;
L_0x197a990 .delay 1 (3,3,3) L_0x197a990/d;
L_0x197ab10/d .functor AND 1, L_0x197a660, L_0x19bddd0, C4<1>, C4<1>;
L_0x197ab10 .delay 1 (3,3,3) L_0x197ab10/d;
L_0x197ac20/d .functor OR 1, L_0x197a990, L_0x197ab10, C4<0>, C4<0>;
L_0x197ac20 .delay 1 (3,3,3) L_0x197ac20/d;
v0x17f4500_0 .net "a", 0 0, L_0x1977c20;  alias, 1 drivers
v0x17f45e0_0 .net "a_out", 0 0, L_0x197a990;  1 drivers
v0x17f46a0_0 .net "b", 0 0, L_0x197a660;  alias, 1 drivers
v0x17f4740_0 .net "b_out", 0 0, L_0x197ab10;  1 drivers
v0x17f4800_0 .net "not_sel", 0 0, L_0x197a880;  1 drivers
v0x17f4910_0 .net "res", 0 0, L_0x197ac20;  alias, 1 drivers
v0x17f49d0_0 .net "sel", 0 0, L_0x19bddd0;  alias, 1 drivers
S_0x17f4af0 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x17f3f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x17f9d10_0 .net "a", 0 0, L_0x19aa4e0;  alias, 1 drivers
v0x17f9dd0_0 .net "b", 0 0, L_0x19ab280;  alias, 1 drivers
v0x17f9ee0_0 .net "c", 0 0, L_0x19ac420;  alias, 1 drivers
v0x17f9fd0_0 .net "d", 0 0, L_0x19ada60;  alias, 1 drivers
v0x17fa0c0_0 .net "e", 0 0, L_0x19af6b0;  alias, 1 drivers
v0x17fa200_0 .net "f", 0 0, L_0x19b14f0;  alias, 1 drivers
v0x17fa2f0_0 .net "g", 0 0, L_0x19b3940;  alias, 1 drivers
v0x17fa3e0_0 .net "h", 0 0, L_0x19b6190;  alias, 1 drivers
v0x17fa4d0_0 .net "res", 0 0, L_0x1977c20;  alias, 1 drivers
v0x17fa600_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17fa6a0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x17fa740_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x17fa7e0_0 .net "x", 0 0, L_0x1976420;  1 drivers
v0x17fa880_0 .net "y", 0 0, L_0x1977660;  1 drivers
S_0x17f4e90 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x17f4af0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1977880/d .functor NOT 1, L_0x19bdfe0, C4<0>, C4<0>, C4<0>;
L_0x1977880 .delay 1 (1,1,1) L_0x1977880/d;
L_0x1977990/d .functor AND 1, L_0x1976420, L_0x1977880, C4<1>, C4<1>;
L_0x1977990 .delay 1 (3,3,3) L_0x1977990/d;
L_0x1977b10/d .functor AND 1, L_0x1977660, L_0x19bdfe0, C4<1>, C4<1>;
L_0x1977b10 .delay 1 (3,3,3) L_0x1977b10/d;
L_0x1977c20/d .functor OR 1, L_0x1977990, L_0x1977b10, C4<0>, C4<0>;
L_0x1977c20 .delay 1 (3,3,3) L_0x1977c20/d;
v0x17f50e0_0 .net "a", 0 0, L_0x1976420;  alias, 1 drivers
v0x17f51c0_0 .net "a_out", 0 0, L_0x1977990;  1 drivers
v0x17f5280_0 .net "b", 0 0, L_0x1977660;  alias, 1 drivers
v0x17f5320_0 .net "b_out", 0 0, L_0x1977b10;  1 drivers
v0x17f53e0_0 .net "not_sel", 0 0, L_0x1977880;  1 drivers
v0x17f54f0_0 .net "res", 0 0, L_0x1977c20;  alias, 1 drivers
v0x17f5590_0 .net "sel", 0 0, L_0x19bdfe0;  alias, 1 drivers
S_0x17f5690 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x17f4af0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x17f7150_0 .net "a", 0 0, L_0x19aa4e0;  alias, 1 drivers
v0x17f7210_0 .net "ab_out", 0 0, L_0x1975820;  1 drivers
v0x17f7300_0 .net "b", 0 0, L_0x19ab280;  alias, 1 drivers
v0x17f73d0_0 .net "c", 0 0, L_0x19ac420;  alias, 1 drivers
v0x17f74a0_0 .net "cd_out", 0 0, L_0x1975e20;  1 drivers
v0x17f75e0_0 .net "d", 0 0, L_0x19ada60;  alias, 1 drivers
v0x17f7680_0 .net "res", 0 0, L_0x1976420;  alias, 1 drivers
v0x17f7770_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17f7810_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17f5940 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x17f5690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1975400/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1975400 .delay 1 (1,1,1) L_0x1975400/d;
L_0x1975510/d .functor AND 1, L_0x19aa4e0, L_0x1975400, C4<1>, C4<1>;
L_0x1975510 .delay 1 (3,3,3) L_0x1975510/d;
L_0x19756d0/d .functor AND 1, L_0x19ab280, L_0x19be330, C4<1>, C4<1>;
L_0x19756d0 .delay 1 (3,3,3) L_0x19756d0/d;
L_0x1975820/d .functor OR 1, L_0x1975510, L_0x19756d0, C4<0>, C4<0>;
L_0x1975820 .delay 1 (3,3,3) L_0x1975820/d;
v0x17f5b90_0 .net "a", 0 0, L_0x19aa4e0;  alias, 1 drivers
v0x17f5c70_0 .net "a_out", 0 0, L_0x1975510;  1 drivers
v0x17f5d30_0 .net "b", 0 0, L_0x19ab280;  alias, 1 drivers
v0x17f5dd0_0 .net "b_out", 0 0, L_0x19756d0;  1 drivers
v0x17f5e90_0 .net "not_sel", 0 0, L_0x1975400;  1 drivers
v0x17f5fa0_0 .net "res", 0 0, L_0x1975820;  alias, 1 drivers
v0x17f6060_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17f6180 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x17f5690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1975a00/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1975a00 .delay 1 (1,1,1) L_0x1975a00/d;
L_0x1975b10/d .functor AND 1, L_0x19ac420, L_0x1975a00, C4<1>, C4<1>;
L_0x1975b10 .delay 1 (3,3,3) L_0x1975b10/d;
L_0x1975cd0/d .functor AND 1, L_0x19ada60, L_0x19be330, C4<1>, C4<1>;
L_0x1975cd0 .delay 1 (3,3,3) L_0x1975cd0/d;
L_0x1975e20/d .functor OR 1, L_0x1975b10, L_0x1975cd0, C4<0>, C4<0>;
L_0x1975e20 .delay 1 (3,3,3) L_0x1975e20/d;
v0x17f63f0_0 .net "a", 0 0, L_0x19ac420;  alias, 1 drivers
v0x17f64b0_0 .net "a_out", 0 0, L_0x1975b10;  1 drivers
v0x17f6570_0 .net "b", 0 0, L_0x19ada60;  alias, 1 drivers
v0x17f6610_0 .net "b_out", 0 0, L_0x1975cd0;  1 drivers
v0x17f66d0_0 .net "not_sel", 0 0, L_0x1975a00;  1 drivers
v0x17f67e0_0 .net "res", 0 0, L_0x1975e20;  alias, 1 drivers
v0x17f68a0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17f69c0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x17f5690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1976000/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x1976000 .delay 1 (1,1,1) L_0x1976000/d;
L_0x1976110/d .functor AND 1, L_0x1975820, L_0x1976000, C4<1>, C4<1>;
L_0x1976110 .delay 1 (3,3,3) L_0x1976110/d;
L_0x19762d0/d .functor AND 1, L_0x1975e20, L_0x19be290, C4<1>, C4<1>;
L_0x19762d0 .delay 1 (3,3,3) L_0x19762d0/d;
L_0x1976420/d .functor OR 1, L_0x1976110, L_0x19762d0, C4<0>, C4<0>;
L_0x1976420 .delay 1 (3,3,3) L_0x1976420/d;
v0x17f6c10_0 .net "a", 0 0, L_0x1975820;  alias, 1 drivers
v0x17f6cb0_0 .net "a_out", 0 0, L_0x1976110;  1 drivers
v0x17f6d50_0 .net "b", 0 0, L_0x1975e20;  alias, 1 drivers
v0x17f6df0_0 .net "b_out", 0 0, L_0x19762d0;  1 drivers
v0x17f6e90_0 .net "not_sel", 0 0, L_0x1976000;  1 drivers
v0x17f6f80_0 .net "res", 0 0, L_0x1976420;  alias, 1 drivers
v0x17f7020_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17f7930 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x17f4af0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x17f94a0_0 .net "a", 0 0, L_0x19af6b0;  alias, 1 drivers
v0x17f9560_0 .net "ab_out", 0 0, L_0x1976a60;  1 drivers
v0x17f9650_0 .net "b", 0 0, L_0x19b14f0;  alias, 1 drivers
v0x17f9720_0 .net "c", 0 0, L_0x19b3940;  alias, 1 drivers
v0x17f97f0_0 .net "cd_out", 0 0, L_0x1977060;  1 drivers
v0x17f9930_0 .net "d", 0 0, L_0x19b6190;  alias, 1 drivers
v0x17f99d0_0 .net "res", 0 0, L_0x1977660;  alias, 1 drivers
v0x17f9ac0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17f9b60_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17f7b70 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x17f7930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1976640/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1976640 .delay 1 (1,1,1) L_0x1976640/d;
L_0x1976750/d .functor AND 1, L_0x19af6b0, L_0x1976640, C4<1>, C4<1>;
L_0x1976750 .delay 1 (3,3,3) L_0x1976750/d;
L_0x1976910/d .functor AND 1, L_0x19b14f0, L_0x19be330, C4<1>, C4<1>;
L_0x1976910 .delay 1 (3,3,3) L_0x1976910/d;
L_0x1976a60/d .functor OR 1, L_0x1976750, L_0x1976910, C4<0>, C4<0>;
L_0x1976a60 .delay 1 (3,3,3) L_0x1976a60/d;
v0x17f7dc0_0 .net "a", 0 0, L_0x19af6b0;  alias, 1 drivers
v0x17f7ea0_0 .net "a_out", 0 0, L_0x1976750;  1 drivers
v0x17f7f60_0 .net "b", 0 0, L_0x19b14f0;  alias, 1 drivers
v0x17f8030_0 .net "b_out", 0 0, L_0x1976910;  1 drivers
v0x17f80f0_0 .net "not_sel", 0 0, L_0x1976640;  1 drivers
v0x17f8200_0 .net "res", 0 0, L_0x1976a60;  alias, 1 drivers
v0x17f82c0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17f83e0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x17f7930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1976c40/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1976c40 .delay 1 (1,1,1) L_0x1976c40/d;
L_0x1976d50/d .functor AND 1, L_0x19b3940, L_0x1976c40, C4<1>, C4<1>;
L_0x1976d50 .delay 1 (3,3,3) L_0x1976d50/d;
L_0x1976f10/d .functor AND 1, L_0x19b6190, L_0x19be330, C4<1>, C4<1>;
L_0x1976f10 .delay 1 (3,3,3) L_0x1976f10/d;
L_0x1977060/d .functor OR 1, L_0x1976d50, L_0x1976f10, C4<0>, C4<0>;
L_0x1977060 .delay 1 (3,3,3) L_0x1977060/d;
v0x17f8650_0 .net "a", 0 0, L_0x19b3940;  alias, 1 drivers
v0x17f8710_0 .net "a_out", 0 0, L_0x1976d50;  1 drivers
v0x17f87d0_0 .net "b", 0 0, L_0x19b6190;  alias, 1 drivers
v0x17f88a0_0 .net "b_out", 0 0, L_0x1976f10;  1 drivers
v0x17f8960_0 .net "not_sel", 0 0, L_0x1976c40;  1 drivers
v0x17f8a70_0 .net "res", 0 0, L_0x1977060;  alias, 1 drivers
v0x17f8b30_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17f8c50 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x17f7930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1977240/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x1977240 .delay 1 (1,1,1) L_0x1977240/d;
L_0x1977350/d .functor AND 1, L_0x1976a60, L_0x1977240, C4<1>, C4<1>;
L_0x1977350 .delay 1 (3,3,3) L_0x1977350/d;
L_0x1977510/d .functor AND 1, L_0x1977060, L_0x19be290, C4<1>, C4<1>;
L_0x1977510 .delay 1 (3,3,3) L_0x1977510/d;
L_0x1977660/d .functor OR 1, L_0x1977350, L_0x1977510, C4<0>, C4<0>;
L_0x1977660 .delay 1 (3,3,3) L_0x1977660/d;
v0x17f8ed0_0 .net "a", 0 0, L_0x1976a60;  alias, 1 drivers
v0x17f8fa0_0 .net "a_out", 0 0, L_0x1977350;  1 drivers
v0x17f9040_0 .net "b", 0 0, L_0x1977060;  alias, 1 drivers
v0x17f9140_0 .net "b_out", 0 0, L_0x1977510;  1 drivers
v0x17f91e0_0 .net "not_sel", 0 0, L_0x1977240;  1 drivers
v0x17f92d0_0 .net "res", 0 0, L_0x1977660;  alias, 1 drivers
v0x17f9370_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17faad0 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x17f3f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x17ffcc0_0 .net "a", 0 0, L_0x19b8010;  alias, 1 drivers
v0x17ffd80_0 .net "b", 0 0, L_0x19b8bb0;  alias, 1 drivers
v0x17ffe90_0 .net "c", 0 0, L_0x19b9900;  alias, 1 drivers
v0x17fff80_0 .net "d", 0 0, L_0x19ba5f0;  alias, 1 drivers
v0x1800070_0 .net "e", 0 0, L_0x19bb200;  alias, 1 drivers
v0x18001b0_0 .net "f", 0 0, L_0x19bbf30;  alias, 1 drivers
v0x18002a0_0 .net "g", 0 0, L_0x19bca40;  alias, 1 drivers
v0x1800390_0 .net "h", 0 0, L_0x19bd790;  alias, 1 drivers
v0x1800480_0 .net "res", 0 0, L_0x197a660;  alias, 1 drivers
v0x18005b0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x1800650_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x18006f0_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x1800790_0 .net "x", 0 0, L_0x1978e60;  1 drivers
v0x1800830_0 .net "y", 0 0, L_0x197a0a0;  1 drivers
S_0x17fade0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x17faad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x197a2c0/d .functor NOT 1, L_0x19bdfe0, C4<0>, C4<0>, C4<0>;
L_0x197a2c0 .delay 1 (1,1,1) L_0x197a2c0/d;
L_0x197a3d0/d .functor AND 1, L_0x1978e60, L_0x197a2c0, C4<1>, C4<1>;
L_0x197a3d0 .delay 1 (3,3,3) L_0x197a3d0/d;
L_0x197a550/d .functor AND 1, L_0x197a0a0, L_0x19bdfe0, C4<1>, C4<1>;
L_0x197a550 .delay 1 (3,3,3) L_0x197a550/d;
L_0x197a660/d .functor OR 1, L_0x197a3d0, L_0x197a550, C4<0>, C4<0>;
L_0x197a660 .delay 1 (3,3,3) L_0x197a660/d;
v0x17fb030_0 .net "a", 0 0, L_0x1978e60;  alias, 1 drivers
v0x17fb110_0 .net "a_out", 0 0, L_0x197a3d0;  1 drivers
v0x17fb1d0_0 .net "b", 0 0, L_0x197a0a0;  alias, 1 drivers
v0x17fb270_0 .net "b_out", 0 0, L_0x197a550;  1 drivers
v0x17fb330_0 .net "not_sel", 0 0, L_0x197a2c0;  1 drivers
v0x17fb440_0 .net "res", 0 0, L_0x197a660;  alias, 1 drivers
v0x17fb4e0_0 .net "sel", 0 0, L_0x19bdfe0;  alias, 1 drivers
S_0x17fb5e0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x17faad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x17fd070_0 .net "a", 0 0, L_0x19b8010;  alias, 1 drivers
v0x17fd130_0 .net "ab_out", 0 0, L_0x1978260;  1 drivers
v0x17fd220_0 .net "b", 0 0, L_0x19b8bb0;  alias, 1 drivers
v0x17fd2f0_0 .net "c", 0 0, L_0x19b9900;  alias, 1 drivers
v0x17fd3c0_0 .net "cd_out", 0 0, L_0x1978860;  1 drivers
v0x17fd500_0 .net "d", 0 0, L_0x19ba5f0;  alias, 1 drivers
v0x17fd5a0_0 .net "res", 0 0, L_0x1978e60;  alias, 1 drivers
v0x17fd690_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17fd730_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17fb890 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x17fb5e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1977e40/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1977e40 .delay 1 (1,1,1) L_0x1977e40/d;
L_0x1977f50/d .functor AND 1, L_0x19b8010, L_0x1977e40, C4<1>, C4<1>;
L_0x1977f50 .delay 1 (3,3,3) L_0x1977f50/d;
L_0x1978110/d .functor AND 1, L_0x19b8bb0, L_0x19be330, C4<1>, C4<1>;
L_0x1978110 .delay 1 (3,3,3) L_0x1978110/d;
L_0x1978260/d .functor OR 1, L_0x1977f50, L_0x1978110, C4<0>, C4<0>;
L_0x1978260 .delay 1 (3,3,3) L_0x1978260/d;
v0x17fbae0_0 .net "a", 0 0, L_0x19b8010;  alias, 1 drivers
v0x17fbbc0_0 .net "a_out", 0 0, L_0x1977f50;  1 drivers
v0x17fbc80_0 .net "b", 0 0, L_0x19b8bb0;  alias, 1 drivers
v0x17fbd20_0 .net "b_out", 0 0, L_0x1978110;  1 drivers
v0x17fbde0_0 .net "not_sel", 0 0, L_0x1977e40;  1 drivers
v0x17fbef0_0 .net "res", 0 0, L_0x1978260;  alias, 1 drivers
v0x17fbfb0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17fc0d0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x17fb5e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1978440/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1978440 .delay 1 (1,1,1) L_0x1978440/d;
L_0x1978550/d .functor AND 1, L_0x19b9900, L_0x1978440, C4<1>, C4<1>;
L_0x1978550 .delay 1 (3,3,3) L_0x1978550/d;
L_0x1978710/d .functor AND 1, L_0x19ba5f0, L_0x19be330, C4<1>, C4<1>;
L_0x1978710 .delay 1 (3,3,3) L_0x1978710/d;
L_0x1978860/d .functor OR 1, L_0x1978550, L_0x1978710, C4<0>, C4<0>;
L_0x1978860 .delay 1 (3,3,3) L_0x1978860/d;
v0x17fc340_0 .net "a", 0 0, L_0x19b9900;  alias, 1 drivers
v0x17fc400_0 .net "a_out", 0 0, L_0x1978550;  1 drivers
v0x17fc4c0_0 .net "b", 0 0, L_0x19ba5f0;  alias, 1 drivers
v0x17fc560_0 .net "b_out", 0 0, L_0x1978710;  1 drivers
v0x17fc620_0 .net "not_sel", 0 0, L_0x1978440;  1 drivers
v0x17fc730_0 .net "res", 0 0, L_0x1978860;  alias, 1 drivers
v0x17fc7f0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17fc910 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x17fb5e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1978a40/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x1978a40 .delay 1 (1,1,1) L_0x1978a40/d;
L_0x1978b50/d .functor AND 1, L_0x1978260, L_0x1978a40, C4<1>, C4<1>;
L_0x1978b50 .delay 1 (3,3,3) L_0x1978b50/d;
L_0x1978d10/d .functor AND 1, L_0x1978860, L_0x19be290, C4<1>, C4<1>;
L_0x1978d10 .delay 1 (3,3,3) L_0x1978d10/d;
L_0x1978e60/d .functor OR 1, L_0x1978b50, L_0x1978d10, C4<0>, C4<0>;
L_0x1978e60 .delay 1 (3,3,3) L_0x1978e60/d;
v0x17fcb60_0 .net "a", 0 0, L_0x1978260;  alias, 1 drivers
v0x17fcc00_0 .net "a_out", 0 0, L_0x1978b50;  1 drivers
v0x17fcca0_0 .net "b", 0 0, L_0x1978860;  alias, 1 drivers
v0x17fcd40_0 .net "b_out", 0 0, L_0x1978d10;  1 drivers
v0x17fcde0_0 .net "not_sel", 0 0, L_0x1978a40;  1 drivers
v0x17fced0_0 .net "res", 0 0, L_0x1978e60;  alias, 1 drivers
v0x17fcf70_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17fd8e0 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x17faad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x17ff450_0 .net "a", 0 0, L_0x19bb200;  alias, 1 drivers
v0x17ff510_0 .net "ab_out", 0 0, L_0x19794a0;  1 drivers
v0x17ff600_0 .net "b", 0 0, L_0x19bbf30;  alias, 1 drivers
v0x17ff6d0_0 .net "c", 0 0, L_0x19bca40;  alias, 1 drivers
v0x17ff7a0_0 .net "cd_out", 0 0, L_0x1979aa0;  1 drivers
v0x17ff8e0_0 .net "d", 0 0, L_0x19bd790;  alias, 1 drivers
v0x17ff980_0 .net "res", 0 0, L_0x197a0a0;  alias, 1 drivers
v0x17ffa70_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17ffb10_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x17fdb20 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x17fd8e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1979080/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1979080 .delay 1 (1,1,1) L_0x1979080/d;
L_0x1979190/d .functor AND 1, L_0x19bb200, L_0x1979080, C4<1>, C4<1>;
L_0x1979190 .delay 1 (3,3,3) L_0x1979190/d;
L_0x1979350/d .functor AND 1, L_0x19bbf30, L_0x19be330, C4<1>, C4<1>;
L_0x1979350 .delay 1 (3,3,3) L_0x1979350/d;
L_0x19794a0/d .functor OR 1, L_0x1979190, L_0x1979350, C4<0>, C4<0>;
L_0x19794a0 .delay 1 (3,3,3) L_0x19794a0/d;
v0x17fdd70_0 .net "a", 0 0, L_0x19bb200;  alias, 1 drivers
v0x17fde50_0 .net "a_out", 0 0, L_0x1979190;  1 drivers
v0x17fdf10_0 .net "b", 0 0, L_0x19bbf30;  alias, 1 drivers
v0x17fdfe0_0 .net "b_out", 0 0, L_0x1979350;  1 drivers
v0x17fe0a0_0 .net "not_sel", 0 0, L_0x1979080;  1 drivers
v0x17fe1b0_0 .net "res", 0 0, L_0x19794a0;  alias, 1 drivers
v0x17fe270_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17fe390 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x17fd8e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1979680/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1979680 .delay 1 (1,1,1) L_0x1979680/d;
L_0x1979790/d .functor AND 1, L_0x19bca40, L_0x1979680, C4<1>, C4<1>;
L_0x1979790 .delay 1 (3,3,3) L_0x1979790/d;
L_0x1979950/d .functor AND 1, L_0x19bd790, L_0x19be330, C4<1>, C4<1>;
L_0x1979950 .delay 1 (3,3,3) L_0x1979950/d;
L_0x1979aa0/d .functor OR 1, L_0x1979790, L_0x1979950, C4<0>, C4<0>;
L_0x1979aa0 .delay 1 (3,3,3) L_0x1979aa0/d;
v0x17fe600_0 .net "a", 0 0, L_0x19bca40;  alias, 1 drivers
v0x17fe6c0_0 .net "a_out", 0 0, L_0x1979790;  1 drivers
v0x17fe780_0 .net "b", 0 0, L_0x19bd790;  alias, 1 drivers
v0x17fe850_0 .net "b_out", 0 0, L_0x1979950;  1 drivers
v0x17fe910_0 .net "not_sel", 0 0, L_0x1979680;  1 drivers
v0x17fea20_0 .net "res", 0 0, L_0x1979aa0;  alias, 1 drivers
v0x17feae0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17fec00 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x17fd8e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1979c80/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x1979c80 .delay 1 (1,1,1) L_0x1979c80/d;
L_0x1979d90/d .functor AND 1, L_0x19794a0, L_0x1979c80, C4<1>, C4<1>;
L_0x1979d90 .delay 1 (3,3,3) L_0x1979d90/d;
L_0x1979f50/d .functor AND 1, L_0x1979aa0, L_0x19be290, C4<1>, C4<1>;
L_0x1979f50 .delay 1 (3,3,3) L_0x1979f50/d;
L_0x197a0a0/d .functor OR 1, L_0x1979d90, L_0x1979f50, C4<0>, C4<0>;
L_0x197a0a0 .delay 1 (3,3,3) L_0x197a0a0/d;
v0x17fee80_0 .net "a", 0 0, L_0x19794a0;  alias, 1 drivers
v0x17fef50_0 .net "a_out", 0 0, L_0x1979d90;  1 drivers
v0x17feff0_0 .net "b", 0 0, L_0x1979aa0;  alias, 1 drivers
v0x17ff0f0_0 .net "b_out", 0 0, L_0x1979f50;  1 drivers
v0x17ff190_0 .net "not_sel", 0 0, L_0x1979c80;  1 drivers
v0x17ff280_0 .net "res", 0 0, L_0x197a0a0;  alias, 1 drivers
v0x17ff320_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x1801e00 .scope module, "mux_16_1_1b_0[8]" "mux_16_1_1b" 11 26, 12 2 0, S_0x1790570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x180f1c0_0 .net "a", 0 0, L_0x19aa5d0;  1 drivers
v0x180f280_0 .net "b", 0 0, L_0x19ab3f0;  1 drivers
v0x180f340_0 .net "c", 0 0, L_0x19ac610;  1 drivers
v0x180f3e0_0 .net "d", 0 0, L_0x19adcd0;  1 drivers
v0x180f480_0 .net "e", 0 0, L_0x19af9a0;  1 drivers
v0x180f570_0 .net "f", 0 0, L_0x19b1860;  1 drivers
v0x180f610_0 .net "g", 0 0, L_0x19b3d30;  1 drivers
v0x180f6b0_0 .net "h", 0 0, L_0x19b6600;  1 drivers
v0x180f750_0 .net "i", 0 0, L_0x19b80b0;  1 drivers
v0x180f880_0 .net "j", 0 0, L_0x19b8c50;  1 drivers
v0x180f920_0 .net "k", 0 0, L_0x19b99a0;  1 drivers
v0x180f9c0_0 .net "l", 0 0, L_0x19ba690;  1 drivers
v0x180fa60_0 .net "m", 0 0, L_0x19bb2a0;  1 drivers
v0x180fb00_0 .net "n", 0 0, L_0x19bbfd0;  1 drivers
v0x180fba0_0 .net "o", 0 0, L_0x19bcae0;  1 drivers
v0x180fc40_0 .net "p", 0 0, L_0x19bd830;  1 drivers
v0x180fce0_0 .net "res", 0 0, L_0x1980640;  1 drivers
v0x180fd80_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x180fe20_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x180fec0_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x180ff60_0 .net "sel3", 0 0, L_0x19bddd0;  alias, 1 drivers
v0x1810000_0 .net "x", 0 0, L_0x197d640;  1 drivers
v0x18100a0_0 .net "y", 0 0, L_0x1980080;  1 drivers
S_0x18021b0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x1801e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19802a0/d .functor NOT 1, L_0x19bddd0, C4<0>, C4<0>, C4<0>;
L_0x19802a0 .delay 1 (1,1,1) L_0x19802a0/d;
L_0x19803b0/d .functor AND 1, L_0x197d640, L_0x19802a0, C4<1>, C4<1>;
L_0x19803b0 .delay 1 (3,3,3) L_0x19803b0/d;
L_0x1980530/d .functor AND 1, L_0x1980080, L_0x19bddd0, C4<1>, C4<1>;
L_0x1980530 .delay 1 (3,3,3) L_0x1980530/d;
L_0x1980640/d .functor OR 1, L_0x19803b0, L_0x1980530, C4<0>, C4<0>;
L_0x1980640 .delay 1 (3,3,3) L_0x1980640/d;
v0x1802360_0 .net "a", 0 0, L_0x197d640;  alias, 1 drivers
v0x1802440_0 .net "a_out", 0 0, L_0x19803b0;  1 drivers
v0x1802500_0 .net "b", 0 0, L_0x1980080;  alias, 1 drivers
v0x18025a0_0 .net "b_out", 0 0, L_0x1980530;  1 drivers
v0x1802660_0 .net "not_sel", 0 0, L_0x19802a0;  1 drivers
v0x1802770_0 .net "res", 0 0, L_0x1980640;  alias, 1 drivers
v0x1802830_0 .net "sel", 0 0, L_0x19bddd0;  alias, 1 drivers
S_0x1802950 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x1801e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x1807c00_0 .net "a", 0 0, L_0x19aa5d0;  alias, 1 drivers
v0x1807cc0_0 .net "b", 0 0, L_0x19ab3f0;  alias, 1 drivers
v0x1807dd0_0 .net "c", 0 0, L_0x19ac610;  alias, 1 drivers
v0x1807ec0_0 .net "d", 0 0, L_0x19adcd0;  alias, 1 drivers
v0x1807fb0_0 .net "e", 0 0, L_0x19af9a0;  alias, 1 drivers
v0x18080f0_0 .net "f", 0 0, L_0x19b1860;  alias, 1 drivers
v0x18081e0_0 .net "g", 0 0, L_0x19b3d30;  alias, 1 drivers
v0x18082d0_0 .net "h", 0 0, L_0x19b6600;  alias, 1 drivers
v0x18083c0_0 .net "res", 0 0, L_0x197d640;  alias, 1 drivers
v0x18084f0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x1808590_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x1808630_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x18086d0_0 .net "x", 0 0, L_0x197be40;  1 drivers
v0x1808770_0 .net "y", 0 0, L_0x197d080;  1 drivers
S_0x1802cf0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x1802950;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x197d2a0/d .functor NOT 1, L_0x19bdfe0, C4<0>, C4<0>, C4<0>;
L_0x197d2a0 .delay 1 (1,1,1) L_0x197d2a0/d;
L_0x197d3b0/d .functor AND 1, L_0x197be40, L_0x197d2a0, C4<1>, C4<1>;
L_0x197d3b0 .delay 1 (3,3,3) L_0x197d3b0/d;
L_0x197d530/d .functor AND 1, L_0x197d080, L_0x19bdfe0, C4<1>, C4<1>;
L_0x197d530 .delay 1 (3,3,3) L_0x197d530/d;
L_0x197d640/d .functor OR 1, L_0x197d3b0, L_0x197d530, C4<0>, C4<0>;
L_0x197d640 .delay 1 (3,3,3) L_0x197d640/d;
v0x1802f40_0 .net "a", 0 0, L_0x197be40;  alias, 1 drivers
v0x1803020_0 .net "a_out", 0 0, L_0x197d3b0;  1 drivers
v0x18030e0_0 .net "b", 0 0, L_0x197d080;  alias, 1 drivers
v0x1803180_0 .net "b_out", 0 0, L_0x197d530;  1 drivers
v0x1803240_0 .net "not_sel", 0 0, L_0x197d2a0;  1 drivers
v0x1803350_0 .net "res", 0 0, L_0x197d640;  alias, 1 drivers
v0x18033f0_0 .net "sel", 0 0, L_0x19bdfe0;  alias, 1 drivers
S_0x18034f0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x1802950;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1804fb0_0 .net "a", 0 0, L_0x19aa5d0;  alias, 1 drivers
v0x1805070_0 .net "ab_out", 0 0, L_0x197b240;  1 drivers
v0x1805160_0 .net "b", 0 0, L_0x19ab3f0;  alias, 1 drivers
v0x1805230_0 .net "c", 0 0, L_0x19ac610;  alias, 1 drivers
v0x1805300_0 .net "cd_out", 0 0, L_0x197b840;  1 drivers
v0x1805440_0 .net "d", 0 0, L_0x19adcd0;  alias, 1 drivers
v0x18054e0_0 .net "res", 0 0, L_0x197be40;  alias, 1 drivers
v0x18055d0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x1805670_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x18037a0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x18034f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x197ae20/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x197ae20 .delay 1 (1,1,1) L_0x197ae20/d;
L_0x197af30/d .functor AND 1, L_0x19aa5d0, L_0x197ae20, C4<1>, C4<1>;
L_0x197af30 .delay 1 (3,3,3) L_0x197af30/d;
L_0x197b0f0/d .functor AND 1, L_0x19ab3f0, L_0x19be330, C4<1>, C4<1>;
L_0x197b0f0 .delay 1 (3,3,3) L_0x197b0f0/d;
L_0x197b240/d .functor OR 1, L_0x197af30, L_0x197b0f0, C4<0>, C4<0>;
L_0x197b240 .delay 1 (3,3,3) L_0x197b240/d;
v0x18039f0_0 .net "a", 0 0, L_0x19aa5d0;  alias, 1 drivers
v0x1803ad0_0 .net "a_out", 0 0, L_0x197af30;  1 drivers
v0x1803b90_0 .net "b", 0 0, L_0x19ab3f0;  alias, 1 drivers
v0x1803c30_0 .net "b_out", 0 0, L_0x197b0f0;  1 drivers
v0x1803cf0_0 .net "not_sel", 0 0, L_0x197ae20;  1 drivers
v0x1803e00_0 .net "res", 0 0, L_0x197b240;  alias, 1 drivers
v0x1803ec0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1803fe0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x18034f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x197b420/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x197b420 .delay 1 (1,1,1) L_0x197b420/d;
L_0x197b530/d .functor AND 1, L_0x19ac610, L_0x197b420, C4<1>, C4<1>;
L_0x197b530 .delay 1 (3,3,3) L_0x197b530/d;
L_0x197b6f0/d .functor AND 1, L_0x19adcd0, L_0x19be330, C4<1>, C4<1>;
L_0x197b6f0 .delay 1 (3,3,3) L_0x197b6f0/d;
L_0x197b840/d .functor OR 1, L_0x197b530, L_0x197b6f0, C4<0>, C4<0>;
L_0x197b840 .delay 1 (3,3,3) L_0x197b840/d;
v0x1804250_0 .net "a", 0 0, L_0x19ac610;  alias, 1 drivers
v0x1804310_0 .net "a_out", 0 0, L_0x197b530;  1 drivers
v0x18043d0_0 .net "b", 0 0, L_0x19adcd0;  alias, 1 drivers
v0x1804470_0 .net "b_out", 0 0, L_0x197b6f0;  1 drivers
v0x1804530_0 .net "not_sel", 0 0, L_0x197b420;  1 drivers
v0x1804640_0 .net "res", 0 0, L_0x197b840;  alias, 1 drivers
v0x1804700_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1804820 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x18034f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x197ba20/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x197ba20 .delay 1 (1,1,1) L_0x197ba20/d;
L_0x197bb30/d .functor AND 1, L_0x197b240, L_0x197ba20, C4<1>, C4<1>;
L_0x197bb30 .delay 1 (3,3,3) L_0x197bb30/d;
L_0x197bcf0/d .functor AND 1, L_0x197b840, L_0x19be290, C4<1>, C4<1>;
L_0x197bcf0 .delay 1 (3,3,3) L_0x197bcf0/d;
L_0x197be40/d .functor OR 1, L_0x197bb30, L_0x197bcf0, C4<0>, C4<0>;
L_0x197be40 .delay 1 (3,3,3) L_0x197be40/d;
v0x1804a70_0 .net "a", 0 0, L_0x197b240;  alias, 1 drivers
v0x1804b10_0 .net "a_out", 0 0, L_0x197bb30;  1 drivers
v0x1804bb0_0 .net "b", 0 0, L_0x197b840;  alias, 1 drivers
v0x1804c50_0 .net "b_out", 0 0, L_0x197bcf0;  1 drivers
v0x1804cf0_0 .net "not_sel", 0 0, L_0x197ba20;  1 drivers
v0x1804de0_0 .net "res", 0 0, L_0x197be40;  alias, 1 drivers
v0x1804e80_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x1805820 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x1802950;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1807390_0 .net "a", 0 0, L_0x19af9a0;  alias, 1 drivers
v0x1807450_0 .net "ab_out", 0 0, L_0x197c480;  1 drivers
v0x1807540_0 .net "b", 0 0, L_0x19b1860;  alias, 1 drivers
v0x1807610_0 .net "c", 0 0, L_0x19b3d30;  alias, 1 drivers
v0x18076e0_0 .net "cd_out", 0 0, L_0x197ca80;  1 drivers
v0x1807820_0 .net "d", 0 0, L_0x19b6600;  alias, 1 drivers
v0x18078c0_0 .net "res", 0 0, L_0x197d080;  alias, 1 drivers
v0x18079b0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x1807a50_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x1805a60 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1805820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x197c060/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x197c060 .delay 1 (1,1,1) L_0x197c060/d;
L_0x197c170/d .functor AND 1, L_0x19af9a0, L_0x197c060, C4<1>, C4<1>;
L_0x197c170 .delay 1 (3,3,3) L_0x197c170/d;
L_0x197c330/d .functor AND 1, L_0x19b1860, L_0x19be330, C4<1>, C4<1>;
L_0x197c330 .delay 1 (3,3,3) L_0x197c330/d;
L_0x197c480/d .functor OR 1, L_0x197c170, L_0x197c330, C4<0>, C4<0>;
L_0x197c480 .delay 1 (3,3,3) L_0x197c480/d;
v0x1805cb0_0 .net "a", 0 0, L_0x19af9a0;  alias, 1 drivers
v0x1805d90_0 .net "a_out", 0 0, L_0x197c170;  1 drivers
v0x1805e50_0 .net "b", 0 0, L_0x19b1860;  alias, 1 drivers
v0x1805f20_0 .net "b_out", 0 0, L_0x197c330;  1 drivers
v0x1805fe0_0 .net "not_sel", 0 0, L_0x197c060;  1 drivers
v0x18060f0_0 .net "res", 0 0, L_0x197c480;  alias, 1 drivers
v0x18061b0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x18062d0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1805820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x197c660/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x197c660 .delay 1 (1,1,1) L_0x197c660/d;
L_0x197c770/d .functor AND 1, L_0x19b3d30, L_0x197c660, C4<1>, C4<1>;
L_0x197c770 .delay 1 (3,3,3) L_0x197c770/d;
L_0x197c930/d .functor AND 1, L_0x19b6600, L_0x19be330, C4<1>, C4<1>;
L_0x197c930 .delay 1 (3,3,3) L_0x197c930/d;
L_0x197ca80/d .functor OR 1, L_0x197c770, L_0x197c930, C4<0>, C4<0>;
L_0x197ca80 .delay 1 (3,3,3) L_0x197ca80/d;
v0x1806540_0 .net "a", 0 0, L_0x19b3d30;  alias, 1 drivers
v0x1806600_0 .net "a_out", 0 0, L_0x197c770;  1 drivers
v0x18066c0_0 .net "b", 0 0, L_0x19b6600;  alias, 1 drivers
v0x1806790_0 .net "b_out", 0 0, L_0x197c930;  1 drivers
v0x1806850_0 .net "not_sel", 0 0, L_0x197c660;  1 drivers
v0x1806960_0 .net "res", 0 0, L_0x197ca80;  alias, 1 drivers
v0x1806a20_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1806b40 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1805820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x197cc60/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x197cc60 .delay 1 (1,1,1) L_0x197cc60/d;
L_0x197cd70/d .functor AND 1, L_0x197c480, L_0x197cc60, C4<1>, C4<1>;
L_0x197cd70 .delay 1 (3,3,3) L_0x197cd70/d;
L_0x197cf30/d .functor AND 1, L_0x197ca80, L_0x19be290, C4<1>, C4<1>;
L_0x197cf30 .delay 1 (3,3,3) L_0x197cf30/d;
L_0x197d080/d .functor OR 1, L_0x197cd70, L_0x197cf30, C4<0>, C4<0>;
L_0x197d080 .delay 1 (3,3,3) L_0x197d080/d;
v0x1806dc0_0 .net "a", 0 0, L_0x197c480;  alias, 1 drivers
v0x1806e90_0 .net "a_out", 0 0, L_0x197cd70;  1 drivers
v0x1806f30_0 .net "b", 0 0, L_0x197ca80;  alias, 1 drivers
v0x1807030_0 .net "b_out", 0 0, L_0x197cf30;  1 drivers
v0x18070d0_0 .net "not_sel", 0 0, L_0x197cc60;  1 drivers
v0x18071c0_0 .net "res", 0 0, L_0x197d080;  alias, 1 drivers
v0x1807260_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x18089c0 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x1801e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x180e400_0 .net "a", 0 0, L_0x19b80b0;  alias, 1 drivers
v0x180e4c0_0 .net "b", 0 0, L_0x19b8c50;  alias, 1 drivers
v0x180e5d0_0 .net "c", 0 0, L_0x19b99a0;  alias, 1 drivers
v0x180e6c0_0 .net "d", 0 0, L_0x19ba690;  alias, 1 drivers
v0x180e7b0_0 .net "e", 0 0, L_0x19bb2a0;  alias, 1 drivers
v0x180e8f0_0 .net "f", 0 0, L_0x19bbfd0;  alias, 1 drivers
v0x180e9e0_0 .net "g", 0 0, L_0x19bcae0;  alias, 1 drivers
v0x180ead0_0 .net "h", 0 0, L_0x19bd830;  alias, 1 drivers
v0x180ebc0_0 .net "res", 0 0, L_0x1980080;  alias, 1 drivers
v0x180ecf0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x180ed90_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x180ee30_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x180eed0_0 .net "x", 0 0, L_0x197e880;  1 drivers
v0x180ef70_0 .net "y", 0 0, L_0x197fac0;  1 drivers
S_0x1808cd0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x18089c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x197fce0/d .functor NOT 1, L_0x19bdfe0, C4<0>, C4<0>, C4<0>;
L_0x197fce0 .delay 1 (1,1,1) L_0x197fce0/d;
L_0x197fdf0/d .functor AND 1, L_0x197e880, L_0x197fce0, C4<1>, C4<1>;
L_0x197fdf0 .delay 1 (3,3,3) L_0x197fdf0/d;
L_0x197ff70/d .functor AND 1, L_0x197fac0, L_0x19bdfe0, C4<1>, C4<1>;
L_0x197ff70 .delay 1 (3,3,3) L_0x197ff70/d;
L_0x1980080/d .functor OR 1, L_0x197fdf0, L_0x197ff70, C4<0>, C4<0>;
L_0x1980080 .delay 1 (3,3,3) L_0x1980080/d;
v0x1808f20_0 .net "a", 0 0, L_0x197e880;  alias, 1 drivers
v0x1809000_0 .net "a_out", 0 0, L_0x197fdf0;  1 drivers
v0x18090c0_0 .net "b", 0 0, L_0x197fac0;  alias, 1 drivers
v0x1809160_0 .net "b_out", 0 0, L_0x197ff70;  1 drivers
v0x1809220_0 .net "not_sel", 0 0, L_0x197fce0;  1 drivers
v0x1809330_0 .net "res", 0 0, L_0x1980080;  alias, 1 drivers
v0x18093d0_0 .net "sel", 0 0, L_0x19bdfe0;  alias, 1 drivers
S_0x18094d0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x18089c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x180b7b0_0 .net "a", 0 0, L_0x19b80b0;  alias, 1 drivers
v0x180b870_0 .net "ab_out", 0 0, L_0x197dc80;  1 drivers
v0x180b960_0 .net "b", 0 0, L_0x19b8c50;  alias, 1 drivers
v0x180ba30_0 .net "c", 0 0, L_0x19b99a0;  alias, 1 drivers
v0x180bb00_0 .net "cd_out", 0 0, L_0x197e280;  1 drivers
v0x180bc40_0 .net "d", 0 0, L_0x19ba690;  alias, 1 drivers
v0x180bce0_0 .net "res", 0 0, L_0x197e880;  alias, 1 drivers
v0x180bdd0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x180be70_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x1809780 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x18094d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x197d860/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x197d860 .delay 1 (1,1,1) L_0x197d860/d;
L_0x197d970/d .functor AND 1, L_0x19b80b0, L_0x197d860, C4<1>, C4<1>;
L_0x197d970 .delay 1 (3,3,3) L_0x197d970/d;
L_0x197db30/d .functor AND 1, L_0x19b8c50, L_0x19be330, C4<1>, C4<1>;
L_0x197db30 .delay 1 (3,3,3) L_0x197db30/d;
L_0x197dc80/d .functor OR 1, L_0x197d970, L_0x197db30, C4<0>, C4<0>;
L_0x197dc80 .delay 1 (3,3,3) L_0x197dc80/d;
v0x18099d0_0 .net "a", 0 0, L_0x19b80b0;  alias, 1 drivers
v0x1809ab0_0 .net "a_out", 0 0, L_0x197d970;  1 drivers
v0x1809b70_0 .net "b", 0 0, L_0x19b8c50;  alias, 1 drivers
v0x1809c10_0 .net "b_out", 0 0, L_0x197db30;  1 drivers
v0x1809cd0_0 .net "not_sel", 0 0, L_0x197d860;  1 drivers
v0x1809de0_0 .net "res", 0 0, L_0x197dc80;  alias, 1 drivers
v0x1809ea0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1809fc0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x18094d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x197de60/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x197de60 .delay 1 (1,1,1) L_0x197de60/d;
L_0x197df70/d .functor AND 1, L_0x19b99a0, L_0x197de60, C4<1>, C4<1>;
L_0x197df70 .delay 1 (3,3,3) L_0x197df70/d;
L_0x197e130/d .functor AND 1, L_0x19ba690, L_0x19be330, C4<1>, C4<1>;
L_0x197e130 .delay 1 (3,3,3) L_0x197e130/d;
L_0x197e280/d .functor OR 1, L_0x197df70, L_0x197e130, C4<0>, C4<0>;
L_0x197e280 .delay 1 (3,3,3) L_0x197e280/d;
v0x180a230_0 .net "a", 0 0, L_0x19b99a0;  alias, 1 drivers
v0x180a2f0_0 .net "a_out", 0 0, L_0x197df70;  1 drivers
v0x180a3b0_0 .net "b", 0 0, L_0x19ba690;  alias, 1 drivers
v0x180a450_0 .net "b_out", 0 0, L_0x197e130;  1 drivers
v0x180a510_0 .net "not_sel", 0 0, L_0x197de60;  1 drivers
v0x180a620_0 .net "res", 0 0, L_0x197e280;  alias, 1 drivers
v0x180a6e0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x17ce000 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x18094d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x197e460/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x197e460 .delay 1 (1,1,1) L_0x197e460/d;
L_0x197e570/d .functor AND 1, L_0x197dc80, L_0x197e460, C4<1>, C4<1>;
L_0x197e570 .delay 1 (3,3,3) L_0x197e570/d;
L_0x197e730/d .functor AND 1, L_0x197e280, L_0x19be290, C4<1>, C4<1>;
L_0x197e730 .delay 1 (3,3,3) L_0x197e730/d;
L_0x197e880/d .functor OR 1, L_0x197e570, L_0x197e730, C4<0>, C4<0>;
L_0x197e880 .delay 1 (3,3,3) L_0x197e880/d;
v0x17ce250_0 .net "a", 0 0, L_0x197dc80;  alias, 1 drivers
v0x17ce320_0 .net "a_out", 0 0, L_0x197e570;  1 drivers
v0x17ce3c0_0 .net "b", 0 0, L_0x197e280;  alias, 1 drivers
v0x17ce4c0_0 .net "b_out", 0 0, L_0x197e730;  1 drivers
v0x17ce560_0 .net "not_sel", 0 0, L_0x197e460;  1 drivers
v0x17ce650_0 .net "res", 0 0, L_0x197e880;  alias, 1 drivers
v0x17ce6f0_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x180c020 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x18089c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x180db90_0 .net "a", 0 0, L_0x19bb2a0;  alias, 1 drivers
v0x180dc50_0 .net "ab_out", 0 0, L_0x197eec0;  1 drivers
v0x180dd40_0 .net "b", 0 0, L_0x19bbfd0;  alias, 1 drivers
v0x180de10_0 .net "c", 0 0, L_0x19bcae0;  alias, 1 drivers
v0x180dee0_0 .net "cd_out", 0 0, L_0x197f4c0;  1 drivers
v0x180e020_0 .net "d", 0 0, L_0x19bd830;  alias, 1 drivers
v0x180e0c0_0 .net "res", 0 0, L_0x197fac0;  alias, 1 drivers
v0x180e1b0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x180e250_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x180c260 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x180c020;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x197eaa0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x197eaa0 .delay 1 (1,1,1) L_0x197eaa0/d;
L_0x197ebb0/d .functor AND 1, L_0x19bb2a0, L_0x197eaa0, C4<1>, C4<1>;
L_0x197ebb0 .delay 1 (3,3,3) L_0x197ebb0/d;
L_0x197ed70/d .functor AND 1, L_0x19bbfd0, L_0x19be330, C4<1>, C4<1>;
L_0x197ed70 .delay 1 (3,3,3) L_0x197ed70/d;
L_0x197eec0/d .functor OR 1, L_0x197ebb0, L_0x197ed70, C4<0>, C4<0>;
L_0x197eec0 .delay 1 (3,3,3) L_0x197eec0/d;
v0x180c4b0_0 .net "a", 0 0, L_0x19bb2a0;  alias, 1 drivers
v0x180c590_0 .net "a_out", 0 0, L_0x197ebb0;  1 drivers
v0x180c650_0 .net "b", 0 0, L_0x19bbfd0;  alias, 1 drivers
v0x180c720_0 .net "b_out", 0 0, L_0x197ed70;  1 drivers
v0x180c7e0_0 .net "not_sel", 0 0, L_0x197eaa0;  1 drivers
v0x180c8f0_0 .net "res", 0 0, L_0x197eec0;  alias, 1 drivers
v0x180c9b0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x180cad0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x180c020;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x197f0a0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x197f0a0 .delay 1 (1,1,1) L_0x197f0a0/d;
L_0x197f1b0/d .functor AND 1, L_0x19bcae0, L_0x197f0a0, C4<1>, C4<1>;
L_0x197f1b0 .delay 1 (3,3,3) L_0x197f1b0/d;
L_0x197f370/d .functor AND 1, L_0x19bd830, L_0x19be330, C4<1>, C4<1>;
L_0x197f370 .delay 1 (3,3,3) L_0x197f370/d;
L_0x197f4c0/d .functor OR 1, L_0x197f1b0, L_0x197f370, C4<0>, C4<0>;
L_0x197f4c0 .delay 1 (3,3,3) L_0x197f4c0/d;
v0x180cd40_0 .net "a", 0 0, L_0x19bcae0;  alias, 1 drivers
v0x180ce00_0 .net "a_out", 0 0, L_0x197f1b0;  1 drivers
v0x180cec0_0 .net "b", 0 0, L_0x19bd830;  alias, 1 drivers
v0x180cf90_0 .net "b_out", 0 0, L_0x197f370;  1 drivers
v0x180d050_0 .net "not_sel", 0 0, L_0x197f0a0;  1 drivers
v0x180d160_0 .net "res", 0 0, L_0x197f4c0;  alias, 1 drivers
v0x180d220_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x180d340 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x180c020;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x197f6a0/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x197f6a0 .delay 1 (1,1,1) L_0x197f6a0/d;
L_0x197f7b0/d .functor AND 1, L_0x197eec0, L_0x197f6a0, C4<1>, C4<1>;
L_0x197f7b0 .delay 1 (3,3,3) L_0x197f7b0/d;
L_0x197f970/d .functor AND 1, L_0x197f4c0, L_0x19be290, C4<1>, C4<1>;
L_0x197f970 .delay 1 (3,3,3) L_0x197f970/d;
L_0x197fac0/d .functor OR 1, L_0x197f7b0, L_0x197f970, C4<0>, C4<0>;
L_0x197fac0 .delay 1 (3,3,3) L_0x197fac0/d;
v0x180d5c0_0 .net "a", 0 0, L_0x197eec0;  alias, 1 drivers
v0x180d690_0 .net "a_out", 0 0, L_0x197f7b0;  1 drivers
v0x180d730_0 .net "b", 0 0, L_0x197f4c0;  alias, 1 drivers
v0x180d830_0 .net "b_out", 0 0, L_0x197f970;  1 drivers
v0x180d8d0_0 .net "not_sel", 0 0, L_0x197f6a0;  1 drivers
v0x180d9c0_0 .net "res", 0 0, L_0x197fac0;  alias, 1 drivers
v0x180da60_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x1810430 .scope module, "mux_16_1_1b_0[9]" "mux_16_1_1b" 11 26, 12 2 0, S_0x1790570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x181cf60_0 .net "a", 0 0, L_0x19aa670;  1 drivers
v0x181d020_0 .net "b", 0 0, L_0x19ab490;  1 drivers
v0x181d0e0_0 .net "c", 0 0, L_0x19ac6b0;  1 drivers
v0x181d180_0 .net "d", 0 0, L_0x19add70;  1 drivers
v0x181d220_0 .net "e", 0 0, L_0x19afa40;  1 drivers
v0x181d310_0 .net "f", 0 0, L_0x19b1900;  1 drivers
v0x181d3b0_0 .net "g", 0 0, L_0x19b3dd0;  1 drivers
v0x181d450_0 .net "h", 0 0, L_0x19b66a0;  1 drivers
v0x181d4f0_0 .net "i", 0 0, L_0x19b8150;  1 drivers
v0x181d620_0 .net "j", 0 0, L_0x19b8cf0;  1 drivers
v0x181d6c0_0 .net "k", 0 0, L_0x19b9a40;  1 drivers
v0x181d760_0 .net "l", 0 0, L_0x19ba730;  1 drivers
v0x181d800_0 .net "m", 0 0, L_0x19bb340;  1 drivers
v0x181d8a0_0 .net "n", 0 0, L_0x19bc070;  1 drivers
v0x181d940_0 .net "o", 0 0, L_0x19bcb80;  1 drivers
v0x181d9e0_0 .net "p", 0 0, L_0x19bd8d0;  1 drivers
v0x181da80_0 .net "res", 0 0, L_0x18381e0;  1 drivers
v0x181dc30_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x181dcd0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x181dd70_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x181de10_0 .net "sel3", 0 0, L_0x19bddd0;  alias, 1 drivers
v0x181deb0_0 .net "x", 0 0, L_0x1983060;  1 drivers
v0x181df50_0 .net "y", 0 0, L_0x1837c20;  1 drivers
S_0x18107e0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x1810430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1837e40/d .functor NOT 1, L_0x19bddd0, C4<0>, C4<0>, C4<0>;
L_0x1837e40 .delay 1 (1,1,1) L_0x1837e40/d;
L_0x1837f50/d .functor AND 1, L_0x1983060, L_0x1837e40, C4<1>, C4<1>;
L_0x1837f50 .delay 1 (3,3,3) L_0x1837f50/d;
L_0x18380d0/d .functor AND 1, L_0x1837c20, L_0x19bddd0, C4<1>, C4<1>;
L_0x18380d0 .delay 1 (3,3,3) L_0x18380d0/d;
L_0x18381e0/d .functor OR 1, L_0x1837f50, L_0x18380d0, C4<0>, C4<0>;
L_0x18381e0 .delay 1 (3,3,3) L_0x18381e0/d;
v0x18109e0_0 .net "a", 0 0, L_0x1983060;  alias, 1 drivers
v0x1810ac0_0 .net "a_out", 0 0, L_0x1837f50;  1 drivers
v0x1810b80_0 .net "b", 0 0, L_0x1837c20;  alias, 1 drivers
v0x1810c20_0 .net "b_out", 0 0, L_0x18380d0;  1 drivers
v0x1810ce0_0 .net "not_sel", 0 0, L_0x1837e40;  1 drivers
v0x1810df0_0 .net "res", 0 0, L_0x18381e0;  alias, 1 drivers
v0x1810eb0_0 .net "sel", 0 0, L_0x19bddd0;  alias, 1 drivers
S_0x1810fd0 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x1810430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x18161f0_0 .net "a", 0 0, L_0x19aa670;  alias, 1 drivers
v0x18162b0_0 .net "b", 0 0, L_0x19ab490;  alias, 1 drivers
v0x18163c0_0 .net "c", 0 0, L_0x19ac6b0;  alias, 1 drivers
v0x18164b0_0 .net "d", 0 0, L_0x19add70;  alias, 1 drivers
v0x18165a0_0 .net "e", 0 0, L_0x19afa40;  alias, 1 drivers
v0x18166e0_0 .net "f", 0 0, L_0x19b1900;  alias, 1 drivers
v0x18167d0_0 .net "g", 0 0, L_0x19b3dd0;  alias, 1 drivers
v0x18168c0_0 .net "h", 0 0, L_0x19b66a0;  alias, 1 drivers
v0x18169b0_0 .net "res", 0 0, L_0x1983060;  alias, 1 drivers
v0x1816ae0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x1816b80_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x1816c20_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x1816cc0_0 .net "x", 0 0, L_0x1981860;  1 drivers
v0x1816d60_0 .net "y", 0 0, L_0x1982aa0;  1 drivers
S_0x1811370 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x1810fd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1982cc0/d .functor NOT 1, L_0x19bdfe0, C4<0>, C4<0>, C4<0>;
L_0x1982cc0 .delay 1 (1,1,1) L_0x1982cc0/d;
L_0x1982dd0/d .functor AND 1, L_0x1981860, L_0x1982cc0, C4<1>, C4<1>;
L_0x1982dd0 .delay 1 (3,3,3) L_0x1982dd0/d;
L_0x1982f50/d .functor AND 1, L_0x1982aa0, L_0x19bdfe0, C4<1>, C4<1>;
L_0x1982f50 .delay 1 (3,3,3) L_0x1982f50/d;
L_0x1983060/d .functor OR 1, L_0x1982dd0, L_0x1982f50, C4<0>, C4<0>;
L_0x1983060 .delay 1 (3,3,3) L_0x1983060/d;
v0x18115c0_0 .net "a", 0 0, L_0x1981860;  alias, 1 drivers
v0x18116a0_0 .net "a_out", 0 0, L_0x1982dd0;  1 drivers
v0x1811760_0 .net "b", 0 0, L_0x1982aa0;  alias, 1 drivers
v0x1811800_0 .net "b_out", 0 0, L_0x1982f50;  1 drivers
v0x18118c0_0 .net "not_sel", 0 0, L_0x1982cc0;  1 drivers
v0x18119d0_0 .net "res", 0 0, L_0x1983060;  alias, 1 drivers
v0x1811a70_0 .net "sel", 0 0, L_0x19bdfe0;  alias, 1 drivers
S_0x1811b70 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x1810fd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1813630_0 .net "a", 0 0, L_0x19aa670;  alias, 1 drivers
v0x18136f0_0 .net "ab_out", 0 0, L_0x1980c60;  1 drivers
v0x18137e0_0 .net "b", 0 0, L_0x19ab490;  alias, 1 drivers
v0x18138b0_0 .net "c", 0 0, L_0x19ac6b0;  alias, 1 drivers
v0x1813980_0 .net "cd_out", 0 0, L_0x1981260;  1 drivers
v0x1813ac0_0 .net "d", 0 0, L_0x19add70;  alias, 1 drivers
v0x1813b60_0 .net "res", 0 0, L_0x1981860;  alias, 1 drivers
v0x1813c50_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x1813cf0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x1811e20 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1811b70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1980840/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1980840 .delay 1 (1,1,1) L_0x1980840/d;
L_0x1980950/d .functor AND 1, L_0x19aa670, L_0x1980840, C4<1>, C4<1>;
L_0x1980950 .delay 1 (3,3,3) L_0x1980950/d;
L_0x1980b10/d .functor AND 1, L_0x19ab490, L_0x19be330, C4<1>, C4<1>;
L_0x1980b10 .delay 1 (3,3,3) L_0x1980b10/d;
L_0x1980c60/d .functor OR 1, L_0x1980950, L_0x1980b10, C4<0>, C4<0>;
L_0x1980c60 .delay 1 (3,3,3) L_0x1980c60/d;
v0x1812070_0 .net "a", 0 0, L_0x19aa670;  alias, 1 drivers
v0x1812150_0 .net "a_out", 0 0, L_0x1980950;  1 drivers
v0x1812210_0 .net "b", 0 0, L_0x19ab490;  alias, 1 drivers
v0x18122b0_0 .net "b_out", 0 0, L_0x1980b10;  1 drivers
v0x1812370_0 .net "not_sel", 0 0, L_0x1980840;  1 drivers
v0x1812480_0 .net "res", 0 0, L_0x1980c60;  alias, 1 drivers
v0x1812540_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1812660 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1811b70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1980e40/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1980e40 .delay 1 (1,1,1) L_0x1980e40/d;
L_0x1980f50/d .functor AND 1, L_0x19ac6b0, L_0x1980e40, C4<1>, C4<1>;
L_0x1980f50 .delay 1 (3,3,3) L_0x1980f50/d;
L_0x1981110/d .functor AND 1, L_0x19add70, L_0x19be330, C4<1>, C4<1>;
L_0x1981110 .delay 1 (3,3,3) L_0x1981110/d;
L_0x1981260/d .functor OR 1, L_0x1980f50, L_0x1981110, C4<0>, C4<0>;
L_0x1981260 .delay 1 (3,3,3) L_0x1981260/d;
v0x18128d0_0 .net "a", 0 0, L_0x19ac6b0;  alias, 1 drivers
v0x1812990_0 .net "a_out", 0 0, L_0x1980f50;  1 drivers
v0x1812a50_0 .net "b", 0 0, L_0x19add70;  alias, 1 drivers
v0x1812af0_0 .net "b_out", 0 0, L_0x1981110;  1 drivers
v0x1812bb0_0 .net "not_sel", 0 0, L_0x1980e40;  1 drivers
v0x1812cc0_0 .net "res", 0 0, L_0x1981260;  alias, 1 drivers
v0x1812d80_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1812ea0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1811b70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1981440/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x1981440 .delay 1 (1,1,1) L_0x1981440/d;
L_0x1981550/d .functor AND 1, L_0x1980c60, L_0x1981440, C4<1>, C4<1>;
L_0x1981550 .delay 1 (3,3,3) L_0x1981550/d;
L_0x1981710/d .functor AND 1, L_0x1981260, L_0x19be290, C4<1>, C4<1>;
L_0x1981710 .delay 1 (3,3,3) L_0x1981710/d;
L_0x1981860/d .functor OR 1, L_0x1981550, L_0x1981710, C4<0>, C4<0>;
L_0x1981860 .delay 1 (3,3,3) L_0x1981860/d;
v0x18130f0_0 .net "a", 0 0, L_0x1980c60;  alias, 1 drivers
v0x1813190_0 .net "a_out", 0 0, L_0x1981550;  1 drivers
v0x1813230_0 .net "b", 0 0, L_0x1981260;  alias, 1 drivers
v0x18132d0_0 .net "b_out", 0 0, L_0x1981710;  1 drivers
v0x1813370_0 .net "not_sel", 0 0, L_0x1981440;  1 drivers
v0x1813460_0 .net "res", 0 0, L_0x1981860;  alias, 1 drivers
v0x1813500_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x1813e10 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x1810fd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1815980_0 .net "a", 0 0, L_0x19afa40;  alias, 1 drivers
v0x1815a40_0 .net "ab_out", 0 0, L_0x1981ea0;  1 drivers
v0x1815b30_0 .net "b", 0 0, L_0x19b1900;  alias, 1 drivers
v0x1815c00_0 .net "c", 0 0, L_0x19b3dd0;  alias, 1 drivers
v0x1815cd0_0 .net "cd_out", 0 0, L_0x19824a0;  1 drivers
v0x1815e10_0 .net "d", 0 0, L_0x19b66a0;  alias, 1 drivers
v0x1815eb0_0 .net "res", 0 0, L_0x1982aa0;  alias, 1 drivers
v0x1815fa0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x1816040_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x1814050 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1813e10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1981a80/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1981a80 .delay 1 (1,1,1) L_0x1981a80/d;
L_0x1981b90/d .functor AND 1, L_0x19afa40, L_0x1981a80, C4<1>, C4<1>;
L_0x1981b90 .delay 1 (3,3,3) L_0x1981b90/d;
L_0x1981d50/d .functor AND 1, L_0x19b1900, L_0x19be330, C4<1>, C4<1>;
L_0x1981d50 .delay 1 (3,3,3) L_0x1981d50/d;
L_0x1981ea0/d .functor OR 1, L_0x1981b90, L_0x1981d50, C4<0>, C4<0>;
L_0x1981ea0 .delay 1 (3,3,3) L_0x1981ea0/d;
v0x18142a0_0 .net "a", 0 0, L_0x19afa40;  alias, 1 drivers
v0x1814380_0 .net "a_out", 0 0, L_0x1981b90;  1 drivers
v0x1814440_0 .net "b", 0 0, L_0x19b1900;  alias, 1 drivers
v0x1814510_0 .net "b_out", 0 0, L_0x1981d50;  1 drivers
v0x18145d0_0 .net "not_sel", 0 0, L_0x1981a80;  1 drivers
v0x18146e0_0 .net "res", 0 0, L_0x1981ea0;  alias, 1 drivers
v0x18147a0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x18148c0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1813e10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1982080/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1982080 .delay 1 (1,1,1) L_0x1982080/d;
L_0x1982190/d .functor AND 1, L_0x19b3dd0, L_0x1982080, C4<1>, C4<1>;
L_0x1982190 .delay 1 (3,3,3) L_0x1982190/d;
L_0x1982350/d .functor AND 1, L_0x19b66a0, L_0x19be330, C4<1>, C4<1>;
L_0x1982350 .delay 1 (3,3,3) L_0x1982350/d;
L_0x19824a0/d .functor OR 1, L_0x1982190, L_0x1982350, C4<0>, C4<0>;
L_0x19824a0 .delay 1 (3,3,3) L_0x19824a0/d;
v0x1814b30_0 .net "a", 0 0, L_0x19b3dd0;  alias, 1 drivers
v0x1814bf0_0 .net "a_out", 0 0, L_0x1982190;  1 drivers
v0x1814cb0_0 .net "b", 0 0, L_0x19b66a0;  alias, 1 drivers
v0x1814d80_0 .net "b_out", 0 0, L_0x1982350;  1 drivers
v0x1814e40_0 .net "not_sel", 0 0, L_0x1982080;  1 drivers
v0x1814f50_0 .net "res", 0 0, L_0x19824a0;  alias, 1 drivers
v0x1815010_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1815130 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1813e10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1982680/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x1982680 .delay 1 (1,1,1) L_0x1982680/d;
L_0x1982790/d .functor AND 1, L_0x1981ea0, L_0x1982680, C4<1>, C4<1>;
L_0x1982790 .delay 1 (3,3,3) L_0x1982790/d;
L_0x1982950/d .functor AND 1, L_0x19824a0, L_0x19be290, C4<1>, C4<1>;
L_0x1982950 .delay 1 (3,3,3) L_0x1982950/d;
L_0x1982aa0/d .functor OR 1, L_0x1982790, L_0x1982950, C4<0>, C4<0>;
L_0x1982aa0 .delay 1 (3,3,3) L_0x1982aa0/d;
v0x18153b0_0 .net "a", 0 0, L_0x1981ea0;  alias, 1 drivers
v0x1815480_0 .net "a_out", 0 0, L_0x1982790;  1 drivers
v0x1815520_0 .net "b", 0 0, L_0x19824a0;  alias, 1 drivers
v0x1815620_0 .net "b_out", 0 0, L_0x1982950;  1 drivers
v0x18156c0_0 .net "not_sel", 0 0, L_0x1982680;  1 drivers
v0x18157b0_0 .net "res", 0 0, L_0x1982aa0;  alias, 1 drivers
v0x1815850_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x1816fb0 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x1810430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x181c1a0_0 .net "a", 0 0, L_0x19b8150;  alias, 1 drivers
v0x181c260_0 .net "b", 0 0, L_0x19b8cf0;  alias, 1 drivers
v0x181c370_0 .net "c", 0 0, L_0x19b9a40;  alias, 1 drivers
v0x181c460_0 .net "d", 0 0, L_0x19ba730;  alias, 1 drivers
v0x181c550_0 .net "e", 0 0, L_0x19bb340;  alias, 1 drivers
v0x181c690_0 .net "f", 0 0, L_0x19bc070;  alias, 1 drivers
v0x181c780_0 .net "g", 0 0, L_0x19bcb80;  alias, 1 drivers
v0x181c870_0 .net "h", 0 0, L_0x19bd8d0;  alias, 1 drivers
v0x181c960_0 .net "res", 0 0, L_0x1837c20;  alias, 1 drivers
v0x181ca90_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x181cb30_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x181cbd0_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x181cc70_0 .net "x", 0 0, L_0x19842a0;  1 drivers
v0x181cd10_0 .net "y", 0 0, L_0x1837660;  1 drivers
S_0x18172c0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x1816fb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1837880/d .functor NOT 1, L_0x19bdfe0, C4<0>, C4<0>, C4<0>;
L_0x1837880 .delay 1 (1,1,1) L_0x1837880/d;
L_0x1837990/d .functor AND 1, L_0x19842a0, L_0x1837880, C4<1>, C4<1>;
L_0x1837990 .delay 1 (3,3,3) L_0x1837990/d;
L_0x1837b10/d .functor AND 1, L_0x1837660, L_0x19bdfe0, C4<1>, C4<1>;
L_0x1837b10 .delay 1 (3,3,3) L_0x1837b10/d;
L_0x1837c20/d .functor OR 1, L_0x1837990, L_0x1837b10, C4<0>, C4<0>;
L_0x1837c20 .delay 1 (3,3,3) L_0x1837c20/d;
v0x1817510_0 .net "a", 0 0, L_0x19842a0;  alias, 1 drivers
v0x18175f0_0 .net "a_out", 0 0, L_0x1837990;  1 drivers
v0x18176b0_0 .net "b", 0 0, L_0x1837660;  alias, 1 drivers
v0x1817750_0 .net "b_out", 0 0, L_0x1837b10;  1 drivers
v0x1817810_0 .net "not_sel", 0 0, L_0x1837880;  1 drivers
v0x1817920_0 .net "res", 0 0, L_0x1837c20;  alias, 1 drivers
v0x18179c0_0 .net "sel", 0 0, L_0x19bdfe0;  alias, 1 drivers
S_0x1817ac0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x1816fb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1819550_0 .net "a", 0 0, L_0x19b8150;  alias, 1 drivers
v0x1819610_0 .net "ab_out", 0 0, L_0x19836a0;  1 drivers
v0x1819700_0 .net "b", 0 0, L_0x19b8cf0;  alias, 1 drivers
v0x18197d0_0 .net "c", 0 0, L_0x19b9a40;  alias, 1 drivers
v0x18198a0_0 .net "cd_out", 0 0, L_0x1983ca0;  1 drivers
v0x18199e0_0 .net "d", 0 0, L_0x19ba730;  alias, 1 drivers
v0x1819a80_0 .net "res", 0 0, L_0x19842a0;  alias, 1 drivers
v0x1819b70_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x1819c10_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x1817d70 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1817ac0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1983280/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1983280 .delay 1 (1,1,1) L_0x1983280/d;
L_0x1983390/d .functor AND 1, L_0x19b8150, L_0x1983280, C4<1>, C4<1>;
L_0x1983390 .delay 1 (3,3,3) L_0x1983390/d;
L_0x1983550/d .functor AND 1, L_0x19b8cf0, L_0x19be330, C4<1>, C4<1>;
L_0x1983550 .delay 1 (3,3,3) L_0x1983550/d;
L_0x19836a0/d .functor OR 1, L_0x1983390, L_0x1983550, C4<0>, C4<0>;
L_0x19836a0 .delay 1 (3,3,3) L_0x19836a0/d;
v0x1817fc0_0 .net "a", 0 0, L_0x19b8150;  alias, 1 drivers
v0x18180a0_0 .net "a_out", 0 0, L_0x1983390;  1 drivers
v0x1818160_0 .net "b", 0 0, L_0x19b8cf0;  alias, 1 drivers
v0x1818200_0 .net "b_out", 0 0, L_0x1983550;  1 drivers
v0x18182c0_0 .net "not_sel", 0 0, L_0x1983280;  1 drivers
v0x18183d0_0 .net "res", 0 0, L_0x19836a0;  alias, 1 drivers
v0x1818490_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x18185b0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1817ac0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1983880/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1983880 .delay 1 (1,1,1) L_0x1983880/d;
L_0x1983990/d .functor AND 1, L_0x19b9a40, L_0x1983880, C4<1>, C4<1>;
L_0x1983990 .delay 1 (3,3,3) L_0x1983990/d;
L_0x1983b50/d .functor AND 1, L_0x19ba730, L_0x19be330, C4<1>, C4<1>;
L_0x1983b50 .delay 1 (3,3,3) L_0x1983b50/d;
L_0x1983ca0/d .functor OR 1, L_0x1983990, L_0x1983b50, C4<0>, C4<0>;
L_0x1983ca0 .delay 1 (3,3,3) L_0x1983ca0/d;
v0x1818820_0 .net "a", 0 0, L_0x19b9a40;  alias, 1 drivers
v0x18188e0_0 .net "a_out", 0 0, L_0x1983990;  1 drivers
v0x18189a0_0 .net "b", 0 0, L_0x19ba730;  alias, 1 drivers
v0x1818a40_0 .net "b_out", 0 0, L_0x1983b50;  1 drivers
v0x1818b00_0 .net "not_sel", 0 0, L_0x1983880;  1 drivers
v0x1818c10_0 .net "res", 0 0, L_0x1983ca0;  alias, 1 drivers
v0x1818cd0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1818df0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1817ac0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1983e80/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x1983e80 .delay 1 (1,1,1) L_0x1983e80/d;
L_0x1983f90/d .functor AND 1, L_0x19836a0, L_0x1983e80, C4<1>, C4<1>;
L_0x1983f90 .delay 1 (3,3,3) L_0x1983f90/d;
L_0x1984150/d .functor AND 1, L_0x1983ca0, L_0x19be290, C4<1>, C4<1>;
L_0x1984150 .delay 1 (3,3,3) L_0x1984150/d;
L_0x19842a0/d .functor OR 1, L_0x1983f90, L_0x1984150, C4<0>, C4<0>;
L_0x19842a0 .delay 1 (3,3,3) L_0x19842a0/d;
v0x1819040_0 .net "a", 0 0, L_0x19836a0;  alias, 1 drivers
v0x18190e0_0 .net "a_out", 0 0, L_0x1983f90;  1 drivers
v0x1819180_0 .net "b", 0 0, L_0x1983ca0;  alias, 1 drivers
v0x1819220_0 .net "b_out", 0 0, L_0x1984150;  1 drivers
v0x18192c0_0 .net "not_sel", 0 0, L_0x1983e80;  1 drivers
v0x18193b0_0 .net "res", 0 0, L_0x19842a0;  alias, 1 drivers
v0x1819450_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x1819dc0 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x1816fb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x181b930_0 .net "a", 0 0, L_0x19bb340;  alias, 1 drivers
v0x181b9f0_0 .net "ab_out", 0 0, L_0x19848e0;  1 drivers
v0x181bae0_0 .net "b", 0 0, L_0x19bc070;  alias, 1 drivers
v0x181bbb0_0 .net "c", 0 0, L_0x19bcb80;  alias, 1 drivers
v0x181bc80_0 .net "cd_out", 0 0, L_0x1984ee0;  1 drivers
v0x181bdc0_0 .net "d", 0 0, L_0x19bd8d0;  alias, 1 drivers
v0x181be60_0 .net "res", 0 0, L_0x1837660;  alias, 1 drivers
v0x181bf50_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x181bff0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x181a000 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1819dc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19844c0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x19844c0 .delay 1 (1,1,1) L_0x19844c0/d;
L_0x19845d0/d .functor AND 1, L_0x19bb340, L_0x19844c0, C4<1>, C4<1>;
L_0x19845d0 .delay 1 (3,3,3) L_0x19845d0/d;
L_0x1984790/d .functor AND 1, L_0x19bc070, L_0x19be330, C4<1>, C4<1>;
L_0x1984790 .delay 1 (3,3,3) L_0x1984790/d;
L_0x19848e0/d .functor OR 1, L_0x19845d0, L_0x1984790, C4<0>, C4<0>;
L_0x19848e0 .delay 1 (3,3,3) L_0x19848e0/d;
v0x181a250_0 .net "a", 0 0, L_0x19bb340;  alias, 1 drivers
v0x181a330_0 .net "a_out", 0 0, L_0x19845d0;  1 drivers
v0x181a3f0_0 .net "b", 0 0, L_0x19bc070;  alias, 1 drivers
v0x181a4c0_0 .net "b_out", 0 0, L_0x1984790;  1 drivers
v0x181a580_0 .net "not_sel", 0 0, L_0x19844c0;  1 drivers
v0x181a690_0 .net "res", 0 0, L_0x19848e0;  alias, 1 drivers
v0x181a750_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x181a870 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1819dc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1984ac0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1984ac0 .delay 1 (1,1,1) L_0x1984ac0/d;
L_0x1984bd0/d .functor AND 1, L_0x19bcb80, L_0x1984ac0, C4<1>, C4<1>;
L_0x1984bd0 .delay 1 (3,3,3) L_0x1984bd0/d;
L_0x1984d90/d .functor AND 1, L_0x19bd8d0, L_0x19be330, C4<1>, C4<1>;
L_0x1984d90 .delay 1 (3,3,3) L_0x1984d90/d;
L_0x1984ee0/d .functor OR 1, L_0x1984bd0, L_0x1984d90, C4<0>, C4<0>;
L_0x1984ee0 .delay 1 (3,3,3) L_0x1984ee0/d;
v0x181aae0_0 .net "a", 0 0, L_0x19bcb80;  alias, 1 drivers
v0x181aba0_0 .net "a_out", 0 0, L_0x1984bd0;  1 drivers
v0x181ac60_0 .net "b", 0 0, L_0x19bd8d0;  alias, 1 drivers
v0x181ad30_0 .net "b_out", 0 0, L_0x1984d90;  1 drivers
v0x181adf0_0 .net "not_sel", 0 0, L_0x1984ac0;  1 drivers
v0x181af00_0 .net "res", 0 0, L_0x1984ee0;  alias, 1 drivers
v0x181afc0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x181b0e0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1819dc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19850c0/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x19850c0 .delay 1 (1,1,1) L_0x19850c0/d;
L_0x19851d0/d .functor AND 1, L_0x19848e0, L_0x19850c0, C4<1>, C4<1>;
L_0x19851d0 .delay 1 (3,3,3) L_0x19851d0/d;
L_0x1985390/d .functor AND 1, L_0x1984ee0, L_0x19be290, C4<1>, C4<1>;
L_0x1985390 .delay 1 (3,3,3) L_0x1985390/d;
L_0x1837660/d .functor OR 1, L_0x19851d0, L_0x1985390, C4<0>, C4<0>;
L_0x1837660 .delay 1 (3,3,3) L_0x1837660/d;
v0x181b360_0 .net "a", 0 0, L_0x19848e0;  alias, 1 drivers
v0x181b430_0 .net "a_out", 0 0, L_0x19851d0;  1 drivers
v0x181b4d0_0 .net "b", 0 0, L_0x1984ee0;  alias, 1 drivers
v0x181b5d0_0 .net "b_out", 0 0, L_0x1985390;  1 drivers
v0x181b670_0 .net "not_sel", 0 0, L_0x19850c0;  1 drivers
v0x181b760_0 .net "res", 0 0, L_0x1837660;  alias, 1 drivers
v0x181b800_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x181e2e0 .scope module, "mux_16_1_1b_0[10]" "mux_16_1_1b" 11 26, 12 2 0, S_0x1790570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x182ae10_0 .net "a", 0 0, L_0x19aa770;  1 drivers
v0x182aed0_0 .net "b", 0 0, L_0x19ab610;  1 drivers
v0x182af90_0 .net "c", 0 0, L_0x19ac8b0;  1 drivers
v0x182b030_0 .net "d", 0 0, L_0x19adff0;  1 drivers
v0x182b0d0_0 .net "e", 0 0, L_0x19afd40;  1 drivers
v0x182b1c0_0 .net "f", 0 0, L_0x19b1c80;  1 drivers
v0x182b260_0 .net "g", 0 0, L_0x19b41d0;  1 drivers
v0x182b300_0 .net "h", 0 0, L_0x19b6b20;  1 drivers
v0x182b3a0_0 .net "i", 0 0, L_0x19b87f0;  1 drivers
v0x182b4d0_0 .net "j", 0 0, L_0x19b94a0;  1 drivers
v0x182b570_0 .net "k", 0 0, L_0x19ba190;  1 drivers
v0x182b610_0 .net "l", 0 0, L_0x19baee0;  1 drivers
v0x182b6b0_0 .net "m", 0 0, L_0x19bb3e0;  1 drivers
v0x182b750_0 .net "n", 0 0, L_0x19bc110;  1 drivers
v0x182b7f0_0 .net "o", 0 0, L_0x19bcc20;  1 drivers
v0x182b890_0 .net "p", 0 0, L_0x19bd970;  1 drivers
v0x182b930_0 .net "res", 0 0, L_0x198ca90;  1 drivers
v0x182bae0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x182bb80_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x182bc20_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x182bcc0_0 .net "sel3", 0 0, L_0x19bddd0;  alias, 1 drivers
v0x182bd60_0 .net "x", 0 0, L_0x1989a90;  1 drivers
v0x182be00_0 .net "y", 0 0, L_0x198c4d0;  1 drivers
S_0x181e690 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x181e2e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x198c6f0/d .functor NOT 1, L_0x19bddd0, C4<0>, C4<0>, C4<0>;
L_0x198c6f0 .delay 1 (1,1,1) L_0x198c6f0/d;
L_0x198c800/d .functor AND 1, L_0x1989a90, L_0x198c6f0, C4<1>, C4<1>;
L_0x198c800 .delay 1 (3,3,3) L_0x198c800/d;
L_0x198c980/d .functor AND 1, L_0x198c4d0, L_0x19bddd0, C4<1>, C4<1>;
L_0x198c980 .delay 1 (3,3,3) L_0x198c980/d;
L_0x198ca90/d .functor OR 1, L_0x198c800, L_0x198c980, C4<0>, C4<0>;
L_0x198ca90 .delay 1 (3,3,3) L_0x198ca90/d;
v0x181e890_0 .net "a", 0 0, L_0x1989a90;  alias, 1 drivers
v0x181e970_0 .net "a_out", 0 0, L_0x198c800;  1 drivers
v0x181ea30_0 .net "b", 0 0, L_0x198c4d0;  alias, 1 drivers
v0x181ead0_0 .net "b_out", 0 0, L_0x198c980;  1 drivers
v0x181eb90_0 .net "not_sel", 0 0, L_0x198c6f0;  1 drivers
v0x181eca0_0 .net "res", 0 0, L_0x198ca90;  alias, 1 drivers
v0x181ed60_0 .net "sel", 0 0, L_0x19bddd0;  alias, 1 drivers
S_0x181ee80 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x181e2e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x18240a0_0 .net "a", 0 0, L_0x19aa770;  alias, 1 drivers
v0x1824160_0 .net "b", 0 0, L_0x19ab610;  alias, 1 drivers
v0x1824270_0 .net "c", 0 0, L_0x19ac8b0;  alias, 1 drivers
v0x1824360_0 .net "d", 0 0, L_0x19adff0;  alias, 1 drivers
v0x1824450_0 .net "e", 0 0, L_0x19afd40;  alias, 1 drivers
v0x1824590_0 .net "f", 0 0, L_0x19b1c80;  alias, 1 drivers
v0x1824680_0 .net "g", 0 0, L_0x19b41d0;  alias, 1 drivers
v0x1824770_0 .net "h", 0 0, L_0x19b6b20;  alias, 1 drivers
v0x1824860_0 .net "res", 0 0, L_0x1989a90;  alias, 1 drivers
v0x1824990_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x1824a30_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x1824ad0_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x1824b70_0 .net "x", 0 0, L_0x1988290;  1 drivers
v0x1824c10_0 .net "y", 0 0, L_0x19894d0;  1 drivers
S_0x181f220 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x181ee80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19896f0/d .functor NOT 1, L_0x19bdfe0, C4<0>, C4<0>, C4<0>;
L_0x19896f0 .delay 1 (1,1,1) L_0x19896f0/d;
L_0x1989800/d .functor AND 1, L_0x1988290, L_0x19896f0, C4<1>, C4<1>;
L_0x1989800 .delay 1 (3,3,3) L_0x1989800/d;
L_0x1989980/d .functor AND 1, L_0x19894d0, L_0x19bdfe0, C4<1>, C4<1>;
L_0x1989980 .delay 1 (3,3,3) L_0x1989980/d;
L_0x1989a90/d .functor OR 1, L_0x1989800, L_0x1989980, C4<0>, C4<0>;
L_0x1989a90 .delay 1 (3,3,3) L_0x1989a90/d;
v0x181f470_0 .net "a", 0 0, L_0x1988290;  alias, 1 drivers
v0x181f550_0 .net "a_out", 0 0, L_0x1989800;  1 drivers
v0x181f610_0 .net "b", 0 0, L_0x19894d0;  alias, 1 drivers
v0x181f6b0_0 .net "b_out", 0 0, L_0x1989980;  1 drivers
v0x181f770_0 .net "not_sel", 0 0, L_0x19896f0;  1 drivers
v0x181f880_0 .net "res", 0 0, L_0x1989a90;  alias, 1 drivers
v0x181f920_0 .net "sel", 0 0, L_0x19bdfe0;  alias, 1 drivers
S_0x181fa20 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x181ee80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x18214e0_0 .net "a", 0 0, L_0x19aa770;  alias, 1 drivers
v0x18215a0_0 .net "ab_out", 0 0, L_0x1987690;  1 drivers
v0x1821690_0 .net "b", 0 0, L_0x19ab610;  alias, 1 drivers
v0x1821760_0 .net "c", 0 0, L_0x19ac8b0;  alias, 1 drivers
v0x1821830_0 .net "cd_out", 0 0, L_0x1987c90;  1 drivers
v0x1821970_0 .net "d", 0 0, L_0x19adff0;  alias, 1 drivers
v0x1821a10_0 .net "res", 0 0, L_0x1988290;  alias, 1 drivers
v0x1821b00_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x1821ba0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x181fcd0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x181fa20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x18383e0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x18383e0 .delay 1 (1,1,1) L_0x18383e0/d;
L_0x18384f0/d .functor AND 1, L_0x19aa770, L_0x18383e0, C4<1>, C4<1>;
L_0x18384f0 .delay 1 (3,3,3) L_0x18384f0/d;
L_0x1987540/d .functor AND 1, L_0x19ab610, L_0x19be330, C4<1>, C4<1>;
L_0x1987540 .delay 1 (3,3,3) L_0x1987540/d;
L_0x1987690/d .functor OR 1, L_0x18384f0, L_0x1987540, C4<0>, C4<0>;
L_0x1987690 .delay 1 (3,3,3) L_0x1987690/d;
v0x181ff20_0 .net "a", 0 0, L_0x19aa770;  alias, 1 drivers
v0x1820000_0 .net "a_out", 0 0, L_0x18384f0;  1 drivers
v0x18200c0_0 .net "b", 0 0, L_0x19ab610;  alias, 1 drivers
v0x1820160_0 .net "b_out", 0 0, L_0x1987540;  1 drivers
v0x1820220_0 .net "not_sel", 0 0, L_0x18383e0;  1 drivers
v0x1820330_0 .net "res", 0 0, L_0x1987690;  alias, 1 drivers
v0x18203f0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1820510 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x181fa20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1987870/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1987870 .delay 1 (1,1,1) L_0x1987870/d;
L_0x1987980/d .functor AND 1, L_0x19ac8b0, L_0x1987870, C4<1>, C4<1>;
L_0x1987980 .delay 1 (3,3,3) L_0x1987980/d;
L_0x1987b40/d .functor AND 1, L_0x19adff0, L_0x19be330, C4<1>, C4<1>;
L_0x1987b40 .delay 1 (3,3,3) L_0x1987b40/d;
L_0x1987c90/d .functor OR 1, L_0x1987980, L_0x1987b40, C4<0>, C4<0>;
L_0x1987c90 .delay 1 (3,3,3) L_0x1987c90/d;
v0x1820780_0 .net "a", 0 0, L_0x19ac8b0;  alias, 1 drivers
v0x1820840_0 .net "a_out", 0 0, L_0x1987980;  1 drivers
v0x1820900_0 .net "b", 0 0, L_0x19adff0;  alias, 1 drivers
v0x18209a0_0 .net "b_out", 0 0, L_0x1987b40;  1 drivers
v0x1820a60_0 .net "not_sel", 0 0, L_0x1987870;  1 drivers
v0x1820b70_0 .net "res", 0 0, L_0x1987c90;  alias, 1 drivers
v0x1820c30_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1820d50 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x181fa20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1987e70/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x1987e70 .delay 1 (1,1,1) L_0x1987e70/d;
L_0x1987f80/d .functor AND 1, L_0x1987690, L_0x1987e70, C4<1>, C4<1>;
L_0x1987f80 .delay 1 (3,3,3) L_0x1987f80/d;
L_0x1988140/d .functor AND 1, L_0x1987c90, L_0x19be290, C4<1>, C4<1>;
L_0x1988140 .delay 1 (3,3,3) L_0x1988140/d;
L_0x1988290/d .functor OR 1, L_0x1987f80, L_0x1988140, C4<0>, C4<0>;
L_0x1988290 .delay 1 (3,3,3) L_0x1988290/d;
v0x1820fa0_0 .net "a", 0 0, L_0x1987690;  alias, 1 drivers
v0x1821040_0 .net "a_out", 0 0, L_0x1987f80;  1 drivers
v0x18210e0_0 .net "b", 0 0, L_0x1987c90;  alias, 1 drivers
v0x1821180_0 .net "b_out", 0 0, L_0x1988140;  1 drivers
v0x1821220_0 .net "not_sel", 0 0, L_0x1987e70;  1 drivers
v0x1821310_0 .net "res", 0 0, L_0x1988290;  alias, 1 drivers
v0x18213b0_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x1821cc0 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x181ee80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1823830_0 .net "a", 0 0, L_0x19afd40;  alias, 1 drivers
v0x18238f0_0 .net "ab_out", 0 0, L_0x19888d0;  1 drivers
v0x18239e0_0 .net "b", 0 0, L_0x19b1c80;  alias, 1 drivers
v0x1823ab0_0 .net "c", 0 0, L_0x19b41d0;  alias, 1 drivers
v0x1823b80_0 .net "cd_out", 0 0, L_0x1988ed0;  1 drivers
v0x1823cc0_0 .net "d", 0 0, L_0x19b6b20;  alias, 1 drivers
v0x1823d60_0 .net "res", 0 0, L_0x19894d0;  alias, 1 drivers
v0x1823e50_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x1823ef0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x1821f00 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1821cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19884b0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x19884b0 .delay 1 (1,1,1) L_0x19884b0/d;
L_0x19885c0/d .functor AND 1, L_0x19afd40, L_0x19884b0, C4<1>, C4<1>;
L_0x19885c0 .delay 1 (3,3,3) L_0x19885c0/d;
L_0x1988780/d .functor AND 1, L_0x19b1c80, L_0x19be330, C4<1>, C4<1>;
L_0x1988780 .delay 1 (3,3,3) L_0x1988780/d;
L_0x19888d0/d .functor OR 1, L_0x19885c0, L_0x1988780, C4<0>, C4<0>;
L_0x19888d0 .delay 1 (3,3,3) L_0x19888d0/d;
v0x1822150_0 .net "a", 0 0, L_0x19afd40;  alias, 1 drivers
v0x1822230_0 .net "a_out", 0 0, L_0x19885c0;  1 drivers
v0x18222f0_0 .net "b", 0 0, L_0x19b1c80;  alias, 1 drivers
v0x18223c0_0 .net "b_out", 0 0, L_0x1988780;  1 drivers
v0x1822480_0 .net "not_sel", 0 0, L_0x19884b0;  1 drivers
v0x1822590_0 .net "res", 0 0, L_0x19888d0;  alias, 1 drivers
v0x1822650_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1822770 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1821cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1988ab0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1988ab0 .delay 1 (1,1,1) L_0x1988ab0/d;
L_0x1988bc0/d .functor AND 1, L_0x19b41d0, L_0x1988ab0, C4<1>, C4<1>;
L_0x1988bc0 .delay 1 (3,3,3) L_0x1988bc0/d;
L_0x1988d80/d .functor AND 1, L_0x19b6b20, L_0x19be330, C4<1>, C4<1>;
L_0x1988d80 .delay 1 (3,3,3) L_0x1988d80/d;
L_0x1988ed0/d .functor OR 1, L_0x1988bc0, L_0x1988d80, C4<0>, C4<0>;
L_0x1988ed0 .delay 1 (3,3,3) L_0x1988ed0/d;
v0x18229e0_0 .net "a", 0 0, L_0x19b41d0;  alias, 1 drivers
v0x1822aa0_0 .net "a_out", 0 0, L_0x1988bc0;  1 drivers
v0x1822b60_0 .net "b", 0 0, L_0x19b6b20;  alias, 1 drivers
v0x1822c30_0 .net "b_out", 0 0, L_0x1988d80;  1 drivers
v0x1822cf0_0 .net "not_sel", 0 0, L_0x1988ab0;  1 drivers
v0x1822e00_0 .net "res", 0 0, L_0x1988ed0;  alias, 1 drivers
v0x1822ec0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1822fe0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1821cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19890b0/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x19890b0 .delay 1 (1,1,1) L_0x19890b0/d;
L_0x19891c0/d .functor AND 1, L_0x19888d0, L_0x19890b0, C4<1>, C4<1>;
L_0x19891c0 .delay 1 (3,3,3) L_0x19891c0/d;
L_0x1989380/d .functor AND 1, L_0x1988ed0, L_0x19be290, C4<1>, C4<1>;
L_0x1989380 .delay 1 (3,3,3) L_0x1989380/d;
L_0x19894d0/d .functor OR 1, L_0x19891c0, L_0x1989380, C4<0>, C4<0>;
L_0x19894d0 .delay 1 (3,3,3) L_0x19894d0/d;
v0x1823260_0 .net "a", 0 0, L_0x19888d0;  alias, 1 drivers
v0x1823330_0 .net "a_out", 0 0, L_0x19891c0;  1 drivers
v0x18233d0_0 .net "b", 0 0, L_0x1988ed0;  alias, 1 drivers
v0x18234d0_0 .net "b_out", 0 0, L_0x1989380;  1 drivers
v0x1823570_0 .net "not_sel", 0 0, L_0x19890b0;  1 drivers
v0x1823660_0 .net "res", 0 0, L_0x19894d0;  alias, 1 drivers
v0x1823700_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x1824e60 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x181e2e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x182a050_0 .net "a", 0 0, L_0x19b87f0;  alias, 1 drivers
v0x182a110_0 .net "b", 0 0, L_0x19b94a0;  alias, 1 drivers
v0x182a220_0 .net "c", 0 0, L_0x19ba190;  alias, 1 drivers
v0x182a310_0 .net "d", 0 0, L_0x19baee0;  alias, 1 drivers
v0x182a400_0 .net "e", 0 0, L_0x19bb3e0;  alias, 1 drivers
v0x182a540_0 .net "f", 0 0, L_0x19bc110;  alias, 1 drivers
v0x182a630_0 .net "g", 0 0, L_0x19bcc20;  alias, 1 drivers
v0x182a720_0 .net "h", 0 0, L_0x19bd970;  alias, 1 drivers
v0x182a810_0 .net "res", 0 0, L_0x198c4d0;  alias, 1 drivers
v0x182a940_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x182a9e0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x182aa80_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x182ab20_0 .net "x", 0 0, L_0x198acd0;  1 drivers
v0x182abc0_0 .net "y", 0 0, L_0x198bf10;  1 drivers
S_0x1825170 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x1824e60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x198c130/d .functor NOT 1, L_0x19bdfe0, C4<0>, C4<0>, C4<0>;
L_0x198c130 .delay 1 (1,1,1) L_0x198c130/d;
L_0x198c240/d .functor AND 1, L_0x198acd0, L_0x198c130, C4<1>, C4<1>;
L_0x198c240 .delay 1 (3,3,3) L_0x198c240/d;
L_0x198c3c0/d .functor AND 1, L_0x198bf10, L_0x19bdfe0, C4<1>, C4<1>;
L_0x198c3c0 .delay 1 (3,3,3) L_0x198c3c0/d;
L_0x198c4d0/d .functor OR 1, L_0x198c240, L_0x198c3c0, C4<0>, C4<0>;
L_0x198c4d0 .delay 1 (3,3,3) L_0x198c4d0/d;
v0x18253c0_0 .net "a", 0 0, L_0x198acd0;  alias, 1 drivers
v0x18254a0_0 .net "a_out", 0 0, L_0x198c240;  1 drivers
v0x1825560_0 .net "b", 0 0, L_0x198bf10;  alias, 1 drivers
v0x1825600_0 .net "b_out", 0 0, L_0x198c3c0;  1 drivers
v0x18256c0_0 .net "not_sel", 0 0, L_0x198c130;  1 drivers
v0x18257d0_0 .net "res", 0 0, L_0x198c4d0;  alias, 1 drivers
v0x1825870_0 .net "sel", 0 0, L_0x19bdfe0;  alias, 1 drivers
S_0x1825970 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x1824e60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1827400_0 .net "a", 0 0, L_0x19b87f0;  alias, 1 drivers
v0x18274c0_0 .net "ab_out", 0 0, L_0x198a0d0;  1 drivers
v0x18275b0_0 .net "b", 0 0, L_0x19b94a0;  alias, 1 drivers
v0x1827680_0 .net "c", 0 0, L_0x19ba190;  alias, 1 drivers
v0x1827750_0 .net "cd_out", 0 0, L_0x198a6d0;  1 drivers
v0x1827890_0 .net "d", 0 0, L_0x19baee0;  alias, 1 drivers
v0x1827930_0 .net "res", 0 0, L_0x198acd0;  alias, 1 drivers
v0x1827a20_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x1827ac0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x1825c20 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1825970;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1989cb0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1989cb0 .delay 1 (1,1,1) L_0x1989cb0/d;
L_0x1989dc0/d .functor AND 1, L_0x19b87f0, L_0x1989cb0, C4<1>, C4<1>;
L_0x1989dc0 .delay 1 (3,3,3) L_0x1989dc0/d;
L_0x1989f80/d .functor AND 1, L_0x19b94a0, L_0x19be330, C4<1>, C4<1>;
L_0x1989f80 .delay 1 (3,3,3) L_0x1989f80/d;
L_0x198a0d0/d .functor OR 1, L_0x1989dc0, L_0x1989f80, C4<0>, C4<0>;
L_0x198a0d0 .delay 1 (3,3,3) L_0x198a0d0/d;
v0x1825e70_0 .net "a", 0 0, L_0x19b87f0;  alias, 1 drivers
v0x1825f50_0 .net "a_out", 0 0, L_0x1989dc0;  1 drivers
v0x1826010_0 .net "b", 0 0, L_0x19b94a0;  alias, 1 drivers
v0x18260b0_0 .net "b_out", 0 0, L_0x1989f80;  1 drivers
v0x1826170_0 .net "not_sel", 0 0, L_0x1989cb0;  1 drivers
v0x1826280_0 .net "res", 0 0, L_0x198a0d0;  alias, 1 drivers
v0x1826340_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1826460 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1825970;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x198a2b0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x198a2b0 .delay 1 (1,1,1) L_0x198a2b0/d;
L_0x198a3c0/d .functor AND 1, L_0x19ba190, L_0x198a2b0, C4<1>, C4<1>;
L_0x198a3c0 .delay 1 (3,3,3) L_0x198a3c0/d;
L_0x198a580/d .functor AND 1, L_0x19baee0, L_0x19be330, C4<1>, C4<1>;
L_0x198a580 .delay 1 (3,3,3) L_0x198a580/d;
L_0x198a6d0/d .functor OR 1, L_0x198a3c0, L_0x198a580, C4<0>, C4<0>;
L_0x198a6d0 .delay 1 (3,3,3) L_0x198a6d0/d;
v0x18266d0_0 .net "a", 0 0, L_0x19ba190;  alias, 1 drivers
v0x1826790_0 .net "a_out", 0 0, L_0x198a3c0;  1 drivers
v0x1826850_0 .net "b", 0 0, L_0x19baee0;  alias, 1 drivers
v0x18268f0_0 .net "b_out", 0 0, L_0x198a580;  1 drivers
v0x18269b0_0 .net "not_sel", 0 0, L_0x198a2b0;  1 drivers
v0x1826ac0_0 .net "res", 0 0, L_0x198a6d0;  alias, 1 drivers
v0x1826b80_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1826ca0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1825970;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x198a8b0/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x198a8b0 .delay 1 (1,1,1) L_0x198a8b0/d;
L_0x198a9c0/d .functor AND 1, L_0x198a0d0, L_0x198a8b0, C4<1>, C4<1>;
L_0x198a9c0 .delay 1 (3,3,3) L_0x198a9c0/d;
L_0x198ab80/d .functor AND 1, L_0x198a6d0, L_0x19be290, C4<1>, C4<1>;
L_0x198ab80 .delay 1 (3,3,3) L_0x198ab80/d;
L_0x198acd0/d .functor OR 1, L_0x198a9c0, L_0x198ab80, C4<0>, C4<0>;
L_0x198acd0 .delay 1 (3,3,3) L_0x198acd0/d;
v0x1826ef0_0 .net "a", 0 0, L_0x198a0d0;  alias, 1 drivers
v0x1826f90_0 .net "a_out", 0 0, L_0x198a9c0;  1 drivers
v0x1827030_0 .net "b", 0 0, L_0x198a6d0;  alias, 1 drivers
v0x18270d0_0 .net "b_out", 0 0, L_0x198ab80;  1 drivers
v0x1827170_0 .net "not_sel", 0 0, L_0x198a8b0;  1 drivers
v0x1827260_0 .net "res", 0 0, L_0x198acd0;  alias, 1 drivers
v0x1827300_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x1827c70 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x1824e60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x18297e0_0 .net "a", 0 0, L_0x19bb3e0;  alias, 1 drivers
v0x18298a0_0 .net "ab_out", 0 0, L_0x198b310;  1 drivers
v0x1829990_0 .net "b", 0 0, L_0x19bc110;  alias, 1 drivers
v0x1829a60_0 .net "c", 0 0, L_0x19bcc20;  alias, 1 drivers
v0x1829b30_0 .net "cd_out", 0 0, L_0x198b910;  1 drivers
v0x1829c70_0 .net "d", 0 0, L_0x19bd970;  alias, 1 drivers
v0x1829d10_0 .net "res", 0 0, L_0x198bf10;  alias, 1 drivers
v0x1829e00_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x1829ea0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x1827eb0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1827c70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x198aef0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x198aef0 .delay 1 (1,1,1) L_0x198aef0/d;
L_0x198b000/d .functor AND 1, L_0x19bb3e0, L_0x198aef0, C4<1>, C4<1>;
L_0x198b000 .delay 1 (3,3,3) L_0x198b000/d;
L_0x198b1c0/d .functor AND 1, L_0x19bc110, L_0x19be330, C4<1>, C4<1>;
L_0x198b1c0 .delay 1 (3,3,3) L_0x198b1c0/d;
L_0x198b310/d .functor OR 1, L_0x198b000, L_0x198b1c0, C4<0>, C4<0>;
L_0x198b310 .delay 1 (3,3,3) L_0x198b310/d;
v0x1828100_0 .net "a", 0 0, L_0x19bb3e0;  alias, 1 drivers
v0x18281e0_0 .net "a_out", 0 0, L_0x198b000;  1 drivers
v0x18282a0_0 .net "b", 0 0, L_0x19bc110;  alias, 1 drivers
v0x1828370_0 .net "b_out", 0 0, L_0x198b1c0;  1 drivers
v0x1828430_0 .net "not_sel", 0 0, L_0x198aef0;  1 drivers
v0x1828540_0 .net "res", 0 0, L_0x198b310;  alias, 1 drivers
v0x1828600_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1828720 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1827c70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x198b4f0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x198b4f0 .delay 1 (1,1,1) L_0x198b4f0/d;
L_0x198b600/d .functor AND 1, L_0x19bcc20, L_0x198b4f0, C4<1>, C4<1>;
L_0x198b600 .delay 1 (3,3,3) L_0x198b600/d;
L_0x198b7c0/d .functor AND 1, L_0x19bd970, L_0x19be330, C4<1>, C4<1>;
L_0x198b7c0 .delay 1 (3,3,3) L_0x198b7c0/d;
L_0x198b910/d .functor OR 1, L_0x198b600, L_0x198b7c0, C4<0>, C4<0>;
L_0x198b910 .delay 1 (3,3,3) L_0x198b910/d;
v0x1828990_0 .net "a", 0 0, L_0x19bcc20;  alias, 1 drivers
v0x1828a50_0 .net "a_out", 0 0, L_0x198b600;  1 drivers
v0x1828b10_0 .net "b", 0 0, L_0x19bd970;  alias, 1 drivers
v0x1828be0_0 .net "b_out", 0 0, L_0x198b7c0;  1 drivers
v0x1828ca0_0 .net "not_sel", 0 0, L_0x198b4f0;  1 drivers
v0x1828db0_0 .net "res", 0 0, L_0x198b910;  alias, 1 drivers
v0x1828e70_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1828f90 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1827c70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x198baf0/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x198baf0 .delay 1 (1,1,1) L_0x198baf0/d;
L_0x198bc00/d .functor AND 1, L_0x198b310, L_0x198baf0, C4<1>, C4<1>;
L_0x198bc00 .delay 1 (3,3,3) L_0x198bc00/d;
L_0x198bdc0/d .functor AND 1, L_0x198b910, L_0x19be290, C4<1>, C4<1>;
L_0x198bdc0 .delay 1 (3,3,3) L_0x198bdc0/d;
L_0x198bf10/d .functor OR 1, L_0x198bc00, L_0x198bdc0, C4<0>, C4<0>;
L_0x198bf10 .delay 1 (3,3,3) L_0x198bf10/d;
v0x1829210_0 .net "a", 0 0, L_0x198b310;  alias, 1 drivers
v0x18292e0_0 .net "a_out", 0 0, L_0x198bc00;  1 drivers
v0x1829380_0 .net "b", 0 0, L_0x198b910;  alias, 1 drivers
v0x1829480_0 .net "b_out", 0 0, L_0x198bdc0;  1 drivers
v0x1829520_0 .net "not_sel", 0 0, L_0x198baf0;  1 drivers
v0x1829610_0 .net "res", 0 0, L_0x198bf10;  alias, 1 drivers
v0x18296b0_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x182c190 .scope module, "mux_16_1_1b_0[11]" "mux_16_1_1b" 11 26, 12 2 0, S_0x1790570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x18394d0_0 .net "a", 0 0, L_0x19aa810;  1 drivers
v0x1839590_0 .net "b", 0 0, L_0x19ab6b0;  1 drivers
v0x1839650_0 .net "c", 0 0, L_0x19ac950;  1 drivers
v0x18396f0_0 .net "d", 0 0, L_0x19ae090;  1 drivers
v0x1839790_0 .net "e", 0 0, L_0x19afde0;  1 drivers
v0x1839880_0 .net "f", 0 0, L_0x19b1d20;  1 drivers
v0x1839920_0 .net "g", 0 0, L_0x19b4270;  1 drivers
v0x18399c0_0 .net "h", 0 0, L_0x19b6bc0;  1 drivers
v0x1839a60_0 .net "i", 0 0, L_0x19b8890;  1 drivers
v0x1839b90_0 .net "j", 0 0, L_0x19b9540;  1 drivers
v0x1839c30_0 .net "k", 0 0, L_0x19ba230;  1 drivers
v0x1839cd0_0 .net "l", 0 0, L_0x19baf80;  1 drivers
v0x1839d70_0 .net "m", 0 0, L_0x19bb480;  1 drivers
v0x1839e10_0 .net "n", 0 0, L_0x19bc1b0;  1 drivers
v0x1839eb0_0 .net "o", 0 0, L_0x19bd650;  1 drivers
v0x1839f50_0 .net "p", 0 0, L_0x19bda10;  1 drivers
v0x1839ff0_0 .net "res", 0 0, L_0x1848890;  1 drivers
v0x183a1a0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x183a240_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x183a2e0_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x183a380_0 .net "sel3", 0 0, L_0x19bddd0;  alias, 1 drivers
v0x183a420_0 .net "x", 0 0, L_0x198f4d0;  1 drivers
v0x183a4c0_0 .net "y", 0 0, L_0x18482d0;  1 drivers
S_0x182c540 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x182c190;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x18484f0/d .functor NOT 1, L_0x19bddd0, C4<0>, C4<0>, C4<0>;
L_0x18484f0 .delay 1 (1,1,1) L_0x18484f0/d;
L_0x1848600/d .functor AND 1, L_0x198f4d0, L_0x18484f0, C4<1>, C4<1>;
L_0x1848600 .delay 1 (3,3,3) L_0x1848600/d;
L_0x1848780/d .functor AND 1, L_0x18482d0, L_0x19bddd0, C4<1>, C4<1>;
L_0x1848780 .delay 1 (3,3,3) L_0x1848780/d;
L_0x1848890/d .functor OR 1, L_0x1848600, L_0x1848780, C4<0>, C4<0>;
L_0x1848890 .delay 1 (3,3,3) L_0x1848890/d;
v0x182c740_0 .net "a", 0 0, L_0x198f4d0;  alias, 1 drivers
v0x182c820_0 .net "a_out", 0 0, L_0x1848600;  1 drivers
v0x182c8e0_0 .net "b", 0 0, L_0x18482d0;  alias, 1 drivers
v0x182c980_0 .net "b_out", 0 0, L_0x1848780;  1 drivers
v0x182ca40_0 .net "not_sel", 0 0, L_0x18484f0;  1 drivers
v0x182cb50_0 .net "res", 0 0, L_0x1848890;  alias, 1 drivers
v0x182cc10_0 .net "sel", 0 0, L_0x19bddd0;  alias, 1 drivers
S_0x182cd30 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x182c190;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x1831f60_0 .net "a", 0 0, L_0x19aa810;  alias, 1 drivers
v0x1832020_0 .net "b", 0 0, L_0x19ab6b0;  alias, 1 drivers
v0x1832130_0 .net "c", 0 0, L_0x19ac950;  alias, 1 drivers
v0x1832220_0 .net "d", 0 0, L_0x19ae090;  alias, 1 drivers
v0x1832310_0 .net "e", 0 0, L_0x19afde0;  alias, 1 drivers
v0x1832450_0 .net "f", 0 0, L_0x19b1d20;  alias, 1 drivers
v0x1832540_0 .net "g", 0 0, L_0x19b4270;  alias, 1 drivers
v0x1832630_0 .net "h", 0 0, L_0x19b6bc0;  alias, 1 drivers
v0x1832720_0 .net "res", 0 0, L_0x198f4d0;  alias, 1 drivers
v0x1832850_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x18328f0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x1832990_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x1832a30_0 .net "x", 0 0, L_0x198dcb0;  1 drivers
v0x1832ad0_0 .net "y", 0 0, L_0x198eef0;  1 drivers
S_0x182d0d0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x182cd30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x198f110/d .functor NOT 1, L_0x19bdfe0, C4<0>, C4<0>, C4<0>;
L_0x198f110 .delay 1 (1,1,1) L_0x198f110/d;
L_0x198f220/d .functor AND 1, L_0x198dcb0, L_0x198f110, C4<1>, C4<1>;
L_0x198f220 .delay 1 (3,3,3) L_0x198f220/d;
L_0x198f3a0/d .functor AND 1, L_0x198eef0, L_0x19bdfe0, C4<1>, C4<1>;
L_0x198f3a0 .delay 1 (3,3,3) L_0x198f3a0/d;
L_0x198f4d0/d .functor OR 1, L_0x198f220, L_0x198f3a0, C4<0>, C4<0>;
L_0x198f4d0 .delay 1 (3,3,3) L_0x198f4d0/d;
v0x182d320_0 .net "a", 0 0, L_0x198dcb0;  alias, 1 drivers
v0x182d3c0_0 .net "a_out", 0 0, L_0x198f220;  1 drivers
v0x182d460_0 .net "b", 0 0, L_0x198eef0;  alias, 1 drivers
v0x182d520_0 .net "b_out", 0 0, L_0x198f3a0;  1 drivers
v0x182d5e0_0 .net "not_sel", 0 0, L_0x198f110;  1 drivers
v0x182d6f0_0 .net "res", 0 0, L_0x198f4d0;  alias, 1 drivers
v0x182d790_0 .net "sel", 0 0, L_0x19bdfe0;  alias, 1 drivers
S_0x182d890 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x182cd30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x182f3a0_0 .net "a", 0 0, L_0x19aa810;  alias, 1 drivers
v0x182f460_0 .net "ab_out", 0 0, L_0x198d0b0;  1 drivers
v0x182f550_0 .net "b", 0 0, L_0x19ab6b0;  alias, 1 drivers
v0x182f620_0 .net "c", 0 0, L_0x19ac950;  alias, 1 drivers
v0x182f6f0_0 .net "cd_out", 0 0, L_0x198d6b0;  1 drivers
v0x182f830_0 .net "d", 0 0, L_0x19ae090;  alias, 1 drivers
v0x182f8d0_0 .net "res", 0 0, L_0x198dcb0;  alias, 1 drivers
v0x182f9c0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x182fa60_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x182db40 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x182d890;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x198cc90/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x198cc90 .delay 1 (1,1,1) L_0x198cc90/d;
L_0x198cda0/d .functor AND 1, L_0x19aa810, L_0x198cc90, C4<1>, C4<1>;
L_0x198cda0 .delay 1 (3,3,3) L_0x198cda0/d;
L_0x198cf60/d .functor AND 1, L_0x19ab6b0, L_0x19be330, C4<1>, C4<1>;
L_0x198cf60 .delay 1 (3,3,3) L_0x198cf60/d;
L_0x198d0b0/d .functor OR 1, L_0x198cda0, L_0x198cf60, C4<0>, C4<0>;
L_0x198d0b0 .delay 1 (3,3,3) L_0x198d0b0/d;
v0x182dd90_0 .net "a", 0 0, L_0x19aa810;  alias, 1 drivers
v0x182de70_0 .net "a_out", 0 0, L_0x198cda0;  1 drivers
v0x182df30_0 .net "b", 0 0, L_0x19ab6b0;  alias, 1 drivers
v0x182dfd0_0 .net "b_out", 0 0, L_0x198cf60;  1 drivers
v0x182e090_0 .net "not_sel", 0 0, L_0x198cc90;  1 drivers
v0x182e1a0_0 .net "res", 0 0, L_0x198d0b0;  alias, 1 drivers
v0x182e260_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x182e380 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x182d890;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x198d290/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x198d290 .delay 1 (1,1,1) L_0x198d290/d;
L_0x198d3a0/d .functor AND 1, L_0x19ac950, L_0x198d290, C4<1>, C4<1>;
L_0x198d3a0 .delay 1 (3,3,3) L_0x198d3a0/d;
L_0x198d560/d .functor AND 1, L_0x19ae090, L_0x19be330, C4<1>, C4<1>;
L_0x198d560 .delay 1 (3,3,3) L_0x198d560/d;
L_0x198d6b0/d .functor OR 1, L_0x198d3a0, L_0x198d560, C4<0>, C4<0>;
L_0x198d6b0 .delay 1 (3,3,3) L_0x198d6b0/d;
v0x182e5f0_0 .net "a", 0 0, L_0x19ac950;  alias, 1 drivers
v0x182e6b0_0 .net "a_out", 0 0, L_0x198d3a0;  1 drivers
v0x182e770_0 .net "b", 0 0, L_0x19ae090;  alias, 1 drivers
v0x182e810_0 .net "b_out", 0 0, L_0x198d560;  1 drivers
v0x182e8d0_0 .net "not_sel", 0 0, L_0x198d290;  1 drivers
v0x182e9e0_0 .net "res", 0 0, L_0x198d6b0;  alias, 1 drivers
v0x182eaa0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x182ebc0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x182d890;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x198d890/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x198d890 .delay 1 (1,1,1) L_0x198d890/d;
L_0x198d9a0/d .functor AND 1, L_0x198d0b0, L_0x198d890, C4<1>, C4<1>;
L_0x198d9a0 .delay 1 (3,3,3) L_0x198d9a0/d;
L_0x198db60/d .functor AND 1, L_0x198d6b0, L_0x19be290, C4<1>, C4<1>;
L_0x198db60 .delay 1 (3,3,3) L_0x198db60/d;
L_0x198dcb0/d .functor OR 1, L_0x198d9a0, L_0x198db60, C4<0>, C4<0>;
L_0x198dcb0 .delay 1 (3,3,3) L_0x198dcb0/d;
v0x182ee10_0 .net "a", 0 0, L_0x198d0b0;  alias, 1 drivers
v0x182eeb0_0 .net "a_out", 0 0, L_0x198d9a0;  1 drivers
v0x182ef50_0 .net "b", 0 0, L_0x198d6b0;  alias, 1 drivers
v0x182f050_0 .net "b_out", 0 0, L_0x198db60;  1 drivers
v0x182f0f0_0 .net "not_sel", 0 0, L_0x198d890;  1 drivers
v0x182f1e0_0 .net "res", 0 0, L_0x198dcb0;  alias, 1 drivers
v0x182f280_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x182fb80 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x182cd30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x18316f0_0 .net "a", 0 0, L_0x19afde0;  alias, 1 drivers
v0x18317b0_0 .net "ab_out", 0 0, L_0x198e2f0;  1 drivers
v0x18318a0_0 .net "b", 0 0, L_0x19b1d20;  alias, 1 drivers
v0x1831970_0 .net "c", 0 0, L_0x19b4270;  alias, 1 drivers
v0x1831a40_0 .net "cd_out", 0 0, L_0x198e8f0;  1 drivers
v0x1831b80_0 .net "d", 0 0, L_0x19b6bc0;  alias, 1 drivers
v0x1831c20_0 .net "res", 0 0, L_0x198eef0;  alias, 1 drivers
v0x1831d10_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x1831db0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x182fdc0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x182fb80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x198ded0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x198ded0 .delay 1 (1,1,1) L_0x198ded0/d;
L_0x198dfe0/d .functor AND 1, L_0x19afde0, L_0x198ded0, C4<1>, C4<1>;
L_0x198dfe0 .delay 1 (3,3,3) L_0x198dfe0/d;
L_0x198e1a0/d .functor AND 1, L_0x19b1d20, L_0x19be330, C4<1>, C4<1>;
L_0x198e1a0 .delay 1 (3,3,3) L_0x198e1a0/d;
L_0x198e2f0/d .functor OR 1, L_0x198dfe0, L_0x198e1a0, C4<0>, C4<0>;
L_0x198e2f0 .delay 1 (3,3,3) L_0x198e2f0/d;
v0x1830010_0 .net "a", 0 0, L_0x19afde0;  alias, 1 drivers
v0x18300f0_0 .net "a_out", 0 0, L_0x198dfe0;  1 drivers
v0x18301b0_0 .net "b", 0 0, L_0x19b1d20;  alias, 1 drivers
v0x1830280_0 .net "b_out", 0 0, L_0x198e1a0;  1 drivers
v0x1830340_0 .net "not_sel", 0 0, L_0x198ded0;  1 drivers
v0x1830450_0 .net "res", 0 0, L_0x198e2f0;  alias, 1 drivers
v0x1830510_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1830630 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x182fb80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x198e4d0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x198e4d0 .delay 1 (1,1,1) L_0x198e4d0/d;
L_0x198e5e0/d .functor AND 1, L_0x19b4270, L_0x198e4d0, C4<1>, C4<1>;
L_0x198e5e0 .delay 1 (3,3,3) L_0x198e5e0/d;
L_0x198e7a0/d .functor AND 1, L_0x19b6bc0, L_0x19be330, C4<1>, C4<1>;
L_0x198e7a0 .delay 1 (3,3,3) L_0x198e7a0/d;
L_0x198e8f0/d .functor OR 1, L_0x198e5e0, L_0x198e7a0, C4<0>, C4<0>;
L_0x198e8f0 .delay 1 (3,3,3) L_0x198e8f0/d;
v0x18308a0_0 .net "a", 0 0, L_0x19b4270;  alias, 1 drivers
v0x1830960_0 .net "a_out", 0 0, L_0x198e5e0;  1 drivers
v0x1830a20_0 .net "b", 0 0, L_0x19b6bc0;  alias, 1 drivers
v0x1830af0_0 .net "b_out", 0 0, L_0x198e7a0;  1 drivers
v0x1830bb0_0 .net "not_sel", 0 0, L_0x198e4d0;  1 drivers
v0x1830cc0_0 .net "res", 0 0, L_0x198e8f0;  alias, 1 drivers
v0x1830d80_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1830ea0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x182fb80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x198ead0/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x198ead0 .delay 1 (1,1,1) L_0x198ead0/d;
L_0x198ebe0/d .functor AND 1, L_0x198e2f0, L_0x198ead0, C4<1>, C4<1>;
L_0x198ebe0 .delay 1 (3,3,3) L_0x198ebe0/d;
L_0x198eda0/d .functor AND 1, L_0x198e8f0, L_0x19be290, C4<1>, C4<1>;
L_0x198eda0 .delay 1 (3,3,3) L_0x198eda0/d;
L_0x198eef0/d .functor OR 1, L_0x198ebe0, L_0x198eda0, C4<0>, C4<0>;
L_0x198eef0 .delay 1 (3,3,3) L_0x198eef0/d;
v0x1831120_0 .net "a", 0 0, L_0x198e2f0;  alias, 1 drivers
v0x18311f0_0 .net "a_out", 0 0, L_0x198ebe0;  1 drivers
v0x1831290_0 .net "b", 0 0, L_0x198e8f0;  alias, 1 drivers
v0x1831390_0 .net "b_out", 0 0, L_0x198eda0;  1 drivers
v0x1831430_0 .net "not_sel", 0 0, L_0x198ead0;  1 drivers
v0x1831520_0 .net "res", 0 0, L_0x198eef0;  alias, 1 drivers
v0x18315c0_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x1832d20 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x182c190;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x1838710_0 .net "a", 0 0, L_0x19b8890;  alias, 1 drivers
v0x18387d0_0 .net "b", 0 0, L_0x19b9540;  alias, 1 drivers
v0x18388e0_0 .net "c", 0 0, L_0x19ba230;  alias, 1 drivers
v0x18389d0_0 .net "d", 0 0, L_0x19baf80;  alias, 1 drivers
v0x1838ac0_0 .net "e", 0 0, L_0x19bb480;  alias, 1 drivers
v0x1838c00_0 .net "f", 0 0, L_0x19bc1b0;  alias, 1 drivers
v0x1838cf0_0 .net "g", 0 0, L_0x19bd650;  alias, 1 drivers
v0x1838de0_0 .net "h", 0 0, L_0x19bda10;  alias, 1 drivers
v0x1838ed0_0 .net "res", 0 0, L_0x18482d0;  alias, 1 drivers
v0x1839000_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x18390a0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x1839140_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x18391e0_0 .net "x", 0 0, L_0x19906e0;  1 drivers
v0x1839280_0 .net "y", 0 0, L_0x1991920;  1 drivers
S_0x1833030 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x1832d20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1991b40/d .functor NOT 1, L_0x19bdfe0, C4<0>, C4<0>, C4<0>;
L_0x1991b40 .delay 1 (1,1,1) L_0x1991b40/d;
L_0x1991c50/d .functor AND 1, L_0x19906e0, L_0x1991b40, C4<1>, C4<1>;
L_0x1991c50 .delay 1 (3,3,3) L_0x1991c50/d;
L_0x1991dd0/d .functor AND 1, L_0x1991920, L_0x19bdfe0, C4<1>, C4<1>;
L_0x1991dd0 .delay 1 (3,3,3) L_0x1991dd0/d;
L_0x18482d0/d .functor OR 1, L_0x1991c50, L_0x1991dd0, C4<0>, C4<0>;
L_0x18482d0 .delay 1 (3,3,3) L_0x18482d0/d;
v0x1833280_0 .net "a", 0 0, L_0x19906e0;  alias, 1 drivers
v0x1833360_0 .net "a_out", 0 0, L_0x1991c50;  1 drivers
v0x1833420_0 .net "b", 0 0, L_0x1991920;  alias, 1 drivers
v0x18334c0_0 .net "b_out", 0 0, L_0x1991dd0;  1 drivers
v0x1833580_0 .net "not_sel", 0 0, L_0x1991b40;  1 drivers
v0x1833690_0 .net "res", 0 0, L_0x18482d0;  alias, 1 drivers
v0x1833730_0 .net "sel", 0 0, L_0x19bdfe0;  alias, 1 drivers
S_0x1833830 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x1832d20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x18352c0_0 .net "a", 0 0, L_0x19b8890;  alias, 1 drivers
v0x1835380_0 .net "ab_out", 0 0, L_0x198fae0;  1 drivers
v0x1835470_0 .net "b", 0 0, L_0x19b9540;  alias, 1 drivers
v0x1835540_0 .net "c", 0 0, L_0x19ba230;  alias, 1 drivers
v0x1835610_0 .net "cd_out", 0 0, L_0x19900e0;  1 drivers
v0x1835750_0 .net "d", 0 0, L_0x19baf80;  alias, 1 drivers
v0x18357f0_0 .net "res", 0 0, L_0x19906e0;  alias, 1 drivers
v0x18358e0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x1835980_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x1833ae0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1833830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x198f6c0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x198f6c0 .delay 1 (1,1,1) L_0x198f6c0/d;
L_0x198f7d0/d .functor AND 1, L_0x19b8890, L_0x198f6c0, C4<1>, C4<1>;
L_0x198f7d0 .delay 1 (3,3,3) L_0x198f7d0/d;
L_0x198f990/d .functor AND 1, L_0x19b9540, L_0x19be330, C4<1>, C4<1>;
L_0x198f990 .delay 1 (3,3,3) L_0x198f990/d;
L_0x198fae0/d .functor OR 1, L_0x198f7d0, L_0x198f990, C4<0>, C4<0>;
L_0x198fae0 .delay 1 (3,3,3) L_0x198fae0/d;
v0x1833d30_0 .net "a", 0 0, L_0x19b8890;  alias, 1 drivers
v0x1833e10_0 .net "a_out", 0 0, L_0x198f7d0;  1 drivers
v0x1833ed0_0 .net "b", 0 0, L_0x19b9540;  alias, 1 drivers
v0x1833f70_0 .net "b_out", 0 0, L_0x198f990;  1 drivers
v0x1834030_0 .net "not_sel", 0 0, L_0x198f6c0;  1 drivers
v0x1834140_0 .net "res", 0 0, L_0x198fae0;  alias, 1 drivers
v0x1834200_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1834320 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1833830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x198fcc0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x198fcc0 .delay 1 (1,1,1) L_0x198fcc0/d;
L_0x198fdd0/d .functor AND 1, L_0x19ba230, L_0x198fcc0, C4<1>, C4<1>;
L_0x198fdd0 .delay 1 (3,3,3) L_0x198fdd0/d;
L_0x198ff90/d .functor AND 1, L_0x19baf80, L_0x19be330, C4<1>, C4<1>;
L_0x198ff90 .delay 1 (3,3,3) L_0x198ff90/d;
L_0x19900e0/d .functor OR 1, L_0x198fdd0, L_0x198ff90, C4<0>, C4<0>;
L_0x19900e0 .delay 1 (3,3,3) L_0x19900e0/d;
v0x1834590_0 .net "a", 0 0, L_0x19ba230;  alias, 1 drivers
v0x1834650_0 .net "a_out", 0 0, L_0x198fdd0;  1 drivers
v0x1834710_0 .net "b", 0 0, L_0x19baf80;  alias, 1 drivers
v0x18347b0_0 .net "b_out", 0 0, L_0x198ff90;  1 drivers
v0x1834870_0 .net "not_sel", 0 0, L_0x198fcc0;  1 drivers
v0x1834980_0 .net "res", 0 0, L_0x19900e0;  alias, 1 drivers
v0x1834a40_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1834b60 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1833830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19902c0/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x19902c0 .delay 1 (1,1,1) L_0x19902c0/d;
L_0x19903d0/d .functor AND 1, L_0x198fae0, L_0x19902c0, C4<1>, C4<1>;
L_0x19903d0 .delay 1 (3,3,3) L_0x19903d0/d;
L_0x1990590/d .functor AND 1, L_0x19900e0, L_0x19be290, C4<1>, C4<1>;
L_0x1990590 .delay 1 (3,3,3) L_0x1990590/d;
L_0x19906e0/d .functor OR 1, L_0x19903d0, L_0x1990590, C4<0>, C4<0>;
L_0x19906e0 .delay 1 (3,3,3) L_0x19906e0/d;
v0x1834db0_0 .net "a", 0 0, L_0x198fae0;  alias, 1 drivers
v0x1834e50_0 .net "a_out", 0 0, L_0x19903d0;  1 drivers
v0x1834ef0_0 .net "b", 0 0, L_0x19900e0;  alias, 1 drivers
v0x1834f90_0 .net "b_out", 0 0, L_0x1990590;  1 drivers
v0x1835030_0 .net "not_sel", 0 0, L_0x19902c0;  1 drivers
v0x1835120_0 .net "res", 0 0, L_0x19906e0;  alias, 1 drivers
v0x18351c0_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x1835b30 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x1832d20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x17e41d0_0 .net "a", 0 0, L_0x19bb480;  alias, 1 drivers
v0x17e4290_0 .net "ab_out", 0 0, L_0x1990d20;  1 drivers
v0x17e4380_0 .net "b", 0 0, L_0x19bc1b0;  alias, 1 drivers
v0x17e4450_0 .net "c", 0 0, L_0x19bd650;  alias, 1 drivers
v0x17e4520_0 .net "cd_out", 0 0, L_0x1991320;  1 drivers
v0x17e4660_0 .net "d", 0 0, L_0x19bda10;  alias, 1 drivers
v0x17e4700_0 .net "res", 0 0, L_0x1991920;  alias, 1 drivers
v0x17e47f0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x17e4890_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x1835d70 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1835b30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1990900/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1990900 .delay 1 (1,1,1) L_0x1990900/d;
L_0x1990a10/d .functor AND 1, L_0x19bb480, L_0x1990900, C4<1>, C4<1>;
L_0x1990a10 .delay 1 (3,3,3) L_0x1990a10/d;
L_0x1990bd0/d .functor AND 1, L_0x19bc1b0, L_0x19be330, C4<1>, C4<1>;
L_0x1990bd0 .delay 1 (3,3,3) L_0x1990bd0/d;
L_0x1990d20/d .functor OR 1, L_0x1990a10, L_0x1990bd0, C4<0>, C4<0>;
L_0x1990d20 .delay 1 (3,3,3) L_0x1990d20/d;
v0x1835fc0_0 .net "a", 0 0, L_0x19bb480;  alias, 1 drivers
v0x18360a0_0 .net "a_out", 0 0, L_0x1990a10;  1 drivers
v0x1836160_0 .net "b", 0 0, L_0x19bc1b0;  alias, 1 drivers
v0x1836230_0 .net "b_out", 0 0, L_0x1990bd0;  1 drivers
v0x18362f0_0 .net "not_sel", 0 0, L_0x1990900;  1 drivers
v0x1836400_0 .net "res", 0 0, L_0x1990d20;  alias, 1 drivers
v0x18364c0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x18365e0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1835b30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1990f00/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1990f00 .delay 1 (1,1,1) L_0x1990f00/d;
L_0x1991010/d .functor AND 1, L_0x19bd650, L_0x1990f00, C4<1>, C4<1>;
L_0x1991010 .delay 1 (3,3,3) L_0x1991010/d;
L_0x19911d0/d .functor AND 1, L_0x19bda10, L_0x19be330, C4<1>, C4<1>;
L_0x19911d0 .delay 1 (3,3,3) L_0x19911d0/d;
L_0x1991320/d .functor OR 1, L_0x1991010, L_0x19911d0, C4<0>, C4<0>;
L_0x1991320 .delay 1 (3,3,3) L_0x1991320/d;
v0x1836850_0 .net "a", 0 0, L_0x19bd650;  alias, 1 drivers
v0x1836910_0 .net "a_out", 0 0, L_0x1991010;  1 drivers
v0x18369d0_0 .net "b", 0 0, L_0x19bda10;  alias, 1 drivers
v0x1836aa0_0 .net "b_out", 0 0, L_0x19911d0;  1 drivers
v0x1836b60_0 .net "not_sel", 0 0, L_0x1990f00;  1 drivers
v0x1836c70_0 .net "res", 0 0, L_0x1991320;  alias, 1 drivers
v0x1836d30_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1836e50 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1835b30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1991500/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x1991500 .delay 1 (1,1,1) L_0x1991500/d;
L_0x1991610/d .functor AND 1, L_0x1990d20, L_0x1991500, C4<1>, C4<1>;
L_0x1991610 .delay 1 (3,3,3) L_0x1991610/d;
L_0x19917d0/d .functor AND 1, L_0x1991320, L_0x19be290, C4<1>, C4<1>;
L_0x19917d0 .delay 1 (3,3,3) L_0x19917d0/d;
L_0x1991920/d .functor OR 1, L_0x1991610, L_0x19917d0, C4<0>, C4<0>;
L_0x1991920 .delay 1 (3,3,3) L_0x1991920/d;
v0x18370d0_0 .net "a", 0 0, L_0x1990d20;  alias, 1 drivers
v0x18371a0_0 .net "a_out", 0 0, L_0x1991610;  1 drivers
v0x1837240_0 .net "b", 0 0, L_0x1991320;  alias, 1 drivers
v0x1837340_0 .net "b_out", 0 0, L_0x19917d0;  1 drivers
v0x18373e0_0 .net "not_sel", 0 0, L_0x1991500;  1 drivers
v0x18374d0_0 .net "res", 0 0, L_0x1991920;  alias, 1 drivers
v0x1837570_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x183a850 .scope module, "mux_16_1_1b_0[12]" "mux_16_1_1b" 11 26, 12 2 0, S_0x1790570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x1847380_0 .net "a", 0 0, L_0x19aa920;  1 drivers
v0x1847440_0 .net "b", 0 0, L_0x19ab840;  1 drivers
v0x1847500_0 .net "c", 0 0, L_0x19acb60;  1 drivers
v0x18475a0_0 .net "d", 0 0, L_0x19ae320;  1 drivers
v0x1847640_0 .net "e", 0 0, L_0x19b00f0;  1 drivers
v0x1847730_0 .net "f", 0 0, L_0x19b20b0;  1 drivers
v0x18477d0_0 .net "g", 0 0, L_0x19b4680;  1 drivers
v0x1847870_0 .net "h", 0 0, L_0x19b7050;  1 drivers
v0x1847910_0 .net "i", 0 0, L_0x19b8390;  1 drivers
v0x1847a40_0 .net "j", 0 0, L_0x19b8fc0;  1 drivers
v0x1847ae0_0 .net "k", 0 0, L_0x19b9c30;  1 drivers
v0x1847b80_0 .net "l", 0 0, L_0x19ba900;  1 drivers
v0x1847c20_0 .net "m", 0 0, L_0x19bb520;  1 drivers
v0x1847cc0_0 .net "n", 0 0, L_0x19bc250;  1 drivers
v0x1847d60_0 .net "o", 0 0, L_0x19bcef0;  1 drivers
v0x1847e00_0 .net "p", 0 0, L_0x19bdab0;  1 drivers
v0x1847ea0_0 .net "res", 0 0, L_0x19986c0;  1 drivers
v0x1848050_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x18480f0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x1848190_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x1848a40_0 .net "sel3", 0 0, L_0x19bddd0;  alias, 1 drivers
v0x1848ae0_0 .net "x", 0 0, L_0x19956c0;  1 drivers
v0x1848b80_0 .net "y", 0 0, L_0x1998100;  1 drivers
S_0x183ac00 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x183a850;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1998320/d .functor NOT 1, L_0x19bddd0, C4<0>, C4<0>, C4<0>;
L_0x1998320 .delay 1 (1,1,1) L_0x1998320/d;
L_0x1998430/d .functor AND 1, L_0x19956c0, L_0x1998320, C4<1>, C4<1>;
L_0x1998430 .delay 1 (3,3,3) L_0x1998430/d;
L_0x19985b0/d .functor AND 1, L_0x1998100, L_0x19bddd0, C4<1>, C4<1>;
L_0x19985b0 .delay 1 (3,3,3) L_0x19985b0/d;
L_0x19986c0/d .functor OR 1, L_0x1998430, L_0x19985b0, C4<0>, C4<0>;
L_0x19986c0 .delay 1 (3,3,3) L_0x19986c0/d;
v0x183ae00_0 .net "a", 0 0, L_0x19956c0;  alias, 1 drivers
v0x183aee0_0 .net "a_out", 0 0, L_0x1998430;  1 drivers
v0x183afa0_0 .net "b", 0 0, L_0x1998100;  alias, 1 drivers
v0x183b040_0 .net "b_out", 0 0, L_0x19985b0;  1 drivers
v0x183b100_0 .net "not_sel", 0 0, L_0x1998320;  1 drivers
v0x183b210_0 .net "res", 0 0, L_0x19986c0;  alias, 1 drivers
v0x183b2d0_0 .net "sel", 0 0, L_0x19bddd0;  alias, 1 drivers
S_0x183b3f0 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x183a850;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x1840610_0 .net "a", 0 0, L_0x19aa920;  alias, 1 drivers
v0x18406d0_0 .net "b", 0 0, L_0x19ab840;  alias, 1 drivers
v0x18407e0_0 .net "c", 0 0, L_0x19acb60;  alias, 1 drivers
v0x18408d0_0 .net "d", 0 0, L_0x19ae320;  alias, 1 drivers
v0x18409c0_0 .net "e", 0 0, L_0x19b00f0;  alias, 1 drivers
v0x1840b00_0 .net "f", 0 0, L_0x19b20b0;  alias, 1 drivers
v0x1840bf0_0 .net "g", 0 0, L_0x19b4680;  alias, 1 drivers
v0x1840ce0_0 .net "h", 0 0, L_0x19b7050;  alias, 1 drivers
v0x1840dd0_0 .net "res", 0 0, L_0x19956c0;  alias, 1 drivers
v0x1840f00_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x1840fa0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x1841040_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x18410e0_0 .net "x", 0 0, L_0x1993ec0;  1 drivers
v0x1841180_0 .net "y", 0 0, L_0x1995100;  1 drivers
S_0x183b790 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x183b3f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1995320/d .functor NOT 1, L_0x19bdfe0, C4<0>, C4<0>, C4<0>;
L_0x1995320 .delay 1 (1,1,1) L_0x1995320/d;
L_0x1995430/d .functor AND 1, L_0x1993ec0, L_0x1995320, C4<1>, C4<1>;
L_0x1995430 .delay 1 (3,3,3) L_0x1995430/d;
L_0x19955b0/d .functor AND 1, L_0x1995100, L_0x19bdfe0, C4<1>, C4<1>;
L_0x19955b0 .delay 1 (3,3,3) L_0x19955b0/d;
L_0x19956c0/d .functor OR 1, L_0x1995430, L_0x19955b0, C4<0>, C4<0>;
L_0x19956c0 .delay 1 (3,3,3) L_0x19956c0/d;
v0x183b9e0_0 .net "a", 0 0, L_0x1993ec0;  alias, 1 drivers
v0x183bac0_0 .net "a_out", 0 0, L_0x1995430;  1 drivers
v0x183bb80_0 .net "b", 0 0, L_0x1995100;  alias, 1 drivers
v0x183bc20_0 .net "b_out", 0 0, L_0x19955b0;  1 drivers
v0x183bce0_0 .net "not_sel", 0 0, L_0x1995320;  1 drivers
v0x183bdf0_0 .net "res", 0 0, L_0x19956c0;  alias, 1 drivers
v0x183be90_0 .net "sel", 0 0, L_0x19bdfe0;  alias, 1 drivers
S_0x183bf90 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x183b3f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x183da50_0 .net "a", 0 0, L_0x19aa920;  alias, 1 drivers
v0x183db10_0 .net "ab_out", 0 0, L_0x19932c0;  1 drivers
v0x183dc00_0 .net "b", 0 0, L_0x19ab840;  alias, 1 drivers
v0x183dcd0_0 .net "c", 0 0, L_0x19acb60;  alias, 1 drivers
v0x183dda0_0 .net "cd_out", 0 0, L_0x19938c0;  1 drivers
v0x183dee0_0 .net "d", 0 0, L_0x19ae320;  alias, 1 drivers
v0x183df80_0 .net "res", 0 0, L_0x1993ec0;  alias, 1 drivers
v0x183e070_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x183e110_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x183c240 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x183bf90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1992ea0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1992ea0 .delay 1 (1,1,1) L_0x1992ea0/d;
L_0x1992fb0/d .functor AND 1, L_0x19aa920, L_0x1992ea0, C4<1>, C4<1>;
L_0x1992fb0 .delay 1 (3,3,3) L_0x1992fb0/d;
L_0x1993170/d .functor AND 1, L_0x19ab840, L_0x19be330, C4<1>, C4<1>;
L_0x1993170 .delay 1 (3,3,3) L_0x1993170/d;
L_0x19932c0/d .functor OR 1, L_0x1992fb0, L_0x1993170, C4<0>, C4<0>;
L_0x19932c0 .delay 1 (3,3,3) L_0x19932c0/d;
v0x183c490_0 .net "a", 0 0, L_0x19aa920;  alias, 1 drivers
v0x183c570_0 .net "a_out", 0 0, L_0x1992fb0;  1 drivers
v0x183c630_0 .net "b", 0 0, L_0x19ab840;  alias, 1 drivers
v0x183c6d0_0 .net "b_out", 0 0, L_0x1993170;  1 drivers
v0x183c790_0 .net "not_sel", 0 0, L_0x1992ea0;  1 drivers
v0x183c8a0_0 .net "res", 0 0, L_0x19932c0;  alias, 1 drivers
v0x183c960_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x183ca80 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x183bf90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19934a0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x19934a0 .delay 1 (1,1,1) L_0x19934a0/d;
L_0x19935b0/d .functor AND 1, L_0x19acb60, L_0x19934a0, C4<1>, C4<1>;
L_0x19935b0 .delay 1 (3,3,3) L_0x19935b0/d;
L_0x1993770/d .functor AND 1, L_0x19ae320, L_0x19be330, C4<1>, C4<1>;
L_0x1993770 .delay 1 (3,3,3) L_0x1993770/d;
L_0x19938c0/d .functor OR 1, L_0x19935b0, L_0x1993770, C4<0>, C4<0>;
L_0x19938c0 .delay 1 (3,3,3) L_0x19938c0/d;
v0x183ccf0_0 .net "a", 0 0, L_0x19acb60;  alias, 1 drivers
v0x183cdb0_0 .net "a_out", 0 0, L_0x19935b0;  1 drivers
v0x183ce70_0 .net "b", 0 0, L_0x19ae320;  alias, 1 drivers
v0x183cf10_0 .net "b_out", 0 0, L_0x1993770;  1 drivers
v0x183cfd0_0 .net "not_sel", 0 0, L_0x19934a0;  1 drivers
v0x183d0e0_0 .net "res", 0 0, L_0x19938c0;  alias, 1 drivers
v0x183d1a0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x183d2c0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x183bf90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1993aa0/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x1993aa0 .delay 1 (1,1,1) L_0x1993aa0/d;
L_0x1993bb0/d .functor AND 1, L_0x19932c0, L_0x1993aa0, C4<1>, C4<1>;
L_0x1993bb0 .delay 1 (3,3,3) L_0x1993bb0/d;
L_0x1993d70/d .functor AND 1, L_0x19938c0, L_0x19be290, C4<1>, C4<1>;
L_0x1993d70 .delay 1 (3,3,3) L_0x1993d70/d;
L_0x1993ec0/d .functor OR 1, L_0x1993bb0, L_0x1993d70, C4<0>, C4<0>;
L_0x1993ec0 .delay 1 (3,3,3) L_0x1993ec0/d;
v0x183d510_0 .net "a", 0 0, L_0x19932c0;  alias, 1 drivers
v0x183d5b0_0 .net "a_out", 0 0, L_0x1993bb0;  1 drivers
v0x183d650_0 .net "b", 0 0, L_0x19938c0;  alias, 1 drivers
v0x183d6f0_0 .net "b_out", 0 0, L_0x1993d70;  1 drivers
v0x183d790_0 .net "not_sel", 0 0, L_0x1993aa0;  1 drivers
v0x183d880_0 .net "res", 0 0, L_0x1993ec0;  alias, 1 drivers
v0x183d920_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x183e230 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x183b3f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x183fda0_0 .net "a", 0 0, L_0x19b00f0;  alias, 1 drivers
v0x183fe60_0 .net "ab_out", 0 0, L_0x1994500;  1 drivers
v0x183ff50_0 .net "b", 0 0, L_0x19b20b0;  alias, 1 drivers
v0x1840020_0 .net "c", 0 0, L_0x19b4680;  alias, 1 drivers
v0x18400f0_0 .net "cd_out", 0 0, L_0x1994b00;  1 drivers
v0x1840230_0 .net "d", 0 0, L_0x19b7050;  alias, 1 drivers
v0x18402d0_0 .net "res", 0 0, L_0x1995100;  alias, 1 drivers
v0x18403c0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x1840460_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x183e470 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x183e230;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19940e0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x19940e0 .delay 1 (1,1,1) L_0x19940e0/d;
L_0x19941f0/d .functor AND 1, L_0x19b00f0, L_0x19940e0, C4<1>, C4<1>;
L_0x19941f0 .delay 1 (3,3,3) L_0x19941f0/d;
L_0x19943b0/d .functor AND 1, L_0x19b20b0, L_0x19be330, C4<1>, C4<1>;
L_0x19943b0 .delay 1 (3,3,3) L_0x19943b0/d;
L_0x1994500/d .functor OR 1, L_0x19941f0, L_0x19943b0, C4<0>, C4<0>;
L_0x1994500 .delay 1 (3,3,3) L_0x1994500/d;
v0x183e6c0_0 .net "a", 0 0, L_0x19b00f0;  alias, 1 drivers
v0x183e7a0_0 .net "a_out", 0 0, L_0x19941f0;  1 drivers
v0x183e860_0 .net "b", 0 0, L_0x19b20b0;  alias, 1 drivers
v0x183e930_0 .net "b_out", 0 0, L_0x19943b0;  1 drivers
v0x183e9f0_0 .net "not_sel", 0 0, L_0x19940e0;  1 drivers
v0x183eb00_0 .net "res", 0 0, L_0x1994500;  alias, 1 drivers
v0x183ebc0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x183ece0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x183e230;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19946e0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x19946e0 .delay 1 (1,1,1) L_0x19946e0/d;
L_0x19947f0/d .functor AND 1, L_0x19b4680, L_0x19946e0, C4<1>, C4<1>;
L_0x19947f0 .delay 1 (3,3,3) L_0x19947f0/d;
L_0x19949b0/d .functor AND 1, L_0x19b7050, L_0x19be330, C4<1>, C4<1>;
L_0x19949b0 .delay 1 (3,3,3) L_0x19949b0/d;
L_0x1994b00/d .functor OR 1, L_0x19947f0, L_0x19949b0, C4<0>, C4<0>;
L_0x1994b00 .delay 1 (3,3,3) L_0x1994b00/d;
v0x183ef50_0 .net "a", 0 0, L_0x19b4680;  alias, 1 drivers
v0x183f010_0 .net "a_out", 0 0, L_0x19947f0;  1 drivers
v0x183f0d0_0 .net "b", 0 0, L_0x19b7050;  alias, 1 drivers
v0x183f1a0_0 .net "b_out", 0 0, L_0x19949b0;  1 drivers
v0x183f260_0 .net "not_sel", 0 0, L_0x19946e0;  1 drivers
v0x183f370_0 .net "res", 0 0, L_0x1994b00;  alias, 1 drivers
v0x183f430_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x183f550 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x183e230;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1994ce0/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x1994ce0 .delay 1 (1,1,1) L_0x1994ce0/d;
L_0x1994df0/d .functor AND 1, L_0x1994500, L_0x1994ce0, C4<1>, C4<1>;
L_0x1994df0 .delay 1 (3,3,3) L_0x1994df0/d;
L_0x1994fb0/d .functor AND 1, L_0x1994b00, L_0x19be290, C4<1>, C4<1>;
L_0x1994fb0 .delay 1 (3,3,3) L_0x1994fb0/d;
L_0x1995100/d .functor OR 1, L_0x1994df0, L_0x1994fb0, C4<0>, C4<0>;
L_0x1995100 .delay 1 (3,3,3) L_0x1995100/d;
v0x183f7d0_0 .net "a", 0 0, L_0x1994500;  alias, 1 drivers
v0x183f8a0_0 .net "a_out", 0 0, L_0x1994df0;  1 drivers
v0x183f940_0 .net "b", 0 0, L_0x1994b00;  alias, 1 drivers
v0x183fa40_0 .net "b_out", 0 0, L_0x1994fb0;  1 drivers
v0x183fae0_0 .net "not_sel", 0 0, L_0x1994ce0;  1 drivers
v0x183fbd0_0 .net "res", 0 0, L_0x1995100;  alias, 1 drivers
v0x183fc70_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x18413d0 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x183a850;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x18465c0_0 .net "a", 0 0, L_0x19b8390;  alias, 1 drivers
v0x1846680_0 .net "b", 0 0, L_0x19b8fc0;  alias, 1 drivers
v0x1846790_0 .net "c", 0 0, L_0x19b9c30;  alias, 1 drivers
v0x1846880_0 .net "d", 0 0, L_0x19ba900;  alias, 1 drivers
v0x1846970_0 .net "e", 0 0, L_0x19bb520;  alias, 1 drivers
v0x1846ab0_0 .net "f", 0 0, L_0x19bc250;  alias, 1 drivers
v0x1846ba0_0 .net "g", 0 0, L_0x19bcef0;  alias, 1 drivers
v0x1846c90_0 .net "h", 0 0, L_0x19bdab0;  alias, 1 drivers
v0x1846d80_0 .net "res", 0 0, L_0x1998100;  alias, 1 drivers
v0x1846eb0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x1846f50_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x1846ff0_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x1847090_0 .net "x", 0 0, L_0x1996900;  1 drivers
v0x1847130_0 .net "y", 0 0, L_0x1997b40;  1 drivers
S_0x18416e0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x18413d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1997d60/d .functor NOT 1, L_0x19bdfe0, C4<0>, C4<0>, C4<0>;
L_0x1997d60 .delay 1 (1,1,1) L_0x1997d60/d;
L_0x1997e70/d .functor AND 1, L_0x1996900, L_0x1997d60, C4<1>, C4<1>;
L_0x1997e70 .delay 1 (3,3,3) L_0x1997e70/d;
L_0x1997ff0/d .functor AND 1, L_0x1997b40, L_0x19bdfe0, C4<1>, C4<1>;
L_0x1997ff0 .delay 1 (3,3,3) L_0x1997ff0/d;
L_0x1998100/d .functor OR 1, L_0x1997e70, L_0x1997ff0, C4<0>, C4<0>;
L_0x1998100 .delay 1 (3,3,3) L_0x1998100/d;
v0x1841930_0 .net "a", 0 0, L_0x1996900;  alias, 1 drivers
v0x1841a10_0 .net "a_out", 0 0, L_0x1997e70;  1 drivers
v0x1841ad0_0 .net "b", 0 0, L_0x1997b40;  alias, 1 drivers
v0x1841b70_0 .net "b_out", 0 0, L_0x1997ff0;  1 drivers
v0x1841c30_0 .net "not_sel", 0 0, L_0x1997d60;  1 drivers
v0x1841d40_0 .net "res", 0 0, L_0x1998100;  alias, 1 drivers
v0x1841de0_0 .net "sel", 0 0, L_0x19bdfe0;  alias, 1 drivers
S_0x1841ee0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x18413d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1843970_0 .net "a", 0 0, L_0x19b8390;  alias, 1 drivers
v0x1843a30_0 .net "ab_out", 0 0, L_0x1995d00;  1 drivers
v0x1843b20_0 .net "b", 0 0, L_0x19b8fc0;  alias, 1 drivers
v0x1843bf0_0 .net "c", 0 0, L_0x19b9c30;  alias, 1 drivers
v0x1843cc0_0 .net "cd_out", 0 0, L_0x1996300;  1 drivers
v0x1843e00_0 .net "d", 0 0, L_0x19ba900;  alias, 1 drivers
v0x1843ea0_0 .net "res", 0 0, L_0x1996900;  alias, 1 drivers
v0x1843f90_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x1844030_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x1842190 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1841ee0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19958e0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x19958e0 .delay 1 (1,1,1) L_0x19958e0/d;
L_0x19959f0/d .functor AND 1, L_0x19b8390, L_0x19958e0, C4<1>, C4<1>;
L_0x19959f0 .delay 1 (3,3,3) L_0x19959f0/d;
L_0x1995bb0/d .functor AND 1, L_0x19b8fc0, L_0x19be330, C4<1>, C4<1>;
L_0x1995bb0 .delay 1 (3,3,3) L_0x1995bb0/d;
L_0x1995d00/d .functor OR 1, L_0x19959f0, L_0x1995bb0, C4<0>, C4<0>;
L_0x1995d00 .delay 1 (3,3,3) L_0x1995d00/d;
v0x18423e0_0 .net "a", 0 0, L_0x19b8390;  alias, 1 drivers
v0x18424c0_0 .net "a_out", 0 0, L_0x19959f0;  1 drivers
v0x1842580_0 .net "b", 0 0, L_0x19b8fc0;  alias, 1 drivers
v0x1842620_0 .net "b_out", 0 0, L_0x1995bb0;  1 drivers
v0x18426e0_0 .net "not_sel", 0 0, L_0x19958e0;  1 drivers
v0x18427f0_0 .net "res", 0 0, L_0x1995d00;  alias, 1 drivers
v0x18428b0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x18429d0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1841ee0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1995ee0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1995ee0 .delay 1 (1,1,1) L_0x1995ee0/d;
L_0x1995ff0/d .functor AND 1, L_0x19b9c30, L_0x1995ee0, C4<1>, C4<1>;
L_0x1995ff0 .delay 1 (3,3,3) L_0x1995ff0/d;
L_0x19961b0/d .functor AND 1, L_0x19ba900, L_0x19be330, C4<1>, C4<1>;
L_0x19961b0 .delay 1 (3,3,3) L_0x19961b0/d;
L_0x1996300/d .functor OR 1, L_0x1995ff0, L_0x19961b0, C4<0>, C4<0>;
L_0x1996300 .delay 1 (3,3,3) L_0x1996300/d;
v0x1842c40_0 .net "a", 0 0, L_0x19b9c30;  alias, 1 drivers
v0x1842d00_0 .net "a_out", 0 0, L_0x1995ff0;  1 drivers
v0x1842dc0_0 .net "b", 0 0, L_0x19ba900;  alias, 1 drivers
v0x1842e60_0 .net "b_out", 0 0, L_0x19961b0;  1 drivers
v0x1842f20_0 .net "not_sel", 0 0, L_0x1995ee0;  1 drivers
v0x1843030_0 .net "res", 0 0, L_0x1996300;  alias, 1 drivers
v0x18430f0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1843210 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1841ee0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19964e0/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x19964e0 .delay 1 (1,1,1) L_0x19964e0/d;
L_0x19965f0/d .functor AND 1, L_0x1995d00, L_0x19964e0, C4<1>, C4<1>;
L_0x19965f0 .delay 1 (3,3,3) L_0x19965f0/d;
L_0x19967b0/d .functor AND 1, L_0x1996300, L_0x19be290, C4<1>, C4<1>;
L_0x19967b0 .delay 1 (3,3,3) L_0x19967b0/d;
L_0x1996900/d .functor OR 1, L_0x19965f0, L_0x19967b0, C4<0>, C4<0>;
L_0x1996900 .delay 1 (3,3,3) L_0x1996900/d;
v0x1843460_0 .net "a", 0 0, L_0x1995d00;  alias, 1 drivers
v0x1843500_0 .net "a_out", 0 0, L_0x19965f0;  1 drivers
v0x18435a0_0 .net "b", 0 0, L_0x1996300;  alias, 1 drivers
v0x1843640_0 .net "b_out", 0 0, L_0x19967b0;  1 drivers
v0x18436e0_0 .net "not_sel", 0 0, L_0x19964e0;  1 drivers
v0x18437d0_0 .net "res", 0 0, L_0x1996900;  alias, 1 drivers
v0x1843870_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x18441e0 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x18413d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1845d50_0 .net "a", 0 0, L_0x19bb520;  alias, 1 drivers
v0x1845e10_0 .net "ab_out", 0 0, L_0x1996f40;  1 drivers
v0x1845f00_0 .net "b", 0 0, L_0x19bc250;  alias, 1 drivers
v0x1845fd0_0 .net "c", 0 0, L_0x19bcef0;  alias, 1 drivers
v0x18460a0_0 .net "cd_out", 0 0, L_0x1997540;  1 drivers
v0x18461e0_0 .net "d", 0 0, L_0x19bdab0;  alias, 1 drivers
v0x1846280_0 .net "res", 0 0, L_0x1997b40;  alias, 1 drivers
v0x1846370_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x1846410_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x1844420 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x18441e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1996b20/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1996b20 .delay 1 (1,1,1) L_0x1996b20/d;
L_0x1996c30/d .functor AND 1, L_0x19bb520, L_0x1996b20, C4<1>, C4<1>;
L_0x1996c30 .delay 1 (3,3,3) L_0x1996c30/d;
L_0x1996df0/d .functor AND 1, L_0x19bc250, L_0x19be330, C4<1>, C4<1>;
L_0x1996df0 .delay 1 (3,3,3) L_0x1996df0/d;
L_0x1996f40/d .functor OR 1, L_0x1996c30, L_0x1996df0, C4<0>, C4<0>;
L_0x1996f40 .delay 1 (3,3,3) L_0x1996f40/d;
v0x1844670_0 .net "a", 0 0, L_0x19bb520;  alias, 1 drivers
v0x1844750_0 .net "a_out", 0 0, L_0x1996c30;  1 drivers
v0x1844810_0 .net "b", 0 0, L_0x19bc250;  alias, 1 drivers
v0x18448e0_0 .net "b_out", 0 0, L_0x1996df0;  1 drivers
v0x18449a0_0 .net "not_sel", 0 0, L_0x1996b20;  1 drivers
v0x1844ab0_0 .net "res", 0 0, L_0x1996f40;  alias, 1 drivers
v0x1844b70_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1844c90 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x18441e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1997120/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1997120 .delay 1 (1,1,1) L_0x1997120/d;
L_0x1997230/d .functor AND 1, L_0x19bcef0, L_0x1997120, C4<1>, C4<1>;
L_0x1997230 .delay 1 (3,3,3) L_0x1997230/d;
L_0x19973f0/d .functor AND 1, L_0x19bdab0, L_0x19be330, C4<1>, C4<1>;
L_0x19973f0 .delay 1 (3,3,3) L_0x19973f0/d;
L_0x1997540/d .functor OR 1, L_0x1997230, L_0x19973f0, C4<0>, C4<0>;
L_0x1997540 .delay 1 (3,3,3) L_0x1997540/d;
v0x1844f00_0 .net "a", 0 0, L_0x19bcef0;  alias, 1 drivers
v0x1844fc0_0 .net "a_out", 0 0, L_0x1997230;  1 drivers
v0x1845080_0 .net "b", 0 0, L_0x19bdab0;  alias, 1 drivers
v0x1845150_0 .net "b_out", 0 0, L_0x19973f0;  1 drivers
v0x1845210_0 .net "not_sel", 0 0, L_0x1997120;  1 drivers
v0x1845320_0 .net "res", 0 0, L_0x1997540;  alias, 1 drivers
v0x18453e0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1845500 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x18441e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1997720/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x1997720 .delay 1 (1,1,1) L_0x1997720/d;
L_0x1997830/d .functor AND 1, L_0x1996f40, L_0x1997720, C4<1>, C4<1>;
L_0x1997830 .delay 1 (3,3,3) L_0x1997830/d;
L_0x19979f0/d .functor AND 1, L_0x1997540, L_0x19be290, C4<1>, C4<1>;
L_0x19979f0 .delay 1 (3,3,3) L_0x19979f0/d;
L_0x1997b40/d .functor OR 1, L_0x1997830, L_0x19979f0, C4<0>, C4<0>;
L_0x1997b40 .delay 1 (3,3,3) L_0x1997b40/d;
v0x1845780_0 .net "a", 0 0, L_0x1996f40;  alias, 1 drivers
v0x1845850_0 .net "a_out", 0 0, L_0x1997830;  1 drivers
v0x18458f0_0 .net "b", 0 0, L_0x1997540;  alias, 1 drivers
v0x18459f0_0 .net "b_out", 0 0, L_0x19979f0;  1 drivers
v0x1845a90_0 .net "not_sel", 0 0, L_0x1997720;  1 drivers
v0x1845b80_0 .net "res", 0 0, L_0x1997b40;  alias, 1 drivers
v0x1845c20_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x1848e90 .scope module, "mux_16_1_1b_0[13]" "mux_16_1_1b" 11 26, 12 2 0, S_0x1790570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x1855a80_0 .net "a", 0 0, L_0x19aa9c0;  1 drivers
v0x1855b40_0 .net "b", 0 0, L_0x19ab8e0;  1 drivers
v0x1855c00_0 .net "c", 0 0, L_0x19acc00;  1 drivers
v0x1855ca0_0 .net "d", 0 0, L_0x19ae3c0;  1 drivers
v0x1855d40_0 .net "e", 0 0, L_0x19b0190;  1 drivers
v0x1855e30_0 .net "f", 0 0, L_0x19b2150;  1 drivers
v0x1855ed0_0 .net "g", 0 0, L_0x19b4720;  1 drivers
v0x1855f70_0 .net "h", 0 0, L_0x19b70f0;  1 drivers
v0x1856010_0 .net "i", 0 0, L_0x19b8430;  1 drivers
v0x1856140_0 .net "j", 0 0, L_0x19b9060;  1 drivers
v0x18561e0_0 .net "k", 0 0, L_0x19b9cd0;  1 drivers
v0x1856280_0 .net "l", 0 0, L_0x19ba9a0;  1 drivers
v0x1856320_0 .net "m", 0 0, L_0x19bbdf0;  1 drivers
v0x18563c0_0 .net "n", 0 0, L_0x19bc2f0;  1 drivers
v0x1856460_0 .net "o", 0 0, L_0x19bcf90;  1 drivers
v0x1856500_0 .net "p", 0 0, L_0x19bdb50;  1 drivers
v0x18565a0_0 .net "res", 0 0, L_0x199e0e0;  1 drivers
v0x1856750_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x18567f0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x1856890_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x1856930_0 .net "sel3", 0 0, L_0x19bddd0;  alias, 1 drivers
v0x18569d0_0 .net "x", 0 0, L_0x199b0e0;  1 drivers
v0x1856a70_0 .net "y", 0 0, L_0x199db20;  1 drivers
S_0x1849240 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x1848e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x199dd40/d .functor NOT 1, L_0x19bddd0, C4<0>, C4<0>, C4<0>;
L_0x199dd40 .delay 1 (1,1,1) L_0x199dd40/d;
L_0x199de50/d .functor AND 1, L_0x199b0e0, L_0x199dd40, C4<1>, C4<1>;
L_0x199de50 .delay 1 (3,3,3) L_0x199de50/d;
L_0x199dfd0/d .functor AND 1, L_0x199db20, L_0x19bddd0, C4<1>, C4<1>;
L_0x199dfd0 .delay 1 (3,3,3) L_0x199dfd0/d;
L_0x199e0e0/d .functor OR 1, L_0x199de50, L_0x199dfd0, C4<0>, C4<0>;
L_0x199e0e0 .delay 1 (3,3,3) L_0x199e0e0/d;
v0x1849440_0 .net "a", 0 0, L_0x199b0e0;  alias, 1 drivers
v0x1849520_0 .net "a_out", 0 0, L_0x199de50;  1 drivers
v0x18495e0_0 .net "b", 0 0, L_0x199db20;  alias, 1 drivers
v0x1849680_0 .net "b_out", 0 0, L_0x199dfd0;  1 drivers
v0x1849740_0 .net "not_sel", 0 0, L_0x199dd40;  1 drivers
v0x1849850_0 .net "res", 0 0, L_0x199e0e0;  alias, 1 drivers
v0x1849910_0 .net "sel", 0 0, L_0x19bddd0;  alias, 1 drivers
S_0x1849a30 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x1848e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x184ed10_0 .net "a", 0 0, L_0x19aa9c0;  alias, 1 drivers
v0x184edd0_0 .net "b", 0 0, L_0x19ab8e0;  alias, 1 drivers
v0x184eee0_0 .net "c", 0 0, L_0x19acc00;  alias, 1 drivers
v0x184efd0_0 .net "d", 0 0, L_0x19ae3c0;  alias, 1 drivers
v0x184f0c0_0 .net "e", 0 0, L_0x19b0190;  alias, 1 drivers
v0x184f200_0 .net "f", 0 0, L_0x19b2150;  alias, 1 drivers
v0x184f2f0_0 .net "g", 0 0, L_0x19b4720;  alias, 1 drivers
v0x184f3e0_0 .net "h", 0 0, L_0x19b70f0;  alias, 1 drivers
v0x184f4d0_0 .net "res", 0 0, L_0x199b0e0;  alias, 1 drivers
v0x184f600_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x184f6a0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x184f740_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x184f7e0_0 .net "x", 0 0, L_0x19998e0;  1 drivers
v0x184f880_0 .net "y", 0 0, L_0x199ab20;  1 drivers
S_0x1849dd0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x1849a30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x199ad40/d .functor NOT 1, L_0x19bdfe0, C4<0>, C4<0>, C4<0>;
L_0x199ad40 .delay 1 (1,1,1) L_0x199ad40/d;
L_0x199ae50/d .functor AND 1, L_0x19998e0, L_0x199ad40, C4<1>, C4<1>;
L_0x199ae50 .delay 1 (3,3,3) L_0x199ae50/d;
L_0x199afd0/d .functor AND 1, L_0x199ab20, L_0x19bdfe0, C4<1>, C4<1>;
L_0x199afd0 .delay 1 (3,3,3) L_0x199afd0/d;
L_0x199b0e0/d .functor OR 1, L_0x199ae50, L_0x199afd0, C4<0>, C4<0>;
L_0x199b0e0 .delay 1 (3,3,3) L_0x199b0e0/d;
v0x184a020_0 .net "a", 0 0, L_0x19998e0;  alias, 1 drivers
v0x184a100_0 .net "a_out", 0 0, L_0x199ae50;  1 drivers
v0x184a1c0_0 .net "b", 0 0, L_0x199ab20;  alias, 1 drivers
v0x184a260_0 .net "b_out", 0 0, L_0x199afd0;  1 drivers
v0x184a320_0 .net "not_sel", 0 0, L_0x199ad40;  1 drivers
v0x184a430_0 .net "res", 0 0, L_0x199b0e0;  alias, 1 drivers
v0x184a4d0_0 .net "sel", 0 0, L_0x19bdfe0;  alias, 1 drivers
S_0x184a5d0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x1849a30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x184c150_0 .net "a", 0 0, L_0x19aa9c0;  alias, 1 drivers
v0x184c210_0 .net "ab_out", 0 0, L_0x1998ce0;  1 drivers
v0x184c300_0 .net "b", 0 0, L_0x19ab8e0;  alias, 1 drivers
v0x184c3d0_0 .net "c", 0 0, L_0x19acc00;  alias, 1 drivers
v0x184c4a0_0 .net "cd_out", 0 0, L_0x19992e0;  1 drivers
v0x184c5e0_0 .net "d", 0 0, L_0x19ae3c0;  alias, 1 drivers
v0x184c680_0 .net "res", 0 0, L_0x19998e0;  alias, 1 drivers
v0x184c770_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x184c810_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x184a880 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x184a5d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19988c0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x19988c0 .delay 1 (1,1,1) L_0x19988c0/d;
L_0x19989d0/d .functor AND 1, L_0x19aa9c0, L_0x19988c0, C4<1>, C4<1>;
L_0x19989d0 .delay 1 (3,3,3) L_0x19989d0/d;
L_0x1998b90/d .functor AND 1, L_0x19ab8e0, L_0x19be330, C4<1>, C4<1>;
L_0x1998b90 .delay 1 (3,3,3) L_0x1998b90/d;
L_0x1998ce0/d .functor OR 1, L_0x19989d0, L_0x1998b90, C4<0>, C4<0>;
L_0x1998ce0 .delay 1 (3,3,3) L_0x1998ce0/d;
v0x184aad0_0 .net "a", 0 0, L_0x19aa9c0;  alias, 1 drivers
v0x184abb0_0 .net "a_out", 0 0, L_0x19989d0;  1 drivers
v0x184ac70_0 .net "b", 0 0, L_0x19ab8e0;  alias, 1 drivers
v0x184ad10_0 .net "b_out", 0 0, L_0x1998b90;  1 drivers
v0x184add0_0 .net "not_sel", 0 0, L_0x19988c0;  1 drivers
v0x184aee0_0 .net "res", 0 0, L_0x1998ce0;  alias, 1 drivers
v0x184afa0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x184b0c0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x184a5d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1998ec0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1998ec0 .delay 1 (1,1,1) L_0x1998ec0/d;
L_0x1998fd0/d .functor AND 1, L_0x19acc00, L_0x1998ec0, C4<1>, C4<1>;
L_0x1998fd0 .delay 1 (3,3,3) L_0x1998fd0/d;
L_0x1999190/d .functor AND 1, L_0x19ae3c0, L_0x19be330, C4<1>, C4<1>;
L_0x1999190 .delay 1 (3,3,3) L_0x1999190/d;
L_0x19992e0/d .functor OR 1, L_0x1998fd0, L_0x1999190, C4<0>, C4<0>;
L_0x19992e0 .delay 1 (3,3,3) L_0x19992e0/d;
v0x184b330_0 .net "a", 0 0, L_0x19acc00;  alias, 1 drivers
v0x184b3f0_0 .net "a_out", 0 0, L_0x1998fd0;  1 drivers
v0x184b4b0_0 .net "b", 0 0, L_0x19ae3c0;  alias, 1 drivers
v0x184b550_0 .net "b_out", 0 0, L_0x1999190;  1 drivers
v0x184b610_0 .net "not_sel", 0 0, L_0x1998ec0;  1 drivers
v0x184b720_0 .net "res", 0 0, L_0x19992e0;  alias, 1 drivers
v0x184b7e0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x184b900 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x184a5d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19994c0/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x19994c0 .delay 1 (1,1,1) L_0x19994c0/d;
L_0x19995d0/d .functor AND 1, L_0x1998ce0, L_0x19994c0, C4<1>, C4<1>;
L_0x19995d0 .delay 1 (3,3,3) L_0x19995d0/d;
L_0x1999790/d .functor AND 1, L_0x19992e0, L_0x19be290, C4<1>, C4<1>;
L_0x1999790 .delay 1 (3,3,3) L_0x1999790/d;
L_0x19998e0/d .functor OR 1, L_0x19995d0, L_0x1999790, C4<0>, C4<0>;
L_0x19998e0 .delay 1 (3,3,3) L_0x19998e0/d;
v0x184bb80_0 .net "a", 0 0, L_0x1998ce0;  alias, 1 drivers
v0x184bc50_0 .net "a_out", 0 0, L_0x19995d0;  1 drivers
v0x184bcf0_0 .net "b", 0 0, L_0x19992e0;  alias, 1 drivers
v0x184bdf0_0 .net "b_out", 0 0, L_0x1999790;  1 drivers
v0x184be90_0 .net "not_sel", 0 0, L_0x19994c0;  1 drivers
v0x184bf80_0 .net "res", 0 0, L_0x19998e0;  alias, 1 drivers
v0x184c020_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x184c930 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x1849a30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x184e4a0_0 .net "a", 0 0, L_0x19b0190;  alias, 1 drivers
v0x184e560_0 .net "ab_out", 0 0, L_0x1999f20;  1 drivers
v0x184e650_0 .net "b", 0 0, L_0x19b2150;  alias, 1 drivers
v0x184e720_0 .net "c", 0 0, L_0x19b4720;  alias, 1 drivers
v0x184e7f0_0 .net "cd_out", 0 0, L_0x199a520;  1 drivers
v0x184e930_0 .net "d", 0 0, L_0x19b70f0;  alias, 1 drivers
v0x184e9d0_0 .net "res", 0 0, L_0x199ab20;  alias, 1 drivers
v0x184eac0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x184eb60_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x184cb70 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x184c930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1999b00/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x1999b00 .delay 1 (1,1,1) L_0x1999b00/d;
L_0x1999c10/d .functor AND 1, L_0x19b0190, L_0x1999b00, C4<1>, C4<1>;
L_0x1999c10 .delay 1 (3,3,3) L_0x1999c10/d;
L_0x1999dd0/d .functor AND 1, L_0x19b2150, L_0x19be330, C4<1>, C4<1>;
L_0x1999dd0 .delay 1 (3,3,3) L_0x1999dd0/d;
L_0x1999f20/d .functor OR 1, L_0x1999c10, L_0x1999dd0, C4<0>, C4<0>;
L_0x1999f20 .delay 1 (3,3,3) L_0x1999f20/d;
v0x184cdc0_0 .net "a", 0 0, L_0x19b0190;  alias, 1 drivers
v0x184cea0_0 .net "a_out", 0 0, L_0x1999c10;  1 drivers
v0x184cf60_0 .net "b", 0 0, L_0x19b2150;  alias, 1 drivers
v0x184d030_0 .net "b_out", 0 0, L_0x1999dd0;  1 drivers
v0x184d0f0_0 .net "not_sel", 0 0, L_0x1999b00;  1 drivers
v0x184d200_0 .net "res", 0 0, L_0x1999f20;  alias, 1 drivers
v0x184d2c0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x184d3e0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x184c930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x199a100/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x199a100 .delay 1 (1,1,1) L_0x199a100/d;
L_0x199a210/d .functor AND 1, L_0x19b4720, L_0x199a100, C4<1>, C4<1>;
L_0x199a210 .delay 1 (3,3,3) L_0x199a210/d;
L_0x199a3d0/d .functor AND 1, L_0x19b70f0, L_0x19be330, C4<1>, C4<1>;
L_0x199a3d0 .delay 1 (3,3,3) L_0x199a3d0/d;
L_0x199a520/d .functor OR 1, L_0x199a210, L_0x199a3d0, C4<0>, C4<0>;
L_0x199a520 .delay 1 (3,3,3) L_0x199a520/d;
v0x184d650_0 .net "a", 0 0, L_0x19b4720;  alias, 1 drivers
v0x184d710_0 .net "a_out", 0 0, L_0x199a210;  1 drivers
v0x184d7d0_0 .net "b", 0 0, L_0x19b70f0;  alias, 1 drivers
v0x184d8a0_0 .net "b_out", 0 0, L_0x199a3d0;  1 drivers
v0x184d960_0 .net "not_sel", 0 0, L_0x199a100;  1 drivers
v0x184da70_0 .net "res", 0 0, L_0x199a520;  alias, 1 drivers
v0x184db30_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x184dc50 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x184c930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x199a700/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x199a700 .delay 1 (1,1,1) L_0x199a700/d;
L_0x199a810/d .functor AND 1, L_0x1999f20, L_0x199a700, C4<1>, C4<1>;
L_0x199a810 .delay 1 (3,3,3) L_0x199a810/d;
L_0x199a9d0/d .functor AND 1, L_0x199a520, L_0x19be290, C4<1>, C4<1>;
L_0x199a9d0 .delay 1 (3,3,3) L_0x199a9d0/d;
L_0x199ab20/d .functor OR 1, L_0x199a810, L_0x199a9d0, C4<0>, C4<0>;
L_0x199ab20 .delay 1 (3,3,3) L_0x199ab20/d;
v0x184ded0_0 .net "a", 0 0, L_0x1999f20;  alias, 1 drivers
v0x184dfa0_0 .net "a_out", 0 0, L_0x199a810;  1 drivers
v0x184e040_0 .net "b", 0 0, L_0x199a520;  alias, 1 drivers
v0x184e140_0 .net "b_out", 0 0, L_0x199a9d0;  1 drivers
v0x184e1e0_0 .net "not_sel", 0 0, L_0x199a700;  1 drivers
v0x184e2d0_0 .net "res", 0 0, L_0x199ab20;  alias, 1 drivers
v0x184e370_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x184fad0 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x1848e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x1854cc0_0 .net "a", 0 0, L_0x19b8430;  alias, 1 drivers
v0x1854d80_0 .net "b", 0 0, L_0x19b9060;  alias, 1 drivers
v0x1854e90_0 .net "c", 0 0, L_0x19b9cd0;  alias, 1 drivers
v0x1854f80_0 .net "d", 0 0, L_0x19ba9a0;  alias, 1 drivers
v0x1855070_0 .net "e", 0 0, L_0x19bbdf0;  alias, 1 drivers
v0x18551b0_0 .net "f", 0 0, L_0x19bc2f0;  alias, 1 drivers
v0x18552a0_0 .net "g", 0 0, L_0x19bcf90;  alias, 1 drivers
v0x1855390_0 .net "h", 0 0, L_0x19bdb50;  alias, 1 drivers
v0x1855480_0 .net "res", 0 0, L_0x199db20;  alias, 1 drivers
v0x18555b0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x1855650_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x18556f0_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x1855790_0 .net "x", 0 0, L_0x199c320;  1 drivers
v0x1855830_0 .net "y", 0 0, L_0x199d560;  1 drivers
S_0x184fde0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x184fad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x199d780/d .functor NOT 1, L_0x19bdfe0, C4<0>, C4<0>, C4<0>;
L_0x199d780 .delay 1 (1,1,1) L_0x199d780/d;
L_0x199d890/d .functor AND 1, L_0x199c320, L_0x199d780, C4<1>, C4<1>;
L_0x199d890 .delay 1 (3,3,3) L_0x199d890/d;
L_0x199da10/d .functor AND 1, L_0x199d560, L_0x19bdfe0, C4<1>, C4<1>;
L_0x199da10 .delay 1 (3,3,3) L_0x199da10/d;
L_0x199db20/d .functor OR 1, L_0x199d890, L_0x199da10, C4<0>, C4<0>;
L_0x199db20 .delay 1 (3,3,3) L_0x199db20/d;
v0x1850030_0 .net "a", 0 0, L_0x199c320;  alias, 1 drivers
v0x1850110_0 .net "a_out", 0 0, L_0x199d890;  1 drivers
v0x18501d0_0 .net "b", 0 0, L_0x199d560;  alias, 1 drivers
v0x1850270_0 .net "b_out", 0 0, L_0x199da10;  1 drivers
v0x1850330_0 .net "not_sel", 0 0, L_0x199d780;  1 drivers
v0x1850440_0 .net "res", 0 0, L_0x199db20;  alias, 1 drivers
v0x18504e0_0 .net "sel", 0 0, L_0x19bdfe0;  alias, 1 drivers
S_0x18505e0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x184fad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1852070_0 .net "a", 0 0, L_0x19b8430;  alias, 1 drivers
v0x1852130_0 .net "ab_out", 0 0, L_0x199b720;  1 drivers
v0x1852220_0 .net "b", 0 0, L_0x19b9060;  alias, 1 drivers
v0x18522f0_0 .net "c", 0 0, L_0x19b9cd0;  alias, 1 drivers
v0x18523c0_0 .net "cd_out", 0 0, L_0x199bd20;  1 drivers
v0x1852500_0 .net "d", 0 0, L_0x19ba9a0;  alias, 1 drivers
v0x18525a0_0 .net "res", 0 0, L_0x199c320;  alias, 1 drivers
v0x1852690_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x1852730_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x1850890 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x18505e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x199b300/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x199b300 .delay 1 (1,1,1) L_0x199b300/d;
L_0x199b410/d .functor AND 1, L_0x19b8430, L_0x199b300, C4<1>, C4<1>;
L_0x199b410 .delay 1 (3,3,3) L_0x199b410/d;
L_0x199b5d0/d .functor AND 1, L_0x19b9060, L_0x19be330, C4<1>, C4<1>;
L_0x199b5d0 .delay 1 (3,3,3) L_0x199b5d0/d;
L_0x199b720/d .functor OR 1, L_0x199b410, L_0x199b5d0, C4<0>, C4<0>;
L_0x199b720 .delay 1 (3,3,3) L_0x199b720/d;
v0x1850ae0_0 .net "a", 0 0, L_0x19b8430;  alias, 1 drivers
v0x1850bc0_0 .net "a_out", 0 0, L_0x199b410;  1 drivers
v0x1850c80_0 .net "b", 0 0, L_0x19b9060;  alias, 1 drivers
v0x1850d20_0 .net "b_out", 0 0, L_0x199b5d0;  1 drivers
v0x1850de0_0 .net "not_sel", 0 0, L_0x199b300;  1 drivers
v0x1850ef0_0 .net "res", 0 0, L_0x199b720;  alias, 1 drivers
v0x1850fb0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x18510d0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x18505e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x199b900/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x199b900 .delay 1 (1,1,1) L_0x199b900/d;
L_0x199ba10/d .functor AND 1, L_0x19b9cd0, L_0x199b900, C4<1>, C4<1>;
L_0x199ba10 .delay 1 (3,3,3) L_0x199ba10/d;
L_0x199bbd0/d .functor AND 1, L_0x19ba9a0, L_0x19be330, C4<1>, C4<1>;
L_0x199bbd0 .delay 1 (3,3,3) L_0x199bbd0/d;
L_0x199bd20/d .functor OR 1, L_0x199ba10, L_0x199bbd0, C4<0>, C4<0>;
L_0x199bd20 .delay 1 (3,3,3) L_0x199bd20/d;
v0x1851340_0 .net "a", 0 0, L_0x19b9cd0;  alias, 1 drivers
v0x1851400_0 .net "a_out", 0 0, L_0x199ba10;  1 drivers
v0x18514c0_0 .net "b", 0 0, L_0x19ba9a0;  alias, 1 drivers
v0x1851560_0 .net "b_out", 0 0, L_0x199bbd0;  1 drivers
v0x1851620_0 .net "not_sel", 0 0, L_0x199b900;  1 drivers
v0x1851730_0 .net "res", 0 0, L_0x199bd20;  alias, 1 drivers
v0x18517f0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1851910 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x18505e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x199bf00/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x199bf00 .delay 1 (1,1,1) L_0x199bf00/d;
L_0x199c010/d .functor AND 1, L_0x199b720, L_0x199bf00, C4<1>, C4<1>;
L_0x199c010 .delay 1 (3,3,3) L_0x199c010/d;
L_0x199c1d0/d .functor AND 1, L_0x199bd20, L_0x19be290, C4<1>, C4<1>;
L_0x199c1d0 .delay 1 (3,3,3) L_0x199c1d0/d;
L_0x199c320/d .functor OR 1, L_0x199c010, L_0x199c1d0, C4<0>, C4<0>;
L_0x199c320 .delay 1 (3,3,3) L_0x199c320/d;
v0x1851b60_0 .net "a", 0 0, L_0x199b720;  alias, 1 drivers
v0x1851c00_0 .net "a_out", 0 0, L_0x199c010;  1 drivers
v0x1851ca0_0 .net "b", 0 0, L_0x199bd20;  alias, 1 drivers
v0x1851d40_0 .net "b_out", 0 0, L_0x199c1d0;  1 drivers
v0x1851de0_0 .net "not_sel", 0 0, L_0x199bf00;  1 drivers
v0x1851ed0_0 .net "res", 0 0, L_0x199c320;  alias, 1 drivers
v0x1851f70_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x18528e0 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x184fad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1854450_0 .net "a", 0 0, L_0x19bbdf0;  alias, 1 drivers
v0x1854510_0 .net "ab_out", 0 0, L_0x199c960;  1 drivers
v0x1854600_0 .net "b", 0 0, L_0x19bc2f0;  alias, 1 drivers
v0x18546d0_0 .net "c", 0 0, L_0x19bcf90;  alias, 1 drivers
v0x18547a0_0 .net "cd_out", 0 0, L_0x199cf60;  1 drivers
v0x18548e0_0 .net "d", 0 0, L_0x19bdb50;  alias, 1 drivers
v0x1854980_0 .net "res", 0 0, L_0x199d560;  alias, 1 drivers
v0x1854a70_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x1854b10_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x1852b20 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x18528e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x199c540/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x199c540 .delay 1 (1,1,1) L_0x199c540/d;
L_0x199c650/d .functor AND 1, L_0x19bbdf0, L_0x199c540, C4<1>, C4<1>;
L_0x199c650 .delay 1 (3,3,3) L_0x199c650/d;
L_0x199c810/d .functor AND 1, L_0x19bc2f0, L_0x19be330, C4<1>, C4<1>;
L_0x199c810 .delay 1 (3,3,3) L_0x199c810/d;
L_0x199c960/d .functor OR 1, L_0x199c650, L_0x199c810, C4<0>, C4<0>;
L_0x199c960 .delay 1 (3,3,3) L_0x199c960/d;
v0x1852d70_0 .net "a", 0 0, L_0x19bbdf0;  alias, 1 drivers
v0x1852e50_0 .net "a_out", 0 0, L_0x199c650;  1 drivers
v0x1852f10_0 .net "b", 0 0, L_0x19bc2f0;  alias, 1 drivers
v0x1852fe0_0 .net "b_out", 0 0, L_0x199c810;  1 drivers
v0x18530a0_0 .net "not_sel", 0 0, L_0x199c540;  1 drivers
v0x18531b0_0 .net "res", 0 0, L_0x199c960;  alias, 1 drivers
v0x1853270_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1853390 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x18528e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x199cb40/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x199cb40 .delay 1 (1,1,1) L_0x199cb40/d;
L_0x199cc50/d .functor AND 1, L_0x19bcf90, L_0x199cb40, C4<1>, C4<1>;
L_0x199cc50 .delay 1 (3,3,3) L_0x199cc50/d;
L_0x199ce10/d .functor AND 1, L_0x19bdb50, L_0x19be330, C4<1>, C4<1>;
L_0x199ce10 .delay 1 (3,3,3) L_0x199ce10/d;
L_0x199cf60/d .functor OR 1, L_0x199cc50, L_0x199ce10, C4<0>, C4<0>;
L_0x199cf60 .delay 1 (3,3,3) L_0x199cf60/d;
v0x1853600_0 .net "a", 0 0, L_0x19bcf90;  alias, 1 drivers
v0x18536c0_0 .net "a_out", 0 0, L_0x199cc50;  1 drivers
v0x1853780_0 .net "b", 0 0, L_0x19bdb50;  alias, 1 drivers
v0x1853850_0 .net "b_out", 0 0, L_0x199ce10;  1 drivers
v0x1853910_0 .net "not_sel", 0 0, L_0x199cb40;  1 drivers
v0x1853a20_0 .net "res", 0 0, L_0x199cf60;  alias, 1 drivers
v0x1853ae0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1853c00 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x18528e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x199d140/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x199d140 .delay 1 (1,1,1) L_0x199d140/d;
L_0x199d250/d .functor AND 1, L_0x199c960, L_0x199d140, C4<1>, C4<1>;
L_0x199d250 .delay 1 (3,3,3) L_0x199d250/d;
L_0x199d410/d .functor AND 1, L_0x199cf60, L_0x19be290, C4<1>, C4<1>;
L_0x199d410 .delay 1 (3,3,3) L_0x199d410/d;
L_0x199d560/d .functor OR 1, L_0x199d250, L_0x199d410, C4<0>, C4<0>;
L_0x199d560 .delay 1 (3,3,3) L_0x199d560/d;
v0x1853e80_0 .net "a", 0 0, L_0x199c960;  alias, 1 drivers
v0x1853f50_0 .net "a_out", 0 0, L_0x199d250;  1 drivers
v0x1853ff0_0 .net "b", 0 0, L_0x199cf60;  alias, 1 drivers
v0x18540f0_0 .net "b_out", 0 0, L_0x199d410;  1 drivers
v0x1854190_0 .net "not_sel", 0 0, L_0x199d140;  1 drivers
v0x1854280_0 .net "res", 0 0, L_0x199d560;  alias, 1 drivers
v0x1854320_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x1856e00 .scope module, "mux_16_1_1b_0[14]" "mux_16_1_1b" 11 26, 12 2 0, S_0x1790570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x1863930_0 .net "a", 0 0, L_0x19aaae0;  1 drivers
v0x18639f0_0 .net "b", 0 0, L_0x19aba80;  1 drivers
v0x1863ab0_0 .net "c", 0 0, L_0x19ace20;  1 drivers
v0x1863b50_0 .net "d", 0 0, L_0x19ae660;  1 drivers
v0x1863bf0_0 .net "e", 0 0, L_0x19b04b0;  1 drivers
v0x1863ce0_0 .net "f", 0 0, L_0x19b24f0;  1 drivers
v0x1863d80_0 .net "g", 0 0, L_0x19b4b40;  1 drivers
v0x1863e20_0 .net "h", 0 0, L_0x19b7590;  1 drivers
v0x1863ec0_0 .net "i", 0 0, L_0x19b84d0;  1 drivers
v0x1863ff0_0 .net "j", 0 0, L_0x19b9100;  1 drivers
v0x1864090_0 .net "k", 0 0, L_0x19b9d70;  1 drivers
v0x1864130_0 .net "l", 0 0, L_0x19baa40;  1 drivers
v0x18641d0_0 .net "m", 0 0, L_0x19bb780;  1 drivers
v0x1864270_0 .net "n", 0 0, L_0x19bc390;  1 drivers
v0x1864310_0 .net "o", 0 0, L_0x19bd030;  1 drivers
v0x18643b0_0 .net "p", 0 0, L_0x19bdbf0;  1 drivers
v0x1864450_0 .net "res", 0 0, L_0x19a3b00;  1 drivers
v0x1864600_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x18646a0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x1864740_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x18647e0_0 .net "sel3", 0 0, L_0x19bddd0;  alias, 1 drivers
v0x1864880_0 .net "x", 0 0, L_0x19a0b00;  1 drivers
v0x1864920_0 .net "y", 0 0, L_0x19a3540;  1 drivers
S_0x18571b0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x1856e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19a3760/d .functor NOT 1, L_0x19bddd0, C4<0>, C4<0>, C4<0>;
L_0x19a3760 .delay 1 (1,1,1) L_0x19a3760/d;
L_0x19a3870/d .functor AND 1, L_0x19a0b00, L_0x19a3760, C4<1>, C4<1>;
L_0x19a3870 .delay 1 (3,3,3) L_0x19a3870/d;
L_0x19a39f0/d .functor AND 1, L_0x19a3540, L_0x19bddd0, C4<1>, C4<1>;
L_0x19a39f0 .delay 1 (3,3,3) L_0x19a39f0/d;
L_0x19a3b00/d .functor OR 1, L_0x19a3870, L_0x19a39f0, C4<0>, C4<0>;
L_0x19a3b00 .delay 1 (3,3,3) L_0x19a3b00/d;
v0x18573b0_0 .net "a", 0 0, L_0x19a0b00;  alias, 1 drivers
v0x1857490_0 .net "a_out", 0 0, L_0x19a3870;  1 drivers
v0x1857550_0 .net "b", 0 0, L_0x19a3540;  alias, 1 drivers
v0x18575f0_0 .net "b_out", 0 0, L_0x19a39f0;  1 drivers
v0x18576b0_0 .net "not_sel", 0 0, L_0x19a3760;  1 drivers
v0x18577c0_0 .net "res", 0 0, L_0x19a3b00;  alias, 1 drivers
v0x1857880_0 .net "sel", 0 0, L_0x19bddd0;  alias, 1 drivers
S_0x18579a0 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x1856e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x185cbc0_0 .net "a", 0 0, L_0x19aaae0;  alias, 1 drivers
v0x185cc80_0 .net "b", 0 0, L_0x19aba80;  alias, 1 drivers
v0x185cd90_0 .net "c", 0 0, L_0x19ace20;  alias, 1 drivers
v0x185ce80_0 .net "d", 0 0, L_0x19ae660;  alias, 1 drivers
v0x185cf70_0 .net "e", 0 0, L_0x19b04b0;  alias, 1 drivers
v0x185d0b0_0 .net "f", 0 0, L_0x19b24f0;  alias, 1 drivers
v0x185d1a0_0 .net "g", 0 0, L_0x19b4b40;  alias, 1 drivers
v0x185d290_0 .net "h", 0 0, L_0x19b7590;  alias, 1 drivers
v0x185d380_0 .net "res", 0 0, L_0x19a0b00;  alias, 1 drivers
v0x185d4b0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x185d550_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x185d5f0_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x185d690_0 .net "x", 0 0, L_0x199f300;  1 drivers
v0x185d730_0 .net "y", 0 0, L_0x19a0540;  1 drivers
S_0x1857d40 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x18579a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19a0760/d .functor NOT 1, L_0x19bdfe0, C4<0>, C4<0>, C4<0>;
L_0x19a0760 .delay 1 (1,1,1) L_0x19a0760/d;
L_0x19a0870/d .functor AND 1, L_0x199f300, L_0x19a0760, C4<1>, C4<1>;
L_0x19a0870 .delay 1 (3,3,3) L_0x19a0870/d;
L_0x19a09f0/d .functor AND 1, L_0x19a0540, L_0x19bdfe0, C4<1>, C4<1>;
L_0x19a09f0 .delay 1 (3,3,3) L_0x19a09f0/d;
L_0x19a0b00/d .functor OR 1, L_0x19a0870, L_0x19a09f0, C4<0>, C4<0>;
L_0x19a0b00 .delay 1 (3,3,3) L_0x19a0b00/d;
v0x1857f90_0 .net "a", 0 0, L_0x199f300;  alias, 1 drivers
v0x1858070_0 .net "a_out", 0 0, L_0x19a0870;  1 drivers
v0x1858130_0 .net "b", 0 0, L_0x19a0540;  alias, 1 drivers
v0x18581d0_0 .net "b_out", 0 0, L_0x19a09f0;  1 drivers
v0x1858290_0 .net "not_sel", 0 0, L_0x19a0760;  1 drivers
v0x18583a0_0 .net "res", 0 0, L_0x19a0b00;  alias, 1 drivers
v0x1858440_0 .net "sel", 0 0, L_0x19bdfe0;  alias, 1 drivers
S_0x1858540 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x18579a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x185a000_0 .net "a", 0 0, L_0x19aaae0;  alias, 1 drivers
v0x185a0c0_0 .net "ab_out", 0 0, L_0x199e700;  1 drivers
v0x185a1b0_0 .net "b", 0 0, L_0x19aba80;  alias, 1 drivers
v0x185a280_0 .net "c", 0 0, L_0x19ace20;  alias, 1 drivers
v0x185a350_0 .net "cd_out", 0 0, L_0x199ed00;  1 drivers
v0x185a490_0 .net "d", 0 0, L_0x19ae660;  alias, 1 drivers
v0x185a530_0 .net "res", 0 0, L_0x199f300;  alias, 1 drivers
v0x185a620_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x185a6c0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x18587f0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1858540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x199e2e0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x199e2e0 .delay 1 (1,1,1) L_0x199e2e0/d;
L_0x199e3f0/d .functor AND 1, L_0x19aaae0, L_0x199e2e0, C4<1>, C4<1>;
L_0x199e3f0 .delay 1 (3,3,3) L_0x199e3f0/d;
L_0x199e5b0/d .functor AND 1, L_0x19aba80, L_0x19be330, C4<1>, C4<1>;
L_0x199e5b0 .delay 1 (3,3,3) L_0x199e5b0/d;
L_0x199e700/d .functor OR 1, L_0x199e3f0, L_0x199e5b0, C4<0>, C4<0>;
L_0x199e700 .delay 1 (3,3,3) L_0x199e700/d;
v0x1858a40_0 .net "a", 0 0, L_0x19aaae0;  alias, 1 drivers
v0x1858b20_0 .net "a_out", 0 0, L_0x199e3f0;  1 drivers
v0x1858be0_0 .net "b", 0 0, L_0x19aba80;  alias, 1 drivers
v0x1858c80_0 .net "b_out", 0 0, L_0x199e5b0;  1 drivers
v0x1858d40_0 .net "not_sel", 0 0, L_0x199e2e0;  1 drivers
v0x1858e50_0 .net "res", 0 0, L_0x199e700;  alias, 1 drivers
v0x1858f10_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1859030 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1858540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x199e8e0/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x199e8e0 .delay 1 (1,1,1) L_0x199e8e0/d;
L_0x199e9f0/d .functor AND 1, L_0x19ace20, L_0x199e8e0, C4<1>, C4<1>;
L_0x199e9f0 .delay 1 (3,3,3) L_0x199e9f0/d;
L_0x199ebb0/d .functor AND 1, L_0x19ae660, L_0x19be330, C4<1>, C4<1>;
L_0x199ebb0 .delay 1 (3,3,3) L_0x199ebb0/d;
L_0x199ed00/d .functor OR 1, L_0x199e9f0, L_0x199ebb0, C4<0>, C4<0>;
L_0x199ed00 .delay 1 (3,3,3) L_0x199ed00/d;
v0x18592a0_0 .net "a", 0 0, L_0x19ace20;  alias, 1 drivers
v0x1859360_0 .net "a_out", 0 0, L_0x199e9f0;  1 drivers
v0x1859420_0 .net "b", 0 0, L_0x19ae660;  alias, 1 drivers
v0x18594c0_0 .net "b_out", 0 0, L_0x199ebb0;  1 drivers
v0x1859580_0 .net "not_sel", 0 0, L_0x199e8e0;  1 drivers
v0x1859690_0 .net "res", 0 0, L_0x199ed00;  alias, 1 drivers
v0x1859750_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1859870 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1858540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x199eee0/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x199eee0 .delay 1 (1,1,1) L_0x199eee0/d;
L_0x199eff0/d .functor AND 1, L_0x199e700, L_0x199eee0, C4<1>, C4<1>;
L_0x199eff0 .delay 1 (3,3,3) L_0x199eff0/d;
L_0x199f1b0/d .functor AND 1, L_0x199ed00, L_0x19be290, C4<1>, C4<1>;
L_0x199f1b0 .delay 1 (3,3,3) L_0x199f1b0/d;
L_0x199f300/d .functor OR 1, L_0x199eff0, L_0x199f1b0, C4<0>, C4<0>;
L_0x199f300 .delay 1 (3,3,3) L_0x199f300/d;
v0x1859ac0_0 .net "a", 0 0, L_0x199e700;  alias, 1 drivers
v0x1859b60_0 .net "a_out", 0 0, L_0x199eff0;  1 drivers
v0x1859c00_0 .net "b", 0 0, L_0x199ed00;  alias, 1 drivers
v0x1859ca0_0 .net "b_out", 0 0, L_0x199f1b0;  1 drivers
v0x1859d40_0 .net "not_sel", 0 0, L_0x199eee0;  1 drivers
v0x1859e30_0 .net "res", 0 0, L_0x199f300;  alias, 1 drivers
v0x1859ed0_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x185a7e0 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x18579a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x185c350_0 .net "a", 0 0, L_0x19b04b0;  alias, 1 drivers
v0x185c410_0 .net "ab_out", 0 0, L_0x199f940;  1 drivers
v0x185c500_0 .net "b", 0 0, L_0x19b24f0;  alias, 1 drivers
v0x185c5d0_0 .net "c", 0 0, L_0x19b4b40;  alias, 1 drivers
v0x185c6a0_0 .net "cd_out", 0 0, L_0x199ff40;  1 drivers
v0x185c7e0_0 .net "d", 0 0, L_0x19b7590;  alias, 1 drivers
v0x185c880_0 .net "res", 0 0, L_0x19a0540;  alias, 1 drivers
v0x185c970_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x185ca10_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x185aa20 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x185a7e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x199f520/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x199f520 .delay 1 (1,1,1) L_0x199f520/d;
L_0x199f630/d .functor AND 1, L_0x19b04b0, L_0x199f520, C4<1>, C4<1>;
L_0x199f630 .delay 1 (3,3,3) L_0x199f630/d;
L_0x199f7f0/d .functor AND 1, L_0x19b24f0, L_0x19be330, C4<1>, C4<1>;
L_0x199f7f0 .delay 1 (3,3,3) L_0x199f7f0/d;
L_0x199f940/d .functor OR 1, L_0x199f630, L_0x199f7f0, C4<0>, C4<0>;
L_0x199f940 .delay 1 (3,3,3) L_0x199f940/d;
v0x185ac70_0 .net "a", 0 0, L_0x19b04b0;  alias, 1 drivers
v0x185ad50_0 .net "a_out", 0 0, L_0x199f630;  1 drivers
v0x185ae10_0 .net "b", 0 0, L_0x19b24f0;  alias, 1 drivers
v0x185aee0_0 .net "b_out", 0 0, L_0x199f7f0;  1 drivers
v0x185afa0_0 .net "not_sel", 0 0, L_0x199f520;  1 drivers
v0x185b0b0_0 .net "res", 0 0, L_0x199f940;  alias, 1 drivers
v0x185b170_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x185b290 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x185a7e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x199fb20/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x199fb20 .delay 1 (1,1,1) L_0x199fb20/d;
L_0x199fc30/d .functor AND 1, L_0x19b4b40, L_0x199fb20, C4<1>, C4<1>;
L_0x199fc30 .delay 1 (3,3,3) L_0x199fc30/d;
L_0x199fdf0/d .functor AND 1, L_0x19b7590, L_0x19be330, C4<1>, C4<1>;
L_0x199fdf0 .delay 1 (3,3,3) L_0x199fdf0/d;
L_0x199ff40/d .functor OR 1, L_0x199fc30, L_0x199fdf0, C4<0>, C4<0>;
L_0x199ff40 .delay 1 (3,3,3) L_0x199ff40/d;
v0x185b500_0 .net "a", 0 0, L_0x19b4b40;  alias, 1 drivers
v0x185b5c0_0 .net "a_out", 0 0, L_0x199fc30;  1 drivers
v0x185b680_0 .net "b", 0 0, L_0x19b7590;  alias, 1 drivers
v0x185b750_0 .net "b_out", 0 0, L_0x199fdf0;  1 drivers
v0x185b810_0 .net "not_sel", 0 0, L_0x199fb20;  1 drivers
v0x185b920_0 .net "res", 0 0, L_0x199ff40;  alias, 1 drivers
v0x185b9e0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x185bb00 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x185a7e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19a0120/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x19a0120 .delay 1 (1,1,1) L_0x19a0120/d;
L_0x19a0230/d .functor AND 1, L_0x199f940, L_0x19a0120, C4<1>, C4<1>;
L_0x19a0230 .delay 1 (3,3,3) L_0x19a0230/d;
L_0x19a03f0/d .functor AND 1, L_0x199ff40, L_0x19be290, C4<1>, C4<1>;
L_0x19a03f0 .delay 1 (3,3,3) L_0x19a03f0/d;
L_0x19a0540/d .functor OR 1, L_0x19a0230, L_0x19a03f0, C4<0>, C4<0>;
L_0x19a0540 .delay 1 (3,3,3) L_0x19a0540/d;
v0x185bd80_0 .net "a", 0 0, L_0x199f940;  alias, 1 drivers
v0x185be50_0 .net "a_out", 0 0, L_0x19a0230;  1 drivers
v0x185bef0_0 .net "b", 0 0, L_0x199ff40;  alias, 1 drivers
v0x185bff0_0 .net "b_out", 0 0, L_0x19a03f0;  1 drivers
v0x185c090_0 .net "not_sel", 0 0, L_0x19a0120;  1 drivers
v0x185c180_0 .net "res", 0 0, L_0x19a0540;  alias, 1 drivers
v0x185c220_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x185d980 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x1856e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x1862b70_0 .net "a", 0 0, L_0x19b84d0;  alias, 1 drivers
v0x1862c30_0 .net "b", 0 0, L_0x19b9100;  alias, 1 drivers
v0x1862d40_0 .net "c", 0 0, L_0x19b9d70;  alias, 1 drivers
v0x1862e30_0 .net "d", 0 0, L_0x19baa40;  alias, 1 drivers
v0x1862f20_0 .net "e", 0 0, L_0x19bb780;  alias, 1 drivers
v0x1863060_0 .net "f", 0 0, L_0x19bc390;  alias, 1 drivers
v0x1863150_0 .net "g", 0 0, L_0x19bd030;  alias, 1 drivers
v0x1863240_0 .net "h", 0 0, L_0x19bdbf0;  alias, 1 drivers
v0x1863330_0 .net "res", 0 0, L_0x19a3540;  alias, 1 drivers
v0x1863460_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x1863500_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x18635a0_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x1863640_0 .net "x", 0 0, L_0x19a1d40;  1 drivers
v0x18636e0_0 .net "y", 0 0, L_0x19a2f80;  1 drivers
S_0x185dc90 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x185d980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19a31a0/d .functor NOT 1, L_0x19bdfe0, C4<0>, C4<0>, C4<0>;
L_0x19a31a0 .delay 1 (1,1,1) L_0x19a31a0/d;
L_0x19a32b0/d .functor AND 1, L_0x19a1d40, L_0x19a31a0, C4<1>, C4<1>;
L_0x19a32b0 .delay 1 (3,3,3) L_0x19a32b0/d;
L_0x19a3430/d .functor AND 1, L_0x19a2f80, L_0x19bdfe0, C4<1>, C4<1>;
L_0x19a3430 .delay 1 (3,3,3) L_0x19a3430/d;
L_0x19a3540/d .functor OR 1, L_0x19a32b0, L_0x19a3430, C4<0>, C4<0>;
L_0x19a3540 .delay 1 (3,3,3) L_0x19a3540/d;
v0x185dee0_0 .net "a", 0 0, L_0x19a1d40;  alias, 1 drivers
v0x185dfc0_0 .net "a_out", 0 0, L_0x19a32b0;  1 drivers
v0x185e080_0 .net "b", 0 0, L_0x19a2f80;  alias, 1 drivers
v0x185e120_0 .net "b_out", 0 0, L_0x19a3430;  1 drivers
v0x185e1e0_0 .net "not_sel", 0 0, L_0x19a31a0;  1 drivers
v0x185e2f0_0 .net "res", 0 0, L_0x19a3540;  alias, 1 drivers
v0x185e390_0 .net "sel", 0 0, L_0x19bdfe0;  alias, 1 drivers
S_0x185e490 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x185d980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x185ff20_0 .net "a", 0 0, L_0x19b84d0;  alias, 1 drivers
v0x185ffe0_0 .net "ab_out", 0 0, L_0x19a1140;  1 drivers
v0x18600d0_0 .net "b", 0 0, L_0x19b9100;  alias, 1 drivers
v0x18601a0_0 .net "c", 0 0, L_0x19b9d70;  alias, 1 drivers
v0x1860270_0 .net "cd_out", 0 0, L_0x19a1740;  1 drivers
v0x18603b0_0 .net "d", 0 0, L_0x19baa40;  alias, 1 drivers
v0x1860450_0 .net "res", 0 0, L_0x19a1d40;  alias, 1 drivers
v0x1860540_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x18605e0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x185e740 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x185e490;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19a0d20/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x19a0d20 .delay 1 (1,1,1) L_0x19a0d20/d;
L_0x19a0e30/d .functor AND 1, L_0x19b84d0, L_0x19a0d20, C4<1>, C4<1>;
L_0x19a0e30 .delay 1 (3,3,3) L_0x19a0e30/d;
L_0x19a0ff0/d .functor AND 1, L_0x19b9100, L_0x19be330, C4<1>, C4<1>;
L_0x19a0ff0 .delay 1 (3,3,3) L_0x19a0ff0/d;
L_0x19a1140/d .functor OR 1, L_0x19a0e30, L_0x19a0ff0, C4<0>, C4<0>;
L_0x19a1140 .delay 1 (3,3,3) L_0x19a1140/d;
v0x185e990_0 .net "a", 0 0, L_0x19b84d0;  alias, 1 drivers
v0x185ea70_0 .net "a_out", 0 0, L_0x19a0e30;  1 drivers
v0x185eb30_0 .net "b", 0 0, L_0x19b9100;  alias, 1 drivers
v0x185ebd0_0 .net "b_out", 0 0, L_0x19a0ff0;  1 drivers
v0x185ec90_0 .net "not_sel", 0 0, L_0x19a0d20;  1 drivers
v0x185eda0_0 .net "res", 0 0, L_0x19a1140;  alias, 1 drivers
v0x185ee60_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x185ef80 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x185e490;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19a1320/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x19a1320 .delay 1 (1,1,1) L_0x19a1320/d;
L_0x19a1430/d .functor AND 1, L_0x19b9d70, L_0x19a1320, C4<1>, C4<1>;
L_0x19a1430 .delay 1 (3,3,3) L_0x19a1430/d;
L_0x19a15f0/d .functor AND 1, L_0x19baa40, L_0x19be330, C4<1>, C4<1>;
L_0x19a15f0 .delay 1 (3,3,3) L_0x19a15f0/d;
L_0x19a1740/d .functor OR 1, L_0x19a1430, L_0x19a15f0, C4<0>, C4<0>;
L_0x19a1740 .delay 1 (3,3,3) L_0x19a1740/d;
v0x185f1f0_0 .net "a", 0 0, L_0x19b9d70;  alias, 1 drivers
v0x185f2b0_0 .net "a_out", 0 0, L_0x19a1430;  1 drivers
v0x185f370_0 .net "b", 0 0, L_0x19baa40;  alias, 1 drivers
v0x185f410_0 .net "b_out", 0 0, L_0x19a15f0;  1 drivers
v0x185f4d0_0 .net "not_sel", 0 0, L_0x19a1320;  1 drivers
v0x185f5e0_0 .net "res", 0 0, L_0x19a1740;  alias, 1 drivers
v0x185f6a0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x185f7c0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x185e490;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19a1920/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x19a1920 .delay 1 (1,1,1) L_0x19a1920/d;
L_0x19a1a30/d .functor AND 1, L_0x19a1140, L_0x19a1920, C4<1>, C4<1>;
L_0x19a1a30 .delay 1 (3,3,3) L_0x19a1a30/d;
L_0x19a1bf0/d .functor AND 1, L_0x19a1740, L_0x19be290, C4<1>, C4<1>;
L_0x19a1bf0 .delay 1 (3,3,3) L_0x19a1bf0/d;
L_0x19a1d40/d .functor OR 1, L_0x19a1a30, L_0x19a1bf0, C4<0>, C4<0>;
L_0x19a1d40 .delay 1 (3,3,3) L_0x19a1d40/d;
v0x185fa10_0 .net "a", 0 0, L_0x19a1140;  alias, 1 drivers
v0x185fab0_0 .net "a_out", 0 0, L_0x19a1a30;  1 drivers
v0x185fb50_0 .net "b", 0 0, L_0x19a1740;  alias, 1 drivers
v0x185fbf0_0 .net "b_out", 0 0, L_0x19a1bf0;  1 drivers
v0x185fc90_0 .net "not_sel", 0 0, L_0x19a1920;  1 drivers
v0x185fd80_0 .net "res", 0 0, L_0x19a1d40;  alias, 1 drivers
v0x185fe20_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x1860790 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x185d980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1862300_0 .net "a", 0 0, L_0x19bb780;  alias, 1 drivers
v0x18623c0_0 .net "ab_out", 0 0, L_0x19a2380;  1 drivers
v0x18624b0_0 .net "b", 0 0, L_0x19bc390;  alias, 1 drivers
v0x1862580_0 .net "c", 0 0, L_0x19bd030;  alias, 1 drivers
v0x1862650_0 .net "cd_out", 0 0, L_0x19a2980;  1 drivers
v0x1862790_0 .net "d", 0 0, L_0x19bdbf0;  alias, 1 drivers
v0x1862830_0 .net "res", 0 0, L_0x19a2f80;  alias, 1 drivers
v0x1862920_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x18629c0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x18609d0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1860790;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19a1f60/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x19a1f60 .delay 1 (1,1,1) L_0x19a1f60/d;
L_0x19a2070/d .functor AND 1, L_0x19bb780, L_0x19a1f60, C4<1>, C4<1>;
L_0x19a2070 .delay 1 (3,3,3) L_0x19a2070/d;
L_0x19a2230/d .functor AND 1, L_0x19bc390, L_0x19be330, C4<1>, C4<1>;
L_0x19a2230 .delay 1 (3,3,3) L_0x19a2230/d;
L_0x19a2380/d .functor OR 1, L_0x19a2070, L_0x19a2230, C4<0>, C4<0>;
L_0x19a2380 .delay 1 (3,3,3) L_0x19a2380/d;
v0x1860c20_0 .net "a", 0 0, L_0x19bb780;  alias, 1 drivers
v0x1860d00_0 .net "a_out", 0 0, L_0x19a2070;  1 drivers
v0x1860dc0_0 .net "b", 0 0, L_0x19bc390;  alias, 1 drivers
v0x1860e90_0 .net "b_out", 0 0, L_0x19a2230;  1 drivers
v0x1860f50_0 .net "not_sel", 0 0, L_0x19a1f60;  1 drivers
v0x1861060_0 .net "res", 0 0, L_0x19a2380;  alias, 1 drivers
v0x1861120_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1861240 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1860790;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19a2560/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x19a2560 .delay 1 (1,1,1) L_0x19a2560/d;
L_0x19a2670/d .functor AND 1, L_0x19bd030, L_0x19a2560, C4<1>, C4<1>;
L_0x19a2670 .delay 1 (3,3,3) L_0x19a2670/d;
L_0x19a2830/d .functor AND 1, L_0x19bdbf0, L_0x19be330, C4<1>, C4<1>;
L_0x19a2830 .delay 1 (3,3,3) L_0x19a2830/d;
L_0x19a2980/d .functor OR 1, L_0x19a2670, L_0x19a2830, C4<0>, C4<0>;
L_0x19a2980 .delay 1 (3,3,3) L_0x19a2980/d;
v0x18614b0_0 .net "a", 0 0, L_0x19bd030;  alias, 1 drivers
v0x1861570_0 .net "a_out", 0 0, L_0x19a2670;  1 drivers
v0x1861630_0 .net "b", 0 0, L_0x19bdbf0;  alias, 1 drivers
v0x1861700_0 .net "b_out", 0 0, L_0x19a2830;  1 drivers
v0x18617c0_0 .net "not_sel", 0 0, L_0x19a2560;  1 drivers
v0x18618d0_0 .net "res", 0 0, L_0x19a2980;  alias, 1 drivers
v0x1861990_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1861ab0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1860790;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19a2b60/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x19a2b60 .delay 1 (1,1,1) L_0x19a2b60/d;
L_0x19a2c70/d .functor AND 1, L_0x19a2380, L_0x19a2b60, C4<1>, C4<1>;
L_0x19a2c70 .delay 1 (3,3,3) L_0x19a2c70/d;
L_0x19a2e30/d .functor AND 1, L_0x19a2980, L_0x19be290, C4<1>, C4<1>;
L_0x19a2e30 .delay 1 (3,3,3) L_0x19a2e30/d;
L_0x19a2f80/d .functor OR 1, L_0x19a2c70, L_0x19a2e30, C4<0>, C4<0>;
L_0x19a2f80 .delay 1 (3,3,3) L_0x19a2f80/d;
v0x1861d30_0 .net "a", 0 0, L_0x19a2380;  alias, 1 drivers
v0x1861e00_0 .net "a_out", 0 0, L_0x19a2c70;  1 drivers
v0x1861ea0_0 .net "b", 0 0, L_0x19a2980;  alias, 1 drivers
v0x1861fa0_0 .net "b_out", 0 0, L_0x19a2e30;  1 drivers
v0x1862040_0 .net "not_sel", 0 0, L_0x19a2b60;  1 drivers
v0x1862130_0 .net "res", 0 0, L_0x19a2f80;  alias, 1 drivers
v0x18621d0_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x1864cb0 .scope module, "mux_16_1_1b_0[15]" "mux_16_1_1b" 11 26, 12 2 0, S_0x1790570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x18717e0_0 .net "a", 0 0, L_0x19aab80;  1 drivers
v0x18718a0_0 .net "b", 0 0, L_0x19abb20;  1 drivers
v0x1871960_0 .net "c", 0 0, L_0x19acec0;  1 drivers
v0x1871a00_0 .net "d", 0 0, L_0x19ae700;  1 drivers
v0x1871aa0_0 .net "e", 0 0, L_0x19b0550;  1 drivers
v0x1871b90_0 .net "f", 0 0, L_0x19b2590;  1 drivers
v0x1871c30_0 .net "g", 0 0, L_0x19b4be0;  1 drivers
v0x1871cd0_0 .net "h", 0 0, L_0x19b7630;  1 drivers
v0x1871d70_0 .net "i", 0 0, L_0x19b8570;  1 drivers
v0x1871ea0_0 .net "j", 0 0, L_0x19b91a0;  1 drivers
v0x1871f40_0 .net "k", 0 0, L_0x19b9e10;  1 drivers
v0x1871fe0_0 .net "l", 0 0, L_0x19baae0;  1 drivers
v0x1872080_0 .net "m", 0 0, L_0x19bb820;  1 drivers
v0x1872120_0 .net "n", 0 0, L_0x19bc430;  1 drivers
v0x18721c0_0 .net "o", 0 0, L_0x19bd0d0;  1 drivers
v0x1872260_0 .net "p", 0 0, L_0x19bdc90;  1 drivers
v0x1872300_0 .net "res", 0 0, L_0x19a9d30;  1 drivers
v0x18724b0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x1872550_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x18725f0_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x1872690_0 .net "sel3", 0 0, L_0x19bddd0;  alias, 1 drivers
v0x1872730_0 .net "x", 0 0, L_0x19a6520;  1 drivers
v0x18727d0_0 .net "y", 0 0, L_0x19a8f60;  1 drivers
S_0x1865060 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x1864cb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19a9180/d .functor NOT 1, L_0x19bddd0, C4<0>, C4<0>, C4<0>;
L_0x19a9180 .delay 1 (1,1,1) L_0x19a9180/d;
L_0x19a9290/d .functor AND 1, L_0x19a6520, L_0x19a9180, C4<1>, C4<1>;
L_0x19a9290 .delay 1 (3,3,3) L_0x19a9290/d;
L_0x19a9410/d .functor AND 1, L_0x19a8f60, L_0x19bddd0, C4<1>, C4<1>;
L_0x19a9410 .delay 1 (3,3,3) L_0x19a9410/d;
L_0x19a9d30/d .functor OR 1, L_0x19a9290, L_0x19a9410, C4<0>, C4<0>;
L_0x19a9d30 .delay 1 (3,3,3) L_0x19a9d30/d;
v0x1865260_0 .net "a", 0 0, L_0x19a6520;  alias, 1 drivers
v0x1865340_0 .net "a_out", 0 0, L_0x19a9290;  1 drivers
v0x1865400_0 .net "b", 0 0, L_0x19a8f60;  alias, 1 drivers
v0x18654a0_0 .net "b_out", 0 0, L_0x19a9410;  1 drivers
v0x1865560_0 .net "not_sel", 0 0, L_0x19a9180;  1 drivers
v0x1865670_0 .net "res", 0 0, L_0x19a9d30;  alias, 1 drivers
v0x1865730_0 .net "sel", 0 0, L_0x19bddd0;  alias, 1 drivers
S_0x1865850 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x1864cb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x186aa70_0 .net "a", 0 0, L_0x19aab80;  alias, 1 drivers
v0x186ab30_0 .net "b", 0 0, L_0x19abb20;  alias, 1 drivers
v0x186ac40_0 .net "c", 0 0, L_0x19acec0;  alias, 1 drivers
v0x186ad30_0 .net "d", 0 0, L_0x19ae700;  alias, 1 drivers
v0x186ae20_0 .net "e", 0 0, L_0x19b0550;  alias, 1 drivers
v0x186af60_0 .net "f", 0 0, L_0x19b2590;  alias, 1 drivers
v0x186b050_0 .net "g", 0 0, L_0x19b4be0;  alias, 1 drivers
v0x186b140_0 .net "h", 0 0, L_0x19b7630;  alias, 1 drivers
v0x186b230_0 .net "res", 0 0, L_0x19a6520;  alias, 1 drivers
v0x186b360_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x186b400_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x186b4a0_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x186b540_0 .net "x", 0 0, L_0x19a4d20;  1 drivers
v0x186b5e0_0 .net "y", 0 0, L_0x19a5f60;  1 drivers
S_0x1865bf0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x1865850;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19a6180/d .functor NOT 1, L_0x19bdfe0, C4<0>, C4<0>, C4<0>;
L_0x19a6180 .delay 1 (1,1,1) L_0x19a6180/d;
L_0x19a6290/d .functor AND 1, L_0x19a4d20, L_0x19a6180, C4<1>, C4<1>;
L_0x19a6290 .delay 1 (3,3,3) L_0x19a6290/d;
L_0x19a6410/d .functor AND 1, L_0x19a5f60, L_0x19bdfe0, C4<1>, C4<1>;
L_0x19a6410 .delay 1 (3,3,3) L_0x19a6410/d;
L_0x19a6520/d .functor OR 1, L_0x19a6290, L_0x19a6410, C4<0>, C4<0>;
L_0x19a6520 .delay 1 (3,3,3) L_0x19a6520/d;
v0x1865e40_0 .net "a", 0 0, L_0x19a4d20;  alias, 1 drivers
v0x1865f20_0 .net "a_out", 0 0, L_0x19a6290;  1 drivers
v0x1865fe0_0 .net "b", 0 0, L_0x19a5f60;  alias, 1 drivers
v0x1866080_0 .net "b_out", 0 0, L_0x19a6410;  1 drivers
v0x1866140_0 .net "not_sel", 0 0, L_0x19a6180;  1 drivers
v0x1866250_0 .net "res", 0 0, L_0x19a6520;  alias, 1 drivers
v0x18662f0_0 .net "sel", 0 0, L_0x19bdfe0;  alias, 1 drivers
S_0x18663f0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x1865850;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1867eb0_0 .net "a", 0 0, L_0x19aab80;  alias, 1 drivers
v0x1867f70_0 .net "ab_out", 0 0, L_0x19a4120;  1 drivers
v0x1868060_0 .net "b", 0 0, L_0x19abb20;  alias, 1 drivers
v0x1868130_0 .net "c", 0 0, L_0x19acec0;  alias, 1 drivers
v0x1868200_0 .net "cd_out", 0 0, L_0x19a4720;  1 drivers
v0x1868340_0 .net "d", 0 0, L_0x19ae700;  alias, 1 drivers
v0x18683e0_0 .net "res", 0 0, L_0x19a4d20;  alias, 1 drivers
v0x18684d0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x1868570_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x18666a0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x18663f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19a3d00/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x19a3d00 .delay 1 (1,1,1) L_0x19a3d00/d;
L_0x19a3e10/d .functor AND 1, L_0x19aab80, L_0x19a3d00, C4<1>, C4<1>;
L_0x19a3e10 .delay 1 (3,3,3) L_0x19a3e10/d;
L_0x19a3fd0/d .functor AND 1, L_0x19abb20, L_0x19be330, C4<1>, C4<1>;
L_0x19a3fd0 .delay 1 (3,3,3) L_0x19a3fd0/d;
L_0x19a4120/d .functor OR 1, L_0x19a3e10, L_0x19a3fd0, C4<0>, C4<0>;
L_0x19a4120 .delay 1 (3,3,3) L_0x19a4120/d;
v0x18668f0_0 .net "a", 0 0, L_0x19aab80;  alias, 1 drivers
v0x18669d0_0 .net "a_out", 0 0, L_0x19a3e10;  1 drivers
v0x1866a90_0 .net "b", 0 0, L_0x19abb20;  alias, 1 drivers
v0x1866b30_0 .net "b_out", 0 0, L_0x19a3fd0;  1 drivers
v0x1866bf0_0 .net "not_sel", 0 0, L_0x19a3d00;  1 drivers
v0x1866d00_0 .net "res", 0 0, L_0x19a4120;  alias, 1 drivers
v0x1866dc0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1866ee0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x18663f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19a4300/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x19a4300 .delay 1 (1,1,1) L_0x19a4300/d;
L_0x19a4410/d .functor AND 1, L_0x19acec0, L_0x19a4300, C4<1>, C4<1>;
L_0x19a4410 .delay 1 (3,3,3) L_0x19a4410/d;
L_0x19a45d0/d .functor AND 1, L_0x19ae700, L_0x19be330, C4<1>, C4<1>;
L_0x19a45d0 .delay 1 (3,3,3) L_0x19a45d0/d;
L_0x19a4720/d .functor OR 1, L_0x19a4410, L_0x19a45d0, C4<0>, C4<0>;
L_0x19a4720 .delay 1 (3,3,3) L_0x19a4720/d;
v0x1867150_0 .net "a", 0 0, L_0x19acec0;  alias, 1 drivers
v0x1867210_0 .net "a_out", 0 0, L_0x19a4410;  1 drivers
v0x18672d0_0 .net "b", 0 0, L_0x19ae700;  alias, 1 drivers
v0x1867370_0 .net "b_out", 0 0, L_0x19a45d0;  1 drivers
v0x1867430_0 .net "not_sel", 0 0, L_0x19a4300;  1 drivers
v0x1867540_0 .net "res", 0 0, L_0x19a4720;  alias, 1 drivers
v0x1867600_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1867720 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x18663f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19a4900/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x19a4900 .delay 1 (1,1,1) L_0x19a4900/d;
L_0x19a4a10/d .functor AND 1, L_0x19a4120, L_0x19a4900, C4<1>, C4<1>;
L_0x19a4a10 .delay 1 (3,3,3) L_0x19a4a10/d;
L_0x19a4bd0/d .functor AND 1, L_0x19a4720, L_0x19be290, C4<1>, C4<1>;
L_0x19a4bd0 .delay 1 (3,3,3) L_0x19a4bd0/d;
L_0x19a4d20/d .functor OR 1, L_0x19a4a10, L_0x19a4bd0, C4<0>, C4<0>;
L_0x19a4d20 .delay 1 (3,3,3) L_0x19a4d20/d;
v0x1867970_0 .net "a", 0 0, L_0x19a4120;  alias, 1 drivers
v0x1867a10_0 .net "a_out", 0 0, L_0x19a4a10;  1 drivers
v0x1867ab0_0 .net "b", 0 0, L_0x19a4720;  alias, 1 drivers
v0x1867b50_0 .net "b_out", 0 0, L_0x19a4bd0;  1 drivers
v0x1867bf0_0 .net "not_sel", 0 0, L_0x19a4900;  1 drivers
v0x1867ce0_0 .net "res", 0 0, L_0x19a4d20;  alias, 1 drivers
v0x1867d80_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x1868690 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x1865850;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x186a200_0 .net "a", 0 0, L_0x19b0550;  alias, 1 drivers
v0x186a2c0_0 .net "ab_out", 0 0, L_0x19a5360;  1 drivers
v0x186a3b0_0 .net "b", 0 0, L_0x19b2590;  alias, 1 drivers
v0x186a480_0 .net "c", 0 0, L_0x19b4be0;  alias, 1 drivers
v0x186a550_0 .net "cd_out", 0 0, L_0x19a5960;  1 drivers
v0x186a690_0 .net "d", 0 0, L_0x19b7630;  alias, 1 drivers
v0x186a730_0 .net "res", 0 0, L_0x19a5f60;  alias, 1 drivers
v0x186a820_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x186a8c0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x18688d0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1868690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19a4f40/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x19a4f40 .delay 1 (1,1,1) L_0x19a4f40/d;
L_0x19a5050/d .functor AND 1, L_0x19b0550, L_0x19a4f40, C4<1>, C4<1>;
L_0x19a5050 .delay 1 (3,3,3) L_0x19a5050/d;
L_0x19a5210/d .functor AND 1, L_0x19b2590, L_0x19be330, C4<1>, C4<1>;
L_0x19a5210 .delay 1 (3,3,3) L_0x19a5210/d;
L_0x19a5360/d .functor OR 1, L_0x19a5050, L_0x19a5210, C4<0>, C4<0>;
L_0x19a5360 .delay 1 (3,3,3) L_0x19a5360/d;
v0x1868b20_0 .net "a", 0 0, L_0x19b0550;  alias, 1 drivers
v0x1868c00_0 .net "a_out", 0 0, L_0x19a5050;  1 drivers
v0x1868cc0_0 .net "b", 0 0, L_0x19b2590;  alias, 1 drivers
v0x1868d90_0 .net "b_out", 0 0, L_0x19a5210;  1 drivers
v0x1868e50_0 .net "not_sel", 0 0, L_0x19a4f40;  1 drivers
v0x1868f60_0 .net "res", 0 0, L_0x19a5360;  alias, 1 drivers
v0x1869020_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x1869140 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1868690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19a5540/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x19a5540 .delay 1 (1,1,1) L_0x19a5540/d;
L_0x19a5650/d .functor AND 1, L_0x19b4be0, L_0x19a5540, C4<1>, C4<1>;
L_0x19a5650 .delay 1 (3,3,3) L_0x19a5650/d;
L_0x19a5810/d .functor AND 1, L_0x19b7630, L_0x19be330, C4<1>, C4<1>;
L_0x19a5810 .delay 1 (3,3,3) L_0x19a5810/d;
L_0x19a5960/d .functor OR 1, L_0x19a5650, L_0x19a5810, C4<0>, C4<0>;
L_0x19a5960 .delay 1 (3,3,3) L_0x19a5960/d;
v0x18693b0_0 .net "a", 0 0, L_0x19b4be0;  alias, 1 drivers
v0x1869470_0 .net "a_out", 0 0, L_0x19a5650;  1 drivers
v0x1869530_0 .net "b", 0 0, L_0x19b7630;  alias, 1 drivers
v0x1869600_0 .net "b_out", 0 0, L_0x19a5810;  1 drivers
v0x18696c0_0 .net "not_sel", 0 0, L_0x19a5540;  1 drivers
v0x18697d0_0 .net "res", 0 0, L_0x19a5960;  alias, 1 drivers
v0x1869890_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x18699b0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1868690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19a5b40/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x19a5b40 .delay 1 (1,1,1) L_0x19a5b40/d;
L_0x19a5c50/d .functor AND 1, L_0x19a5360, L_0x19a5b40, C4<1>, C4<1>;
L_0x19a5c50 .delay 1 (3,3,3) L_0x19a5c50/d;
L_0x19a5e10/d .functor AND 1, L_0x19a5960, L_0x19be290, C4<1>, C4<1>;
L_0x19a5e10 .delay 1 (3,3,3) L_0x19a5e10/d;
L_0x19a5f60/d .functor OR 1, L_0x19a5c50, L_0x19a5e10, C4<0>, C4<0>;
L_0x19a5f60 .delay 1 (3,3,3) L_0x19a5f60/d;
v0x1869c30_0 .net "a", 0 0, L_0x19a5360;  alias, 1 drivers
v0x1869d00_0 .net "a_out", 0 0, L_0x19a5c50;  1 drivers
v0x1869da0_0 .net "b", 0 0, L_0x19a5960;  alias, 1 drivers
v0x1869ea0_0 .net "b_out", 0 0, L_0x19a5e10;  1 drivers
v0x1869f40_0 .net "not_sel", 0 0, L_0x19a5b40;  1 drivers
v0x186a030_0 .net "res", 0 0, L_0x19a5f60;  alias, 1 drivers
v0x186a0d0_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x186b830 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x1864cb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x1870a20_0 .net "a", 0 0, L_0x19b8570;  alias, 1 drivers
v0x1870ae0_0 .net "b", 0 0, L_0x19b91a0;  alias, 1 drivers
v0x1870bf0_0 .net "c", 0 0, L_0x19b9e10;  alias, 1 drivers
v0x1870ce0_0 .net "d", 0 0, L_0x19baae0;  alias, 1 drivers
v0x1870dd0_0 .net "e", 0 0, L_0x19bb820;  alias, 1 drivers
v0x1870f10_0 .net "f", 0 0, L_0x19bc430;  alias, 1 drivers
v0x1871000_0 .net "g", 0 0, L_0x19bd0d0;  alias, 1 drivers
v0x18710f0_0 .net "h", 0 0, L_0x19bdc90;  alias, 1 drivers
v0x18711e0_0 .net "res", 0 0, L_0x19a8f60;  alias, 1 drivers
v0x1871310_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x18713b0_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
v0x1871450_0 .net "sel2", 0 0, L_0x19bdfe0;  alias, 1 drivers
v0x18714f0_0 .net "x", 0 0, L_0x19a7760;  1 drivers
v0x1871590_0 .net "y", 0 0, L_0x19a89a0;  1 drivers
S_0x186bb40 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x186b830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19a8bc0/d .functor NOT 1, L_0x19bdfe0, C4<0>, C4<0>, C4<0>;
L_0x19a8bc0 .delay 1 (1,1,1) L_0x19a8bc0/d;
L_0x19a8cd0/d .functor AND 1, L_0x19a7760, L_0x19a8bc0, C4<1>, C4<1>;
L_0x19a8cd0 .delay 1 (3,3,3) L_0x19a8cd0/d;
L_0x19a8e50/d .functor AND 1, L_0x19a89a0, L_0x19bdfe0, C4<1>, C4<1>;
L_0x19a8e50 .delay 1 (3,3,3) L_0x19a8e50/d;
L_0x19a8f60/d .functor OR 1, L_0x19a8cd0, L_0x19a8e50, C4<0>, C4<0>;
L_0x19a8f60 .delay 1 (3,3,3) L_0x19a8f60/d;
v0x186bd90_0 .net "a", 0 0, L_0x19a7760;  alias, 1 drivers
v0x186be70_0 .net "a_out", 0 0, L_0x19a8cd0;  1 drivers
v0x186bf30_0 .net "b", 0 0, L_0x19a89a0;  alias, 1 drivers
v0x186bfd0_0 .net "b_out", 0 0, L_0x19a8e50;  1 drivers
v0x186c090_0 .net "not_sel", 0 0, L_0x19a8bc0;  1 drivers
v0x186c1a0_0 .net "res", 0 0, L_0x19a8f60;  alias, 1 drivers
v0x186c240_0 .net "sel", 0 0, L_0x19bdfe0;  alias, 1 drivers
S_0x186c340 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x186b830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x186ddd0_0 .net "a", 0 0, L_0x19b8570;  alias, 1 drivers
v0x186de90_0 .net "ab_out", 0 0, L_0x19a6b60;  1 drivers
v0x186df80_0 .net "b", 0 0, L_0x19b91a0;  alias, 1 drivers
v0x186e050_0 .net "c", 0 0, L_0x19b9e10;  alias, 1 drivers
v0x186e120_0 .net "cd_out", 0 0, L_0x19a7160;  1 drivers
v0x186e260_0 .net "d", 0 0, L_0x19baae0;  alias, 1 drivers
v0x186e300_0 .net "res", 0 0, L_0x19a7760;  alias, 1 drivers
v0x186e3f0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x186e490_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x186c5f0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x186c340;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19a6740/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x19a6740 .delay 1 (1,1,1) L_0x19a6740/d;
L_0x19a6850/d .functor AND 1, L_0x19b8570, L_0x19a6740, C4<1>, C4<1>;
L_0x19a6850 .delay 1 (3,3,3) L_0x19a6850/d;
L_0x19a6a10/d .functor AND 1, L_0x19b91a0, L_0x19be330, C4<1>, C4<1>;
L_0x19a6a10 .delay 1 (3,3,3) L_0x19a6a10/d;
L_0x19a6b60/d .functor OR 1, L_0x19a6850, L_0x19a6a10, C4<0>, C4<0>;
L_0x19a6b60 .delay 1 (3,3,3) L_0x19a6b60/d;
v0x186c840_0 .net "a", 0 0, L_0x19b8570;  alias, 1 drivers
v0x186c920_0 .net "a_out", 0 0, L_0x19a6850;  1 drivers
v0x186c9e0_0 .net "b", 0 0, L_0x19b91a0;  alias, 1 drivers
v0x186ca80_0 .net "b_out", 0 0, L_0x19a6a10;  1 drivers
v0x186cb40_0 .net "not_sel", 0 0, L_0x19a6740;  1 drivers
v0x186cc50_0 .net "res", 0 0, L_0x19a6b60;  alias, 1 drivers
v0x186cd10_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x186ce30 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x186c340;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19a6d40/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x19a6d40 .delay 1 (1,1,1) L_0x19a6d40/d;
L_0x19a6e50/d .functor AND 1, L_0x19b9e10, L_0x19a6d40, C4<1>, C4<1>;
L_0x19a6e50 .delay 1 (3,3,3) L_0x19a6e50/d;
L_0x19a7010/d .functor AND 1, L_0x19baae0, L_0x19be330, C4<1>, C4<1>;
L_0x19a7010 .delay 1 (3,3,3) L_0x19a7010/d;
L_0x19a7160/d .functor OR 1, L_0x19a6e50, L_0x19a7010, C4<0>, C4<0>;
L_0x19a7160 .delay 1 (3,3,3) L_0x19a7160/d;
v0x186d0a0_0 .net "a", 0 0, L_0x19b9e10;  alias, 1 drivers
v0x186d160_0 .net "a_out", 0 0, L_0x19a6e50;  1 drivers
v0x186d220_0 .net "b", 0 0, L_0x19baae0;  alias, 1 drivers
v0x186d2c0_0 .net "b_out", 0 0, L_0x19a7010;  1 drivers
v0x186d380_0 .net "not_sel", 0 0, L_0x19a6d40;  1 drivers
v0x186d490_0 .net "res", 0 0, L_0x19a7160;  alias, 1 drivers
v0x186d550_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x186d670 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x186c340;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19a7340/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x19a7340 .delay 1 (1,1,1) L_0x19a7340/d;
L_0x19a7450/d .functor AND 1, L_0x19a6b60, L_0x19a7340, C4<1>, C4<1>;
L_0x19a7450 .delay 1 (3,3,3) L_0x19a7450/d;
L_0x19a7610/d .functor AND 1, L_0x19a7160, L_0x19be290, C4<1>, C4<1>;
L_0x19a7610 .delay 1 (3,3,3) L_0x19a7610/d;
L_0x19a7760/d .functor OR 1, L_0x19a7450, L_0x19a7610, C4<0>, C4<0>;
L_0x19a7760 .delay 1 (3,3,3) L_0x19a7760/d;
v0x186d8c0_0 .net "a", 0 0, L_0x19a6b60;  alias, 1 drivers
v0x186d960_0 .net "a_out", 0 0, L_0x19a7450;  1 drivers
v0x186da00_0 .net "b", 0 0, L_0x19a7160;  alias, 1 drivers
v0x186daa0_0 .net "b_out", 0 0, L_0x19a7610;  1 drivers
v0x186db40_0 .net "not_sel", 0 0, L_0x19a7340;  1 drivers
v0x186dc30_0 .net "res", 0 0, L_0x19a7760;  alias, 1 drivers
v0x186dcd0_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x186e640 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x186b830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x18701b0_0 .net "a", 0 0, L_0x19bb820;  alias, 1 drivers
v0x1870270_0 .net "ab_out", 0 0, L_0x19a7da0;  1 drivers
v0x1870360_0 .net "b", 0 0, L_0x19bc430;  alias, 1 drivers
v0x1870430_0 .net "c", 0 0, L_0x19bd0d0;  alias, 1 drivers
v0x1870500_0 .net "cd_out", 0 0, L_0x19a83a0;  1 drivers
v0x1870640_0 .net "d", 0 0, L_0x19bdc90;  alias, 1 drivers
v0x18706e0_0 .net "res", 0 0, L_0x19a89a0;  alias, 1 drivers
v0x18707d0_0 .net "sel0", 0 0, L_0x19be330;  alias, 1 drivers
v0x1870870_0 .net "sel1", 0 0, L_0x19be290;  alias, 1 drivers
S_0x186e880 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x186e640;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19a7980/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x19a7980 .delay 1 (1,1,1) L_0x19a7980/d;
L_0x19a7a90/d .functor AND 1, L_0x19bb820, L_0x19a7980, C4<1>, C4<1>;
L_0x19a7a90 .delay 1 (3,3,3) L_0x19a7a90/d;
L_0x19a7c50/d .functor AND 1, L_0x19bc430, L_0x19be330, C4<1>, C4<1>;
L_0x19a7c50 .delay 1 (3,3,3) L_0x19a7c50/d;
L_0x19a7da0/d .functor OR 1, L_0x19a7a90, L_0x19a7c50, C4<0>, C4<0>;
L_0x19a7da0 .delay 1 (3,3,3) L_0x19a7da0/d;
v0x186ead0_0 .net "a", 0 0, L_0x19bb820;  alias, 1 drivers
v0x186ebb0_0 .net "a_out", 0 0, L_0x19a7a90;  1 drivers
v0x186ec70_0 .net "b", 0 0, L_0x19bc430;  alias, 1 drivers
v0x186ed40_0 .net "b_out", 0 0, L_0x19a7c50;  1 drivers
v0x186ee00_0 .net "not_sel", 0 0, L_0x19a7980;  1 drivers
v0x186ef10_0 .net "res", 0 0, L_0x19a7da0;  alias, 1 drivers
v0x186efd0_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x186f0f0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x186e640;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19a7f80/d .functor NOT 1, L_0x19be330, C4<0>, C4<0>, C4<0>;
L_0x19a7f80 .delay 1 (1,1,1) L_0x19a7f80/d;
L_0x19a8090/d .functor AND 1, L_0x19bd0d0, L_0x19a7f80, C4<1>, C4<1>;
L_0x19a8090 .delay 1 (3,3,3) L_0x19a8090/d;
L_0x19a8250/d .functor AND 1, L_0x19bdc90, L_0x19be330, C4<1>, C4<1>;
L_0x19a8250 .delay 1 (3,3,3) L_0x19a8250/d;
L_0x19a83a0/d .functor OR 1, L_0x19a8090, L_0x19a8250, C4<0>, C4<0>;
L_0x19a83a0 .delay 1 (3,3,3) L_0x19a83a0/d;
v0x186f360_0 .net "a", 0 0, L_0x19bd0d0;  alias, 1 drivers
v0x186f420_0 .net "a_out", 0 0, L_0x19a8090;  1 drivers
v0x186f4e0_0 .net "b", 0 0, L_0x19bdc90;  alias, 1 drivers
v0x186f5b0_0 .net "b_out", 0 0, L_0x19a8250;  1 drivers
v0x186f670_0 .net "not_sel", 0 0, L_0x19a7f80;  1 drivers
v0x186f780_0 .net "res", 0 0, L_0x19a83a0;  alias, 1 drivers
v0x186f840_0 .net "sel", 0 0, L_0x19be330;  alias, 1 drivers
S_0x186f960 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x186e640;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19a8580/d .functor NOT 1, L_0x19be290, C4<0>, C4<0>, C4<0>;
L_0x19a8580 .delay 1 (1,1,1) L_0x19a8580/d;
L_0x19a8690/d .functor AND 1, L_0x19a7da0, L_0x19a8580, C4<1>, C4<1>;
L_0x19a8690 .delay 1 (3,3,3) L_0x19a8690/d;
L_0x19a8850/d .functor AND 1, L_0x19a83a0, L_0x19be290, C4<1>, C4<1>;
L_0x19a8850 .delay 1 (3,3,3) L_0x19a8850/d;
L_0x19a89a0/d .functor OR 1, L_0x19a8690, L_0x19a8850, C4<0>, C4<0>;
L_0x19a89a0 .delay 1 (3,3,3) L_0x19a89a0/d;
v0x186fbe0_0 .net "a", 0 0, L_0x19a7da0;  alias, 1 drivers
v0x186fcb0_0 .net "a_out", 0 0, L_0x19a8690;  1 drivers
v0x186fd50_0 .net "b", 0 0, L_0x19a83a0;  alias, 1 drivers
v0x186fe50_0 .net "b_out", 0 0, L_0x19a8850;  1 drivers
v0x186fef0_0 .net "not_sel", 0 0, L_0x19a8580;  1 drivers
v0x186ffe0_0 .net "res", 0 0, L_0x19a89a0;  alias, 1 drivers
v0x1870080_0 .net "sel", 0 0, L_0x19be290;  alias, 1 drivers
S_0x1874250 .scope module, "mux_2_1_4b_0" "mux_2_1_4b" 3 32, 5 2 0, S_0x1710270;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x18765c0_0 .net "A", 3 0, L_0x1a02f00;  alias, 1 drivers
v0x18766a0_0 .net "B", 3 0, L_0x19d12a0;  alias, 1 drivers
v0x1876760_0 .net "RES", 3 0, L_0x19d47b0;  alias, 1 drivers
v0x1876800_0 .net "sel", 0 0, L_0x19aa8b0;  alias, 1 drivers
L_0x19d4050 .part L_0x1a02f00, 0, 1;
L_0x19d4140 .part L_0x1a02f00, 1, 1;
L_0x19d41e0 .part L_0x1a02f00, 2, 1;
L_0x19d42d0 .part L_0x1a02f00, 3, 1;
L_0x19d43f0 .part L_0x19d12a0, 0, 1;
L_0x19d44e0 .part L_0x19d12a0, 1, 1;
L_0x19d4580 .part L_0x19d12a0, 2, 1;
L_0x19d4670 .part L_0x19d12a0, 3, 1;
L_0x19d47b0 .concat [ 1 1 1 1], L_0x19d2d00, L_0x19d3260, L_0x19d3850, L_0x19d3e40;
S_0x1874430 .scope module, "mux_2_1_1b_0[0]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1874250;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19d2980/d .functor NOT 1, L_0x19aa8b0, C4<0>, C4<0>, C4<0>;
L_0x19d2980 .delay 1 (1,1,1) L_0x19d2980/d;
L_0x19d2a90/d .functor AND 1, L_0x19d4050, L_0x19d2980, C4<1>, C4<1>;
L_0x19d2a90 .delay 1 (3,3,3) L_0x19d2a90/d;
L_0x19d2bf0/d .functor AND 1, L_0x19d43f0, L_0x19aa8b0, C4<1>, C4<1>;
L_0x19d2bf0 .delay 1 (3,3,3) L_0x19d2bf0/d;
L_0x19d2d00/d .functor OR 1, L_0x19d2a90, L_0x19d2bf0, C4<0>, C4<0>;
L_0x19d2d00 .delay 1 (3,3,3) L_0x19d2d00/d;
v0x18746a0_0 .net "a", 0 0, L_0x19d4050;  1 drivers
v0x1874780_0 .net "a_out", 0 0, L_0x19d2a90;  1 drivers
v0x1874840_0 .net "b", 0 0, L_0x19d43f0;  1 drivers
v0x18748e0_0 .net "b_out", 0 0, L_0x19d2bf0;  1 drivers
v0x18749a0_0 .net "not_sel", 0 0, L_0x19d2980;  1 drivers
v0x1874ab0_0 .net "res", 0 0, L_0x19d2d00;  1 drivers
v0x1874b70_0 .net "sel", 0 0, L_0x19aa8b0;  alias, 1 drivers
S_0x1874c70 .scope module, "mux_2_1_1b_0[1]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1874250;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19d2ee0/d .functor NOT 1, L_0x19aa8b0, C4<0>, C4<0>, C4<0>;
L_0x19d2ee0 .delay 1 (1,1,1) L_0x19d2ee0/d;
L_0x19d2ff0/d .functor AND 1, L_0x19d4140, L_0x19d2ee0, C4<1>, C4<1>;
L_0x19d2ff0 .delay 1 (3,3,3) L_0x19d2ff0/d;
L_0x19d3150/d .functor AND 1, L_0x19d44e0, L_0x19aa8b0, C4<1>, C4<1>;
L_0x19d3150 .delay 1 (3,3,3) L_0x19d3150/d;
L_0x19d3260/d .functor OR 1, L_0x19d2ff0, L_0x19d3150, C4<0>, C4<0>;
L_0x19d3260 .delay 1 (3,3,3) L_0x19d3260/d;
v0x1874f00_0 .net "a", 0 0, L_0x19d4140;  1 drivers
v0x1874fc0_0 .net "a_out", 0 0, L_0x19d2ff0;  1 drivers
v0x1875080_0 .net "b", 0 0, L_0x19d44e0;  1 drivers
v0x1875120_0 .net "b_out", 0 0, L_0x19d3150;  1 drivers
v0x18751e0_0 .net "not_sel", 0 0, L_0x19d2ee0;  1 drivers
v0x18752f0_0 .net "res", 0 0, L_0x19d3260;  1 drivers
v0x18753b0_0 .net "sel", 0 0, L_0x19aa8b0;  alias, 1 drivers
S_0x1875520 .scope module, "mux_2_1_1b_0[2]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1874250;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19d3470/d .functor NOT 1, L_0x19aa8b0, C4<0>, C4<0>, C4<0>;
L_0x19d3470 .delay 1 (1,1,1) L_0x19d3470/d;
L_0x19d3580/d .functor AND 1, L_0x19d41e0, L_0x19d3470, C4<1>, C4<1>;
L_0x19d3580 .delay 1 (3,3,3) L_0x19d3580/d;
L_0x19d3710/d .functor AND 1, L_0x19d4580, L_0x19aa8b0, C4<1>, C4<1>;
L_0x19d3710 .delay 1 (3,3,3) L_0x19d3710/d;
L_0x19d3850/d .functor OR 1, L_0x19d3580, L_0x19d3710, C4<0>, C4<0>;
L_0x19d3850 .delay 1 (3,3,3) L_0x19d3850/d;
v0x1875790_0 .net "a", 0 0, L_0x19d41e0;  1 drivers
v0x1875850_0 .net "a_out", 0 0, L_0x19d3580;  1 drivers
v0x1875910_0 .net "b", 0 0, L_0x19d4580;  1 drivers
v0x18759b0_0 .net "b_out", 0 0, L_0x19d3710;  1 drivers
v0x1875a70_0 .net "not_sel", 0 0, L_0x19d3470;  1 drivers
v0x1875b80_0 .net "res", 0 0, L_0x19d3850;  1 drivers
v0x1875c40_0 .net "sel", 0 0, L_0x19aa8b0;  alias, 1 drivers
S_0x1875d60 .scope module, "mux_2_1_1b_0[3]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1874250;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19d3a60/d .functor NOT 1, L_0x19aa8b0, C4<0>, C4<0>, C4<0>;
L_0x19d3a60 .delay 1 (1,1,1) L_0x19d3a60/d;
L_0x19d3b70/d .functor AND 1, L_0x19d42d0, L_0x19d3a60, C4<1>, C4<1>;
L_0x19d3b70 .delay 1 (3,3,3) L_0x19d3b70/d;
L_0x19d3d00/d .functor AND 1, L_0x19d4670, L_0x19aa8b0, C4<1>, C4<1>;
L_0x19d3d00 .delay 1 (3,3,3) L_0x19d3d00/d;
L_0x19d3e40/d .functor OR 1, L_0x19d3b70, L_0x19d3d00, C4<0>, C4<0>;
L_0x19d3e40 .delay 1 (3,3,3) L_0x19d3e40/d;
v0x1875fd0_0 .net "a", 0 0, L_0x19d42d0;  1 drivers
v0x18760b0_0 .net "a_out", 0 0, L_0x19d3b70;  1 drivers
v0x1876170_0 .net "b", 0 0, L_0x19d4670;  1 drivers
v0x1876210_0 .net "b_out", 0 0, L_0x19d3d00;  1 drivers
v0x18762d0_0 .net "not_sel", 0 0, L_0x19d3a60;  1 drivers
v0x18763e0_0 .net "res", 0 0, L_0x19d3e40;  1 drivers
v0x18764a0_0 .net "sel", 0 0, L_0x19aa8b0;  alias, 1 drivers
S_0x1876920 .scope module, "pc_0" "pc" 3 15, 15 3 0, S_0x1710270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "set_pc";
    .port_info 1 /INPUT 1 "alu_eq";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 16 "INS";
    .port_info 4 /OUTPUT 4 "PC_CURR";
L_0x1940a20/d .functor NOT 1, L_0x1940ae0, C4<0>, C4<0>, C4<0>;
L_0x1940a20 .delay 1 (1,1,1) L_0x1940a20/d;
L_0x1940bd0/d .functor NOT 1, L_0x1940ce0, C4<0>, C4<0>, C4<0>;
L_0x1940bd0 .delay 1 (1,1,1) L_0x1940bd0/d;
L_0x1940dd0/d .functor AND 1, L_0x1a030e0, L_0x1940f30, L_0x1940a20, L_0x1940bd0;
L_0x1940dd0 .delay 1 (3,3,3) L_0x1940dd0/d;
v0x188bc50_0 .net "INS", 15 0, L_0x19bdd30;  alias, 1 drivers
v0x188bd30_0 .net "PC_CURR", 3 0, L_0x1949080;  alias, 1 drivers
v0x188bdf0_0 .net "PC_CURR_INV", 3 0, L_0x1949120;  1 drivers
v0x188be90_0 .net "PC_NEXT", 3 0, L_0x1942c50;  1 drivers
v0x188bf30_0 .net "PC_PLUS_JMP", 3 0, L_0x194da30;  1 drivers
v0x188c090_0 .net "PC_PLUS_ONE", 3 0, L_0x194b440;  1 drivers
v0x188c1a0_0 .net "PC_REG_IN", 3 0, L_0x1944b90;  1 drivers
v0x188c2b0_0 .net *"_ivl_1", 0 0, L_0x1940ae0;  1 drivers
v0x188c390_0 .net *"_ivl_3", 0 0, L_0x1940ce0;  1 drivers
v0x188c500_0 .net *"_ivl_5", 0 0, L_0x1940f30;  1 drivers
v0x188c5e0_0 .net "alu_eq", 0 0, L_0x1a030e0;  alias, 1 drivers
v0x188c680_0 .net "clk", 0 0, L_0x193d610;  alias, 1 drivers
v0x188c720_0 .net "set_next", 0 0, L_0x1940dd0;  1 drivers
v0x188c7c0_0 .net "set_pc", 0 0, v0x1921140_0;  alias, 1 drivers
v0x188c860_0 .net "w0", 0 0, L_0x1940bd0;  1 drivers
v0x188c900_0 .net "w1", 0 0, L_0x1940a20;  1 drivers
L_0x1940ae0 .part L_0x19bdd30, 9, 1;
L_0x1940ce0 .part L_0x19bdd30, 8, 1;
L_0x1940f30 .part L_0x19bdd30, 10, 1;
L_0x194dcd0 .part L_0x19bdd30, 4, 4;
S_0x1876bd0 .scope module, "mux_2_1_4b_0" "mux_2_1_4b" 15 18, 5 2 0, S_0x1876920;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x18790d0_0 .net "A", 3 0, L_0x194b440;  alias, 1 drivers
v0x18791d0_0 .net "B", 3 0, L_0x194da30;  alias, 1 drivers
v0x18792b0_0 .net "RES", 3 0, L_0x1942c50;  alias, 1 drivers
v0x1879370_0 .net "sel", 0 0, L_0x1940dd0;  alias, 1 drivers
L_0x19424e0 .part L_0x194b440, 0, 1;
L_0x19425d0 .part L_0x194b440, 1, 1;
L_0x19426c0 .part L_0x194b440, 2, 1;
L_0x1942760 .part L_0x194b440, 3, 1;
L_0x1942850 .part L_0x194da30, 0, 1;
L_0x1942940 .part L_0x194da30, 1, 1;
L_0x1942a70 .part L_0x194da30, 2, 1;
L_0x1942b10 .part L_0x194da30, 3, 1;
L_0x1942c50 .concat [ 1 1 1 1], L_0x19413a0, L_0x19418d0, L_0x1941e00, L_0x1942330;
S_0x1876e40 .scope module, "mux_2_1_1b_0[0]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1876bd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1941020/d .functor NOT 1, L_0x1940dd0, C4<0>, C4<0>, C4<0>;
L_0x1941020 .delay 1 (1,1,1) L_0x1941020/d;
L_0x1941130/d .functor AND 1, L_0x19424e0, L_0x1941020, C4<1>, C4<1>;
L_0x1941130 .delay 1 (3,3,3) L_0x1941130/d;
L_0x1941290/d .functor AND 1, L_0x1942850, L_0x1940dd0, C4<1>, C4<1>;
L_0x1941290 .delay 1 (3,3,3) L_0x1941290/d;
L_0x19413a0/d .functor OR 1, L_0x1941130, L_0x1941290, C4<0>, C4<0>;
L_0x19413a0 .delay 1 (3,3,3) L_0x19413a0/d;
v0x18770d0_0 .net "a", 0 0, L_0x19424e0;  1 drivers
v0x18771b0_0 .net "a_out", 0 0, L_0x1941130;  1 drivers
v0x1877270_0 .net "b", 0 0, L_0x1942850;  1 drivers
v0x1877310_0 .net "b_out", 0 0, L_0x1941290;  1 drivers
v0x18773d0_0 .net "not_sel", 0 0, L_0x1941020;  1 drivers
v0x18774e0_0 .net "res", 0 0, L_0x19413a0;  1 drivers
v0x18775a0_0 .net "sel", 0 0, L_0x1940dd0;  alias, 1 drivers
S_0x18776e0 .scope module, "mux_2_1_1b_0[1]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1876bd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1941550/d .functor NOT 1, L_0x1940dd0, C4<0>, C4<0>, C4<0>;
L_0x1941550 .delay 1 (1,1,1) L_0x1941550/d;
L_0x1941660/d .functor AND 1, L_0x19425d0, L_0x1941550, C4<1>, C4<1>;
L_0x1941660 .delay 1 (3,3,3) L_0x1941660/d;
L_0x19417c0/d .functor AND 1, L_0x1942940, L_0x1940dd0, C4<1>, C4<1>;
L_0x19417c0 .delay 1 (3,3,3) L_0x19417c0/d;
L_0x19418d0/d .functor OR 1, L_0x1941660, L_0x19417c0, C4<0>, C4<0>;
L_0x19418d0 .delay 1 (3,3,3) L_0x19418d0/d;
v0x1877970_0 .net "a", 0 0, L_0x19425d0;  1 drivers
v0x1877a30_0 .net "a_out", 0 0, L_0x1941660;  1 drivers
v0x1877af0_0 .net "b", 0 0, L_0x1942940;  1 drivers
v0x1877bc0_0 .net "b_out", 0 0, L_0x19417c0;  1 drivers
v0x1877c80_0 .net "not_sel", 0 0, L_0x1941550;  1 drivers
v0x1877d90_0 .net "res", 0 0, L_0x19418d0;  1 drivers
v0x1877e50_0 .net "sel", 0 0, L_0x1940dd0;  alias, 1 drivers
S_0x1877f80 .scope module, "mux_2_1_1b_0[2]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1876bd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1941a80/d .functor NOT 1, L_0x1940dd0, C4<0>, C4<0>, C4<0>;
L_0x1941a80 .delay 1 (1,1,1) L_0x1941a80/d;
L_0x1941b90/d .functor AND 1, L_0x19426c0, L_0x1941a80, C4<1>, C4<1>;
L_0x1941b90 .delay 1 (3,3,3) L_0x1941b90/d;
L_0x1941cf0/d .functor AND 1, L_0x1942a70, L_0x1940dd0, C4<1>, C4<1>;
L_0x1941cf0 .delay 1 (3,3,3) L_0x1941cf0/d;
L_0x1941e00/d .functor OR 1, L_0x1941b90, L_0x1941cf0, C4<0>, C4<0>;
L_0x1941e00 .delay 1 (3,3,3) L_0x1941e00/d;
v0x1878220_0 .net "a", 0 0, L_0x19426c0;  1 drivers
v0x18782e0_0 .net "a_out", 0 0, L_0x1941b90;  1 drivers
v0x18783a0_0 .net "b", 0 0, L_0x1942a70;  1 drivers
v0x1878470_0 .net "b_out", 0 0, L_0x1941cf0;  1 drivers
v0x1878530_0 .net "not_sel", 0 0, L_0x1941a80;  1 drivers
v0x1878640_0 .net "res", 0 0, L_0x1941e00;  1 drivers
v0x1878700_0 .net "sel", 0 0, L_0x1940dd0;  alias, 1 drivers
S_0x1878870 .scope module, "mux_2_1_1b_0[3]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1876bd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1941fb0/d .functor NOT 1, L_0x1940dd0, C4<0>, C4<0>, C4<0>;
L_0x1941fb0 .delay 1 (1,1,1) L_0x1941fb0/d;
L_0x19420c0/d .functor AND 1, L_0x1942760, L_0x1941fb0, C4<1>, C4<1>;
L_0x19420c0 .delay 1 (3,3,3) L_0x19420c0/d;
L_0x1942220/d .functor AND 1, L_0x1942b10, L_0x1940dd0, C4<1>, C4<1>;
L_0x1942220 .delay 1 (3,3,3) L_0x1942220/d;
L_0x1942330/d .functor OR 1, L_0x19420c0, L_0x1942220, C4<0>, C4<0>;
L_0x1942330 .delay 1 (3,3,3) L_0x1942330/d;
v0x1878ae0_0 .net "a", 0 0, L_0x1942760;  1 drivers
v0x1878bc0_0 .net "a_out", 0 0, L_0x19420c0;  1 drivers
v0x1878c80_0 .net "b", 0 0, L_0x1942b10;  1 drivers
v0x1878d20_0 .net "b_out", 0 0, L_0x1942220;  1 drivers
v0x1878de0_0 .net "not_sel", 0 0, L_0x1941fb0;  1 drivers
v0x1878ef0_0 .net "res", 0 0, L_0x1942330;  1 drivers
v0x1878fb0_0 .net "sel", 0 0, L_0x1940dd0;  alias, 1 drivers
S_0x1879550 .scope module, "mux_2_1_4b_1" "mux_2_1_4b" 15 20, 5 2 0, S_0x1876920;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x187ba40_0 .net "A", 3 0, L_0x1942c50;  alias, 1 drivers
L_0x7f7068097018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x187bb20_0 .net "B", 3 0, L_0x7f7068097018;  1 drivers
v0x187bbe0_0 .net "RES", 3 0, L_0x1944b90;  alias, 1 drivers
v0x187bcd0_0 .net "sel", 0 0, v0x1921140_0;  alias, 1 drivers
L_0x19442f0 .part L_0x1942c50, 0, 1;
L_0x19443e0 .part L_0x1942c50, 1, 1;
L_0x1944480 .part L_0x1942c50, 2, 1;
L_0x1944570 .part L_0x1942c50, 3, 1;
L_0x1944660 .part L_0x7f7068097018, 0, 1;
L_0x1944750 .part L_0x7f7068097018, 1, 1;
L_0x19448d0 .part L_0x7f7068097018, 2, 1;
L_0x19449c0 .part L_0x7f7068097018, 3, 1;
L_0x1944b90 .concat [ 1 1 1 1], L_0x19431b0, L_0x19436e0, L_0x1943c10, L_0x1944140;
S_0x1879770 .scope module, "mux_2_1_1b_0[0]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1879550;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1942e30/d .functor NOT 1, v0x1921140_0, C4<0>, C4<0>, C4<0>;
L_0x1942e30 .delay 1 (1,1,1) L_0x1942e30/d;
L_0x1942f40/d .functor AND 1, L_0x19442f0, L_0x1942e30, C4<1>, C4<1>;
L_0x1942f40 .delay 1 (3,3,3) L_0x1942f40/d;
L_0x19430a0/d .functor AND 1, L_0x1944660, v0x1921140_0, C4<1>, C4<1>;
L_0x19430a0 .delay 1 (3,3,3) L_0x19430a0/d;
L_0x19431b0/d .functor OR 1, L_0x1942f40, L_0x19430a0, C4<0>, C4<0>;
L_0x19431b0 .delay 1 (3,3,3) L_0x19431b0/d;
v0x1879a10_0 .net "a", 0 0, L_0x19442f0;  1 drivers
v0x1879af0_0 .net "a_out", 0 0, L_0x1942f40;  1 drivers
v0x1879bb0_0 .net "b", 0 0, L_0x1944660;  1 drivers
v0x1879c80_0 .net "b_out", 0 0, L_0x19430a0;  1 drivers
v0x1879d40_0 .net "not_sel", 0 0, L_0x1942e30;  1 drivers
v0x1879e50_0 .net "res", 0 0, L_0x19431b0;  1 drivers
v0x1879f10_0 .net "sel", 0 0, v0x1921140_0;  alias, 1 drivers
S_0x187a050 .scope module, "mux_2_1_1b_0[1]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1879550;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1943360/d .functor NOT 1, v0x1921140_0, C4<0>, C4<0>, C4<0>;
L_0x1943360 .delay 1 (1,1,1) L_0x1943360/d;
L_0x1943470/d .functor AND 1, L_0x19443e0, L_0x1943360, C4<1>, C4<1>;
L_0x1943470 .delay 1 (3,3,3) L_0x1943470/d;
L_0x19435d0/d .functor AND 1, L_0x1944750, v0x1921140_0, C4<1>, C4<1>;
L_0x19435d0 .delay 1 (3,3,3) L_0x19435d0/d;
L_0x19436e0/d .functor OR 1, L_0x1943470, L_0x19435d0, C4<0>, C4<0>;
L_0x19436e0 .delay 1 (3,3,3) L_0x19436e0/d;
v0x187a2e0_0 .net "a", 0 0, L_0x19443e0;  1 drivers
v0x187a3a0_0 .net "a_out", 0 0, L_0x1943470;  1 drivers
v0x187a460_0 .net "b", 0 0, L_0x1944750;  1 drivers
v0x187a530_0 .net "b_out", 0 0, L_0x19435d0;  1 drivers
v0x187a5f0_0 .net "not_sel", 0 0, L_0x1943360;  1 drivers
v0x187a700_0 .net "res", 0 0, L_0x19436e0;  1 drivers
v0x187a7c0_0 .net "sel", 0 0, v0x1921140_0;  alias, 1 drivers
S_0x187a8f0 .scope module, "mux_2_1_1b_0[2]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1879550;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1943890/d .functor NOT 1, v0x1921140_0, C4<0>, C4<0>, C4<0>;
L_0x1943890 .delay 1 (1,1,1) L_0x1943890/d;
L_0x19439a0/d .functor AND 1, L_0x1944480, L_0x1943890, C4<1>, C4<1>;
L_0x19439a0 .delay 1 (3,3,3) L_0x19439a0/d;
L_0x1943b00/d .functor AND 1, L_0x19448d0, v0x1921140_0, C4<1>, C4<1>;
L_0x1943b00 .delay 1 (3,3,3) L_0x1943b00/d;
L_0x1943c10/d .functor OR 1, L_0x19439a0, L_0x1943b00, C4<0>, C4<0>;
L_0x1943c10 .delay 1 (3,3,3) L_0x1943c10/d;
v0x187ab90_0 .net "a", 0 0, L_0x1944480;  1 drivers
v0x187ac50_0 .net "a_out", 0 0, L_0x19439a0;  1 drivers
v0x187ad10_0 .net "b", 0 0, L_0x19448d0;  1 drivers
v0x187ade0_0 .net "b_out", 0 0, L_0x1943b00;  1 drivers
v0x187aea0_0 .net "not_sel", 0 0, L_0x1943890;  1 drivers
v0x187afb0_0 .net "res", 0 0, L_0x1943c10;  1 drivers
v0x187b070_0 .net "sel", 0 0, v0x1921140_0;  alias, 1 drivers
S_0x187b1e0 .scope module, "mux_2_1_1b_0[3]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1879550;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1943dc0/d .functor NOT 1, v0x1921140_0, C4<0>, C4<0>, C4<0>;
L_0x1943dc0 .delay 1 (1,1,1) L_0x1943dc0/d;
L_0x1943ed0/d .functor AND 1, L_0x1944570, L_0x1943dc0, C4<1>, C4<1>;
L_0x1943ed0 .delay 1 (3,3,3) L_0x1943ed0/d;
L_0x1944030/d .functor AND 1, L_0x19449c0, v0x1921140_0, C4<1>, C4<1>;
L_0x1944030 .delay 1 (3,3,3) L_0x1944030/d;
L_0x1944140/d .functor OR 1, L_0x1943ed0, L_0x1944030, C4<0>, C4<0>;
L_0x1944140 .delay 1 (3,3,3) L_0x1944140/d;
v0x187b450_0 .net "a", 0 0, L_0x1944570;  1 drivers
v0x187b530_0 .net "a_out", 0 0, L_0x1943ed0;  1 drivers
v0x187b5f0_0 .net "b", 0 0, L_0x19449c0;  1 drivers
v0x187b690_0 .net "b_out", 0 0, L_0x1944030;  1 drivers
v0x187b750_0 .net "not_sel", 0 0, L_0x1943dc0;  1 drivers
v0x187b860_0 .net "res", 0 0, L_0x1944140;  1 drivers
v0x187b920_0 .net "sel", 0 0, v0x1921140_0;  alias, 1 drivers
S_0x187beb0 .scope module, "pc_reg" "reg4" 15 22, 16 3 0, S_0x1876920;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0x1885880_0 .net "D", 3 0, L_0x1944b90;  alias, 1 drivers
v0x1885960_0 .net "Q", 3 0, L_0x1949080;  alias, 1 drivers
v0x1885a00_0 .net "QB", 3 0, L_0x1949120;  alias, 1 drivers
v0x1885aa0_0 .net "clk", 0 0, L_0x193d610;  alias, 1 drivers
L_0x1948b30 .part L_0x1944b90, 0, 1;
L_0x1948cf0 .part L_0x1944b90, 1, 1;
L_0x1948e20 .part L_0x1944b90, 2, 1;
L_0x1948f50 .part L_0x1944b90, 3, 1;
L_0x1949080 .concat [ 1 1 1 1], L_0x19459f0, L_0x1946960, L_0x19478d0, L_0x1948840;
L_0x1949120 .concat [ 1 1 1 1], L_0x1945b00, L_0x1946a70, L_0x19479e0, L_0x1948950;
S_0x187c0e0 .scope module, "DFFP_0[0]" "dffp" 16 9, 17 2 0, S_0x187beb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1944d20/d .functor NOT 1, L_0x193d610, C4<0>, C4<0>, C4<0>;
L_0x1944d20 .delay 1 (1,1,1) L_0x1944d20/d;
v0x187e110_0 .net "clk", 0 0, L_0x193d610;  alias, 1 drivers
v0x187e1d0_0 .net "d", 0 0, L_0x1948b30;  1 drivers
v0x187e2a0_0 .net "nclk", 0 0, L_0x1944d20;  1 drivers
v0x187e3a0_0 .net "q", 0 0, L_0x19459f0;  1 drivers
v0x187e490_0 .net "q_tmp", 0 0, L_0x1945330;  1 drivers
v0x187e580_0 .net "qb", 0 0, L_0x1945b00;  1 drivers
v0x187e670_0 .net "qb_tmp", 0 0, L_0x1945480;  1 drivers
S_0x187c380 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x187c0e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1944e80/d .functor NOT 1, L_0x1948b30, C4<0>, C4<0>, C4<0>;
L_0x1944e80 .delay 1 (1,1,1) L_0x1944e80/d;
L_0x1944fe0/d .functor AND 1, L_0x1944e80, L_0x1944d20, C4<1>, C4<1>;
L_0x1944fe0 .delay 1 (3,3,3) L_0x1944fe0/d;
L_0x1945190/d .functor AND 1, L_0x1948b30, L_0x1944d20, C4<1>, C4<1>;
L_0x1945190 .delay 1 (3,3,3) L_0x1945190/d;
v0x187cca0_0 .net "d", 0 0, L_0x1948b30;  alias, 1 drivers
v0x187cd80_0 .net "g", 0 0, L_0x1944d20;  alias, 1 drivers
v0x187ce40_0 .net "nd", 0 0, L_0x1944e80;  1 drivers
v0x187cee0_0 .net "q", 0 0, L_0x1945330;  alias, 1 drivers
v0x187cfb0_0 .net "qb", 0 0, L_0x1945480;  alias, 1 drivers
v0x187d0a0_0 .net "r", 0 0, L_0x1944fe0;  1 drivers
v0x187d170_0 .net "s", 0 0, L_0x1945190;  1 drivers
S_0x187c620 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x187c380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1945330/d .functor NOR 1, L_0x1944fe0, L_0x1945480, C4<0>, C4<0>;
L_0x1945330 .delay 1 (2,2,2) L_0x1945330/d;
L_0x1945480/d .functor NOR 1, L_0x1945330, L_0x1945190, C4<0>, C4<0>;
L_0x1945480 .delay 1 (2,2,2) L_0x1945480/d;
v0x187c8c0_0 .net "q", 0 0, L_0x1945330;  alias, 1 drivers
v0x187c9a0_0 .net "qb", 0 0, L_0x1945480;  alias, 1 drivers
v0x187ca60_0 .net "r", 0 0, L_0x1944fe0;  alias, 1 drivers
v0x187cb30_0 .net "s", 0 0, L_0x1945190;  alias, 1 drivers
S_0x187d270 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x187c0e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19455d0/d .functor NOT 1, L_0x1945330, C4<0>, C4<0>, C4<0>;
L_0x19455d0 .delay 1 (1,1,1) L_0x19455d0/d;
L_0x19456e0/d .functor AND 1, L_0x19455d0, L_0x193d610, C4<1>, C4<1>;
L_0x19456e0 .delay 1 (3,3,3) L_0x19456e0/d;
L_0x1945890/d .functor AND 1, L_0x1945330, L_0x193d610, C4<1>, C4<1>;
L_0x1945890 .delay 1 (3,3,3) L_0x1945890/d;
v0x187db40_0 .net "d", 0 0, L_0x1945330;  alias, 1 drivers
v0x187dc50_0 .net "g", 0 0, L_0x193d610;  alias, 1 drivers
v0x187dd10_0 .net "nd", 0 0, L_0x19455d0;  1 drivers
v0x187ddb0_0 .net "q", 0 0, L_0x19459f0;  alias, 1 drivers
v0x187de50_0 .net "qb", 0 0, L_0x1945b00;  alias, 1 drivers
v0x187df40_0 .net "r", 0 0, L_0x19456e0;  1 drivers
v0x187e010_0 .net "s", 0 0, L_0x1945890;  1 drivers
S_0x187d4e0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x187d270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19459f0/d .functor NOR 1, L_0x19456e0, L_0x1945b00, C4<0>, C4<0>;
L_0x19459f0 .delay 1 (2,2,2) L_0x19459f0/d;
L_0x1945b00/d .functor NOR 1, L_0x19459f0, L_0x1945890, C4<0>, C4<0>;
L_0x1945b00 .delay 1 (2,2,2) L_0x1945b00/d;
v0x187d760_0 .net "q", 0 0, L_0x19459f0;  alias, 1 drivers
v0x187d840_0 .net "qb", 0 0, L_0x1945b00;  alias, 1 drivers
v0x187d900_0 .net "r", 0 0, L_0x19456e0;  alias, 1 drivers
v0x187d9d0_0 .net "s", 0 0, L_0x1945890;  alias, 1 drivers
S_0x187e760 .scope module, "DFFP_0[1]" "dffp" 16 9, 17 2 0, S_0x187beb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1945ce0/d .functor NOT 1, L_0x193d610, C4<0>, C4<0>, C4<0>;
L_0x1945ce0 .delay 1 (1,1,1) L_0x1945ce0/d;
v0x18806f0_0 .net "clk", 0 0, L_0x193d610;  alias, 1 drivers
v0x1880790_0 .net "d", 0 0, L_0x1948cf0;  1 drivers
v0x1880850_0 .net "nclk", 0 0, L_0x1945ce0;  1 drivers
v0x1880950_0 .net "q", 0 0, L_0x1946960;  1 drivers
v0x1880a40_0 .net "q_tmp", 0 0, L_0x19462a0;  1 drivers
v0x1880b30_0 .net "qb", 0 0, L_0x1946a70;  1 drivers
v0x1880c20_0 .net "qb_tmp", 0 0, L_0x19463f0;  1 drivers
S_0x187e9f0 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x187e760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1945df0/d .functor NOT 1, L_0x1948cf0, C4<0>, C4<0>, C4<0>;
L_0x1945df0 .delay 1 (1,1,1) L_0x1945df0/d;
L_0x1945f50/d .functor AND 1, L_0x1945df0, L_0x1945ce0, C4<1>, C4<1>;
L_0x1945f50 .delay 1 (3,3,3) L_0x1945f50/d;
L_0x1946100/d .functor AND 1, L_0x1948cf0, L_0x1945ce0, C4<1>, C4<1>;
L_0x1946100 .delay 1 (3,3,3) L_0x1946100/d;
v0x187f260_0 .net "d", 0 0, L_0x1948cf0;  alias, 1 drivers
v0x187f340_0 .net "g", 0 0, L_0x1945ce0;  alias, 1 drivers
v0x187f400_0 .net "nd", 0 0, L_0x1945df0;  1 drivers
v0x187f4a0_0 .net "q", 0 0, L_0x19462a0;  alias, 1 drivers
v0x187f570_0 .net "qb", 0 0, L_0x19463f0;  alias, 1 drivers
v0x187f660_0 .net "r", 0 0, L_0x1945f50;  1 drivers
v0x187f730_0 .net "s", 0 0, L_0x1946100;  1 drivers
S_0x187ec40 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x187e9f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19462a0/d .functor NOR 1, L_0x1945f50, L_0x19463f0, C4<0>, C4<0>;
L_0x19462a0 .delay 1 (2,2,2) L_0x19462a0/d;
L_0x19463f0/d .functor NOR 1, L_0x19462a0, L_0x1946100, C4<0>, C4<0>;
L_0x19463f0 .delay 1 (2,2,2) L_0x19463f0/d;
v0x187eeb0_0 .net "q", 0 0, L_0x19462a0;  alias, 1 drivers
v0x187ef90_0 .net "qb", 0 0, L_0x19463f0;  alias, 1 drivers
v0x187f050_0 .net "r", 0 0, L_0x1945f50;  alias, 1 drivers
v0x187f0f0_0 .net "s", 0 0, L_0x1946100;  alias, 1 drivers
S_0x187f830 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x187e760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1946540/d .functor NOT 1, L_0x19462a0, C4<0>, C4<0>, C4<0>;
L_0x1946540 .delay 1 (1,1,1) L_0x1946540/d;
L_0x1946650/d .functor AND 1, L_0x1946540, L_0x193d610, C4<1>, C4<1>;
L_0x1946650 .delay 1 (3,3,3) L_0x1946650/d;
L_0x1946800/d .functor AND 1, L_0x19462a0, L_0x193d610, C4<1>, C4<1>;
L_0x1946800 .delay 1 (3,3,3) L_0x1946800/d;
v0x1880100_0 .net "d", 0 0, L_0x19462a0;  alias, 1 drivers
v0x1880210_0 .net "g", 0 0, L_0x193d610;  alias, 1 drivers
v0x1880320_0 .net "nd", 0 0, L_0x1946540;  1 drivers
v0x18803c0_0 .net "q", 0 0, L_0x1946960;  alias, 1 drivers
v0x1880460_0 .net "qb", 0 0, L_0x1946a70;  alias, 1 drivers
v0x1880550_0 .net "r", 0 0, L_0x1946650;  1 drivers
v0x18805f0_0 .net "s", 0 0, L_0x1946800;  1 drivers
S_0x187faa0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x187f830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1946960/d .functor NOR 1, L_0x1946650, L_0x1946a70, C4<0>, C4<0>;
L_0x1946960 .delay 1 (2,2,2) L_0x1946960/d;
L_0x1946a70/d .functor NOR 1, L_0x1946960, L_0x1946800, C4<0>, C4<0>;
L_0x1946a70 .delay 1 (2,2,2) L_0x1946a70/d;
v0x187fd20_0 .net "q", 0 0, L_0x1946960;  alias, 1 drivers
v0x187fe00_0 .net "qb", 0 0, L_0x1946a70;  alias, 1 drivers
v0x187fec0_0 .net "r", 0 0, L_0x1946650;  alias, 1 drivers
v0x187ff90_0 .net "s", 0 0, L_0x1946800;  alias, 1 drivers
S_0x1880d10 .scope module, "DFFP_0[2]" "dffp" 16 9, 17 2 0, S_0x187beb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1946c50/d .functor NOT 1, L_0x193d610, C4<0>, C4<0>, C4<0>;
L_0x1946c50 .delay 1 (1,1,1) L_0x1946c50/d;
v0x1882cd0_0 .net "clk", 0 0, L_0x193d610;  alias, 1 drivers
v0x1882d70_0 .net "d", 0 0, L_0x1948e20;  1 drivers
v0x1882e30_0 .net "nclk", 0 0, L_0x1946c50;  1 drivers
v0x1882f30_0 .net "q", 0 0, L_0x19478d0;  1 drivers
v0x1883020_0 .net "q_tmp", 0 0, L_0x1947210;  1 drivers
v0x1883110_0 .net "qb", 0 0, L_0x19479e0;  1 drivers
v0x1883200_0 .net "qb_tmp", 0 0, L_0x1947360;  1 drivers
S_0x1880f80 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x1880d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1946d60/d .functor NOT 1, L_0x1948e20, C4<0>, C4<0>, C4<0>;
L_0x1946d60 .delay 1 (1,1,1) L_0x1946d60/d;
L_0x1946ec0/d .functor AND 1, L_0x1946d60, L_0x1946c50, C4<1>, C4<1>;
L_0x1946ec0 .delay 1 (3,3,3) L_0x1946ec0/d;
L_0x1947070/d .functor AND 1, L_0x1948e20, L_0x1946c50, C4<1>, C4<1>;
L_0x1947070 .delay 1 (3,3,3) L_0x1947070/d;
v0x1881820_0 .net "d", 0 0, L_0x1948e20;  alias, 1 drivers
v0x1881900_0 .net "g", 0 0, L_0x1946c50;  alias, 1 drivers
v0x18819c0_0 .net "nd", 0 0, L_0x1946d60;  1 drivers
v0x1881a60_0 .net "q", 0 0, L_0x1947210;  alias, 1 drivers
v0x1881b30_0 .net "qb", 0 0, L_0x1947360;  alias, 1 drivers
v0x1881c20_0 .net "r", 0 0, L_0x1946ec0;  1 drivers
v0x1881cf0_0 .net "s", 0 0, L_0x1947070;  1 drivers
S_0x18811d0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1880f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1947210/d .functor NOR 1, L_0x1946ec0, L_0x1947360, C4<0>, C4<0>;
L_0x1947210 .delay 1 (2,2,2) L_0x1947210/d;
L_0x1947360/d .functor NOR 1, L_0x1947210, L_0x1947070, C4<0>, C4<0>;
L_0x1947360 .delay 1 (2,2,2) L_0x1947360/d;
v0x1881440_0 .net "q", 0 0, L_0x1947210;  alias, 1 drivers
v0x1881520_0 .net "qb", 0 0, L_0x1947360;  alias, 1 drivers
v0x18815e0_0 .net "r", 0 0, L_0x1946ec0;  alias, 1 drivers
v0x18816b0_0 .net "s", 0 0, L_0x1947070;  alias, 1 drivers
S_0x1881df0 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x1880d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19474b0/d .functor NOT 1, L_0x1947210, C4<0>, C4<0>, C4<0>;
L_0x19474b0 .delay 1 (1,1,1) L_0x19474b0/d;
L_0x19475c0/d .functor AND 1, L_0x19474b0, L_0x193d610, C4<1>, C4<1>;
L_0x19475c0 .delay 1 (3,3,3) L_0x19475c0/d;
L_0x1947770/d .functor AND 1, L_0x1947210, L_0x193d610, C4<1>, C4<1>;
L_0x1947770 .delay 1 (3,3,3) L_0x1947770/d;
v0x18826c0_0 .net "d", 0 0, L_0x1947210;  alias, 1 drivers
v0x18827d0_0 .net "g", 0 0, L_0x193d610;  alias, 1 drivers
v0x1882920_0 .net "nd", 0 0, L_0x19474b0;  1 drivers
v0x18829c0_0 .net "q", 0 0, L_0x19478d0;  alias, 1 drivers
v0x1882a60_0 .net "qb", 0 0, L_0x19479e0;  alias, 1 drivers
v0x1882b00_0 .net "r", 0 0, L_0x19475c0;  1 drivers
v0x1882bd0_0 .net "s", 0 0, L_0x1947770;  1 drivers
S_0x1882060 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1881df0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19478d0/d .functor NOR 1, L_0x19475c0, L_0x19479e0, C4<0>, C4<0>;
L_0x19478d0 .delay 1 (2,2,2) L_0x19478d0/d;
L_0x19479e0/d .functor NOR 1, L_0x19478d0, L_0x1947770, C4<0>, C4<0>;
L_0x19479e0 .delay 1 (2,2,2) L_0x19479e0/d;
v0x18822e0_0 .net "q", 0 0, L_0x19478d0;  alias, 1 drivers
v0x18823c0_0 .net "qb", 0 0, L_0x19479e0;  alias, 1 drivers
v0x1882480_0 .net "r", 0 0, L_0x19475c0;  alias, 1 drivers
v0x1882550_0 .net "s", 0 0, L_0x1947770;  alias, 1 drivers
S_0x18832f0 .scope module, "DFFP_0[3]" "dffp" 16 9, 17 2 0, S_0x187beb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1947bc0/d .functor NOT 1, L_0x193d610, C4<0>, C4<0>, C4<0>;
L_0x1947bc0 .delay 1 (1,1,1) L_0x1947bc0/d;
v0x1885260_0 .net "clk", 0 0, L_0x193d610;  alias, 1 drivers
v0x1885300_0 .net "d", 0 0, L_0x1948f50;  1 drivers
v0x18853c0_0 .net "nclk", 0 0, L_0x1947bc0;  1 drivers
v0x18854c0_0 .net "q", 0 0, L_0x1948840;  1 drivers
v0x18855b0_0 .net "q_tmp", 0 0, L_0x1948180;  1 drivers
v0x18856a0_0 .net "qb", 0 0, L_0x1948950;  1 drivers
v0x1885790_0 .net "qb_tmp", 0 0, L_0x19482d0;  1 drivers
S_0x1883560 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x18832f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1947cd0/d .functor NOT 1, L_0x1948f50, C4<0>, C4<0>, C4<0>;
L_0x1947cd0 .delay 1 (1,1,1) L_0x1947cd0/d;
L_0x1947e30/d .functor AND 1, L_0x1947cd0, L_0x1947bc0, C4<1>, C4<1>;
L_0x1947e30 .delay 1 (3,3,3) L_0x1947e30/d;
L_0x1947fe0/d .functor AND 1, L_0x1948f50, L_0x1947bc0, C4<1>, C4<1>;
L_0x1947fe0 .delay 1 (3,3,3) L_0x1947fe0/d;
v0x1883df0_0 .net "d", 0 0, L_0x1948f50;  alias, 1 drivers
v0x1883ed0_0 .net "g", 0 0, L_0x1947bc0;  alias, 1 drivers
v0x1883f90_0 .net "nd", 0 0, L_0x1947cd0;  1 drivers
v0x1884030_0 .net "q", 0 0, L_0x1948180;  alias, 1 drivers
v0x1884100_0 .net "qb", 0 0, L_0x19482d0;  alias, 1 drivers
v0x18841f0_0 .net "r", 0 0, L_0x1947e30;  1 drivers
v0x18842c0_0 .net "s", 0 0, L_0x1947fe0;  1 drivers
S_0x18837d0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1883560;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1948180/d .functor NOR 1, L_0x1947e30, L_0x19482d0, C4<0>, C4<0>;
L_0x1948180 .delay 1 (2,2,2) L_0x1948180/d;
L_0x19482d0/d .functor NOR 1, L_0x1948180, L_0x1947fe0, C4<0>, C4<0>;
L_0x19482d0 .delay 1 (2,2,2) L_0x19482d0/d;
v0x1883a40_0 .net "q", 0 0, L_0x1948180;  alias, 1 drivers
v0x1883b20_0 .net "qb", 0 0, L_0x19482d0;  alias, 1 drivers
v0x1883be0_0 .net "r", 0 0, L_0x1947e30;  alias, 1 drivers
v0x1883c80_0 .net "s", 0 0, L_0x1947fe0;  alias, 1 drivers
S_0x18843c0 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x18832f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1948420/d .functor NOT 1, L_0x1948180, C4<0>, C4<0>, C4<0>;
L_0x1948420 .delay 1 (1,1,1) L_0x1948420/d;
L_0x1948530/d .functor AND 1, L_0x1948420, L_0x193d610, C4<1>, C4<1>;
L_0x1948530 .delay 1 (3,3,3) L_0x1948530/d;
L_0x19486e0/d .functor AND 1, L_0x1948180, L_0x193d610, C4<1>, C4<1>;
L_0x19486e0 .delay 1 (3,3,3) L_0x19486e0/d;
v0x1884c90_0 .net "d", 0 0, L_0x1948180;  alias, 1 drivers
v0x1884da0_0 .net "g", 0 0, L_0x193d610;  alias, 1 drivers
v0x1884e60_0 .net "nd", 0 0, L_0x1948420;  1 drivers
v0x1884f00_0 .net "q", 0 0, L_0x1948840;  alias, 1 drivers
v0x1884fa0_0 .net "qb", 0 0, L_0x1948950;  alias, 1 drivers
v0x1885090_0 .net "r", 0 0, L_0x1948530;  1 drivers
v0x1885160_0 .net "s", 0 0, L_0x19486e0;  1 drivers
S_0x1884630 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x18843c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1948840/d .functor NOR 1, L_0x1948530, L_0x1948950, C4<0>, C4<0>;
L_0x1948840 .delay 1 (2,2,2) L_0x1948840/d;
L_0x1948950/d .functor NOR 1, L_0x1948840, L_0x19486e0, C4<0>, C4<0>;
L_0x1948950 .delay 1 (2,2,2) L_0x1948950/d;
v0x18848b0_0 .net "q", 0 0, L_0x1948840;  alias, 1 drivers
v0x1884990_0 .net "qb", 0 0, L_0x1948950;  alias, 1 drivers
v0x1884a50_0 .net "r", 0 0, L_0x1948530;  alias, 1 drivers
v0x1884b20_0 .net "s", 0 0, L_0x19486e0;  alias, 1 drivers
S_0x1885cd0 .scope module, "rca_0" "rca" 15 23, 7 2 0, S_0x1876920;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "SUM";
    .port_info 3 /OUTPUT 1 "ovf";
L_0x194b5d0/d .functor XOR 1, L_0x194a780, L_0x194b020, C4<0>, C4<0>;
L_0x194b5d0 .delay 1 (4,4,4) L_0x194b5d0/d;
L_0x7f70680970a8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x1888550_0 .net "A", 3 0, L_0x7f70680970a8;  1 drivers
v0x1888650_0 .net "B", 3 0, L_0x1949080;  alias, 1 drivers
v0x1888760_0 .net "SUM", 3 0, L_0x194b440;  alias, 1 drivers
v0x1888800_0 .net "c_out0", 0 0, L_0x19495f0;  1 drivers
v0x18888f0_0 .net "c_out1", 0 0, L_0x1949e50;  1 drivers
v0x1888a30_0 .net "c_out2", 0 0, L_0x194a780;  1 drivers
v0x1888b20_0 .net "c_out3", 0 0, L_0x194b020;  1 drivers
v0x1888bc0_0 .net "ovf", 0 0, L_0x194b5d0;  1 drivers
L_0x19497a0 .part L_0x7f70680970a8, 0, 1;
L_0x1949840 .part L_0x1949080, 0, 1;
L_0x194a000 .part L_0x7f70680970a8, 1, 1;
L_0x194a0f0 .part L_0x1949080, 1, 1;
L_0x194a930 .part L_0x7f70680970a8, 2, 1;
L_0x194a9d0 .part L_0x1949080, 2, 1;
L_0x194b220 .part L_0x7f70680970a8, 3, 1;
L_0x194b350 .part L_0x1949080, 3, 1;
L_0x194b440 .concat8 [ 1 1 1 1], L_0x1949490, L_0x1949d40, L_0x194a670, L_0x194af10;
S_0x1885f20 .scope module, "fa0" "fa" 7 8, 8 2 0, S_0x1885cd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x1949200/d .functor XOR 1, L_0x19497a0, L_0x1949840, C4<0>, C4<0>;
L_0x1949200 .delay 1 (4,4,4) L_0x1949200/d;
L_0x19492c0/d .functor AND 1, L_0x19497a0, L_0x1949840, C4<1>, C4<1>;
L_0x19492c0 .delay 1 (3,3,3) L_0x19492c0/d;
L_0x7f7068097060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1949380/d .functor AND 1, L_0x1949200, L_0x7f7068097060, C4<1>, C4<1>;
L_0x1949380 .delay 1 (3,3,3) L_0x1949380/d;
L_0x1949490/d .functor XOR 1, L_0x1949200, L_0x7f7068097060, C4<0>, C4<0>;
L_0x1949490 .delay 1 (4,4,4) L_0x1949490/d;
L_0x19495f0/d .functor OR 1, L_0x19492c0, L_0x1949380, C4<0>, C4<0>;
L_0x19495f0 .delay 1 (3,3,3) L_0x19495f0/d;
v0x18861d0_0 .net "a", 0 0, L_0x19497a0;  1 drivers
v0x18862b0_0 .net "b", 0 0, L_0x1949840;  1 drivers
v0x1886370_0 .net "c_in", 0 0, L_0x7f7068097060;  1 drivers
v0x1886440_0 .net "c_out", 0 0, L_0x19495f0;  alias, 1 drivers
v0x1886500_0 .net "sum", 0 0, L_0x1949490;  1 drivers
v0x1886610_0 .net "w0", 0 0, L_0x1949200;  1 drivers
v0x18866d0_0 .net "w1", 0 0, L_0x19492c0;  1 drivers
v0x1886790_0 .net "w2", 0 0, L_0x1949380;  1 drivers
S_0x18868f0 .scope module, "fa1" "fa" 7 10, 8 2 0, S_0x1885cd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x19498e0/d .functor XOR 1, L_0x194a000, L_0x194a0f0, C4<0>, C4<0>;
L_0x19498e0 .delay 1 (4,4,4) L_0x19498e0/d;
L_0x19499f0/d .functor AND 1, L_0x194a000, L_0x194a0f0, C4<1>, C4<1>;
L_0x19499f0 .delay 1 (3,3,3) L_0x19499f0/d;
L_0x1949ba0/d .functor AND 1, L_0x19498e0, L_0x19495f0, C4<1>, C4<1>;
L_0x1949ba0 .delay 1 (3,3,3) L_0x1949ba0/d;
L_0x1949d40/d .functor XOR 1, L_0x19498e0, L_0x19495f0, C4<0>, C4<0>;
L_0x1949d40 .delay 1 (4,4,4) L_0x1949d40/d;
L_0x1949e50/d .functor OR 1, L_0x19499f0, L_0x1949ba0, C4<0>, C4<0>;
L_0x1949e50 .delay 1 (3,3,3) L_0x1949e50/d;
v0x1886b70_0 .net "a", 0 0, L_0x194a000;  1 drivers
v0x1886c30_0 .net "b", 0 0, L_0x194a0f0;  1 drivers
v0x1886cf0_0 .net "c_in", 0 0, L_0x19495f0;  alias, 1 drivers
v0x1886df0_0 .net "c_out", 0 0, L_0x1949e50;  alias, 1 drivers
v0x1886e90_0 .net "sum", 0 0, L_0x1949d40;  1 drivers
v0x1886f80_0 .net "w0", 0 0, L_0x19498e0;  1 drivers
v0x1887040_0 .net "w1", 0 0, L_0x19499f0;  1 drivers
v0x1887100_0 .net "w2", 0 0, L_0x1949ba0;  1 drivers
S_0x1887260 .scope module, "fa2" "fa" 7 12, 8 2 0, S_0x1885cd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x194a190/d .functor XOR 1, L_0x194a930, L_0x194a9d0, C4<0>, C4<0>;
L_0x194a190 .delay 1 (4,4,4) L_0x194a190/d;
L_0x194a3b0/d .functor AND 1, L_0x194a930, L_0x194a9d0, C4<1>, C4<1>;
L_0x194a3b0 .delay 1 (3,3,3) L_0x194a3b0/d;
L_0x194a560/d .functor AND 1, L_0x194a190, L_0x1949e50, C4<1>, C4<1>;
L_0x194a560 .delay 1 (3,3,3) L_0x194a560/d;
L_0x194a670/d .functor XOR 1, L_0x194a190, L_0x1949e50, C4<0>, C4<0>;
L_0x194a670 .delay 1 (4,4,4) L_0x194a670/d;
L_0x194a780/d .functor OR 1, L_0x194a3b0, L_0x194a560, C4<0>, C4<0>;
L_0x194a780 .delay 1 (3,3,3) L_0x194a780/d;
v0x18874f0_0 .net "a", 0 0, L_0x194a930;  1 drivers
v0x18875b0_0 .net "b", 0 0, L_0x194a9d0;  1 drivers
v0x1887670_0 .net "c_in", 0 0, L_0x1949e50;  alias, 1 drivers
v0x1887770_0 .net "c_out", 0 0, L_0x194a780;  alias, 1 drivers
v0x1887810_0 .net "sum", 0 0, L_0x194a670;  1 drivers
v0x1887900_0 .net "w0", 0 0, L_0x194a190;  1 drivers
v0x18879c0_0 .net "w1", 0 0, L_0x194a3b0;  1 drivers
v0x1887a80_0 .net "w2", 0 0, L_0x194a560;  1 drivers
S_0x1887be0 .scope module, "fa3" "fa" 7 14, 8 2 0, S_0x1885cd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x194aab0/d .functor XOR 1, L_0x194b220, L_0x194b350, C4<0>, C4<0>;
L_0x194aab0 .delay 1 (4,4,4) L_0x194aab0/d;
L_0x194abc0/d .functor AND 1, L_0x194b220, L_0x194b350, C4<1>, C4<1>;
L_0x194abc0 .delay 1 (3,3,3) L_0x194abc0/d;
L_0x194ad70/d .functor AND 1, L_0x194aab0, L_0x194a780, C4<1>, C4<1>;
L_0x194ad70 .delay 1 (3,3,3) L_0x194ad70/d;
L_0x194af10/d .functor XOR 1, L_0x194aab0, L_0x194a780, C4<0>, C4<0>;
L_0x194af10 .delay 1 (4,4,4) L_0x194af10/d;
L_0x194b020/d .functor OR 1, L_0x194abc0, L_0x194ad70, C4<0>, C4<0>;
L_0x194b020 .delay 1 (3,3,3) L_0x194b020/d;
v0x1887e40_0 .net "a", 0 0, L_0x194b220;  1 drivers
v0x1887f20_0 .net "b", 0 0, L_0x194b350;  1 drivers
v0x1887fe0_0 .net "c_in", 0 0, L_0x194a780;  alias, 1 drivers
v0x18880e0_0 .net "c_out", 0 0, L_0x194b020;  alias, 1 drivers
v0x1888180_0 .net "sum", 0 0, L_0x194af10;  1 drivers
v0x1888270_0 .net "w0", 0 0, L_0x194aab0;  1 drivers
v0x1888330_0 .net "w1", 0 0, L_0x194abc0;  1 drivers
v0x18883f0_0 .net "w2", 0 0, L_0x194ad70;  1 drivers
S_0x1888cc0 .scope module, "rca_1" "rca" 15 24, 7 2 0, S_0x1876920;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "SUM";
    .port_info 3 /OUTPUT 1 "ovf";
L_0x194dbc0/d .functor XOR 1, L_0x194cd70, L_0x194d610, C4<0>, C4<0>;
L_0x194dbc0 .delay 1 (4,4,4) L_0x194dbc0/d;
v0x188b500_0 .net "A", 3 0, L_0x194dcd0;  1 drivers
v0x188b600_0 .net "B", 3 0, L_0x1949080;  alias, 1 drivers
v0x188b6c0_0 .net "SUM", 3 0, L_0x194da30;  alias, 1 drivers
v0x188b790_0 .net "c_out0", 0 0, L_0x194bc60;  1 drivers
v0x188b880_0 .net "c_out1", 0 0, L_0x194c4c0;  1 drivers
v0x188b9c0_0 .net "c_out2", 0 0, L_0x194cd70;  1 drivers
v0x188bab0_0 .net "c_out3", 0 0, L_0x194d610;  1 drivers
v0x188bb50_0 .net "ovf", 0 0, L_0x194dbc0;  1 drivers
L_0x194be10 .part L_0x194dcd0, 0, 1;
L_0x194beb0 .part L_0x1949080, 0, 1;
L_0x194c670 .part L_0x194dcd0, 1, 1;
L_0x194c760 .part L_0x1949080, 1, 1;
L_0x194cf20 .part L_0x194dcd0, 2, 1;
L_0x194cfc0 .part L_0x1949080, 2, 1;
L_0x194d810 .part L_0x194dcd0, 3, 1;
L_0x194d940 .part L_0x1949080, 3, 1;
L_0x194da30 .concat8 [ 1 1 1 1], L_0x194bb00, L_0x194c3b0, L_0x194cc60, L_0x194d500;
S_0x1888f60 .scope module, "fa0" "fa" 7 8, 8 2 0, S_0x1888cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x194b6e0/d .functor XOR 1, L_0x194be10, L_0x194beb0, C4<0>, C4<0>;
L_0x194b6e0 .delay 1 (4,4,4) L_0x194b6e0/d;
L_0x194b7f0/d .functor AND 1, L_0x194be10, L_0x194beb0, C4<1>, C4<1>;
L_0x194b7f0 .delay 1 (3,3,3) L_0x194b7f0/d;
L_0x7f70680970f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x194b9a0/d .functor AND 1, L_0x194b6e0, L_0x7f70680970f0, C4<1>, C4<1>;
L_0x194b9a0 .delay 1 (3,3,3) L_0x194b9a0/d;
L_0x194bb00/d .functor XOR 1, L_0x194b6e0, L_0x7f70680970f0, C4<0>, C4<0>;
L_0x194bb00 .delay 1 (4,4,4) L_0x194bb00/d;
L_0x194bc60/d .functor OR 1, L_0x194b7f0, L_0x194b9a0, C4<0>, C4<0>;
L_0x194bc60 .delay 1 (3,3,3) L_0x194bc60/d;
v0x18891e0_0 .net "a", 0 0, L_0x194be10;  1 drivers
v0x18892c0_0 .net "b", 0 0, L_0x194beb0;  1 drivers
v0x1889380_0 .net "c_in", 0 0, L_0x7f70680970f0;  1 drivers
v0x1889420_0 .net "c_out", 0 0, L_0x194bc60;  alias, 1 drivers
v0x18894e0_0 .net "sum", 0 0, L_0x194bb00;  1 drivers
v0x18895f0_0 .net "w0", 0 0, L_0x194b6e0;  1 drivers
v0x18896b0_0 .net "w1", 0 0, L_0x194b7f0;  1 drivers
v0x1889770_0 .net "w2", 0 0, L_0x194b9a0;  1 drivers
S_0x18898d0 .scope module, "fa1" "fa" 7 10, 8 2 0, S_0x1888cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x194bf50/d .functor XOR 1, L_0x194c670, L_0x194c760, C4<0>, C4<0>;
L_0x194bf50 .delay 1 (4,4,4) L_0x194bf50/d;
L_0x194c060/d .functor AND 1, L_0x194c670, L_0x194c760, C4<1>, C4<1>;
L_0x194c060 .delay 1 (3,3,3) L_0x194c060/d;
L_0x194c210/d .functor AND 1, L_0x194bf50, L_0x194bc60, C4<1>, C4<1>;
L_0x194c210 .delay 1 (3,3,3) L_0x194c210/d;
L_0x194c3b0/d .functor XOR 1, L_0x194bf50, L_0x194bc60, C4<0>, C4<0>;
L_0x194c3b0 .delay 1 (4,4,4) L_0x194c3b0/d;
L_0x194c4c0/d .functor OR 1, L_0x194c060, L_0x194c210, C4<0>, C4<0>;
L_0x194c4c0 .delay 1 (3,3,3) L_0x194c4c0/d;
v0x1889b50_0 .net "a", 0 0, L_0x194c670;  1 drivers
v0x1889c10_0 .net "b", 0 0, L_0x194c760;  1 drivers
v0x1889cd0_0 .net "c_in", 0 0, L_0x194bc60;  alias, 1 drivers
v0x1889da0_0 .net "c_out", 0 0, L_0x194c4c0;  alias, 1 drivers
v0x1889e40_0 .net "sum", 0 0, L_0x194c3b0;  1 drivers
v0x1889f30_0 .net "w0", 0 0, L_0x194bf50;  1 drivers
v0x1889ff0_0 .net "w1", 0 0, L_0x194c060;  1 drivers
v0x188a0b0_0 .net "w2", 0 0, L_0x194c210;  1 drivers
S_0x188a210 .scope module, "fa2" "fa" 7 12, 8 2 0, S_0x1888cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x194c800/d .functor XOR 1, L_0x194cf20, L_0x194cfc0, C4<0>, C4<0>;
L_0x194c800 .delay 1 (4,4,4) L_0x194c800/d;
L_0x194c910/d .functor AND 1, L_0x194cf20, L_0x194cfc0, C4<1>, C4<1>;
L_0x194c910 .delay 1 (3,3,3) L_0x194c910/d;
L_0x194cac0/d .functor AND 1, L_0x194c800, L_0x194c4c0, C4<1>, C4<1>;
L_0x194cac0 .delay 1 (3,3,3) L_0x194cac0/d;
L_0x194cc60/d .functor XOR 1, L_0x194c800, L_0x194c4c0, C4<0>, C4<0>;
L_0x194cc60 .delay 1 (4,4,4) L_0x194cc60/d;
L_0x194cd70/d .functor OR 1, L_0x194c910, L_0x194cac0, C4<0>, C4<0>;
L_0x194cd70 .delay 1 (3,3,3) L_0x194cd70/d;
v0x188a4a0_0 .net "a", 0 0, L_0x194cf20;  1 drivers
v0x188a560_0 .net "b", 0 0, L_0x194cfc0;  1 drivers
v0x188a620_0 .net "c_in", 0 0, L_0x194c4c0;  alias, 1 drivers
v0x188a720_0 .net "c_out", 0 0, L_0x194cd70;  alias, 1 drivers
v0x188a7c0_0 .net "sum", 0 0, L_0x194cc60;  1 drivers
v0x188a8b0_0 .net "w0", 0 0, L_0x194c800;  1 drivers
v0x188a970_0 .net "w1", 0 0, L_0x194c910;  1 drivers
v0x188aa30_0 .net "w2", 0 0, L_0x194cac0;  1 drivers
S_0x188ab90 .scope module, "fa3" "fa" 7 14, 8 2 0, S_0x1888cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x194d0a0/d .functor XOR 1, L_0x194d810, L_0x194d940, C4<0>, C4<0>;
L_0x194d0a0 .delay 1 (4,4,4) L_0x194d0a0/d;
L_0x194d1b0/d .functor AND 1, L_0x194d810, L_0x194d940, C4<1>, C4<1>;
L_0x194d1b0 .delay 1 (3,3,3) L_0x194d1b0/d;
L_0x194d360/d .functor AND 1, L_0x194d0a0, L_0x194cd70, C4<1>, C4<1>;
L_0x194d360 .delay 1 (3,3,3) L_0x194d360/d;
L_0x194d500/d .functor XOR 1, L_0x194d0a0, L_0x194cd70, C4<0>, C4<0>;
L_0x194d500 .delay 1 (4,4,4) L_0x194d500/d;
L_0x194d610/d .functor OR 1, L_0x194d1b0, L_0x194d360, C4<0>, C4<0>;
L_0x194d610 .delay 1 (3,3,3) L_0x194d610/d;
v0x188adf0_0 .net "a", 0 0, L_0x194d810;  1 drivers
v0x188aed0_0 .net "b", 0 0, L_0x194d940;  1 drivers
v0x188af90_0 .net "c_in", 0 0, L_0x194cd70;  alias, 1 drivers
v0x188b090_0 .net "c_out", 0 0, L_0x194d610;  alias, 1 drivers
v0x188b130_0 .net "sum", 0 0, L_0x194d500;  1 drivers
v0x188b220_0 .net "w0", 0 0, L_0x194d0a0;  1 drivers
v0x188b2e0_0 .net "w1", 0 0, L_0x194d1b0;  1 drivers
v0x188b3a0_0 .net "w2", 0 0, L_0x194d360;  1 drivers
S_0x188ca60 .scope module, "reg_file_0" "reg_file" 3 37, 20 4 0, S_0x1710270;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "SEL_A";
    .port_info 1 /INPUT 2 "SEL_B";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 2 "SEL_W";
    .port_info 4 /INPUT 4 "DATA_IN";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 4 "OUT_A";
    .port_info 7 /OUTPUT 4 "OUT_B";
    .port_info 8 /OUTPUT 4 "Q3";
    .port_info 9 /OUTPUT 4 "Q2";
    .port_info 10 /OUTPUT 4 "Q1";
    .port_info 11 /OUTPUT 4 "Q0";
v0x18f4840_0 .net "DATA_IN", 3 0, L_0x19d47b0;  alias, 1 drivers
v0x18f4920_0 .net "IN0", 3 0, L_0x19ded40;  1 drivers
v0x18f4a30_0 .net "IN1", 3 0, L_0x19dc770;  1 drivers
v0x18f4b20_0 .net "IN2", 3 0, L_0x19d9e70;  1 drivers
v0x18f4c30_0 .net "IN3", 3 0, L_0x19d7790;  1 drivers
v0x18f4d90_0 .net "OUT_A", 3 0, L_0x19f6bd0;  alias, 1 drivers
v0x18f4e50_0 .net "OUT_B", 3 0, L_0x19fca30;  alias, 1 drivers
v0x18f4f10_0 .net "Q0", 3 0, L_0x19f1350;  alias, 1 drivers
v0x18f4fd0_0 .net "Q1", 3 0, L_0x19ec900;  alias, 1 drivers
v0x18f51b0_0 .net "Q2", 3 0, L_0x19e7eb0;  alias, 1 drivers
v0x18f5300_0 .net "Q3", 3 0, L_0x19e3840;  alias, 1 drivers
v0x18f5450_0 .net "QB0", 3 0, L_0x19f13f0;  1 drivers
v0x18f5510_0 .net "QB1", 3 0, L_0x19ec9a0;  1 drivers
v0x18f55b0_0 .net "QB2", 3 0, L_0x19e7f50;  1 drivers
v0x18f5650_0 .net "QB3", 3 0, L_0x19e38e0;  1 drivers
v0x18f56f0_0 .net "SEL_A", 1 0, L_0x19d0130;  alias, 1 drivers
v0x18f5790_0 .net "SEL_B", 1 0, L_0x19d0700;  alias, 1 drivers
v0x18f5830_0 .net "SEL_W", 1 0, L_0x19d0cc0;  alias, 1 drivers
v0x18f5900_0 .net "clk", 0 0, L_0x193d610;  alias, 1 drivers
v0x18f59a0_0 .net "d0", 0 0, L_0x19d4bb0;  1 drivers
v0x18f5a40_0 .net "d1", 0 0, L_0x19d4d60;  1 drivers
v0x18f5ae0_0 .net "d2", 0 0, L_0x19d4ec0;  1 drivers
v0x18f5b80_0 .net "d3", 0 0, L_0x19d5020;  1 drivers
v0x18f5c20_0 .net "s0", 0 0, L_0x19dcc80;  1 drivers
v0x18f5cc0_0 .net "s1", 0 0, L_0x19da490;  1 drivers
v0x18f5d60_0 .net "s2", 0 0, L_0x19d7db0;  1 drivers
v0x18f5e00_0 .net "s3", 0 0, L_0x19d55c0;  1 drivers
v0x18f5ea0_0 .net "write_en", 0 0, L_0x19cfae0;  alias, 1 drivers
L_0x19d5130 .part L_0x19d0cc0, 1, 1;
L_0x19d51d0 .part L_0x19d0cc0, 0, 1;
L_0x19f6c70 .part L_0x19d0130, 1, 1;
L_0x19f6da0 .part L_0x19d0130, 0, 1;
L_0x19fcad0 .part L_0x19d0700, 1, 1;
L_0x19fcc00 .part L_0x19d0700, 0, 1;
S_0x188cd90 .scope module, "decoder_24_1b_0" "decoder_24_1b" 20 24, 21 1 0, S_0x188ca60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "w1";
    .port_info 1 /INPUT 1 "w0";
    .port_info 2 /OUTPUT 1 "d3";
    .port_info 3 /OUTPUT 1 "d2";
    .port_info 4 /OUTPUT 1 "d1";
    .port_info 5 /OUTPUT 1 "d0";
L_0x19d4990/d .functor NOT 1, L_0x19d51d0, C4<0>, C4<0>, C4<0>;
L_0x19d4990 .delay 1 (1,1,1) L_0x19d4990/d;
L_0x19d4aa0/d .functor NOT 1, L_0x19d5130, C4<0>, C4<0>, C4<0>;
L_0x19d4aa0 .delay 1 (1,1,1) L_0x19d4aa0/d;
L_0x19d4bb0/d .functor AND 1, L_0x19d4990, L_0x19d4aa0, C4<1>, C4<1>;
L_0x19d4bb0 .delay 1 (3,3,3) L_0x19d4bb0/d;
L_0x19d4d60/d .functor AND 1, L_0x19d51d0, L_0x19d4aa0, C4<1>, C4<1>;
L_0x19d4d60 .delay 1 (3,3,3) L_0x19d4d60/d;
L_0x19d4ec0/d .functor AND 1, L_0x19d5130, L_0x19d4990, C4<1>, C4<1>;
L_0x19d4ec0 .delay 1 (3,3,3) L_0x19d4ec0/d;
L_0x19d5020/d .functor AND 1, L_0x19d5130, L_0x19d51d0, C4<1>, C4<1>;
L_0x19d5020 .delay 1 (3,3,3) L_0x19d5020/d;
v0x188d030_0 .net "d0", 0 0, L_0x19d4bb0;  alias, 1 drivers
v0x188d110_0 .net "d1", 0 0, L_0x19d4d60;  alias, 1 drivers
v0x188d1d0_0 .net "d2", 0 0, L_0x19d4ec0;  alias, 1 drivers
v0x188d270_0 .net "d3", 0 0, L_0x19d5020;  alias, 1 drivers
v0x188d330_0 .net "nw0", 0 0, L_0x19d4990;  1 drivers
v0x188d440_0 .net "nw1", 0 0, L_0x19d4aa0;  1 drivers
v0x188d500_0 .net "w0", 0 0, L_0x19d51d0;  1 drivers
v0x188d5c0_0 .net "w1", 0 0, L_0x19d5130;  1 drivers
S_0x188d780 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 20 47, 6 4 0, S_0x188ca60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19dc950/d .functor NOT 1, L_0x19cfae0, C4<0>, C4<0>, C4<0>;
L_0x19dc950 .delay 1 (1,1,1) L_0x19dc950/d;
L_0x7f7068097690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x19dca60/d .functor AND 1, L_0x7f7068097690, L_0x19dc950, C4<1>, C4<1>;
L_0x19dca60 .delay 1 (3,3,3) L_0x19dca60/d;
L_0x19dcbc0/d .functor AND 1, L_0x19d4bb0, L_0x19cfae0, C4<1>, C4<1>;
L_0x19dcbc0 .delay 1 (3,3,3) L_0x19dcbc0/d;
L_0x19dcc80/d .functor OR 1, L_0x19dca60, L_0x19dcbc0, C4<0>, C4<0>;
L_0x19dcc80 .delay 1 (3,3,3) L_0x19dcc80/d;
v0x188d9f0_0 .net "a", 0 0, L_0x7f7068097690;  1 drivers
v0x188dab0_0 .net "a_out", 0 0, L_0x19dca60;  1 drivers
v0x188db70_0 .net "b", 0 0, L_0x19d4bb0;  alias, 1 drivers
v0x188dc10_0 .net "b_out", 0 0, L_0x19dcbc0;  1 drivers
v0x188dcb0_0 .net "not_sel", 0 0, L_0x19dc950;  1 drivers
v0x188dda0_0 .net "res", 0 0, L_0x19dcc80;  alias, 1 drivers
v0x188de60_0 .net "sel", 0 0, L_0x19cfae0;  alias, 1 drivers
S_0x188df60 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 20 41, 6 4 0, S_0x188ca60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19da050/d .functor NOT 1, L_0x19cfae0, C4<0>, C4<0>, C4<0>;
L_0x19da050 .delay 1 (1,1,1) L_0x19da050/d;
L_0x7f7068097648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x19da270/d .functor AND 1, L_0x7f7068097648, L_0x19da050, C4<1>, C4<1>;
L_0x19da270 .delay 1 (3,3,3) L_0x19da270/d;
L_0x19da3d0/d .functor AND 1, L_0x19d4d60, L_0x19cfae0, C4<1>, C4<1>;
L_0x19da3d0 .delay 1 (3,3,3) L_0x19da3d0/d;
L_0x19da490/d .functor OR 1, L_0x19da270, L_0x19da3d0, C4<0>, C4<0>;
L_0x19da490 .delay 1 (3,3,3) L_0x19da490/d;
v0x188e1b0_0 .net "a", 0 0, L_0x7f7068097648;  1 drivers
v0x188e270_0 .net "a_out", 0 0, L_0x19da270;  1 drivers
v0x188e330_0 .net "b", 0 0, L_0x19d4d60;  alias, 1 drivers
v0x188e430_0 .net "b_out", 0 0, L_0x19da3d0;  1 drivers
v0x188e4d0_0 .net "not_sel", 0 0, L_0x19da050;  1 drivers
v0x188e5c0_0 .net "res", 0 0, L_0x19da490;  alias, 1 drivers
v0x188e680_0 .net "sel", 0 0, L_0x19cfae0;  alias, 1 drivers
S_0x188e7f0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 20 35, 6 4 0, S_0x188ca60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19d7970/d .functor NOT 1, L_0x19cfae0, C4<0>, C4<0>, C4<0>;
L_0x19d7970 .delay 1 (1,1,1) L_0x19d7970/d;
L_0x7f7068097600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x19d7b90/d .functor AND 1, L_0x7f7068097600, L_0x19d7970, C4<1>, C4<1>;
L_0x19d7b90 .delay 1 (3,3,3) L_0x19d7b90/d;
L_0x19d7cf0/d .functor AND 1, L_0x19d4ec0, L_0x19cfae0, C4<1>, C4<1>;
L_0x19d7cf0 .delay 1 (3,3,3) L_0x19d7cf0/d;
L_0x19d7db0/d .functor OR 1, L_0x19d7b90, L_0x19d7cf0, C4<0>, C4<0>;
L_0x19d7db0 .delay 1 (3,3,3) L_0x19d7db0/d;
v0x188ea40_0 .net "a", 0 0, L_0x7f7068097600;  1 drivers
v0x188eb20_0 .net "a_out", 0 0, L_0x19d7b90;  1 drivers
v0x188ebe0_0 .net "b", 0 0, L_0x19d4ec0;  alias, 1 drivers
v0x188ecb0_0 .net "b_out", 0 0, L_0x19d7cf0;  1 drivers
v0x188ed50_0 .net "not_sel", 0 0, L_0x19d7970;  1 drivers
v0x188ee40_0 .net "res", 0 0, L_0x19d7db0;  alias, 1 drivers
v0x188ef00_0 .net "sel", 0 0, L_0x19cfae0;  alias, 1 drivers
S_0x188f020 .scope module, "mux_2_1_1b_3" "mux_2_1_1b" 20 29, 6 4 0, S_0x188ca60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19d5270/d .functor NOT 1, L_0x19cfae0, C4<0>, C4<0>, C4<0>;
L_0x19d5270 .delay 1 (1,1,1) L_0x19d5270/d;
L_0x7f70680975b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x19d5440/d .functor AND 1, L_0x7f70680975b8, L_0x19d5270, C4<1>, C4<1>;
L_0x19d5440 .delay 1 (3,3,3) L_0x19d5440/d;
L_0x19d5500/d .functor AND 1, L_0x19d5020, L_0x19cfae0, C4<1>, C4<1>;
L_0x19d5500 .delay 1 (3,3,3) L_0x19d5500/d;
L_0x19d55c0/d .functor OR 1, L_0x19d5440, L_0x19d5500, C4<0>, C4<0>;
L_0x19d55c0 .delay 1 (3,3,3) L_0x19d55c0/d;
v0x188f2c0_0 .net "a", 0 0, L_0x7f70680975b8;  1 drivers
v0x188f3a0_0 .net "a_out", 0 0, L_0x19d5440;  1 drivers
v0x188f460_0 .net "b", 0 0, L_0x19d5020;  alias, 1 drivers
v0x188f530_0 .net "b_out", 0 0, L_0x19d5500;  1 drivers
v0x188f5d0_0 .net "not_sel", 0 0, L_0x19d5270;  1 drivers
v0x188f6c0_0 .net "res", 0 0, L_0x19d55c0;  alias, 1 drivers
v0x188f780_0 .net "sel", 0 0, L_0x19cfae0;  alias, 1 drivers
S_0x188f930 .scope module, "mux_2_1_4b_0" "mux_2_1_4b" 20 48, 5 2 0, S_0x188ca60;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x1891e90_0 .net "A", 3 0, L_0x19f1350;  alias, 1 drivers
v0x1891f90_0 .net "B", 3 0, L_0x19d47b0;  alias, 1 drivers
v0x1892050_0 .net "RES", 3 0, L_0x19ded40;  alias, 1 drivers
v0x1892120_0 .net "sel", 0 0, L_0x19dcc80;  alias, 1 drivers
L_0x19de540 .part L_0x19f1350, 0, 1;
L_0x19de630 .part L_0x19f1350, 1, 1;
L_0x19de720 .part L_0x19f1350, 2, 1;
L_0x19de810 .part L_0x19f1350, 3, 1;
L_0x19de930 .part L_0x19d47b0, 0, 1;
L_0x19dea20 .part L_0x19d47b0, 1, 1;
L_0x19deb10 .part L_0x19d47b0, 2, 1;
L_0x19dec00 .part L_0x19d47b0, 3, 1;
L_0x19ded40 .concat [ 1 1 1 1], L_0x19dd310, L_0x19dd840, L_0x19ddd70, L_0x19de330;
S_0x188fb30 .scope module, "mux_2_1_1b_0[0]" "mux_2_1_1b" 5 7, 6 4 0, S_0x188f930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19dce80/d .functor NOT 1, L_0x19dcc80, C4<0>, C4<0>, C4<0>;
L_0x19dce80 .delay 1 (1,1,1) L_0x19dce80/d;
L_0x19dd0a0/d .functor AND 1, L_0x19de540, L_0x19dce80, C4<1>, C4<1>;
L_0x19dd0a0 .delay 1 (3,3,3) L_0x19dd0a0/d;
L_0x19dd200/d .functor AND 1, L_0x19de930, L_0x19dcc80, C4<1>, C4<1>;
L_0x19dd200 .delay 1 (3,3,3) L_0x19dd200/d;
L_0x19dd310/d .functor OR 1, L_0x19dd0a0, L_0x19dd200, C4<0>, C4<0>;
L_0x19dd310 .delay 1 (3,3,3) L_0x19dd310/d;
v0x188fdf0_0 .net "a", 0 0, L_0x19de540;  1 drivers
v0x188fed0_0 .net "a_out", 0 0, L_0x19dd0a0;  1 drivers
v0x188ff90_0 .net "b", 0 0, L_0x19de930;  1 drivers
v0x1890060_0 .net "b_out", 0 0, L_0x19dd200;  1 drivers
v0x1890120_0 .net "not_sel", 0 0, L_0x19dce80;  1 drivers
v0x1890230_0 .net "res", 0 0, L_0x19dd310;  1 drivers
v0x18902f0_0 .net "sel", 0 0, L_0x19dcc80;  alias, 1 drivers
S_0x1890420 .scope module, "mux_2_1_1b_0[1]" "mux_2_1_1b" 5 7, 6 4 0, S_0x188f930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19dd4c0/d .functor NOT 1, L_0x19dcc80, C4<0>, C4<0>, C4<0>;
L_0x19dd4c0 .delay 1 (1,1,1) L_0x19dd4c0/d;
L_0x19dd5d0/d .functor AND 1, L_0x19de630, L_0x19dd4c0, C4<1>, C4<1>;
L_0x19dd5d0 .delay 1 (3,3,3) L_0x19dd5d0/d;
L_0x19dd730/d .functor AND 1, L_0x19dea20, L_0x19dcc80, C4<1>, C4<1>;
L_0x19dd730 .delay 1 (3,3,3) L_0x19dd730/d;
L_0x19dd840/d .functor OR 1, L_0x19dd5d0, L_0x19dd730, C4<0>, C4<0>;
L_0x19dd840 .delay 1 (3,3,3) L_0x19dd840/d;
v0x18906b0_0 .net "a", 0 0, L_0x19de630;  1 drivers
v0x1890770_0 .net "a_out", 0 0, L_0x19dd5d0;  1 drivers
v0x1890830_0 .net "b", 0 0, L_0x19dea20;  1 drivers
v0x1890900_0 .net "b_out", 0 0, L_0x19dd730;  1 drivers
v0x18909c0_0 .net "not_sel", 0 0, L_0x19dd4c0;  1 drivers
v0x1890ad0_0 .net "res", 0 0, L_0x19dd840;  1 drivers
v0x1890b90_0 .net "sel", 0 0, L_0x19dcc80;  alias, 1 drivers
S_0x1890d00 .scope module, "mux_2_1_1b_0[2]" "mux_2_1_1b" 5 7, 6 4 0, S_0x188f930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19dd9f0/d .functor NOT 1, L_0x19dcc80, C4<0>, C4<0>, C4<0>;
L_0x19dd9f0 .delay 1 (1,1,1) L_0x19dd9f0/d;
L_0x19ddb00/d .functor AND 1, L_0x19de720, L_0x19dd9f0, C4<1>, C4<1>;
L_0x19ddb00 .delay 1 (3,3,3) L_0x19ddb00/d;
L_0x19ddc60/d .functor AND 1, L_0x19deb10, L_0x19dcc80, C4<1>, C4<1>;
L_0x19ddc60 .delay 1 (3,3,3) L_0x19ddc60/d;
L_0x19ddd70/d .functor OR 1, L_0x19ddb00, L_0x19ddc60, C4<0>, C4<0>;
L_0x19ddd70 .delay 1 (3,3,3) L_0x19ddd70/d;
v0x1890f70_0 .net "a", 0 0, L_0x19de720;  1 drivers
v0x1891030_0 .net "a_out", 0 0, L_0x19ddb00;  1 drivers
v0x18910f0_0 .net "b", 0 0, L_0x19deb10;  1 drivers
v0x18911c0_0 .net "b_out", 0 0, L_0x19ddc60;  1 drivers
v0x1891280_0 .net "not_sel", 0 0, L_0x19dd9f0;  1 drivers
v0x1891390_0 .net "res", 0 0, L_0x19ddd70;  1 drivers
v0x1891450_0 .net "sel", 0 0, L_0x19dcc80;  alias, 1 drivers
S_0x1891570 .scope module, "mux_2_1_1b_0[3]" "mux_2_1_1b" 5 7, 6 4 0, S_0x188f930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19ddf50/d .functor NOT 1, L_0x19dcc80, C4<0>, C4<0>, C4<0>;
L_0x19ddf50 .delay 1 (1,1,1) L_0x19ddf50/d;
L_0x19de060/d .functor AND 1, L_0x19de810, L_0x19ddf50, C4<1>, C4<1>;
L_0x19de060 .delay 1 (3,3,3) L_0x19de060/d;
L_0x19de1f0/d .functor AND 1, L_0x19dec00, L_0x19dcc80, C4<1>, C4<1>;
L_0x19de1f0 .delay 1 (3,3,3) L_0x19de1f0/d;
L_0x19de330/d .functor OR 1, L_0x19de060, L_0x19de1f0, C4<0>, C4<0>;
L_0x19de330 .delay 1 (3,3,3) L_0x19de330/d;
v0x18917e0_0 .net "a", 0 0, L_0x19de810;  1 drivers
v0x18918c0_0 .net "a_out", 0 0, L_0x19de060;  1 drivers
v0x1891980_0 .net "b", 0 0, L_0x19dec00;  1 drivers
v0x1891a50_0 .net "b_out", 0 0, L_0x19de1f0;  1 drivers
v0x1891b10_0 .net "not_sel", 0 0, L_0x19ddf50;  1 drivers
v0x1891c20_0 .net "res", 0 0, L_0x19de330;  1 drivers
v0x1891ce0_0 .net "sel", 0 0, L_0x19dcc80;  alias, 1 drivers
S_0x1892270 .scope module, "mux_2_1_4b_1" "mux_2_1_4b" 20 42, 5 2 0, S_0x188ca60;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x18b47d0_0 .net "A", 3 0, L_0x19ec900;  alias, 1 drivers
v0x18b48d0_0 .net "B", 3 0, L_0x19d47b0;  alias, 1 drivers
v0x18b4990_0 .net "RES", 3 0, L_0x19dc770;  alias, 1 drivers
v0x18b4a50_0 .net "sel", 0 0, L_0x19da490;  alias, 1 drivers
L_0x19dbd20 .part L_0x19ec900, 0, 1;
L_0x19dbe10 .part L_0x19ec900, 1, 1;
L_0x19dbf00 .part L_0x19ec900, 2, 1;
L_0x19dbff0 .part L_0x19ec900, 3, 1;
L_0x19dc110 .part L_0x19d47b0, 0, 1;
L_0x19dc410 .part L_0x19d47b0, 1, 1;
L_0x19dc540 .part L_0x19d47b0, 2, 1;
L_0x19dc630 .part L_0x19d47b0, 3, 1;
L_0x19dc770 .concat [ 1 1 1 1], L_0x19dab20, L_0x19db050, L_0x19db580, L_0x19dbb10;
S_0x1892470 .scope module, "mux_2_1_1b_0[0]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1892270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19da690/d .functor NOT 1, L_0x19da490, C4<0>, C4<0>, C4<0>;
L_0x19da690 .delay 1 (1,1,1) L_0x19da690/d;
L_0x19da8b0/d .functor AND 1, L_0x19dbd20, L_0x19da690, C4<1>, C4<1>;
L_0x19da8b0 .delay 1 (3,3,3) L_0x19da8b0/d;
L_0x19daa10/d .functor AND 1, L_0x19dc110, L_0x19da490, C4<1>, C4<1>;
L_0x19daa10 .delay 1 (3,3,3) L_0x19daa10/d;
L_0x19dab20/d .functor OR 1, L_0x19da8b0, L_0x19daa10, C4<0>, C4<0>;
L_0x19dab20 .delay 1 (3,3,3) L_0x19dab20/d;
v0x1892730_0 .net "a", 0 0, L_0x19dbd20;  1 drivers
v0x1892810_0 .net "a_out", 0 0, L_0x19da8b0;  1 drivers
v0x18928d0_0 .net "b", 0 0, L_0x19dc110;  1 drivers
v0x18929a0_0 .net "b_out", 0 0, L_0x19daa10;  1 drivers
v0x1892a60_0 .net "not_sel", 0 0, L_0x19da690;  1 drivers
v0x1892b70_0 .net "res", 0 0, L_0x19dab20;  1 drivers
v0x1892c30_0 .net "sel", 0 0, L_0x19da490;  alias, 1 drivers
S_0x1892d60 .scope module, "mux_2_1_1b_0[1]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1892270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19dacd0/d .functor NOT 1, L_0x19da490, C4<0>, C4<0>, C4<0>;
L_0x19dacd0 .delay 1 (1,1,1) L_0x19dacd0/d;
L_0x19dade0/d .functor AND 1, L_0x19dbe10, L_0x19dacd0, C4<1>, C4<1>;
L_0x19dade0 .delay 1 (3,3,3) L_0x19dade0/d;
L_0x19daf40/d .functor AND 1, L_0x19dc410, L_0x19da490, C4<1>, C4<1>;
L_0x19daf40 .delay 1 (3,3,3) L_0x19daf40/d;
L_0x19db050/d .functor OR 1, L_0x19dade0, L_0x19daf40, C4<0>, C4<0>;
L_0x19db050 .delay 1 (3,3,3) L_0x19db050/d;
v0x1892ff0_0 .net "a", 0 0, L_0x19dbe10;  1 drivers
v0x18930b0_0 .net "a_out", 0 0, L_0x19dade0;  1 drivers
v0x1893170_0 .net "b", 0 0, L_0x19dc410;  1 drivers
v0x1893240_0 .net "b_out", 0 0, L_0x19daf40;  1 drivers
v0x1893300_0 .net "not_sel", 0 0, L_0x19dacd0;  1 drivers
v0x1893410_0 .net "res", 0 0, L_0x19db050;  1 drivers
v0x18934d0_0 .net "sel", 0 0, L_0x19da490;  alias, 1 drivers
S_0x1893640 .scope module, "mux_2_1_1b_0[2]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1892270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19db200/d .functor NOT 1, L_0x19da490, C4<0>, C4<0>, C4<0>;
L_0x19db200 .delay 1 (1,1,1) L_0x19db200/d;
L_0x19db310/d .functor AND 1, L_0x19dbf00, L_0x19db200, C4<1>, C4<1>;
L_0x19db310 .delay 1 (3,3,3) L_0x19db310/d;
L_0x19db470/d .functor AND 1, L_0x19dc540, L_0x19da490, C4<1>, C4<1>;
L_0x19db470 .delay 1 (3,3,3) L_0x19db470/d;
L_0x19db580/d .functor OR 1, L_0x19db310, L_0x19db470, C4<0>, C4<0>;
L_0x19db580 .delay 1 (3,3,3) L_0x19db580/d;
v0x18938b0_0 .net "a", 0 0, L_0x19dbf00;  1 drivers
v0x18b3970_0 .net "a_out", 0 0, L_0x19db310;  1 drivers
v0x18b3a30_0 .net "b", 0 0, L_0x19dc540;  1 drivers
v0x18b3b00_0 .net "b_out", 0 0, L_0x19db470;  1 drivers
v0x18b3bc0_0 .net "not_sel", 0 0, L_0x19db200;  1 drivers
v0x18b3cd0_0 .net "res", 0 0, L_0x19db580;  1 drivers
v0x18b3d90_0 .net "sel", 0 0, L_0x19da490;  alias, 1 drivers
S_0x18b3eb0 .scope module, "mux_2_1_1b_0[3]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1892270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19db760/d .functor NOT 1, L_0x19da490, C4<0>, C4<0>, C4<0>;
L_0x19db760 .delay 1 (1,1,1) L_0x19db760/d;
L_0x19db870/d .functor AND 1, L_0x19dbff0, L_0x19db760, C4<1>, C4<1>;
L_0x19db870 .delay 1 (3,3,3) L_0x19db870/d;
L_0x19db9d0/d .functor AND 1, L_0x19dc630, L_0x19da490, C4<1>, C4<1>;
L_0x19db9d0 .delay 1 (3,3,3) L_0x19db9d0/d;
L_0x19dbb10/d .functor OR 1, L_0x19db870, L_0x19db9d0, C4<0>, C4<0>;
L_0x19dbb10 .delay 1 (3,3,3) L_0x19dbb10/d;
v0x18b4120_0 .net "a", 0 0, L_0x19dbff0;  1 drivers
v0x18b4200_0 .net "a_out", 0 0, L_0x19db870;  1 drivers
v0x18b42c0_0 .net "b", 0 0, L_0x19dc630;  1 drivers
v0x18b4390_0 .net "b_out", 0 0, L_0x19db9d0;  1 drivers
v0x18b4450_0 .net "not_sel", 0 0, L_0x19db760;  1 drivers
v0x18b4560_0 .net "res", 0 0, L_0x19dbb10;  1 drivers
v0x18b4620_0 .net "sel", 0 0, L_0x19da490;  alias, 1 drivers
S_0x18b4b70 .scope module, "mux_2_1_4b_2" "mux_2_1_4b" 20 36, 5 2 0, S_0x188ca60;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x18b7120_0 .net "A", 3 0, L_0x19e7eb0;  alias, 1 drivers
v0x18b7220_0 .net "B", 3 0, L_0x19d47b0;  alias, 1 drivers
v0x18b72e0_0 .net "RES", 3 0, L_0x19d9e70;  alias, 1 drivers
v0x18b73a0_0 .net "sel", 0 0, L_0x19d7db0;  alias, 1 drivers
L_0x19d9670 .part L_0x19e7eb0, 0, 1;
L_0x19d9760 .part L_0x19e7eb0, 1, 1;
L_0x19d9850 .part L_0x19e7eb0, 2, 1;
L_0x19d9940 .part L_0x19e7eb0, 3, 1;
L_0x19d9a60 .part L_0x19d47b0, 0, 1;
L_0x19d9b50 .part L_0x19d47b0, 1, 1;
L_0x19d9c40 .part L_0x19d47b0, 2, 1;
L_0x19d9d30 .part L_0x19d47b0, 3, 1;
L_0x19d9e70 .concat [ 1 1 1 1], L_0x19d8440, L_0x19d8970, L_0x19d8ea0, L_0x19d9460;
S_0x18b4dc0 .scope module, "mux_2_1_1b_0[0]" "mux_2_1_1b" 5 7, 6 4 0, S_0x18b4b70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19d7fb0/d .functor NOT 1, L_0x19d7db0, C4<0>, C4<0>, C4<0>;
L_0x19d7fb0 .delay 1 (1,1,1) L_0x19d7fb0/d;
L_0x19d81d0/d .functor AND 1, L_0x19d9670, L_0x19d7fb0, C4<1>, C4<1>;
L_0x19d81d0 .delay 1 (3,3,3) L_0x19d81d0/d;
L_0x19d8330/d .functor AND 1, L_0x19d9a60, L_0x19d7db0, C4<1>, C4<1>;
L_0x19d8330 .delay 1 (3,3,3) L_0x19d8330/d;
L_0x19d8440/d .functor OR 1, L_0x19d81d0, L_0x19d8330, C4<0>, C4<0>;
L_0x19d8440 .delay 1 (3,3,3) L_0x19d8440/d;
v0x18b5080_0 .net "a", 0 0, L_0x19d9670;  1 drivers
v0x18b5160_0 .net "a_out", 0 0, L_0x19d81d0;  1 drivers
v0x18b5220_0 .net "b", 0 0, L_0x19d9a60;  1 drivers
v0x18b52f0_0 .net "b_out", 0 0, L_0x19d8330;  1 drivers
v0x18b53b0_0 .net "not_sel", 0 0, L_0x19d7fb0;  1 drivers
v0x18b54c0_0 .net "res", 0 0, L_0x19d8440;  1 drivers
v0x18b5580_0 .net "sel", 0 0, L_0x19d7db0;  alias, 1 drivers
S_0x18b56b0 .scope module, "mux_2_1_1b_0[1]" "mux_2_1_1b" 5 7, 6 4 0, S_0x18b4b70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19d85f0/d .functor NOT 1, L_0x19d7db0, C4<0>, C4<0>, C4<0>;
L_0x19d85f0 .delay 1 (1,1,1) L_0x19d85f0/d;
L_0x19d8700/d .functor AND 1, L_0x19d9760, L_0x19d85f0, C4<1>, C4<1>;
L_0x19d8700 .delay 1 (3,3,3) L_0x19d8700/d;
L_0x19d8860/d .functor AND 1, L_0x19d9b50, L_0x19d7db0, C4<1>, C4<1>;
L_0x19d8860 .delay 1 (3,3,3) L_0x19d8860/d;
L_0x19d8970/d .functor OR 1, L_0x19d8700, L_0x19d8860, C4<0>, C4<0>;
L_0x19d8970 .delay 1 (3,3,3) L_0x19d8970/d;
v0x18b5940_0 .net "a", 0 0, L_0x19d9760;  1 drivers
v0x18b5a00_0 .net "a_out", 0 0, L_0x19d8700;  1 drivers
v0x18b5ac0_0 .net "b", 0 0, L_0x19d9b50;  1 drivers
v0x18b5b90_0 .net "b_out", 0 0, L_0x19d8860;  1 drivers
v0x18b5c50_0 .net "not_sel", 0 0, L_0x19d85f0;  1 drivers
v0x18b5d60_0 .net "res", 0 0, L_0x19d8970;  1 drivers
v0x18b5e20_0 .net "sel", 0 0, L_0x19d7db0;  alias, 1 drivers
S_0x18b5f90 .scope module, "mux_2_1_1b_0[2]" "mux_2_1_1b" 5 7, 6 4 0, S_0x18b4b70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19d8b20/d .functor NOT 1, L_0x19d7db0, C4<0>, C4<0>, C4<0>;
L_0x19d8b20 .delay 1 (1,1,1) L_0x19d8b20/d;
L_0x19d8c30/d .functor AND 1, L_0x19d9850, L_0x19d8b20, C4<1>, C4<1>;
L_0x19d8c30 .delay 1 (3,3,3) L_0x19d8c30/d;
L_0x19d8d90/d .functor AND 1, L_0x19d9c40, L_0x19d7db0, C4<1>, C4<1>;
L_0x19d8d90 .delay 1 (3,3,3) L_0x19d8d90/d;
L_0x19d8ea0/d .functor OR 1, L_0x19d8c30, L_0x19d8d90, C4<0>, C4<0>;
L_0x19d8ea0 .delay 1 (3,3,3) L_0x19d8ea0/d;
v0x18b6200_0 .net "a", 0 0, L_0x19d9850;  1 drivers
v0x18b62c0_0 .net "a_out", 0 0, L_0x19d8c30;  1 drivers
v0x18b6380_0 .net "b", 0 0, L_0x19d9c40;  1 drivers
v0x18b6450_0 .net "b_out", 0 0, L_0x19d8d90;  1 drivers
v0x18b6510_0 .net "not_sel", 0 0, L_0x19d8b20;  1 drivers
v0x18b6620_0 .net "res", 0 0, L_0x19d8ea0;  1 drivers
v0x18b66e0_0 .net "sel", 0 0, L_0x19d7db0;  alias, 1 drivers
S_0x18b6800 .scope module, "mux_2_1_1b_0[3]" "mux_2_1_1b" 5 7, 6 4 0, S_0x18b4b70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19d9080/d .functor NOT 1, L_0x19d7db0, C4<0>, C4<0>, C4<0>;
L_0x19d9080 .delay 1 (1,1,1) L_0x19d9080/d;
L_0x19d9190/d .functor AND 1, L_0x19d9940, L_0x19d9080, C4<1>, C4<1>;
L_0x19d9190 .delay 1 (3,3,3) L_0x19d9190/d;
L_0x19d9320/d .functor AND 1, L_0x19d9d30, L_0x19d7db0, C4<1>, C4<1>;
L_0x19d9320 .delay 1 (3,3,3) L_0x19d9320/d;
L_0x19d9460/d .functor OR 1, L_0x19d9190, L_0x19d9320, C4<0>, C4<0>;
L_0x19d9460 .delay 1 (3,3,3) L_0x19d9460/d;
v0x18b6a70_0 .net "a", 0 0, L_0x19d9940;  1 drivers
v0x18b6b50_0 .net "a_out", 0 0, L_0x19d9190;  1 drivers
v0x18b6c10_0 .net "b", 0 0, L_0x19d9d30;  1 drivers
v0x18b6ce0_0 .net "b_out", 0 0, L_0x19d9320;  1 drivers
v0x18b6da0_0 .net "not_sel", 0 0, L_0x19d9080;  1 drivers
v0x18b6eb0_0 .net "res", 0 0, L_0x19d9460;  1 drivers
v0x18b6f70_0 .net "sel", 0 0, L_0x19d7db0;  alias, 1 drivers
S_0x18b74f0 .scope module, "mux_2_1_4b_3" "mux_2_1_4b" 20 30, 5 2 0, S_0x188ca60;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x18b9a90_0 .net "A", 3 0, L_0x19e3840;  alias, 1 drivers
v0x18b9b90_0 .net "B", 3 0, L_0x19d47b0;  alias, 1 drivers
v0x18b9ce0_0 .net "RES", 3 0, L_0x19d7790;  alias, 1 drivers
v0x18b9da0_0 .net "sel", 0 0, L_0x19d55c0;  alias, 1 drivers
L_0x19d6e80 .part L_0x19e3840, 0, 1;
L_0x19d6f70 .part L_0x19e3840, 1, 1;
L_0x19d7060 .part L_0x19e3840, 2, 1;
L_0x19d7150 .part L_0x19e3840, 3, 1;
L_0x19d7270 .part L_0x19d47b0, 0, 1;
L_0x19d7470 .part L_0x19d47b0, 1, 1;
L_0x19d7560 .part L_0x19d47b0, 2, 1;
L_0x19d7650 .part L_0x19d47b0, 3, 1;
L_0x19d7790 .concat [ 1 1 1 1], L_0x19d5c50, L_0x19d6180, L_0x19d66b0, L_0x19d6c70;
S_0x18b7780 .scope module, "mux_2_1_1b_0[0]" "mux_2_1_1b" 5 7, 6 4 0, S_0x18b74f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19d57c0/d .functor NOT 1, L_0x19d55c0, C4<0>, C4<0>, C4<0>;
L_0x19d57c0 .delay 1 (1,1,1) L_0x19d57c0/d;
L_0x19d59e0/d .functor AND 1, L_0x19d6e80, L_0x19d57c0, C4<1>, C4<1>;
L_0x19d59e0 .delay 1 (3,3,3) L_0x19d59e0/d;
L_0x19d5b40/d .functor AND 1, L_0x19d7270, L_0x19d55c0, C4<1>, C4<1>;
L_0x19d5b40 .delay 1 (3,3,3) L_0x19d5b40/d;
L_0x19d5c50/d .functor OR 1, L_0x19d59e0, L_0x19d5b40, C4<0>, C4<0>;
L_0x19d5c50 .delay 1 (3,3,3) L_0x19d5c50/d;
v0x18b79f0_0 .net "a", 0 0, L_0x19d6e80;  1 drivers
v0x18b7ad0_0 .net "a_out", 0 0, L_0x19d59e0;  1 drivers
v0x18b7b90_0 .net "b", 0 0, L_0x19d7270;  1 drivers
v0x18b7c60_0 .net "b_out", 0 0, L_0x19d5b40;  1 drivers
v0x18b7d20_0 .net "not_sel", 0 0, L_0x19d57c0;  1 drivers
v0x18b7e30_0 .net "res", 0 0, L_0x19d5c50;  1 drivers
v0x18b7ef0_0 .net "sel", 0 0, L_0x19d55c0;  alias, 1 drivers
S_0x18b8020 .scope module, "mux_2_1_1b_0[1]" "mux_2_1_1b" 5 7, 6 4 0, S_0x18b74f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19d5e00/d .functor NOT 1, L_0x19d55c0, C4<0>, C4<0>, C4<0>;
L_0x19d5e00 .delay 1 (1,1,1) L_0x19d5e00/d;
L_0x19d5f10/d .functor AND 1, L_0x19d6f70, L_0x19d5e00, C4<1>, C4<1>;
L_0x19d5f10 .delay 1 (3,3,3) L_0x19d5f10/d;
L_0x19d6070/d .functor AND 1, L_0x19d7470, L_0x19d55c0, C4<1>, C4<1>;
L_0x19d6070 .delay 1 (3,3,3) L_0x19d6070/d;
L_0x19d6180/d .functor OR 1, L_0x19d5f10, L_0x19d6070, C4<0>, C4<0>;
L_0x19d6180 .delay 1 (3,3,3) L_0x19d6180/d;
v0x18b82b0_0 .net "a", 0 0, L_0x19d6f70;  1 drivers
v0x18b8370_0 .net "a_out", 0 0, L_0x19d5f10;  1 drivers
v0x18b8430_0 .net "b", 0 0, L_0x19d7470;  1 drivers
v0x18b8500_0 .net "b_out", 0 0, L_0x19d6070;  1 drivers
v0x18b85c0_0 .net "not_sel", 0 0, L_0x19d5e00;  1 drivers
v0x18b86d0_0 .net "res", 0 0, L_0x19d6180;  1 drivers
v0x18b8790_0 .net "sel", 0 0, L_0x19d55c0;  alias, 1 drivers
S_0x18b8900 .scope module, "mux_2_1_1b_0[2]" "mux_2_1_1b" 5 7, 6 4 0, S_0x18b74f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19d6330/d .functor NOT 1, L_0x19d55c0, C4<0>, C4<0>, C4<0>;
L_0x19d6330 .delay 1 (1,1,1) L_0x19d6330/d;
L_0x19d6440/d .functor AND 1, L_0x19d7060, L_0x19d6330, C4<1>, C4<1>;
L_0x19d6440 .delay 1 (3,3,3) L_0x19d6440/d;
L_0x19d65a0/d .functor AND 1, L_0x19d7560, L_0x19d55c0, C4<1>, C4<1>;
L_0x19d65a0 .delay 1 (3,3,3) L_0x19d65a0/d;
L_0x19d66b0/d .functor OR 1, L_0x19d6440, L_0x19d65a0, C4<0>, C4<0>;
L_0x19d66b0 .delay 1 (3,3,3) L_0x19d66b0/d;
v0x18b8b70_0 .net "a", 0 0, L_0x19d7060;  1 drivers
v0x18b8c30_0 .net "a_out", 0 0, L_0x19d6440;  1 drivers
v0x18b8cf0_0 .net "b", 0 0, L_0x19d7560;  1 drivers
v0x18b8dc0_0 .net "b_out", 0 0, L_0x19d65a0;  1 drivers
v0x18b8e80_0 .net "not_sel", 0 0, L_0x19d6330;  1 drivers
v0x18b8f90_0 .net "res", 0 0, L_0x19d66b0;  1 drivers
v0x18b9050_0 .net "sel", 0 0, L_0x19d55c0;  alias, 1 drivers
S_0x18b9170 .scope module, "mux_2_1_1b_0[3]" "mux_2_1_1b" 5 7, 6 4 0, S_0x18b74f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19d6890/d .functor NOT 1, L_0x19d55c0, C4<0>, C4<0>, C4<0>;
L_0x19d6890 .delay 1 (1,1,1) L_0x19d6890/d;
L_0x19d69a0/d .functor AND 1, L_0x19d7150, L_0x19d6890, C4<1>, C4<1>;
L_0x19d69a0 .delay 1 (3,3,3) L_0x19d69a0/d;
L_0x19d6b30/d .functor AND 1, L_0x19d7650, L_0x19d55c0, C4<1>, C4<1>;
L_0x19d6b30 .delay 1 (3,3,3) L_0x19d6b30/d;
L_0x19d6c70/d .functor OR 1, L_0x19d69a0, L_0x19d6b30, C4<0>, C4<0>;
L_0x19d6c70 .delay 1 (3,3,3) L_0x19d6c70/d;
v0x18b93e0_0 .net "a", 0 0, L_0x19d7150;  1 drivers
v0x18b94c0_0 .net "a_out", 0 0, L_0x19d69a0;  1 drivers
v0x18b9580_0 .net "b", 0 0, L_0x19d7650;  1 drivers
v0x18b9650_0 .net "b_out", 0 0, L_0x19d6b30;  1 drivers
v0x18b9710_0 .net "not_sel", 0 0, L_0x19d6890;  1 drivers
v0x18b9820_0 .net "res", 0 0, L_0x19d6c70;  1 drivers
v0x18b98e0_0 .net "sel", 0 0, L_0x19d55c0;  alias, 1 drivers
S_0x18b9ef0 .scope module, "mux_4_1_4b_0" "mux_4_1_4b" 20 57, 22 2 0, S_0x188ca60;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 4 "C";
    .port_info 3 /INPUT 4 "D";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 4 "RES";
v0x18c3220_0 .net "A", 3 0, L_0x19f1350;  alias, 1 drivers
v0x18c3330_0 .net "B", 3 0, L_0x19ec900;  alias, 1 drivers
v0x18c3400_0 .net "C", 3 0, L_0x19e7eb0;  alias, 1 drivers
v0x18c3500_0 .net "D", 3 0, L_0x19e3840;  alias, 1 drivers
v0x18c35d0_0 .net "RES", 3 0, L_0x19f6bd0;  alias, 1 drivers
v0x18c36c0_0 .net "sel0", 0 0, L_0x19f6da0;  1 drivers
v0x18c3760_0 .net "sel1", 0 0, L_0x19f6c70;  1 drivers
L_0x19f5f60 .part L_0x19f1350, 0, 1;
L_0x19f6000 .part L_0x19f1350, 1, 1;
L_0x19f60a0 .part L_0x19f1350, 2, 1;
L_0x19f6140 .part L_0x19f1350, 3, 1;
L_0x19f61e0 .part L_0x19ec900, 0, 1;
L_0x19f6280 .part L_0x19ec900, 1, 1;
L_0x19f6360 .part L_0x19ec900, 2, 1;
L_0x19f6400 .part L_0x19ec900, 3, 1;
L_0x19f64f0 .part L_0x19e7eb0, 0, 1;
L_0x19f6590 .part L_0x19e7eb0, 1, 1;
L_0x19f6690 .part L_0x19e7eb0, 2, 1;
L_0x19f6730 .part L_0x19e7eb0, 3, 1;
L_0x19f6840 .part L_0x19e3840, 0, 1;
L_0x19f68e0 .part L_0x19e3840, 1, 1;
L_0x19f6a00 .part L_0x19e3840, 2, 1;
L_0x19f6aa0 .part L_0x19e3840, 3, 1;
L_0x19f6bd0 .concat [ 1 1 1 1], L_0x19f2550, L_0x19f3750, L_0x19f4950, L_0x19f5d60;
S_0x18ba080 .scope module, "mux_4_1_1b_0[0]" "mux_4_1_1b" 22 10, 14 2 0, S_0x18b9ef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x18bbcf0_0 .net "a", 0 0, L_0x19f5f60;  1 drivers
v0x18bbdb0_0 .net "ab_out", 0 0, L_0x19f1780;  1 drivers
v0x18bbea0_0 .net "b", 0 0, L_0x19f61e0;  1 drivers
v0x18bbf70_0 .net "c", 0 0, L_0x19f64f0;  1 drivers
v0x18bc040_0 .net "cd_out", 0 0, L_0x19f1f80;  1 drivers
v0x18bc180_0 .net "d", 0 0, L_0x19f6840;  1 drivers
v0x18bc220_0 .net "res", 0 0, L_0x19f2550;  1 drivers
v0x18bc2c0_0 .net "sel0", 0 0, L_0x19f6da0;  alias, 1 drivers
v0x18bc3b0_0 .net "sel1", 0 0, L_0x19f6c70;  alias, 1 drivers
S_0x18ba340 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x18ba080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19f14d0/d .functor NOT 1, L_0x19f6da0, C4<0>, C4<0>, C4<0>;
L_0x19f14d0 .delay 1 (1,1,1) L_0x19f14d0/d;
L_0x19f1590/d .functor AND 1, L_0x19f5f60, L_0x19f14d0, C4<1>, C4<1>;
L_0x19f1590 .delay 1 (3,3,3) L_0x19f1590/d;
L_0x19f1670/d .functor AND 1, L_0x19f61e0, L_0x19f6da0, C4<1>, C4<1>;
L_0x19f1670 .delay 1 (3,3,3) L_0x19f1670/d;
L_0x19f1780/d .functor OR 1, L_0x19f1590, L_0x19f1670, C4<0>, C4<0>;
L_0x19f1780 .delay 1 (3,3,3) L_0x19f1780/d;
v0x18ba5b0_0 .net "a", 0 0, L_0x19f5f60;  alias, 1 drivers
v0x18ba690_0 .net "a_out", 0 0, L_0x19f1590;  1 drivers
v0x18ba750_0 .net "b", 0 0, L_0x19f61e0;  alias, 1 drivers
v0x18ba820_0 .net "b_out", 0 0, L_0x19f1670;  1 drivers
v0x18ba8e0_0 .net "not_sel", 0 0, L_0x19f14d0;  1 drivers
v0x18ba9f0_0 .net "res", 0 0, L_0x19f1780;  alias, 1 drivers
v0x18baab0_0 .net "sel", 0 0, L_0x19f6da0;  alias, 1 drivers
S_0x18babf0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x18ba080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19f1930/d .functor NOT 1, L_0x19f6da0, C4<0>, C4<0>, C4<0>;
L_0x19f1930 .delay 1 (1,1,1) L_0x19f1930/d;
L_0x19f1a40/d .functor AND 1, L_0x19f64f0, L_0x19f1930, C4<1>, C4<1>;
L_0x19f1a40 .delay 1 (3,3,3) L_0x19f1a40/d;
L_0x19f1c10/d .functor AND 1, L_0x19f6840, L_0x19f6da0, C4<1>, C4<1>;
L_0x19f1c10 .delay 1 (3,3,3) L_0x19f1c10/d;
L_0x19f1f80/d .functor OR 1, L_0x19f1a40, L_0x19f1c10, C4<0>, C4<0>;
L_0x19f1f80 .delay 1 (3,3,3) L_0x19f1f80/d;
v0x18bae60_0 .net "a", 0 0, L_0x19f64f0;  alias, 1 drivers
v0x18baf20_0 .net "a_out", 0 0, L_0x19f1a40;  1 drivers
v0x18bafe0_0 .net "b", 0 0, L_0x19f6840;  alias, 1 drivers
v0x18bb0b0_0 .net "b_out", 0 0, L_0x19f1c10;  1 drivers
v0x18bb170_0 .net "not_sel", 0 0, L_0x19f1930;  1 drivers
v0x18bb280_0 .net "res", 0 0, L_0x19f1f80;  alias, 1 drivers
v0x18bb340_0 .net "sel", 0 0, L_0x19f6da0;  alias, 1 drivers
S_0x18bb470 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x18ba080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19f2130/d .functor NOT 1, L_0x19f6c70, C4<0>, C4<0>, C4<0>;
L_0x19f2130 .delay 1 (1,1,1) L_0x19f2130/d;
L_0x19f2240/d .functor AND 1, L_0x19f1780, L_0x19f2130, C4<1>, C4<1>;
L_0x19f2240 .delay 1 (3,3,3) L_0x19f2240/d;
L_0x19f2400/d .functor AND 1, L_0x19f1f80, L_0x19f6c70, C4<1>, C4<1>;
L_0x19f2400 .delay 1 (3,3,3) L_0x19f2400/d;
L_0x19f2550/d .functor OR 1, L_0x19f2240, L_0x19f2400, C4<0>, C4<0>;
L_0x19f2550 .delay 1 (3,3,3) L_0x19f2550/d;
v0x18bb6f0_0 .net "a", 0 0, L_0x19f1780;  alias, 1 drivers
v0x18bb7c0_0 .net "a_out", 0 0, L_0x19f2240;  1 drivers
v0x18bb860_0 .net "b", 0 0, L_0x19f1f80;  alias, 1 drivers
v0x18bb960_0 .net "b_out", 0 0, L_0x19f2400;  1 drivers
v0x18bba00_0 .net "not_sel", 0 0, L_0x19f2130;  1 drivers
v0x18bbaf0_0 .net "res", 0 0, L_0x19f2550;  alias, 1 drivers
v0x18bbbb0_0 .net "sel", 0 0, L_0x19f6c70;  alias, 1 drivers
S_0x18bc520 .scope module, "mux_4_1_1b_0[1]" "mux_4_1_1b" 22 10, 14 2 0, S_0x18b9ef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x18be1a0_0 .net "a", 0 0, L_0x19f6000;  1 drivers
v0x18be260_0 .net "ab_out", 0 0, L_0x19f2b90;  1 drivers
v0x18be350_0 .net "b", 0 0, L_0x19f6280;  1 drivers
v0x18be3f0_0 .net "c", 0 0, L_0x19f6590;  1 drivers
v0x18be4c0_0 .net "cd_out", 0 0, L_0x19f3180;  1 drivers
v0x18be600_0 .net "d", 0 0, L_0x19f68e0;  1 drivers
v0x18be6a0_0 .net "res", 0 0, L_0x19f3750;  1 drivers
v0x18be740_0 .net "sel0", 0 0, L_0x19f6da0;  alias, 1 drivers
v0x18be7e0_0 .net "sel1", 0 0, L_0x19f6c70;  alias, 1 drivers
S_0x18bc7a0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x18bc520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19f2750/d .functor NOT 1, L_0x19f6da0, C4<0>, C4<0>, C4<0>;
L_0x19f2750 .delay 1 (1,1,1) L_0x19f2750/d;
L_0x19f2860/d .functor AND 1, L_0x19f6000, L_0x19f2750, C4<1>, C4<1>;
L_0x19f2860 .delay 1 (3,3,3) L_0x19f2860/d;
L_0x19f2a30/d .functor AND 1, L_0x19f6280, L_0x19f6da0, C4<1>, C4<1>;
L_0x19f2a30 .delay 1 (3,3,3) L_0x19f2a30/d;
L_0x19f2b90/d .functor OR 1, L_0x19f2860, L_0x19f2a30, C4<0>, C4<0>;
L_0x19f2b90 .delay 1 (3,3,3) L_0x19f2b90/d;
v0x18bca20_0 .net "a", 0 0, L_0x19f6000;  alias, 1 drivers
v0x18bcb00_0 .net "a_out", 0 0, L_0x19f2860;  1 drivers
v0x18bcbc0_0 .net "b", 0 0, L_0x19f6280;  alias, 1 drivers
v0x18bcc90_0 .net "b_out", 0 0, L_0x19f2a30;  1 drivers
v0x18bcd50_0 .net "not_sel", 0 0, L_0x19f2750;  1 drivers
v0x18bce60_0 .net "res", 0 0, L_0x19f2b90;  alias, 1 drivers
v0x18bcf20_0 .net "sel", 0 0, L_0x19f6da0;  alias, 1 drivers
S_0x18bd040 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x18bc520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19f2d40/d .functor NOT 1, L_0x19f6da0, C4<0>, C4<0>, C4<0>;
L_0x19f2d40 .delay 1 (1,1,1) L_0x19f2d40/d;
L_0x19f2e50/d .functor AND 1, L_0x19f6590, L_0x19f2d40, C4<1>, C4<1>;
L_0x19f2e50 .delay 1 (3,3,3) L_0x19f2e50/d;
L_0x19f3020/d .functor AND 1, L_0x19f68e0, L_0x19f6da0, C4<1>, C4<1>;
L_0x19f3020 .delay 1 (3,3,3) L_0x19f3020/d;
L_0x19f3180/d .functor OR 1, L_0x19f2e50, L_0x19f3020, C4<0>, C4<0>;
L_0x19f3180 .delay 1 (3,3,3) L_0x19f3180/d;
v0x18bd2b0_0 .net "a", 0 0, L_0x19f6590;  alias, 1 drivers
v0x18bd370_0 .net "a_out", 0 0, L_0x19f2e50;  1 drivers
v0x18bd430_0 .net "b", 0 0, L_0x19f68e0;  alias, 1 drivers
v0x18bd500_0 .net "b_out", 0 0, L_0x19f3020;  1 drivers
v0x18bd5c0_0 .net "not_sel", 0 0, L_0x19f2d40;  1 drivers
v0x18bd6d0_0 .net "res", 0 0, L_0x19f3180;  alias, 1 drivers
v0x18bd790_0 .net "sel", 0 0, L_0x19f6da0;  alias, 1 drivers
S_0x18bd940 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x18bc520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19f3330/d .functor NOT 1, L_0x19f6c70, C4<0>, C4<0>, C4<0>;
L_0x19f3330 .delay 1 (1,1,1) L_0x19f3330/d;
L_0x19f3440/d .functor AND 1, L_0x19f2b90, L_0x19f3330, C4<1>, C4<1>;
L_0x19f3440 .delay 1 (3,3,3) L_0x19f3440/d;
L_0x19f3600/d .functor AND 1, L_0x19f3180, L_0x19f6c70, C4<1>, C4<1>;
L_0x19f3600 .delay 1 (3,3,3) L_0x19f3600/d;
L_0x19f3750/d .functor OR 1, L_0x19f3440, L_0x19f3600, C4<0>, C4<0>;
L_0x19f3750 .delay 1 (3,3,3) L_0x19f3750/d;
v0x18bdb70_0 .net "a", 0 0, L_0x19f2b90;  alias, 1 drivers
v0x18bdc40_0 .net "a_out", 0 0, L_0x19f3440;  1 drivers
v0x18bdce0_0 .net "b", 0 0, L_0x19f3180;  alias, 1 drivers
v0x18bdde0_0 .net "b_out", 0 0, L_0x19f3600;  1 drivers
v0x18bde80_0 .net "not_sel", 0 0, L_0x19f3330;  1 drivers
v0x18bdf70_0 .net "res", 0 0, L_0x19f3750;  alias, 1 drivers
v0x18be030_0 .net "sel", 0 0, L_0x19f6c70;  alias, 1 drivers
S_0x18be970 .scope module, "mux_4_1_1b_0[2]" "mux_4_1_1b" 22 10, 14 2 0, S_0x18b9ef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x18c0600_0 .net "a", 0 0, L_0x19f60a0;  1 drivers
v0x18c06c0_0 .net "ab_out", 0 0, L_0x19f3d90;  1 drivers
v0x18c0760_0 .net "b", 0 0, L_0x19f6360;  1 drivers
v0x18c0830_0 .net "c", 0 0, L_0x19f6690;  1 drivers
v0x18c0900_0 .net "cd_out", 0 0, L_0x19f4380;  1 drivers
v0x18c0a40_0 .net "d", 0 0, L_0x19f6a00;  1 drivers
v0x18c0ae0_0 .net "res", 0 0, L_0x19f4950;  1 drivers
v0x18c0b80_0 .net "sel0", 0 0, L_0x19f6da0;  alias, 1 drivers
v0x18c0d30_0 .net "sel1", 0 0, L_0x19f6c70;  alias, 1 drivers
S_0x18bec00 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x18be970;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19f3950/d .functor NOT 1, L_0x19f6da0, C4<0>, C4<0>, C4<0>;
L_0x19f3950 .delay 1 (1,1,1) L_0x19f3950/d;
L_0x19f3a60/d .functor AND 1, L_0x19f60a0, L_0x19f3950, C4<1>, C4<1>;
L_0x19f3a60 .delay 1 (3,3,3) L_0x19f3a60/d;
L_0x19f3c30/d .functor AND 1, L_0x19f6360, L_0x19f6da0, C4<1>, C4<1>;
L_0x19f3c30 .delay 1 (3,3,3) L_0x19f3c30/d;
L_0x19f3d90/d .functor OR 1, L_0x19f3a60, L_0x19f3c30, C4<0>, C4<0>;
L_0x19f3d90 .delay 1 (3,3,3) L_0x19f3d90/d;
v0x18bee80_0 .net "a", 0 0, L_0x19f60a0;  alias, 1 drivers
v0x18bef60_0 .net "a_out", 0 0, L_0x19f3a60;  1 drivers
v0x18bf020_0 .net "b", 0 0, L_0x19f6360;  alias, 1 drivers
v0x18bf0f0_0 .net "b_out", 0 0, L_0x19f3c30;  1 drivers
v0x18bf1b0_0 .net "not_sel", 0 0, L_0x19f3950;  1 drivers
v0x18bf2c0_0 .net "res", 0 0, L_0x19f3d90;  alias, 1 drivers
v0x18bf380_0 .net "sel", 0 0, L_0x19f6da0;  alias, 1 drivers
S_0x18bf4a0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x18be970;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19f3f40/d .functor NOT 1, L_0x19f6da0, C4<0>, C4<0>, C4<0>;
L_0x19f3f40 .delay 1 (1,1,1) L_0x19f3f40/d;
L_0x19f4050/d .functor AND 1, L_0x19f6690, L_0x19f3f40, C4<1>, C4<1>;
L_0x19f4050 .delay 1 (3,3,3) L_0x19f4050/d;
L_0x19f4220/d .functor AND 1, L_0x19f6a00, L_0x19f6da0, C4<1>, C4<1>;
L_0x19f4220 .delay 1 (3,3,3) L_0x19f4220/d;
L_0x19f4380/d .functor OR 1, L_0x19f4050, L_0x19f4220, C4<0>, C4<0>;
L_0x19f4380 .delay 1 (3,3,3) L_0x19f4380/d;
v0x18bf710_0 .net "a", 0 0, L_0x19f6690;  alias, 1 drivers
v0x18bf7d0_0 .net "a_out", 0 0, L_0x19f4050;  1 drivers
v0x18bf890_0 .net "b", 0 0, L_0x19f6a00;  alias, 1 drivers
v0x18bf960_0 .net "b_out", 0 0, L_0x19f4220;  1 drivers
v0x18bfa20_0 .net "not_sel", 0 0, L_0x19f3f40;  1 drivers
v0x18bfb30_0 .net "res", 0 0, L_0x19f4380;  alias, 1 drivers
v0x18bfbf0_0 .net "sel", 0 0, L_0x19f6da0;  alias, 1 drivers
S_0x18bfd10 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x18be970;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19f4530/d .functor NOT 1, L_0x19f6c70, C4<0>, C4<0>, C4<0>;
L_0x19f4530 .delay 1 (1,1,1) L_0x19f4530/d;
L_0x19f4640/d .functor AND 1, L_0x19f3d90, L_0x19f4530, C4<1>, C4<1>;
L_0x19f4640 .delay 1 (3,3,3) L_0x19f4640/d;
L_0x19f4800/d .functor AND 1, L_0x19f4380, L_0x19f6c70, C4<1>, C4<1>;
L_0x19f4800 .delay 1 (3,3,3) L_0x19f4800/d;
L_0x19f4950/d .functor OR 1, L_0x19f4640, L_0x19f4800, C4<0>, C4<0>;
L_0x19f4950 .delay 1 (3,3,3) L_0x19f4950/d;
v0x18bff90_0 .net "a", 0 0, L_0x19f3d90;  alias, 1 drivers
v0x18c0060_0 .net "a_out", 0 0, L_0x19f4640;  1 drivers
v0x18c0100_0 .net "b", 0 0, L_0x19f4380;  alias, 1 drivers
v0x18c0200_0 .net "b_out", 0 0, L_0x19f4800;  1 drivers
v0x18c02a0_0 .net "not_sel", 0 0, L_0x19f4530;  1 drivers
v0x18c0390_0 .net "res", 0 0, L_0x19f4950;  alias, 1 drivers
v0x18c0450_0 .net "sel", 0 0, L_0x19f6c70;  alias, 1 drivers
S_0x18c0e30 .scope module, "mux_4_1_1b_0[3]" "mux_4_1_1b" 22 10, 14 2 0, S_0x18b9ef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x18c2a20_0 .net "a", 0 0, L_0x19f6140;  1 drivers
v0x18c2ae0_0 .net "ab_out", 0 0, L_0x19f4f90;  1 drivers
v0x18c2bd0_0 .net "b", 0 0, L_0x19f6400;  1 drivers
v0x18c2ca0_0 .net "c", 0 0, L_0x19f6730;  1 drivers
v0x18c2d70_0 .net "cd_out", 0 0, L_0x19f5580;  1 drivers
v0x18c2eb0_0 .net "d", 0 0, L_0x19f6aa0;  1 drivers
v0x18c2f50_0 .net "res", 0 0, L_0x19f5d60;  1 drivers
v0x18c2ff0_0 .net "sel0", 0 0, L_0x19f6da0;  alias, 1 drivers
v0x18c3090_0 .net "sel1", 0 0, L_0x19f6c70;  alias, 1 drivers
S_0x18c1090 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x18c0e30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19f4b50/d .functor NOT 1, L_0x19f6da0, C4<0>, C4<0>, C4<0>;
L_0x19f4b50 .delay 1 (1,1,1) L_0x19f4b50/d;
L_0x19f4c60/d .functor AND 1, L_0x19f6140, L_0x19f4b50, C4<1>, C4<1>;
L_0x19f4c60 .delay 1 (3,3,3) L_0x19f4c60/d;
L_0x19f4e30/d .functor AND 1, L_0x19f6400, L_0x19f6da0, C4<1>, C4<1>;
L_0x19f4e30 .delay 1 (3,3,3) L_0x19f4e30/d;
L_0x19f4f90/d .functor OR 1, L_0x19f4c60, L_0x19f4e30, C4<0>, C4<0>;
L_0x19f4f90 .delay 1 (3,3,3) L_0x19f4f90/d;
v0x18c1330_0 .net "a", 0 0, L_0x19f6140;  alias, 1 drivers
v0x18c1410_0 .net "a_out", 0 0, L_0x19f4c60;  1 drivers
v0x18c14d0_0 .net "b", 0 0, L_0x19f6400;  alias, 1 drivers
v0x18c15a0_0 .net "b_out", 0 0, L_0x19f4e30;  1 drivers
v0x18c1660_0 .net "not_sel", 0 0, L_0x19f4b50;  1 drivers
v0x18c1770_0 .net "res", 0 0, L_0x19f4f90;  alias, 1 drivers
v0x18c1830_0 .net "sel", 0 0, L_0x19f6da0;  alias, 1 drivers
S_0x18c1950 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x18c0e30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19f5140/d .functor NOT 1, L_0x19f6da0, C4<0>, C4<0>, C4<0>;
L_0x19f5140 .delay 1 (1,1,1) L_0x19f5140/d;
L_0x19f5250/d .functor AND 1, L_0x19f6730, L_0x19f5140, C4<1>, C4<1>;
L_0x19f5250 .delay 1 (3,3,3) L_0x19f5250/d;
L_0x19f5420/d .functor AND 1, L_0x19f6aa0, L_0x19f6da0, C4<1>, C4<1>;
L_0x19f5420 .delay 1 (3,3,3) L_0x19f5420/d;
L_0x19f5580/d .functor OR 1, L_0x19f5250, L_0x19f5420, C4<0>, C4<0>;
L_0x19f5580 .delay 1 (3,3,3) L_0x19f5580/d;
v0x18c1bc0_0 .net "a", 0 0, L_0x19f6730;  alias, 1 drivers
v0x18c1c80_0 .net "a_out", 0 0, L_0x19f5250;  1 drivers
v0x18c1d40_0 .net "b", 0 0, L_0x19f6aa0;  alias, 1 drivers
v0x18c1e10_0 .net "b_out", 0 0, L_0x19f5420;  1 drivers
v0x18c1ed0_0 .net "not_sel", 0 0, L_0x19f5140;  1 drivers
v0x18c1fe0_0 .net "res", 0 0, L_0x19f5580;  alias, 1 drivers
v0x18c20a0_0 .net "sel", 0 0, L_0x19f6da0;  alias, 1 drivers
S_0x18c21c0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x18c0e30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19f5730/d .functor NOT 1, L_0x19f6c70, C4<0>, C4<0>, C4<0>;
L_0x19f5730 .delay 1 (1,1,1) L_0x19f5730/d;
L_0x19f5840/d .functor AND 1, L_0x19f4f90, L_0x19f5730, C4<1>, C4<1>;
L_0x19f5840 .delay 1 (3,3,3) L_0x19f5840/d;
L_0x19f5a00/d .functor AND 1, L_0x19f5580, L_0x19f6c70, C4<1>, C4<1>;
L_0x19f5a00 .delay 1 (3,3,3) L_0x19f5a00/d;
L_0x19f5d60/d .functor OR 1, L_0x19f5840, L_0x19f5a00, C4<0>, C4<0>;
L_0x19f5d60 .delay 1 (3,3,3) L_0x19f5d60/d;
v0x18c2440_0 .net "a", 0 0, L_0x19f4f90;  alias, 1 drivers
v0x18c2510_0 .net "a_out", 0 0, L_0x19f5840;  1 drivers
v0x18c25b0_0 .net "b", 0 0, L_0x19f5580;  alias, 1 drivers
v0x18c26b0_0 .net "b_out", 0 0, L_0x19f5a00;  1 drivers
v0x18c2750_0 .net "not_sel", 0 0, L_0x19f5730;  1 drivers
v0x18c2840_0 .net "res", 0 0, L_0x19f5d60;  alias, 1 drivers
v0x18c2900_0 .net "sel", 0 0, L_0x19f6c70;  alias, 1 drivers
S_0x18c39d0 .scope module, "mux_4_1_4b_1" "mux_4_1_4b" 20 59, 22 2 0, S_0x188ca60;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 4 "C";
    .port_info 3 /INPUT 4 "D";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 4 "RES";
v0x18ccd90_0 .net "A", 3 0, L_0x19f1350;  alias, 1 drivers
v0x18cce70_0 .net "B", 3 0, L_0x19ec900;  alias, 1 drivers
v0x18ccf80_0 .net "C", 3 0, L_0x19e7eb0;  alias, 1 drivers
v0x18cd070_0 .net "D", 3 0, L_0x19e3840;  alias, 1 drivers
v0x18cd180_0 .net "RES", 3 0, L_0x19fca30;  alias, 1 drivers
v0x18cd2e0_0 .net "sel0", 0 0, L_0x19fcc00;  1 drivers
v0x18cd380_0 .net "sel1", 0 0, L_0x19fcad0;  1 drivers
L_0x19fb7d0 .part L_0x19f1350, 0, 1;
L_0x19fba80 .part L_0x19f1350, 1, 1;
L_0x19fbb20 .part L_0x19f1350, 2, 1;
L_0x19fbbc0 .part L_0x19f1350, 3, 1;
L_0x19fbc60 .part L_0x19ec900, 0, 1;
L_0x19fbf10 .part L_0x19ec900, 1, 1;
L_0x19fbfb0 .part L_0x19ec900, 2, 1;
L_0x19fc050 .part L_0x19ec900, 3, 1;
L_0x19fc140 .part L_0x19e7eb0, 0, 1;
L_0x19d8070 .part L_0x19e7eb0, 1, 1;
L_0x19fc3f0 .part L_0x19e7eb0, 2, 1;
L_0x19fc490 .part L_0x19e7eb0, 3, 1;
L_0x19fc530 .part L_0x19e3840, 0, 1;
L_0x19d5880 .part L_0x19e3840, 1, 1;
L_0x19fc860 .part L_0x19e3840, 2, 1;
L_0x19fc900 .part L_0x19e3840, 3, 1;
L_0x19fca30 .concat [ 1 1 1 1], L_0x19f7f20, L_0x19f9120, L_0x19fa320, L_0x19fb5d0;
S_0x18c3c60 .scope module, "mux_4_1_1b_0[0]" "mux_4_1_1b" 22 10, 14 2 0, S_0x18c39d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x18c58f0_0 .net "a", 0 0, L_0x19fb7d0;  1 drivers
v0x18c59b0_0 .net "ab_out", 0 0, L_0x19f7150;  1 drivers
v0x18c5aa0_0 .net "b", 0 0, L_0x19fbc60;  1 drivers
v0x18c5b70_0 .net "c", 0 0, L_0x19fc140;  1 drivers
v0x18c5c40_0 .net "cd_out", 0 0, L_0x19f7950;  1 drivers
v0x18c5d80_0 .net "d", 0 0, L_0x19fc530;  1 drivers
v0x18c5e20_0 .net "res", 0 0, L_0x19f7f20;  1 drivers
v0x18c5ec0_0 .net "sel0", 0 0, L_0x19fcc00;  alias, 1 drivers
v0x18c5fb0_0 .net "sel1", 0 0, L_0x19fcad0;  alias, 1 drivers
S_0x18c3f70 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x18c3c60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19f67d0/d .functor NOT 1, L_0x19fcc00, C4<0>, C4<0>, C4<0>;
L_0x19f67d0 .delay 1 (1,1,1) L_0x19f67d0/d;
L_0x19f6e90/d .functor AND 1, L_0x19fb7d0, L_0x19f67d0, C4<1>, C4<1>;
L_0x19f6e90 .delay 1 (3,3,3) L_0x19f6e90/d;
L_0x19f6ff0/d .functor AND 1, L_0x19fbc60, L_0x19fcc00, C4<1>, C4<1>;
L_0x19f6ff0 .delay 1 (3,3,3) L_0x19f6ff0/d;
L_0x19f7150/d .functor OR 1, L_0x19f6e90, L_0x19f6ff0, C4<0>, C4<0>;
L_0x19f7150 .delay 1 (3,3,3) L_0x19f7150/d;
v0x18c41e0_0 .net "a", 0 0, L_0x19fb7d0;  alias, 1 drivers
v0x18c42c0_0 .net "a_out", 0 0, L_0x19f6e90;  1 drivers
v0x18c4380_0 .net "b", 0 0, L_0x19fbc60;  alias, 1 drivers
v0x18c4420_0 .net "b_out", 0 0, L_0x19f6ff0;  1 drivers
v0x18c44e0_0 .net "not_sel", 0 0, L_0x19f67d0;  1 drivers
v0x18c45f0_0 .net "res", 0 0, L_0x19f7150;  alias, 1 drivers
v0x18c46b0_0 .net "sel", 0 0, L_0x19fcc00;  alias, 1 drivers
S_0x18c47f0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x18c3c60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19f7300/d .functor NOT 1, L_0x19fcc00, C4<0>, C4<0>, C4<0>;
L_0x19f7300 .delay 1 (1,1,1) L_0x19f7300/d;
L_0x19f7410/d .functor AND 1, L_0x19fc140, L_0x19f7300, C4<1>, C4<1>;
L_0x19f7410 .delay 1 (3,3,3) L_0x19f7410/d;
L_0x19f75e0/d .functor AND 1, L_0x19fc530, L_0x19fcc00, C4<1>, C4<1>;
L_0x19f75e0 .delay 1 (3,3,3) L_0x19f75e0/d;
L_0x19f7950/d .functor OR 1, L_0x19f7410, L_0x19f75e0, C4<0>, C4<0>;
L_0x19f7950 .delay 1 (3,3,3) L_0x19f7950/d;
v0x18c4a60_0 .net "a", 0 0, L_0x19fc140;  alias, 1 drivers
v0x18c4b20_0 .net "a_out", 0 0, L_0x19f7410;  1 drivers
v0x18c4be0_0 .net "b", 0 0, L_0x19fc530;  alias, 1 drivers
v0x18c4cb0_0 .net "b_out", 0 0, L_0x19f75e0;  1 drivers
v0x18c4d70_0 .net "not_sel", 0 0, L_0x19f7300;  1 drivers
v0x18c4e80_0 .net "res", 0 0, L_0x19f7950;  alias, 1 drivers
v0x18c4f40_0 .net "sel", 0 0, L_0x19fcc00;  alias, 1 drivers
S_0x18c5070 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x18c3c60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19f7b00/d .functor NOT 1, L_0x19fcad0, C4<0>, C4<0>, C4<0>;
L_0x19f7b00 .delay 1 (1,1,1) L_0x19f7b00/d;
L_0x19f7c10/d .functor AND 1, L_0x19f7150, L_0x19f7b00, C4<1>, C4<1>;
L_0x19f7c10 .delay 1 (3,3,3) L_0x19f7c10/d;
L_0x19f7dd0/d .functor AND 1, L_0x19f7950, L_0x19fcad0, C4<1>, C4<1>;
L_0x19f7dd0 .delay 1 (3,3,3) L_0x19f7dd0/d;
L_0x19f7f20/d .functor OR 1, L_0x19f7c10, L_0x19f7dd0, C4<0>, C4<0>;
L_0x19f7f20 .delay 1 (3,3,3) L_0x19f7f20/d;
v0x18c52f0_0 .net "a", 0 0, L_0x19f7150;  alias, 1 drivers
v0x18c53c0_0 .net "a_out", 0 0, L_0x19f7c10;  1 drivers
v0x18c5460_0 .net "b", 0 0, L_0x19f7950;  alias, 1 drivers
v0x18c5560_0 .net "b_out", 0 0, L_0x19f7dd0;  1 drivers
v0x18c5600_0 .net "not_sel", 0 0, L_0x19f7b00;  1 drivers
v0x18c56f0_0 .net "res", 0 0, L_0x19f7f20;  alias, 1 drivers
v0x18c57b0_0 .net "sel", 0 0, L_0x19fcad0;  alias, 1 drivers
S_0x18c6090 .scope module, "mux_4_1_1b_0[1]" "mux_4_1_1b" 22 10, 14 2 0, S_0x18c39d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x18c7d10_0 .net "a", 0 0, L_0x19fba80;  1 drivers
v0x18c7dd0_0 .net "ab_out", 0 0, L_0x19f8560;  1 drivers
v0x18c7ec0_0 .net "b", 0 0, L_0x19fbf10;  1 drivers
v0x18c7f60_0 .net "c", 0 0, L_0x19d8070;  1 drivers
v0x18c8030_0 .net "cd_out", 0 0, L_0x19f8b50;  1 drivers
v0x18c8170_0 .net "d", 0 0, L_0x19d5880;  1 drivers
v0x18c8210_0 .net "res", 0 0, L_0x19f9120;  1 drivers
v0x18c82b0_0 .net "sel0", 0 0, L_0x19fcc00;  alias, 1 drivers
v0x18c8350_0 .net "sel1", 0 0, L_0x19fcad0;  alias, 1 drivers
S_0x18c6310 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x18c6090;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19f8120/d .functor NOT 1, L_0x19fcc00, C4<0>, C4<0>, C4<0>;
L_0x19f8120 .delay 1 (1,1,1) L_0x19f8120/d;
L_0x19f8230/d .functor AND 1, L_0x19fba80, L_0x19f8120, C4<1>, C4<1>;
L_0x19f8230 .delay 1 (3,3,3) L_0x19f8230/d;
L_0x19f8400/d .functor AND 1, L_0x19fbf10, L_0x19fcc00, C4<1>, C4<1>;
L_0x19f8400 .delay 1 (3,3,3) L_0x19f8400/d;
L_0x19f8560/d .functor OR 1, L_0x19f8230, L_0x19f8400, C4<0>, C4<0>;
L_0x19f8560 .delay 1 (3,3,3) L_0x19f8560/d;
v0x18c6590_0 .net "a", 0 0, L_0x19fba80;  alias, 1 drivers
v0x18c6670_0 .net "a_out", 0 0, L_0x19f8230;  1 drivers
v0x18c6730_0 .net "b", 0 0, L_0x19fbf10;  alias, 1 drivers
v0x18c6800_0 .net "b_out", 0 0, L_0x19f8400;  1 drivers
v0x18c68c0_0 .net "not_sel", 0 0, L_0x19f8120;  1 drivers
v0x18c69d0_0 .net "res", 0 0, L_0x19f8560;  alias, 1 drivers
v0x18c6a90_0 .net "sel", 0 0, L_0x19fcc00;  alias, 1 drivers
S_0x18c6bb0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x18c6090;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19f8710/d .functor NOT 1, L_0x19fcc00, C4<0>, C4<0>, C4<0>;
L_0x19f8710 .delay 1 (1,1,1) L_0x19f8710/d;
L_0x19f8820/d .functor AND 1, L_0x19d8070, L_0x19f8710, C4<1>, C4<1>;
L_0x19f8820 .delay 1 (3,3,3) L_0x19f8820/d;
L_0x19f89f0/d .functor AND 1, L_0x19d5880, L_0x19fcc00, C4<1>, C4<1>;
L_0x19f89f0 .delay 1 (3,3,3) L_0x19f89f0/d;
L_0x19f8b50/d .functor OR 1, L_0x19f8820, L_0x19f89f0, C4<0>, C4<0>;
L_0x19f8b50 .delay 1 (3,3,3) L_0x19f8b50/d;
v0x18c6e20_0 .net "a", 0 0, L_0x19d8070;  alias, 1 drivers
v0x18c6ee0_0 .net "a_out", 0 0, L_0x19f8820;  1 drivers
v0x18c6fa0_0 .net "b", 0 0, L_0x19d5880;  alias, 1 drivers
v0x18c7070_0 .net "b_out", 0 0, L_0x19f89f0;  1 drivers
v0x18c7130_0 .net "not_sel", 0 0, L_0x19f8710;  1 drivers
v0x18c7240_0 .net "res", 0 0, L_0x19f8b50;  alias, 1 drivers
v0x18c7300_0 .net "sel", 0 0, L_0x19fcc00;  alias, 1 drivers
S_0x18c74b0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x18c6090;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19f8d00/d .functor NOT 1, L_0x19fcad0, C4<0>, C4<0>, C4<0>;
L_0x19f8d00 .delay 1 (1,1,1) L_0x19f8d00/d;
L_0x19f8e10/d .functor AND 1, L_0x19f8560, L_0x19f8d00, C4<1>, C4<1>;
L_0x19f8e10 .delay 1 (3,3,3) L_0x19f8e10/d;
L_0x19f8fd0/d .functor AND 1, L_0x19f8b50, L_0x19fcad0, C4<1>, C4<1>;
L_0x19f8fd0 .delay 1 (3,3,3) L_0x19f8fd0/d;
L_0x19f9120/d .functor OR 1, L_0x19f8e10, L_0x19f8fd0, C4<0>, C4<0>;
L_0x19f9120 .delay 1 (3,3,3) L_0x19f9120/d;
v0x18c76e0_0 .net "a", 0 0, L_0x19f8560;  alias, 1 drivers
v0x18c77b0_0 .net "a_out", 0 0, L_0x19f8e10;  1 drivers
v0x18c7850_0 .net "b", 0 0, L_0x19f8b50;  alias, 1 drivers
v0x18c7950_0 .net "b_out", 0 0, L_0x19f8fd0;  1 drivers
v0x18c79f0_0 .net "not_sel", 0 0, L_0x19f8d00;  1 drivers
v0x18c7ae0_0 .net "res", 0 0, L_0x19f9120;  alias, 1 drivers
v0x18c7ba0_0 .net "sel", 0 0, L_0x19fcad0;  alias, 1 drivers
S_0x18c84e0 .scope module, "mux_4_1_1b_0[2]" "mux_4_1_1b" 22 10, 14 2 0, S_0x18c39d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x18ca170_0 .net "a", 0 0, L_0x19fbb20;  1 drivers
v0x18ca230_0 .net "ab_out", 0 0, L_0x19f9760;  1 drivers
v0x18ca2d0_0 .net "b", 0 0, L_0x19fbfb0;  1 drivers
v0x18ca3a0_0 .net "c", 0 0, L_0x19fc3f0;  1 drivers
v0x18ca470_0 .net "cd_out", 0 0, L_0x19f9d50;  1 drivers
v0x18ca5b0_0 .net "d", 0 0, L_0x19fc860;  1 drivers
v0x18ca650_0 .net "res", 0 0, L_0x19fa320;  1 drivers
v0x18ca6f0_0 .net "sel0", 0 0, L_0x19fcc00;  alias, 1 drivers
v0x18ca8a0_0 .net "sel1", 0 0, L_0x19fcad0;  alias, 1 drivers
S_0x18c8770 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x18c84e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19f9320/d .functor NOT 1, L_0x19fcc00, C4<0>, C4<0>, C4<0>;
L_0x19f9320 .delay 1 (1,1,1) L_0x19f9320/d;
L_0x19f9430/d .functor AND 1, L_0x19fbb20, L_0x19f9320, C4<1>, C4<1>;
L_0x19f9430 .delay 1 (3,3,3) L_0x19f9430/d;
L_0x19f9600/d .functor AND 1, L_0x19fbfb0, L_0x19fcc00, C4<1>, C4<1>;
L_0x19f9600 .delay 1 (3,3,3) L_0x19f9600/d;
L_0x19f9760/d .functor OR 1, L_0x19f9430, L_0x19f9600, C4<0>, C4<0>;
L_0x19f9760 .delay 1 (3,3,3) L_0x19f9760/d;
v0x18c89f0_0 .net "a", 0 0, L_0x19fbb20;  alias, 1 drivers
v0x18c8ad0_0 .net "a_out", 0 0, L_0x19f9430;  1 drivers
v0x18c8b90_0 .net "b", 0 0, L_0x19fbfb0;  alias, 1 drivers
v0x18c8c60_0 .net "b_out", 0 0, L_0x19f9600;  1 drivers
v0x18c8d20_0 .net "not_sel", 0 0, L_0x19f9320;  1 drivers
v0x18c8e30_0 .net "res", 0 0, L_0x19f9760;  alias, 1 drivers
v0x18c8ef0_0 .net "sel", 0 0, L_0x19fcc00;  alias, 1 drivers
S_0x18c9010 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x18c84e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19f9910/d .functor NOT 1, L_0x19fcc00, C4<0>, C4<0>, C4<0>;
L_0x19f9910 .delay 1 (1,1,1) L_0x19f9910/d;
L_0x19f9a20/d .functor AND 1, L_0x19fc3f0, L_0x19f9910, C4<1>, C4<1>;
L_0x19f9a20 .delay 1 (3,3,3) L_0x19f9a20/d;
L_0x19f9bf0/d .functor AND 1, L_0x19fc860, L_0x19fcc00, C4<1>, C4<1>;
L_0x19f9bf0 .delay 1 (3,3,3) L_0x19f9bf0/d;
L_0x19f9d50/d .functor OR 1, L_0x19f9a20, L_0x19f9bf0, C4<0>, C4<0>;
L_0x19f9d50 .delay 1 (3,3,3) L_0x19f9d50/d;
v0x18c9280_0 .net "a", 0 0, L_0x19fc3f0;  alias, 1 drivers
v0x18c9340_0 .net "a_out", 0 0, L_0x19f9a20;  1 drivers
v0x18c9400_0 .net "b", 0 0, L_0x19fc860;  alias, 1 drivers
v0x18c94d0_0 .net "b_out", 0 0, L_0x19f9bf0;  1 drivers
v0x18c9590_0 .net "not_sel", 0 0, L_0x19f9910;  1 drivers
v0x18c96a0_0 .net "res", 0 0, L_0x19f9d50;  alias, 1 drivers
v0x18c9760_0 .net "sel", 0 0, L_0x19fcc00;  alias, 1 drivers
S_0x18c9880 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x18c84e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19f9f00/d .functor NOT 1, L_0x19fcad0, C4<0>, C4<0>, C4<0>;
L_0x19f9f00 .delay 1 (1,1,1) L_0x19f9f00/d;
L_0x19fa010/d .functor AND 1, L_0x19f9760, L_0x19f9f00, C4<1>, C4<1>;
L_0x19fa010 .delay 1 (3,3,3) L_0x19fa010/d;
L_0x19fa1d0/d .functor AND 1, L_0x19f9d50, L_0x19fcad0, C4<1>, C4<1>;
L_0x19fa1d0 .delay 1 (3,3,3) L_0x19fa1d0/d;
L_0x19fa320/d .functor OR 1, L_0x19fa010, L_0x19fa1d0, C4<0>, C4<0>;
L_0x19fa320 .delay 1 (3,3,3) L_0x19fa320/d;
v0x18c9b00_0 .net "a", 0 0, L_0x19f9760;  alias, 1 drivers
v0x18c9bd0_0 .net "a_out", 0 0, L_0x19fa010;  1 drivers
v0x18c9c70_0 .net "b", 0 0, L_0x19f9d50;  alias, 1 drivers
v0x18c9d70_0 .net "b_out", 0 0, L_0x19fa1d0;  1 drivers
v0x18c9e10_0 .net "not_sel", 0 0, L_0x19f9f00;  1 drivers
v0x18c9f00_0 .net "res", 0 0, L_0x19fa320;  alias, 1 drivers
v0x18c9fc0_0 .net "sel", 0 0, L_0x19fcad0;  alias, 1 drivers
S_0x18ca9a0 .scope module, "mux_4_1_1b_0[3]" "mux_4_1_1b" 22 10, 14 2 0, S_0x18c39d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x18cc590_0 .net "a", 0 0, L_0x19fbbc0;  1 drivers
v0x18cc650_0 .net "ab_out", 0 0, L_0x19fa960;  1 drivers
v0x18cc740_0 .net "b", 0 0, L_0x19fc050;  1 drivers
v0x18cc810_0 .net "c", 0 0, L_0x19fc490;  1 drivers
v0x18cc8e0_0 .net "cd_out", 0 0, L_0x19faf50;  1 drivers
v0x18cca20_0 .net "d", 0 0, L_0x19fc900;  1 drivers
v0x18ccac0_0 .net "res", 0 0, L_0x19fb5d0;  1 drivers
v0x18ccb60_0 .net "sel0", 0 0, L_0x19fcc00;  alias, 1 drivers
v0x18ccc00_0 .net "sel1", 0 0, L_0x19fcad0;  alias, 1 drivers
S_0x18cac00 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x18ca9a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19fa520/d .functor NOT 1, L_0x19fcc00, C4<0>, C4<0>, C4<0>;
L_0x19fa520 .delay 1 (1,1,1) L_0x19fa520/d;
L_0x19fa630/d .functor AND 1, L_0x19fbbc0, L_0x19fa520, C4<1>, C4<1>;
L_0x19fa630 .delay 1 (3,3,3) L_0x19fa630/d;
L_0x19fa800/d .functor AND 1, L_0x19fc050, L_0x19fcc00, C4<1>, C4<1>;
L_0x19fa800 .delay 1 (3,3,3) L_0x19fa800/d;
L_0x19fa960/d .functor OR 1, L_0x19fa630, L_0x19fa800, C4<0>, C4<0>;
L_0x19fa960 .delay 1 (3,3,3) L_0x19fa960/d;
v0x18caea0_0 .net "a", 0 0, L_0x19fbbc0;  alias, 1 drivers
v0x18caf80_0 .net "a_out", 0 0, L_0x19fa630;  1 drivers
v0x18cb040_0 .net "b", 0 0, L_0x19fc050;  alias, 1 drivers
v0x18cb110_0 .net "b_out", 0 0, L_0x19fa800;  1 drivers
v0x18cb1d0_0 .net "not_sel", 0 0, L_0x19fa520;  1 drivers
v0x18cb2e0_0 .net "res", 0 0, L_0x19fa960;  alias, 1 drivers
v0x18cb3a0_0 .net "sel", 0 0, L_0x19fcc00;  alias, 1 drivers
S_0x18cb4c0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x18ca9a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19fab10/d .functor NOT 1, L_0x19fcc00, C4<0>, C4<0>, C4<0>;
L_0x19fab10 .delay 1 (1,1,1) L_0x19fab10/d;
L_0x19fac20/d .functor AND 1, L_0x19fc490, L_0x19fab10, C4<1>, C4<1>;
L_0x19fac20 .delay 1 (3,3,3) L_0x19fac20/d;
L_0x19fadf0/d .functor AND 1, L_0x19fc900, L_0x19fcc00, C4<1>, C4<1>;
L_0x19fadf0 .delay 1 (3,3,3) L_0x19fadf0/d;
L_0x19faf50/d .functor OR 1, L_0x19fac20, L_0x19fadf0, C4<0>, C4<0>;
L_0x19faf50 .delay 1 (3,3,3) L_0x19faf50/d;
v0x18cb730_0 .net "a", 0 0, L_0x19fc490;  alias, 1 drivers
v0x18cb7f0_0 .net "a_out", 0 0, L_0x19fac20;  1 drivers
v0x18cb8b0_0 .net "b", 0 0, L_0x19fc900;  alias, 1 drivers
v0x18cb980_0 .net "b_out", 0 0, L_0x19fadf0;  1 drivers
v0x18cba40_0 .net "not_sel", 0 0, L_0x19fab10;  1 drivers
v0x18cbb50_0 .net "res", 0 0, L_0x19faf50;  alias, 1 drivers
v0x18cbc10_0 .net "sel", 0 0, L_0x19fcc00;  alias, 1 drivers
S_0x18cbd30 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x18ca9a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x19fafc0/d .functor NOT 1, L_0x19fcad0, C4<0>, C4<0>, C4<0>;
L_0x19fafc0 .delay 1 (1,1,1) L_0x19fafc0/d;
L_0x19fb0d0/d .functor AND 1, L_0x19fa960, L_0x19fafc0, C4<1>, C4<1>;
L_0x19fb0d0 .delay 1 (3,3,3) L_0x19fb0d0/d;
L_0x19fb270/d .functor AND 1, L_0x19faf50, L_0x19fcad0, C4<1>, C4<1>;
L_0x19fb270 .delay 1 (3,3,3) L_0x19fb270/d;
L_0x19fb5d0/d .functor OR 1, L_0x19fb0d0, L_0x19fb270, C4<0>, C4<0>;
L_0x19fb5d0 .delay 1 (3,3,3) L_0x19fb5d0/d;
v0x18cbfb0_0 .net "a", 0 0, L_0x19fa960;  alias, 1 drivers
v0x18cc080_0 .net "a_out", 0 0, L_0x19fb0d0;  1 drivers
v0x18cc120_0 .net "b", 0 0, L_0x19faf50;  alias, 1 drivers
v0x18cc220_0 .net "b_out", 0 0, L_0x19fb270;  1 drivers
v0x18cc2c0_0 .net "not_sel", 0 0, L_0x19fafc0;  1 drivers
v0x18cc3b0_0 .net "res", 0 0, L_0x19fb5d0;  alias, 1 drivers
v0x18cc470_0 .net "sel", 0 0, L_0x19fcad0;  alias, 1 drivers
S_0x18cd610 .scope module, "r0" "reg4" 20 54, 16 3 0, S_0x188ca60;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0x18d6ed0_0 .net "D", 3 0, L_0x19ded40;  alias, 1 drivers
v0x18d6fb0_0 .net "Q", 3 0, L_0x19f1350;  alias, 1 drivers
v0x18d7050_0 .net "QB", 3 0, L_0x19f13f0;  alias, 1 drivers
v0x18d7110_0 .net "clk", 0 0, L_0x193d610;  alias, 1 drivers
L_0x19f0de0 .part L_0x19ded40, 0, 1;
L_0x19f0fc0 .part L_0x19ded40, 1, 1;
L_0x19f10f0 .part L_0x19ded40, 2, 1;
L_0x19f1220 .part L_0x19ded40, 3, 1;
L_0x19f1350 .concat [ 1 1 1 1], L_0x19ed700, L_0x19ee830, L_0x19ef960, L_0x19f0a90;
L_0x19f13f0 .concat [ 1 1 1 1], L_0x19ed850, L_0x19ee980, L_0x19efab0, L_0x19f0be0;
S_0x18cd860 .scope module, "DFFP_0[0]" "dffp" 16 9, 17 2 0, S_0x18cd610;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19eca80/d .functor NOT 1, L_0x193d610, C4<0>, C4<0>, C4<0>;
L_0x19eca80 .delay 1 (1,1,1) L_0x19eca80/d;
v0x18cf7f0_0 .net "clk", 0 0, L_0x193d610;  alias, 1 drivers
v0x18cf890_0 .net "d", 0 0, L_0x19f0de0;  1 drivers
v0x18cf950_0 .net "nclk", 0 0, L_0x19eca80;  1 drivers
v0x18cfa50_0 .net "q", 0 0, L_0x19ed700;  1 drivers
v0x18cfb40_0 .net "q_tmp", 0 0, L_0x19ecf80;  1 drivers
v0x18cfc30_0 .net "qb", 0 0, L_0x19ed850;  1 drivers
v0x18cfd20_0 .net "qb_tmp", 0 0, L_0x19ed110;  1 drivers
S_0x18cdaf0 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x18cd860;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19ecb60/d .functor NOT 1, L_0x19f0de0, C4<0>, C4<0>, C4<0>;
L_0x19ecb60 .delay 1 (1,1,1) L_0x19ecb60/d;
L_0x19ecc40/d .functor AND 1, L_0x19ecb60, L_0x19eca80, C4<1>, C4<1>;
L_0x19ecc40 .delay 1 (3,3,3) L_0x19ecc40/d;
L_0x19ecdc0/d .functor AND 1, L_0x19f0de0, L_0x19eca80, C4<1>, C4<1>;
L_0x19ecdc0 .delay 1 (3,3,3) L_0x19ecdc0/d;
v0x18ce380_0 .net "d", 0 0, L_0x19f0de0;  alias, 1 drivers
v0x18ce460_0 .net "g", 0 0, L_0x19eca80;  alias, 1 drivers
v0x18ce520_0 .net "nd", 0 0, L_0x19ecb60;  1 drivers
v0x18ce5c0_0 .net "q", 0 0, L_0x19ecf80;  alias, 1 drivers
v0x18ce690_0 .net "qb", 0 0, L_0x19ed110;  alias, 1 drivers
v0x18ce780_0 .net "r", 0 0, L_0x19ecc40;  1 drivers
v0x18ce850_0 .net "s", 0 0, L_0x19ecdc0;  1 drivers
S_0x18cdd60 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x18cdaf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19ecf80/d .functor NOR 1, L_0x19ecc40, L_0x19ed110, C4<0>, C4<0>;
L_0x19ecf80 .delay 1 (2,2,2) L_0x19ecf80/d;
L_0x19ed110/d .functor NOR 1, L_0x19ecf80, L_0x19ecdc0, C4<0>, C4<0>;
L_0x19ed110 .delay 1 (2,2,2) L_0x19ed110/d;
v0x18cdfd0_0 .net "q", 0 0, L_0x19ecf80;  alias, 1 drivers
v0x18ce0b0_0 .net "qb", 0 0, L_0x19ed110;  alias, 1 drivers
v0x18ce170_0 .net "r", 0 0, L_0x19ecc40;  alias, 1 drivers
v0x18ce210_0 .net "s", 0 0, L_0x19ecdc0;  alias, 1 drivers
S_0x18ce950 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x18cd860;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19ed280/d .functor NOT 1, L_0x19ecf80, C4<0>, C4<0>, C4<0>;
L_0x19ed280 .delay 1 (1,1,1) L_0x19ed280/d;
L_0x19ed3b0/d .functor AND 1, L_0x19ed280, L_0x193d610, C4<1>, C4<1>;
L_0x19ed3b0 .delay 1 (3,3,3) L_0x19ed3b0/d;
L_0x19ed580/d .functor AND 1, L_0x19ecf80, L_0x193d610, C4<1>, C4<1>;
L_0x19ed580 .delay 1 (3,3,3) L_0x19ed580/d;
v0x18cf220_0 .net "d", 0 0, L_0x19ecf80;  alias, 1 drivers
v0x18cf330_0 .net "g", 0 0, L_0x193d610;  alias, 1 drivers
v0x18cf3f0_0 .net "nd", 0 0, L_0x19ed280;  1 drivers
v0x18cf490_0 .net "q", 0 0, L_0x19ed700;  alias, 1 drivers
v0x18cf530_0 .net "qb", 0 0, L_0x19ed850;  alias, 1 drivers
v0x18cf620_0 .net "r", 0 0, L_0x19ed3b0;  1 drivers
v0x18cf6f0_0 .net "s", 0 0, L_0x19ed580;  1 drivers
S_0x18cebc0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x18ce950;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19ed700/d .functor NOR 1, L_0x19ed3b0, L_0x19ed850, C4<0>, C4<0>;
L_0x19ed700 .delay 1 (2,2,2) L_0x19ed700/d;
L_0x19ed850/d .functor NOR 1, L_0x19ed700, L_0x19ed580, C4<0>, C4<0>;
L_0x19ed850 .delay 1 (2,2,2) L_0x19ed850/d;
v0x18cee40_0 .net "q", 0 0, L_0x19ed700;  alias, 1 drivers
v0x18cef20_0 .net "qb", 0 0, L_0x19ed850;  alias, 1 drivers
v0x18cefe0_0 .net "r", 0 0, L_0x19ed3b0;  alias, 1 drivers
v0x18cf0b0_0 .net "s", 0 0, L_0x19ed580;  alias, 1 drivers
S_0x18cfe10 .scope module, "DFFP_0[1]" "dffp" 16 9, 17 2 0, S_0x18cd610;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19eda50/d .functor NOT 1, L_0x193d610, C4<0>, C4<0>, C4<0>;
L_0x19eda50 .delay 1 (1,1,1) L_0x19eda50/d;
v0x18d1d80_0 .net "clk", 0 0, L_0x193d610;  alias, 1 drivers
v0x18d1e20_0 .net "d", 0 0, L_0x19f0fc0;  1 drivers
v0x18d1ee0_0 .net "nclk", 0 0, L_0x19eda50;  1 drivers
v0x18d1fe0_0 .net "q", 0 0, L_0x19ee830;  1 drivers
v0x18d20d0_0 .net "q_tmp", 0 0, L_0x19ee0b0;  1 drivers
v0x18d21c0_0 .net "qb", 0 0, L_0x19ee980;  1 drivers
v0x18d22b0_0 .net "qb_tmp", 0 0, L_0x19ee240;  1 drivers
S_0x18d00a0 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x18cfe10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19edba0/d .functor NOT 1, L_0x19f0fc0, C4<0>, C4<0>, C4<0>;
L_0x19edba0 .delay 1 (1,1,1) L_0x19edba0/d;
L_0x19edd20/d .functor AND 1, L_0x19edba0, L_0x19eda50, C4<1>, C4<1>;
L_0x19edd20 .delay 1 (3,3,3) L_0x19edd20/d;
L_0x19edef0/d .functor AND 1, L_0x19f0fc0, L_0x19eda50, C4<1>, C4<1>;
L_0x19edef0 .delay 1 (3,3,3) L_0x19edef0/d;
v0x18d0910_0 .net "d", 0 0, L_0x19f0fc0;  alias, 1 drivers
v0x18d09f0_0 .net "g", 0 0, L_0x19eda50;  alias, 1 drivers
v0x18d0ab0_0 .net "nd", 0 0, L_0x19edba0;  1 drivers
v0x18d0b50_0 .net "q", 0 0, L_0x19ee0b0;  alias, 1 drivers
v0x18d0c20_0 .net "qb", 0 0, L_0x19ee240;  alias, 1 drivers
v0x18d0d10_0 .net "r", 0 0, L_0x19edd20;  1 drivers
v0x18d0de0_0 .net "s", 0 0, L_0x19edef0;  1 drivers
S_0x18d02f0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x18d00a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19ee0b0/d .functor NOR 1, L_0x19edd20, L_0x19ee240, C4<0>, C4<0>;
L_0x19ee0b0 .delay 1 (2,2,2) L_0x19ee0b0/d;
L_0x19ee240/d .functor NOR 1, L_0x19ee0b0, L_0x19edef0, C4<0>, C4<0>;
L_0x19ee240 .delay 1 (2,2,2) L_0x19ee240/d;
v0x18d0560_0 .net "q", 0 0, L_0x19ee0b0;  alias, 1 drivers
v0x18d0640_0 .net "qb", 0 0, L_0x19ee240;  alias, 1 drivers
v0x18d0700_0 .net "r", 0 0, L_0x19edd20;  alias, 1 drivers
v0x18d07a0_0 .net "s", 0 0, L_0x19edef0;  alias, 1 drivers
S_0x18d0ee0 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x18cfe10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19ee3b0/d .functor NOT 1, L_0x19ee0b0, C4<0>, C4<0>, C4<0>;
L_0x19ee3b0 .delay 1 (1,1,1) L_0x19ee3b0/d;
L_0x19ee4e0/d .functor AND 1, L_0x19ee3b0, L_0x193d610, C4<1>, C4<1>;
L_0x19ee4e0 .delay 1 (3,3,3) L_0x19ee4e0/d;
L_0x19ee6b0/d .functor AND 1, L_0x19ee0b0, L_0x193d610, C4<1>, C4<1>;
L_0x19ee6b0 .delay 1 (3,3,3) L_0x19ee6b0/d;
v0x18d17b0_0 .net "d", 0 0, L_0x19ee0b0;  alias, 1 drivers
v0x18d18c0_0 .net "g", 0 0, L_0x193d610;  alias, 1 drivers
v0x18d1980_0 .net "nd", 0 0, L_0x19ee3b0;  1 drivers
v0x18d1a20_0 .net "q", 0 0, L_0x19ee830;  alias, 1 drivers
v0x18d1ac0_0 .net "qb", 0 0, L_0x19ee980;  alias, 1 drivers
v0x18d1bb0_0 .net "r", 0 0, L_0x19ee4e0;  1 drivers
v0x18d1c80_0 .net "s", 0 0, L_0x19ee6b0;  1 drivers
S_0x18d1150 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x18d0ee0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19ee830/d .functor NOR 1, L_0x19ee4e0, L_0x19ee980, C4<0>, C4<0>;
L_0x19ee830 .delay 1 (2,2,2) L_0x19ee830/d;
L_0x19ee980/d .functor NOR 1, L_0x19ee830, L_0x19ee6b0, C4<0>, C4<0>;
L_0x19ee980 .delay 1 (2,2,2) L_0x19ee980/d;
v0x18d13d0_0 .net "q", 0 0, L_0x19ee830;  alias, 1 drivers
v0x18d14b0_0 .net "qb", 0 0, L_0x19ee980;  alias, 1 drivers
v0x18d1570_0 .net "r", 0 0, L_0x19ee4e0;  alias, 1 drivers
v0x18d1640_0 .net "s", 0 0, L_0x19ee6b0;  alias, 1 drivers
S_0x18d23a0 .scope module, "DFFP_0[2]" "dffp" 16 9, 17 2 0, S_0x18cd610;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19eeb80/d .functor NOT 1, L_0x193d610, C4<0>, C4<0>, C4<0>;
L_0x19eeb80 .delay 1 (1,1,1) L_0x19eeb80/d;
v0x18d4320_0 .net "clk", 0 0, L_0x193d610;  alias, 1 drivers
v0x18d43c0_0 .net "d", 0 0, L_0x19f10f0;  1 drivers
v0x18d4480_0 .net "nclk", 0 0, L_0x19eeb80;  1 drivers
v0x18d4580_0 .net "q", 0 0, L_0x19ef960;  1 drivers
v0x18d4670_0 .net "q_tmp", 0 0, L_0x19ef1e0;  1 drivers
v0x18d4760_0 .net "qb", 0 0, L_0x19efab0;  1 drivers
v0x18d4850_0 .net "qb_tmp", 0 0, L_0x19ef370;  1 drivers
S_0x18d2610 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x18d23a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19eecd0/d .functor NOT 1, L_0x19f10f0, C4<0>, C4<0>, C4<0>;
L_0x19eecd0 .delay 1 (1,1,1) L_0x19eecd0/d;
L_0x19eee50/d .functor AND 1, L_0x19eecd0, L_0x19eeb80, C4<1>, C4<1>;
L_0x19eee50 .delay 1 (3,3,3) L_0x19eee50/d;
L_0x19ef020/d .functor AND 1, L_0x19f10f0, L_0x19eeb80, C4<1>, C4<1>;
L_0x19ef020 .delay 1 (3,3,3) L_0x19ef020/d;
v0x18d2eb0_0 .net "d", 0 0, L_0x19f10f0;  alias, 1 drivers
v0x18d2f90_0 .net "g", 0 0, L_0x19eeb80;  alias, 1 drivers
v0x18d3050_0 .net "nd", 0 0, L_0x19eecd0;  1 drivers
v0x18d30f0_0 .net "q", 0 0, L_0x19ef1e0;  alias, 1 drivers
v0x18d31c0_0 .net "qb", 0 0, L_0x19ef370;  alias, 1 drivers
v0x18d32b0_0 .net "r", 0 0, L_0x19eee50;  1 drivers
v0x18d3380_0 .net "s", 0 0, L_0x19ef020;  1 drivers
S_0x18d2860 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x18d2610;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19ef1e0/d .functor NOR 1, L_0x19eee50, L_0x19ef370, C4<0>, C4<0>;
L_0x19ef1e0 .delay 1 (2,2,2) L_0x19ef1e0/d;
L_0x19ef370/d .functor NOR 1, L_0x19ef1e0, L_0x19ef020, C4<0>, C4<0>;
L_0x19ef370 .delay 1 (2,2,2) L_0x19ef370/d;
v0x18d2ad0_0 .net "q", 0 0, L_0x19ef1e0;  alias, 1 drivers
v0x18d2bb0_0 .net "qb", 0 0, L_0x19ef370;  alias, 1 drivers
v0x18d2c70_0 .net "r", 0 0, L_0x19eee50;  alias, 1 drivers
v0x18d2d40_0 .net "s", 0 0, L_0x19ef020;  alias, 1 drivers
S_0x18d3480 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x18d23a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19ef4e0/d .functor NOT 1, L_0x19ef1e0, C4<0>, C4<0>, C4<0>;
L_0x19ef4e0 .delay 1 (1,1,1) L_0x19ef4e0/d;
L_0x19ef610/d .functor AND 1, L_0x19ef4e0, L_0x193d610, C4<1>, C4<1>;
L_0x19ef610 .delay 1 (3,3,3) L_0x19ef610/d;
L_0x19ef7e0/d .functor AND 1, L_0x19ef1e0, L_0x193d610, C4<1>, C4<1>;
L_0x19ef7e0 .delay 1 (3,3,3) L_0x19ef7e0/d;
v0x18d3d50_0 .net "d", 0 0, L_0x19ef1e0;  alias, 1 drivers
v0x18d3e60_0 .net "g", 0 0, L_0x193d610;  alias, 1 drivers
v0x18d3f20_0 .net "nd", 0 0, L_0x19ef4e0;  1 drivers
v0x18d3fc0_0 .net "q", 0 0, L_0x19ef960;  alias, 1 drivers
v0x18d4060_0 .net "qb", 0 0, L_0x19efab0;  alias, 1 drivers
v0x18d4150_0 .net "r", 0 0, L_0x19ef610;  1 drivers
v0x18d4220_0 .net "s", 0 0, L_0x19ef7e0;  1 drivers
S_0x18d36f0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x18d3480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19ef960/d .functor NOR 1, L_0x19ef610, L_0x19efab0, C4<0>, C4<0>;
L_0x19ef960 .delay 1 (2,2,2) L_0x19ef960/d;
L_0x19efab0/d .functor NOR 1, L_0x19ef960, L_0x19ef7e0, C4<0>, C4<0>;
L_0x19efab0 .delay 1 (2,2,2) L_0x19efab0/d;
v0x18d3970_0 .net "q", 0 0, L_0x19ef960;  alias, 1 drivers
v0x18d3a50_0 .net "qb", 0 0, L_0x19efab0;  alias, 1 drivers
v0x18d3b10_0 .net "r", 0 0, L_0x19ef610;  alias, 1 drivers
v0x18d3be0_0 .net "s", 0 0, L_0x19ef7e0;  alias, 1 drivers
S_0x18d4940 .scope module, "DFFP_0[3]" "dffp" 16 9, 17 2 0, S_0x18cd610;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19efcb0/d .functor NOT 1, L_0x193d610, C4<0>, C4<0>, C4<0>;
L_0x19efcb0 .delay 1 (1,1,1) L_0x19efcb0/d;
v0x18d68b0_0 .net "clk", 0 0, L_0x193d610;  alias, 1 drivers
v0x18d6950_0 .net "d", 0 0, L_0x19f1220;  1 drivers
v0x18d6a10_0 .net "nclk", 0 0, L_0x19efcb0;  1 drivers
v0x18d6b10_0 .net "q", 0 0, L_0x19f0a90;  1 drivers
v0x18d6c00_0 .net "q_tmp", 0 0, L_0x19f0310;  1 drivers
v0x18d6cf0_0 .net "qb", 0 0, L_0x19f0be0;  1 drivers
v0x18d6de0_0 .net "qb_tmp", 0 0, L_0x19f04a0;  1 drivers
S_0x18d4bb0 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x18d4940;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19efe00/d .functor NOT 1, L_0x19f1220, C4<0>, C4<0>, C4<0>;
L_0x19efe00 .delay 1 (1,1,1) L_0x19efe00/d;
L_0x19eff80/d .functor AND 1, L_0x19efe00, L_0x19efcb0, C4<1>, C4<1>;
L_0x19eff80 .delay 1 (3,3,3) L_0x19eff80/d;
L_0x19f0150/d .functor AND 1, L_0x19f1220, L_0x19efcb0, C4<1>, C4<1>;
L_0x19f0150 .delay 1 (3,3,3) L_0x19f0150/d;
v0x18d5440_0 .net "d", 0 0, L_0x19f1220;  alias, 1 drivers
v0x18d5520_0 .net "g", 0 0, L_0x19efcb0;  alias, 1 drivers
v0x18d55e0_0 .net "nd", 0 0, L_0x19efe00;  1 drivers
v0x18d5680_0 .net "q", 0 0, L_0x19f0310;  alias, 1 drivers
v0x18d5750_0 .net "qb", 0 0, L_0x19f04a0;  alias, 1 drivers
v0x18d5840_0 .net "r", 0 0, L_0x19eff80;  1 drivers
v0x18d5910_0 .net "s", 0 0, L_0x19f0150;  1 drivers
S_0x18d4e20 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x18d4bb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19f0310/d .functor NOR 1, L_0x19eff80, L_0x19f04a0, C4<0>, C4<0>;
L_0x19f0310 .delay 1 (2,2,2) L_0x19f0310/d;
L_0x19f04a0/d .functor NOR 1, L_0x19f0310, L_0x19f0150, C4<0>, C4<0>;
L_0x19f04a0 .delay 1 (2,2,2) L_0x19f04a0/d;
v0x18d5090_0 .net "q", 0 0, L_0x19f0310;  alias, 1 drivers
v0x18d5170_0 .net "qb", 0 0, L_0x19f04a0;  alias, 1 drivers
v0x18d5230_0 .net "r", 0 0, L_0x19eff80;  alias, 1 drivers
v0x18d52d0_0 .net "s", 0 0, L_0x19f0150;  alias, 1 drivers
S_0x18d5a10 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x18d4940;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19f0610/d .functor NOT 1, L_0x19f0310, C4<0>, C4<0>, C4<0>;
L_0x19f0610 .delay 1 (1,1,1) L_0x19f0610/d;
L_0x19f0740/d .functor AND 1, L_0x19f0610, L_0x193d610, C4<1>, C4<1>;
L_0x19f0740 .delay 1 (3,3,3) L_0x19f0740/d;
L_0x19f0910/d .functor AND 1, L_0x19f0310, L_0x193d610, C4<1>, C4<1>;
L_0x19f0910 .delay 1 (3,3,3) L_0x19f0910/d;
v0x18d62e0_0 .net "d", 0 0, L_0x19f0310;  alias, 1 drivers
v0x18d63f0_0 .net "g", 0 0, L_0x193d610;  alias, 1 drivers
v0x18d64b0_0 .net "nd", 0 0, L_0x19f0610;  1 drivers
v0x18d6550_0 .net "q", 0 0, L_0x19f0a90;  alias, 1 drivers
v0x18d65f0_0 .net "qb", 0 0, L_0x19f0be0;  alias, 1 drivers
v0x18d66e0_0 .net "r", 0 0, L_0x19f0740;  1 drivers
v0x18d67b0_0 .net "s", 0 0, L_0x19f0910;  1 drivers
S_0x18d5c80 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x18d5a10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19f0a90/d .functor NOR 1, L_0x19f0740, L_0x19f0be0, C4<0>, C4<0>;
L_0x19f0a90 .delay 1 (2,2,2) L_0x19f0a90/d;
L_0x19f0be0/d .functor NOR 1, L_0x19f0a90, L_0x19f0910, C4<0>, C4<0>;
L_0x19f0be0 .delay 1 (2,2,2) L_0x19f0be0/d;
v0x18d5f00_0 .net "q", 0 0, L_0x19f0a90;  alias, 1 drivers
v0x18d5fe0_0 .net "qb", 0 0, L_0x19f0be0;  alias, 1 drivers
v0x18d60a0_0 .net "r", 0 0, L_0x19f0740;  alias, 1 drivers
v0x18d6170_0 .net "s", 0 0, L_0x19f0910;  alias, 1 drivers
S_0x18d7230 .scope module, "r1" "reg4" 20 53, 16 3 0, S_0x188ca60;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0x18e0b80_0 .net "D", 3 0, L_0x19dc770;  alias, 1 drivers
v0x18e0c60_0 .net "Q", 3 0, L_0x19ec900;  alias, 1 drivers
v0x18e0d00_0 .net "QB", 3 0, L_0x19ec9a0;  alias, 1 drivers
v0x18e0dc0_0 .net "clk", 0 0, L_0x193d610;  alias, 1 drivers
L_0x19ec390 .part L_0x19dc770, 0, 1;
L_0x19ec570 .part L_0x19dc770, 1, 1;
L_0x19ec6a0 .part L_0x19dc770, 2, 1;
L_0x19ec7d0 .part L_0x19dc770, 3, 1;
L_0x19ec900 .concat [ 1 1 1 1], L_0x19e8cb0, L_0x19e9de0, L_0x19eaf10, L_0x19ec040;
L_0x19ec9a0 .concat [ 1 1 1 1], L_0x19e8e00, L_0x19e9f30, L_0x19eb060, L_0x19ec190;
S_0x18d7480 .scope module, "DFFP_0[0]" "dffp" 16 9, 17 2 0, S_0x18d7230;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e8030/d .functor NOT 1, L_0x193d610, C4<0>, C4<0>, C4<0>;
L_0x19e8030 .delay 1 (1,1,1) L_0x19e8030/d;
v0x18d94a0_0 .net "clk", 0 0, L_0x193d610;  alias, 1 drivers
v0x18d9540_0 .net "d", 0 0, L_0x19ec390;  1 drivers
v0x18d9600_0 .net "nclk", 0 0, L_0x19e8030;  1 drivers
v0x18d9700_0 .net "q", 0 0, L_0x19e8cb0;  1 drivers
v0x18d97f0_0 .net "q_tmp", 0 0, L_0x19e8530;  1 drivers
v0x18d98e0_0 .net "qb", 0 0, L_0x19e8e00;  1 drivers
v0x18d99d0_0 .net "qb_tmp", 0 0, L_0x19e86c0;  1 drivers
S_0x18d7710 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x18d7480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e8110/d .functor NOT 1, L_0x19ec390, C4<0>, C4<0>, C4<0>;
L_0x19e8110 .delay 1 (1,1,1) L_0x19e8110/d;
L_0x19e81f0/d .functor AND 1, L_0x19e8110, L_0x19e8030, C4<1>, C4<1>;
L_0x19e81f0 .delay 1 (3,3,3) L_0x19e81f0/d;
L_0x19e8370/d .functor AND 1, L_0x19ec390, L_0x19e8030, C4<1>, C4<1>;
L_0x19e8370 .delay 1 (3,3,3) L_0x19e8370/d;
v0x18d8030_0 .net "d", 0 0, L_0x19ec390;  alias, 1 drivers
v0x18d8110_0 .net "g", 0 0, L_0x19e8030;  alias, 1 drivers
v0x18d81d0_0 .net "nd", 0 0, L_0x19e8110;  1 drivers
v0x18d8270_0 .net "q", 0 0, L_0x19e8530;  alias, 1 drivers
v0x18d8340_0 .net "qb", 0 0, L_0x19e86c0;  alias, 1 drivers
v0x18d8430_0 .net "r", 0 0, L_0x19e81f0;  1 drivers
v0x18d8500_0 .net "s", 0 0, L_0x19e8370;  1 drivers
S_0x18d79b0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x18d7710;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e8530/d .functor NOR 1, L_0x19e81f0, L_0x19e86c0, C4<0>, C4<0>;
L_0x19e8530 .delay 1 (2,2,2) L_0x19e8530/d;
L_0x19e86c0/d .functor NOR 1, L_0x19e8530, L_0x19e8370, C4<0>, C4<0>;
L_0x19e86c0 .delay 1 (2,2,2) L_0x19e86c0/d;
v0x18d7c50_0 .net "q", 0 0, L_0x19e8530;  alias, 1 drivers
v0x18d7d30_0 .net "qb", 0 0, L_0x19e86c0;  alias, 1 drivers
v0x18d7df0_0 .net "r", 0 0, L_0x19e81f0;  alias, 1 drivers
v0x18d7ec0_0 .net "s", 0 0, L_0x19e8370;  alias, 1 drivers
S_0x18d8600 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x18d7480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e8830/d .functor NOT 1, L_0x19e8530, C4<0>, C4<0>, C4<0>;
L_0x19e8830 .delay 1 (1,1,1) L_0x19e8830/d;
L_0x19e8960/d .functor AND 1, L_0x19e8830, L_0x193d610, C4<1>, C4<1>;
L_0x19e8960 .delay 1 (3,3,3) L_0x19e8960/d;
L_0x19e8b30/d .functor AND 1, L_0x19e8530, L_0x193d610, C4<1>, C4<1>;
L_0x19e8b30 .delay 1 (3,3,3) L_0x19e8b30/d;
v0x18d8ed0_0 .net "d", 0 0, L_0x19e8530;  alias, 1 drivers
v0x18d8fe0_0 .net "g", 0 0, L_0x193d610;  alias, 1 drivers
v0x18d90a0_0 .net "nd", 0 0, L_0x19e8830;  1 drivers
v0x18d9140_0 .net "q", 0 0, L_0x19e8cb0;  alias, 1 drivers
v0x18d91e0_0 .net "qb", 0 0, L_0x19e8e00;  alias, 1 drivers
v0x18d92d0_0 .net "r", 0 0, L_0x19e8960;  1 drivers
v0x18d93a0_0 .net "s", 0 0, L_0x19e8b30;  1 drivers
S_0x18d8870 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x18d8600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e8cb0/d .functor NOR 1, L_0x19e8960, L_0x19e8e00, C4<0>, C4<0>;
L_0x19e8cb0 .delay 1 (2,2,2) L_0x19e8cb0/d;
L_0x19e8e00/d .functor NOR 1, L_0x19e8cb0, L_0x19e8b30, C4<0>, C4<0>;
L_0x19e8e00 .delay 1 (2,2,2) L_0x19e8e00/d;
v0x18d8af0_0 .net "q", 0 0, L_0x19e8cb0;  alias, 1 drivers
v0x18d8bd0_0 .net "qb", 0 0, L_0x19e8e00;  alias, 1 drivers
v0x18d8c90_0 .net "r", 0 0, L_0x19e8960;  alias, 1 drivers
v0x18d8d60_0 .net "s", 0 0, L_0x19e8b30;  alias, 1 drivers
S_0x18d9ac0 .scope module, "DFFP_0[1]" "dffp" 16 9, 17 2 0, S_0x18d7230;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e9000/d .functor NOT 1, L_0x193d610, C4<0>, C4<0>, C4<0>;
L_0x19e9000 .delay 1 (1,1,1) L_0x19e9000/d;
v0x18dba30_0 .net "clk", 0 0, L_0x193d610;  alias, 1 drivers
v0x18dbad0_0 .net "d", 0 0, L_0x19ec570;  1 drivers
v0x18dbb90_0 .net "nclk", 0 0, L_0x19e9000;  1 drivers
v0x18dbc90_0 .net "q", 0 0, L_0x19e9de0;  1 drivers
v0x18dbd80_0 .net "q_tmp", 0 0, L_0x19e9660;  1 drivers
v0x18dbe70_0 .net "qb", 0 0, L_0x19e9f30;  1 drivers
v0x18dbf60_0 .net "qb_tmp", 0 0, L_0x19e97f0;  1 drivers
S_0x18d9d50 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x18d9ac0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e9150/d .functor NOT 1, L_0x19ec570, C4<0>, C4<0>, C4<0>;
L_0x19e9150 .delay 1 (1,1,1) L_0x19e9150/d;
L_0x19e92d0/d .functor AND 1, L_0x19e9150, L_0x19e9000, C4<1>, C4<1>;
L_0x19e92d0 .delay 1 (3,3,3) L_0x19e92d0/d;
L_0x19e94a0/d .functor AND 1, L_0x19ec570, L_0x19e9000, C4<1>, C4<1>;
L_0x19e94a0 .delay 1 (3,3,3) L_0x19e94a0/d;
v0x18da5c0_0 .net "d", 0 0, L_0x19ec570;  alias, 1 drivers
v0x18da6a0_0 .net "g", 0 0, L_0x19e9000;  alias, 1 drivers
v0x18da760_0 .net "nd", 0 0, L_0x19e9150;  1 drivers
v0x18da800_0 .net "q", 0 0, L_0x19e9660;  alias, 1 drivers
v0x18da8d0_0 .net "qb", 0 0, L_0x19e97f0;  alias, 1 drivers
v0x18da9c0_0 .net "r", 0 0, L_0x19e92d0;  1 drivers
v0x18daa90_0 .net "s", 0 0, L_0x19e94a0;  1 drivers
S_0x18d9fa0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x18d9d50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e9660/d .functor NOR 1, L_0x19e92d0, L_0x19e97f0, C4<0>, C4<0>;
L_0x19e9660 .delay 1 (2,2,2) L_0x19e9660/d;
L_0x19e97f0/d .functor NOR 1, L_0x19e9660, L_0x19e94a0, C4<0>, C4<0>;
L_0x19e97f0 .delay 1 (2,2,2) L_0x19e97f0/d;
v0x18da210_0 .net "q", 0 0, L_0x19e9660;  alias, 1 drivers
v0x18da2f0_0 .net "qb", 0 0, L_0x19e97f0;  alias, 1 drivers
v0x18da3b0_0 .net "r", 0 0, L_0x19e92d0;  alias, 1 drivers
v0x18da450_0 .net "s", 0 0, L_0x19e94a0;  alias, 1 drivers
S_0x18dab90 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x18d9ac0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e9960/d .functor NOT 1, L_0x19e9660, C4<0>, C4<0>, C4<0>;
L_0x19e9960 .delay 1 (1,1,1) L_0x19e9960/d;
L_0x19e9a90/d .functor AND 1, L_0x19e9960, L_0x193d610, C4<1>, C4<1>;
L_0x19e9a90 .delay 1 (3,3,3) L_0x19e9a90/d;
L_0x19e9c60/d .functor AND 1, L_0x19e9660, L_0x193d610, C4<1>, C4<1>;
L_0x19e9c60 .delay 1 (3,3,3) L_0x19e9c60/d;
v0x18db460_0 .net "d", 0 0, L_0x19e9660;  alias, 1 drivers
v0x18db570_0 .net "g", 0 0, L_0x193d610;  alias, 1 drivers
v0x18db630_0 .net "nd", 0 0, L_0x19e9960;  1 drivers
v0x18db6d0_0 .net "q", 0 0, L_0x19e9de0;  alias, 1 drivers
v0x18db770_0 .net "qb", 0 0, L_0x19e9f30;  alias, 1 drivers
v0x18db860_0 .net "r", 0 0, L_0x19e9a90;  1 drivers
v0x18db930_0 .net "s", 0 0, L_0x19e9c60;  1 drivers
S_0x18dae00 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x18dab90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e9de0/d .functor NOR 1, L_0x19e9a90, L_0x19e9f30, C4<0>, C4<0>;
L_0x19e9de0 .delay 1 (2,2,2) L_0x19e9de0/d;
L_0x19e9f30/d .functor NOR 1, L_0x19e9de0, L_0x19e9c60, C4<0>, C4<0>;
L_0x19e9f30 .delay 1 (2,2,2) L_0x19e9f30/d;
v0x18db080_0 .net "q", 0 0, L_0x19e9de0;  alias, 1 drivers
v0x18db160_0 .net "qb", 0 0, L_0x19e9f30;  alias, 1 drivers
v0x18db220_0 .net "r", 0 0, L_0x19e9a90;  alias, 1 drivers
v0x18db2f0_0 .net "s", 0 0, L_0x19e9c60;  alias, 1 drivers
S_0x18dc050 .scope module, "DFFP_0[2]" "dffp" 16 9, 17 2 0, S_0x18d7230;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19ea130/d .functor NOT 1, L_0x193d610, C4<0>, C4<0>, C4<0>;
L_0x19ea130 .delay 1 (1,1,1) L_0x19ea130/d;
v0x18ddfd0_0 .net "clk", 0 0, L_0x193d610;  alias, 1 drivers
v0x18de070_0 .net "d", 0 0, L_0x19ec6a0;  1 drivers
v0x18de130_0 .net "nclk", 0 0, L_0x19ea130;  1 drivers
v0x18de230_0 .net "q", 0 0, L_0x19eaf10;  1 drivers
v0x18de320_0 .net "q_tmp", 0 0, L_0x19ea790;  1 drivers
v0x18de410_0 .net "qb", 0 0, L_0x19eb060;  1 drivers
v0x18de500_0 .net "qb_tmp", 0 0, L_0x19ea920;  1 drivers
S_0x18dc2c0 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x18dc050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19ea280/d .functor NOT 1, L_0x19ec6a0, C4<0>, C4<0>, C4<0>;
L_0x19ea280 .delay 1 (1,1,1) L_0x19ea280/d;
L_0x19ea400/d .functor AND 1, L_0x19ea280, L_0x19ea130, C4<1>, C4<1>;
L_0x19ea400 .delay 1 (3,3,3) L_0x19ea400/d;
L_0x19ea5d0/d .functor AND 1, L_0x19ec6a0, L_0x19ea130, C4<1>, C4<1>;
L_0x19ea5d0 .delay 1 (3,3,3) L_0x19ea5d0/d;
v0x18dcb60_0 .net "d", 0 0, L_0x19ec6a0;  alias, 1 drivers
v0x18dcc40_0 .net "g", 0 0, L_0x19ea130;  alias, 1 drivers
v0x18dcd00_0 .net "nd", 0 0, L_0x19ea280;  1 drivers
v0x18dcda0_0 .net "q", 0 0, L_0x19ea790;  alias, 1 drivers
v0x18dce70_0 .net "qb", 0 0, L_0x19ea920;  alias, 1 drivers
v0x18dcf60_0 .net "r", 0 0, L_0x19ea400;  1 drivers
v0x18dd030_0 .net "s", 0 0, L_0x19ea5d0;  1 drivers
S_0x18dc510 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x18dc2c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19ea790/d .functor NOR 1, L_0x19ea400, L_0x19ea920, C4<0>, C4<0>;
L_0x19ea790 .delay 1 (2,2,2) L_0x19ea790/d;
L_0x19ea920/d .functor NOR 1, L_0x19ea790, L_0x19ea5d0, C4<0>, C4<0>;
L_0x19ea920 .delay 1 (2,2,2) L_0x19ea920/d;
v0x18dc780_0 .net "q", 0 0, L_0x19ea790;  alias, 1 drivers
v0x18dc860_0 .net "qb", 0 0, L_0x19ea920;  alias, 1 drivers
v0x18dc920_0 .net "r", 0 0, L_0x19ea400;  alias, 1 drivers
v0x18dc9f0_0 .net "s", 0 0, L_0x19ea5d0;  alias, 1 drivers
S_0x18dd130 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x18dc050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19eaa90/d .functor NOT 1, L_0x19ea790, C4<0>, C4<0>, C4<0>;
L_0x19eaa90 .delay 1 (1,1,1) L_0x19eaa90/d;
L_0x19eabc0/d .functor AND 1, L_0x19eaa90, L_0x193d610, C4<1>, C4<1>;
L_0x19eabc0 .delay 1 (3,3,3) L_0x19eabc0/d;
L_0x19ead90/d .functor AND 1, L_0x19ea790, L_0x193d610, C4<1>, C4<1>;
L_0x19ead90 .delay 1 (3,3,3) L_0x19ead90/d;
v0x18dda00_0 .net "d", 0 0, L_0x19ea790;  alias, 1 drivers
v0x18ddb10_0 .net "g", 0 0, L_0x193d610;  alias, 1 drivers
v0x18ddbd0_0 .net "nd", 0 0, L_0x19eaa90;  1 drivers
v0x18ddc70_0 .net "q", 0 0, L_0x19eaf10;  alias, 1 drivers
v0x18ddd10_0 .net "qb", 0 0, L_0x19eb060;  alias, 1 drivers
v0x18dde00_0 .net "r", 0 0, L_0x19eabc0;  1 drivers
v0x18dded0_0 .net "s", 0 0, L_0x19ead90;  1 drivers
S_0x18dd3a0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x18dd130;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19eaf10/d .functor NOR 1, L_0x19eabc0, L_0x19eb060, C4<0>, C4<0>;
L_0x19eaf10 .delay 1 (2,2,2) L_0x19eaf10/d;
L_0x19eb060/d .functor NOR 1, L_0x19eaf10, L_0x19ead90, C4<0>, C4<0>;
L_0x19eb060 .delay 1 (2,2,2) L_0x19eb060/d;
v0x18dd620_0 .net "q", 0 0, L_0x19eaf10;  alias, 1 drivers
v0x18dd700_0 .net "qb", 0 0, L_0x19eb060;  alias, 1 drivers
v0x18dd7c0_0 .net "r", 0 0, L_0x19eabc0;  alias, 1 drivers
v0x18dd890_0 .net "s", 0 0, L_0x19ead90;  alias, 1 drivers
S_0x18de5f0 .scope module, "DFFP_0[3]" "dffp" 16 9, 17 2 0, S_0x18d7230;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19eb260/d .functor NOT 1, L_0x193d610, C4<0>, C4<0>, C4<0>;
L_0x19eb260 .delay 1 (1,1,1) L_0x19eb260/d;
v0x18e0560_0 .net "clk", 0 0, L_0x193d610;  alias, 1 drivers
v0x18e0600_0 .net "d", 0 0, L_0x19ec7d0;  1 drivers
v0x18e06c0_0 .net "nclk", 0 0, L_0x19eb260;  1 drivers
v0x18e07c0_0 .net "q", 0 0, L_0x19ec040;  1 drivers
v0x18e08b0_0 .net "q_tmp", 0 0, L_0x19eb8c0;  1 drivers
v0x18e09a0_0 .net "qb", 0 0, L_0x19ec190;  1 drivers
v0x18e0a90_0 .net "qb_tmp", 0 0, L_0x19eba50;  1 drivers
S_0x18de860 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x18de5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19eb3b0/d .functor NOT 1, L_0x19ec7d0, C4<0>, C4<0>, C4<0>;
L_0x19eb3b0 .delay 1 (1,1,1) L_0x19eb3b0/d;
L_0x19eb530/d .functor AND 1, L_0x19eb3b0, L_0x19eb260, C4<1>, C4<1>;
L_0x19eb530 .delay 1 (3,3,3) L_0x19eb530/d;
L_0x19eb700/d .functor AND 1, L_0x19ec7d0, L_0x19eb260, C4<1>, C4<1>;
L_0x19eb700 .delay 1 (3,3,3) L_0x19eb700/d;
v0x18df0f0_0 .net "d", 0 0, L_0x19ec7d0;  alias, 1 drivers
v0x18df1d0_0 .net "g", 0 0, L_0x19eb260;  alias, 1 drivers
v0x18df290_0 .net "nd", 0 0, L_0x19eb3b0;  1 drivers
v0x18df330_0 .net "q", 0 0, L_0x19eb8c0;  alias, 1 drivers
v0x18df400_0 .net "qb", 0 0, L_0x19eba50;  alias, 1 drivers
v0x18df4f0_0 .net "r", 0 0, L_0x19eb530;  1 drivers
v0x18df5c0_0 .net "s", 0 0, L_0x19eb700;  1 drivers
S_0x18dead0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x18de860;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19eb8c0/d .functor NOR 1, L_0x19eb530, L_0x19eba50, C4<0>, C4<0>;
L_0x19eb8c0 .delay 1 (2,2,2) L_0x19eb8c0/d;
L_0x19eba50/d .functor NOR 1, L_0x19eb8c0, L_0x19eb700, C4<0>, C4<0>;
L_0x19eba50 .delay 1 (2,2,2) L_0x19eba50/d;
v0x18ded40_0 .net "q", 0 0, L_0x19eb8c0;  alias, 1 drivers
v0x18dee20_0 .net "qb", 0 0, L_0x19eba50;  alias, 1 drivers
v0x18deee0_0 .net "r", 0 0, L_0x19eb530;  alias, 1 drivers
v0x18def80_0 .net "s", 0 0, L_0x19eb700;  alias, 1 drivers
S_0x18df6c0 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x18de5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19ebbc0/d .functor NOT 1, L_0x19eb8c0, C4<0>, C4<0>, C4<0>;
L_0x19ebbc0 .delay 1 (1,1,1) L_0x19ebbc0/d;
L_0x19ebcf0/d .functor AND 1, L_0x19ebbc0, L_0x193d610, C4<1>, C4<1>;
L_0x19ebcf0 .delay 1 (3,3,3) L_0x19ebcf0/d;
L_0x19ebec0/d .functor AND 1, L_0x19eb8c0, L_0x193d610, C4<1>, C4<1>;
L_0x19ebec0 .delay 1 (3,3,3) L_0x19ebec0/d;
v0x18dff90_0 .net "d", 0 0, L_0x19eb8c0;  alias, 1 drivers
v0x18e00a0_0 .net "g", 0 0, L_0x193d610;  alias, 1 drivers
v0x18e0160_0 .net "nd", 0 0, L_0x19ebbc0;  1 drivers
v0x18e0200_0 .net "q", 0 0, L_0x19ec040;  alias, 1 drivers
v0x18e02a0_0 .net "qb", 0 0, L_0x19ec190;  alias, 1 drivers
v0x18e0390_0 .net "r", 0 0, L_0x19ebcf0;  1 drivers
v0x18e0460_0 .net "s", 0 0, L_0x19ebec0;  1 drivers
S_0x18df930 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x18df6c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19ec040/d .functor NOR 1, L_0x19ebcf0, L_0x19ec190, C4<0>, C4<0>;
L_0x19ec040 .delay 1 (2,2,2) L_0x19ec040/d;
L_0x19ec190/d .functor NOR 1, L_0x19ec040, L_0x19ebec0, C4<0>, C4<0>;
L_0x19ec190 .delay 1 (2,2,2) L_0x19ec190/d;
v0x18dfbb0_0 .net "q", 0 0, L_0x19ec040;  alias, 1 drivers
v0x18dfc90_0 .net "qb", 0 0, L_0x19ec190;  alias, 1 drivers
v0x18dfd50_0 .net "r", 0 0, L_0x19ebcf0;  alias, 1 drivers
v0x18dfe20_0 .net "s", 0 0, L_0x19ebec0;  alias, 1 drivers
S_0x18e0ee0 .scope module, "r2" "reg4" 20 52, 16 3 0, S_0x188ca60;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0x18ea830_0 .net "D", 3 0, L_0x19d9e70;  alias, 1 drivers
v0x18ea910_0 .net "Q", 3 0, L_0x19e7eb0;  alias, 1 drivers
v0x18ea9b0_0 .net "QB", 3 0, L_0x19e7f50;  alias, 1 drivers
v0x18eaa70_0 .net "clk", 0 0, L_0x193d610;  alias, 1 drivers
L_0x19e7940 .part L_0x19d9e70, 0, 1;
L_0x19e7b20 .part L_0x19d9e70, 1, 1;
L_0x19e7c50 .part L_0x19d9e70, 2, 1;
L_0x19e7d80 .part L_0x19d9e70, 3, 1;
L_0x19e7eb0 .concat [ 1 1 1 1], L_0x19e44c0, L_0x19e5430, L_0x19e64c0, L_0x19e75f0;
L_0x19e7f50 .concat [ 1 1 1 1], L_0x19e45d0, L_0x19e5540, L_0x19e6610, L_0x19e7740;
S_0x18e1130 .scope module, "DFFP_0[0]" "dffp" 16 9, 17 2 0, S_0x18e0ee0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e3980/d .functor NOT 1, L_0x193d610, C4<0>, C4<0>, C4<0>;
L_0x19e3980 .delay 1 (1,1,1) L_0x19e3980/d;
v0x18e3150_0 .net "clk", 0 0, L_0x193d610;  alias, 1 drivers
v0x18e31f0_0 .net "d", 0 0, L_0x19e7940;  1 drivers
v0x18e32b0_0 .net "nclk", 0 0, L_0x19e3980;  1 drivers
v0x18e33b0_0 .net "q", 0 0, L_0x19e44c0;  1 drivers
v0x18e34a0_0 .net "q_tmp", 0 0, L_0x19e3e00;  1 drivers
v0x18e3590_0 .net "qb", 0 0, L_0x19e45d0;  1 drivers
v0x18e3680_0 .net "qb_tmp", 0 0, L_0x19e3f50;  1 drivers
S_0x18e13c0 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x18e1130;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e3a40/d .functor NOT 1, L_0x19e7940, C4<0>, C4<0>, C4<0>;
L_0x19e3a40 .delay 1 (1,1,1) L_0x19e3a40/d;
L_0x19e3b00/d .functor AND 1, L_0x19e3a40, L_0x19e3980, C4<1>, C4<1>;
L_0x19e3b00 .delay 1 (3,3,3) L_0x19e3b00/d;
L_0x19e3c60/d .functor AND 1, L_0x19e7940, L_0x19e3980, C4<1>, C4<1>;
L_0x19e3c60 .delay 1 (3,3,3) L_0x19e3c60/d;
v0x18e1ce0_0 .net "d", 0 0, L_0x19e7940;  alias, 1 drivers
v0x18e1dc0_0 .net "g", 0 0, L_0x19e3980;  alias, 1 drivers
v0x18e1e80_0 .net "nd", 0 0, L_0x19e3a40;  1 drivers
v0x18e1f20_0 .net "q", 0 0, L_0x19e3e00;  alias, 1 drivers
v0x18e1ff0_0 .net "qb", 0 0, L_0x19e3f50;  alias, 1 drivers
v0x18e20e0_0 .net "r", 0 0, L_0x19e3b00;  1 drivers
v0x18e21b0_0 .net "s", 0 0, L_0x19e3c60;  1 drivers
S_0x18e1660 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x18e13c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e3e00/d .functor NOR 1, L_0x19e3b00, L_0x19e3f50, C4<0>, C4<0>;
L_0x19e3e00 .delay 1 (2,2,2) L_0x19e3e00/d;
L_0x19e3f50/d .functor NOR 1, L_0x19e3e00, L_0x19e3c60, C4<0>, C4<0>;
L_0x19e3f50 .delay 1 (2,2,2) L_0x19e3f50/d;
v0x18e1900_0 .net "q", 0 0, L_0x19e3e00;  alias, 1 drivers
v0x18e19e0_0 .net "qb", 0 0, L_0x19e3f50;  alias, 1 drivers
v0x18e1aa0_0 .net "r", 0 0, L_0x19e3b00;  alias, 1 drivers
v0x18e1b70_0 .net "s", 0 0, L_0x19e3c60;  alias, 1 drivers
S_0x18e22b0 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x18e1130;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e40a0/d .functor NOT 1, L_0x19e3e00, C4<0>, C4<0>, C4<0>;
L_0x19e40a0 .delay 1 (1,1,1) L_0x19e40a0/d;
L_0x19e41b0/d .functor AND 1, L_0x19e40a0, L_0x193d610, C4<1>, C4<1>;
L_0x19e41b0 .delay 1 (3,3,3) L_0x19e41b0/d;
L_0x19e4360/d .functor AND 1, L_0x19e3e00, L_0x193d610, C4<1>, C4<1>;
L_0x19e4360 .delay 1 (3,3,3) L_0x19e4360/d;
v0x18e2b80_0 .net "d", 0 0, L_0x19e3e00;  alias, 1 drivers
v0x18e2c90_0 .net "g", 0 0, L_0x193d610;  alias, 1 drivers
v0x18e2d50_0 .net "nd", 0 0, L_0x19e40a0;  1 drivers
v0x18e2df0_0 .net "q", 0 0, L_0x19e44c0;  alias, 1 drivers
v0x18e2e90_0 .net "qb", 0 0, L_0x19e45d0;  alias, 1 drivers
v0x18e2f80_0 .net "r", 0 0, L_0x19e41b0;  1 drivers
v0x18e3050_0 .net "s", 0 0, L_0x19e4360;  1 drivers
S_0x18e2520 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x18e22b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e44c0/d .functor NOR 1, L_0x19e41b0, L_0x19e45d0, C4<0>, C4<0>;
L_0x19e44c0 .delay 1 (2,2,2) L_0x19e44c0/d;
L_0x19e45d0/d .functor NOR 1, L_0x19e44c0, L_0x19e4360, C4<0>, C4<0>;
L_0x19e45d0 .delay 1 (2,2,2) L_0x19e45d0/d;
v0x18e27a0_0 .net "q", 0 0, L_0x19e44c0;  alias, 1 drivers
v0x18e2880_0 .net "qb", 0 0, L_0x19e45d0;  alias, 1 drivers
v0x18e2940_0 .net "r", 0 0, L_0x19e41b0;  alias, 1 drivers
v0x18e2a10_0 .net "s", 0 0, L_0x19e4360;  alias, 1 drivers
S_0x18e3770 .scope module, "DFFP_0[1]" "dffp" 16 9, 17 2 0, S_0x18e0ee0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e47b0/d .functor NOT 1, L_0x193d610, C4<0>, C4<0>, C4<0>;
L_0x19e47b0 .delay 1 (1,1,1) L_0x19e47b0/d;
v0x18e56e0_0 .net "clk", 0 0, L_0x193d610;  alias, 1 drivers
v0x18e5780_0 .net "d", 0 0, L_0x19e7b20;  1 drivers
v0x18e5840_0 .net "nclk", 0 0, L_0x19e47b0;  1 drivers
v0x18e5940_0 .net "q", 0 0, L_0x19e5430;  1 drivers
v0x18e5a30_0 .net "q_tmp", 0 0, L_0x19e4d70;  1 drivers
v0x18e5b20_0 .net "qb", 0 0, L_0x19e5540;  1 drivers
v0x18e5c10_0 .net "qb_tmp", 0 0, L_0x19e4ec0;  1 drivers
S_0x18e3a00 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x18e3770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e48c0/d .functor NOT 1, L_0x19e7b20, C4<0>, C4<0>, C4<0>;
L_0x19e48c0 .delay 1 (1,1,1) L_0x19e48c0/d;
L_0x19e4a20/d .functor AND 1, L_0x19e48c0, L_0x19e47b0, C4<1>, C4<1>;
L_0x19e4a20 .delay 1 (3,3,3) L_0x19e4a20/d;
L_0x19e4bd0/d .functor AND 1, L_0x19e7b20, L_0x19e47b0, C4<1>, C4<1>;
L_0x19e4bd0 .delay 1 (3,3,3) L_0x19e4bd0/d;
v0x18e4270_0 .net "d", 0 0, L_0x19e7b20;  alias, 1 drivers
v0x18e4350_0 .net "g", 0 0, L_0x19e47b0;  alias, 1 drivers
v0x18e4410_0 .net "nd", 0 0, L_0x19e48c0;  1 drivers
v0x18e44b0_0 .net "q", 0 0, L_0x19e4d70;  alias, 1 drivers
v0x18e4580_0 .net "qb", 0 0, L_0x19e4ec0;  alias, 1 drivers
v0x18e4670_0 .net "r", 0 0, L_0x19e4a20;  1 drivers
v0x18e4740_0 .net "s", 0 0, L_0x19e4bd0;  1 drivers
S_0x18e3c50 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x18e3a00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e4d70/d .functor NOR 1, L_0x19e4a20, L_0x19e4ec0, C4<0>, C4<0>;
L_0x19e4d70 .delay 1 (2,2,2) L_0x19e4d70/d;
L_0x19e4ec0/d .functor NOR 1, L_0x19e4d70, L_0x19e4bd0, C4<0>, C4<0>;
L_0x19e4ec0 .delay 1 (2,2,2) L_0x19e4ec0/d;
v0x18e3ec0_0 .net "q", 0 0, L_0x19e4d70;  alias, 1 drivers
v0x18e3fa0_0 .net "qb", 0 0, L_0x19e4ec0;  alias, 1 drivers
v0x18e4060_0 .net "r", 0 0, L_0x19e4a20;  alias, 1 drivers
v0x18e4100_0 .net "s", 0 0, L_0x19e4bd0;  alias, 1 drivers
S_0x18e4840 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x18e3770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e5010/d .functor NOT 1, L_0x19e4d70, C4<0>, C4<0>, C4<0>;
L_0x19e5010 .delay 1 (1,1,1) L_0x19e5010/d;
L_0x19e5120/d .functor AND 1, L_0x19e5010, L_0x193d610, C4<1>, C4<1>;
L_0x19e5120 .delay 1 (3,3,3) L_0x19e5120/d;
L_0x19e52d0/d .functor AND 1, L_0x19e4d70, L_0x193d610, C4<1>, C4<1>;
L_0x19e52d0 .delay 1 (3,3,3) L_0x19e52d0/d;
v0x18e5110_0 .net "d", 0 0, L_0x19e4d70;  alias, 1 drivers
v0x18e5220_0 .net "g", 0 0, L_0x193d610;  alias, 1 drivers
v0x18e52e0_0 .net "nd", 0 0, L_0x19e5010;  1 drivers
v0x18e5380_0 .net "q", 0 0, L_0x19e5430;  alias, 1 drivers
v0x18e5420_0 .net "qb", 0 0, L_0x19e5540;  alias, 1 drivers
v0x18e5510_0 .net "r", 0 0, L_0x19e5120;  1 drivers
v0x18e55e0_0 .net "s", 0 0, L_0x19e52d0;  1 drivers
S_0x18e4ab0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x18e4840;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e5430/d .functor NOR 1, L_0x19e5120, L_0x19e5540, C4<0>, C4<0>;
L_0x19e5430 .delay 1 (2,2,2) L_0x19e5430/d;
L_0x19e5540/d .functor NOR 1, L_0x19e5430, L_0x19e52d0, C4<0>, C4<0>;
L_0x19e5540 .delay 1 (2,2,2) L_0x19e5540/d;
v0x18e4d30_0 .net "q", 0 0, L_0x19e5430;  alias, 1 drivers
v0x18e4e10_0 .net "qb", 0 0, L_0x19e5540;  alias, 1 drivers
v0x18e4ed0_0 .net "r", 0 0, L_0x19e5120;  alias, 1 drivers
v0x18e4fa0_0 .net "s", 0 0, L_0x19e52d0;  alias, 1 drivers
S_0x18e5d00 .scope module, "DFFP_0[2]" "dffp" 16 9, 17 2 0, S_0x18e0ee0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e5720/d .functor NOT 1, L_0x193d610, C4<0>, C4<0>, C4<0>;
L_0x19e5720 .delay 1 (1,1,1) L_0x19e5720/d;
v0x18e7c80_0 .net "clk", 0 0, L_0x193d610;  alias, 1 drivers
v0x18e7d20_0 .net "d", 0 0, L_0x19e7c50;  1 drivers
v0x18e7de0_0 .net "nclk", 0 0, L_0x19e5720;  1 drivers
v0x18e7ee0_0 .net "q", 0 0, L_0x19e64c0;  1 drivers
v0x18e7fd0_0 .net "q_tmp", 0 0, L_0x19e5d40;  1 drivers
v0x18e80c0_0 .net "qb", 0 0, L_0x19e6610;  1 drivers
v0x18e81b0_0 .net "qb_tmp", 0 0, L_0x19e5ed0;  1 drivers
S_0x18e5f70 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x18e5d00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e5830/d .functor NOT 1, L_0x19e7c50, C4<0>, C4<0>, C4<0>;
L_0x19e5830 .delay 1 (1,1,1) L_0x19e5830/d;
L_0x19e59b0/d .functor AND 1, L_0x19e5830, L_0x19e5720, C4<1>, C4<1>;
L_0x19e59b0 .delay 1 (3,3,3) L_0x19e59b0/d;
L_0x19e5b80/d .functor AND 1, L_0x19e7c50, L_0x19e5720, C4<1>, C4<1>;
L_0x19e5b80 .delay 1 (3,3,3) L_0x19e5b80/d;
v0x18e6810_0 .net "d", 0 0, L_0x19e7c50;  alias, 1 drivers
v0x18e68f0_0 .net "g", 0 0, L_0x19e5720;  alias, 1 drivers
v0x18e69b0_0 .net "nd", 0 0, L_0x19e5830;  1 drivers
v0x18e6a50_0 .net "q", 0 0, L_0x19e5d40;  alias, 1 drivers
v0x18e6b20_0 .net "qb", 0 0, L_0x19e5ed0;  alias, 1 drivers
v0x18e6c10_0 .net "r", 0 0, L_0x19e59b0;  1 drivers
v0x18e6ce0_0 .net "s", 0 0, L_0x19e5b80;  1 drivers
S_0x18e61c0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x18e5f70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e5d40/d .functor NOR 1, L_0x19e59b0, L_0x19e5ed0, C4<0>, C4<0>;
L_0x19e5d40 .delay 1 (2,2,2) L_0x19e5d40/d;
L_0x19e5ed0/d .functor NOR 1, L_0x19e5d40, L_0x19e5b80, C4<0>, C4<0>;
L_0x19e5ed0 .delay 1 (2,2,2) L_0x19e5ed0/d;
v0x18e6430_0 .net "q", 0 0, L_0x19e5d40;  alias, 1 drivers
v0x18e6510_0 .net "qb", 0 0, L_0x19e5ed0;  alias, 1 drivers
v0x18e65d0_0 .net "r", 0 0, L_0x19e59b0;  alias, 1 drivers
v0x18e66a0_0 .net "s", 0 0, L_0x19e5b80;  alias, 1 drivers
S_0x18e6de0 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x18e5d00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e6040/d .functor NOT 1, L_0x19e5d40, C4<0>, C4<0>, C4<0>;
L_0x19e6040 .delay 1 (1,1,1) L_0x19e6040/d;
L_0x19e6170/d .functor AND 1, L_0x19e6040, L_0x193d610, C4<1>, C4<1>;
L_0x19e6170 .delay 1 (3,3,3) L_0x19e6170/d;
L_0x19e6340/d .functor AND 1, L_0x19e5d40, L_0x193d610, C4<1>, C4<1>;
L_0x19e6340 .delay 1 (3,3,3) L_0x19e6340/d;
v0x18e76b0_0 .net "d", 0 0, L_0x19e5d40;  alias, 1 drivers
v0x18e77c0_0 .net "g", 0 0, L_0x193d610;  alias, 1 drivers
v0x18e7880_0 .net "nd", 0 0, L_0x19e6040;  1 drivers
v0x18e7920_0 .net "q", 0 0, L_0x19e64c0;  alias, 1 drivers
v0x18e79c0_0 .net "qb", 0 0, L_0x19e6610;  alias, 1 drivers
v0x18e7ab0_0 .net "r", 0 0, L_0x19e6170;  1 drivers
v0x18e7b80_0 .net "s", 0 0, L_0x19e6340;  1 drivers
S_0x18e7050 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x18e6de0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e64c0/d .functor NOR 1, L_0x19e6170, L_0x19e6610, C4<0>, C4<0>;
L_0x19e64c0 .delay 1 (2,2,2) L_0x19e64c0/d;
L_0x19e6610/d .functor NOR 1, L_0x19e64c0, L_0x19e6340, C4<0>, C4<0>;
L_0x19e6610 .delay 1 (2,2,2) L_0x19e6610/d;
v0x18e72d0_0 .net "q", 0 0, L_0x19e64c0;  alias, 1 drivers
v0x18e73b0_0 .net "qb", 0 0, L_0x19e6610;  alias, 1 drivers
v0x18e7470_0 .net "r", 0 0, L_0x19e6170;  alias, 1 drivers
v0x18e7540_0 .net "s", 0 0, L_0x19e6340;  alias, 1 drivers
S_0x18e82a0 .scope module, "DFFP_0[3]" "dffp" 16 9, 17 2 0, S_0x18e0ee0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e6810/d .functor NOT 1, L_0x193d610, C4<0>, C4<0>, C4<0>;
L_0x19e6810 .delay 1 (1,1,1) L_0x19e6810/d;
v0x18ea210_0 .net "clk", 0 0, L_0x193d610;  alias, 1 drivers
v0x18ea2b0_0 .net "d", 0 0, L_0x19e7d80;  1 drivers
v0x18ea370_0 .net "nclk", 0 0, L_0x19e6810;  1 drivers
v0x18ea470_0 .net "q", 0 0, L_0x19e75f0;  1 drivers
v0x18ea560_0 .net "q_tmp", 0 0, L_0x19e6e70;  1 drivers
v0x18ea650_0 .net "qb", 0 0, L_0x19e7740;  1 drivers
v0x18ea740_0 .net "qb_tmp", 0 0, L_0x19e7000;  1 drivers
S_0x18e8510 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x18e82a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e6960/d .functor NOT 1, L_0x19e7d80, C4<0>, C4<0>, C4<0>;
L_0x19e6960 .delay 1 (1,1,1) L_0x19e6960/d;
L_0x19e6ae0/d .functor AND 1, L_0x19e6960, L_0x19e6810, C4<1>, C4<1>;
L_0x19e6ae0 .delay 1 (3,3,3) L_0x19e6ae0/d;
L_0x19e6cb0/d .functor AND 1, L_0x19e7d80, L_0x19e6810, C4<1>, C4<1>;
L_0x19e6cb0 .delay 1 (3,3,3) L_0x19e6cb0/d;
v0x18e8da0_0 .net "d", 0 0, L_0x19e7d80;  alias, 1 drivers
v0x18e8e80_0 .net "g", 0 0, L_0x19e6810;  alias, 1 drivers
v0x18e8f40_0 .net "nd", 0 0, L_0x19e6960;  1 drivers
v0x18e8fe0_0 .net "q", 0 0, L_0x19e6e70;  alias, 1 drivers
v0x18e90b0_0 .net "qb", 0 0, L_0x19e7000;  alias, 1 drivers
v0x18e91a0_0 .net "r", 0 0, L_0x19e6ae0;  1 drivers
v0x18e9270_0 .net "s", 0 0, L_0x19e6cb0;  1 drivers
S_0x18e8780 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x18e8510;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e6e70/d .functor NOR 1, L_0x19e6ae0, L_0x19e7000, C4<0>, C4<0>;
L_0x19e6e70 .delay 1 (2,2,2) L_0x19e6e70/d;
L_0x19e7000/d .functor NOR 1, L_0x19e6e70, L_0x19e6cb0, C4<0>, C4<0>;
L_0x19e7000 .delay 1 (2,2,2) L_0x19e7000/d;
v0x18e89f0_0 .net "q", 0 0, L_0x19e6e70;  alias, 1 drivers
v0x18e8ad0_0 .net "qb", 0 0, L_0x19e7000;  alias, 1 drivers
v0x18e8b90_0 .net "r", 0 0, L_0x19e6ae0;  alias, 1 drivers
v0x18e8c30_0 .net "s", 0 0, L_0x19e6cb0;  alias, 1 drivers
S_0x18e9370 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x18e82a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e7170/d .functor NOT 1, L_0x19e6e70, C4<0>, C4<0>, C4<0>;
L_0x19e7170 .delay 1 (1,1,1) L_0x19e7170/d;
L_0x19e72a0/d .functor AND 1, L_0x19e7170, L_0x193d610, C4<1>, C4<1>;
L_0x19e72a0 .delay 1 (3,3,3) L_0x19e72a0/d;
L_0x19e7470/d .functor AND 1, L_0x19e6e70, L_0x193d610, C4<1>, C4<1>;
L_0x19e7470 .delay 1 (3,3,3) L_0x19e7470/d;
v0x18e9c40_0 .net "d", 0 0, L_0x19e6e70;  alias, 1 drivers
v0x18e9d50_0 .net "g", 0 0, L_0x193d610;  alias, 1 drivers
v0x18e9e10_0 .net "nd", 0 0, L_0x19e7170;  1 drivers
v0x18e9eb0_0 .net "q", 0 0, L_0x19e75f0;  alias, 1 drivers
v0x18e9f50_0 .net "qb", 0 0, L_0x19e7740;  alias, 1 drivers
v0x18ea040_0 .net "r", 0 0, L_0x19e72a0;  1 drivers
v0x18ea110_0 .net "s", 0 0, L_0x19e7470;  1 drivers
S_0x18e95e0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x18e9370;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e75f0/d .functor NOR 1, L_0x19e72a0, L_0x19e7740, C4<0>, C4<0>;
L_0x19e75f0 .delay 1 (2,2,2) L_0x19e75f0/d;
L_0x19e7740/d .functor NOR 1, L_0x19e75f0, L_0x19e7470, C4<0>, C4<0>;
L_0x19e7740 .delay 1 (2,2,2) L_0x19e7740/d;
v0x18e9860_0 .net "q", 0 0, L_0x19e75f0;  alias, 1 drivers
v0x18e9940_0 .net "qb", 0 0, L_0x19e7740;  alias, 1 drivers
v0x18e9a00_0 .net "r", 0 0, L_0x19e72a0;  alias, 1 drivers
v0x18e9ad0_0 .net "s", 0 0, L_0x19e7470;  alias, 1 drivers
S_0x18eab90 .scope module, "r3" "reg4" 20 51, 16 3 0, S_0x188ca60;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0x18f44e0_0 .net "D", 3 0, L_0x19d7790;  alias, 1 drivers
v0x18f45c0_0 .net "Q", 3 0, L_0x19e3840;  alias, 1 drivers
v0x18f4660_0 .net "QB", 3 0, L_0x19e38e0;  alias, 1 drivers
v0x18f4720_0 .net "clk", 0 0, L_0x193d610;  alias, 1 drivers
L_0x19e32f0 .part L_0x19d7790, 0, 1;
L_0x19e34b0 .part L_0x19d7790, 1, 1;
L_0x19e35e0 .part L_0x19d7790, 2, 1;
L_0x19e3710 .part L_0x19d7790, 3, 1;
L_0x19e3840 .concat [ 1 1 1 1], L_0x19e0360, L_0x19e1120, L_0x19e2090, L_0x19e3000;
L_0x19e38e0 .concat [ 1 1 1 1], L_0x19e0470, L_0x19e1230, L_0x19e21a0, L_0x19e3110;
S_0x18eade0 .scope module, "DFFP_0[0]" "dffp" 16 9, 17 2 0, S_0x18eab90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19def20/d .functor NOT 1, L_0x193d610, C4<0>, C4<0>, C4<0>;
L_0x19def20 .delay 1 (1,1,1) L_0x19def20/d;
v0x18ece00_0 .net "clk", 0 0, L_0x193d610;  alias, 1 drivers
v0x18ecea0_0 .net "d", 0 0, L_0x19e32f0;  1 drivers
v0x18ecf60_0 .net "nclk", 0 0, L_0x19def20;  1 drivers
v0x18ed060_0 .net "q", 0 0, L_0x19e0360;  1 drivers
v0x18ed150_0 .net "q_tmp", 0 0, L_0x19df5b0;  1 drivers
v0x18ed240_0 .net "qb", 0 0, L_0x19e0470;  1 drivers
v0x18ed330_0 .net "qb_tmp", 0 0, L_0x19df670;  1 drivers
S_0x18eb070 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x18eade0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19df190/d .functor NOT 1, L_0x19e32f0, C4<0>, C4<0>, C4<0>;
L_0x19df190 .delay 1 (1,1,1) L_0x19df190/d;
L_0x19df2f0/d .functor AND 1, L_0x19df190, L_0x19def20, C4<1>, C4<1>;
L_0x19df2f0 .delay 1 (3,3,3) L_0x19df2f0/d;
L_0x19df4a0/d .functor AND 1, L_0x19e32f0, L_0x19def20, C4<1>, C4<1>;
L_0x19df4a0 .delay 1 (3,3,3) L_0x19df4a0/d;
v0x18eb990_0 .net "d", 0 0, L_0x19e32f0;  alias, 1 drivers
v0x18eba70_0 .net "g", 0 0, L_0x19def20;  alias, 1 drivers
v0x18ebb30_0 .net "nd", 0 0, L_0x19df190;  1 drivers
v0x18ebbd0_0 .net "q", 0 0, L_0x19df5b0;  alias, 1 drivers
v0x18ebca0_0 .net "qb", 0 0, L_0x19df670;  alias, 1 drivers
v0x18ebd90_0 .net "r", 0 0, L_0x19df2f0;  1 drivers
v0x18ebe60_0 .net "s", 0 0, L_0x19df4a0;  1 drivers
S_0x18eb310 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x18eb070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19df5b0/d .functor NOR 1, L_0x19df2f0, L_0x19df670, C4<0>, C4<0>;
L_0x19df5b0 .delay 1 (2,2,2) L_0x19df5b0/d;
L_0x19df670/d .functor NOR 1, L_0x19df5b0, L_0x19df4a0, C4<0>, C4<0>;
L_0x19df670 .delay 1 (2,2,2) L_0x19df670/d;
v0x18eb5b0_0 .net "q", 0 0, L_0x19df5b0;  alias, 1 drivers
v0x18eb690_0 .net "qb", 0 0, L_0x19df670;  alias, 1 drivers
v0x18eb750_0 .net "r", 0 0, L_0x19df2f0;  alias, 1 drivers
v0x18eb820_0 .net "s", 0 0, L_0x19df4a0;  alias, 1 drivers
S_0x18ebf60 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x18eade0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19df730/d .functor NOT 1, L_0x19df5b0, C4<0>, C4<0>, C4<0>;
L_0x19df730 .delay 1 (1,1,1) L_0x19df730/d;
L_0x19df840/d .functor AND 1, L_0x19df730, L_0x193d610, C4<1>, C4<1>;
L_0x19df840 .delay 1 (3,3,3) L_0x19df840/d;
L_0x19e0200/d .functor AND 1, L_0x19df5b0, L_0x193d610, C4<1>, C4<1>;
L_0x19e0200 .delay 1 (3,3,3) L_0x19e0200/d;
v0x18ec830_0 .net "d", 0 0, L_0x19df5b0;  alias, 1 drivers
v0x18ec940_0 .net "g", 0 0, L_0x193d610;  alias, 1 drivers
v0x18eca00_0 .net "nd", 0 0, L_0x19df730;  1 drivers
v0x18ecaa0_0 .net "q", 0 0, L_0x19e0360;  alias, 1 drivers
v0x18ecb40_0 .net "qb", 0 0, L_0x19e0470;  alias, 1 drivers
v0x18ecc30_0 .net "r", 0 0, L_0x19df840;  1 drivers
v0x18ecd00_0 .net "s", 0 0, L_0x19e0200;  1 drivers
S_0x18ec1d0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x18ebf60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e0360/d .functor NOR 1, L_0x19df840, L_0x19e0470, C4<0>, C4<0>;
L_0x19e0360 .delay 1 (2,2,2) L_0x19e0360/d;
L_0x19e0470/d .functor NOR 1, L_0x19e0360, L_0x19e0200, C4<0>, C4<0>;
L_0x19e0470 .delay 1 (2,2,2) L_0x19e0470/d;
v0x18ec450_0 .net "q", 0 0, L_0x19e0360;  alias, 1 drivers
v0x18ec530_0 .net "qb", 0 0, L_0x19e0470;  alias, 1 drivers
v0x18ec5f0_0 .net "r", 0 0, L_0x19df840;  alias, 1 drivers
v0x18ec6c0_0 .net "s", 0 0, L_0x19e0200;  alias, 1 drivers
S_0x18ed420 .scope module, "DFFP_0[1]" "dffp" 16 9, 17 2 0, S_0x18eab90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e0530/d .functor NOT 1, L_0x193d610, C4<0>, C4<0>, C4<0>;
L_0x19e0530 .delay 1 (1,1,1) L_0x19e0530/d;
v0x18ef390_0 .net "clk", 0 0, L_0x193d610;  alias, 1 drivers
v0x18ef430_0 .net "d", 0 0, L_0x19e34b0;  1 drivers
v0x18ef4f0_0 .net "nclk", 0 0, L_0x19e0530;  1 drivers
v0x18ef5f0_0 .net "q", 0 0, L_0x19e1120;  1 drivers
v0x18ef6e0_0 .net "q_tmp", 0 0, L_0x19e0a60;  1 drivers
v0x18ef7d0_0 .net "qb", 0 0, L_0x19e1230;  1 drivers
v0x18ef8c0_0 .net "qb_tmp", 0 0, L_0x19e0bb0;  1 drivers
S_0x18ed6b0 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x18ed420;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e0640/d .functor NOT 1, L_0x19e34b0, C4<0>, C4<0>, C4<0>;
L_0x19e0640 .delay 1 (1,1,1) L_0x19e0640/d;
L_0x19e07a0/d .functor AND 1, L_0x19e0640, L_0x19e0530, C4<1>, C4<1>;
L_0x19e07a0 .delay 1 (3,3,3) L_0x19e07a0/d;
L_0x19e0950/d .functor AND 1, L_0x19e34b0, L_0x19e0530, C4<1>, C4<1>;
L_0x19e0950 .delay 1 (3,3,3) L_0x19e0950/d;
v0x18edf20_0 .net "d", 0 0, L_0x19e34b0;  alias, 1 drivers
v0x18ee000_0 .net "g", 0 0, L_0x19e0530;  alias, 1 drivers
v0x18ee0c0_0 .net "nd", 0 0, L_0x19e0640;  1 drivers
v0x18ee160_0 .net "q", 0 0, L_0x19e0a60;  alias, 1 drivers
v0x18ee230_0 .net "qb", 0 0, L_0x19e0bb0;  alias, 1 drivers
v0x18ee320_0 .net "r", 0 0, L_0x19e07a0;  1 drivers
v0x18ee3f0_0 .net "s", 0 0, L_0x19e0950;  1 drivers
S_0x18ed900 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x18ed6b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e0a60/d .functor NOR 1, L_0x19e07a0, L_0x19e0bb0, C4<0>, C4<0>;
L_0x19e0a60 .delay 1 (2,2,2) L_0x19e0a60/d;
L_0x19e0bb0/d .functor NOR 1, L_0x19e0a60, L_0x19e0950, C4<0>, C4<0>;
L_0x19e0bb0 .delay 1 (2,2,2) L_0x19e0bb0/d;
v0x18edb70_0 .net "q", 0 0, L_0x19e0a60;  alias, 1 drivers
v0x18edc50_0 .net "qb", 0 0, L_0x19e0bb0;  alias, 1 drivers
v0x18edd10_0 .net "r", 0 0, L_0x19e07a0;  alias, 1 drivers
v0x18eddb0_0 .net "s", 0 0, L_0x19e0950;  alias, 1 drivers
S_0x18ee4f0 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x18ed420;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e0d00/d .functor NOT 1, L_0x19e0a60, C4<0>, C4<0>, C4<0>;
L_0x19e0d00 .delay 1 (1,1,1) L_0x19e0d00/d;
L_0x19e0e10/d .functor AND 1, L_0x19e0d00, L_0x193d610, C4<1>, C4<1>;
L_0x19e0e10 .delay 1 (3,3,3) L_0x19e0e10/d;
L_0x19e0fc0/d .functor AND 1, L_0x19e0a60, L_0x193d610, C4<1>, C4<1>;
L_0x19e0fc0 .delay 1 (3,3,3) L_0x19e0fc0/d;
v0x18eedc0_0 .net "d", 0 0, L_0x19e0a60;  alias, 1 drivers
v0x18eeed0_0 .net "g", 0 0, L_0x193d610;  alias, 1 drivers
v0x18eef90_0 .net "nd", 0 0, L_0x19e0d00;  1 drivers
v0x18ef030_0 .net "q", 0 0, L_0x19e1120;  alias, 1 drivers
v0x18ef0d0_0 .net "qb", 0 0, L_0x19e1230;  alias, 1 drivers
v0x18ef1c0_0 .net "r", 0 0, L_0x19e0e10;  1 drivers
v0x18ef290_0 .net "s", 0 0, L_0x19e0fc0;  1 drivers
S_0x18ee760 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x18ee4f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e1120/d .functor NOR 1, L_0x19e0e10, L_0x19e1230, C4<0>, C4<0>;
L_0x19e1120 .delay 1 (2,2,2) L_0x19e1120/d;
L_0x19e1230/d .functor NOR 1, L_0x19e1120, L_0x19e0fc0, C4<0>, C4<0>;
L_0x19e1230 .delay 1 (2,2,2) L_0x19e1230/d;
v0x18ee9e0_0 .net "q", 0 0, L_0x19e1120;  alias, 1 drivers
v0x18eeac0_0 .net "qb", 0 0, L_0x19e1230;  alias, 1 drivers
v0x18eeb80_0 .net "r", 0 0, L_0x19e0e10;  alias, 1 drivers
v0x18eec50_0 .net "s", 0 0, L_0x19e0fc0;  alias, 1 drivers
S_0x18ef9b0 .scope module, "DFFP_0[2]" "dffp" 16 9, 17 2 0, S_0x18eab90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e1410/d .functor NOT 1, L_0x193d610, C4<0>, C4<0>, C4<0>;
L_0x19e1410 .delay 1 (1,1,1) L_0x19e1410/d;
v0x18f1930_0 .net "clk", 0 0, L_0x193d610;  alias, 1 drivers
v0x18f19d0_0 .net "d", 0 0, L_0x19e35e0;  1 drivers
v0x18f1a90_0 .net "nclk", 0 0, L_0x19e1410;  1 drivers
v0x18f1b90_0 .net "q", 0 0, L_0x19e2090;  1 drivers
v0x18f1c80_0 .net "q_tmp", 0 0, L_0x19e19d0;  1 drivers
v0x18f1d70_0 .net "qb", 0 0, L_0x19e21a0;  1 drivers
v0x18f1e60_0 .net "qb_tmp", 0 0, L_0x19e1b20;  1 drivers
S_0x18efc20 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x18ef9b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e1520/d .functor NOT 1, L_0x19e35e0, C4<0>, C4<0>, C4<0>;
L_0x19e1520 .delay 1 (1,1,1) L_0x19e1520/d;
L_0x19e1680/d .functor AND 1, L_0x19e1520, L_0x19e1410, C4<1>, C4<1>;
L_0x19e1680 .delay 1 (3,3,3) L_0x19e1680/d;
L_0x19e1830/d .functor AND 1, L_0x19e35e0, L_0x19e1410, C4<1>, C4<1>;
L_0x19e1830 .delay 1 (3,3,3) L_0x19e1830/d;
v0x18f04c0_0 .net "d", 0 0, L_0x19e35e0;  alias, 1 drivers
v0x18f05a0_0 .net "g", 0 0, L_0x19e1410;  alias, 1 drivers
v0x18f0660_0 .net "nd", 0 0, L_0x19e1520;  1 drivers
v0x18f0700_0 .net "q", 0 0, L_0x19e19d0;  alias, 1 drivers
v0x18f07d0_0 .net "qb", 0 0, L_0x19e1b20;  alias, 1 drivers
v0x18f08c0_0 .net "r", 0 0, L_0x19e1680;  1 drivers
v0x18f0990_0 .net "s", 0 0, L_0x19e1830;  1 drivers
S_0x18efe70 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x18efc20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e19d0/d .functor NOR 1, L_0x19e1680, L_0x19e1b20, C4<0>, C4<0>;
L_0x19e19d0 .delay 1 (2,2,2) L_0x19e19d0/d;
L_0x19e1b20/d .functor NOR 1, L_0x19e19d0, L_0x19e1830, C4<0>, C4<0>;
L_0x19e1b20 .delay 1 (2,2,2) L_0x19e1b20/d;
v0x18f00e0_0 .net "q", 0 0, L_0x19e19d0;  alias, 1 drivers
v0x18f01c0_0 .net "qb", 0 0, L_0x19e1b20;  alias, 1 drivers
v0x18f0280_0 .net "r", 0 0, L_0x19e1680;  alias, 1 drivers
v0x18f0350_0 .net "s", 0 0, L_0x19e1830;  alias, 1 drivers
S_0x18f0a90 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x18ef9b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e1c70/d .functor NOT 1, L_0x19e19d0, C4<0>, C4<0>, C4<0>;
L_0x19e1c70 .delay 1 (1,1,1) L_0x19e1c70/d;
L_0x19e1d80/d .functor AND 1, L_0x19e1c70, L_0x193d610, C4<1>, C4<1>;
L_0x19e1d80 .delay 1 (3,3,3) L_0x19e1d80/d;
L_0x19e1f30/d .functor AND 1, L_0x19e19d0, L_0x193d610, C4<1>, C4<1>;
L_0x19e1f30 .delay 1 (3,3,3) L_0x19e1f30/d;
v0x18f1360_0 .net "d", 0 0, L_0x19e19d0;  alias, 1 drivers
v0x18f1470_0 .net "g", 0 0, L_0x193d610;  alias, 1 drivers
v0x18f1530_0 .net "nd", 0 0, L_0x19e1c70;  1 drivers
v0x18f15d0_0 .net "q", 0 0, L_0x19e2090;  alias, 1 drivers
v0x18f1670_0 .net "qb", 0 0, L_0x19e21a0;  alias, 1 drivers
v0x18f1760_0 .net "r", 0 0, L_0x19e1d80;  1 drivers
v0x18f1830_0 .net "s", 0 0, L_0x19e1f30;  1 drivers
S_0x18f0d00 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x18f0a90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e2090/d .functor NOR 1, L_0x19e1d80, L_0x19e21a0, C4<0>, C4<0>;
L_0x19e2090 .delay 1 (2,2,2) L_0x19e2090/d;
L_0x19e21a0/d .functor NOR 1, L_0x19e2090, L_0x19e1f30, C4<0>, C4<0>;
L_0x19e21a0 .delay 1 (2,2,2) L_0x19e21a0/d;
v0x18f0f80_0 .net "q", 0 0, L_0x19e2090;  alias, 1 drivers
v0x18f1060_0 .net "qb", 0 0, L_0x19e21a0;  alias, 1 drivers
v0x18f1120_0 .net "r", 0 0, L_0x19e1d80;  alias, 1 drivers
v0x18f11f0_0 .net "s", 0 0, L_0x19e1f30;  alias, 1 drivers
S_0x18f1f50 .scope module, "DFFP_0[3]" "dffp" 16 9, 17 2 0, S_0x18eab90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e2380/d .functor NOT 1, L_0x193d610, C4<0>, C4<0>, C4<0>;
L_0x19e2380 .delay 1 (1,1,1) L_0x19e2380/d;
v0x18f3ec0_0 .net "clk", 0 0, L_0x193d610;  alias, 1 drivers
v0x18f3f60_0 .net "d", 0 0, L_0x19e3710;  1 drivers
v0x18f4020_0 .net "nclk", 0 0, L_0x19e2380;  1 drivers
v0x18f4120_0 .net "q", 0 0, L_0x19e3000;  1 drivers
v0x18f4210_0 .net "q_tmp", 0 0, L_0x19e2940;  1 drivers
v0x18f4300_0 .net "qb", 0 0, L_0x19e3110;  1 drivers
v0x18f43f0_0 .net "qb_tmp", 0 0, L_0x19e2a90;  1 drivers
S_0x18f21c0 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x18f1f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e2490/d .functor NOT 1, L_0x19e3710, C4<0>, C4<0>, C4<0>;
L_0x19e2490 .delay 1 (1,1,1) L_0x19e2490/d;
L_0x19e25f0/d .functor AND 1, L_0x19e2490, L_0x19e2380, C4<1>, C4<1>;
L_0x19e25f0 .delay 1 (3,3,3) L_0x19e25f0/d;
L_0x19e27a0/d .functor AND 1, L_0x19e3710, L_0x19e2380, C4<1>, C4<1>;
L_0x19e27a0 .delay 1 (3,3,3) L_0x19e27a0/d;
v0x18f2a50_0 .net "d", 0 0, L_0x19e3710;  alias, 1 drivers
v0x18f2b30_0 .net "g", 0 0, L_0x19e2380;  alias, 1 drivers
v0x18f2bf0_0 .net "nd", 0 0, L_0x19e2490;  1 drivers
v0x18f2c90_0 .net "q", 0 0, L_0x19e2940;  alias, 1 drivers
v0x18f2d60_0 .net "qb", 0 0, L_0x19e2a90;  alias, 1 drivers
v0x18f2e50_0 .net "r", 0 0, L_0x19e25f0;  1 drivers
v0x18f2f20_0 .net "s", 0 0, L_0x19e27a0;  1 drivers
S_0x18f2430 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x18f21c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e2940/d .functor NOR 1, L_0x19e25f0, L_0x19e2a90, C4<0>, C4<0>;
L_0x19e2940 .delay 1 (2,2,2) L_0x19e2940/d;
L_0x19e2a90/d .functor NOR 1, L_0x19e2940, L_0x19e27a0, C4<0>, C4<0>;
L_0x19e2a90 .delay 1 (2,2,2) L_0x19e2a90/d;
v0x18f26a0_0 .net "q", 0 0, L_0x19e2940;  alias, 1 drivers
v0x18f2780_0 .net "qb", 0 0, L_0x19e2a90;  alias, 1 drivers
v0x18f2840_0 .net "r", 0 0, L_0x19e25f0;  alias, 1 drivers
v0x18f28e0_0 .net "s", 0 0, L_0x19e27a0;  alias, 1 drivers
S_0x18f3020 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x18f1f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e2be0/d .functor NOT 1, L_0x19e2940, C4<0>, C4<0>, C4<0>;
L_0x19e2be0 .delay 1 (1,1,1) L_0x19e2be0/d;
L_0x19e2cf0/d .functor AND 1, L_0x19e2be0, L_0x193d610, C4<1>, C4<1>;
L_0x19e2cf0 .delay 1 (3,3,3) L_0x19e2cf0/d;
L_0x19e2ea0/d .functor AND 1, L_0x19e2940, L_0x193d610, C4<1>, C4<1>;
L_0x19e2ea0 .delay 1 (3,3,3) L_0x19e2ea0/d;
v0x18f38f0_0 .net "d", 0 0, L_0x19e2940;  alias, 1 drivers
v0x18f3a00_0 .net "g", 0 0, L_0x193d610;  alias, 1 drivers
v0x18f3ac0_0 .net "nd", 0 0, L_0x19e2be0;  1 drivers
v0x18f3b60_0 .net "q", 0 0, L_0x19e3000;  alias, 1 drivers
v0x18f3c00_0 .net "qb", 0 0, L_0x19e3110;  alias, 1 drivers
v0x18f3cf0_0 .net "r", 0 0, L_0x19e2cf0;  1 drivers
v0x18f3dc0_0 .net "s", 0 0, L_0x19e2ea0;  1 drivers
S_0x18f3290 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x18f3020;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x19e3000/d .functor NOR 1, L_0x19e2cf0, L_0x19e3110, C4<0>, C4<0>;
L_0x19e3000 .delay 1 (2,2,2) L_0x19e3000/d;
L_0x19e3110/d .functor NOR 1, L_0x19e3000, L_0x19e2ea0, C4<0>, C4<0>;
L_0x19e3110 .delay 1 (2,2,2) L_0x19e3110/d;
v0x18f3510_0 .net "q", 0 0, L_0x19e3000;  alias, 1 drivers
v0x18f35f0_0 .net "qb", 0 0, L_0x19e3110;  alias, 1 drivers
v0x18f36b0_0 .net "r", 0 0, L_0x19e2cf0;  alias, 1 drivers
v0x18f3780_0 .net "s", 0 0, L_0x19e2ea0;  alias, 1 drivers
S_0x18f74a0 .scope module, "my_oscillator" "oscillator" 2 7, 23 2 0, S_0x164bdf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en";
    .port_info 1 /OUTPUT 1 "w0";
P_0x18f7650 .param/l "N" 0 23 3, +C4<00000000000000000000000010001001>;
L_0x193d370/d .functor AND 1, v0x19210a0_0, L_0x193d520, C4<1>, C4<1>;
L_0x193d370 .delay 1 (3,3,3) L_0x193d370/d;
L_0x193d610 .functor BUF 1, L_0x193d680, C4<0>, C4<0>, C4<0>;
v0x1918580_0 .net *"_ivl_0", 0 0, L_0x188cbf0;  1 drivers
v0x1918680_0 .net *"_ivl_102", 0 0, L_0x1926550;  1 drivers
v0x1918760_0 .net *"_ivl_105", 0 0, L_0x1926780;  1 drivers
v0x1918820_0 .net *"_ivl_108", 0 0, L_0x1926430;  1 drivers
v0x1918900_0 .net *"_ivl_111", 0 0, L_0x1926c20;  1 drivers
v0x1918a30_0 .net *"_ivl_114", 0 0, L_0x1926f60;  1 drivers
v0x1918b10_0 .net *"_ivl_117", 0 0, L_0x1927190;  1 drivers
v0x1918bf0_0 .net *"_ivl_12", 0 0, L_0x1921a30;  1 drivers
v0x1918cd0_0 .net *"_ivl_120", 0 0, L_0x1927510;  1 drivers
v0x1918db0_0 .net *"_ivl_123", 0 0, L_0x1927740;  1 drivers
v0x1918e90_0 .net *"_ivl_126", 0 0, L_0x1927ad0;  1 drivers
v0x1918f70_0 .net *"_ivl_129", 0 0, L_0x1927d00;  1 drivers
v0x1919050_0 .net *"_ivl_132", 0 0, L_0x19280a0;  1 drivers
v0x1919130_0 .net *"_ivl_135", 0 0, L_0x19282d0;  1 drivers
v0x1919210_0 .net *"_ivl_138", 0 0, L_0x1928680;  1 drivers
v0x19192f0_0 .net *"_ivl_141", 0 0, L_0x19288b0;  1 drivers
v0x19193d0_0 .net *"_ivl_144", 0 0, L_0x1928c70;  1 drivers
v0x19194b0_0 .net *"_ivl_147", 0 0, L_0x1928ea0;  1 drivers
v0x1919590_0 .net *"_ivl_15", 0 0, L_0x1921c10;  1 drivers
v0x1919670_0 .net *"_ivl_150", 0 0, L_0x1929270;  1 drivers
v0x1919750_0 .net *"_ivl_153", 0 0, L_0x19294a0;  1 drivers
v0x1919830_0 .net *"_ivl_156", 0 0, L_0x1929880;  1 drivers
v0x1919910_0 .net *"_ivl_159", 0 0, L_0x1929ab0;  1 drivers
v0x19199f0_0 .net *"_ivl_162", 0 0, L_0x1929ea0;  1 drivers
v0x1919ad0_0 .net *"_ivl_165", 0 0, L_0x192a0d0;  1 drivers
v0x1919bb0_0 .net *"_ivl_168", 0 0, L_0x192a4d0;  1 drivers
v0x1919c90_0 .net *"_ivl_171", 0 0, L_0x192a700;  1 drivers
v0x1919d70_0 .net *"_ivl_174", 0 0, L_0x192ab10;  1 drivers
v0x1919e50_0 .net *"_ivl_177", 0 0, L_0x192ad40;  1 drivers
v0x1919f30_0 .net *"_ivl_18", 0 0, L_0x1921e80;  1 drivers
v0x191a010_0 .net *"_ivl_180", 0 0, L_0x192b160;  1 drivers
v0x191a0f0_0 .net *"_ivl_183", 0 0, L_0x192b390;  1 drivers
v0x191a1d0_0 .net *"_ivl_186", 0 0, L_0x192b7c0;  1 drivers
v0x191a2b0_0 .net *"_ivl_189", 0 0, L_0x192b9f0;  1 drivers
v0x191a390_0 .net *"_ivl_192", 0 0, L_0x192c640;  1 drivers
v0x191a470_0 .net *"_ivl_195", 0 0, L_0x192c870;  1 drivers
v0x191a550_0 .net *"_ivl_198", 0 0, L_0x192ccc0;  1 drivers
v0x191a630_0 .net *"_ivl_201", 0 0, L_0x192cef0;  1 drivers
v0x191a710_0 .net *"_ivl_204", 0 0, L_0x192d350;  1 drivers
v0x191a7f0_0 .net *"_ivl_207", 0 0, L_0x192d580;  1 drivers
v0x191a8d0_0 .net *"_ivl_21", 0 0, L_0x1922080;  1 drivers
v0x191a9b0_0 .net *"_ivl_210", 0 0, L_0x192d9f0;  1 drivers
v0x191aa90_0 .net *"_ivl_213", 0 0, L_0x192dc20;  1 drivers
v0x191ab70_0 .net *"_ivl_216", 0 0, L_0x192e0a0;  1 drivers
v0x191ac50_0 .net *"_ivl_219", 0 0, L_0x192e2d0;  1 drivers
v0x191ad30_0 .net *"_ivl_222", 0 0, L_0x192e760;  1 drivers
v0x191ae10_0 .net *"_ivl_225", 0 0, L_0x192e990;  1 drivers
v0x191aef0_0 .net *"_ivl_228", 0 0, L_0x192ee30;  1 drivers
v0x191afd0_0 .net *"_ivl_231", 0 0, L_0x192f060;  1 drivers
v0x191b0b0_0 .net *"_ivl_234", 0 0, L_0x192f510;  1 drivers
v0x191b190_0 .net *"_ivl_237", 0 0, L_0x192f740;  1 drivers
v0x191b270_0 .net *"_ivl_24", 0 0, L_0x1922300;  1 drivers
v0x191b350_0 .net *"_ivl_240", 0 0, L_0x192fc00;  1 drivers
v0x191b430_0 .net *"_ivl_243", 0 0, L_0x192fe30;  1 drivers
v0x191b510_0 .net *"_ivl_246", 0 0, L_0x1930300;  1 drivers
v0x191b5f0_0 .net *"_ivl_249", 0 0, L_0x1930530;  1 drivers
v0x191b6d0_0 .net *"_ivl_252", 0 0, L_0x1930a10;  1 drivers
v0x191b7b0_0 .net *"_ivl_255", 0 0, L_0x1930c40;  1 drivers
v0x191b890_0 .net *"_ivl_258", 0 0, L_0x1931130;  1 drivers
v0x191b970_0 .net *"_ivl_261", 0 0, L_0x1931360;  1 drivers
v0x191ba50_0 .net *"_ivl_264", 0 0, L_0x1931860;  1 drivers
v0x191bb30_0 .net *"_ivl_267", 0 0, L_0x1931a90;  1 drivers
v0x191bc10_0 .net *"_ivl_27", 0 0, L_0x1922640;  1 drivers
v0x191bcf0_0 .net *"_ivl_270", 0 0, L_0x1931fa0;  1 drivers
v0x191bdd0_0 .net *"_ivl_273", 0 0, L_0x19321d0;  1 drivers
v0x191beb0_0 .net *"_ivl_276", 0 0, L_0x19326f0;  1 drivers
v0x191bf90_0 .net *"_ivl_279", 0 0, L_0x1932920;  1 drivers
v0x191c070_0 .net *"_ivl_282", 0 0, L_0x1932e50;  1 drivers
v0x191c150_0 .net *"_ivl_285", 0 0, L_0x1933080;  1 drivers
v0x191c230_0 .net *"_ivl_288", 0 0, L_0x19335c0;  1 drivers
v0x191c310_0 .net *"_ivl_291", 0 0, L_0x19337f0;  1 drivers
v0x191c3f0_0 .net *"_ivl_294", 0 0, L_0x1933d40;  1 drivers
v0x191c4d0_0 .net *"_ivl_297", 0 0, L_0x1933f70;  1 drivers
v0x191c5b0_0 .net *"_ivl_3", 0 0, L_0x1921320;  1 drivers
v0x191c690_0 .net *"_ivl_30", 0 0, L_0x19228d0;  1 drivers
v0x191c770_0 .net *"_ivl_300", 0 0, L_0x19344d0;  1 drivers
v0x191c850_0 .net *"_ivl_303", 0 0, L_0x1934700;  1 drivers
v0x191c930_0 .net *"_ivl_306", 0 0, L_0x1934c70;  1 drivers
v0x191ca10_0 .net *"_ivl_309", 0 0, L_0x1934ea0;  1 drivers
v0x191caf0_0 .net *"_ivl_312", 0 0, L_0x1935420;  1 drivers
v0x191cbd0_0 .net *"_ivl_315", 0 0, L_0x1935650;  1 drivers
v0x191ccb0_0 .net *"_ivl_318", 0 0, L_0x1935be0;  1 drivers
v0x191cd90_0 .net *"_ivl_321", 0 0, L_0x1935e10;  1 drivers
v0x191ce70_0 .net *"_ivl_324", 0 0, L_0x19363b0;  1 drivers
v0x191cf50_0 .net *"_ivl_327", 0 0, L_0x19365e0;  1 drivers
v0x191d030_0 .net *"_ivl_33", 0 0, L_0x1922ab0;  1 drivers
v0x191d110_0 .net *"_ivl_330", 0 0, L_0x1936b90;  1 drivers
v0x191d1f0_0 .net *"_ivl_333", 0 0, L_0x1936dc0;  1 drivers
v0x191d2d0_0 .net *"_ivl_336", 0 0, L_0x1937380;  1 drivers
v0x191d3b0_0 .net *"_ivl_339", 0 0, L_0x19375b0;  1 drivers
v0x191d490_0 .net *"_ivl_342", 0 0, L_0x1937b80;  1 drivers
v0x191d570_0 .net *"_ivl_345", 0 0, L_0x1937db0;  1 drivers
v0x191d650_0 .net *"_ivl_348", 0 0, L_0x1938390;  1 drivers
v0x191d730_0 .net *"_ivl_351", 0 0, L_0x19385c0;  1 drivers
v0x191d810_0 .net *"_ivl_354", 0 0, L_0x1938bb0;  1 drivers
v0x191d8f0_0 .net *"_ivl_357", 0 0, L_0x1938de0;  1 drivers
v0x191d9d0_0 .net *"_ivl_36", 0 0, L_0x1922d50;  1 drivers
v0x191dab0_0 .net *"_ivl_360", 0 0, L_0x19393e0;  1 drivers
v0x191db90_0 .net *"_ivl_363", 0 0, L_0x1939610;  1 drivers
v0x191dc70_0 .net *"_ivl_366", 0 0, L_0x1939c20;  1 drivers
v0x191dd50_0 .net *"_ivl_369", 0 0, L_0x1939e50;  1 drivers
v0x191de30_0 .net *"_ivl_372", 0 0, L_0x193a470;  1 drivers
v0x191df10_0 .net *"_ivl_375", 0 0, L_0x193a6a0;  1 drivers
v0x191dff0_0 .net *"_ivl_378", 0 0, L_0x193acd0;  1 drivers
v0x191e0d0_0 .net *"_ivl_381", 0 0, L_0x193af00;  1 drivers
v0x191e1b0_0 .net *"_ivl_384", 0 0, L_0x192c030;  1 drivers
v0x191e290_0 .net *"_ivl_387", 0 0, L_0x192c260;  1 drivers
v0x191e370_0 .net *"_ivl_39", 0 0, L_0x1922f80;  1 drivers
v0x191e450_0 .net *"_ivl_390", 0 0, L_0x193c600;  1 drivers
v0x191e530_0 .net *"_ivl_393", 0 0, L_0x193c800;  1 drivers
v0x191e610_0 .net *"_ivl_396", 0 0, L_0x193c1e0;  1 drivers
v0x191e6f0_0 .net *"_ivl_399", 0 0, L_0x193c410;  1 drivers
v0x191e7d0_0 .net *"_ivl_402", 0 0, L_0x193ca60;  1 drivers
v0x191e8b0_0 .net *"_ivl_405", 0 0, L_0x193cc90;  1 drivers
v0x191e990_0 .net *"_ivl_408", 0 0, L_0x193cee0;  1 drivers
v0x191ea70_0 .net *"_ivl_411", 0 0, L_0x193d370;  1 drivers
v0x191eb50_0 .net *"_ivl_415", 0 0, L_0x193d520;  1 drivers
v0x191ec30_0 .net *"_ivl_417", 0 0, L_0x193d680;  1 drivers
v0x191ed10_0 .net *"_ivl_42", 0 0, L_0x1922ce0;  1 drivers
v0x191edf0_0 .net *"_ivl_45", 0 0, L_0x19233f0;  1 drivers
v0x191eed0_0 .net *"_ivl_48", 0 0, L_0x19236b0;  1 drivers
v0x191efb0_0 .net *"_ivl_51", 0 0, L_0x19238e0;  1 drivers
v0x191f090_0 .net *"_ivl_54", 0 0, L_0x1923bb0;  1 drivers
v0x191f170_0 .net *"_ivl_57", 0 0, L_0x1923de0;  1 drivers
v0x191f250_0 .net *"_ivl_6", 0 0, L_0x1921570;  1 drivers
v0x191f330_0 .net *"_ivl_60", 0 0, L_0x19240c0;  1 drivers
v0x191f410_0 .net *"_ivl_63", 0 0, L_0x1924250;  1 drivers
v0x191f4f0_0 .net *"_ivl_66", 0 0, L_0x1924540;  1 drivers
v0x191f5d0_0 .net *"_ivl_69", 0 0, L_0x1924770;  1 drivers
v0x191fec0_0 .net *"_ivl_72", 0 0, L_0x1924a70;  1 drivers
v0x191ffa0_0 .net *"_ivl_75", 0 0, L_0x1924ca0;  1 drivers
v0x1920080_0 .net *"_ivl_78", 0 0, L_0x1924fb0;  1 drivers
v0x1920160_0 .net *"_ivl_81", 0 0, L_0x19251e0;  1 drivers
v0x1920240_0 .net *"_ivl_84", 0 0, L_0x1925500;  1 drivers
v0x1920320_0 .net *"_ivl_87", 0 0, L_0x1925730;  1 drivers
v0x1920400_0 .net *"_ivl_9", 0 0, L_0x1921770;  1 drivers
v0x19204e0_0 .net *"_ivl_90", 0 0, L_0x1925a60;  1 drivers
v0x19205c0_0 .net *"_ivl_93", 0 0, L_0x1925c90;  1 drivers
v0x19206a0_0 .net *"_ivl_96", 0 0, L_0x1925fd0;  1 drivers
v0x1920780_0 .net *"_ivl_99", 0 0, L_0x1926200;  1 drivers
v0x1920860_0 .net "en", 0 0, v0x19210a0_0;  1 drivers
v0x1920920_0 .net "w", 137 0, L_0x193d110;  1 drivers
v0x1920a00_0 .net "w0", 0 0, L_0x193d610;  alias, 1 drivers
L_0x1921230 .part L_0x193d110, 137, 1;
L_0x1921430 .part L_0x193d110, 136, 1;
L_0x1921680 .part L_0x193d110, 135, 1;
L_0x1921880 .part L_0x193d110, 134, 1;
L_0x1921b20 .part L_0x193d110, 133, 1;
L_0x1921d50 .part L_0x193d110, 132, 1;
L_0x1921f90 .part L_0x193d110, 131, 1;
L_0x19221c0 .part L_0x193d110, 130, 1;
L_0x1922550 .part L_0x193d110, 129, 1;
L_0x1922780 .part L_0x193d110, 128, 1;
L_0x19229c0 .part L_0x193d110, 127, 1;
L_0x1922bf0 .part L_0x193d110, 126, 1;
L_0x1922e90 .part L_0x193d110, 125, 1;
L_0x19230c0 .part L_0x193d110, 124, 1;
L_0x1923300 .part L_0x193d110, 123, 1;
L_0x1923530 .part L_0x193d110, 122, 1;
L_0x19237f0 .part L_0x193d110, 121, 1;
L_0x1923a20 .part L_0x193d110, 120, 1;
L_0x1923cf0 .part L_0x193d110, 119, 1;
L_0x1923f20 .part L_0x193d110, 118, 1;
L_0x1923b10 .part L_0x193d110, 117, 1;
L_0x1924390 .part L_0x193d110, 116, 1;
L_0x1924680 .part L_0x193d110, 115, 1;
L_0x19248b0 .part L_0x193d110, 114, 1;
L_0x1924bb0 .part L_0x193d110, 113, 1;
L_0x1924de0 .part L_0x193d110, 112, 1;
L_0x19250f0 .part L_0x193d110, 111, 1;
L_0x1925320 .part L_0x193d110, 110, 1;
L_0x1925640 .part L_0x193d110, 109, 1;
L_0x1925870 .part L_0x193d110, 108, 1;
L_0x1925ba0 .part L_0x193d110, 107, 1;
L_0x1925dd0 .part L_0x193d110, 106, 1;
L_0x1926110 .part L_0x193d110, 105, 1;
L_0x1926340 .part L_0x193d110, 104, 1;
L_0x1926690 .part L_0x193d110, 103, 1;
L_0x19268c0 .part L_0x193d110, 102, 1;
L_0x1926b30 .part L_0x193d110, 101, 1;
L_0x1926d30 .part L_0x193d110, 100, 1;
L_0x19270a0 .part L_0x193d110, 99, 1;
L_0x19272d0 .part L_0x193d110, 98, 1;
L_0x1927650 .part L_0x193d110, 97, 1;
L_0x1927880 .part L_0x193d110, 96, 1;
L_0x1927c10 .part L_0x193d110, 95, 1;
L_0x1927e40 .part L_0x193d110, 94, 1;
L_0x19281e0 .part L_0x193d110, 93, 1;
L_0x1928410 .part L_0x193d110, 92, 1;
L_0x19287c0 .part L_0x193d110, 91, 1;
L_0x19289f0 .part L_0x193d110, 90, 1;
L_0x1928db0 .part L_0x193d110, 89, 1;
L_0x1928fe0 .part L_0x193d110, 88, 1;
L_0x19293b0 .part L_0x193d110, 87, 1;
L_0x19295e0 .part L_0x193d110, 86, 1;
L_0x19299c0 .part L_0x193d110, 85, 1;
L_0x1929bf0 .part L_0x193d110, 84, 1;
L_0x1929fe0 .part L_0x193d110, 83, 1;
L_0x192a210 .part L_0x193d110, 82, 1;
L_0x192a610 .part L_0x193d110, 81, 1;
L_0x192a840 .part L_0x193d110, 80, 1;
L_0x192ac50 .part L_0x193d110, 79, 1;
L_0x192ae80 .part L_0x193d110, 78, 1;
L_0x192b2a0 .part L_0x193d110, 77, 1;
L_0x192b4d0 .part L_0x193d110, 76, 1;
L_0x192b900 .part L_0x193d110, 75, 1;
L_0x192bb30 .part L_0x193d110, 74, 1;
L_0x192c780 .part L_0x193d110, 73, 1;
L_0x192c9b0 .part L_0x193d110, 72, 1;
L_0x192ce00 .part L_0x193d110, 71, 1;
L_0x192d030 .part L_0x193d110, 70, 1;
L_0x192d490 .part L_0x193d110, 69, 1;
L_0x192d6c0 .part L_0x193d110, 68, 1;
L_0x192db30 .part L_0x193d110, 67, 1;
L_0x192dd60 .part L_0x193d110, 66, 1;
L_0x192e1e0 .part L_0x193d110, 65, 1;
L_0x192e410 .part L_0x193d110, 64, 1;
L_0x192e8a0 .part L_0x193d110, 63, 1;
L_0x192ead0 .part L_0x193d110, 62, 1;
L_0x192ef70 .part L_0x193d110, 61, 1;
L_0x192f1a0 .part L_0x193d110, 60, 1;
L_0x192f650 .part L_0x193d110, 59, 1;
L_0x192f880 .part L_0x193d110, 58, 1;
L_0x192fd40 .part L_0x193d110, 57, 1;
L_0x192ff70 .part L_0x193d110, 56, 1;
L_0x1930440 .part L_0x193d110, 55, 1;
L_0x1930670 .part L_0x193d110, 54, 1;
L_0x1930b50 .part L_0x193d110, 53, 1;
L_0x1930d80 .part L_0x193d110, 52, 1;
L_0x1931270 .part L_0x193d110, 51, 1;
L_0x19314a0 .part L_0x193d110, 50, 1;
L_0x19319a0 .part L_0x193d110, 49, 1;
L_0x1931bd0 .part L_0x193d110, 48, 1;
L_0x19320e0 .part L_0x193d110, 47, 1;
L_0x1932310 .part L_0x193d110, 46, 1;
L_0x1932830 .part L_0x193d110, 45, 1;
L_0x1932a60 .part L_0x193d110, 44, 1;
L_0x1932f90 .part L_0x193d110, 43, 1;
L_0x19331c0 .part L_0x193d110, 42, 1;
L_0x1933700 .part L_0x193d110, 41, 1;
L_0x1933930 .part L_0x193d110, 40, 1;
L_0x1933e80 .part L_0x193d110, 39, 1;
L_0x19340b0 .part L_0x193d110, 38, 1;
L_0x1934610 .part L_0x193d110, 37, 1;
L_0x1934840 .part L_0x193d110, 36, 1;
L_0x1934db0 .part L_0x193d110, 35, 1;
L_0x1934fe0 .part L_0x193d110, 34, 1;
L_0x1935560 .part L_0x193d110, 33, 1;
L_0x1935790 .part L_0x193d110, 32, 1;
L_0x1935d20 .part L_0x193d110, 31, 1;
L_0x1935f50 .part L_0x193d110, 30, 1;
L_0x19364f0 .part L_0x193d110, 29, 1;
L_0x1936720 .part L_0x193d110, 28, 1;
L_0x1936cd0 .part L_0x193d110, 27, 1;
L_0x1936f00 .part L_0x193d110, 26, 1;
L_0x19374c0 .part L_0x193d110, 25, 1;
L_0x19376f0 .part L_0x193d110, 24, 1;
L_0x1937cc0 .part L_0x193d110, 23, 1;
L_0x1937ef0 .part L_0x193d110, 22, 1;
L_0x19384d0 .part L_0x193d110, 21, 1;
L_0x1938700 .part L_0x193d110, 20, 1;
L_0x1938cf0 .part L_0x193d110, 19, 1;
L_0x1938f20 .part L_0x193d110, 18, 1;
L_0x1939520 .part L_0x193d110, 17, 1;
L_0x1939750 .part L_0x193d110, 16, 1;
L_0x1939d60 .part L_0x193d110, 15, 1;
L_0x1939f90 .part L_0x193d110, 14, 1;
L_0x193a5b0 .part L_0x193d110, 13, 1;
L_0x193a7e0 .part L_0x193d110, 12, 1;
L_0x193ae10 .part L_0x193d110, 11, 1;
L_0x193b040 .part L_0x193d110, 10, 1;
L_0x192c170 .part L_0x193d110, 9, 1;
L_0x193c140 .part L_0x193d110, 8, 1;
L_0x193c710 .part L_0x193d110, 7, 1;
L_0x193c970 .part L_0x193d110, 6, 1;
L_0x193c320 .part L_0x193d110, 5, 1;
L_0x193c550 .part L_0x193d110, 4, 1;
L_0x193cba0 .part L_0x193d110, 3, 1;
L_0x193cdd0 .part L_0x193d110, 2, 1;
L_0x193d020 .part L_0x193d110, 1, 1;
LS_0x193d110_0_0 .concat8 [ 1 1 1 1], L_0x193cee0, L_0x193cc90, L_0x193ca60, L_0x193c410;
LS_0x193d110_0_4 .concat8 [ 1 1 1 1], L_0x193c1e0, L_0x193c800, L_0x193c600, L_0x192c260;
LS_0x193d110_0_8 .concat8 [ 1 1 1 1], L_0x192c030, L_0x193af00, L_0x193acd0, L_0x193a6a0;
LS_0x193d110_0_12 .concat8 [ 1 1 1 1], L_0x193a470, L_0x1939e50, L_0x1939c20, L_0x1939610;
LS_0x193d110_0_16 .concat8 [ 1 1 1 1], L_0x19393e0, L_0x1938de0, L_0x1938bb0, L_0x19385c0;
LS_0x193d110_0_20 .concat8 [ 1 1 1 1], L_0x1938390, L_0x1937db0, L_0x1937b80, L_0x19375b0;
LS_0x193d110_0_24 .concat8 [ 1 1 1 1], L_0x1937380, L_0x1936dc0, L_0x1936b90, L_0x19365e0;
LS_0x193d110_0_28 .concat8 [ 1 1 1 1], L_0x19363b0, L_0x1935e10, L_0x1935be0, L_0x1935650;
LS_0x193d110_0_32 .concat8 [ 1 1 1 1], L_0x1935420, L_0x1934ea0, L_0x1934c70, L_0x1934700;
LS_0x193d110_0_36 .concat8 [ 1 1 1 1], L_0x19344d0, L_0x1933f70, L_0x1933d40, L_0x19337f0;
LS_0x193d110_0_40 .concat8 [ 1 1 1 1], L_0x19335c0, L_0x1933080, L_0x1932e50, L_0x1932920;
LS_0x193d110_0_44 .concat8 [ 1 1 1 1], L_0x19326f0, L_0x19321d0, L_0x1931fa0, L_0x1931a90;
LS_0x193d110_0_48 .concat8 [ 1 1 1 1], L_0x1931860, L_0x1931360, L_0x1931130, L_0x1930c40;
LS_0x193d110_0_52 .concat8 [ 1 1 1 1], L_0x1930a10, L_0x1930530, L_0x1930300, L_0x192fe30;
LS_0x193d110_0_56 .concat8 [ 1 1 1 1], L_0x192fc00, L_0x192f740, L_0x192f510, L_0x192f060;
LS_0x193d110_0_60 .concat8 [ 1 1 1 1], L_0x192ee30, L_0x192e990, L_0x192e760, L_0x192e2d0;
LS_0x193d110_0_64 .concat8 [ 1 1 1 1], L_0x192e0a0, L_0x192dc20, L_0x192d9f0, L_0x192d580;
LS_0x193d110_0_68 .concat8 [ 1 1 1 1], L_0x192d350, L_0x192cef0, L_0x192ccc0, L_0x192c870;
LS_0x193d110_0_72 .concat8 [ 1 1 1 1], L_0x192c640, L_0x192b9f0, L_0x192b7c0, L_0x192b390;
LS_0x193d110_0_76 .concat8 [ 1 1 1 1], L_0x192b160, L_0x192ad40, L_0x192ab10, L_0x192a700;
LS_0x193d110_0_80 .concat8 [ 1 1 1 1], L_0x192a4d0, L_0x192a0d0, L_0x1929ea0, L_0x1929ab0;
LS_0x193d110_0_84 .concat8 [ 1 1 1 1], L_0x1929880, L_0x19294a0, L_0x1929270, L_0x1928ea0;
LS_0x193d110_0_88 .concat8 [ 1 1 1 1], L_0x1928c70, L_0x19288b0, L_0x1928680, L_0x19282d0;
LS_0x193d110_0_92 .concat8 [ 1 1 1 1], L_0x19280a0, L_0x1927d00, L_0x1927ad0, L_0x1927740;
LS_0x193d110_0_96 .concat8 [ 1 1 1 1], L_0x1927510, L_0x1927190, L_0x1926f60, L_0x1926c20;
LS_0x193d110_0_100 .concat8 [ 1 1 1 1], L_0x1926430, L_0x1926780, L_0x1926550, L_0x1926200;
LS_0x193d110_0_104 .concat8 [ 1 1 1 1], L_0x1925fd0, L_0x1925c90, L_0x1925a60, L_0x1925730;
LS_0x193d110_0_108 .concat8 [ 1 1 1 1], L_0x1925500, L_0x19251e0, L_0x1924fb0, L_0x1924ca0;
LS_0x193d110_0_112 .concat8 [ 1 1 1 1], L_0x1924a70, L_0x1924770, L_0x1924540, L_0x1924250;
LS_0x193d110_0_116 .concat8 [ 1 1 1 1], L_0x19240c0, L_0x1923de0, L_0x1923bb0, L_0x19238e0;
LS_0x193d110_0_120 .concat8 [ 1 1 1 1], L_0x19236b0, L_0x19233f0, L_0x1922ce0, L_0x1922f80;
LS_0x193d110_0_124 .concat8 [ 1 1 1 1], L_0x1922d50, L_0x1922ab0, L_0x19228d0, L_0x1922640;
LS_0x193d110_0_128 .concat8 [ 1 1 1 1], L_0x1922300, L_0x1922080, L_0x1921e80, L_0x1921c10;
LS_0x193d110_0_132 .concat8 [ 1 1 1 1], L_0x1921a30, L_0x1921770, L_0x1921570, L_0x1921320;
LS_0x193d110_0_136 .concat8 [ 1 1 0 0], L_0x188cbf0, L_0x193d370;
LS_0x193d110_1_0 .concat8 [ 4 4 4 4], LS_0x193d110_0_0, LS_0x193d110_0_4, LS_0x193d110_0_8, LS_0x193d110_0_12;
LS_0x193d110_1_4 .concat8 [ 4 4 4 4], LS_0x193d110_0_16, LS_0x193d110_0_20, LS_0x193d110_0_24, LS_0x193d110_0_28;
LS_0x193d110_1_8 .concat8 [ 4 4 4 4], LS_0x193d110_0_32, LS_0x193d110_0_36, LS_0x193d110_0_40, LS_0x193d110_0_44;
LS_0x193d110_1_12 .concat8 [ 4 4 4 4], LS_0x193d110_0_48, LS_0x193d110_0_52, LS_0x193d110_0_56, LS_0x193d110_0_60;
LS_0x193d110_1_16 .concat8 [ 4 4 4 4], LS_0x193d110_0_64, LS_0x193d110_0_68, LS_0x193d110_0_72, LS_0x193d110_0_76;
LS_0x193d110_1_20 .concat8 [ 4 4 4 4], LS_0x193d110_0_80, LS_0x193d110_0_84, LS_0x193d110_0_88, LS_0x193d110_0_92;
LS_0x193d110_1_24 .concat8 [ 4 4 4 4], LS_0x193d110_0_96, LS_0x193d110_0_100, LS_0x193d110_0_104, LS_0x193d110_0_108;
LS_0x193d110_1_28 .concat8 [ 4 4 4 4], LS_0x193d110_0_112, LS_0x193d110_0_116, LS_0x193d110_0_120, LS_0x193d110_0_124;
LS_0x193d110_1_32 .concat8 [ 4 4 2 0], LS_0x193d110_0_128, LS_0x193d110_0_132, LS_0x193d110_0_136;
LS_0x193d110_2_0 .concat8 [ 16 16 16 16], LS_0x193d110_1_0, LS_0x193d110_1_4, LS_0x193d110_1_8, LS_0x193d110_1_12;
LS_0x193d110_2_4 .concat8 [ 16 16 16 16], LS_0x193d110_1_16, LS_0x193d110_1_20, LS_0x193d110_1_24, LS_0x193d110_1_28;
LS_0x193d110_2_8 .concat8 [ 10 0 0 0], LS_0x193d110_1_32;
L_0x193d110 .concat8 [ 64 64 10 0], LS_0x193d110_2_0, LS_0x193d110_2_4, LS_0x193d110_2_8;
L_0x193d520 .part L_0x193d110, 0, 1;
L_0x193d680 .part L_0x193d110, 0, 1;
S_0x18f76f0 .scope generate, "gen_not_gates[0]" "gen_not_gates[0]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x18f7910 .param/l "i" 0 23 10, +C4<00>;
L_0x193cee0/d .functor NOT 1, L_0x193d020, C4<0>, C4<0>, C4<0>;
L_0x193cee0 .delay 1 (1,1,1) L_0x193cee0/d;
v0x18f79f0_0 .net *"_ivl_0", 0 0, L_0x193d020;  1 drivers
S_0x18f7ad0 .scope generate, "gen_not_gates[1]" "gen_not_gates[1]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x18f7cf0 .param/l "i" 0 23 10, +C4<01>;
L_0x193cc90/d .functor NOT 1, L_0x193cdd0, C4<0>, C4<0>, C4<0>;
L_0x193cc90 .delay 1 (1,1,1) L_0x193cc90/d;
v0x18f7db0_0 .net *"_ivl_0", 0 0, L_0x193cdd0;  1 drivers
S_0x18f7e90 .scope generate, "gen_not_gates[2]" "gen_not_gates[2]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x18f8090 .param/l "i" 0 23 10, +C4<010>;
L_0x193ca60/d .functor NOT 1, L_0x193cba0, C4<0>, C4<0>, C4<0>;
L_0x193ca60 .delay 1 (1,1,1) L_0x193ca60/d;
v0x18f8150_0 .net *"_ivl_0", 0 0, L_0x193cba0;  1 drivers
S_0x18f8230 .scope generate, "gen_not_gates[3]" "gen_not_gates[3]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x18f8430 .param/l "i" 0 23 10, +C4<011>;
L_0x193c410/d .functor NOT 1, L_0x193c550, C4<0>, C4<0>, C4<0>;
L_0x193c410 .delay 1 (1,1,1) L_0x193c410/d;
v0x18f8510_0 .net *"_ivl_0", 0 0, L_0x193c550;  1 drivers
S_0x18f85f0 .scope generate, "gen_not_gates[4]" "gen_not_gates[4]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x18f8840 .param/l "i" 0 23 10, +C4<0100>;
L_0x193c1e0/d .functor NOT 1, L_0x193c320, C4<0>, C4<0>, C4<0>;
L_0x193c1e0 .delay 1 (1,1,1) L_0x193c1e0/d;
v0x18f8920_0 .net *"_ivl_0", 0 0, L_0x193c320;  1 drivers
S_0x18f8a00 .scope generate, "gen_not_gates[5]" "gen_not_gates[5]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x18f8c00 .param/l "i" 0 23 10, +C4<0101>;
L_0x193c800/d .functor NOT 1, L_0x193c970, C4<0>, C4<0>, C4<0>;
L_0x193c800 .delay 1 (1,1,1) L_0x193c800/d;
v0x18f8ce0_0 .net *"_ivl_0", 0 0, L_0x193c970;  1 drivers
S_0x18f8dc0 .scope generate, "gen_not_gates[6]" "gen_not_gates[6]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x18f8fc0 .param/l "i" 0 23 10, +C4<0110>;
L_0x193c600/d .functor NOT 1, L_0x193c710, C4<0>, C4<0>, C4<0>;
L_0x193c600 .delay 1 (1,1,1) L_0x193c600/d;
v0x18f90a0_0 .net *"_ivl_0", 0 0, L_0x193c710;  1 drivers
S_0x18f9180 .scope generate, "gen_not_gates[7]" "gen_not_gates[7]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x18f9380 .param/l "i" 0 23 10, +C4<0111>;
L_0x192c260/d .functor NOT 1, L_0x193c140, C4<0>, C4<0>, C4<0>;
L_0x192c260 .delay 1 (1,1,1) L_0x192c260/d;
v0x18f9460_0 .net *"_ivl_0", 0 0, L_0x193c140;  1 drivers
S_0x18f9540 .scope generate, "gen_not_gates[8]" "gen_not_gates[8]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x18f87f0 .param/l "i" 0 23 10, +C4<01000>;
L_0x192c030/d .functor NOT 1, L_0x192c170, C4<0>, C4<0>, C4<0>;
L_0x192c030 .delay 1 (1,1,1) L_0x192c030/d;
v0x18f97d0_0 .net *"_ivl_0", 0 0, L_0x192c170;  1 drivers
S_0x18f98b0 .scope generate, "gen_not_gates[9]" "gen_not_gates[9]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x18f9ab0 .param/l "i" 0 23 10, +C4<01001>;
L_0x193af00/d .functor NOT 1, L_0x193b040, C4<0>, C4<0>, C4<0>;
L_0x193af00 .delay 1 (1,1,1) L_0x193af00/d;
v0x18f9b90_0 .net *"_ivl_0", 0 0, L_0x193b040;  1 drivers
S_0x18f9c70 .scope generate, "gen_not_gates[10]" "gen_not_gates[10]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x18f9e70 .param/l "i" 0 23 10, +C4<01010>;
L_0x193acd0/d .functor NOT 1, L_0x193ae10, C4<0>, C4<0>, C4<0>;
L_0x193acd0 .delay 1 (1,1,1) L_0x193acd0/d;
v0x18f9f50_0 .net *"_ivl_0", 0 0, L_0x193ae10;  1 drivers
S_0x18fa030 .scope generate, "gen_not_gates[11]" "gen_not_gates[11]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x18fa230 .param/l "i" 0 23 10, +C4<01011>;
L_0x193a6a0/d .functor NOT 1, L_0x193a7e0, C4<0>, C4<0>, C4<0>;
L_0x193a6a0 .delay 1 (1,1,1) L_0x193a6a0/d;
v0x18fa310_0 .net *"_ivl_0", 0 0, L_0x193a7e0;  1 drivers
S_0x18fa3f0 .scope generate, "gen_not_gates[12]" "gen_not_gates[12]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x18fa5f0 .param/l "i" 0 23 10, +C4<01100>;
L_0x193a470/d .functor NOT 1, L_0x193a5b0, C4<0>, C4<0>, C4<0>;
L_0x193a470 .delay 1 (1,1,1) L_0x193a470/d;
v0x18fa6d0_0 .net *"_ivl_0", 0 0, L_0x193a5b0;  1 drivers
S_0x18fa7b0 .scope generate, "gen_not_gates[13]" "gen_not_gates[13]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x18fa9b0 .param/l "i" 0 23 10, +C4<01101>;
L_0x1939e50/d .functor NOT 1, L_0x1939f90, C4<0>, C4<0>, C4<0>;
L_0x1939e50 .delay 1 (1,1,1) L_0x1939e50/d;
v0x18faa90_0 .net *"_ivl_0", 0 0, L_0x1939f90;  1 drivers
S_0x18fab70 .scope generate, "gen_not_gates[14]" "gen_not_gates[14]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x18fad70 .param/l "i" 0 23 10, +C4<01110>;
L_0x1939c20/d .functor NOT 1, L_0x1939d60, C4<0>, C4<0>, C4<0>;
L_0x1939c20 .delay 1 (1,1,1) L_0x1939c20/d;
v0x18fae50_0 .net *"_ivl_0", 0 0, L_0x1939d60;  1 drivers
S_0x18faf30 .scope generate, "gen_not_gates[15]" "gen_not_gates[15]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x18fb130 .param/l "i" 0 23 10, +C4<01111>;
L_0x1939610/d .functor NOT 1, L_0x1939750, C4<0>, C4<0>, C4<0>;
L_0x1939610 .delay 1 (1,1,1) L_0x1939610/d;
v0x18fb210_0 .net *"_ivl_0", 0 0, L_0x1939750;  1 drivers
S_0x18fb2f0 .scope generate, "gen_not_gates[16]" "gen_not_gates[16]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x18fb600 .param/l "i" 0 23 10, +C4<010000>;
L_0x19393e0/d .functor NOT 1, L_0x1939520, C4<0>, C4<0>, C4<0>;
L_0x19393e0 .delay 1 (1,1,1) L_0x19393e0/d;
v0x18fb6e0_0 .net *"_ivl_0", 0 0, L_0x1939520;  1 drivers
S_0x18fb7c0 .scope generate, "gen_not_gates[17]" "gen_not_gates[17]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x18fb9c0 .param/l "i" 0 23 10, +C4<010001>;
L_0x1938de0/d .functor NOT 1, L_0x1938f20, C4<0>, C4<0>, C4<0>;
L_0x1938de0 .delay 1 (1,1,1) L_0x1938de0/d;
v0x18fbaa0_0 .net *"_ivl_0", 0 0, L_0x1938f20;  1 drivers
S_0x18fbb80 .scope generate, "gen_not_gates[18]" "gen_not_gates[18]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x18fbd80 .param/l "i" 0 23 10, +C4<010010>;
L_0x1938bb0/d .functor NOT 1, L_0x1938cf0, C4<0>, C4<0>, C4<0>;
L_0x1938bb0 .delay 1 (1,1,1) L_0x1938bb0/d;
v0x18fbe60_0 .net *"_ivl_0", 0 0, L_0x1938cf0;  1 drivers
S_0x18fbf40 .scope generate, "gen_not_gates[19]" "gen_not_gates[19]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x18fc140 .param/l "i" 0 23 10, +C4<010011>;
L_0x19385c0/d .functor NOT 1, L_0x1938700, C4<0>, C4<0>, C4<0>;
L_0x19385c0 .delay 1 (1,1,1) L_0x19385c0/d;
v0x18fc220_0 .net *"_ivl_0", 0 0, L_0x1938700;  1 drivers
S_0x18fc300 .scope generate, "gen_not_gates[20]" "gen_not_gates[20]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x18fc500 .param/l "i" 0 23 10, +C4<010100>;
L_0x1938390/d .functor NOT 1, L_0x19384d0, C4<0>, C4<0>, C4<0>;
L_0x1938390 .delay 1 (1,1,1) L_0x1938390/d;
v0x18fc5e0_0 .net *"_ivl_0", 0 0, L_0x19384d0;  1 drivers
S_0x18fc6c0 .scope generate, "gen_not_gates[21]" "gen_not_gates[21]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x18fc8c0 .param/l "i" 0 23 10, +C4<010101>;
L_0x1937db0/d .functor NOT 1, L_0x1937ef0, C4<0>, C4<0>, C4<0>;
L_0x1937db0 .delay 1 (1,1,1) L_0x1937db0/d;
v0x18fc9a0_0 .net *"_ivl_0", 0 0, L_0x1937ef0;  1 drivers
S_0x18fca80 .scope generate, "gen_not_gates[22]" "gen_not_gates[22]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x18fcc80 .param/l "i" 0 23 10, +C4<010110>;
L_0x1937b80/d .functor NOT 1, L_0x1937cc0, C4<0>, C4<0>, C4<0>;
L_0x1937b80 .delay 1 (1,1,1) L_0x1937b80/d;
v0x18fcd60_0 .net *"_ivl_0", 0 0, L_0x1937cc0;  1 drivers
S_0x18fce40 .scope generate, "gen_not_gates[23]" "gen_not_gates[23]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x18fd040 .param/l "i" 0 23 10, +C4<010111>;
L_0x19375b0/d .functor NOT 1, L_0x19376f0, C4<0>, C4<0>, C4<0>;
L_0x19375b0 .delay 1 (1,1,1) L_0x19375b0/d;
v0x18fd120_0 .net *"_ivl_0", 0 0, L_0x19376f0;  1 drivers
S_0x18fd200 .scope generate, "gen_not_gates[24]" "gen_not_gates[24]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x18fd400 .param/l "i" 0 23 10, +C4<011000>;
L_0x1937380/d .functor NOT 1, L_0x19374c0, C4<0>, C4<0>, C4<0>;
L_0x1937380 .delay 1 (1,1,1) L_0x1937380/d;
v0x18fd4e0_0 .net *"_ivl_0", 0 0, L_0x19374c0;  1 drivers
S_0x18fd5c0 .scope generate, "gen_not_gates[25]" "gen_not_gates[25]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x18fd7c0 .param/l "i" 0 23 10, +C4<011001>;
L_0x1936dc0/d .functor NOT 1, L_0x1936f00, C4<0>, C4<0>, C4<0>;
L_0x1936dc0 .delay 1 (1,1,1) L_0x1936dc0/d;
v0x18fd8a0_0 .net *"_ivl_0", 0 0, L_0x1936f00;  1 drivers
S_0x18fd980 .scope generate, "gen_not_gates[26]" "gen_not_gates[26]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x18fdb80 .param/l "i" 0 23 10, +C4<011010>;
L_0x1936b90/d .functor NOT 1, L_0x1936cd0, C4<0>, C4<0>, C4<0>;
L_0x1936b90 .delay 1 (1,1,1) L_0x1936b90/d;
v0x18fdc60_0 .net *"_ivl_0", 0 0, L_0x1936cd0;  1 drivers
S_0x18fdd40 .scope generate, "gen_not_gates[27]" "gen_not_gates[27]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x18fdf40 .param/l "i" 0 23 10, +C4<011011>;
L_0x19365e0/d .functor NOT 1, L_0x1936720, C4<0>, C4<0>, C4<0>;
L_0x19365e0 .delay 1 (1,1,1) L_0x19365e0/d;
v0x18fe020_0 .net *"_ivl_0", 0 0, L_0x1936720;  1 drivers
S_0x18fe100 .scope generate, "gen_not_gates[28]" "gen_not_gates[28]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x18fe300 .param/l "i" 0 23 10, +C4<011100>;
L_0x19363b0/d .functor NOT 1, L_0x19364f0, C4<0>, C4<0>, C4<0>;
L_0x19363b0 .delay 1 (1,1,1) L_0x19363b0/d;
v0x18fe3e0_0 .net *"_ivl_0", 0 0, L_0x19364f0;  1 drivers
S_0x18fe4c0 .scope generate, "gen_not_gates[29]" "gen_not_gates[29]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x18fe6c0 .param/l "i" 0 23 10, +C4<011101>;
L_0x1935e10/d .functor NOT 1, L_0x1935f50, C4<0>, C4<0>, C4<0>;
L_0x1935e10 .delay 1 (1,1,1) L_0x1935e10/d;
v0x18fe7a0_0 .net *"_ivl_0", 0 0, L_0x1935f50;  1 drivers
S_0x18fe880 .scope generate, "gen_not_gates[30]" "gen_not_gates[30]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x18fea80 .param/l "i" 0 23 10, +C4<011110>;
L_0x1935be0/d .functor NOT 1, L_0x1935d20, C4<0>, C4<0>, C4<0>;
L_0x1935be0 .delay 1 (1,1,1) L_0x1935be0/d;
v0x18feb60_0 .net *"_ivl_0", 0 0, L_0x1935d20;  1 drivers
S_0x18fec40 .scope generate, "gen_not_gates[31]" "gen_not_gates[31]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x18fee40 .param/l "i" 0 23 10, +C4<011111>;
L_0x1935650/d .functor NOT 1, L_0x1935790, C4<0>, C4<0>, C4<0>;
L_0x1935650 .delay 1 (1,1,1) L_0x1935650/d;
v0x18fef20_0 .net *"_ivl_0", 0 0, L_0x1935790;  1 drivers
S_0x18ff000 .scope generate, "gen_not_gates[32]" "gen_not_gates[32]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x18ff200 .param/l "i" 0 23 10, +C4<0100000>;
L_0x1935420/d .functor NOT 1, L_0x1935560, C4<0>, C4<0>, C4<0>;
L_0x1935420 .delay 1 (1,1,1) L_0x1935420/d;
v0x18ff2c0_0 .net *"_ivl_0", 0 0, L_0x1935560;  1 drivers
S_0x18ff3c0 .scope generate, "gen_not_gates[33]" "gen_not_gates[33]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x18ff5c0 .param/l "i" 0 23 10, +C4<0100001>;
L_0x1934ea0/d .functor NOT 1, L_0x1934fe0, C4<0>, C4<0>, C4<0>;
L_0x1934ea0 .delay 1 (1,1,1) L_0x1934ea0/d;
v0x18ff680_0 .net *"_ivl_0", 0 0, L_0x1934fe0;  1 drivers
S_0x18ff780 .scope generate, "gen_not_gates[34]" "gen_not_gates[34]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x18ff980 .param/l "i" 0 23 10, +C4<0100010>;
L_0x1934c70/d .functor NOT 1, L_0x1934db0, C4<0>, C4<0>, C4<0>;
L_0x1934c70 .delay 1 (1,1,1) L_0x1934c70/d;
v0x18ffa40_0 .net *"_ivl_0", 0 0, L_0x1934db0;  1 drivers
S_0x18ffb40 .scope generate, "gen_not_gates[35]" "gen_not_gates[35]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x18ffd40 .param/l "i" 0 23 10, +C4<0100011>;
L_0x1934700/d .functor NOT 1, L_0x1934840, C4<0>, C4<0>, C4<0>;
L_0x1934700 .delay 1 (1,1,1) L_0x1934700/d;
v0x18ffe00_0 .net *"_ivl_0", 0 0, L_0x1934840;  1 drivers
S_0x18fff00 .scope generate, "gen_not_gates[36]" "gen_not_gates[36]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1900100 .param/l "i" 0 23 10, +C4<0100100>;
L_0x19344d0/d .functor NOT 1, L_0x1934610, C4<0>, C4<0>, C4<0>;
L_0x19344d0 .delay 1 (1,1,1) L_0x19344d0/d;
v0x19001c0_0 .net *"_ivl_0", 0 0, L_0x1934610;  1 drivers
S_0x19002c0 .scope generate, "gen_not_gates[37]" "gen_not_gates[37]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x19004c0 .param/l "i" 0 23 10, +C4<0100101>;
L_0x1933f70/d .functor NOT 1, L_0x19340b0, C4<0>, C4<0>, C4<0>;
L_0x1933f70 .delay 1 (1,1,1) L_0x1933f70/d;
v0x1900580_0 .net *"_ivl_0", 0 0, L_0x19340b0;  1 drivers
S_0x1900680 .scope generate, "gen_not_gates[38]" "gen_not_gates[38]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1900880 .param/l "i" 0 23 10, +C4<0100110>;
L_0x1933d40/d .functor NOT 1, L_0x1933e80, C4<0>, C4<0>, C4<0>;
L_0x1933d40 .delay 1 (1,1,1) L_0x1933d40/d;
v0x1900940_0 .net *"_ivl_0", 0 0, L_0x1933e80;  1 drivers
S_0x1900a40 .scope generate, "gen_not_gates[39]" "gen_not_gates[39]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1900c40 .param/l "i" 0 23 10, +C4<0100111>;
L_0x19337f0/d .functor NOT 1, L_0x1933930, C4<0>, C4<0>, C4<0>;
L_0x19337f0 .delay 1 (1,1,1) L_0x19337f0/d;
v0x1900d00_0 .net *"_ivl_0", 0 0, L_0x1933930;  1 drivers
S_0x1900e00 .scope generate, "gen_not_gates[40]" "gen_not_gates[40]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1901000 .param/l "i" 0 23 10, +C4<0101000>;
L_0x19335c0/d .functor NOT 1, L_0x1933700, C4<0>, C4<0>, C4<0>;
L_0x19335c0 .delay 1 (1,1,1) L_0x19335c0/d;
v0x19010c0_0 .net *"_ivl_0", 0 0, L_0x1933700;  1 drivers
S_0x19011c0 .scope generate, "gen_not_gates[41]" "gen_not_gates[41]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x19013c0 .param/l "i" 0 23 10, +C4<0101001>;
L_0x1933080/d .functor NOT 1, L_0x19331c0, C4<0>, C4<0>, C4<0>;
L_0x1933080 .delay 1 (1,1,1) L_0x1933080/d;
v0x1901480_0 .net *"_ivl_0", 0 0, L_0x19331c0;  1 drivers
S_0x1901580 .scope generate, "gen_not_gates[42]" "gen_not_gates[42]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1901780 .param/l "i" 0 23 10, +C4<0101010>;
L_0x1932e50/d .functor NOT 1, L_0x1932f90, C4<0>, C4<0>, C4<0>;
L_0x1932e50 .delay 1 (1,1,1) L_0x1932e50/d;
v0x1901840_0 .net *"_ivl_0", 0 0, L_0x1932f90;  1 drivers
S_0x1901940 .scope generate, "gen_not_gates[43]" "gen_not_gates[43]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1901b40 .param/l "i" 0 23 10, +C4<0101011>;
L_0x1932920/d .functor NOT 1, L_0x1932a60, C4<0>, C4<0>, C4<0>;
L_0x1932920 .delay 1 (1,1,1) L_0x1932920/d;
v0x1901c00_0 .net *"_ivl_0", 0 0, L_0x1932a60;  1 drivers
S_0x1901d00 .scope generate, "gen_not_gates[44]" "gen_not_gates[44]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1901f00 .param/l "i" 0 23 10, +C4<0101100>;
L_0x19326f0/d .functor NOT 1, L_0x1932830, C4<0>, C4<0>, C4<0>;
L_0x19326f0 .delay 1 (1,1,1) L_0x19326f0/d;
v0x1901fc0_0 .net *"_ivl_0", 0 0, L_0x1932830;  1 drivers
S_0x19020c0 .scope generate, "gen_not_gates[45]" "gen_not_gates[45]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x19022c0 .param/l "i" 0 23 10, +C4<0101101>;
L_0x19321d0/d .functor NOT 1, L_0x1932310, C4<0>, C4<0>, C4<0>;
L_0x19321d0 .delay 1 (1,1,1) L_0x19321d0/d;
v0x1902380_0 .net *"_ivl_0", 0 0, L_0x1932310;  1 drivers
S_0x1902480 .scope generate, "gen_not_gates[46]" "gen_not_gates[46]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1902680 .param/l "i" 0 23 10, +C4<0101110>;
L_0x1931fa0/d .functor NOT 1, L_0x19320e0, C4<0>, C4<0>, C4<0>;
L_0x1931fa0 .delay 1 (1,1,1) L_0x1931fa0/d;
v0x1902740_0 .net *"_ivl_0", 0 0, L_0x19320e0;  1 drivers
S_0x1902840 .scope generate, "gen_not_gates[47]" "gen_not_gates[47]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1902a40 .param/l "i" 0 23 10, +C4<0101111>;
L_0x1931a90/d .functor NOT 1, L_0x1931bd0, C4<0>, C4<0>, C4<0>;
L_0x1931a90 .delay 1 (1,1,1) L_0x1931a90/d;
v0x1902b00_0 .net *"_ivl_0", 0 0, L_0x1931bd0;  1 drivers
S_0x1902c00 .scope generate, "gen_not_gates[48]" "gen_not_gates[48]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1902e00 .param/l "i" 0 23 10, +C4<0110000>;
L_0x1931860/d .functor NOT 1, L_0x19319a0, C4<0>, C4<0>, C4<0>;
L_0x1931860 .delay 1 (1,1,1) L_0x1931860/d;
v0x1902ec0_0 .net *"_ivl_0", 0 0, L_0x19319a0;  1 drivers
S_0x1902fc0 .scope generate, "gen_not_gates[49]" "gen_not_gates[49]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x19031c0 .param/l "i" 0 23 10, +C4<0110001>;
L_0x1931360/d .functor NOT 1, L_0x19314a0, C4<0>, C4<0>, C4<0>;
L_0x1931360 .delay 1 (1,1,1) L_0x1931360/d;
v0x1903280_0 .net *"_ivl_0", 0 0, L_0x19314a0;  1 drivers
S_0x1903380 .scope generate, "gen_not_gates[50]" "gen_not_gates[50]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1903580 .param/l "i" 0 23 10, +C4<0110010>;
L_0x1931130/d .functor NOT 1, L_0x1931270, C4<0>, C4<0>, C4<0>;
L_0x1931130 .delay 1 (1,1,1) L_0x1931130/d;
v0x1903640_0 .net *"_ivl_0", 0 0, L_0x1931270;  1 drivers
S_0x1903740 .scope generate, "gen_not_gates[51]" "gen_not_gates[51]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1903940 .param/l "i" 0 23 10, +C4<0110011>;
L_0x1930c40/d .functor NOT 1, L_0x1930d80, C4<0>, C4<0>, C4<0>;
L_0x1930c40 .delay 1 (1,1,1) L_0x1930c40/d;
v0x1903a00_0 .net *"_ivl_0", 0 0, L_0x1930d80;  1 drivers
S_0x1903b00 .scope generate, "gen_not_gates[52]" "gen_not_gates[52]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1903d00 .param/l "i" 0 23 10, +C4<0110100>;
L_0x1930a10/d .functor NOT 1, L_0x1930b50, C4<0>, C4<0>, C4<0>;
L_0x1930a10 .delay 1 (1,1,1) L_0x1930a10/d;
v0x1903dc0_0 .net *"_ivl_0", 0 0, L_0x1930b50;  1 drivers
S_0x1903ec0 .scope generate, "gen_not_gates[53]" "gen_not_gates[53]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x19040c0 .param/l "i" 0 23 10, +C4<0110101>;
L_0x1930530/d .functor NOT 1, L_0x1930670, C4<0>, C4<0>, C4<0>;
L_0x1930530 .delay 1 (1,1,1) L_0x1930530/d;
v0x1904180_0 .net *"_ivl_0", 0 0, L_0x1930670;  1 drivers
S_0x1904280 .scope generate, "gen_not_gates[54]" "gen_not_gates[54]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1904480 .param/l "i" 0 23 10, +C4<0110110>;
L_0x1930300/d .functor NOT 1, L_0x1930440, C4<0>, C4<0>, C4<0>;
L_0x1930300 .delay 1 (1,1,1) L_0x1930300/d;
v0x1904540_0 .net *"_ivl_0", 0 0, L_0x1930440;  1 drivers
S_0x1904640 .scope generate, "gen_not_gates[55]" "gen_not_gates[55]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1904840 .param/l "i" 0 23 10, +C4<0110111>;
L_0x192fe30/d .functor NOT 1, L_0x192ff70, C4<0>, C4<0>, C4<0>;
L_0x192fe30 .delay 1 (1,1,1) L_0x192fe30/d;
v0x1904900_0 .net *"_ivl_0", 0 0, L_0x192ff70;  1 drivers
S_0x1904a00 .scope generate, "gen_not_gates[56]" "gen_not_gates[56]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1904c00 .param/l "i" 0 23 10, +C4<0111000>;
L_0x192fc00/d .functor NOT 1, L_0x192fd40, C4<0>, C4<0>, C4<0>;
L_0x192fc00 .delay 1 (1,1,1) L_0x192fc00/d;
v0x1904cc0_0 .net *"_ivl_0", 0 0, L_0x192fd40;  1 drivers
S_0x1904dc0 .scope generate, "gen_not_gates[57]" "gen_not_gates[57]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1904fc0 .param/l "i" 0 23 10, +C4<0111001>;
L_0x192f740/d .functor NOT 1, L_0x192f880, C4<0>, C4<0>, C4<0>;
L_0x192f740 .delay 1 (1,1,1) L_0x192f740/d;
v0x1905080_0 .net *"_ivl_0", 0 0, L_0x192f880;  1 drivers
S_0x1905180 .scope generate, "gen_not_gates[58]" "gen_not_gates[58]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1905380 .param/l "i" 0 23 10, +C4<0111010>;
L_0x192f510/d .functor NOT 1, L_0x192f650, C4<0>, C4<0>, C4<0>;
L_0x192f510 .delay 1 (1,1,1) L_0x192f510/d;
v0x1905440_0 .net *"_ivl_0", 0 0, L_0x192f650;  1 drivers
S_0x1905540 .scope generate, "gen_not_gates[59]" "gen_not_gates[59]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1905740 .param/l "i" 0 23 10, +C4<0111011>;
L_0x192f060/d .functor NOT 1, L_0x192f1a0, C4<0>, C4<0>, C4<0>;
L_0x192f060 .delay 1 (1,1,1) L_0x192f060/d;
v0x1905800_0 .net *"_ivl_0", 0 0, L_0x192f1a0;  1 drivers
S_0x1905900 .scope generate, "gen_not_gates[60]" "gen_not_gates[60]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1905b00 .param/l "i" 0 23 10, +C4<0111100>;
L_0x192ee30/d .functor NOT 1, L_0x192ef70, C4<0>, C4<0>, C4<0>;
L_0x192ee30 .delay 1 (1,1,1) L_0x192ee30/d;
v0x1905bc0_0 .net *"_ivl_0", 0 0, L_0x192ef70;  1 drivers
S_0x1905cc0 .scope generate, "gen_not_gates[61]" "gen_not_gates[61]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1905ec0 .param/l "i" 0 23 10, +C4<0111101>;
L_0x192e990/d .functor NOT 1, L_0x192ead0, C4<0>, C4<0>, C4<0>;
L_0x192e990 .delay 1 (1,1,1) L_0x192e990/d;
v0x1905f80_0 .net *"_ivl_0", 0 0, L_0x192ead0;  1 drivers
S_0x1906080 .scope generate, "gen_not_gates[62]" "gen_not_gates[62]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1906280 .param/l "i" 0 23 10, +C4<0111110>;
L_0x192e760/d .functor NOT 1, L_0x192e8a0, C4<0>, C4<0>, C4<0>;
L_0x192e760 .delay 1 (1,1,1) L_0x192e760/d;
v0x1906340_0 .net *"_ivl_0", 0 0, L_0x192e8a0;  1 drivers
S_0x1906440 .scope generate, "gen_not_gates[63]" "gen_not_gates[63]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1906640 .param/l "i" 0 23 10, +C4<0111111>;
L_0x192e2d0/d .functor NOT 1, L_0x192e410, C4<0>, C4<0>, C4<0>;
L_0x192e2d0 .delay 1 (1,1,1) L_0x192e2d0/d;
v0x1906700_0 .net *"_ivl_0", 0 0, L_0x192e410;  1 drivers
S_0x1906800 .scope generate, "gen_not_gates[64]" "gen_not_gates[64]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1906e10 .param/l "i" 0 23 10, +C4<01000000>;
L_0x192e0a0/d .functor NOT 1, L_0x192e1e0, C4<0>, C4<0>, C4<0>;
L_0x192e0a0 .delay 1 (1,1,1) L_0x192e0a0/d;
v0x1906eb0_0 .net *"_ivl_0", 0 0, L_0x192e1e0;  1 drivers
S_0x1906f70 .scope generate, "gen_not_gates[65]" "gen_not_gates[65]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1907170 .param/l "i" 0 23 10, +C4<01000001>;
L_0x192dc20/d .functor NOT 1, L_0x192dd60, C4<0>, C4<0>, C4<0>;
L_0x192dc20 .delay 1 (1,1,1) L_0x192dc20/d;
v0x1907230_0 .net *"_ivl_0", 0 0, L_0x192dd60;  1 drivers
S_0x1907330 .scope generate, "gen_not_gates[66]" "gen_not_gates[66]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1907530 .param/l "i" 0 23 10, +C4<01000010>;
L_0x192d9f0/d .functor NOT 1, L_0x192db30, C4<0>, C4<0>, C4<0>;
L_0x192d9f0 .delay 1 (1,1,1) L_0x192d9f0/d;
v0x19075f0_0 .net *"_ivl_0", 0 0, L_0x192db30;  1 drivers
S_0x19076f0 .scope generate, "gen_not_gates[67]" "gen_not_gates[67]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x19078f0 .param/l "i" 0 23 10, +C4<01000011>;
L_0x192d580/d .functor NOT 1, L_0x192d6c0, C4<0>, C4<0>, C4<0>;
L_0x192d580 .delay 1 (1,1,1) L_0x192d580/d;
v0x19079b0_0 .net *"_ivl_0", 0 0, L_0x192d6c0;  1 drivers
S_0x1907ab0 .scope generate, "gen_not_gates[68]" "gen_not_gates[68]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1907cb0 .param/l "i" 0 23 10, +C4<01000100>;
L_0x192d350/d .functor NOT 1, L_0x192d490, C4<0>, C4<0>, C4<0>;
L_0x192d350 .delay 1 (1,1,1) L_0x192d350/d;
v0x1907d70_0 .net *"_ivl_0", 0 0, L_0x192d490;  1 drivers
S_0x1907e70 .scope generate, "gen_not_gates[69]" "gen_not_gates[69]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1908070 .param/l "i" 0 23 10, +C4<01000101>;
L_0x192cef0/d .functor NOT 1, L_0x192d030, C4<0>, C4<0>, C4<0>;
L_0x192cef0 .delay 1 (1,1,1) L_0x192cef0/d;
v0x1908130_0 .net *"_ivl_0", 0 0, L_0x192d030;  1 drivers
S_0x1908230 .scope generate, "gen_not_gates[70]" "gen_not_gates[70]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1908430 .param/l "i" 0 23 10, +C4<01000110>;
L_0x192ccc0/d .functor NOT 1, L_0x192ce00, C4<0>, C4<0>, C4<0>;
L_0x192ccc0 .delay 1 (1,1,1) L_0x192ccc0/d;
v0x19084f0_0 .net *"_ivl_0", 0 0, L_0x192ce00;  1 drivers
S_0x19085f0 .scope generate, "gen_not_gates[71]" "gen_not_gates[71]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x19087f0 .param/l "i" 0 23 10, +C4<01000111>;
L_0x192c870/d .functor NOT 1, L_0x192c9b0, C4<0>, C4<0>, C4<0>;
L_0x192c870 .delay 1 (1,1,1) L_0x192c870/d;
v0x19088b0_0 .net *"_ivl_0", 0 0, L_0x192c9b0;  1 drivers
S_0x19089b0 .scope generate, "gen_not_gates[72]" "gen_not_gates[72]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1908bb0 .param/l "i" 0 23 10, +C4<01001000>;
L_0x192c640/d .functor NOT 1, L_0x192c780, C4<0>, C4<0>, C4<0>;
L_0x192c640 .delay 1 (1,1,1) L_0x192c640/d;
v0x1908c70_0 .net *"_ivl_0", 0 0, L_0x192c780;  1 drivers
S_0x1908d70 .scope generate, "gen_not_gates[73]" "gen_not_gates[73]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1908f70 .param/l "i" 0 23 10, +C4<01001001>;
L_0x192b9f0/d .functor NOT 1, L_0x192bb30, C4<0>, C4<0>, C4<0>;
L_0x192b9f0 .delay 1 (1,1,1) L_0x192b9f0/d;
v0x1909030_0 .net *"_ivl_0", 0 0, L_0x192bb30;  1 drivers
S_0x1909130 .scope generate, "gen_not_gates[74]" "gen_not_gates[74]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1909330 .param/l "i" 0 23 10, +C4<01001010>;
L_0x192b7c0/d .functor NOT 1, L_0x192b900, C4<0>, C4<0>, C4<0>;
L_0x192b7c0 .delay 1 (1,1,1) L_0x192b7c0/d;
v0x19093f0_0 .net *"_ivl_0", 0 0, L_0x192b900;  1 drivers
S_0x19094f0 .scope generate, "gen_not_gates[75]" "gen_not_gates[75]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x19096f0 .param/l "i" 0 23 10, +C4<01001011>;
L_0x192b390/d .functor NOT 1, L_0x192b4d0, C4<0>, C4<0>, C4<0>;
L_0x192b390 .delay 1 (1,1,1) L_0x192b390/d;
v0x19097b0_0 .net *"_ivl_0", 0 0, L_0x192b4d0;  1 drivers
S_0x19098b0 .scope generate, "gen_not_gates[76]" "gen_not_gates[76]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1909ab0 .param/l "i" 0 23 10, +C4<01001100>;
L_0x192b160/d .functor NOT 1, L_0x192b2a0, C4<0>, C4<0>, C4<0>;
L_0x192b160 .delay 1 (1,1,1) L_0x192b160/d;
v0x1909b70_0 .net *"_ivl_0", 0 0, L_0x192b2a0;  1 drivers
S_0x1909c70 .scope generate, "gen_not_gates[77]" "gen_not_gates[77]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1909e70 .param/l "i" 0 23 10, +C4<01001101>;
L_0x192ad40/d .functor NOT 1, L_0x192ae80, C4<0>, C4<0>, C4<0>;
L_0x192ad40 .delay 1 (1,1,1) L_0x192ad40/d;
v0x1909f30_0 .net *"_ivl_0", 0 0, L_0x192ae80;  1 drivers
S_0x190a030 .scope generate, "gen_not_gates[78]" "gen_not_gates[78]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x190a230 .param/l "i" 0 23 10, +C4<01001110>;
L_0x192ab10/d .functor NOT 1, L_0x192ac50, C4<0>, C4<0>, C4<0>;
L_0x192ab10 .delay 1 (1,1,1) L_0x192ab10/d;
v0x190a2f0_0 .net *"_ivl_0", 0 0, L_0x192ac50;  1 drivers
S_0x190a3f0 .scope generate, "gen_not_gates[79]" "gen_not_gates[79]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x190a5f0 .param/l "i" 0 23 10, +C4<01001111>;
L_0x192a700/d .functor NOT 1, L_0x192a840, C4<0>, C4<0>, C4<0>;
L_0x192a700 .delay 1 (1,1,1) L_0x192a700/d;
v0x190a6b0_0 .net *"_ivl_0", 0 0, L_0x192a840;  1 drivers
S_0x190a7b0 .scope generate, "gen_not_gates[80]" "gen_not_gates[80]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x190a9b0 .param/l "i" 0 23 10, +C4<01010000>;
L_0x192a4d0/d .functor NOT 1, L_0x192a610, C4<0>, C4<0>, C4<0>;
L_0x192a4d0 .delay 1 (1,1,1) L_0x192a4d0/d;
v0x190aa70_0 .net *"_ivl_0", 0 0, L_0x192a610;  1 drivers
S_0x190ab70 .scope generate, "gen_not_gates[81]" "gen_not_gates[81]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x190ad70 .param/l "i" 0 23 10, +C4<01010001>;
L_0x192a0d0/d .functor NOT 1, L_0x192a210, C4<0>, C4<0>, C4<0>;
L_0x192a0d0 .delay 1 (1,1,1) L_0x192a0d0/d;
v0x190ae30_0 .net *"_ivl_0", 0 0, L_0x192a210;  1 drivers
S_0x190af30 .scope generate, "gen_not_gates[82]" "gen_not_gates[82]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x190b130 .param/l "i" 0 23 10, +C4<01010010>;
L_0x1929ea0/d .functor NOT 1, L_0x1929fe0, C4<0>, C4<0>, C4<0>;
L_0x1929ea0 .delay 1 (1,1,1) L_0x1929ea0/d;
v0x190b1f0_0 .net *"_ivl_0", 0 0, L_0x1929fe0;  1 drivers
S_0x190b2f0 .scope generate, "gen_not_gates[83]" "gen_not_gates[83]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x190b4f0 .param/l "i" 0 23 10, +C4<01010011>;
L_0x1929ab0/d .functor NOT 1, L_0x1929bf0, C4<0>, C4<0>, C4<0>;
L_0x1929ab0 .delay 1 (1,1,1) L_0x1929ab0/d;
v0x190b5b0_0 .net *"_ivl_0", 0 0, L_0x1929bf0;  1 drivers
S_0x190b6b0 .scope generate, "gen_not_gates[84]" "gen_not_gates[84]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x190b8b0 .param/l "i" 0 23 10, +C4<01010100>;
L_0x1929880/d .functor NOT 1, L_0x19299c0, C4<0>, C4<0>, C4<0>;
L_0x1929880 .delay 1 (1,1,1) L_0x1929880/d;
v0x190b970_0 .net *"_ivl_0", 0 0, L_0x19299c0;  1 drivers
S_0x190ba70 .scope generate, "gen_not_gates[85]" "gen_not_gates[85]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x190bc70 .param/l "i" 0 23 10, +C4<01010101>;
L_0x19294a0/d .functor NOT 1, L_0x19295e0, C4<0>, C4<0>, C4<0>;
L_0x19294a0 .delay 1 (1,1,1) L_0x19294a0/d;
v0x190bd30_0 .net *"_ivl_0", 0 0, L_0x19295e0;  1 drivers
S_0x190be30 .scope generate, "gen_not_gates[86]" "gen_not_gates[86]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x190c030 .param/l "i" 0 23 10, +C4<01010110>;
L_0x1929270/d .functor NOT 1, L_0x19293b0, C4<0>, C4<0>, C4<0>;
L_0x1929270 .delay 1 (1,1,1) L_0x1929270/d;
v0x190c0f0_0 .net *"_ivl_0", 0 0, L_0x19293b0;  1 drivers
S_0x190c1f0 .scope generate, "gen_not_gates[87]" "gen_not_gates[87]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x190c3f0 .param/l "i" 0 23 10, +C4<01010111>;
L_0x1928ea0/d .functor NOT 1, L_0x1928fe0, C4<0>, C4<0>, C4<0>;
L_0x1928ea0 .delay 1 (1,1,1) L_0x1928ea0/d;
v0x190c4b0_0 .net *"_ivl_0", 0 0, L_0x1928fe0;  1 drivers
S_0x190c5b0 .scope generate, "gen_not_gates[88]" "gen_not_gates[88]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x190c7b0 .param/l "i" 0 23 10, +C4<01011000>;
L_0x1928c70/d .functor NOT 1, L_0x1928db0, C4<0>, C4<0>, C4<0>;
L_0x1928c70 .delay 1 (1,1,1) L_0x1928c70/d;
v0x190c870_0 .net *"_ivl_0", 0 0, L_0x1928db0;  1 drivers
S_0x190c970 .scope generate, "gen_not_gates[89]" "gen_not_gates[89]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x190cb70 .param/l "i" 0 23 10, +C4<01011001>;
L_0x19288b0/d .functor NOT 1, L_0x19289f0, C4<0>, C4<0>, C4<0>;
L_0x19288b0 .delay 1 (1,1,1) L_0x19288b0/d;
v0x190cc30_0 .net *"_ivl_0", 0 0, L_0x19289f0;  1 drivers
S_0x190cd30 .scope generate, "gen_not_gates[90]" "gen_not_gates[90]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x190cf30 .param/l "i" 0 23 10, +C4<01011010>;
L_0x1928680/d .functor NOT 1, L_0x19287c0, C4<0>, C4<0>, C4<0>;
L_0x1928680 .delay 1 (1,1,1) L_0x1928680/d;
v0x190cff0_0 .net *"_ivl_0", 0 0, L_0x19287c0;  1 drivers
S_0x190d0f0 .scope generate, "gen_not_gates[91]" "gen_not_gates[91]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x190d2f0 .param/l "i" 0 23 10, +C4<01011011>;
L_0x19282d0/d .functor NOT 1, L_0x1928410, C4<0>, C4<0>, C4<0>;
L_0x19282d0 .delay 1 (1,1,1) L_0x19282d0/d;
v0x190d3b0_0 .net *"_ivl_0", 0 0, L_0x1928410;  1 drivers
S_0x190d4b0 .scope generate, "gen_not_gates[92]" "gen_not_gates[92]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x190d6b0 .param/l "i" 0 23 10, +C4<01011100>;
L_0x19280a0/d .functor NOT 1, L_0x19281e0, C4<0>, C4<0>, C4<0>;
L_0x19280a0 .delay 1 (1,1,1) L_0x19280a0/d;
v0x190d770_0 .net *"_ivl_0", 0 0, L_0x19281e0;  1 drivers
S_0x190d870 .scope generate, "gen_not_gates[93]" "gen_not_gates[93]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x190da70 .param/l "i" 0 23 10, +C4<01011101>;
L_0x1927d00/d .functor NOT 1, L_0x1927e40, C4<0>, C4<0>, C4<0>;
L_0x1927d00 .delay 1 (1,1,1) L_0x1927d00/d;
v0x190db30_0 .net *"_ivl_0", 0 0, L_0x1927e40;  1 drivers
S_0x190dc30 .scope generate, "gen_not_gates[94]" "gen_not_gates[94]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x190de30 .param/l "i" 0 23 10, +C4<01011110>;
L_0x1927ad0/d .functor NOT 1, L_0x1927c10, C4<0>, C4<0>, C4<0>;
L_0x1927ad0 .delay 1 (1,1,1) L_0x1927ad0/d;
v0x190def0_0 .net *"_ivl_0", 0 0, L_0x1927c10;  1 drivers
S_0x190dff0 .scope generate, "gen_not_gates[95]" "gen_not_gates[95]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x190e1f0 .param/l "i" 0 23 10, +C4<01011111>;
L_0x1927740/d .functor NOT 1, L_0x1927880, C4<0>, C4<0>, C4<0>;
L_0x1927740 .delay 1 (1,1,1) L_0x1927740/d;
v0x190e2b0_0 .net *"_ivl_0", 0 0, L_0x1927880;  1 drivers
S_0x190e3b0 .scope generate, "gen_not_gates[96]" "gen_not_gates[96]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x190e5b0 .param/l "i" 0 23 10, +C4<01100000>;
L_0x1927510/d .functor NOT 1, L_0x1927650, C4<0>, C4<0>, C4<0>;
L_0x1927510 .delay 1 (1,1,1) L_0x1927510/d;
v0x190e670_0 .net *"_ivl_0", 0 0, L_0x1927650;  1 drivers
S_0x190e770 .scope generate, "gen_not_gates[97]" "gen_not_gates[97]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x190e970 .param/l "i" 0 23 10, +C4<01100001>;
L_0x1927190/d .functor NOT 1, L_0x19272d0, C4<0>, C4<0>, C4<0>;
L_0x1927190 .delay 1 (1,1,1) L_0x1927190/d;
v0x190ea30_0 .net *"_ivl_0", 0 0, L_0x19272d0;  1 drivers
S_0x190eb30 .scope generate, "gen_not_gates[98]" "gen_not_gates[98]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x190ed30 .param/l "i" 0 23 10, +C4<01100010>;
L_0x1926f60/d .functor NOT 1, L_0x19270a0, C4<0>, C4<0>, C4<0>;
L_0x1926f60 .delay 1 (1,1,1) L_0x1926f60/d;
v0x190edf0_0 .net *"_ivl_0", 0 0, L_0x19270a0;  1 drivers
S_0x190eef0 .scope generate, "gen_not_gates[99]" "gen_not_gates[99]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x190f0f0 .param/l "i" 0 23 10, +C4<01100011>;
L_0x1926c20/d .functor NOT 1, L_0x1926d30, C4<0>, C4<0>, C4<0>;
L_0x1926c20 .delay 1 (1,1,1) L_0x1926c20/d;
v0x190f1b0_0 .net *"_ivl_0", 0 0, L_0x1926d30;  1 drivers
S_0x190f2b0 .scope generate, "gen_not_gates[100]" "gen_not_gates[100]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x190f4b0 .param/l "i" 0 23 10, +C4<01100100>;
L_0x1926430/d .functor NOT 1, L_0x1926b30, C4<0>, C4<0>, C4<0>;
L_0x1926430 .delay 1 (1,1,1) L_0x1926430/d;
v0x190f570_0 .net *"_ivl_0", 0 0, L_0x1926b30;  1 drivers
S_0x190f670 .scope generate, "gen_not_gates[101]" "gen_not_gates[101]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x190f870 .param/l "i" 0 23 10, +C4<01100101>;
L_0x1926780/d .functor NOT 1, L_0x19268c0, C4<0>, C4<0>, C4<0>;
L_0x1926780 .delay 1 (1,1,1) L_0x1926780/d;
v0x190f930_0 .net *"_ivl_0", 0 0, L_0x19268c0;  1 drivers
S_0x190fa30 .scope generate, "gen_not_gates[102]" "gen_not_gates[102]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x190fc30 .param/l "i" 0 23 10, +C4<01100110>;
L_0x1926550/d .functor NOT 1, L_0x1926690, C4<0>, C4<0>, C4<0>;
L_0x1926550 .delay 1 (1,1,1) L_0x1926550/d;
v0x190fcf0_0 .net *"_ivl_0", 0 0, L_0x1926690;  1 drivers
S_0x190fdf0 .scope generate, "gen_not_gates[103]" "gen_not_gates[103]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x190fff0 .param/l "i" 0 23 10, +C4<01100111>;
L_0x1926200/d .functor NOT 1, L_0x1926340, C4<0>, C4<0>, C4<0>;
L_0x1926200 .delay 1 (1,1,1) L_0x1926200/d;
v0x19100b0_0 .net *"_ivl_0", 0 0, L_0x1926340;  1 drivers
S_0x19101b0 .scope generate, "gen_not_gates[104]" "gen_not_gates[104]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x19103b0 .param/l "i" 0 23 10, +C4<01101000>;
L_0x1925fd0/d .functor NOT 1, L_0x1926110, C4<0>, C4<0>, C4<0>;
L_0x1925fd0 .delay 1 (1,1,1) L_0x1925fd0/d;
v0x1910470_0 .net *"_ivl_0", 0 0, L_0x1926110;  1 drivers
S_0x1910570 .scope generate, "gen_not_gates[105]" "gen_not_gates[105]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1910770 .param/l "i" 0 23 10, +C4<01101001>;
L_0x1925c90/d .functor NOT 1, L_0x1925dd0, C4<0>, C4<0>, C4<0>;
L_0x1925c90 .delay 1 (1,1,1) L_0x1925c90/d;
v0x1910830_0 .net *"_ivl_0", 0 0, L_0x1925dd0;  1 drivers
S_0x1910930 .scope generate, "gen_not_gates[106]" "gen_not_gates[106]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1910b30 .param/l "i" 0 23 10, +C4<01101010>;
L_0x1925a60/d .functor NOT 1, L_0x1925ba0, C4<0>, C4<0>, C4<0>;
L_0x1925a60 .delay 1 (1,1,1) L_0x1925a60/d;
v0x1910bf0_0 .net *"_ivl_0", 0 0, L_0x1925ba0;  1 drivers
S_0x1910cf0 .scope generate, "gen_not_gates[107]" "gen_not_gates[107]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1910ef0 .param/l "i" 0 23 10, +C4<01101011>;
L_0x1925730/d .functor NOT 1, L_0x1925870, C4<0>, C4<0>, C4<0>;
L_0x1925730 .delay 1 (1,1,1) L_0x1925730/d;
v0x1910fb0_0 .net *"_ivl_0", 0 0, L_0x1925870;  1 drivers
S_0x19110b0 .scope generate, "gen_not_gates[108]" "gen_not_gates[108]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x19112b0 .param/l "i" 0 23 10, +C4<01101100>;
L_0x1925500/d .functor NOT 1, L_0x1925640, C4<0>, C4<0>, C4<0>;
L_0x1925500 .delay 1 (1,1,1) L_0x1925500/d;
v0x1911370_0 .net *"_ivl_0", 0 0, L_0x1925640;  1 drivers
S_0x1911470 .scope generate, "gen_not_gates[109]" "gen_not_gates[109]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1911670 .param/l "i" 0 23 10, +C4<01101101>;
L_0x19251e0/d .functor NOT 1, L_0x1925320, C4<0>, C4<0>, C4<0>;
L_0x19251e0 .delay 1 (1,1,1) L_0x19251e0/d;
v0x1911730_0 .net *"_ivl_0", 0 0, L_0x1925320;  1 drivers
S_0x1911830 .scope generate, "gen_not_gates[110]" "gen_not_gates[110]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1911a30 .param/l "i" 0 23 10, +C4<01101110>;
L_0x1924fb0/d .functor NOT 1, L_0x19250f0, C4<0>, C4<0>, C4<0>;
L_0x1924fb0 .delay 1 (1,1,1) L_0x1924fb0/d;
v0x1911af0_0 .net *"_ivl_0", 0 0, L_0x19250f0;  1 drivers
S_0x1911bf0 .scope generate, "gen_not_gates[111]" "gen_not_gates[111]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1911df0 .param/l "i" 0 23 10, +C4<01101111>;
L_0x1924ca0/d .functor NOT 1, L_0x1924de0, C4<0>, C4<0>, C4<0>;
L_0x1924ca0 .delay 1 (1,1,1) L_0x1924ca0/d;
v0x1911eb0_0 .net *"_ivl_0", 0 0, L_0x1924de0;  1 drivers
S_0x1911fb0 .scope generate, "gen_not_gates[112]" "gen_not_gates[112]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x19121b0 .param/l "i" 0 23 10, +C4<01110000>;
L_0x1924a70/d .functor NOT 1, L_0x1924bb0, C4<0>, C4<0>, C4<0>;
L_0x1924a70 .delay 1 (1,1,1) L_0x1924a70/d;
v0x1912270_0 .net *"_ivl_0", 0 0, L_0x1924bb0;  1 drivers
S_0x1912370 .scope generate, "gen_not_gates[113]" "gen_not_gates[113]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1912570 .param/l "i" 0 23 10, +C4<01110001>;
L_0x1924770/d .functor NOT 1, L_0x19248b0, C4<0>, C4<0>, C4<0>;
L_0x1924770 .delay 1 (1,1,1) L_0x1924770/d;
v0x1912630_0 .net *"_ivl_0", 0 0, L_0x19248b0;  1 drivers
S_0x1912730 .scope generate, "gen_not_gates[114]" "gen_not_gates[114]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1912930 .param/l "i" 0 23 10, +C4<01110010>;
L_0x1924540/d .functor NOT 1, L_0x1924680, C4<0>, C4<0>, C4<0>;
L_0x1924540 .delay 1 (1,1,1) L_0x1924540/d;
v0x19129f0_0 .net *"_ivl_0", 0 0, L_0x1924680;  1 drivers
S_0x1912af0 .scope generate, "gen_not_gates[115]" "gen_not_gates[115]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1912cf0 .param/l "i" 0 23 10, +C4<01110011>;
L_0x1924250/d .functor NOT 1, L_0x1924390, C4<0>, C4<0>, C4<0>;
L_0x1924250 .delay 1 (1,1,1) L_0x1924250/d;
v0x1912db0_0 .net *"_ivl_0", 0 0, L_0x1924390;  1 drivers
S_0x1912eb0 .scope generate, "gen_not_gates[116]" "gen_not_gates[116]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x19130b0 .param/l "i" 0 23 10, +C4<01110100>;
L_0x19240c0/d .functor NOT 1, L_0x1923b10, C4<0>, C4<0>, C4<0>;
L_0x19240c0 .delay 1 (1,1,1) L_0x19240c0/d;
v0x1913170_0 .net *"_ivl_0", 0 0, L_0x1923b10;  1 drivers
S_0x1913270 .scope generate, "gen_not_gates[117]" "gen_not_gates[117]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1913470 .param/l "i" 0 23 10, +C4<01110101>;
L_0x1923de0/d .functor NOT 1, L_0x1923f20, C4<0>, C4<0>, C4<0>;
L_0x1923de0 .delay 1 (1,1,1) L_0x1923de0/d;
v0x1913530_0 .net *"_ivl_0", 0 0, L_0x1923f20;  1 drivers
S_0x1913630 .scope generate, "gen_not_gates[118]" "gen_not_gates[118]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1913830 .param/l "i" 0 23 10, +C4<01110110>;
L_0x1923bb0/d .functor NOT 1, L_0x1923cf0, C4<0>, C4<0>, C4<0>;
L_0x1923bb0 .delay 1 (1,1,1) L_0x1923bb0/d;
v0x19138f0_0 .net *"_ivl_0", 0 0, L_0x1923cf0;  1 drivers
S_0x19139f0 .scope generate, "gen_not_gates[119]" "gen_not_gates[119]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1913bf0 .param/l "i" 0 23 10, +C4<01110111>;
L_0x19238e0/d .functor NOT 1, L_0x1923a20, C4<0>, C4<0>, C4<0>;
L_0x19238e0 .delay 1 (1,1,1) L_0x19238e0/d;
v0x1913cb0_0 .net *"_ivl_0", 0 0, L_0x1923a20;  1 drivers
S_0x1913db0 .scope generate, "gen_not_gates[120]" "gen_not_gates[120]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1913fb0 .param/l "i" 0 23 10, +C4<01111000>;
L_0x19236b0/d .functor NOT 1, L_0x19237f0, C4<0>, C4<0>, C4<0>;
L_0x19236b0 .delay 1 (1,1,1) L_0x19236b0/d;
v0x1914070_0 .net *"_ivl_0", 0 0, L_0x19237f0;  1 drivers
S_0x1914170 .scope generate, "gen_not_gates[121]" "gen_not_gates[121]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1914370 .param/l "i" 0 23 10, +C4<01111001>;
L_0x19233f0/d .functor NOT 1, L_0x1923530, C4<0>, C4<0>, C4<0>;
L_0x19233f0 .delay 1 (1,1,1) L_0x19233f0/d;
v0x1914430_0 .net *"_ivl_0", 0 0, L_0x1923530;  1 drivers
S_0x1914530 .scope generate, "gen_not_gates[122]" "gen_not_gates[122]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1914730 .param/l "i" 0 23 10, +C4<01111010>;
L_0x1922ce0/d .functor NOT 1, L_0x1923300, C4<0>, C4<0>, C4<0>;
L_0x1922ce0 .delay 1 (1,1,1) L_0x1922ce0/d;
v0x19147f0_0 .net *"_ivl_0", 0 0, L_0x1923300;  1 drivers
S_0x19148f0 .scope generate, "gen_not_gates[123]" "gen_not_gates[123]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1914af0 .param/l "i" 0 23 10, +C4<01111011>;
L_0x1922f80/d .functor NOT 1, L_0x19230c0, C4<0>, C4<0>, C4<0>;
L_0x1922f80 .delay 1 (1,1,1) L_0x1922f80/d;
v0x1914bb0_0 .net *"_ivl_0", 0 0, L_0x19230c0;  1 drivers
S_0x1914cb0 .scope generate, "gen_not_gates[124]" "gen_not_gates[124]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1914eb0 .param/l "i" 0 23 10, +C4<01111100>;
L_0x1922d50/d .functor NOT 1, L_0x1922e90, C4<0>, C4<0>, C4<0>;
L_0x1922d50 .delay 1 (1,1,1) L_0x1922d50/d;
v0x1914f70_0 .net *"_ivl_0", 0 0, L_0x1922e90;  1 drivers
S_0x1915070 .scope generate, "gen_not_gates[125]" "gen_not_gates[125]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1915270 .param/l "i" 0 23 10, +C4<01111101>;
L_0x1922ab0/d .functor NOT 1, L_0x1922bf0, C4<0>, C4<0>, C4<0>;
L_0x1922ab0 .delay 1 (1,1,1) L_0x1922ab0/d;
v0x1915330_0 .net *"_ivl_0", 0 0, L_0x1922bf0;  1 drivers
S_0x1915430 .scope generate, "gen_not_gates[126]" "gen_not_gates[126]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1915630 .param/l "i" 0 23 10, +C4<01111110>;
L_0x19228d0/d .functor NOT 1, L_0x19229c0, C4<0>, C4<0>, C4<0>;
L_0x19228d0 .delay 1 (1,1,1) L_0x19228d0/d;
v0x19156f0_0 .net *"_ivl_0", 0 0, L_0x19229c0;  1 drivers
S_0x19157f0 .scope generate, "gen_not_gates[127]" "gen_not_gates[127]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x19159f0 .param/l "i" 0 23 10, +C4<01111111>;
L_0x1922640/d .functor NOT 1, L_0x1922780, C4<0>, C4<0>, C4<0>;
L_0x1922640 .delay 1 (1,1,1) L_0x1922640/d;
v0x1915ab0_0 .net *"_ivl_0", 0 0, L_0x1922780;  1 drivers
S_0x1915bb0 .scope generate, "gen_not_gates[128]" "gen_not_gates[128]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x19165c0 .param/l "i" 0 23 10, +C4<010000000>;
L_0x1922300/d .functor NOT 1, L_0x1922550, C4<0>, C4<0>, C4<0>;
L_0x1922300 .delay 1 (1,1,1) L_0x1922300/d;
v0x1916680_0 .net *"_ivl_0", 0 0, L_0x1922550;  1 drivers
S_0x1916780 .scope generate, "gen_not_gates[129]" "gen_not_gates[129]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1916980 .param/l "i" 0 23 10, +C4<010000001>;
L_0x1922080/d .functor NOT 1, L_0x19221c0, C4<0>, C4<0>, C4<0>;
L_0x1922080 .delay 1 (1,1,1) L_0x1922080/d;
v0x1916a40_0 .net *"_ivl_0", 0 0, L_0x19221c0;  1 drivers
S_0x1916b40 .scope generate, "gen_not_gates[130]" "gen_not_gates[130]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1916d40 .param/l "i" 0 23 10, +C4<010000010>;
L_0x1921e80/d .functor NOT 1, L_0x1921f90, C4<0>, C4<0>, C4<0>;
L_0x1921e80 .delay 1 (1,1,1) L_0x1921e80/d;
v0x1916e00_0 .net *"_ivl_0", 0 0, L_0x1921f90;  1 drivers
S_0x1916f00 .scope generate, "gen_not_gates[131]" "gen_not_gates[131]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1917100 .param/l "i" 0 23 10, +C4<010000011>;
L_0x1921c10/d .functor NOT 1, L_0x1921d50, C4<0>, C4<0>, C4<0>;
L_0x1921c10 .delay 1 (1,1,1) L_0x1921c10/d;
v0x19171c0_0 .net *"_ivl_0", 0 0, L_0x1921d50;  1 drivers
S_0x19172c0 .scope generate, "gen_not_gates[132]" "gen_not_gates[132]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x19174c0 .param/l "i" 0 23 10, +C4<010000100>;
L_0x1921a30/d .functor NOT 1, L_0x1921b20, C4<0>, C4<0>, C4<0>;
L_0x1921a30 .delay 1 (1,1,1) L_0x1921a30/d;
v0x1917580_0 .net *"_ivl_0", 0 0, L_0x1921b20;  1 drivers
S_0x1917680 .scope generate, "gen_not_gates[133]" "gen_not_gates[133]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1917880 .param/l "i" 0 23 10, +C4<010000101>;
L_0x1921770/d .functor NOT 1, L_0x1921880, C4<0>, C4<0>, C4<0>;
L_0x1921770 .delay 1 (1,1,1) L_0x1921770/d;
v0x1917940_0 .net *"_ivl_0", 0 0, L_0x1921880;  1 drivers
S_0x1917a40 .scope generate, "gen_not_gates[134]" "gen_not_gates[134]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1917c40 .param/l "i" 0 23 10, +C4<010000110>;
L_0x1921570/d .functor NOT 1, L_0x1921680, C4<0>, C4<0>, C4<0>;
L_0x1921570 .delay 1 (1,1,1) L_0x1921570/d;
v0x1917d00_0 .net *"_ivl_0", 0 0, L_0x1921680;  1 drivers
S_0x1917e00 .scope generate, "gen_not_gates[135]" "gen_not_gates[135]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x1918000 .param/l "i" 0 23 10, +C4<010000111>;
L_0x1921320/d .functor NOT 1, L_0x1921430, C4<0>, C4<0>, C4<0>;
L_0x1921320 .delay 1 (1,1,1) L_0x1921320/d;
v0x19180c0_0 .net *"_ivl_0", 0 0, L_0x1921430;  1 drivers
S_0x19181c0 .scope generate, "gen_not_gates[136]" "gen_not_gates[136]" 23 10, 23 10 0, S_0x18f74a0;
 .timescale -9 -9;
P_0x19183c0 .param/l "i" 0 23 10, +C4<010001000>;
L_0x188cbf0/d .functor NOT 1, L_0x1921230, C4<0>, C4<0>, C4<0>;
L_0x188cbf0 .delay 1 (1,1,1) L_0x188cbf0/d;
v0x1918480_0 .net *"_ivl_0", 0 0, L_0x1921230;  1 drivers
    .scope S_0x164bdf0;
T_0 ;
    %vpi_call 2 20 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x164bdf0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19210a0_0, 0, 1;
    %delay 140, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x19210a0_0, 0, 1;
    %delay 140, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1921140_0, 0, 1;
    %delay 140, 0;
    %delay 140, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1920fc0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x1920fc0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.1, 5;
    %delay 54, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1921140_0, 0, 1;
    %delay 86, 0;
    %delay 140, 0;
    %load/vec4 v0x1920fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1920fc0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "./testbench.v";
    "./datapath.v";
    "../alu/alu.v";
    "../mux_2_1_4b/mux_2_1_4b.v";
    "../mux_2_1_1b/mux_2_1_1b.v";
    "../rca/rca.v";
    "../fa/fa.v";
    "../ins_dec/ins_dec.v";
    "../ins_mem/ins_mem.v";
    "../mux_16_1_16b/mux_16_1_16b.v";
    "../mux_16_1_1b/mux_16_1_1b.v";
    "../mux_8_1_1b/mux_8_1_1b.v";
    "../mux_4_1_1b/mux_4_1_1b.v";
    "../pc/pc.v";
    "../reg4/reg4.v";
    "../dffp/dffp.v";
    "../d_latch/d_latch.v";
    "../sr_latch/sr_latch.v";
    "../reg_file/reg_file.v";
    "../decoder_2_4_1b/decoder_2_4_1b.v";
    "../mux_4_1_4b/mux_4_1_4b.v";
    "../oscillator/oscillator.v";
