# Reading D:/Software/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do HW3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Software/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Jiarong\ Qian/Documents/Course\ Materials/au2019/EE\ 371/hw3 {C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw3/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:24 on Oct 24,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw3" C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw3/reg_file.sv 
# -- Compiling module reg_file
# -- Compiling module reg_file_testbench
# 
# Top level modules:
# 	reg_file_testbench
# End time: 22:57:24 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jiarong\ Qian/Documents/Course\ Materials/au2019/EE\ 371/hw3 {C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw3/fifo_ctrl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:25 on Oct 24,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw3" C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw3/fifo_ctrl.sv 
# -- Compiling module fifo_ctrl
# -- Compiling module fifo_ctrl_testbench
# 
# Top level modules:
# 	fifo_ctrl_testbench
# End time: 22:57:25 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jiarong\ Qian/Documents/Course\ Materials/au2019/EE\ 371/hw3 {C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw3/fifo.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:25 on Oct 24,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw3" C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw3/fifo.sv 
# -- Compiling module fifo
# -- Compiling module fifo_testbench
# 
# Top level modules:
# 	fifo_testbench
# End time: 22:57:25 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.fifo_ctrl
# vsim work.fifo_ctrl 
# Start time: 22:57:28 on Oct 24,2019
# Loading sv_std.std
# Loading work.fifo_ctrl
vsim work.fifo_testbench
# End time: 22:57:33 on Oct 24,2019, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# vsim work.fifo_testbench 
# Start time: 22:57:34 on Oct 24,2019
# Loading sv_std.std
# Loading work.fifo_testbench
# Loading work.fifo
# Loading work.fifo_ctrl
# Loading work.reg_file
add wave -position end  sim:/fifo_testbench/clk
add wave -position end  sim:/fifo_testbench/reset
add wave -position end  sim:/fifo_testbench/wr
add wave -position end  sim:/fifo_testbench/rd
add wave -position end  sim:/fifo_testbench/w_data
add wave -position end  sim:/fifo_testbench/empty
add wave -position end  sim:/fifo_testbench/full
add wave -position end  sim:/fifo_testbench/r_data
run -all
# ** Note: $stop    : C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw3/fifo.sv(73)
#    Time: 2350 ps  Iteration: 1  Instance: /fifo_testbench
# Break in Module fifo_testbench at C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw3/fifo.sv line 73
# End time: 22:58:55 on Oct 24,2019, Elapsed time: 0:01:21
# Errors: 0, Warnings: 0
