
Question1_GreenBrightness.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00802800  00802800  00000228  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000001d4  00000000  00000000  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .comment      00000030  00000000  00000000  00000228  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000258  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 00000158  00000000  00000000  00000298  2**3
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000036c9  00000000  00000000  000003f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000027f6  00000000  00000000  00003ab9  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000b27  00000000  00000000  000062af  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000174  00000000  00000000  00006dd8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00001782  00000000  00000000  00006f4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000240  00000000  00000000  000086ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000a8  00000000  00000000  0000890e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 48 00 	jmp	0x90	; 0x90 <__ctors_end>
   4:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
   8:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
   c:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  10:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  14:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  18:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  1c:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  20:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  24:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  28:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  2c:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  30:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  34:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  38:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  3c:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  40:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  44:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  48:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  4c:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  50:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  54:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  58:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  5c:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  60:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  64:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  68:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  6c:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  70:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  74:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  78:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  7c:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  80:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  84:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  88:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
  8c:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>

00000090 <__ctors_end>:
  90:	11 24       	eor	r1, r1
  92:	1f be       	out	0x3f, r1	; 63
  94:	cf ef       	ldi	r28, 0xFF	; 255
  96:	cd bf       	out	0x3d, r28	; 61
  98:	df e3       	ldi	r29, 0x3F	; 63
  9a:	de bf       	out	0x3e, r29	; 62
  9c:	0e 94 5f 00 	call	0xbe	; 0xbe <main>
  a0:	0c 94 e8 00 	jmp	0x1d0	; 0x1d0 <_exit>

000000a4 <__bad_interrupt>:
  a4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a8 <atmel_start_init>:
/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
	system_init();
  a8:	0e 94 c0 00 	call	0x180	; 0x180 <system_init>
  ac:	08 95       	ret

000000ae <LedBrightness>:
 */ 
#include "LedBrightness.h"

void  LedBrightness(uint8_t duty_cycle)
{
	TCB0.CCMPL=255;
  ae:	e0 e8       	ldi	r30, 0x80	; 128
  b0:	fa e0       	ldi	r31, 0x0A	; 10
  b2:	9f ef       	ldi	r25, 0xFF	; 255
  b4:	94 87       	std	Z+12, r25	; 0x0c
	TCB0.CCMPH=duty_cycle;
  b6:	85 87       	std	Z+13, r24	; 0x0d
	TIMER_TCB_GREEN_init();
  b8:	0e 94 e3 00 	call	0x1c6	; 0x1c6 <TIMER_TCB_GREEN_init>
  bc:	08 95       	ret

000000be <main>:
#include "LedBrightness.h"

int main(void)
{
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
  be:	0e 94 54 00 	call	0xa8	; 0xa8 <atmel_start_init>

	/* Replace with your application code */
	while (1) 
	{
		LedBrightness(50);
  c2:	82 e3       	ldi	r24, 0x32	; 50
  c4:	0e 94 57 00 	call	0xae	; 0xae <LedBrightness>
  c8:	fc cf       	rjmp	.-8      	; 0xc2 <main+0x4>

000000ca <BOD_init>:
	//		 | BOD_VLMCFG_BELOW_gc; /* Interrupt when supply goes below VLM level */

	// BOD.VLMCTRLA = BOD_VLMLVL_5ABOVE_gc; /* VLM threshold 5% above BOD level */

	return 0;
}
  ca:	80 e0       	ldi	r24, 0x00	; 0
  cc:	08 95       	ret

000000ce <CLKCTRL_init>:
 *       on calling convention. The memory model is not visible to the
 *       preprocessor, so it must be defined in the Assembler preprocessor directives.
 */
static inline void ccp_write_io(void *addr, uint8_t value)
{
	protected_write_io(addr, CCP_IOREG_gc, value);
  ce:	40 e0       	ldi	r20, 0x00	; 0
  d0:	68 ed       	ldi	r22, 0xD8	; 216
  d2:	81 e6       	ldi	r24, 0x61	; 97
  d4:	90 e0       	ldi	r25, 0x00	; 0
  d6:	0e 94 dd 00 	call	0x1ba	; 0x1ba <protected_write_io>
  da:	40 e8       	ldi	r20, 0x80	; 128
  dc:	68 ed       	ldi	r22, 0xD8	; 216
  de:	80 e6       	ldi	r24, 0x60	; 96
  e0:	90 e0       	ldi	r25, 0x00	; 0
  e2:	0e 94 dd 00 	call	0x1ba	; 0x1ba <protected_write_io>
	                 | 1 << CLKCTRL_CLKOUT_bp /* System clock out: enabled */);

	// ccp_write_io((void*)&(CLKCTRL.MCLKLOCK),0 << CLKCTRL_LOCKEN_bp /* lock enable: disabled */);

	return 0;
}
  e6:	80 e0       	ldi	r24, 0x00	; 0
  e8:	08 95       	ret

000000ea <CPUINT_init>:
	// CPUINT.LVL0PRI = 0x0 << CPUINT_LVL0PRI_gp; /* Interrupt Level Priority: 0x0 */

	// CPUINT.LVL1VEC = 0x0 << CPUINT_LVL1VEC_gp; /* Interrupt Vector with High Priority: 0x0 */

	return 0;
}
  ea:	80 e0       	ldi	r24, 0x00	; 0
  ec:	08 95       	ret

000000ee <mcu_init>:

	/* set the alternate pin mux */

	PORTMUX.TCBROUTEA |= PORTMUX_TCB0_bm;

	TIMER_TCB_GREEN_init();
  ee:	80 e0       	ldi	r24, 0x00	; 0
  f0:	08 c0       	rjmp	.+16     	; 0x102 <__EEPROM_REGION_LENGTH__+0x2>
  f2:	e8 2f       	mov	r30, r24
  f4:	f0 e0       	ldi	r31, 0x00	; 0
  f6:	e0 5f       	subi	r30, 0xF0	; 240
  f8:	fb 4f       	sbci	r31, 0xFB	; 251
  fa:	90 81       	ld	r25, Z
  fc:	98 60       	ori	r25, 0x08	; 8
  fe:	90 83       	st	Z, r25
 100:	8f 5f       	subi	r24, 0xFF	; 255
 102:	88 30       	cpi	r24, 0x08	; 8
 104:	b0 f3       	brcs	.-20     	; 0xf2 <mcu_init+0x4>
 106:	80 e0       	ldi	r24, 0x00	; 0
 108:	08 c0       	rjmp	.+16     	; 0x11a <__EEPROM_REGION_LENGTH__+0x1a>
 10a:	e8 2f       	mov	r30, r24
 10c:	f0 e0       	ldi	r31, 0x00	; 0
 10e:	e0 5d       	subi	r30, 0xD0	; 208
 110:	fb 4f       	sbci	r31, 0xFB	; 251
 112:	90 81       	ld	r25, Z
 114:	98 60       	ori	r25, 0x08	; 8
 116:	90 83       	st	Z, r25
 118:	8f 5f       	subi	r24, 0xFF	; 255
 11a:	88 30       	cpi	r24, 0x08	; 8
 11c:	b0 f3       	brcs	.-20     	; 0x10a <__EEPROM_REGION_LENGTH__+0xa>
 11e:	80 e0       	ldi	r24, 0x00	; 0
 120:	08 c0       	rjmp	.+16     	; 0x132 <__EEPROM_REGION_LENGTH__+0x32>
 122:	e8 2f       	mov	r30, r24
 124:	f0 e0       	ldi	r31, 0x00	; 0
 126:	e0 5b       	subi	r30, 0xB0	; 176
 128:	fb 4f       	sbci	r31, 0xFB	; 251
 12a:	90 81       	ld	r25, Z
 12c:	98 60       	ori	r25, 0x08	; 8
 12e:	90 83       	st	Z, r25
 130:	8f 5f       	subi	r24, 0xFF	; 255
 132:	88 30       	cpi	r24, 0x08	; 8
 134:	b0 f3       	brcs	.-20     	; 0x122 <__EEPROM_REGION_LENGTH__+0x22>
 136:	80 e0       	ldi	r24, 0x00	; 0
 138:	08 c0       	rjmp	.+16     	; 0x14a <__EEPROM_REGION_LENGTH__+0x4a>
 13a:	e8 2f       	mov	r30, r24
 13c:	f0 e0       	ldi	r31, 0x00	; 0
 13e:	e0 59       	subi	r30, 0x90	; 144
 140:	fb 4f       	sbci	r31, 0xFB	; 251
 142:	90 81       	ld	r25, Z
 144:	98 60       	ori	r25, 0x08	; 8
 146:	90 83       	st	Z, r25
 148:	8f 5f       	subi	r24, 0xFF	; 255
 14a:	88 30       	cpi	r24, 0x08	; 8
 14c:	b0 f3       	brcs	.-20     	; 0x13a <__EEPROM_REGION_LENGTH__+0x3a>
 14e:	80 e0       	ldi	r24, 0x00	; 0
 150:	08 c0       	rjmp	.+16     	; 0x162 <__EEPROM_REGION_LENGTH__+0x62>
 152:	e8 2f       	mov	r30, r24
 154:	f0 e0       	ldi	r31, 0x00	; 0
 156:	e0 57       	subi	r30, 0x70	; 112
 158:	fb 4f       	sbci	r31, 0xFB	; 251
 15a:	90 81       	ld	r25, Z
 15c:	98 60       	ori	r25, 0x08	; 8
 15e:	90 83       	st	Z, r25
 160:	8f 5f       	subi	r24, 0xFF	; 255
 162:	88 30       	cpi	r24, 0x08	; 8
 164:	b0 f3       	brcs	.-20     	; 0x152 <__EEPROM_REGION_LENGTH__+0x52>
 166:	80 e0       	ldi	r24, 0x00	; 0
 168:	08 c0       	rjmp	.+16     	; 0x17a <__EEPROM_REGION_LENGTH__+0x7a>
 16a:	e8 2f       	mov	r30, r24
 16c:	f0 e0       	ldi	r31, 0x00	; 0
 16e:	e0 55       	subi	r30, 0x50	; 80
 170:	fb 4f       	sbci	r31, 0xFB	; 251
 172:	90 81       	ld	r25, Z
 174:	98 60       	ori	r25, 0x08	; 8
 176:	90 83       	st	Z, r25
 178:	8f 5f       	subi	r24, 0xFF	; 255
 17a:	88 30       	cpi	r24, 0x08	; 8
 17c:	b0 f3       	brcs	.-20     	; 0x16a <__EEPROM_REGION_LENGTH__+0x6a>
 17e:	08 95       	ret

00000180 <system_init>:
/**
 * \brief System initialization
 */
void system_init()
{
	mcu_init();
 180:	0e 94 77 00 	call	0xee	; 0xee <mcu_init>
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTA.OUT |= (1 << pin);
	} else {
		VPORTA.OUT &= ~(1 << pin);
 184:	81 b1       	in	r24, 0x01	; 1
 186:	8f 7b       	andi	r24, 0xBF	; 191
 188:	81 b9       	out	0x01, r24	; 1
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTA.DIR |= (1 << pin);
 18a:	80 b1       	in	r24, 0x00	; 0
 18c:	80 64       	ori	r24, 0x40	; 64
 18e:	80 b9       	out	0x00, r24	; 0
static inline void PORTF_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTF.OUT |= (1 << pin);
	} else {
		VPORTF.OUT &= ~(1 << pin);
 190:	85 b3       	in	r24, 0x15	; 21
 192:	87 7f       	andi	r24, 0xF7	; 247
 194:	85 bb       	out	0x15, r24	; 21
	switch (dir) {
	case PORT_DIR_IN:
		VPORTF.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTF.DIR |= (1 << pin);
 196:	84 b3       	in	r24, 0x14	; 20
 198:	88 60       	ori	r24, 0x08	; 8
 19a:	84 bb       	out	0x14, r24	; 20
static inline void PORTF_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTF.OUT |= (1 << pin);
	} else {
		VPORTF.OUT &= ~(1 << pin);
 19c:	85 b3       	in	r24, 0x15	; 21
 19e:	8f 7d       	andi	r24, 0xDF	; 223
 1a0:	85 bb       	out	0x15, r24	; 21
	switch (dir) {
	case PORT_DIR_IN:
		VPORTF.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTF.DIR |= (1 << pin);
 1a2:	84 b3       	in	r24, 0x14	; 20
 1a4:	80 62       	ori	r24, 0x20	; 32
 1a6:	84 bb       	out	0x14, r24	; 20
	    // <true"> High
	    false);

	B3_MCU_set_dir(PORT_DIR_OUT);

	CLKCTRL_init();
 1a8:	0e 94 67 00 	call	0xce	; 0xce <CLKCTRL_init>

	//TIMER_TCB_GREEN_initialization();

	CPUINT_init();
 1ac:	0e 94 75 00 	call	0xea	; 0xea <CPUINT_init>

	SLPCTRL_init();
 1b0:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <SLPCTRL_init>

	BOD_init();
 1b4:	0e 94 65 00 	call	0xca	; 0xca <BOD_init>
 1b8:	08 95       	ret

000001ba <protected_write_io>:
#if defined(__GNUC__)
  
#ifdef RAMPZ
	out     _SFR_IO_ADDR(RAMPZ), r1         // Clear bits 23:16 of Z
#endif
	movw    r30, r24                // Load addr into Z
 1ba:	fc 01       	movw	r30, r24
	out     CCP, r22                // Start CCP handshake
 1bc:	64 bf       	out	0x34, r22	; 52
	st      Z, r20                  // Write value to I/O register
 1be:	40 83       	st	Z, r20
	ret                             // Return to caller
 1c0:	08 95       	ret

000001c2 <SLPCTRL_init>:

	// SLPCTRL.CTRLA = 0 << SLPCTRL_SEN_bp /* Sleep enable: disabled */
	//		 | SLPCTRL_SMODE_IDLE_gc; /* Idle mode */

	return 0;
}
 1c2:	80 e0       	ldi	r24, 0x00	; 0
 1c4:	08 95       	ret

000001c6 <TIMER_TCB_GREEN_init>:

	// TCB0.CCMP = 0x0; /* Compare or Capture: 0x0 */

	// TCB0.CNT = 0x0; /* Count: 0x0 */

	TCB0.CTRLB = 0 << TCB_ASYNC_bp      /* Asynchronous Enable: disabled */
 1c6:	87 e1       	ldi	r24, 0x17	; 23
 1c8:	80 93 81 0a 	sts	0x0A81, r24	; 0x800a81 <__TEXT_REGION_LENGTH__+0x7f4a81>
	//		 | 0 << TCB_ENABLE_bp /* Enable: disabled */
	//		 | 0 << TCB_RUNSTDBY_bp /* Run Standby: disabled */
	//		 | 0 << TCB_SYNCUPD_bp; /* Synchronize Update: disabled */

	return 0;
}
 1cc:	80 e0       	ldi	r24, 0x00	; 0
 1ce:	08 95       	ret

000001d0 <_exit>:
 1d0:	f8 94       	cli

000001d2 <__stop_program>:
 1d2:	ff cf       	rjmp	.-2      	; 0x1d2 <__stop_program>
