
UART_test.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002738  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000003a  00800060  00002738  000027cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000039  0080009a  0080009a  00002806  2**0
                  ALLOC
  3 .stab         00002a30  00000000  00000000  00002808  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000014bf  00000000  00000000  00005238  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  000066f7  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00006837  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  000069a7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  000085f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  000094db  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0000a288  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000a3e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  0000a675  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000ae43  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 b0 08 	jmp	0x1160	; 0x1160 <__vector_6>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 13 08 	jmp	0x1026	; 0x1026 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e8 e3       	ldi	r30, 0x38	; 56
      68:	f7 e2       	ldi	r31, 0x27	; 39
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	aa 39       	cpi	r26, 0x9A	; 154
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	aa e9       	ldi	r26, 0x9A	; 154
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a3 3d       	cpi	r26, 0xD3	; 211
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 f4 11 	call	0x23e8	; 0x23e8 <main>
      8a:	0c 94 9a 13 	jmp	0x2734	; 0x2734 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 63 13 	jmp	0x26c6	; 0x26c6 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a2 e8       	ldi	r26, 0x82	; 130
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 7f 13 	jmp	0x26fe	; 0x26fe <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 6f 13 	jmp	0x26de	; 0x26de <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 8b 13 	jmp	0x2716	; 0x2716 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 6f 13 	jmp	0x26de	; 0x26de <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 8b 13 	jmp	0x2716	; 0x2716 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 63 13 	jmp	0x26c6	; 0x26c6 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	82 e8       	ldi	r24, 0x82	; 130
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 7f 13 	jmp	0x26fe	; 0x26fe <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 6f 13 	jmp	0x26de	; 0x26de <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 8b 13 	jmp	0x2716	; 0x2716 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 6f 13 	jmp	0x26de	; 0x26de <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 8b 13 	jmp	0x2716	; 0x2716 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 6f 13 	jmp	0x26de	; 0x26de <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 8b 13 	jmp	0x2716	; 0x2716 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 73 13 	jmp	0x26e6	; 0x26e6 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 8f 13 	jmp	0x271e	; 0x271e <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <USART_voidInit>:
#include "USART_INTERFACE.h"
#include "USART_RIGSTER.h"
#include "USART_PRIVET.h"

void USART_voidInit(void)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	0f 92       	push	r0
     b4c:	cd b7       	in	r28, 0x3d	; 61
     b4e:	de b7       	in	r29, 0x3e	; 62
	/*set BUAD rate*/
	CLR_BIT(UCSRA,UCSRA_U2X);
     b50:	ab e2       	ldi	r26, 0x2B	; 43
     b52:	b0 e0       	ldi	r27, 0x00	; 0
     b54:	eb e2       	ldi	r30, 0x2B	; 43
     b56:	f0 e0       	ldi	r31, 0x00	; 0
     b58:	80 81       	ld	r24, Z
     b5a:	8d 7f       	andi	r24, 0xFD	; 253
     b5c:	8c 93       	st	X, r24
	UBRRL=51;
     b5e:	e9 e2       	ldi	r30, 0x29	; 41
     b60:	f0 e0       	ldi	r31, 0x00	; 0
     b62:	83 e3       	ldi	r24, 0x33	; 51
     b64:	80 83       	st	Z, r24

	u8 Local_u8Value=0;
     b66:	19 82       	std	Y+1, r1	; 0x01
	/*Using UCSRC register*/
	SET_BIT(Local_u8Value,UCSRC_URSEL);
     b68:	89 81       	ldd	r24, Y+1	; 0x01
     b6a:	80 68       	ori	r24, 0x80	; 128
     b6c:	89 83       	std	Y+1, r24	; 0x01

	//*Asynchronous*/
	CLR_BIT(Local_u8Value,UCSRC_UMSEL);
     b6e:	89 81       	ldd	r24, Y+1	; 0x01
     b70:	8f 7b       	andi	r24, 0xBF	; 191
     b72:	89 83       	std	Y+1, r24	; 0x01
	/*no parity*/
	CLR_BIT(Local_u8Value,UCSRC_UPM1);
     b74:	89 81       	ldd	r24, Y+1	; 0x01
     b76:	8f 7d       	andi	r24, 0xDF	; 223
     b78:	89 83       	std	Y+1, r24	; 0x01
	CLR_BIT(Local_u8Value,UCSRC_UPM0);
     b7a:	89 81       	ldd	r24, Y+1	; 0x01
     b7c:	8f 7e       	andi	r24, 0xEF	; 239
     b7e:	89 83       	std	Y+1, r24	; 0x01


	/**one stop bit*/
	CLR_BIT(Local_u8Value,UCSRC_USBS);
     b80:	89 81       	ldd	r24, Y+1	; 0x01
     b82:	87 7f       	andi	r24, 0xF7	; 247
     b84:	89 83       	std	Y+1, r24	; 0x01

	/*on char size 8-bit mode*/
	SET_BIT(Local_u8Value,UCSRC_UCSZ1);
     b86:	89 81       	ldd	r24, Y+1	; 0x01
     b88:	84 60       	ori	r24, 0x04	; 4
     b8a:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(Local_u8Value,UCSRC_UCSZ0);
     b8c:	89 81       	ldd	r24, Y+1	; 0x01
     b8e:	82 60       	ori	r24, 0x02	; 2
     b90:	89 83       	std	Y+1, r24	; 0x01
	CLR_BIT(UCSRB,UCSRB_UCSZ2);
     b92:	aa e2       	ldi	r26, 0x2A	; 42
     b94:	b0 e0       	ldi	r27, 0x00	; 0
     b96:	ea e2       	ldi	r30, 0x2A	; 42
     b98:	f0 e0       	ldi	r31, 0x00	; 0
     b9a:	80 81       	ld	r24, Z
     b9c:	8b 7f       	andi	r24, 0xFB	; 251
     b9e:	8c 93       	st	X, r24

	UCSRC=Local_u8Value;
     ba0:	e0 e4       	ldi	r30, 0x40	; 64
     ba2:	f0 e0       	ldi	r31, 0x00	; 0
     ba4:	89 81       	ldd	r24, Y+1	; 0x01
     ba6:	80 83       	st	Z, r24

	SET_BIT(UCSRB,UCSRB_TXEN);    //transmitter enable
     ba8:	aa e2       	ldi	r26, 0x2A	; 42
     baa:	b0 e0       	ldi	r27, 0x00	; 0
     bac:	ea e2       	ldi	r30, 0x2A	; 42
     bae:	f0 e0       	ldi	r31, 0x00	; 0
     bb0:	80 81       	ld	r24, Z
     bb2:	88 60       	ori	r24, 0x08	; 8
     bb4:	8c 93       	st	X, r24
	SET_BIT(UCSRB,UCSRB_RXEN);    //receiver   enable
     bb6:	aa e2       	ldi	r26, 0x2A	; 42
     bb8:	b0 e0       	ldi	r27, 0x00	; 0
     bba:	ea e2       	ldi	r30, 0x2A	; 42
     bbc:	f0 e0       	ldi	r31, 0x00	; 0
     bbe:	80 81       	ld	r24, Z
     bc0:	80 61       	ori	r24, 0x10	; 16
     bc2:	8c 93       	st	X, r24

}
     bc4:	0f 90       	pop	r0
     bc6:	cf 91       	pop	r28
     bc8:	df 91       	pop	r29
     bca:	08 95       	ret

00000bcc <USART_u8Read>:



u8 USART_u8Read()
{
     bcc:	df 93       	push	r29
     bce:	cf 93       	push	r28
     bd0:	cd b7       	in	r28, 0x3d	; 61
     bd2:	de b7       	in	r29, 0x3e	; 62
	while(GET_BIT(UCSRA,UCSRA_RXC)==0);
     bd4:	eb e2       	ldi	r30, 0x2B	; 43
     bd6:	f0 e0       	ldi	r31, 0x00	; 0
     bd8:	80 81       	ld	r24, Z
     bda:	88 23       	and	r24, r24
     bdc:	dc f7       	brge	.-10     	; 0xbd4 <USART_u8Read+0x8>
	return UDR;
     bde:	ec e2       	ldi	r30, 0x2C	; 44
     be0:	f0 e0       	ldi	r31, 0x00	; 0
     be2:	80 81       	ld	r24, Z
}
     be4:	cf 91       	pop	r28
     be6:	df 91       	pop	r29
     be8:	08 95       	ret

00000bea <USART_voidSend>:

void USART_voidSend(u8 Copy_data)
{
     bea:	df 93       	push	r29
     bec:	cf 93       	push	r28
     bee:	0f 92       	push	r0
     bf0:	cd b7       	in	r28, 0x3d	; 61
     bf2:	de b7       	in	r29, 0x3e	; 62
     bf4:	89 83       	std	Y+1, r24	; 0x01
	while(GET_BIT(UCSRA,UCSRA_UDRE)==0);
     bf6:	eb e2       	ldi	r30, 0x2B	; 43
     bf8:	f0 e0       	ldi	r31, 0x00	; 0
     bfa:	80 81       	ld	r24, Z
     bfc:	82 95       	swap	r24
     bfe:	86 95       	lsr	r24
     c00:	87 70       	andi	r24, 0x07	; 7
     c02:	88 2f       	mov	r24, r24
     c04:	90 e0       	ldi	r25, 0x00	; 0
     c06:	81 70       	andi	r24, 0x01	; 1
     c08:	90 70       	andi	r25, 0x00	; 0
     c0a:	00 97       	sbiw	r24, 0x00	; 0
     c0c:	a1 f3       	breq	.-24     	; 0xbf6 <USART_voidSend+0xc>
	UDR=Copy_data;
     c0e:	ec e2       	ldi	r30, 0x2C	; 44
     c10:	f0 e0       	ldi	r31, 0x00	; 0
     c12:	89 81       	ldd	r24, Y+1	; 0x01
     c14:	80 83       	st	Z, r24

}
     c16:	0f 90       	pop	r0
     c18:	cf 91       	pop	r28
     c1a:	df 91       	pop	r29
     c1c:	08 95       	ret

00000c1e <USART_SendString>:

void USART_SendString(u8* Copy_data)
{
     c1e:	df 93       	push	r29
     c20:	cf 93       	push	r28
     c22:	00 d0       	rcall	.+0      	; 0xc24 <USART_SendString+0x6>
     c24:	0f 92       	push	r0
     c26:	cd b7       	in	r28, 0x3d	; 61
     c28:	de b7       	in	r29, 0x3e	; 62
     c2a:	9b 83       	std	Y+3, r25	; 0x03
     c2c:	8a 83       	std	Y+2, r24	; 0x02
	u8 i=0;
     c2e:	19 82       	std	Y+1, r1	; 0x01
     c30:	0e c0       	rjmp	.+28     	; 0xc4e <USART_SendString+0x30>
	while(Copy_data[i]!='\0')
	{
		USART_voidSend(Copy_data[i]);
     c32:	89 81       	ldd	r24, Y+1	; 0x01
     c34:	28 2f       	mov	r18, r24
     c36:	30 e0       	ldi	r19, 0x00	; 0
     c38:	8a 81       	ldd	r24, Y+2	; 0x02
     c3a:	9b 81       	ldd	r25, Y+3	; 0x03
     c3c:	fc 01       	movw	r30, r24
     c3e:	e2 0f       	add	r30, r18
     c40:	f3 1f       	adc	r31, r19
     c42:	80 81       	ld	r24, Z
     c44:	0e 94 f5 05 	call	0xbea	; 0xbea <USART_voidSend>
		i++;
     c48:	89 81       	ldd	r24, Y+1	; 0x01
     c4a:	8f 5f       	subi	r24, 0xFF	; 255
     c4c:	89 83       	std	Y+1, r24	; 0x01
}

void USART_SendString(u8* Copy_data)
{
	u8 i=0;
	while(Copy_data[i]!='\0')
     c4e:	89 81       	ldd	r24, Y+1	; 0x01
     c50:	28 2f       	mov	r18, r24
     c52:	30 e0       	ldi	r19, 0x00	; 0
     c54:	8a 81       	ldd	r24, Y+2	; 0x02
     c56:	9b 81       	ldd	r25, Y+3	; 0x03
     c58:	fc 01       	movw	r30, r24
     c5a:	e2 0f       	add	r30, r18
     c5c:	f3 1f       	adc	r31, r19
     c5e:	80 81       	ld	r24, Z
     c60:	88 23       	and	r24, r24
     c62:	39 f7       	brne	.-50     	; 0xc32 <USART_SendString+0x14>
	{
		USART_voidSend(Copy_data[i]);
		i++;
	}
}
     c64:	0f 90       	pop	r0
     c66:	0f 90       	pop	r0
     c68:	0f 90       	pop	r0
     c6a:	cf 91       	pop	r28
     c6c:	df 91       	pop	r29
     c6e:	08 95       	ret

00000c70 <USART_ReciveString>:

u8* USART_ReciveString()
{
     c70:	df 93       	push	r29
     c72:	cf 93       	push	r28
     c74:	00 d0       	rcall	.+0      	; 0xc76 <USART_ReciveString+0x6>
     c76:	00 d0       	rcall	.+0      	; 0xc78 <USART_ReciveString+0x8>
     c78:	cd b7       	in	r28, 0x3d	; 61
     c7a:	de b7       	in	r29, 0x3e	; 62
	static u8 string[50]={0};
	for(u8 i=0;i<50;i++){string[i]=0;}			//reset the arr
     c7c:	19 82       	std	Y+1, r1	; 0x01
     c7e:	0a c0       	rjmp	.+20     	; 0xc94 <USART_ReciveString+0x24>
     c80:	89 81       	ldd	r24, Y+1	; 0x01
     c82:	88 2f       	mov	r24, r24
     c84:	90 e0       	ldi	r25, 0x00	; 0
     c86:	fc 01       	movw	r30, r24
     c88:	e6 56       	subi	r30, 0x66	; 102
     c8a:	ff 4f       	sbci	r31, 0xFF	; 255
     c8c:	10 82       	st	Z, r1
     c8e:	89 81       	ldd	r24, Y+1	; 0x01
     c90:	8f 5f       	subi	r24, 0xFF	; 255
     c92:	89 83       	std	Y+1, r24	; 0x01
     c94:	89 81       	ldd	r24, Y+1	; 0x01
     c96:	82 33       	cpi	r24, 0x32	; 50
     c98:	98 f3       	brcs	.-26     	; 0xc80 <USART_ReciveString+0x10>

	u8 flag=0,i=0;										//counter
     c9a:	1c 82       	std	Y+4, r1	; 0x04
     c9c:	1b 82       	std	Y+3, r1	; 0x03
	u8 x=USART_u8Read();					//to chick if Enter is get first
     c9e:	0e 94 e6 05 	call	0xbcc	; 0xbcc <USART_u8Read>
     ca2:	8a 83       	std	Y+2, r24	; 0x02
     ca4:	2a c0       	rjmp	.+84     	; 0xcfa <USART_ReciveString+0x8a>
	while(x !=0x0D)								//Enter hex represintaion
	{
		string[i]=x;
     ca6:	8b 81       	ldd	r24, Y+3	; 0x03
     ca8:	88 2f       	mov	r24, r24
     caa:	90 e0       	ldi	r25, 0x00	; 0
     cac:	fc 01       	movw	r30, r24
     cae:	e6 56       	subi	r30, 0x66	; 102
     cb0:	ff 4f       	sbci	r31, 0xFF	; 255
     cb2:	8a 81       	ldd	r24, Y+2	; 0x02
     cb4:	80 83       	st	Z, r24
		x=USART_u8Read();
     cb6:	0e 94 e6 05 	call	0xbcc	; 0xbcc <USART_u8Read>
     cba:	8a 83       	std	Y+2, r24	; 0x02
		i++;
     cbc:	8b 81       	ldd	r24, Y+3	; 0x03
     cbe:	8f 5f       	subi	r24, 0xFF	; 255
     cc0:	8b 83       	std	Y+3, r24	; 0x03

		if(x==0x08)							//delete hex represintaion
     cc2:	8a 81       	ldd	r24, Y+2	; 0x02
     cc4:	88 30       	cpi	r24, 0x08	; 8
     cc6:	91 f4       	brne	.+36     	; 0xcec <USART_ReciveString+0x7c>
		{
			i-=2;
     cc8:	8b 81       	ldd	r24, Y+3	; 0x03
     cca:	82 50       	subi	r24, 0x02	; 2
     ccc:	8b 83       	std	Y+3, r24	; 0x03
			x=USART_u8Read();
     cce:	0e 94 e6 05 	call	0xbcc	; 0xbcc <USART_u8Read>
     cd2:	8a 83       	std	Y+2, r24	; 0x02
     cd4:	08 c0       	rjmp	.+16     	; 0xce6 <USART_ReciveString+0x76>
			while(x==0x08)
			{
				i--;
     cd6:	8b 81       	ldd	r24, Y+3	; 0x03
     cd8:	81 50       	subi	r24, 0x01	; 1
     cda:	8b 83       	std	Y+3, r24	; 0x03
				x=USART_u8Read();
     cdc:	0e 94 e6 05 	call	0xbcc	; 0xbcc <USART_u8Read>
     ce0:	8a 83       	std	Y+2, r24	; 0x02
				flag=1;
     ce2:	81 e0       	ldi	r24, 0x01	; 1
     ce4:	8c 83       	std	Y+4, r24	; 0x04

		if(x==0x08)							//delete hex represintaion
		{
			i-=2;
			x=USART_u8Read();
			while(x==0x08)
     ce6:	8a 81       	ldd	r24, Y+2	; 0x02
     ce8:	88 30       	cpi	r24, 0x08	; 8
     cea:	a9 f3       	breq	.-22     	; 0xcd6 <USART_ReciveString+0x66>
				x=USART_u8Read();
				flag=1;
			}

		}
		if(flag==1){i++;flag=0;}
     cec:	8c 81       	ldd	r24, Y+4	; 0x04
     cee:	81 30       	cpi	r24, 0x01	; 1
     cf0:	21 f4       	brne	.+8      	; 0xcfa <USART_ReciveString+0x8a>
     cf2:	8b 81       	ldd	r24, Y+3	; 0x03
     cf4:	8f 5f       	subi	r24, 0xFF	; 255
     cf6:	8b 83       	std	Y+3, r24	; 0x03
     cf8:	1c 82       	std	Y+4, r1	; 0x04
	static u8 string[50]={0};
	for(u8 i=0;i<50;i++){string[i]=0;}			//reset the arr

	u8 flag=0,i=0;										//counter
	u8 x=USART_u8Read();					//to chick if Enter is get first
	while(x !=0x0D)								//Enter hex represintaion
     cfa:	8a 81       	ldd	r24, Y+2	; 0x02
     cfc:	8d 30       	cpi	r24, 0x0D	; 13
     cfe:	99 f6       	brne	.-90     	; 0xca6 <USART_ReciveString+0x36>
     d00:	0a c0       	rjmp	.+20     	; 0xd16 <USART_ReciveString+0xa6>

		}
		if(flag==1){i++;flag=0;}
	}

	for(;i<50;i++){string[i]=0;}
     d02:	8b 81       	ldd	r24, Y+3	; 0x03
     d04:	88 2f       	mov	r24, r24
     d06:	90 e0       	ldi	r25, 0x00	; 0
     d08:	fc 01       	movw	r30, r24
     d0a:	e6 56       	subi	r30, 0x66	; 102
     d0c:	ff 4f       	sbci	r31, 0xFF	; 255
     d0e:	10 82       	st	Z, r1
     d10:	8b 81       	ldd	r24, Y+3	; 0x03
     d12:	8f 5f       	subi	r24, 0xFF	; 255
     d14:	8b 83       	std	Y+3, r24	; 0x03
     d16:	8b 81       	ldd	r24, Y+3	; 0x03
     d18:	82 33       	cpi	r24, 0x32	; 50
     d1a:	98 f3       	brcs	.-26     	; 0xd02 <USART_ReciveString+0x92>
	return string;
     d1c:	8a e9       	ldi	r24, 0x9A	; 154
     d1e:	90 e0       	ldi	r25, 0x00	; 0
}
     d20:	0f 90       	pop	r0
     d22:	0f 90       	pop	r0
     d24:	0f 90       	pop	r0
     d26:	0f 90       	pop	r0
     d28:	cf 91       	pop	r28
     d2a:	df 91       	pop	r29
     d2c:	08 95       	ret

00000d2e <time_for_1ms>:
static u16 ms=0;



static void time_for_1ms()
{
     d2e:	df 93       	push	r29
     d30:	cf 93       	push	r28
     d32:	cd b7       	in	r28, 0x3d	; 61
     d34:	de b7       	in	r29, 0x3e	; 62
	static u8 counter=0;
	counter++;
     d36:	80 91 d2 00 	lds	r24, 0x00D2
     d3a:	8f 5f       	subi	r24, 0xFF	; 255
     d3c:	80 93 d2 00 	sts	0x00D2, r24
	if(counter == 4)
     d40:	80 91 d2 00 	lds	r24, 0x00D2
     d44:	84 30       	cpi	r24, 0x04	; 4
     d46:	79 f4       	brne	.+30     	; 0xd66 <time_for_1ms+0x38>
	{
		counter=0;
     d48:	10 92 d2 00 	sts	0x00D2, r1
		ms++;
     d4c:	80 91 d0 00 	lds	r24, 0x00D0
     d50:	90 91 d1 00 	lds	r25, 0x00D1
     d54:	01 96       	adiw	r24, 0x01	; 1
     d56:	90 93 d1 00 	sts	0x00D1, r25
     d5a:	80 93 d0 00 	sts	0x00D0, r24
		TCNT0=20;
     d5e:	e2 e5       	ldi	r30, 0x52	; 82
     d60:	f0 e0       	ldi	r31, 0x00	; 0
     d62:	84 e1       	ldi	r24, 0x14	; 20
     d64:	80 83       	st	Z, r24
	}
}
     d66:	cf 91       	pop	r28
     d68:	df 91       	pop	r29
     d6a:	08 95       	ret

00000d6c <Timer1_Init>:
void Timer1_Init()
{
     d6c:	df 93       	push	r29
     d6e:	cf 93       	push	r28
     d70:	cd b7       	in	r28, 0x3d	; 61
     d72:	de b7       	in	r29, 0x3e	; 62

}
     d74:	cf 91       	pop	r28
     d76:	df 91       	pop	r29
     d78:	08 95       	ret

00000d7a <Timer_init>:
void Timer_init()
{
     d7a:	df 93       	push	r29
     d7c:	cf 93       	push	r28
     d7e:	cd b7       	in	r28, 0x3d	; 61
     d80:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TCCR0,TCCR0_WGM00);
#elif Mode == PWM
	CLR_BIT(TCCR0,TCCR0_WGM01);
	SET_BIT(TCCR0,TCCR0_WGM00);
#elif Mode == CTC
	SET_BIT(TCCR0,TCCR0_WGM01);
     d82:	a3 e5       	ldi	r26, 0x53	; 83
     d84:	b0 e0       	ldi	r27, 0x00	; 0
     d86:	e3 e5       	ldi	r30, 0x53	; 83
     d88:	f0 e0       	ldi	r31, 0x00	; 0
     d8a:	80 81       	ld	r24, Z
     d8c:	88 60       	ori	r24, 0x08	; 8
     d8e:	8c 93       	st	X, r24
	CLR_BIT(TCCR0,TCCR0_WGM00);
     d90:	a3 e5       	ldi	r26, 0x53	; 83
     d92:	b0 e0       	ldi	r27, 0x00	; 0
     d94:	e3 e5       	ldi	r30, 0x53	; 83
     d96:	f0 e0       	ldi	r31, 0x00	; 0
     d98:	80 81       	ld	r24, Z
     d9a:	8f 7b       	andi	r24, 0xBF	; 191
     d9c:	8c 93       	st	X, r24
#elif CLOCK == presquler_8
	CLR_BIT(TCCR0,TCCR0_CS02);
	SET_BIT(TCCR0,TCCR0_CS01);
	CLR_BIT(TCCR0,TCCR0_CS00);
#elif CLOCK == presquler_64
	CLR_BIT(TCCR0,TCCR0_CS02);
     d9e:	a3 e5       	ldi	r26, 0x53	; 83
     da0:	b0 e0       	ldi	r27, 0x00	; 0
     da2:	e3 e5       	ldi	r30, 0x53	; 83
     da4:	f0 e0       	ldi	r31, 0x00	; 0
     da6:	80 81       	ld	r24, Z
     da8:	8b 7f       	andi	r24, 0xFB	; 251
     daa:	8c 93       	st	X, r24
	SET_BIT(TCCR0,TCCR0_CS01);
     dac:	a3 e5       	ldi	r26, 0x53	; 83
     dae:	b0 e0       	ldi	r27, 0x00	; 0
     db0:	e3 e5       	ldi	r30, 0x53	; 83
     db2:	f0 e0       	ldi	r31, 0x00	; 0
     db4:	80 81       	ld	r24, Z
     db6:	82 60       	ori	r24, 0x02	; 2
     db8:	8c 93       	st	X, r24
	SET_BIT(TCCR0,TCCR0_CS00);
     dba:	a3 e5       	ldi	r26, 0x53	; 83
     dbc:	b0 e0       	ldi	r27, 0x00	; 0
     dbe:	e3 e5       	ldi	r30, 0x53	; 83
     dc0:	f0 e0       	ldi	r31, 0x00	; 0
     dc2:	80 81       	ld	r24, Z
     dc4:	81 60       	ori	r24, 0x01	; 1
     dc6:	8c 93       	st	X, r24


#endif

	/*Output compara mach interuput enable*/
	SET_BIT(TIMSK,TIMSK_OCIE0);
     dc8:	a9 e5       	ldi	r26, 0x59	; 89
     dca:	b0 e0       	ldi	r27, 0x00	; 0
     dcc:	e9 e5       	ldi	r30, 0x59	; 89
     dce:	f0 e0       	ldi	r31, 0x00	; 0
     dd0:	80 81       	ld	r24, Z
     dd2:	82 60       	ori	r24, 0x02	; 2
     dd4:	8c 93       	st	X, r24


	/*Set compare mach value*/
	OCR0=75;
     dd6:	ec e5       	ldi	r30, 0x5C	; 92
     dd8:	f0 e0       	ldi	r31, 0x00	; 0
     dda:	8b e4       	ldi	r24, 0x4B	; 75
     ddc:	80 83       	st	Z, r24
}
     dde:	cf 91       	pop	r28
     de0:	df 91       	pop	r29
     de2:	08 95       	ret

00000de4 <TIMER0_FastPwmMode>:

void TIMER0_FastPwmMode(u8 FAST_PWM_MODE)
{
     de4:	df 93       	push	r29
     de6:	cf 93       	push	r28
     de8:	0f 92       	push	r0
     dea:	cd b7       	in	r28, 0x3d	; 61
     dec:	de b7       	in	r29, 0x3e	; 62
     dee:	89 83       	std	Y+1, r24	; 0x01
	if(FAST_PWM_MODE ==NonInvertingMode)
     df0:	89 81       	ldd	r24, Y+1	; 0x01
     df2:	81 30       	cpi	r24, 0x01	; 1
     df4:	79 f4       	brne	.+30     	; 0xe14 <TIMER0_FastPwmMode+0x30>
	{
		SET_BIT(TCCR0,TCCR0_COM01);
     df6:	a3 e5       	ldi	r26, 0x53	; 83
     df8:	b0 e0       	ldi	r27, 0x00	; 0
     dfa:	e3 e5       	ldi	r30, 0x53	; 83
     dfc:	f0 e0       	ldi	r31, 0x00	; 0
     dfe:	80 81       	ld	r24, Z
     e00:	80 62       	ori	r24, 0x20	; 32
     e02:	8c 93       	st	X, r24
		CLR_BIT(TCCR0,TCCR0_COM00);
     e04:	a3 e5       	ldi	r26, 0x53	; 83
     e06:	b0 e0       	ldi	r27, 0x00	; 0
     e08:	e3 e5       	ldi	r30, 0x53	; 83
     e0a:	f0 e0       	ldi	r31, 0x00	; 0
     e0c:	80 81       	ld	r24, Z
     e0e:	8f 7e       	andi	r24, 0xEF	; 239
     e10:	8c 93       	st	X, r24
     e12:	11 c0       	rjmp	.+34     	; 0xe36 <TIMER0_FastPwmMode+0x52>
	}
	else if(FAST_PWM_MODE ==InvertingMode)
     e14:	89 81       	ldd	r24, Y+1	; 0x01
     e16:	82 30       	cpi	r24, 0x02	; 2
     e18:	71 f4       	brne	.+28     	; 0xe36 <TIMER0_FastPwmMode+0x52>
	{
		SET_BIT(TCCR0,TCCR0_COM01);
     e1a:	a3 e5       	ldi	r26, 0x53	; 83
     e1c:	b0 e0       	ldi	r27, 0x00	; 0
     e1e:	e3 e5       	ldi	r30, 0x53	; 83
     e20:	f0 e0       	ldi	r31, 0x00	; 0
     e22:	80 81       	ld	r24, Z
     e24:	80 62       	ori	r24, 0x20	; 32
     e26:	8c 93       	st	X, r24
		SET_BIT(TCCR0,TCCR0_COM00);
     e28:	a3 e5       	ldi	r26, 0x53	; 83
     e2a:	b0 e0       	ldi	r27, 0x00	; 0
     e2c:	e3 e5       	ldi	r30, 0x53	; 83
     e2e:	f0 e0       	ldi	r31, 0x00	; 0
     e30:	80 81       	ld	r24, Z
     e32:	80 61       	ori	r24, 0x10	; 16
     e34:	8c 93       	st	X, r24
	}
}
     e36:	0f 90       	pop	r0
     e38:	cf 91       	pop	r28
     e3a:	df 91       	pop	r29
     e3c:	08 95       	ret

00000e3e <TIMER_OC0State>:

void TIMER_OC0State()
{
     e3e:	df 93       	push	r29
     e40:	cf 93       	push	r28
     e42:	cd b7       	in	r28, 0x3d	; 61
     e44:	de b7       	in	r29, 0x3e	; 62
#if OC0State ==  disconnected
	CLR_BIT(TCCR0,TCCR0_COM01);
	CLR_BIT(TCCR0,TCCR0_COM00);
#elif OC0State == Toggle
	CLR_BIT(TCCR0,TCCR0_COM01);
     e46:	a3 e5       	ldi	r26, 0x53	; 83
     e48:	b0 e0       	ldi	r27, 0x00	; 0
     e4a:	e3 e5       	ldi	r30, 0x53	; 83
     e4c:	f0 e0       	ldi	r31, 0x00	; 0
     e4e:	80 81       	ld	r24, Z
     e50:	8f 7d       	andi	r24, 0xDF	; 223
     e52:	8c 93       	st	X, r24
	SET_BIT(TCCR0,TCCR0_COM00);
     e54:	a3 e5       	ldi	r26, 0x53	; 83
     e56:	b0 e0       	ldi	r27, 0x00	; 0
     e58:	e3 e5       	ldi	r30, 0x53	; 83
     e5a:	f0 e0       	ldi	r31, 0x00	; 0
     e5c:	80 81       	ld	r24, Z
     e5e:	80 61       	ori	r24, 0x10	; 16
     e60:	8c 93       	st	X, r24
	SET_BIT(TCCR0,TCCR0_COM01);
	SET_BIT(TCCR0,TCCR0_COM00);
#else
#error "Warning :OC0State is not correct "
#endif
}
     e62:	cf 91       	pop	r28
     e64:	df 91       	pop	r29
     e66:	08 95       	ret

00000e68 <TIMER_SetOCR0TO>:
void TIMER_SetOCR0TO(u8 num)
{
     e68:	df 93       	push	r29
     e6a:	cf 93       	push	r28
     e6c:	0f 92       	push	r0
     e6e:	cd b7       	in	r28, 0x3d	; 61
     e70:	de b7       	in	r29, 0x3e	; 62
     e72:	89 83       	std	Y+1, r24	; 0x01
	OCR0=num;
     e74:	ec e5       	ldi	r30, 0x5C	; 92
     e76:	f0 e0       	ldi	r31, 0x00	; 0
     e78:	89 81       	ldd	r24, Y+1	; 0x01
     e7a:	80 83       	st	Z, r24
}
     e7c:	0f 90       	pop	r0
     e7e:	cf 91       	pop	r28
     e80:	df 91       	pop	r29
     e82:	08 95       	ret

00000e84 <TIMER_SetTCNT0TO>:
void TIMER_SetTCNT0TO(u8 num)
{
     e84:	df 93       	push	r29
     e86:	cf 93       	push	r28
     e88:	0f 92       	push	r0
     e8a:	cd b7       	in	r28, 0x3d	; 61
     e8c:	de b7       	in	r29, 0x3e	; 62
     e8e:	89 83       	std	Y+1, r24	; 0x01
	TCNT0=num;
     e90:	e2 e5       	ldi	r30, 0x52	; 82
     e92:	f0 e0       	ldi	r31, 0x00	; 0
     e94:	89 81       	ldd	r24, Y+1	; 0x01
     e96:	80 83       	st	Z, r24
}
     e98:	0f 90       	pop	r0
     e9a:	cf 91       	pop	r28
     e9c:	df 91       	pop	r29
     e9e:	08 95       	ret

00000ea0 <TIMER_delay_ms>:

void TIMER_delay_ms(u16 time_ms)
{
     ea0:	df 93       	push	r29
     ea2:	cf 93       	push	r28
     ea4:	00 d0       	rcall	.+0      	; 0xea6 <TIMER_delay_ms+0x6>
     ea6:	cd b7       	in	r28, 0x3d	; 61
     ea8:	de b7       	in	r29, 0x3e	; 62
     eaa:	9a 83       	std	Y+2, r25	; 0x02
     eac:	89 83       	std	Y+1, r24	; 0x01
		SET_BIT(TCCR0,TCCR0_CS01);
		CLR_BIT(TCCR0,TCCR0_CS00);

	 * **/

	GIE_voidEnable();
     eae:	0e 94 e3 08 	call	0x11c6	; 0x11c6 <GIE_voidEnable>
	/*To Enable Interubt*/
	TCCR0 |=0b00000010;
     eb2:	a3 e5       	ldi	r26, 0x53	; 83
     eb4:	b0 e0       	ldi	r27, 0x00	; 0
     eb6:	e3 e5       	ldi	r30, 0x53	; 83
     eb8:	f0 e0       	ldi	r31, 0x00	; 0
     eba:	80 81       	ld	r24, Z
     ebc:	82 60       	ori	r24, 0x02	; 2
     ebe:	8c 93       	st	X, r24
	TCNT0=20;
     ec0:	e2 e5       	ldi	r30, 0x52	; 82
     ec2:	f0 e0       	ldi	r31, 0x00	; 0
     ec4:	84 e1       	ldi	r24, 0x14	; 20
     ec6:	80 83       	st	Z, r24
	TIMER_SetCallBack(&time_for_1ms);
     ec8:	87 e9       	ldi	r24, 0x97	; 151
     eca:	96 e0       	ldi	r25, 0x06	; 6
     ecc:	0e 94 81 07 	call	0xf02	; 0xf02 <TIMER_SetCallBack>

	/*Enable overflow interupt*/
	SET_BIT(TIMSK,TIMSK_TOIE0);
     ed0:	a9 e5       	ldi	r26, 0x59	; 89
     ed2:	b0 e0       	ldi	r27, 0x00	; 0
     ed4:	e9 e5       	ldi	r30, 0x59	; 89
     ed6:	f0 e0       	ldi	r31, 0x00	; 0
     ed8:	80 81       	ld	r24, Z
     eda:	81 60       	ori	r24, 0x01	; 1
     edc:	8c 93       	st	X, r24

	while(ms != time_ms)
     ede:	20 91 d0 00 	lds	r18, 0x00D0
     ee2:	30 91 d1 00 	lds	r19, 0x00D1
     ee6:	89 81       	ldd	r24, Y+1	; 0x01
     ee8:	9a 81       	ldd	r25, Y+2	; 0x02
     eea:	28 17       	cp	r18, r24
     eec:	39 07       	cpc	r19, r25
     eee:	b9 f7       	brne	.-18     	; 0xede <TIMER_delay_ms+0x3e>
	{}
	ms =0;
     ef0:	10 92 d1 00 	sts	0x00D1, r1
     ef4:	10 92 d0 00 	sts	0x00D0, r1
}
     ef8:	0f 90       	pop	r0
     efa:	0f 90       	pop	r0
     efc:	cf 91       	pop	r28
     efe:	df 91       	pop	r29
     f00:	08 95       	ret

00000f02 <TIMER_SetCallBack>:




u8 TIMER_SetCallBack(void (*Copy_pvCallBackFunc)(void))
{
     f02:	df 93       	push	r29
     f04:	cf 93       	push	r28
     f06:	00 d0       	rcall	.+0      	; 0xf08 <TIMER_SetCallBack+0x6>
     f08:	0f 92       	push	r0
     f0a:	cd b7       	in	r28, 0x3d	; 61
     f0c:	de b7       	in	r29, 0x3e	; 62
     f0e:	9b 83       	std	Y+3, r25	; 0x03
     f10:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8ErrorStauts=OK;
     f12:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_pvCallBackFunc != NULL)
     f14:	8a 81       	ldd	r24, Y+2	; 0x02
     f16:	9b 81       	ldd	r25, Y+3	; 0x03
     f18:	00 97       	sbiw	r24, 0x00	; 0
     f1a:	31 f0       	breq	.+12     	; 0xf28 <TIMER_SetCallBack+0x26>
	{
		TIMER0_pvCallBackFunc=Copy_pvCallBackFunc;
     f1c:	8a 81       	ldd	r24, Y+2	; 0x02
     f1e:	9b 81       	ldd	r25, Y+3	; 0x03
     f20:	90 93 cd 00 	sts	0x00CD, r25
     f24:	80 93 cc 00 	sts	0x00CC, r24
	}
	else
	{

	}
	return Local_u8ErrorStauts;
     f28:	89 81       	ldd	r24, Y+1	; 0x01
}
     f2a:	0f 90       	pop	r0
     f2c:	0f 90       	pop	r0
     f2e:	0f 90       	pop	r0
     f30:	cf 91       	pop	r28
     f32:	df 91       	pop	r29
     f34:	08 95       	ret

00000f36 <ICU_Init>:

void ICU_Init()
{
     f36:	df 93       	push	r29
     f38:	cf 93       	push	r28
     f3a:	cd b7       	in	r28, 0x3d	; 61
     f3c:	de b7       	in	r29, 0x3e	; 62

	///**Set to rising eddge*/
	SET_BIT(TCCR1B,TCCR1B_ICES1);
     f3e:	ae e4       	ldi	r26, 0x4E	; 78
     f40:	b0 e0       	ldi	r27, 0x00	; 0
     f42:	ee e4       	ldi	r30, 0x4E	; 78
     f44:	f0 e0       	ldi	r31, 0x00	; 0
     f46:	80 81       	ld	r24, Z
     f48:	80 64       	ori	r24, 0x40	; 64
     f4a:	8c 93       	st	X, r24
	/*Enable interupt*/
	SET_BIT(TIMSK,TIMSK_TICIE1);
     f4c:	a9 e5       	ldi	r26, 0x59	; 89
     f4e:	b0 e0       	ldi	r27, 0x00	; 0
     f50:	e9 e5       	ldi	r30, 0x59	; 89
     f52:	f0 e0       	ldi	r31, 0x00	; 0
     f54:	80 81       	ld	r24, Z
     f56:	80 62       	ori	r24, 0x20	; 32
     f58:	8c 93       	st	X, r24


}
     f5a:	cf 91       	pop	r28
     f5c:	df 91       	pop	r29
     f5e:	08 95       	ret

00000f60 <ICU_SetEdge>:

void ICU_SetEdge(u8 Edge)
{
     f60:	df 93       	push	r29
     f62:	cf 93       	push	r28
     f64:	0f 92       	push	r0
     f66:	cd b7       	in	r28, 0x3d	; 61
     f68:	de b7       	in	r29, 0x3e	; 62
     f6a:	89 83       	std	Y+1, r24	; 0x01
	if(Edge==ICU_RISING_EDGE)
     f6c:	89 81       	ldd	r24, Y+1	; 0x01
     f6e:	81 30       	cpi	r24, 0x01	; 1
     f70:	41 f4       	brne	.+16     	; 0xf82 <ICU_SetEdge+0x22>
	{
		SET_BIT(TCCR1B,TCCR1B_ICES1);
     f72:	ae e4       	ldi	r26, 0x4E	; 78
     f74:	b0 e0       	ldi	r27, 0x00	; 0
     f76:	ee e4       	ldi	r30, 0x4E	; 78
     f78:	f0 e0       	ldi	r31, 0x00	; 0
     f7a:	80 81       	ld	r24, Z
     f7c:	80 64       	ori	r24, 0x40	; 64
     f7e:	8c 93       	st	X, r24
     f80:	0a c0       	rjmp	.+20     	; 0xf96 <ICU_SetEdge+0x36>
	}
	else if(Edge==ICU_FALLING_EDGE)
     f82:	89 81       	ldd	r24, Y+1	; 0x01
     f84:	82 30       	cpi	r24, 0x02	; 2
     f86:	39 f4       	brne	.+14     	; 0xf96 <ICU_SetEdge+0x36>
	{
		CLR_BIT(TCCR1B,TCCR1B_ICES1);
     f88:	ae e4       	ldi	r26, 0x4E	; 78
     f8a:	b0 e0       	ldi	r27, 0x00	; 0
     f8c:	ee e4       	ldi	r30, 0x4E	; 78
     f8e:	f0 e0       	ldi	r31, 0x00	; 0
     f90:	80 81       	ld	r24, Z
     f92:	8f 7b       	andi	r24, 0xBF	; 191
     f94:	8c 93       	st	X, r24
	}

}
     f96:	0f 90       	pop	r0
     f98:	cf 91       	pop	r28
     f9a:	df 91       	pop	r29
     f9c:	08 95       	ret

00000f9e <ICU_EnableIntrupt>:

void ICU_EnableIntrupt()
{
     f9e:	df 93       	push	r29
     fa0:	cf 93       	push	r28
     fa2:	cd b7       	in	r28, 0x3d	; 61
     fa4:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,TIMSK_TICIE1);
     fa6:	a9 e5       	ldi	r26, 0x59	; 89
     fa8:	b0 e0       	ldi	r27, 0x00	; 0
     faa:	e9 e5       	ldi	r30, 0x59	; 89
     fac:	f0 e0       	ldi	r31, 0x00	; 0
     fae:	80 81       	ld	r24, Z
     fb0:	80 62       	ori	r24, 0x20	; 32
     fb2:	8c 93       	st	X, r24
}
     fb4:	cf 91       	pop	r28
     fb6:	df 91       	pop	r29
     fb8:	08 95       	ret

00000fba <ICU_DisableIntrupt>:

void ICU_DisableIntrupt()
{
     fba:	df 93       	push	r29
     fbc:	cf 93       	push	r28
     fbe:	cd b7       	in	r28, 0x3d	; 61
     fc0:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TIMSK,TIMSK_TICIE1);
     fc2:	a9 e5       	ldi	r26, 0x59	; 89
     fc4:	b0 e0       	ldi	r27, 0x00	; 0
     fc6:	e9 e5       	ldi	r30, 0x59	; 89
     fc8:	f0 e0       	ldi	r31, 0x00	; 0
     fca:	80 81       	ld	r24, Z
     fcc:	8f 7d       	andi	r24, 0xDF	; 223
     fce:	8c 93       	st	X, r24
}
     fd0:	cf 91       	pop	r28
     fd2:	df 91       	pop	r29
     fd4:	08 95       	ret

00000fd6 <ICU_ReadICU>:

u16 ICU_ReadICU()
{
     fd6:	df 93       	push	r29
     fd8:	cf 93       	push	r28
     fda:	cd b7       	in	r28, 0x3d	; 61
     fdc:	de b7       	in	r29, 0x3e	; 62
	return ICR1;
     fde:	e6 e4       	ldi	r30, 0x46	; 70
     fe0:	f0 e0       	ldi	r31, 0x00	; 0
     fe2:	80 81       	ld	r24, Z
     fe4:	91 81       	ldd	r25, Z+1	; 0x01
}
     fe6:	cf 91       	pop	r28
     fe8:	df 91       	pop	r29
     fea:	08 95       	ret

00000fec <ICU_SetCallBack>:

u8 ICU_SetCallBack(void (*Copy_pvCallBackFunc)(void))
{
     fec:	df 93       	push	r29
     fee:	cf 93       	push	r28
     ff0:	00 d0       	rcall	.+0      	; 0xff2 <ICU_SetCallBack+0x6>
     ff2:	0f 92       	push	r0
     ff4:	cd b7       	in	r28, 0x3d	; 61
     ff6:	de b7       	in	r29, 0x3e	; 62
     ff8:	9b 83       	std	Y+3, r25	; 0x03
     ffa:	8a 83       	std	Y+2, r24	; 0x02

	u8 Local_u8ErrorStauts=OK;
     ffc:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_pvCallBackFunc!=NULL)
     ffe:	8a 81       	ldd	r24, Y+2	; 0x02
    1000:	9b 81       	ldd	r25, Y+3	; 0x03
    1002:	00 97       	sbiw	r24, 0x00	; 0
    1004:	39 f0       	breq	.+14     	; 0x1014 <ICU_SetCallBack+0x28>
	{
		ICU_pvCallBackFunc=Copy_pvCallBackFunc;
    1006:	8a 81       	ldd	r24, Y+2	; 0x02
    1008:	9b 81       	ldd	r25, Y+3	; 0x03
    100a:	90 93 cf 00 	sts	0x00CF, r25
    100e:	80 93 ce 00 	sts	0x00CE, r24
    1012:	02 c0       	rjmp	.+4      	; 0x1018 <ICU_SetCallBack+0x2c>
	}
	else
	{
		Local_u8ErrorStauts=NOT_OK;
    1014:	81 e0       	ldi	r24, 0x01	; 1
    1016:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorStauts;
    1018:	89 81       	ldd	r24, Y+1	; 0x01

}
    101a:	0f 90       	pop	r0
    101c:	0f 90       	pop	r0
    101e:	0f 90       	pop	r0
    1020:	cf 91       	pop	r28
    1022:	df 91       	pop	r29
    1024:	08 95       	ret

00001026 <__vector_11>:

void __vector_11 (void) __attribute__((signal));
void __vector_11 (void)
{
    1026:	1f 92       	push	r1
    1028:	0f 92       	push	r0
    102a:	0f b6       	in	r0, 0x3f	; 63
    102c:	0f 92       	push	r0
    102e:	11 24       	eor	r1, r1
    1030:	2f 93       	push	r18
    1032:	3f 93       	push	r19
    1034:	4f 93       	push	r20
    1036:	5f 93       	push	r21
    1038:	6f 93       	push	r22
    103a:	7f 93       	push	r23
    103c:	8f 93       	push	r24
    103e:	9f 93       	push	r25
    1040:	af 93       	push	r26
    1042:	bf 93       	push	r27
    1044:	ef 93       	push	r30
    1046:	ff 93       	push	r31
    1048:	df 93       	push	r29
    104a:	cf 93       	push	r28
    104c:	cd b7       	in	r28, 0x3d	; 61
    104e:	de b7       	in	r29, 0x3e	; 62
	if(TIMER0_pvCallBackFunc != NULL)
    1050:	80 91 cc 00 	lds	r24, 0x00CC
    1054:	90 91 cd 00 	lds	r25, 0x00CD
    1058:	00 97       	sbiw	r24, 0x00	; 0
    105a:	29 f0       	breq	.+10     	; 0x1066 <__vector_11+0x40>
	{
		TIMER0_pvCallBackFunc();
    105c:	e0 91 cc 00 	lds	r30, 0x00CC
    1060:	f0 91 cd 00 	lds	r31, 0x00CD
    1064:	09 95       	icall
	}

}
    1066:	cf 91       	pop	r28
    1068:	df 91       	pop	r29
    106a:	ff 91       	pop	r31
    106c:	ef 91       	pop	r30
    106e:	bf 91       	pop	r27
    1070:	af 91       	pop	r26
    1072:	9f 91       	pop	r25
    1074:	8f 91       	pop	r24
    1076:	7f 91       	pop	r23
    1078:	6f 91       	pop	r22
    107a:	5f 91       	pop	r21
    107c:	4f 91       	pop	r20
    107e:	3f 91       	pop	r19
    1080:	2f 91       	pop	r18
    1082:	0f 90       	pop	r0
    1084:	0f be       	out	0x3f, r0	; 63
    1086:	0f 90       	pop	r0
    1088:	1f 90       	pop	r1
    108a:	18 95       	reti

0000108c <Timer1_init>:
/////////////////////////////////////////////////////////////////
void Timer1_init()
{
    108c:	df 93       	push	r29
    108e:	cf 93       	push	r28
    1090:	cd b7       	in	r28, 0x3d	; 61
    1092:	de b7       	in	r29, 0x3e	; 62
	/*Fast PWM non-inverting mode*/
	SET_BIT(TCCR1A,TCCR1A_COM1A1);
    1094:	af e4       	ldi	r26, 0x4F	; 79
    1096:	b0 e0       	ldi	r27, 0x00	; 0
    1098:	ef e4       	ldi	r30, 0x4F	; 79
    109a:	f0 e0       	ldi	r31, 0x00	; 0
    109c:	80 81       	ld	r24, Z
    109e:	80 68       	ori	r24, 0x80	; 128
    10a0:	8c 93       	st	X, r24
	CLR_BIT(TCCR1A,TCCR1A_COM1A0);
    10a2:	af e4       	ldi	r26, 0x4F	; 79
    10a4:	b0 e0       	ldi	r27, 0x00	; 0
    10a6:	ef e4       	ldi	r30, 0x4F	; 79
    10a8:	f0 e0       	ldi	r31, 0x00	; 0
    10aa:	80 81       	ld	r24, Z
    10ac:	8f 7b       	andi	r24, 0xBF	; 191
    10ae:	8c 93       	st	X, r24

	/*Set to fast PWM mode*/
	CLR_BIT(TCCR1A,TCCR1A_WGM10);
    10b0:	af e4       	ldi	r26, 0x4F	; 79
    10b2:	b0 e0       	ldi	r27, 0x00	; 0
    10b4:	ef e4       	ldi	r30, 0x4F	; 79
    10b6:	f0 e0       	ldi	r31, 0x00	; 0
    10b8:	80 81       	ld	r24, Z
    10ba:	8e 7f       	andi	r24, 0xFE	; 254
    10bc:	8c 93       	st	X, r24
	SET_BIT(TCCR1A,TCCR1A_WGM11);
    10be:	af e4       	ldi	r26, 0x4F	; 79
    10c0:	b0 e0       	ldi	r27, 0x00	; 0
    10c2:	ef e4       	ldi	r30, 0x4F	; 79
    10c4:	f0 e0       	ldi	r31, 0x00	; 0
    10c6:	80 81       	ld	r24, Z
    10c8:	82 60       	ori	r24, 0x02	; 2
    10ca:	8c 93       	st	X, r24
	SET_BIT(TCCR1B,TCCR1B_WGM12);
    10cc:	ae e4       	ldi	r26, 0x4E	; 78
    10ce:	b0 e0       	ldi	r27, 0x00	; 0
    10d0:	ee e4       	ldi	r30, 0x4E	; 78
    10d2:	f0 e0       	ldi	r31, 0x00	; 0
    10d4:	80 81       	ld	r24, Z
    10d6:	88 60       	ori	r24, 0x08	; 8
    10d8:	8c 93       	st	X, r24
	SET_BIT(TCCR1B,TCCR1B_WGM13);
    10da:	ae e4       	ldi	r26, 0x4E	; 78
    10dc:	b0 e0       	ldi	r27, 0x00	; 0
    10de:	ee e4       	ldi	r30, 0x4E	; 78
    10e0:	f0 e0       	ldi	r31, 0x00	; 0
    10e2:	80 81       	ld	r24, Z
    10e4:	80 61       	ori	r24, 0x10	; 16
    10e6:	8c 93       	st	X, r24

	/*Set Clock*/
	CLR_BIT(TCCR1B,TCCR1B_CS10);
    10e8:	ae e4       	ldi	r26, 0x4E	; 78
    10ea:	b0 e0       	ldi	r27, 0x00	; 0
    10ec:	ee e4       	ldi	r30, 0x4E	; 78
    10ee:	f0 e0       	ldi	r31, 0x00	; 0
    10f0:	80 81       	ld	r24, Z
    10f2:	8e 7f       	andi	r24, 0xFE	; 254
    10f4:	8c 93       	st	X, r24
	CLR_BIT(TCCR1B,TCCR1B_CS12);
    10f6:	ae e4       	ldi	r26, 0x4E	; 78
    10f8:	b0 e0       	ldi	r27, 0x00	; 0
    10fa:	ee e4       	ldi	r30, 0x4E	; 78
    10fc:	f0 e0       	ldi	r31, 0x00	; 0
    10fe:	80 81       	ld	r24, Z
    1100:	8b 7f       	andi	r24, 0xFB	; 251
    1102:	8c 93       	st	X, r24
	SET_BIT(TCCR1B,TCCR1B_CS11);
    1104:	ae e4       	ldi	r26, 0x4E	; 78
    1106:	b0 e0       	ldi	r27, 0x00	; 0
    1108:	ee e4       	ldi	r30, 0x4E	; 78
    110a:	f0 e0       	ldi	r31, 0x00	; 0
    110c:	80 81       	ld	r24, Z
    110e:	82 60       	ori	r24, 0x02	; 2
    1110:	8c 93       	st	X, r24

}
    1112:	cf 91       	pop	r28
    1114:	df 91       	pop	r29
    1116:	08 95       	ret

00001118 <Timer1_SetICR>:


void Timer1_SetICR(u16 Copy_data)
{
    1118:	df 93       	push	r29
    111a:	cf 93       	push	r28
    111c:	00 d0       	rcall	.+0      	; 0x111e <Timer1_SetICR+0x6>
    111e:	cd b7       	in	r28, 0x3d	; 61
    1120:	de b7       	in	r29, 0x3e	; 62
    1122:	9a 83       	std	Y+2, r25	; 0x02
    1124:	89 83       	std	Y+1, r24	; 0x01
	ICR1=Copy_data;
    1126:	e6 e4       	ldi	r30, 0x46	; 70
    1128:	f0 e0       	ldi	r31, 0x00	; 0
    112a:	89 81       	ldd	r24, Y+1	; 0x01
    112c:	9a 81       	ldd	r25, Y+2	; 0x02
    112e:	91 83       	std	Z+1, r25	; 0x01
    1130:	80 83       	st	Z, r24
	}
    1132:	0f 90       	pop	r0
    1134:	0f 90       	pop	r0
    1136:	cf 91       	pop	r28
    1138:	df 91       	pop	r29
    113a:	08 95       	ret

0000113c <Timer1_SetChannelACompaermach>:

void Timer1_SetChannelACompaermach(u16 Copy_data)
{
    113c:	df 93       	push	r29
    113e:	cf 93       	push	r28
    1140:	00 d0       	rcall	.+0      	; 0x1142 <Timer1_SetChannelACompaermach+0x6>
    1142:	cd b7       	in	r28, 0x3d	; 61
    1144:	de b7       	in	r29, 0x3e	; 62
    1146:	9a 83       	std	Y+2, r25	; 0x02
    1148:	89 83       	std	Y+1, r24	; 0x01
	OCR1A=Copy_data;
    114a:	ea e4       	ldi	r30, 0x4A	; 74
    114c:	f0 e0       	ldi	r31, 0x00	; 0
    114e:	89 81       	ldd	r24, Y+1	; 0x01
    1150:	9a 81       	ldd	r25, Y+2	; 0x02
    1152:	91 83       	std	Z+1, r25	; 0x01
    1154:	80 83       	st	Z, r24
}
    1156:	0f 90       	pop	r0
    1158:	0f 90       	pop	r0
    115a:	cf 91       	pop	r28
    115c:	df 91       	pop	r29
    115e:	08 95       	ret

00001160 <__vector_6>:
////////////////////////////////////////////////////////////////


void __vector_6 (void) __attribute__((signal));
void __vector_6 (void)
{
    1160:	1f 92       	push	r1
    1162:	0f 92       	push	r0
    1164:	0f b6       	in	r0, 0x3f	; 63
    1166:	0f 92       	push	r0
    1168:	11 24       	eor	r1, r1
    116a:	2f 93       	push	r18
    116c:	3f 93       	push	r19
    116e:	4f 93       	push	r20
    1170:	5f 93       	push	r21
    1172:	6f 93       	push	r22
    1174:	7f 93       	push	r23
    1176:	8f 93       	push	r24
    1178:	9f 93       	push	r25
    117a:	af 93       	push	r26
    117c:	bf 93       	push	r27
    117e:	ef 93       	push	r30
    1180:	ff 93       	push	r31
    1182:	df 93       	push	r29
    1184:	cf 93       	push	r28
    1186:	cd b7       	in	r28, 0x3d	; 61
    1188:	de b7       	in	r29, 0x3e	; 62
	if(ICU_pvCallBackFunc != NULL)
    118a:	80 91 ce 00 	lds	r24, 0x00CE
    118e:	90 91 cf 00 	lds	r25, 0x00CF
    1192:	00 97       	sbiw	r24, 0x00	; 0
    1194:	29 f0       	breq	.+10     	; 0x11a0 <__vector_6+0x40>
	{
		ICU_pvCallBackFunc();
    1196:	e0 91 ce 00 	lds	r30, 0x00CE
    119a:	f0 91 cf 00 	lds	r31, 0x00CF
    119e:	09 95       	icall
	}

}
    11a0:	cf 91       	pop	r28
    11a2:	df 91       	pop	r29
    11a4:	ff 91       	pop	r31
    11a6:	ef 91       	pop	r30
    11a8:	bf 91       	pop	r27
    11aa:	af 91       	pop	r26
    11ac:	9f 91       	pop	r25
    11ae:	8f 91       	pop	r24
    11b0:	7f 91       	pop	r23
    11b2:	6f 91       	pop	r22
    11b4:	5f 91       	pop	r21
    11b6:	4f 91       	pop	r20
    11b8:	3f 91       	pop	r19
    11ba:	2f 91       	pop	r18
    11bc:	0f 90       	pop	r0
    11be:	0f be       	out	0x3f, r0	; 63
    11c0:	0f 90       	pop	r0
    11c2:	1f 90       	pop	r1
    11c4:	18 95       	reti

000011c6 <GIE_voidEnable>:
#include "GIE_PRIVET.h"



void GIE_voidEnable(void)
{
    11c6:	df 93       	push	r29
    11c8:	cf 93       	push	r28
    11ca:	cd b7       	in	r28, 0x3d	; 61
    11cc:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG,SREG_I);
    11ce:	af e5       	ldi	r26, 0x5F	; 95
    11d0:	b0 e0       	ldi	r27, 0x00	; 0
    11d2:	ef e5       	ldi	r30, 0x5F	; 95
    11d4:	f0 e0       	ldi	r31, 0x00	; 0
    11d6:	80 81       	ld	r24, Z
    11d8:	80 68       	ori	r24, 0x80	; 128
    11da:	8c 93       	st	X, r24
	}
    11dc:	cf 91       	pop	r28
    11de:	df 91       	pop	r29
    11e0:	08 95       	ret

000011e2 <GIE_voidDesable>:
void GIE_voidDesable(void)
{
    11e2:	df 93       	push	r29
    11e4:	cf 93       	push	r28
    11e6:	cd b7       	in	r28, 0x3d	; 61
    11e8:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG,SREG_I);
    11ea:	af e5       	ldi	r26, 0x5F	; 95
    11ec:	b0 e0       	ldi	r27, 0x00	; 0
    11ee:	ef e5       	ldi	r30, 0x5F	; 95
    11f0:	f0 e0       	ldi	r31, 0x00	; 0
    11f2:	80 81       	ld	r24, Z
    11f4:	8f 77       	andi	r24, 0x7F	; 127
    11f6:	8c 93       	st	X, r24
	}
    11f8:	cf 91       	pop	r28
    11fa:	df 91       	pop	r29
    11fc:	08 95       	ret

000011fe <DIO_SetPinDirection>:
#include "DIO_INTERFACE.h"



void DIO_SetPinDirection(u8 Port , u8 Pin , u8 Direction)
{
    11fe:	df 93       	push	r29
    1200:	cf 93       	push	r28
    1202:	00 d0       	rcall	.+0      	; 0x1204 <DIO_SetPinDirection+0x6>
    1204:	00 d0       	rcall	.+0      	; 0x1206 <DIO_SetPinDirection+0x8>
    1206:	0f 92       	push	r0
    1208:	cd b7       	in	r28, 0x3d	; 61
    120a:	de b7       	in	r29, 0x3e	; 62
    120c:	89 83       	std	Y+1, r24	; 0x01
    120e:	6a 83       	std	Y+2, r22	; 0x02
    1210:	4b 83       	std	Y+3, r20	; 0x03
	switch(Port)
    1212:	89 81       	ldd	r24, Y+1	; 0x01
    1214:	28 2f       	mov	r18, r24
    1216:	30 e0       	ldi	r19, 0x00	; 0
    1218:	3d 83       	std	Y+5, r19	; 0x05
    121a:	2c 83       	std	Y+4, r18	; 0x04
    121c:	8c 81       	ldd	r24, Y+4	; 0x04
    121e:	9d 81       	ldd	r25, Y+5	; 0x05
    1220:	81 30       	cpi	r24, 0x01	; 1
    1222:	91 05       	cpc	r25, r1
    1224:	09 f4       	brne	.+2      	; 0x1228 <DIO_SetPinDirection+0x2a>
    1226:	47 c0       	rjmp	.+142    	; 0x12b6 <DIO_SetPinDirection+0xb8>
    1228:	2c 81       	ldd	r18, Y+4	; 0x04
    122a:	3d 81       	ldd	r19, Y+5	; 0x05
    122c:	22 30       	cpi	r18, 0x02	; 2
    122e:	31 05       	cpc	r19, r1
    1230:	2c f4       	brge	.+10     	; 0x123c <DIO_SetPinDirection+0x3e>
    1232:	8c 81       	ldd	r24, Y+4	; 0x04
    1234:	9d 81       	ldd	r25, Y+5	; 0x05
    1236:	00 97       	sbiw	r24, 0x00	; 0
    1238:	71 f0       	breq	.+28     	; 0x1256 <DIO_SetPinDirection+0x58>
    123a:	cb c0       	rjmp	.+406    	; 0x13d2 <DIO_SetPinDirection+0x1d4>
    123c:	2c 81       	ldd	r18, Y+4	; 0x04
    123e:	3d 81       	ldd	r19, Y+5	; 0x05
    1240:	22 30       	cpi	r18, 0x02	; 2
    1242:	31 05       	cpc	r19, r1
    1244:	09 f4       	brne	.+2      	; 0x1248 <DIO_SetPinDirection+0x4a>
    1246:	67 c0       	rjmp	.+206    	; 0x1316 <DIO_SetPinDirection+0x118>
    1248:	8c 81       	ldd	r24, Y+4	; 0x04
    124a:	9d 81       	ldd	r25, Y+5	; 0x05
    124c:	83 30       	cpi	r24, 0x03	; 3
    124e:	91 05       	cpc	r25, r1
    1250:	09 f4       	brne	.+2      	; 0x1254 <DIO_SetPinDirection+0x56>
    1252:	91 c0       	rjmp	.+290    	; 0x1376 <DIO_SetPinDirection+0x178>
    1254:	be c0       	rjmp	.+380    	; 0x13d2 <DIO_SetPinDirection+0x1d4>
	{
		case DIO_PORTA: 
		if(Direction == DIO_INPUT) 
    1256:	8b 81       	ldd	r24, Y+3	; 0x03
    1258:	88 23       	and	r24, r24
    125a:	a9 f4       	brne	.+42     	; 0x1286 <DIO_SetPinDirection+0x88>
		{ 
			CLR_BIT(DDRA_REG,Pin);
    125c:	aa e3       	ldi	r26, 0x3A	; 58
    125e:	b0 e0       	ldi	r27, 0x00	; 0
    1260:	ea e3       	ldi	r30, 0x3A	; 58
    1262:	f0 e0       	ldi	r31, 0x00	; 0
    1264:	80 81       	ld	r24, Z
    1266:	48 2f       	mov	r20, r24
    1268:	8a 81       	ldd	r24, Y+2	; 0x02
    126a:	28 2f       	mov	r18, r24
    126c:	30 e0       	ldi	r19, 0x00	; 0
    126e:	81 e0       	ldi	r24, 0x01	; 1
    1270:	90 e0       	ldi	r25, 0x00	; 0
    1272:	02 2e       	mov	r0, r18
    1274:	02 c0       	rjmp	.+4      	; 0x127a <DIO_SetPinDirection+0x7c>
    1276:	88 0f       	add	r24, r24
    1278:	99 1f       	adc	r25, r25
    127a:	0a 94       	dec	r0
    127c:	e2 f7       	brpl	.-8      	; 0x1276 <DIO_SetPinDirection+0x78>
    127e:	80 95       	com	r24
    1280:	84 23       	and	r24, r20
    1282:	8c 93       	st	X, r24
    1284:	a6 c0       	rjmp	.+332    	; 0x13d2 <DIO_SetPinDirection+0x1d4>
		} 
		else if(Direction == DIO_OUTPUT) 
    1286:	8b 81       	ldd	r24, Y+3	; 0x03
    1288:	81 30       	cpi	r24, 0x01	; 1
    128a:	09 f0       	breq	.+2      	; 0x128e <DIO_SetPinDirection+0x90>
    128c:	a2 c0       	rjmp	.+324    	; 0x13d2 <DIO_SetPinDirection+0x1d4>
		{
			SET_BIT(DDRA_REG,Pin);
    128e:	aa e3       	ldi	r26, 0x3A	; 58
    1290:	b0 e0       	ldi	r27, 0x00	; 0
    1292:	ea e3       	ldi	r30, 0x3A	; 58
    1294:	f0 e0       	ldi	r31, 0x00	; 0
    1296:	80 81       	ld	r24, Z
    1298:	48 2f       	mov	r20, r24
    129a:	8a 81       	ldd	r24, Y+2	; 0x02
    129c:	28 2f       	mov	r18, r24
    129e:	30 e0       	ldi	r19, 0x00	; 0
    12a0:	81 e0       	ldi	r24, 0x01	; 1
    12a2:	90 e0       	ldi	r25, 0x00	; 0
    12a4:	02 2e       	mov	r0, r18
    12a6:	02 c0       	rjmp	.+4      	; 0x12ac <DIO_SetPinDirection+0xae>
    12a8:	88 0f       	add	r24, r24
    12aa:	99 1f       	adc	r25, r25
    12ac:	0a 94       	dec	r0
    12ae:	e2 f7       	brpl	.-8      	; 0x12a8 <DIO_SetPinDirection+0xaa>
    12b0:	84 2b       	or	r24, r20
    12b2:	8c 93       	st	X, r24
    12b4:	8e c0       	rjmp	.+284    	; 0x13d2 <DIO_SetPinDirection+0x1d4>
		}  
		break;
		case DIO_PORTB: 
		if(Direction == DIO_INPUT) 
    12b6:	8b 81       	ldd	r24, Y+3	; 0x03
    12b8:	88 23       	and	r24, r24
    12ba:	a9 f4       	brne	.+42     	; 0x12e6 <DIO_SetPinDirection+0xe8>
		{ 
			CLR_BIT(DDRB_REG,Pin);
    12bc:	a7 e3       	ldi	r26, 0x37	; 55
    12be:	b0 e0       	ldi	r27, 0x00	; 0
    12c0:	e7 e3       	ldi	r30, 0x37	; 55
    12c2:	f0 e0       	ldi	r31, 0x00	; 0
    12c4:	80 81       	ld	r24, Z
    12c6:	48 2f       	mov	r20, r24
    12c8:	8a 81       	ldd	r24, Y+2	; 0x02
    12ca:	28 2f       	mov	r18, r24
    12cc:	30 e0       	ldi	r19, 0x00	; 0
    12ce:	81 e0       	ldi	r24, 0x01	; 1
    12d0:	90 e0       	ldi	r25, 0x00	; 0
    12d2:	02 2e       	mov	r0, r18
    12d4:	02 c0       	rjmp	.+4      	; 0x12da <DIO_SetPinDirection+0xdc>
    12d6:	88 0f       	add	r24, r24
    12d8:	99 1f       	adc	r25, r25
    12da:	0a 94       	dec	r0
    12dc:	e2 f7       	brpl	.-8      	; 0x12d6 <DIO_SetPinDirection+0xd8>
    12de:	80 95       	com	r24
    12e0:	84 23       	and	r24, r20
    12e2:	8c 93       	st	X, r24
    12e4:	76 c0       	rjmp	.+236    	; 0x13d2 <DIO_SetPinDirection+0x1d4>
		} 
		else if(Direction == DIO_OUTPUT) 
    12e6:	8b 81       	ldd	r24, Y+3	; 0x03
    12e8:	81 30       	cpi	r24, 0x01	; 1
    12ea:	09 f0       	breq	.+2      	; 0x12ee <DIO_SetPinDirection+0xf0>
    12ec:	72 c0       	rjmp	.+228    	; 0x13d2 <DIO_SetPinDirection+0x1d4>
		{
			SET_BIT(DDRB_REG,Pin);
    12ee:	a7 e3       	ldi	r26, 0x37	; 55
    12f0:	b0 e0       	ldi	r27, 0x00	; 0
    12f2:	e7 e3       	ldi	r30, 0x37	; 55
    12f4:	f0 e0       	ldi	r31, 0x00	; 0
    12f6:	80 81       	ld	r24, Z
    12f8:	48 2f       	mov	r20, r24
    12fa:	8a 81       	ldd	r24, Y+2	; 0x02
    12fc:	28 2f       	mov	r18, r24
    12fe:	30 e0       	ldi	r19, 0x00	; 0
    1300:	81 e0       	ldi	r24, 0x01	; 1
    1302:	90 e0       	ldi	r25, 0x00	; 0
    1304:	02 2e       	mov	r0, r18
    1306:	02 c0       	rjmp	.+4      	; 0x130c <DIO_SetPinDirection+0x10e>
    1308:	88 0f       	add	r24, r24
    130a:	99 1f       	adc	r25, r25
    130c:	0a 94       	dec	r0
    130e:	e2 f7       	brpl	.-8      	; 0x1308 <DIO_SetPinDirection+0x10a>
    1310:	84 2b       	or	r24, r20
    1312:	8c 93       	st	X, r24
    1314:	5e c0       	rjmp	.+188    	; 0x13d2 <DIO_SetPinDirection+0x1d4>
		}  
		break;
		case DIO_PORTC: 
		if(Direction == DIO_INPUT) 
    1316:	8b 81       	ldd	r24, Y+3	; 0x03
    1318:	88 23       	and	r24, r24
    131a:	a9 f4       	brne	.+42     	; 0x1346 <DIO_SetPinDirection+0x148>
		{ 
			CLR_BIT(DDRC_REG,Pin);
    131c:	a4 e3       	ldi	r26, 0x34	; 52
    131e:	b0 e0       	ldi	r27, 0x00	; 0
    1320:	e4 e3       	ldi	r30, 0x34	; 52
    1322:	f0 e0       	ldi	r31, 0x00	; 0
    1324:	80 81       	ld	r24, Z
    1326:	48 2f       	mov	r20, r24
    1328:	8a 81       	ldd	r24, Y+2	; 0x02
    132a:	28 2f       	mov	r18, r24
    132c:	30 e0       	ldi	r19, 0x00	; 0
    132e:	81 e0       	ldi	r24, 0x01	; 1
    1330:	90 e0       	ldi	r25, 0x00	; 0
    1332:	02 2e       	mov	r0, r18
    1334:	02 c0       	rjmp	.+4      	; 0x133a <DIO_SetPinDirection+0x13c>
    1336:	88 0f       	add	r24, r24
    1338:	99 1f       	adc	r25, r25
    133a:	0a 94       	dec	r0
    133c:	e2 f7       	brpl	.-8      	; 0x1336 <DIO_SetPinDirection+0x138>
    133e:	80 95       	com	r24
    1340:	84 23       	and	r24, r20
    1342:	8c 93       	st	X, r24
    1344:	46 c0       	rjmp	.+140    	; 0x13d2 <DIO_SetPinDirection+0x1d4>
		} 
		else if(Direction == DIO_OUTPUT) 
    1346:	8b 81       	ldd	r24, Y+3	; 0x03
    1348:	81 30       	cpi	r24, 0x01	; 1
    134a:	09 f0       	breq	.+2      	; 0x134e <DIO_SetPinDirection+0x150>
    134c:	42 c0       	rjmp	.+132    	; 0x13d2 <DIO_SetPinDirection+0x1d4>
		{
			SET_BIT(DDRC_REG,Pin);
    134e:	a4 e3       	ldi	r26, 0x34	; 52
    1350:	b0 e0       	ldi	r27, 0x00	; 0
    1352:	e4 e3       	ldi	r30, 0x34	; 52
    1354:	f0 e0       	ldi	r31, 0x00	; 0
    1356:	80 81       	ld	r24, Z
    1358:	48 2f       	mov	r20, r24
    135a:	8a 81       	ldd	r24, Y+2	; 0x02
    135c:	28 2f       	mov	r18, r24
    135e:	30 e0       	ldi	r19, 0x00	; 0
    1360:	81 e0       	ldi	r24, 0x01	; 1
    1362:	90 e0       	ldi	r25, 0x00	; 0
    1364:	02 2e       	mov	r0, r18
    1366:	02 c0       	rjmp	.+4      	; 0x136c <DIO_SetPinDirection+0x16e>
    1368:	88 0f       	add	r24, r24
    136a:	99 1f       	adc	r25, r25
    136c:	0a 94       	dec	r0
    136e:	e2 f7       	brpl	.-8      	; 0x1368 <DIO_SetPinDirection+0x16a>
    1370:	84 2b       	or	r24, r20
    1372:	8c 93       	st	X, r24
    1374:	2e c0       	rjmp	.+92     	; 0x13d2 <DIO_SetPinDirection+0x1d4>
		}  
		break;
		case DIO_PORTD: 
		if(Direction == DIO_INPUT) 
    1376:	8b 81       	ldd	r24, Y+3	; 0x03
    1378:	88 23       	and	r24, r24
    137a:	a9 f4       	brne	.+42     	; 0x13a6 <DIO_SetPinDirection+0x1a8>
		{ 
			CLR_BIT(DDRD_REG,Pin);
    137c:	a1 e3       	ldi	r26, 0x31	; 49
    137e:	b0 e0       	ldi	r27, 0x00	; 0
    1380:	e1 e3       	ldi	r30, 0x31	; 49
    1382:	f0 e0       	ldi	r31, 0x00	; 0
    1384:	80 81       	ld	r24, Z
    1386:	48 2f       	mov	r20, r24
    1388:	8a 81       	ldd	r24, Y+2	; 0x02
    138a:	28 2f       	mov	r18, r24
    138c:	30 e0       	ldi	r19, 0x00	; 0
    138e:	81 e0       	ldi	r24, 0x01	; 1
    1390:	90 e0       	ldi	r25, 0x00	; 0
    1392:	02 2e       	mov	r0, r18
    1394:	02 c0       	rjmp	.+4      	; 0x139a <DIO_SetPinDirection+0x19c>
    1396:	88 0f       	add	r24, r24
    1398:	99 1f       	adc	r25, r25
    139a:	0a 94       	dec	r0
    139c:	e2 f7       	brpl	.-8      	; 0x1396 <DIO_SetPinDirection+0x198>
    139e:	80 95       	com	r24
    13a0:	84 23       	and	r24, r20
    13a2:	8c 93       	st	X, r24
    13a4:	16 c0       	rjmp	.+44     	; 0x13d2 <DIO_SetPinDirection+0x1d4>
		} 
		else if(Direction == DIO_OUTPUT) 
    13a6:	8b 81       	ldd	r24, Y+3	; 0x03
    13a8:	81 30       	cpi	r24, 0x01	; 1
    13aa:	99 f4       	brne	.+38     	; 0x13d2 <DIO_SetPinDirection+0x1d4>
		{
			SET_BIT(DDRD_REG,Pin);
    13ac:	a1 e3       	ldi	r26, 0x31	; 49
    13ae:	b0 e0       	ldi	r27, 0x00	; 0
    13b0:	e1 e3       	ldi	r30, 0x31	; 49
    13b2:	f0 e0       	ldi	r31, 0x00	; 0
    13b4:	80 81       	ld	r24, Z
    13b6:	48 2f       	mov	r20, r24
    13b8:	8a 81       	ldd	r24, Y+2	; 0x02
    13ba:	28 2f       	mov	r18, r24
    13bc:	30 e0       	ldi	r19, 0x00	; 0
    13be:	81 e0       	ldi	r24, 0x01	; 1
    13c0:	90 e0       	ldi	r25, 0x00	; 0
    13c2:	02 2e       	mov	r0, r18
    13c4:	02 c0       	rjmp	.+4      	; 0x13ca <DIO_SetPinDirection+0x1cc>
    13c6:	88 0f       	add	r24, r24
    13c8:	99 1f       	adc	r25, r25
    13ca:	0a 94       	dec	r0
    13cc:	e2 f7       	brpl	.-8      	; 0x13c6 <DIO_SetPinDirection+0x1c8>
    13ce:	84 2b       	or	r24, r20
    13d0:	8c 93       	st	X, r24
		default:
		// " Port or Pin or Direction not valid "
		break;
	}
	
}
    13d2:	0f 90       	pop	r0
    13d4:	0f 90       	pop	r0
    13d6:	0f 90       	pop	r0
    13d8:	0f 90       	pop	r0
    13da:	0f 90       	pop	r0
    13dc:	cf 91       	pop	r28
    13de:	df 91       	pop	r29
    13e0:	08 95       	ret

000013e2 <DIO_SetPinValue>:

void DIO_SetPinValue    (u8 Port , u8 Pin , u8 Value )
{
    13e2:	df 93       	push	r29
    13e4:	cf 93       	push	r28
    13e6:	00 d0       	rcall	.+0      	; 0x13e8 <DIO_SetPinValue+0x6>
    13e8:	00 d0       	rcall	.+0      	; 0x13ea <DIO_SetPinValue+0x8>
    13ea:	0f 92       	push	r0
    13ec:	cd b7       	in	r28, 0x3d	; 61
    13ee:	de b7       	in	r29, 0x3e	; 62
    13f0:	89 83       	std	Y+1, r24	; 0x01
    13f2:	6a 83       	std	Y+2, r22	; 0x02
    13f4:	4b 83       	std	Y+3, r20	; 0x03
	switch(Port)
    13f6:	89 81       	ldd	r24, Y+1	; 0x01
    13f8:	28 2f       	mov	r18, r24
    13fa:	30 e0       	ldi	r19, 0x00	; 0
    13fc:	3d 83       	std	Y+5, r19	; 0x05
    13fe:	2c 83       	std	Y+4, r18	; 0x04
    1400:	8c 81       	ldd	r24, Y+4	; 0x04
    1402:	9d 81       	ldd	r25, Y+5	; 0x05
    1404:	81 30       	cpi	r24, 0x01	; 1
    1406:	91 05       	cpc	r25, r1
    1408:	09 f4       	brne	.+2      	; 0x140c <DIO_SetPinValue+0x2a>
    140a:	47 c0       	rjmp	.+142    	; 0x149a <DIO_SetPinValue+0xb8>
    140c:	2c 81       	ldd	r18, Y+4	; 0x04
    140e:	3d 81       	ldd	r19, Y+5	; 0x05
    1410:	22 30       	cpi	r18, 0x02	; 2
    1412:	31 05       	cpc	r19, r1
    1414:	2c f4       	brge	.+10     	; 0x1420 <DIO_SetPinValue+0x3e>
    1416:	8c 81       	ldd	r24, Y+4	; 0x04
    1418:	9d 81       	ldd	r25, Y+5	; 0x05
    141a:	00 97       	sbiw	r24, 0x00	; 0
    141c:	71 f0       	breq	.+28     	; 0x143a <DIO_SetPinValue+0x58>
    141e:	cb c0       	rjmp	.+406    	; 0x15b6 <DIO_SetPinValue+0x1d4>
    1420:	2c 81       	ldd	r18, Y+4	; 0x04
    1422:	3d 81       	ldd	r19, Y+5	; 0x05
    1424:	22 30       	cpi	r18, 0x02	; 2
    1426:	31 05       	cpc	r19, r1
    1428:	09 f4       	brne	.+2      	; 0x142c <DIO_SetPinValue+0x4a>
    142a:	67 c0       	rjmp	.+206    	; 0x14fa <DIO_SetPinValue+0x118>
    142c:	8c 81       	ldd	r24, Y+4	; 0x04
    142e:	9d 81       	ldd	r25, Y+5	; 0x05
    1430:	83 30       	cpi	r24, 0x03	; 3
    1432:	91 05       	cpc	r25, r1
    1434:	09 f4       	brne	.+2      	; 0x1438 <DIO_SetPinValue+0x56>
    1436:	91 c0       	rjmp	.+290    	; 0x155a <DIO_SetPinValue+0x178>
    1438:	be c0       	rjmp	.+380    	; 0x15b6 <DIO_SetPinValue+0x1d4>
	{
		case DIO_PORTA: 
		if(Value == DIO_HIGH)
    143a:	8b 81       	ldd	r24, Y+3	; 0x03
    143c:	81 30       	cpi	r24, 0x01	; 1
    143e:	a1 f4       	brne	.+40     	; 0x1468 <DIO_SetPinValue+0x86>
		{ 
			SET_BIT(PORTA_REG,Pin);
    1440:	ab e3       	ldi	r26, 0x3B	; 59
    1442:	b0 e0       	ldi	r27, 0x00	; 0
    1444:	eb e3       	ldi	r30, 0x3B	; 59
    1446:	f0 e0       	ldi	r31, 0x00	; 0
    1448:	80 81       	ld	r24, Z
    144a:	48 2f       	mov	r20, r24
    144c:	8a 81       	ldd	r24, Y+2	; 0x02
    144e:	28 2f       	mov	r18, r24
    1450:	30 e0       	ldi	r19, 0x00	; 0
    1452:	81 e0       	ldi	r24, 0x01	; 1
    1454:	90 e0       	ldi	r25, 0x00	; 0
    1456:	02 2e       	mov	r0, r18
    1458:	02 c0       	rjmp	.+4      	; 0x145e <DIO_SetPinValue+0x7c>
    145a:	88 0f       	add	r24, r24
    145c:	99 1f       	adc	r25, r25
    145e:	0a 94       	dec	r0
    1460:	e2 f7       	brpl	.-8      	; 0x145a <DIO_SetPinValue+0x78>
    1462:	84 2b       	or	r24, r20
    1464:	8c 93       	st	X, r24
    1466:	a7 c0       	rjmp	.+334    	; 0x15b6 <DIO_SetPinValue+0x1d4>
		} 
		else if(Value == DIO_LOW)
    1468:	8b 81       	ldd	r24, Y+3	; 0x03
    146a:	88 23       	and	r24, r24
    146c:	09 f0       	breq	.+2      	; 0x1470 <DIO_SetPinValue+0x8e>
    146e:	a3 c0       	rjmp	.+326    	; 0x15b6 <DIO_SetPinValue+0x1d4>
		{
			CLR_BIT(PORTA_REG,Pin);
    1470:	ab e3       	ldi	r26, 0x3B	; 59
    1472:	b0 e0       	ldi	r27, 0x00	; 0
    1474:	eb e3       	ldi	r30, 0x3B	; 59
    1476:	f0 e0       	ldi	r31, 0x00	; 0
    1478:	80 81       	ld	r24, Z
    147a:	48 2f       	mov	r20, r24
    147c:	8a 81       	ldd	r24, Y+2	; 0x02
    147e:	28 2f       	mov	r18, r24
    1480:	30 e0       	ldi	r19, 0x00	; 0
    1482:	81 e0       	ldi	r24, 0x01	; 1
    1484:	90 e0       	ldi	r25, 0x00	; 0
    1486:	02 2e       	mov	r0, r18
    1488:	02 c0       	rjmp	.+4      	; 0x148e <DIO_SetPinValue+0xac>
    148a:	88 0f       	add	r24, r24
    148c:	99 1f       	adc	r25, r25
    148e:	0a 94       	dec	r0
    1490:	e2 f7       	brpl	.-8      	; 0x148a <DIO_SetPinValue+0xa8>
    1492:	80 95       	com	r24
    1494:	84 23       	and	r24, r20
    1496:	8c 93       	st	X, r24
    1498:	8e c0       	rjmp	.+284    	; 0x15b6 <DIO_SetPinValue+0x1d4>
		}  
		break;
		case DIO_PORTB: 
		if(Value == DIO_HIGH)
    149a:	8b 81       	ldd	r24, Y+3	; 0x03
    149c:	81 30       	cpi	r24, 0x01	; 1
    149e:	a1 f4       	brne	.+40     	; 0x14c8 <DIO_SetPinValue+0xe6>
		{ 
			SET_BIT(PORTB_REG,Pin);
    14a0:	a8 e3       	ldi	r26, 0x38	; 56
    14a2:	b0 e0       	ldi	r27, 0x00	; 0
    14a4:	e8 e3       	ldi	r30, 0x38	; 56
    14a6:	f0 e0       	ldi	r31, 0x00	; 0
    14a8:	80 81       	ld	r24, Z
    14aa:	48 2f       	mov	r20, r24
    14ac:	8a 81       	ldd	r24, Y+2	; 0x02
    14ae:	28 2f       	mov	r18, r24
    14b0:	30 e0       	ldi	r19, 0x00	; 0
    14b2:	81 e0       	ldi	r24, 0x01	; 1
    14b4:	90 e0       	ldi	r25, 0x00	; 0
    14b6:	02 2e       	mov	r0, r18
    14b8:	02 c0       	rjmp	.+4      	; 0x14be <DIO_SetPinValue+0xdc>
    14ba:	88 0f       	add	r24, r24
    14bc:	99 1f       	adc	r25, r25
    14be:	0a 94       	dec	r0
    14c0:	e2 f7       	brpl	.-8      	; 0x14ba <DIO_SetPinValue+0xd8>
    14c2:	84 2b       	or	r24, r20
    14c4:	8c 93       	st	X, r24
    14c6:	77 c0       	rjmp	.+238    	; 0x15b6 <DIO_SetPinValue+0x1d4>
		} 
		else if(Value == DIO_LOW)
    14c8:	8b 81       	ldd	r24, Y+3	; 0x03
    14ca:	88 23       	and	r24, r24
    14cc:	09 f0       	breq	.+2      	; 0x14d0 <DIO_SetPinValue+0xee>
    14ce:	73 c0       	rjmp	.+230    	; 0x15b6 <DIO_SetPinValue+0x1d4>
		{
			CLR_BIT(PORTB_REG,Pin);
    14d0:	a8 e3       	ldi	r26, 0x38	; 56
    14d2:	b0 e0       	ldi	r27, 0x00	; 0
    14d4:	e8 e3       	ldi	r30, 0x38	; 56
    14d6:	f0 e0       	ldi	r31, 0x00	; 0
    14d8:	80 81       	ld	r24, Z
    14da:	48 2f       	mov	r20, r24
    14dc:	8a 81       	ldd	r24, Y+2	; 0x02
    14de:	28 2f       	mov	r18, r24
    14e0:	30 e0       	ldi	r19, 0x00	; 0
    14e2:	81 e0       	ldi	r24, 0x01	; 1
    14e4:	90 e0       	ldi	r25, 0x00	; 0
    14e6:	02 2e       	mov	r0, r18
    14e8:	02 c0       	rjmp	.+4      	; 0x14ee <DIO_SetPinValue+0x10c>
    14ea:	88 0f       	add	r24, r24
    14ec:	99 1f       	adc	r25, r25
    14ee:	0a 94       	dec	r0
    14f0:	e2 f7       	brpl	.-8      	; 0x14ea <DIO_SetPinValue+0x108>
    14f2:	80 95       	com	r24
    14f4:	84 23       	and	r24, r20
    14f6:	8c 93       	st	X, r24
    14f8:	5e c0       	rjmp	.+188    	; 0x15b6 <DIO_SetPinValue+0x1d4>
		}  
		break;
		case DIO_PORTC: 
		if(Value == DIO_HIGH)
    14fa:	8b 81       	ldd	r24, Y+3	; 0x03
    14fc:	81 30       	cpi	r24, 0x01	; 1
    14fe:	a1 f4       	brne	.+40     	; 0x1528 <DIO_SetPinValue+0x146>
		{ 
			SET_BIT(PORTC_REG,Pin);
    1500:	a5 e3       	ldi	r26, 0x35	; 53
    1502:	b0 e0       	ldi	r27, 0x00	; 0
    1504:	e5 e3       	ldi	r30, 0x35	; 53
    1506:	f0 e0       	ldi	r31, 0x00	; 0
    1508:	80 81       	ld	r24, Z
    150a:	48 2f       	mov	r20, r24
    150c:	8a 81       	ldd	r24, Y+2	; 0x02
    150e:	28 2f       	mov	r18, r24
    1510:	30 e0       	ldi	r19, 0x00	; 0
    1512:	81 e0       	ldi	r24, 0x01	; 1
    1514:	90 e0       	ldi	r25, 0x00	; 0
    1516:	02 2e       	mov	r0, r18
    1518:	02 c0       	rjmp	.+4      	; 0x151e <DIO_SetPinValue+0x13c>
    151a:	88 0f       	add	r24, r24
    151c:	99 1f       	adc	r25, r25
    151e:	0a 94       	dec	r0
    1520:	e2 f7       	brpl	.-8      	; 0x151a <DIO_SetPinValue+0x138>
    1522:	84 2b       	or	r24, r20
    1524:	8c 93       	st	X, r24
    1526:	47 c0       	rjmp	.+142    	; 0x15b6 <DIO_SetPinValue+0x1d4>
		} 
		else if(Value == DIO_LOW)
    1528:	8b 81       	ldd	r24, Y+3	; 0x03
    152a:	88 23       	and	r24, r24
    152c:	09 f0       	breq	.+2      	; 0x1530 <DIO_SetPinValue+0x14e>
    152e:	43 c0       	rjmp	.+134    	; 0x15b6 <DIO_SetPinValue+0x1d4>
		{
			CLR_BIT(PORTC_REG,Pin);
    1530:	a5 e3       	ldi	r26, 0x35	; 53
    1532:	b0 e0       	ldi	r27, 0x00	; 0
    1534:	e5 e3       	ldi	r30, 0x35	; 53
    1536:	f0 e0       	ldi	r31, 0x00	; 0
    1538:	80 81       	ld	r24, Z
    153a:	48 2f       	mov	r20, r24
    153c:	8a 81       	ldd	r24, Y+2	; 0x02
    153e:	28 2f       	mov	r18, r24
    1540:	30 e0       	ldi	r19, 0x00	; 0
    1542:	81 e0       	ldi	r24, 0x01	; 1
    1544:	90 e0       	ldi	r25, 0x00	; 0
    1546:	02 2e       	mov	r0, r18
    1548:	02 c0       	rjmp	.+4      	; 0x154e <DIO_SetPinValue+0x16c>
    154a:	88 0f       	add	r24, r24
    154c:	99 1f       	adc	r25, r25
    154e:	0a 94       	dec	r0
    1550:	e2 f7       	brpl	.-8      	; 0x154a <DIO_SetPinValue+0x168>
    1552:	80 95       	com	r24
    1554:	84 23       	and	r24, r20
    1556:	8c 93       	st	X, r24
    1558:	2e c0       	rjmp	.+92     	; 0x15b6 <DIO_SetPinValue+0x1d4>
		}  
		break;
		case DIO_PORTD: 
		if(Value == DIO_HIGH)
    155a:	8b 81       	ldd	r24, Y+3	; 0x03
    155c:	81 30       	cpi	r24, 0x01	; 1
    155e:	a1 f4       	brne	.+40     	; 0x1588 <DIO_SetPinValue+0x1a6>
		{ 
			SET_BIT(PORTD_REG,Pin);
    1560:	a2 e3       	ldi	r26, 0x32	; 50
    1562:	b0 e0       	ldi	r27, 0x00	; 0
    1564:	e2 e3       	ldi	r30, 0x32	; 50
    1566:	f0 e0       	ldi	r31, 0x00	; 0
    1568:	80 81       	ld	r24, Z
    156a:	48 2f       	mov	r20, r24
    156c:	8a 81       	ldd	r24, Y+2	; 0x02
    156e:	28 2f       	mov	r18, r24
    1570:	30 e0       	ldi	r19, 0x00	; 0
    1572:	81 e0       	ldi	r24, 0x01	; 1
    1574:	90 e0       	ldi	r25, 0x00	; 0
    1576:	02 2e       	mov	r0, r18
    1578:	02 c0       	rjmp	.+4      	; 0x157e <DIO_SetPinValue+0x19c>
    157a:	88 0f       	add	r24, r24
    157c:	99 1f       	adc	r25, r25
    157e:	0a 94       	dec	r0
    1580:	e2 f7       	brpl	.-8      	; 0x157a <DIO_SetPinValue+0x198>
    1582:	84 2b       	or	r24, r20
    1584:	8c 93       	st	X, r24
    1586:	17 c0       	rjmp	.+46     	; 0x15b6 <DIO_SetPinValue+0x1d4>
		} 
		else if(Value == DIO_LOW)
    1588:	8b 81       	ldd	r24, Y+3	; 0x03
    158a:	88 23       	and	r24, r24
    158c:	a1 f4       	brne	.+40     	; 0x15b6 <DIO_SetPinValue+0x1d4>
		{
			CLR_BIT(PORTD_REG,Pin);
    158e:	a2 e3       	ldi	r26, 0x32	; 50
    1590:	b0 e0       	ldi	r27, 0x00	; 0
    1592:	e2 e3       	ldi	r30, 0x32	; 50
    1594:	f0 e0       	ldi	r31, 0x00	; 0
    1596:	80 81       	ld	r24, Z
    1598:	48 2f       	mov	r20, r24
    159a:	8a 81       	ldd	r24, Y+2	; 0x02
    159c:	28 2f       	mov	r18, r24
    159e:	30 e0       	ldi	r19, 0x00	; 0
    15a0:	81 e0       	ldi	r24, 0x01	; 1
    15a2:	90 e0       	ldi	r25, 0x00	; 0
    15a4:	02 2e       	mov	r0, r18
    15a6:	02 c0       	rjmp	.+4      	; 0x15ac <DIO_SetPinValue+0x1ca>
    15a8:	88 0f       	add	r24, r24
    15aa:	99 1f       	adc	r25, r25
    15ac:	0a 94       	dec	r0
    15ae:	e2 f7       	brpl	.-8      	; 0x15a8 <DIO_SetPinValue+0x1c6>
    15b0:	80 95       	com	r24
    15b2:	84 23       	and	r24, r20
    15b4:	8c 93       	st	X, r24
		default:
		// " Port or Pin or Value not valid "
		break;
	}
	
}
    15b6:	0f 90       	pop	r0
    15b8:	0f 90       	pop	r0
    15ba:	0f 90       	pop	r0
    15bc:	0f 90       	pop	r0
    15be:	0f 90       	pop	r0
    15c0:	cf 91       	pop	r28
    15c2:	df 91       	pop	r29
    15c4:	08 95       	ret

000015c6 <DIO_GetPinValue>:

u8   DIO_GetPinValue    (u8 Port , u8 Pin )
{
    15c6:	df 93       	push	r29
    15c8:	cf 93       	push	r28
    15ca:	00 d0       	rcall	.+0      	; 0x15cc <DIO_GetPinValue+0x6>
    15cc:	00 d0       	rcall	.+0      	; 0x15ce <DIO_GetPinValue+0x8>
    15ce:	0f 92       	push	r0
    15d0:	cd b7       	in	r28, 0x3d	; 61
    15d2:	de b7       	in	r29, 0x3e	; 62
    15d4:	8a 83       	std	Y+2, r24	; 0x02
    15d6:	6b 83       	std	Y+3, r22	; 0x03
	u8 Value;
	switch(Port)
    15d8:	8a 81       	ldd	r24, Y+2	; 0x02
    15da:	28 2f       	mov	r18, r24
    15dc:	30 e0       	ldi	r19, 0x00	; 0
    15de:	3d 83       	std	Y+5, r19	; 0x05
    15e0:	2c 83       	std	Y+4, r18	; 0x04
    15e2:	4c 81       	ldd	r20, Y+4	; 0x04
    15e4:	5d 81       	ldd	r21, Y+5	; 0x05
    15e6:	41 30       	cpi	r20, 0x01	; 1
    15e8:	51 05       	cpc	r21, r1
    15ea:	41 f1       	breq	.+80     	; 0x163c <DIO_GetPinValue+0x76>
    15ec:	8c 81       	ldd	r24, Y+4	; 0x04
    15ee:	9d 81       	ldd	r25, Y+5	; 0x05
    15f0:	82 30       	cpi	r24, 0x02	; 2
    15f2:	91 05       	cpc	r25, r1
    15f4:	34 f4       	brge	.+12     	; 0x1602 <DIO_GetPinValue+0x3c>
    15f6:	2c 81       	ldd	r18, Y+4	; 0x04
    15f8:	3d 81       	ldd	r19, Y+5	; 0x05
    15fa:	21 15       	cp	r18, r1
    15fc:	31 05       	cpc	r19, r1
    15fe:	61 f0       	breq	.+24     	; 0x1618 <DIO_GetPinValue+0x52>
    1600:	52 c0       	rjmp	.+164    	; 0x16a6 <DIO_GetPinValue+0xe0>
    1602:	4c 81       	ldd	r20, Y+4	; 0x04
    1604:	5d 81       	ldd	r21, Y+5	; 0x05
    1606:	42 30       	cpi	r20, 0x02	; 2
    1608:	51 05       	cpc	r21, r1
    160a:	51 f1       	breq	.+84     	; 0x1660 <DIO_GetPinValue+0x9a>
    160c:	8c 81       	ldd	r24, Y+4	; 0x04
    160e:	9d 81       	ldd	r25, Y+5	; 0x05
    1610:	83 30       	cpi	r24, 0x03	; 3
    1612:	91 05       	cpc	r25, r1
    1614:	b9 f1       	breq	.+110    	; 0x1684 <DIO_GetPinValue+0xbe>
    1616:	47 c0       	rjmp	.+142    	; 0x16a6 <DIO_GetPinValue+0xe0>
	{
		case DIO_PORTA: Value = GET_BIT(PINA_REG,Pin); break;
    1618:	e9 e3       	ldi	r30, 0x39	; 57
    161a:	f0 e0       	ldi	r31, 0x00	; 0
    161c:	80 81       	ld	r24, Z
    161e:	28 2f       	mov	r18, r24
    1620:	30 e0       	ldi	r19, 0x00	; 0
    1622:	8b 81       	ldd	r24, Y+3	; 0x03
    1624:	88 2f       	mov	r24, r24
    1626:	90 e0       	ldi	r25, 0x00	; 0
    1628:	a9 01       	movw	r20, r18
    162a:	02 c0       	rjmp	.+4      	; 0x1630 <DIO_GetPinValue+0x6a>
    162c:	55 95       	asr	r21
    162e:	47 95       	ror	r20
    1630:	8a 95       	dec	r24
    1632:	e2 f7       	brpl	.-8      	; 0x162c <DIO_GetPinValue+0x66>
    1634:	ca 01       	movw	r24, r20
    1636:	81 70       	andi	r24, 0x01	; 1
    1638:	89 83       	std	Y+1, r24	; 0x01
    163a:	35 c0       	rjmp	.+106    	; 0x16a6 <DIO_GetPinValue+0xe0>
		case DIO_PORTB: Value = GET_BIT(PINB_REG,Pin); break;
    163c:	e6 e3       	ldi	r30, 0x36	; 54
    163e:	f0 e0       	ldi	r31, 0x00	; 0
    1640:	80 81       	ld	r24, Z
    1642:	28 2f       	mov	r18, r24
    1644:	30 e0       	ldi	r19, 0x00	; 0
    1646:	8b 81       	ldd	r24, Y+3	; 0x03
    1648:	88 2f       	mov	r24, r24
    164a:	90 e0       	ldi	r25, 0x00	; 0
    164c:	a9 01       	movw	r20, r18
    164e:	02 c0       	rjmp	.+4      	; 0x1654 <DIO_GetPinValue+0x8e>
    1650:	55 95       	asr	r21
    1652:	47 95       	ror	r20
    1654:	8a 95       	dec	r24
    1656:	e2 f7       	brpl	.-8      	; 0x1650 <DIO_GetPinValue+0x8a>
    1658:	ca 01       	movw	r24, r20
    165a:	81 70       	andi	r24, 0x01	; 1
    165c:	89 83       	std	Y+1, r24	; 0x01
    165e:	23 c0       	rjmp	.+70     	; 0x16a6 <DIO_GetPinValue+0xe0>
		case DIO_PORTC: Value = GET_BIT(PINC_REG,Pin); break;
    1660:	e3 e3       	ldi	r30, 0x33	; 51
    1662:	f0 e0       	ldi	r31, 0x00	; 0
    1664:	80 81       	ld	r24, Z
    1666:	28 2f       	mov	r18, r24
    1668:	30 e0       	ldi	r19, 0x00	; 0
    166a:	8b 81       	ldd	r24, Y+3	; 0x03
    166c:	88 2f       	mov	r24, r24
    166e:	90 e0       	ldi	r25, 0x00	; 0
    1670:	a9 01       	movw	r20, r18
    1672:	02 c0       	rjmp	.+4      	; 0x1678 <DIO_GetPinValue+0xb2>
    1674:	55 95       	asr	r21
    1676:	47 95       	ror	r20
    1678:	8a 95       	dec	r24
    167a:	e2 f7       	brpl	.-8      	; 0x1674 <DIO_GetPinValue+0xae>
    167c:	ca 01       	movw	r24, r20
    167e:	81 70       	andi	r24, 0x01	; 1
    1680:	89 83       	std	Y+1, r24	; 0x01
    1682:	11 c0       	rjmp	.+34     	; 0x16a6 <DIO_GetPinValue+0xe0>
		case DIO_PORTD: Value = GET_BIT(PIND_REG,Pin); break;
    1684:	e0 e3       	ldi	r30, 0x30	; 48
    1686:	f0 e0       	ldi	r31, 0x00	; 0
    1688:	80 81       	ld	r24, Z
    168a:	28 2f       	mov	r18, r24
    168c:	30 e0       	ldi	r19, 0x00	; 0
    168e:	8b 81       	ldd	r24, Y+3	; 0x03
    1690:	88 2f       	mov	r24, r24
    1692:	90 e0       	ldi	r25, 0x00	; 0
    1694:	a9 01       	movw	r20, r18
    1696:	02 c0       	rjmp	.+4      	; 0x169c <DIO_GetPinValue+0xd6>
    1698:	55 95       	asr	r21
    169a:	47 95       	ror	r20
    169c:	8a 95       	dec	r24
    169e:	e2 f7       	brpl	.-8      	; 0x1698 <DIO_GetPinValue+0xd2>
    16a0:	ca 01       	movw	r24, r20
    16a2:	81 70       	andi	r24, 0x01	; 1
    16a4:	89 83       	std	Y+1, r24	; 0x01
		default:
		break;
	}
	return Value;
    16a6:	89 81       	ldd	r24, Y+1	; 0x01
}
    16a8:	0f 90       	pop	r0
    16aa:	0f 90       	pop	r0
    16ac:	0f 90       	pop	r0
    16ae:	0f 90       	pop	r0
    16b0:	0f 90       	pop	r0
    16b2:	cf 91       	pop	r28
    16b4:	df 91       	pop	r29
    16b6:	08 95       	ret

000016b8 <DIO_SetPortDirection>:

void DIO_SetPortDirection(u8 Port , u8 Direction)
{
    16b8:	df 93       	push	r29
    16ba:	cf 93       	push	r28
    16bc:	00 d0       	rcall	.+0      	; 0x16be <DIO_SetPortDirection+0x6>
    16be:	00 d0       	rcall	.+0      	; 0x16c0 <DIO_SetPortDirection+0x8>
    16c0:	cd b7       	in	r28, 0x3d	; 61
    16c2:	de b7       	in	r29, 0x3e	; 62
    16c4:	89 83       	std	Y+1, r24	; 0x01
    16c6:	6a 83       	std	Y+2, r22	; 0x02
	switch(Port)
    16c8:	89 81       	ldd	r24, Y+1	; 0x01
    16ca:	28 2f       	mov	r18, r24
    16cc:	30 e0       	ldi	r19, 0x00	; 0
    16ce:	3c 83       	std	Y+4, r19	; 0x04
    16d0:	2b 83       	std	Y+3, r18	; 0x03
    16d2:	8b 81       	ldd	r24, Y+3	; 0x03
    16d4:	9c 81       	ldd	r25, Y+4	; 0x04
    16d6:	81 30       	cpi	r24, 0x01	; 1
    16d8:	91 05       	cpc	r25, r1
    16da:	d1 f0       	breq	.+52     	; 0x1710 <DIO_SetPortDirection+0x58>
    16dc:	2b 81       	ldd	r18, Y+3	; 0x03
    16de:	3c 81       	ldd	r19, Y+4	; 0x04
    16e0:	22 30       	cpi	r18, 0x02	; 2
    16e2:	31 05       	cpc	r19, r1
    16e4:	2c f4       	brge	.+10     	; 0x16f0 <DIO_SetPortDirection+0x38>
    16e6:	8b 81       	ldd	r24, Y+3	; 0x03
    16e8:	9c 81       	ldd	r25, Y+4	; 0x04
    16ea:	00 97       	sbiw	r24, 0x00	; 0
    16ec:	61 f0       	breq	.+24     	; 0x1706 <DIO_SetPortDirection+0x4e>
    16ee:	1e c0       	rjmp	.+60     	; 0x172c <DIO_SetPortDirection+0x74>
    16f0:	2b 81       	ldd	r18, Y+3	; 0x03
    16f2:	3c 81       	ldd	r19, Y+4	; 0x04
    16f4:	22 30       	cpi	r18, 0x02	; 2
    16f6:	31 05       	cpc	r19, r1
    16f8:	81 f0       	breq	.+32     	; 0x171a <DIO_SetPortDirection+0x62>
    16fa:	8b 81       	ldd	r24, Y+3	; 0x03
    16fc:	9c 81       	ldd	r25, Y+4	; 0x04
    16fe:	83 30       	cpi	r24, 0x03	; 3
    1700:	91 05       	cpc	r25, r1
    1702:	81 f0       	breq	.+32     	; 0x1724 <DIO_SetPortDirection+0x6c>
    1704:	13 c0       	rjmp	.+38     	; 0x172c <DIO_SetPortDirection+0x74>
	{
		case DIO_PORTA: DDRA_REG = Direction; break;
    1706:	ea e3       	ldi	r30, 0x3A	; 58
    1708:	f0 e0       	ldi	r31, 0x00	; 0
    170a:	8a 81       	ldd	r24, Y+2	; 0x02
    170c:	80 83       	st	Z, r24
    170e:	0e c0       	rjmp	.+28     	; 0x172c <DIO_SetPortDirection+0x74>
		case DIO_PORTB: DDRB_REG = Direction; break;
    1710:	e7 e3       	ldi	r30, 0x37	; 55
    1712:	f0 e0       	ldi	r31, 0x00	; 0
    1714:	8a 81       	ldd	r24, Y+2	; 0x02
    1716:	80 83       	st	Z, r24
    1718:	09 c0       	rjmp	.+18     	; 0x172c <DIO_SetPortDirection+0x74>
		case DIO_PORTC: DDRC_REG = Direction; break;
    171a:	e4 e3       	ldi	r30, 0x34	; 52
    171c:	f0 e0       	ldi	r31, 0x00	; 0
    171e:	8a 81       	ldd	r24, Y+2	; 0x02
    1720:	80 83       	st	Z, r24
    1722:	04 c0       	rjmp	.+8      	; 0x172c <DIO_SetPortDirection+0x74>
		case DIO_PORTD: DDRD_REG = Direction; break;
    1724:	e1 e3       	ldi	r30, 0x31	; 49
    1726:	f0 e0       	ldi	r31, 0x00	; 0
    1728:	8a 81       	ldd	r24, Y+2	; 0x02
    172a:	80 83       	st	Z, r24
		default:
		break;
	}
}
    172c:	0f 90       	pop	r0
    172e:	0f 90       	pop	r0
    1730:	0f 90       	pop	r0
    1732:	0f 90       	pop	r0
    1734:	cf 91       	pop	r28
    1736:	df 91       	pop	r29
    1738:	08 95       	ret

0000173a <DIO_SetPortValue>:


void DIO_SetPortValue    (u8 Port , u8 Value   )
{
    173a:	df 93       	push	r29
    173c:	cf 93       	push	r28
    173e:	00 d0       	rcall	.+0      	; 0x1740 <DIO_SetPortValue+0x6>
    1740:	00 d0       	rcall	.+0      	; 0x1742 <DIO_SetPortValue+0x8>
    1742:	cd b7       	in	r28, 0x3d	; 61
    1744:	de b7       	in	r29, 0x3e	; 62
    1746:	89 83       	std	Y+1, r24	; 0x01
    1748:	6a 83       	std	Y+2, r22	; 0x02
	switch(Port)
    174a:	89 81       	ldd	r24, Y+1	; 0x01
    174c:	28 2f       	mov	r18, r24
    174e:	30 e0       	ldi	r19, 0x00	; 0
    1750:	3c 83       	std	Y+4, r19	; 0x04
    1752:	2b 83       	std	Y+3, r18	; 0x03
    1754:	8b 81       	ldd	r24, Y+3	; 0x03
    1756:	9c 81       	ldd	r25, Y+4	; 0x04
    1758:	81 30       	cpi	r24, 0x01	; 1
    175a:	91 05       	cpc	r25, r1
    175c:	d1 f0       	breq	.+52     	; 0x1792 <DIO_SetPortValue+0x58>
    175e:	2b 81       	ldd	r18, Y+3	; 0x03
    1760:	3c 81       	ldd	r19, Y+4	; 0x04
    1762:	22 30       	cpi	r18, 0x02	; 2
    1764:	31 05       	cpc	r19, r1
    1766:	2c f4       	brge	.+10     	; 0x1772 <DIO_SetPortValue+0x38>
    1768:	8b 81       	ldd	r24, Y+3	; 0x03
    176a:	9c 81       	ldd	r25, Y+4	; 0x04
    176c:	00 97       	sbiw	r24, 0x00	; 0
    176e:	61 f0       	breq	.+24     	; 0x1788 <DIO_SetPortValue+0x4e>
    1770:	1e c0       	rjmp	.+60     	; 0x17ae <DIO_SetPortValue+0x74>
    1772:	2b 81       	ldd	r18, Y+3	; 0x03
    1774:	3c 81       	ldd	r19, Y+4	; 0x04
    1776:	22 30       	cpi	r18, 0x02	; 2
    1778:	31 05       	cpc	r19, r1
    177a:	81 f0       	breq	.+32     	; 0x179c <DIO_SetPortValue+0x62>
    177c:	8b 81       	ldd	r24, Y+3	; 0x03
    177e:	9c 81       	ldd	r25, Y+4	; 0x04
    1780:	83 30       	cpi	r24, 0x03	; 3
    1782:	91 05       	cpc	r25, r1
    1784:	81 f0       	breq	.+32     	; 0x17a6 <DIO_SetPortValue+0x6c>
    1786:	13 c0       	rjmp	.+38     	; 0x17ae <DIO_SetPortValue+0x74>
	{
		case DIO_PORTA: PORTA_REG = Value; break;
    1788:	eb e3       	ldi	r30, 0x3B	; 59
    178a:	f0 e0       	ldi	r31, 0x00	; 0
    178c:	8a 81       	ldd	r24, Y+2	; 0x02
    178e:	80 83       	st	Z, r24
    1790:	0e c0       	rjmp	.+28     	; 0x17ae <DIO_SetPortValue+0x74>
		case DIO_PORTB: PORTB_REG = Value; break;
    1792:	e8 e3       	ldi	r30, 0x38	; 56
    1794:	f0 e0       	ldi	r31, 0x00	; 0
    1796:	8a 81       	ldd	r24, Y+2	; 0x02
    1798:	80 83       	st	Z, r24
    179a:	09 c0       	rjmp	.+18     	; 0x17ae <DIO_SetPortValue+0x74>
		case DIO_PORTC: PORTC_REG = Value; break;
    179c:	e5 e3       	ldi	r30, 0x35	; 53
    179e:	f0 e0       	ldi	r31, 0x00	; 0
    17a0:	8a 81       	ldd	r24, Y+2	; 0x02
    17a2:	80 83       	st	Z, r24
    17a4:	04 c0       	rjmp	.+8      	; 0x17ae <DIO_SetPortValue+0x74>
		case DIO_PORTD: PORTD_REG = Value; break;
    17a6:	e2 e3       	ldi	r30, 0x32	; 50
    17a8:	f0 e0       	ldi	r31, 0x00	; 0
    17aa:	8a 81       	ldd	r24, Y+2	; 0x02
    17ac:	80 83       	st	Z, r24
		default:
		break;
	}
}
    17ae:	0f 90       	pop	r0
    17b0:	0f 90       	pop	r0
    17b2:	0f 90       	pop	r0
    17b4:	0f 90       	pop	r0
    17b6:	cf 91       	pop	r28
    17b8:	df 91       	pop	r29
    17ba:	08 95       	ret

000017bc <LCD_Init>:
#include "LCD_INTERFACE.h"



void LCD_Init(void)
{
    17bc:	df 93       	push	r29
    17be:	cf 93       	push	r28
    17c0:	cd b7       	in	r28, 0x3d	; 61
    17c2:	de b7       	in	r29, 0x3e	; 62
    17c4:	e8 97       	sbiw	r28, 0x38	; 56
    17c6:	0f b6       	in	r0, 0x3f	; 63
    17c8:	f8 94       	cli
    17ca:	de bf       	out	0x3e, r29	; 62
    17cc:	0f be       	out	0x3f, r0	; 63
    17ce:	cd bf       	out	0x3d, r28	; 61
	DIO_SetPinDirection(RS,DIO_OUTPUT); //RS
    17d0:	81 e0       	ldi	r24, 0x01	; 1
    17d2:	60 e0       	ldi	r22, 0x00	; 0
    17d4:	41 e0       	ldi	r20, 0x01	; 1
    17d6:	0e 94 ff 08 	call	0x11fe	; 0x11fe <DIO_SetPinDirection>
	DIO_SetPinDirection(EN,DIO_OUTPUT); //EN
    17da:	81 e0       	ldi	r24, 0x01	; 1
    17dc:	61 e0       	ldi	r22, 0x01	; 1
    17de:	41 e0       	ldi	r20, 0x01	; 1
    17e0:	0e 94 ff 08 	call	0x11fe	; 0x11fe <DIO_SetPinDirection>

	DIO_SetPortDirection(LCD_PORT,0xFF);
    17e4:	80 e0       	ldi	r24, 0x00	; 0
    17e6:	6f ef       	ldi	r22, 0xFF	; 255
    17e8:	0e 94 5c 0b 	call	0x16b8	; 0x16b8 <DIO_SetPortDirection>
    17ec:	80 e0       	ldi	r24, 0x00	; 0
    17ee:	90 e0       	ldi	r25, 0x00	; 0
    17f0:	a8 ec       	ldi	r26, 0xC8	; 200
    17f2:	b2 e4       	ldi	r27, 0x42	; 66
    17f4:	8d ab       	std	Y+53, r24	; 0x35
    17f6:	9e ab       	std	Y+54, r25	; 0x36
    17f8:	af ab       	std	Y+55, r26	; 0x37
    17fa:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    17fc:	6d a9       	ldd	r22, Y+53	; 0x35
    17fe:	7e a9       	ldd	r23, Y+54	; 0x36
    1800:	8f a9       	ldd	r24, Y+55	; 0x37
    1802:	98 ad       	ldd	r25, Y+56	; 0x38
    1804:	20 e0       	ldi	r18, 0x00	; 0
    1806:	30 e0       	ldi	r19, 0x00	; 0
    1808:	4a ef       	ldi	r20, 0xFA	; 250
    180a:	54 e4       	ldi	r21, 0x44	; 68
    180c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1810:	dc 01       	movw	r26, r24
    1812:	cb 01       	movw	r24, r22
    1814:	89 ab       	std	Y+49, r24	; 0x31
    1816:	9a ab       	std	Y+50, r25	; 0x32
    1818:	ab ab       	std	Y+51, r26	; 0x33
    181a:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    181c:	69 a9       	ldd	r22, Y+49	; 0x31
    181e:	7a a9       	ldd	r23, Y+50	; 0x32
    1820:	8b a9       	ldd	r24, Y+51	; 0x33
    1822:	9c a9       	ldd	r25, Y+52	; 0x34
    1824:	20 e0       	ldi	r18, 0x00	; 0
    1826:	30 e0       	ldi	r19, 0x00	; 0
    1828:	40 e8       	ldi	r20, 0x80	; 128
    182a:	5f e3       	ldi	r21, 0x3F	; 63
    182c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1830:	88 23       	and	r24, r24
    1832:	2c f4       	brge	.+10     	; 0x183e <LCD_Init+0x82>
		__ticks = 1;
    1834:	81 e0       	ldi	r24, 0x01	; 1
    1836:	90 e0       	ldi	r25, 0x00	; 0
    1838:	98 ab       	std	Y+48, r25	; 0x30
    183a:	8f a7       	std	Y+47, r24	; 0x2f
    183c:	3f c0       	rjmp	.+126    	; 0x18bc <LCD_Init+0x100>
	else if (__tmp > 65535)
    183e:	69 a9       	ldd	r22, Y+49	; 0x31
    1840:	7a a9       	ldd	r23, Y+50	; 0x32
    1842:	8b a9       	ldd	r24, Y+51	; 0x33
    1844:	9c a9       	ldd	r25, Y+52	; 0x34
    1846:	20 e0       	ldi	r18, 0x00	; 0
    1848:	3f ef       	ldi	r19, 0xFF	; 255
    184a:	4f e7       	ldi	r20, 0x7F	; 127
    184c:	57 e4       	ldi	r21, 0x47	; 71
    184e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1852:	18 16       	cp	r1, r24
    1854:	4c f5       	brge	.+82     	; 0x18a8 <LCD_Init+0xec>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1856:	6d a9       	ldd	r22, Y+53	; 0x35
    1858:	7e a9       	ldd	r23, Y+54	; 0x36
    185a:	8f a9       	ldd	r24, Y+55	; 0x37
    185c:	98 ad       	ldd	r25, Y+56	; 0x38
    185e:	20 e0       	ldi	r18, 0x00	; 0
    1860:	30 e0       	ldi	r19, 0x00	; 0
    1862:	40 e2       	ldi	r20, 0x20	; 32
    1864:	51 e4       	ldi	r21, 0x41	; 65
    1866:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    186a:	dc 01       	movw	r26, r24
    186c:	cb 01       	movw	r24, r22
    186e:	bc 01       	movw	r22, r24
    1870:	cd 01       	movw	r24, r26
    1872:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1876:	dc 01       	movw	r26, r24
    1878:	cb 01       	movw	r24, r22
    187a:	98 ab       	std	Y+48, r25	; 0x30
    187c:	8f a7       	std	Y+47, r24	; 0x2f
    187e:	0f c0       	rjmp	.+30     	; 0x189e <LCD_Init+0xe2>
    1880:	88 ec       	ldi	r24, 0xC8	; 200
    1882:	90 e0       	ldi	r25, 0x00	; 0
    1884:	9e a7       	std	Y+46, r25	; 0x2e
    1886:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1888:	8d a5       	ldd	r24, Y+45	; 0x2d
    188a:	9e a5       	ldd	r25, Y+46	; 0x2e
    188c:	01 97       	sbiw	r24, 0x01	; 1
    188e:	f1 f7       	brne	.-4      	; 0x188c <LCD_Init+0xd0>
    1890:	9e a7       	std	Y+46, r25	; 0x2e
    1892:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1894:	8f a5       	ldd	r24, Y+47	; 0x2f
    1896:	98 a9       	ldd	r25, Y+48	; 0x30
    1898:	01 97       	sbiw	r24, 0x01	; 1
    189a:	98 ab       	std	Y+48, r25	; 0x30
    189c:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    189e:	8f a5       	ldd	r24, Y+47	; 0x2f
    18a0:	98 a9       	ldd	r25, Y+48	; 0x30
    18a2:	00 97       	sbiw	r24, 0x00	; 0
    18a4:	69 f7       	brne	.-38     	; 0x1880 <LCD_Init+0xc4>
    18a6:	14 c0       	rjmp	.+40     	; 0x18d0 <LCD_Init+0x114>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    18a8:	69 a9       	ldd	r22, Y+49	; 0x31
    18aa:	7a a9       	ldd	r23, Y+50	; 0x32
    18ac:	8b a9       	ldd	r24, Y+51	; 0x33
    18ae:	9c a9       	ldd	r25, Y+52	; 0x34
    18b0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    18b4:	dc 01       	movw	r26, r24
    18b6:	cb 01       	movw	r24, r22
    18b8:	98 ab       	std	Y+48, r25	; 0x30
    18ba:	8f a7       	std	Y+47, r24	; 0x2f
    18bc:	8f a5       	ldd	r24, Y+47	; 0x2f
    18be:	98 a9       	ldd	r25, Y+48	; 0x30
    18c0:	9c a7       	std	Y+44, r25	; 0x2c
    18c2:	8b a7       	std	Y+43, r24	; 0x2b
    18c4:	8b a5       	ldd	r24, Y+43	; 0x2b
    18c6:	9c a5       	ldd	r25, Y+44	; 0x2c
    18c8:	01 97       	sbiw	r24, 0x01	; 1
    18ca:	f1 f7       	brne	.-4      	; 0x18c8 <LCD_Init+0x10c>
    18cc:	9c a7       	std	Y+44, r25	; 0x2c
    18ce:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(100);

	LCD_WriteCommand(0x38);
    18d0:	88 e3       	ldi	r24, 0x38	; 56
    18d2:	0e 94 d3 0d 	call	0x1ba6	; 0x1ba6 <LCD_WriteCommand>
    18d6:	80 e0       	ldi	r24, 0x00	; 0
    18d8:	90 e0       	ldi	r25, 0x00	; 0
    18da:	a0 e8       	ldi	r26, 0x80	; 128
    18dc:	bf e3       	ldi	r27, 0x3F	; 63
    18de:	8f a3       	std	Y+39, r24	; 0x27
    18e0:	98 a7       	std	Y+40, r25	; 0x28
    18e2:	a9 a7       	std	Y+41, r26	; 0x29
    18e4:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    18e6:	6f a1       	ldd	r22, Y+39	; 0x27
    18e8:	78 a5       	ldd	r23, Y+40	; 0x28
    18ea:	89 a5       	ldd	r24, Y+41	; 0x29
    18ec:	9a a5       	ldd	r25, Y+42	; 0x2a
    18ee:	20 e0       	ldi	r18, 0x00	; 0
    18f0:	30 e0       	ldi	r19, 0x00	; 0
    18f2:	4a ef       	ldi	r20, 0xFA	; 250
    18f4:	54 e4       	ldi	r21, 0x44	; 68
    18f6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    18fa:	dc 01       	movw	r26, r24
    18fc:	cb 01       	movw	r24, r22
    18fe:	8b a3       	std	Y+35, r24	; 0x23
    1900:	9c a3       	std	Y+36, r25	; 0x24
    1902:	ad a3       	std	Y+37, r26	; 0x25
    1904:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1906:	6b a1       	ldd	r22, Y+35	; 0x23
    1908:	7c a1       	ldd	r23, Y+36	; 0x24
    190a:	8d a1       	ldd	r24, Y+37	; 0x25
    190c:	9e a1       	ldd	r25, Y+38	; 0x26
    190e:	20 e0       	ldi	r18, 0x00	; 0
    1910:	30 e0       	ldi	r19, 0x00	; 0
    1912:	40 e8       	ldi	r20, 0x80	; 128
    1914:	5f e3       	ldi	r21, 0x3F	; 63
    1916:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    191a:	88 23       	and	r24, r24
    191c:	2c f4       	brge	.+10     	; 0x1928 <LCD_Init+0x16c>
		__ticks = 1;
    191e:	81 e0       	ldi	r24, 0x01	; 1
    1920:	90 e0       	ldi	r25, 0x00	; 0
    1922:	9a a3       	std	Y+34, r25	; 0x22
    1924:	89 a3       	std	Y+33, r24	; 0x21
    1926:	3f c0       	rjmp	.+126    	; 0x19a6 <LCD_Init+0x1ea>
	else if (__tmp > 65535)
    1928:	6b a1       	ldd	r22, Y+35	; 0x23
    192a:	7c a1       	ldd	r23, Y+36	; 0x24
    192c:	8d a1       	ldd	r24, Y+37	; 0x25
    192e:	9e a1       	ldd	r25, Y+38	; 0x26
    1930:	20 e0       	ldi	r18, 0x00	; 0
    1932:	3f ef       	ldi	r19, 0xFF	; 255
    1934:	4f e7       	ldi	r20, 0x7F	; 127
    1936:	57 e4       	ldi	r21, 0x47	; 71
    1938:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    193c:	18 16       	cp	r1, r24
    193e:	4c f5       	brge	.+82     	; 0x1992 <LCD_Init+0x1d6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1940:	6f a1       	ldd	r22, Y+39	; 0x27
    1942:	78 a5       	ldd	r23, Y+40	; 0x28
    1944:	89 a5       	ldd	r24, Y+41	; 0x29
    1946:	9a a5       	ldd	r25, Y+42	; 0x2a
    1948:	20 e0       	ldi	r18, 0x00	; 0
    194a:	30 e0       	ldi	r19, 0x00	; 0
    194c:	40 e2       	ldi	r20, 0x20	; 32
    194e:	51 e4       	ldi	r21, 0x41	; 65
    1950:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1954:	dc 01       	movw	r26, r24
    1956:	cb 01       	movw	r24, r22
    1958:	bc 01       	movw	r22, r24
    195a:	cd 01       	movw	r24, r26
    195c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1960:	dc 01       	movw	r26, r24
    1962:	cb 01       	movw	r24, r22
    1964:	9a a3       	std	Y+34, r25	; 0x22
    1966:	89 a3       	std	Y+33, r24	; 0x21
    1968:	0f c0       	rjmp	.+30     	; 0x1988 <LCD_Init+0x1cc>
    196a:	88 ec       	ldi	r24, 0xC8	; 200
    196c:	90 e0       	ldi	r25, 0x00	; 0
    196e:	98 a3       	std	Y+32, r25	; 0x20
    1970:	8f 8f       	std	Y+31, r24	; 0x1f
    1972:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1974:	98 a1       	ldd	r25, Y+32	; 0x20
    1976:	01 97       	sbiw	r24, 0x01	; 1
    1978:	f1 f7       	brne	.-4      	; 0x1976 <LCD_Init+0x1ba>
    197a:	98 a3       	std	Y+32, r25	; 0x20
    197c:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    197e:	89 a1       	ldd	r24, Y+33	; 0x21
    1980:	9a a1       	ldd	r25, Y+34	; 0x22
    1982:	01 97       	sbiw	r24, 0x01	; 1
    1984:	9a a3       	std	Y+34, r25	; 0x22
    1986:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1988:	89 a1       	ldd	r24, Y+33	; 0x21
    198a:	9a a1       	ldd	r25, Y+34	; 0x22
    198c:	00 97       	sbiw	r24, 0x00	; 0
    198e:	69 f7       	brne	.-38     	; 0x196a <LCD_Init+0x1ae>
    1990:	14 c0       	rjmp	.+40     	; 0x19ba <LCD_Init+0x1fe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1992:	6b a1       	ldd	r22, Y+35	; 0x23
    1994:	7c a1       	ldd	r23, Y+36	; 0x24
    1996:	8d a1       	ldd	r24, Y+37	; 0x25
    1998:	9e a1       	ldd	r25, Y+38	; 0x26
    199a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    199e:	dc 01       	movw	r26, r24
    19a0:	cb 01       	movw	r24, r22
    19a2:	9a a3       	std	Y+34, r25	; 0x22
    19a4:	89 a3       	std	Y+33, r24	; 0x21
    19a6:	89 a1       	ldd	r24, Y+33	; 0x21
    19a8:	9a a1       	ldd	r25, Y+34	; 0x22
    19aa:	9e 8f       	std	Y+30, r25	; 0x1e
    19ac:	8d 8f       	std	Y+29, r24	; 0x1d
    19ae:	8d 8d       	ldd	r24, Y+29	; 0x1d
    19b0:	9e 8d       	ldd	r25, Y+30	; 0x1e
    19b2:	01 97       	sbiw	r24, 0x01	; 1
    19b4:	f1 f7       	brne	.-4      	; 0x19b2 <LCD_Init+0x1f6>
    19b6:	9e 8f       	std	Y+30, r25	; 0x1e
    19b8:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);
	LCD_WriteCommand(0x0C);
    19ba:	8c e0       	ldi	r24, 0x0C	; 12
    19bc:	0e 94 d3 0d 	call	0x1ba6	; 0x1ba6 <LCD_WriteCommand>
    19c0:	80 e0       	ldi	r24, 0x00	; 0
    19c2:	90 e0       	ldi	r25, 0x00	; 0
    19c4:	a0 e8       	ldi	r26, 0x80	; 128
    19c6:	bf e3       	ldi	r27, 0x3F	; 63
    19c8:	89 8f       	std	Y+25, r24	; 0x19
    19ca:	9a 8f       	std	Y+26, r25	; 0x1a
    19cc:	ab 8f       	std	Y+27, r26	; 0x1b
    19ce:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    19d0:	69 8d       	ldd	r22, Y+25	; 0x19
    19d2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    19d4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    19d6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    19d8:	20 e0       	ldi	r18, 0x00	; 0
    19da:	30 e0       	ldi	r19, 0x00	; 0
    19dc:	4a ef       	ldi	r20, 0xFA	; 250
    19de:	54 e4       	ldi	r21, 0x44	; 68
    19e0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    19e4:	dc 01       	movw	r26, r24
    19e6:	cb 01       	movw	r24, r22
    19e8:	8d 8b       	std	Y+21, r24	; 0x15
    19ea:	9e 8b       	std	Y+22, r25	; 0x16
    19ec:	af 8b       	std	Y+23, r26	; 0x17
    19ee:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    19f0:	6d 89       	ldd	r22, Y+21	; 0x15
    19f2:	7e 89       	ldd	r23, Y+22	; 0x16
    19f4:	8f 89       	ldd	r24, Y+23	; 0x17
    19f6:	98 8d       	ldd	r25, Y+24	; 0x18
    19f8:	20 e0       	ldi	r18, 0x00	; 0
    19fa:	30 e0       	ldi	r19, 0x00	; 0
    19fc:	40 e8       	ldi	r20, 0x80	; 128
    19fe:	5f e3       	ldi	r21, 0x3F	; 63
    1a00:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1a04:	88 23       	and	r24, r24
    1a06:	2c f4       	brge	.+10     	; 0x1a12 <LCD_Init+0x256>
		__ticks = 1;
    1a08:	81 e0       	ldi	r24, 0x01	; 1
    1a0a:	90 e0       	ldi	r25, 0x00	; 0
    1a0c:	9c 8b       	std	Y+20, r25	; 0x14
    1a0e:	8b 8b       	std	Y+19, r24	; 0x13
    1a10:	3f c0       	rjmp	.+126    	; 0x1a90 <LCD_Init+0x2d4>
	else if (__tmp > 65535)
    1a12:	6d 89       	ldd	r22, Y+21	; 0x15
    1a14:	7e 89       	ldd	r23, Y+22	; 0x16
    1a16:	8f 89       	ldd	r24, Y+23	; 0x17
    1a18:	98 8d       	ldd	r25, Y+24	; 0x18
    1a1a:	20 e0       	ldi	r18, 0x00	; 0
    1a1c:	3f ef       	ldi	r19, 0xFF	; 255
    1a1e:	4f e7       	ldi	r20, 0x7F	; 127
    1a20:	57 e4       	ldi	r21, 0x47	; 71
    1a22:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1a26:	18 16       	cp	r1, r24
    1a28:	4c f5       	brge	.+82     	; 0x1a7c <LCD_Init+0x2c0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1a2a:	69 8d       	ldd	r22, Y+25	; 0x19
    1a2c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1a2e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1a30:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1a32:	20 e0       	ldi	r18, 0x00	; 0
    1a34:	30 e0       	ldi	r19, 0x00	; 0
    1a36:	40 e2       	ldi	r20, 0x20	; 32
    1a38:	51 e4       	ldi	r21, 0x41	; 65
    1a3a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1a3e:	dc 01       	movw	r26, r24
    1a40:	cb 01       	movw	r24, r22
    1a42:	bc 01       	movw	r22, r24
    1a44:	cd 01       	movw	r24, r26
    1a46:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1a4a:	dc 01       	movw	r26, r24
    1a4c:	cb 01       	movw	r24, r22
    1a4e:	9c 8b       	std	Y+20, r25	; 0x14
    1a50:	8b 8b       	std	Y+19, r24	; 0x13
    1a52:	0f c0       	rjmp	.+30     	; 0x1a72 <LCD_Init+0x2b6>
    1a54:	88 ec       	ldi	r24, 0xC8	; 200
    1a56:	90 e0       	ldi	r25, 0x00	; 0
    1a58:	9a 8b       	std	Y+18, r25	; 0x12
    1a5a:	89 8b       	std	Y+17, r24	; 0x11
    1a5c:	89 89       	ldd	r24, Y+17	; 0x11
    1a5e:	9a 89       	ldd	r25, Y+18	; 0x12
    1a60:	01 97       	sbiw	r24, 0x01	; 1
    1a62:	f1 f7       	brne	.-4      	; 0x1a60 <LCD_Init+0x2a4>
    1a64:	9a 8b       	std	Y+18, r25	; 0x12
    1a66:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1a68:	8b 89       	ldd	r24, Y+19	; 0x13
    1a6a:	9c 89       	ldd	r25, Y+20	; 0x14
    1a6c:	01 97       	sbiw	r24, 0x01	; 1
    1a6e:	9c 8b       	std	Y+20, r25	; 0x14
    1a70:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1a72:	8b 89       	ldd	r24, Y+19	; 0x13
    1a74:	9c 89       	ldd	r25, Y+20	; 0x14
    1a76:	00 97       	sbiw	r24, 0x00	; 0
    1a78:	69 f7       	brne	.-38     	; 0x1a54 <LCD_Init+0x298>
    1a7a:	14 c0       	rjmp	.+40     	; 0x1aa4 <LCD_Init+0x2e8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1a7c:	6d 89       	ldd	r22, Y+21	; 0x15
    1a7e:	7e 89       	ldd	r23, Y+22	; 0x16
    1a80:	8f 89       	ldd	r24, Y+23	; 0x17
    1a82:	98 8d       	ldd	r25, Y+24	; 0x18
    1a84:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1a88:	dc 01       	movw	r26, r24
    1a8a:	cb 01       	movw	r24, r22
    1a8c:	9c 8b       	std	Y+20, r25	; 0x14
    1a8e:	8b 8b       	std	Y+19, r24	; 0x13
    1a90:	8b 89       	ldd	r24, Y+19	; 0x13
    1a92:	9c 89       	ldd	r25, Y+20	; 0x14
    1a94:	98 8b       	std	Y+16, r25	; 0x10
    1a96:	8f 87       	std	Y+15, r24	; 0x0f
    1a98:	8f 85       	ldd	r24, Y+15	; 0x0f
    1a9a:	98 89       	ldd	r25, Y+16	; 0x10
    1a9c:	01 97       	sbiw	r24, 0x01	; 1
    1a9e:	f1 f7       	brne	.-4      	; 0x1a9c <LCD_Init+0x2e0>
    1aa0:	98 8b       	std	Y+16, r25	; 0x10
    1aa2:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	LCD_WriteCommand(0x01);
    1aa4:	81 e0       	ldi	r24, 0x01	; 1
    1aa6:	0e 94 d3 0d 	call	0x1ba6	; 0x1ba6 <LCD_WriteCommand>
    1aaa:	80 e0       	ldi	r24, 0x00	; 0
    1aac:	90 e0       	ldi	r25, 0x00	; 0
    1aae:	a0 e0       	ldi	r26, 0x00	; 0
    1ab0:	b0 e4       	ldi	r27, 0x40	; 64
    1ab2:	8b 87       	std	Y+11, r24	; 0x0b
    1ab4:	9c 87       	std	Y+12, r25	; 0x0c
    1ab6:	ad 87       	std	Y+13, r26	; 0x0d
    1ab8:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1aba:	6b 85       	ldd	r22, Y+11	; 0x0b
    1abc:	7c 85       	ldd	r23, Y+12	; 0x0c
    1abe:	8d 85       	ldd	r24, Y+13	; 0x0d
    1ac0:	9e 85       	ldd	r25, Y+14	; 0x0e
    1ac2:	20 e0       	ldi	r18, 0x00	; 0
    1ac4:	30 e0       	ldi	r19, 0x00	; 0
    1ac6:	4a ef       	ldi	r20, 0xFA	; 250
    1ac8:	54 e4       	ldi	r21, 0x44	; 68
    1aca:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ace:	dc 01       	movw	r26, r24
    1ad0:	cb 01       	movw	r24, r22
    1ad2:	8f 83       	std	Y+7, r24	; 0x07
    1ad4:	98 87       	std	Y+8, r25	; 0x08
    1ad6:	a9 87       	std	Y+9, r26	; 0x09
    1ad8:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1ada:	6f 81       	ldd	r22, Y+7	; 0x07
    1adc:	78 85       	ldd	r23, Y+8	; 0x08
    1ade:	89 85       	ldd	r24, Y+9	; 0x09
    1ae0:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ae2:	20 e0       	ldi	r18, 0x00	; 0
    1ae4:	30 e0       	ldi	r19, 0x00	; 0
    1ae6:	40 e8       	ldi	r20, 0x80	; 128
    1ae8:	5f e3       	ldi	r21, 0x3F	; 63
    1aea:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1aee:	88 23       	and	r24, r24
    1af0:	2c f4       	brge	.+10     	; 0x1afc <LCD_Init+0x340>
		__ticks = 1;
    1af2:	81 e0       	ldi	r24, 0x01	; 1
    1af4:	90 e0       	ldi	r25, 0x00	; 0
    1af6:	9e 83       	std	Y+6, r25	; 0x06
    1af8:	8d 83       	std	Y+5, r24	; 0x05
    1afa:	3f c0       	rjmp	.+126    	; 0x1b7a <LCD_Init+0x3be>
	else if (__tmp > 65535)
    1afc:	6f 81       	ldd	r22, Y+7	; 0x07
    1afe:	78 85       	ldd	r23, Y+8	; 0x08
    1b00:	89 85       	ldd	r24, Y+9	; 0x09
    1b02:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b04:	20 e0       	ldi	r18, 0x00	; 0
    1b06:	3f ef       	ldi	r19, 0xFF	; 255
    1b08:	4f e7       	ldi	r20, 0x7F	; 127
    1b0a:	57 e4       	ldi	r21, 0x47	; 71
    1b0c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1b10:	18 16       	cp	r1, r24
    1b12:	4c f5       	brge	.+82     	; 0x1b66 <LCD_Init+0x3aa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1b14:	6b 85       	ldd	r22, Y+11	; 0x0b
    1b16:	7c 85       	ldd	r23, Y+12	; 0x0c
    1b18:	8d 85       	ldd	r24, Y+13	; 0x0d
    1b1a:	9e 85       	ldd	r25, Y+14	; 0x0e
    1b1c:	20 e0       	ldi	r18, 0x00	; 0
    1b1e:	30 e0       	ldi	r19, 0x00	; 0
    1b20:	40 e2       	ldi	r20, 0x20	; 32
    1b22:	51 e4       	ldi	r21, 0x41	; 65
    1b24:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b28:	dc 01       	movw	r26, r24
    1b2a:	cb 01       	movw	r24, r22
    1b2c:	bc 01       	movw	r22, r24
    1b2e:	cd 01       	movw	r24, r26
    1b30:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b34:	dc 01       	movw	r26, r24
    1b36:	cb 01       	movw	r24, r22
    1b38:	9e 83       	std	Y+6, r25	; 0x06
    1b3a:	8d 83       	std	Y+5, r24	; 0x05
    1b3c:	0f c0       	rjmp	.+30     	; 0x1b5c <LCD_Init+0x3a0>
    1b3e:	88 ec       	ldi	r24, 0xC8	; 200
    1b40:	90 e0       	ldi	r25, 0x00	; 0
    1b42:	9c 83       	std	Y+4, r25	; 0x04
    1b44:	8b 83       	std	Y+3, r24	; 0x03
    1b46:	8b 81       	ldd	r24, Y+3	; 0x03
    1b48:	9c 81       	ldd	r25, Y+4	; 0x04
    1b4a:	01 97       	sbiw	r24, 0x01	; 1
    1b4c:	f1 f7       	brne	.-4      	; 0x1b4a <LCD_Init+0x38e>
    1b4e:	9c 83       	std	Y+4, r25	; 0x04
    1b50:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b52:	8d 81       	ldd	r24, Y+5	; 0x05
    1b54:	9e 81       	ldd	r25, Y+6	; 0x06
    1b56:	01 97       	sbiw	r24, 0x01	; 1
    1b58:	9e 83       	std	Y+6, r25	; 0x06
    1b5a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b5c:	8d 81       	ldd	r24, Y+5	; 0x05
    1b5e:	9e 81       	ldd	r25, Y+6	; 0x06
    1b60:	00 97       	sbiw	r24, 0x00	; 0
    1b62:	69 f7       	brne	.-38     	; 0x1b3e <LCD_Init+0x382>
    1b64:	14 c0       	rjmp	.+40     	; 0x1b8e <LCD_Init+0x3d2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b66:	6f 81       	ldd	r22, Y+7	; 0x07
    1b68:	78 85       	ldd	r23, Y+8	; 0x08
    1b6a:	89 85       	ldd	r24, Y+9	; 0x09
    1b6c:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b6e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b72:	dc 01       	movw	r26, r24
    1b74:	cb 01       	movw	r24, r22
    1b76:	9e 83       	std	Y+6, r25	; 0x06
    1b78:	8d 83       	std	Y+5, r24	; 0x05
    1b7a:	8d 81       	ldd	r24, Y+5	; 0x05
    1b7c:	9e 81       	ldd	r25, Y+6	; 0x06
    1b7e:	9a 83       	std	Y+2, r25	; 0x02
    1b80:	89 83       	std	Y+1, r24	; 0x01
    1b82:	89 81       	ldd	r24, Y+1	; 0x01
    1b84:	9a 81       	ldd	r25, Y+2	; 0x02
    1b86:	01 97       	sbiw	r24, 0x01	; 1
    1b88:	f1 f7       	brne	.-4      	; 0x1b86 <LCD_Init+0x3ca>
    1b8a:	9a 83       	std	Y+2, r25	; 0x02
    1b8c:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	LCD_WriteCommand(0x06);
    1b8e:	86 e0       	ldi	r24, 0x06	; 6
    1b90:	0e 94 d3 0d 	call	0x1ba6	; 0x1ba6 <LCD_WriteCommand>
}
    1b94:	e8 96       	adiw	r28, 0x38	; 56
    1b96:	0f b6       	in	r0, 0x3f	; 63
    1b98:	f8 94       	cli
    1b9a:	de bf       	out	0x3e, r29	; 62
    1b9c:	0f be       	out	0x3f, r0	; 63
    1b9e:	cd bf       	out	0x3d, r28	; 61
    1ba0:	cf 91       	pop	r28
    1ba2:	df 91       	pop	r29
    1ba4:	08 95       	ret

00001ba6 <LCD_WriteCommand>:

void LCD_WriteCommand(u8 Command)
{
    1ba6:	df 93       	push	r29
    1ba8:	cf 93       	push	r28
    1baa:	cd b7       	in	r28, 0x3d	; 61
    1bac:	de b7       	in	r29, 0x3e	; 62
    1bae:	6d 97       	sbiw	r28, 0x1d	; 29
    1bb0:	0f b6       	in	r0, 0x3f	; 63
    1bb2:	f8 94       	cli
    1bb4:	de bf       	out	0x3e, r29	; 62
    1bb6:	0f be       	out	0x3f, r0	; 63
    1bb8:	cd bf       	out	0x3d, r28	; 61
    1bba:	8d 8f       	std	Y+29, r24	; 0x1d
	/* Rs = 0*/
	DIO_SetPinValue(RS,DIO_LOW);
    1bbc:	81 e0       	ldi	r24, 0x01	; 1
    1bbe:	60 e0       	ldi	r22, 0x00	; 0
    1bc0:	40 e0       	ldi	r20, 0x00	; 0
    1bc2:	0e 94 f1 09 	call	0x13e2	; 0x13e2 <DIO_SetPinValue>
	/* Rw = 0*/

	DIO_SetPortValue(LCD_PORT,Command);
    1bc6:	80 e0       	ldi	r24, 0x00	; 0
    1bc8:	6d 8d       	ldd	r22, Y+29	; 0x1d
    1bca:	0e 94 9d 0b 	call	0x173a	; 0x173a <DIO_SetPortValue>
	/*Set Enable */
	DIO_SetPinValue(EN,DIO_HIGH); //EN
    1bce:	81 e0       	ldi	r24, 0x01	; 1
    1bd0:	61 e0       	ldi	r22, 0x01	; 1
    1bd2:	41 e0       	ldi	r20, 0x01	; 1
    1bd4:	0e 94 f1 09 	call	0x13e2	; 0x13e2 <DIO_SetPinValue>
    1bd8:	80 e0       	ldi	r24, 0x00	; 0
    1bda:	90 e0       	ldi	r25, 0x00	; 0
    1bdc:	a0 e8       	ldi	r26, 0x80	; 128
    1bde:	bf e3       	ldi	r27, 0x3F	; 63
    1be0:	89 8f       	std	Y+25, r24	; 0x19
    1be2:	9a 8f       	std	Y+26, r25	; 0x1a
    1be4:	ab 8f       	std	Y+27, r26	; 0x1b
    1be6:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1be8:	69 8d       	ldd	r22, Y+25	; 0x19
    1bea:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1bec:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1bee:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1bf0:	20 e0       	ldi	r18, 0x00	; 0
    1bf2:	30 e0       	ldi	r19, 0x00	; 0
    1bf4:	4a ef       	ldi	r20, 0xFA	; 250
    1bf6:	54 e4       	ldi	r21, 0x44	; 68
    1bf8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1bfc:	dc 01       	movw	r26, r24
    1bfe:	cb 01       	movw	r24, r22
    1c00:	8d 8b       	std	Y+21, r24	; 0x15
    1c02:	9e 8b       	std	Y+22, r25	; 0x16
    1c04:	af 8b       	std	Y+23, r26	; 0x17
    1c06:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1c08:	6d 89       	ldd	r22, Y+21	; 0x15
    1c0a:	7e 89       	ldd	r23, Y+22	; 0x16
    1c0c:	8f 89       	ldd	r24, Y+23	; 0x17
    1c0e:	98 8d       	ldd	r25, Y+24	; 0x18
    1c10:	20 e0       	ldi	r18, 0x00	; 0
    1c12:	30 e0       	ldi	r19, 0x00	; 0
    1c14:	40 e8       	ldi	r20, 0x80	; 128
    1c16:	5f e3       	ldi	r21, 0x3F	; 63
    1c18:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1c1c:	88 23       	and	r24, r24
    1c1e:	2c f4       	brge	.+10     	; 0x1c2a <LCD_WriteCommand+0x84>
		__ticks = 1;
    1c20:	81 e0       	ldi	r24, 0x01	; 1
    1c22:	90 e0       	ldi	r25, 0x00	; 0
    1c24:	9c 8b       	std	Y+20, r25	; 0x14
    1c26:	8b 8b       	std	Y+19, r24	; 0x13
    1c28:	3f c0       	rjmp	.+126    	; 0x1ca8 <LCD_WriteCommand+0x102>
	else if (__tmp > 65535)
    1c2a:	6d 89       	ldd	r22, Y+21	; 0x15
    1c2c:	7e 89       	ldd	r23, Y+22	; 0x16
    1c2e:	8f 89       	ldd	r24, Y+23	; 0x17
    1c30:	98 8d       	ldd	r25, Y+24	; 0x18
    1c32:	20 e0       	ldi	r18, 0x00	; 0
    1c34:	3f ef       	ldi	r19, 0xFF	; 255
    1c36:	4f e7       	ldi	r20, 0x7F	; 127
    1c38:	57 e4       	ldi	r21, 0x47	; 71
    1c3a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1c3e:	18 16       	cp	r1, r24
    1c40:	4c f5       	brge	.+82     	; 0x1c94 <LCD_WriteCommand+0xee>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1c42:	69 8d       	ldd	r22, Y+25	; 0x19
    1c44:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1c46:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1c48:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1c4a:	20 e0       	ldi	r18, 0x00	; 0
    1c4c:	30 e0       	ldi	r19, 0x00	; 0
    1c4e:	40 e2       	ldi	r20, 0x20	; 32
    1c50:	51 e4       	ldi	r21, 0x41	; 65
    1c52:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c56:	dc 01       	movw	r26, r24
    1c58:	cb 01       	movw	r24, r22
    1c5a:	bc 01       	movw	r22, r24
    1c5c:	cd 01       	movw	r24, r26
    1c5e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c62:	dc 01       	movw	r26, r24
    1c64:	cb 01       	movw	r24, r22
    1c66:	9c 8b       	std	Y+20, r25	; 0x14
    1c68:	8b 8b       	std	Y+19, r24	; 0x13
    1c6a:	0f c0       	rjmp	.+30     	; 0x1c8a <LCD_WriteCommand+0xe4>
    1c6c:	88 ec       	ldi	r24, 0xC8	; 200
    1c6e:	90 e0       	ldi	r25, 0x00	; 0
    1c70:	9a 8b       	std	Y+18, r25	; 0x12
    1c72:	89 8b       	std	Y+17, r24	; 0x11
    1c74:	89 89       	ldd	r24, Y+17	; 0x11
    1c76:	9a 89       	ldd	r25, Y+18	; 0x12
    1c78:	01 97       	sbiw	r24, 0x01	; 1
    1c7a:	f1 f7       	brne	.-4      	; 0x1c78 <LCD_WriteCommand+0xd2>
    1c7c:	9a 8b       	std	Y+18, r25	; 0x12
    1c7e:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1c80:	8b 89       	ldd	r24, Y+19	; 0x13
    1c82:	9c 89       	ldd	r25, Y+20	; 0x14
    1c84:	01 97       	sbiw	r24, 0x01	; 1
    1c86:	9c 8b       	std	Y+20, r25	; 0x14
    1c88:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1c8a:	8b 89       	ldd	r24, Y+19	; 0x13
    1c8c:	9c 89       	ldd	r25, Y+20	; 0x14
    1c8e:	00 97       	sbiw	r24, 0x00	; 0
    1c90:	69 f7       	brne	.-38     	; 0x1c6c <LCD_WriteCommand+0xc6>
    1c92:	14 c0       	rjmp	.+40     	; 0x1cbc <LCD_WriteCommand+0x116>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1c94:	6d 89       	ldd	r22, Y+21	; 0x15
    1c96:	7e 89       	ldd	r23, Y+22	; 0x16
    1c98:	8f 89       	ldd	r24, Y+23	; 0x17
    1c9a:	98 8d       	ldd	r25, Y+24	; 0x18
    1c9c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ca0:	dc 01       	movw	r26, r24
    1ca2:	cb 01       	movw	r24, r22
    1ca4:	9c 8b       	std	Y+20, r25	; 0x14
    1ca6:	8b 8b       	std	Y+19, r24	; 0x13
    1ca8:	8b 89       	ldd	r24, Y+19	; 0x13
    1caa:	9c 89       	ldd	r25, Y+20	; 0x14
    1cac:	98 8b       	std	Y+16, r25	; 0x10
    1cae:	8f 87       	std	Y+15, r24	; 0x0f
    1cb0:	8f 85       	ldd	r24, Y+15	; 0x0f
    1cb2:	98 89       	ldd	r25, Y+16	; 0x10
    1cb4:	01 97       	sbiw	r24, 0x01	; 1
    1cb6:	f1 f7       	brne	.-4      	; 0x1cb4 <LCD_WriteCommand+0x10e>
    1cb8:	98 8b       	std	Y+16, r25	; 0x10
    1cba:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	DIO_SetPinValue(EN,DIO_LOW);
    1cbc:	81 e0       	ldi	r24, 0x01	; 1
    1cbe:	61 e0       	ldi	r22, 0x01	; 1
    1cc0:	40 e0       	ldi	r20, 0x00	; 0
    1cc2:	0e 94 f1 09 	call	0x13e2	; 0x13e2 <DIO_SetPinValue>
    1cc6:	80 e0       	ldi	r24, 0x00	; 0
    1cc8:	90 e0       	ldi	r25, 0x00	; 0
    1cca:	a0 ea       	ldi	r26, 0xA0	; 160
    1ccc:	b0 e4       	ldi	r27, 0x40	; 64
    1cce:	8b 87       	std	Y+11, r24	; 0x0b
    1cd0:	9c 87       	std	Y+12, r25	; 0x0c
    1cd2:	ad 87       	std	Y+13, r26	; 0x0d
    1cd4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1cd6:	6b 85       	ldd	r22, Y+11	; 0x0b
    1cd8:	7c 85       	ldd	r23, Y+12	; 0x0c
    1cda:	8d 85       	ldd	r24, Y+13	; 0x0d
    1cdc:	9e 85       	ldd	r25, Y+14	; 0x0e
    1cde:	20 e0       	ldi	r18, 0x00	; 0
    1ce0:	30 e0       	ldi	r19, 0x00	; 0
    1ce2:	4a ef       	ldi	r20, 0xFA	; 250
    1ce4:	54 e4       	ldi	r21, 0x44	; 68
    1ce6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1cea:	dc 01       	movw	r26, r24
    1cec:	cb 01       	movw	r24, r22
    1cee:	8f 83       	std	Y+7, r24	; 0x07
    1cf0:	98 87       	std	Y+8, r25	; 0x08
    1cf2:	a9 87       	std	Y+9, r26	; 0x09
    1cf4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1cf6:	6f 81       	ldd	r22, Y+7	; 0x07
    1cf8:	78 85       	ldd	r23, Y+8	; 0x08
    1cfa:	89 85       	ldd	r24, Y+9	; 0x09
    1cfc:	9a 85       	ldd	r25, Y+10	; 0x0a
    1cfe:	20 e0       	ldi	r18, 0x00	; 0
    1d00:	30 e0       	ldi	r19, 0x00	; 0
    1d02:	40 e8       	ldi	r20, 0x80	; 128
    1d04:	5f e3       	ldi	r21, 0x3F	; 63
    1d06:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1d0a:	88 23       	and	r24, r24
    1d0c:	2c f4       	brge	.+10     	; 0x1d18 <LCD_WriteCommand+0x172>
		__ticks = 1;
    1d0e:	81 e0       	ldi	r24, 0x01	; 1
    1d10:	90 e0       	ldi	r25, 0x00	; 0
    1d12:	9e 83       	std	Y+6, r25	; 0x06
    1d14:	8d 83       	std	Y+5, r24	; 0x05
    1d16:	3f c0       	rjmp	.+126    	; 0x1d96 <LCD_WriteCommand+0x1f0>
	else if (__tmp > 65535)
    1d18:	6f 81       	ldd	r22, Y+7	; 0x07
    1d1a:	78 85       	ldd	r23, Y+8	; 0x08
    1d1c:	89 85       	ldd	r24, Y+9	; 0x09
    1d1e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d20:	20 e0       	ldi	r18, 0x00	; 0
    1d22:	3f ef       	ldi	r19, 0xFF	; 255
    1d24:	4f e7       	ldi	r20, 0x7F	; 127
    1d26:	57 e4       	ldi	r21, 0x47	; 71
    1d28:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1d2c:	18 16       	cp	r1, r24
    1d2e:	4c f5       	brge	.+82     	; 0x1d82 <LCD_WriteCommand+0x1dc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d30:	6b 85       	ldd	r22, Y+11	; 0x0b
    1d32:	7c 85       	ldd	r23, Y+12	; 0x0c
    1d34:	8d 85       	ldd	r24, Y+13	; 0x0d
    1d36:	9e 85       	ldd	r25, Y+14	; 0x0e
    1d38:	20 e0       	ldi	r18, 0x00	; 0
    1d3a:	30 e0       	ldi	r19, 0x00	; 0
    1d3c:	40 e2       	ldi	r20, 0x20	; 32
    1d3e:	51 e4       	ldi	r21, 0x41	; 65
    1d40:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d44:	dc 01       	movw	r26, r24
    1d46:	cb 01       	movw	r24, r22
    1d48:	bc 01       	movw	r22, r24
    1d4a:	cd 01       	movw	r24, r26
    1d4c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d50:	dc 01       	movw	r26, r24
    1d52:	cb 01       	movw	r24, r22
    1d54:	9e 83       	std	Y+6, r25	; 0x06
    1d56:	8d 83       	std	Y+5, r24	; 0x05
    1d58:	0f c0       	rjmp	.+30     	; 0x1d78 <LCD_WriteCommand+0x1d2>
    1d5a:	88 ec       	ldi	r24, 0xC8	; 200
    1d5c:	90 e0       	ldi	r25, 0x00	; 0
    1d5e:	9c 83       	std	Y+4, r25	; 0x04
    1d60:	8b 83       	std	Y+3, r24	; 0x03
    1d62:	8b 81       	ldd	r24, Y+3	; 0x03
    1d64:	9c 81       	ldd	r25, Y+4	; 0x04
    1d66:	01 97       	sbiw	r24, 0x01	; 1
    1d68:	f1 f7       	brne	.-4      	; 0x1d66 <LCD_WriteCommand+0x1c0>
    1d6a:	9c 83       	std	Y+4, r25	; 0x04
    1d6c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d6e:	8d 81       	ldd	r24, Y+5	; 0x05
    1d70:	9e 81       	ldd	r25, Y+6	; 0x06
    1d72:	01 97       	sbiw	r24, 0x01	; 1
    1d74:	9e 83       	std	Y+6, r25	; 0x06
    1d76:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d78:	8d 81       	ldd	r24, Y+5	; 0x05
    1d7a:	9e 81       	ldd	r25, Y+6	; 0x06
    1d7c:	00 97       	sbiw	r24, 0x00	; 0
    1d7e:	69 f7       	brne	.-38     	; 0x1d5a <LCD_WriteCommand+0x1b4>
    1d80:	14 c0       	rjmp	.+40     	; 0x1daa <LCD_WriteCommand+0x204>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d82:	6f 81       	ldd	r22, Y+7	; 0x07
    1d84:	78 85       	ldd	r23, Y+8	; 0x08
    1d86:	89 85       	ldd	r24, Y+9	; 0x09
    1d88:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d8a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d8e:	dc 01       	movw	r26, r24
    1d90:	cb 01       	movw	r24, r22
    1d92:	9e 83       	std	Y+6, r25	; 0x06
    1d94:	8d 83       	std	Y+5, r24	; 0x05
    1d96:	8d 81       	ldd	r24, Y+5	; 0x05
    1d98:	9e 81       	ldd	r25, Y+6	; 0x06
    1d9a:	9a 83       	std	Y+2, r25	; 0x02
    1d9c:	89 83       	std	Y+1, r24	; 0x01
    1d9e:	89 81       	ldd	r24, Y+1	; 0x01
    1da0:	9a 81       	ldd	r25, Y+2	; 0x02
    1da2:	01 97       	sbiw	r24, 0x01	; 1
    1da4:	f1 f7       	brne	.-4      	; 0x1da2 <LCD_WriteCommand+0x1fc>
    1da6:	9a 83       	std	Y+2, r25	; 0x02
    1da8:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(5);
}
    1daa:	6d 96       	adiw	r28, 0x1d	; 29
    1dac:	0f b6       	in	r0, 0x3f	; 63
    1dae:	f8 94       	cli
    1db0:	de bf       	out	0x3e, r29	; 62
    1db2:	0f be       	out	0x3f, r0	; 63
    1db4:	cd bf       	out	0x3d, r28	; 61
    1db6:	cf 91       	pop	r28
    1db8:	df 91       	pop	r29
    1dba:	08 95       	ret

00001dbc <LCD_WriteData>:
void LCD_WriteData(u8 Data)
{
    1dbc:	df 93       	push	r29
    1dbe:	cf 93       	push	r28
    1dc0:	cd b7       	in	r28, 0x3d	; 61
    1dc2:	de b7       	in	r29, 0x3e	; 62
    1dc4:	6d 97       	sbiw	r28, 0x1d	; 29
    1dc6:	0f b6       	in	r0, 0x3f	; 63
    1dc8:	f8 94       	cli
    1dca:	de bf       	out	0x3e, r29	; 62
    1dcc:	0f be       	out	0x3f, r0	; 63
    1dce:	cd bf       	out	0x3d, r28	; 61
    1dd0:	8d 8f       	std	Y+29, r24	; 0x1d
	/* Rs = 0*/
	DIO_SetPinValue(RS,DIO_HIGH);
    1dd2:	81 e0       	ldi	r24, 0x01	; 1
    1dd4:	60 e0       	ldi	r22, 0x00	; 0
    1dd6:	41 e0       	ldi	r20, 0x01	; 1
    1dd8:	0e 94 f1 09 	call	0x13e2	; 0x13e2 <DIO_SetPinValue>
	/* Rw = 0*/

	DIO_SetPortValue(LCD_PORT,Data);
    1ddc:	80 e0       	ldi	r24, 0x00	; 0
    1dde:	6d 8d       	ldd	r22, Y+29	; 0x1d
    1de0:	0e 94 9d 0b 	call	0x173a	; 0x173a <DIO_SetPortValue>
	/*Set Enable */
	DIO_SetPinValue(EN,DIO_HIGH); //EN
    1de4:	81 e0       	ldi	r24, 0x01	; 1
    1de6:	61 e0       	ldi	r22, 0x01	; 1
    1de8:	41 e0       	ldi	r20, 0x01	; 1
    1dea:	0e 94 f1 09 	call	0x13e2	; 0x13e2 <DIO_SetPinValue>
    1dee:	80 e0       	ldi	r24, 0x00	; 0
    1df0:	90 e0       	ldi	r25, 0x00	; 0
    1df2:	a0 e8       	ldi	r26, 0x80	; 128
    1df4:	bf e3       	ldi	r27, 0x3F	; 63
    1df6:	89 8f       	std	Y+25, r24	; 0x19
    1df8:	9a 8f       	std	Y+26, r25	; 0x1a
    1dfa:	ab 8f       	std	Y+27, r26	; 0x1b
    1dfc:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1dfe:	69 8d       	ldd	r22, Y+25	; 0x19
    1e00:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1e02:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1e04:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1e06:	20 e0       	ldi	r18, 0x00	; 0
    1e08:	30 e0       	ldi	r19, 0x00	; 0
    1e0a:	4a ef       	ldi	r20, 0xFA	; 250
    1e0c:	54 e4       	ldi	r21, 0x44	; 68
    1e0e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e12:	dc 01       	movw	r26, r24
    1e14:	cb 01       	movw	r24, r22
    1e16:	8d 8b       	std	Y+21, r24	; 0x15
    1e18:	9e 8b       	std	Y+22, r25	; 0x16
    1e1a:	af 8b       	std	Y+23, r26	; 0x17
    1e1c:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1e1e:	6d 89       	ldd	r22, Y+21	; 0x15
    1e20:	7e 89       	ldd	r23, Y+22	; 0x16
    1e22:	8f 89       	ldd	r24, Y+23	; 0x17
    1e24:	98 8d       	ldd	r25, Y+24	; 0x18
    1e26:	20 e0       	ldi	r18, 0x00	; 0
    1e28:	30 e0       	ldi	r19, 0x00	; 0
    1e2a:	40 e8       	ldi	r20, 0x80	; 128
    1e2c:	5f e3       	ldi	r21, 0x3F	; 63
    1e2e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1e32:	88 23       	and	r24, r24
    1e34:	2c f4       	brge	.+10     	; 0x1e40 <LCD_WriteData+0x84>
		__ticks = 1;
    1e36:	81 e0       	ldi	r24, 0x01	; 1
    1e38:	90 e0       	ldi	r25, 0x00	; 0
    1e3a:	9c 8b       	std	Y+20, r25	; 0x14
    1e3c:	8b 8b       	std	Y+19, r24	; 0x13
    1e3e:	3f c0       	rjmp	.+126    	; 0x1ebe <LCD_WriteData+0x102>
	else if (__tmp > 65535)
    1e40:	6d 89       	ldd	r22, Y+21	; 0x15
    1e42:	7e 89       	ldd	r23, Y+22	; 0x16
    1e44:	8f 89       	ldd	r24, Y+23	; 0x17
    1e46:	98 8d       	ldd	r25, Y+24	; 0x18
    1e48:	20 e0       	ldi	r18, 0x00	; 0
    1e4a:	3f ef       	ldi	r19, 0xFF	; 255
    1e4c:	4f e7       	ldi	r20, 0x7F	; 127
    1e4e:	57 e4       	ldi	r21, 0x47	; 71
    1e50:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1e54:	18 16       	cp	r1, r24
    1e56:	4c f5       	brge	.+82     	; 0x1eaa <LCD_WriteData+0xee>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1e58:	69 8d       	ldd	r22, Y+25	; 0x19
    1e5a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1e5c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1e5e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1e60:	20 e0       	ldi	r18, 0x00	; 0
    1e62:	30 e0       	ldi	r19, 0x00	; 0
    1e64:	40 e2       	ldi	r20, 0x20	; 32
    1e66:	51 e4       	ldi	r21, 0x41	; 65
    1e68:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e6c:	dc 01       	movw	r26, r24
    1e6e:	cb 01       	movw	r24, r22
    1e70:	bc 01       	movw	r22, r24
    1e72:	cd 01       	movw	r24, r26
    1e74:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e78:	dc 01       	movw	r26, r24
    1e7a:	cb 01       	movw	r24, r22
    1e7c:	9c 8b       	std	Y+20, r25	; 0x14
    1e7e:	8b 8b       	std	Y+19, r24	; 0x13
    1e80:	0f c0       	rjmp	.+30     	; 0x1ea0 <LCD_WriteData+0xe4>
    1e82:	88 ec       	ldi	r24, 0xC8	; 200
    1e84:	90 e0       	ldi	r25, 0x00	; 0
    1e86:	9a 8b       	std	Y+18, r25	; 0x12
    1e88:	89 8b       	std	Y+17, r24	; 0x11
    1e8a:	89 89       	ldd	r24, Y+17	; 0x11
    1e8c:	9a 89       	ldd	r25, Y+18	; 0x12
    1e8e:	01 97       	sbiw	r24, 0x01	; 1
    1e90:	f1 f7       	brne	.-4      	; 0x1e8e <LCD_WriteData+0xd2>
    1e92:	9a 8b       	std	Y+18, r25	; 0x12
    1e94:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1e96:	8b 89       	ldd	r24, Y+19	; 0x13
    1e98:	9c 89       	ldd	r25, Y+20	; 0x14
    1e9a:	01 97       	sbiw	r24, 0x01	; 1
    1e9c:	9c 8b       	std	Y+20, r25	; 0x14
    1e9e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1ea0:	8b 89       	ldd	r24, Y+19	; 0x13
    1ea2:	9c 89       	ldd	r25, Y+20	; 0x14
    1ea4:	00 97       	sbiw	r24, 0x00	; 0
    1ea6:	69 f7       	brne	.-38     	; 0x1e82 <LCD_WriteData+0xc6>
    1ea8:	14 c0       	rjmp	.+40     	; 0x1ed2 <LCD_WriteData+0x116>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1eaa:	6d 89       	ldd	r22, Y+21	; 0x15
    1eac:	7e 89       	ldd	r23, Y+22	; 0x16
    1eae:	8f 89       	ldd	r24, Y+23	; 0x17
    1eb0:	98 8d       	ldd	r25, Y+24	; 0x18
    1eb2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1eb6:	dc 01       	movw	r26, r24
    1eb8:	cb 01       	movw	r24, r22
    1eba:	9c 8b       	std	Y+20, r25	; 0x14
    1ebc:	8b 8b       	std	Y+19, r24	; 0x13
    1ebe:	8b 89       	ldd	r24, Y+19	; 0x13
    1ec0:	9c 89       	ldd	r25, Y+20	; 0x14
    1ec2:	98 8b       	std	Y+16, r25	; 0x10
    1ec4:	8f 87       	std	Y+15, r24	; 0x0f
    1ec6:	8f 85       	ldd	r24, Y+15	; 0x0f
    1ec8:	98 89       	ldd	r25, Y+16	; 0x10
    1eca:	01 97       	sbiw	r24, 0x01	; 1
    1ecc:	f1 f7       	brne	.-4      	; 0x1eca <LCD_WriteData+0x10e>
    1ece:	98 8b       	std	Y+16, r25	; 0x10
    1ed0:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	DIO_SetPinValue(EN,DIO_LOW);
    1ed2:	81 e0       	ldi	r24, 0x01	; 1
    1ed4:	61 e0       	ldi	r22, 0x01	; 1
    1ed6:	40 e0       	ldi	r20, 0x00	; 0
    1ed8:	0e 94 f1 09 	call	0x13e2	; 0x13e2 <DIO_SetPinValue>
    1edc:	80 e0       	ldi	r24, 0x00	; 0
    1ede:	90 e0       	ldi	r25, 0x00	; 0
    1ee0:	a0 ea       	ldi	r26, 0xA0	; 160
    1ee2:	b0 e4       	ldi	r27, 0x40	; 64
    1ee4:	8b 87       	std	Y+11, r24	; 0x0b
    1ee6:	9c 87       	std	Y+12, r25	; 0x0c
    1ee8:	ad 87       	std	Y+13, r26	; 0x0d
    1eea:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1eec:	6b 85       	ldd	r22, Y+11	; 0x0b
    1eee:	7c 85       	ldd	r23, Y+12	; 0x0c
    1ef0:	8d 85       	ldd	r24, Y+13	; 0x0d
    1ef2:	9e 85       	ldd	r25, Y+14	; 0x0e
    1ef4:	20 e0       	ldi	r18, 0x00	; 0
    1ef6:	30 e0       	ldi	r19, 0x00	; 0
    1ef8:	4a ef       	ldi	r20, 0xFA	; 250
    1efa:	54 e4       	ldi	r21, 0x44	; 68
    1efc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f00:	dc 01       	movw	r26, r24
    1f02:	cb 01       	movw	r24, r22
    1f04:	8f 83       	std	Y+7, r24	; 0x07
    1f06:	98 87       	std	Y+8, r25	; 0x08
    1f08:	a9 87       	std	Y+9, r26	; 0x09
    1f0a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1f0c:	6f 81       	ldd	r22, Y+7	; 0x07
    1f0e:	78 85       	ldd	r23, Y+8	; 0x08
    1f10:	89 85       	ldd	r24, Y+9	; 0x09
    1f12:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f14:	20 e0       	ldi	r18, 0x00	; 0
    1f16:	30 e0       	ldi	r19, 0x00	; 0
    1f18:	40 e8       	ldi	r20, 0x80	; 128
    1f1a:	5f e3       	ldi	r21, 0x3F	; 63
    1f1c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1f20:	88 23       	and	r24, r24
    1f22:	2c f4       	brge	.+10     	; 0x1f2e <LCD_WriteData+0x172>
		__ticks = 1;
    1f24:	81 e0       	ldi	r24, 0x01	; 1
    1f26:	90 e0       	ldi	r25, 0x00	; 0
    1f28:	9e 83       	std	Y+6, r25	; 0x06
    1f2a:	8d 83       	std	Y+5, r24	; 0x05
    1f2c:	3f c0       	rjmp	.+126    	; 0x1fac <LCD_WriteData+0x1f0>
	else if (__tmp > 65535)
    1f2e:	6f 81       	ldd	r22, Y+7	; 0x07
    1f30:	78 85       	ldd	r23, Y+8	; 0x08
    1f32:	89 85       	ldd	r24, Y+9	; 0x09
    1f34:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f36:	20 e0       	ldi	r18, 0x00	; 0
    1f38:	3f ef       	ldi	r19, 0xFF	; 255
    1f3a:	4f e7       	ldi	r20, 0x7F	; 127
    1f3c:	57 e4       	ldi	r21, 0x47	; 71
    1f3e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1f42:	18 16       	cp	r1, r24
    1f44:	4c f5       	brge	.+82     	; 0x1f98 <LCD_WriteData+0x1dc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1f46:	6b 85       	ldd	r22, Y+11	; 0x0b
    1f48:	7c 85       	ldd	r23, Y+12	; 0x0c
    1f4a:	8d 85       	ldd	r24, Y+13	; 0x0d
    1f4c:	9e 85       	ldd	r25, Y+14	; 0x0e
    1f4e:	20 e0       	ldi	r18, 0x00	; 0
    1f50:	30 e0       	ldi	r19, 0x00	; 0
    1f52:	40 e2       	ldi	r20, 0x20	; 32
    1f54:	51 e4       	ldi	r21, 0x41	; 65
    1f56:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f5a:	dc 01       	movw	r26, r24
    1f5c:	cb 01       	movw	r24, r22
    1f5e:	bc 01       	movw	r22, r24
    1f60:	cd 01       	movw	r24, r26
    1f62:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f66:	dc 01       	movw	r26, r24
    1f68:	cb 01       	movw	r24, r22
    1f6a:	9e 83       	std	Y+6, r25	; 0x06
    1f6c:	8d 83       	std	Y+5, r24	; 0x05
    1f6e:	0f c0       	rjmp	.+30     	; 0x1f8e <LCD_WriteData+0x1d2>
    1f70:	88 ec       	ldi	r24, 0xC8	; 200
    1f72:	90 e0       	ldi	r25, 0x00	; 0
    1f74:	9c 83       	std	Y+4, r25	; 0x04
    1f76:	8b 83       	std	Y+3, r24	; 0x03
    1f78:	8b 81       	ldd	r24, Y+3	; 0x03
    1f7a:	9c 81       	ldd	r25, Y+4	; 0x04
    1f7c:	01 97       	sbiw	r24, 0x01	; 1
    1f7e:	f1 f7       	brne	.-4      	; 0x1f7c <LCD_WriteData+0x1c0>
    1f80:	9c 83       	std	Y+4, r25	; 0x04
    1f82:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1f84:	8d 81       	ldd	r24, Y+5	; 0x05
    1f86:	9e 81       	ldd	r25, Y+6	; 0x06
    1f88:	01 97       	sbiw	r24, 0x01	; 1
    1f8a:	9e 83       	std	Y+6, r25	; 0x06
    1f8c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1f8e:	8d 81       	ldd	r24, Y+5	; 0x05
    1f90:	9e 81       	ldd	r25, Y+6	; 0x06
    1f92:	00 97       	sbiw	r24, 0x00	; 0
    1f94:	69 f7       	brne	.-38     	; 0x1f70 <LCD_WriteData+0x1b4>
    1f96:	14 c0       	rjmp	.+40     	; 0x1fc0 <LCD_WriteData+0x204>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1f98:	6f 81       	ldd	r22, Y+7	; 0x07
    1f9a:	78 85       	ldd	r23, Y+8	; 0x08
    1f9c:	89 85       	ldd	r24, Y+9	; 0x09
    1f9e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1fa0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1fa4:	dc 01       	movw	r26, r24
    1fa6:	cb 01       	movw	r24, r22
    1fa8:	9e 83       	std	Y+6, r25	; 0x06
    1faa:	8d 83       	std	Y+5, r24	; 0x05
    1fac:	8d 81       	ldd	r24, Y+5	; 0x05
    1fae:	9e 81       	ldd	r25, Y+6	; 0x06
    1fb0:	9a 83       	std	Y+2, r25	; 0x02
    1fb2:	89 83       	std	Y+1, r24	; 0x01
    1fb4:	89 81       	ldd	r24, Y+1	; 0x01
    1fb6:	9a 81       	ldd	r25, Y+2	; 0x02
    1fb8:	01 97       	sbiw	r24, 0x01	; 1
    1fba:	f1 f7       	brne	.-4      	; 0x1fb8 <LCD_WriteData+0x1fc>
    1fbc:	9a 83       	std	Y+2, r25	; 0x02
    1fbe:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(5);
}
    1fc0:	6d 96       	adiw	r28, 0x1d	; 29
    1fc2:	0f b6       	in	r0, 0x3f	; 63
    1fc4:	f8 94       	cli
    1fc6:	de bf       	out	0x3e, r29	; 62
    1fc8:	0f be       	out	0x3f, r0	; 63
    1fca:	cd bf       	out	0x3d, r28	; 61
    1fcc:	cf 91       	pop	r28
    1fce:	df 91       	pop	r29
    1fd0:	08 95       	ret

00001fd2 <LCD_WriteString>:




void LCD_WriteString(char *Ptr)
{
    1fd2:	df 93       	push	r29
    1fd4:	cf 93       	push	r28
    1fd6:	00 d0       	rcall	.+0      	; 0x1fd8 <LCD_WriteString+0x6>
    1fd8:	0f 92       	push	r0
    1fda:	cd b7       	in	r28, 0x3d	; 61
    1fdc:	de b7       	in	r29, 0x3e	; 62
    1fde:	9b 83       	std	Y+3, r25	; 0x03
    1fe0:	8a 83       	std	Y+2, r24	; 0x02
	u8 i = 0;
    1fe2:	19 82       	std	Y+1, r1	; 0x01
    1fe4:	0e c0       	rjmp	.+28     	; 0x2002 <LCD_WriteString+0x30>
	while(Ptr[i] != '\0')
	{
		LCD_WriteData(Ptr[i]);
    1fe6:	89 81       	ldd	r24, Y+1	; 0x01
    1fe8:	28 2f       	mov	r18, r24
    1fea:	30 e0       	ldi	r19, 0x00	; 0
    1fec:	8a 81       	ldd	r24, Y+2	; 0x02
    1fee:	9b 81       	ldd	r25, Y+3	; 0x03
    1ff0:	fc 01       	movw	r30, r24
    1ff2:	e2 0f       	add	r30, r18
    1ff4:	f3 1f       	adc	r31, r19
    1ff6:	80 81       	ld	r24, Z
    1ff8:	0e 94 de 0e 	call	0x1dbc	; 0x1dbc <LCD_WriteData>
		i++;
    1ffc:	89 81       	ldd	r24, Y+1	; 0x01
    1ffe:	8f 5f       	subi	r24, 0xFF	; 255
    2000:	89 83       	std	Y+1, r24	; 0x01


void LCD_WriteString(char *Ptr)
{
	u8 i = 0;
	while(Ptr[i] != '\0')
    2002:	89 81       	ldd	r24, Y+1	; 0x01
    2004:	28 2f       	mov	r18, r24
    2006:	30 e0       	ldi	r19, 0x00	; 0
    2008:	8a 81       	ldd	r24, Y+2	; 0x02
    200a:	9b 81       	ldd	r25, Y+3	; 0x03
    200c:	fc 01       	movw	r30, r24
    200e:	e2 0f       	add	r30, r18
    2010:	f3 1f       	adc	r31, r19
    2012:	80 81       	ld	r24, Z
    2014:	88 23       	and	r24, r24
    2016:	39 f7       	brne	.-50     	; 0x1fe6 <LCD_WriteString+0x14>
	{
		LCD_WriteData(Ptr[i]);
		i++;
	}
}
    2018:	0f 90       	pop	r0
    201a:	0f 90       	pop	r0
    201c:	0f 90       	pop	r0
    201e:	cf 91       	pop	r28
    2020:	df 91       	pop	r29
    2022:	08 95       	ret

00002024 <LCD_GoToXY>:




void LCD_GoToXY(u8 X_Pos , u8 Y_Pos)
{
    2024:	df 93       	push	r29
    2026:	cf 93       	push	r28
    2028:	00 d0       	rcall	.+0      	; 0x202a <LCD_GoToXY+0x6>
    202a:	0f 92       	push	r0
    202c:	cd b7       	in	r28, 0x3d	; 61
    202e:	de b7       	in	r29, 0x3e	; 62
    2030:	8a 83       	std	Y+2, r24	; 0x02
    2032:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_Adress;

	if (X_Pos==0)
    2034:	8a 81       	ldd	r24, Y+2	; 0x02
    2036:	88 23       	and	r24, r24
    2038:	19 f4       	brne	.+6      	; 0x2040 <LCD_GoToXY+0x1c>
	{
		Local_Adress=Y_Pos;
    203a:	8b 81       	ldd	r24, Y+3	; 0x03
    203c:	89 83       	std	Y+1, r24	; 0x01
    203e:	06 c0       	rjmp	.+12     	; 0x204c <LCD_GoToXY+0x28>

	}

	else if (X_Pos==1)
    2040:	8a 81       	ldd	r24, Y+2	; 0x02
    2042:	81 30       	cpi	r24, 0x01	; 1
    2044:	19 f4       	brne	.+6      	; 0x204c <LCD_GoToXY+0x28>
	{
		Local_Adress = Y_Pos+ 0x40 ;
    2046:	8b 81       	ldd	r24, Y+3	; 0x03
    2048:	80 5c       	subi	r24, 0xC0	; 192
    204a:	89 83       	std	Y+1, r24	; 0x01
	}

	/* set the calculated address into DDRAM */
	LCD_WriteCommand(Local_Adress+128);
    204c:	89 81       	ldd	r24, Y+1	; 0x01
    204e:	80 58       	subi	r24, 0x80	; 128
    2050:	0e 94 d3 0d 	call	0x1ba6	; 0x1ba6 <LCD_WriteCommand>


}
    2054:	0f 90       	pop	r0
    2056:	0f 90       	pop	r0
    2058:	0f 90       	pop	r0
    205a:	cf 91       	pop	r28
    205c:	df 91       	pop	r29
    205e:	08 95       	ret

00002060 <LCD_voidDisplayIntegar>:


void LCD_voidDisplayIntegar(u32 COPY_u32Number)
{
    2060:	df 93       	push	r29
    2062:	cf 93       	push	r28
    2064:	cd b7       	in	r28, 0x3d	; 61
    2066:	de b7       	in	r29, 0x3e	; 62
    2068:	64 97       	sbiw	r28, 0x14	; 20
    206a:	0f b6       	in	r0, 0x3f	; 63
    206c:	f8 94       	cli
    206e:	de bf       	out	0x3e, r29	; 62
    2070:	0f be       	out	0x3f, r0	; 63
    2072:	cd bf       	out	0x3d, r28	; 61
    2074:	69 8b       	std	Y+17, r22	; 0x11
    2076:	7a 8b       	std	Y+18, r23	; 0x12
    2078:	8b 8b       	std	Y+19, r24	; 0x13
    207a:	9c 8b       	std	Y+20, r25	; 0x14
	u8 LOCAL_u8Num[10]={0};
    207c:	8a e0       	ldi	r24, 0x0A	; 10
    207e:	fe 01       	movw	r30, r28
    2080:	37 96       	adiw	r30, 0x07	; 7
    2082:	df 01       	movw	r26, r30
    2084:	98 2f       	mov	r25, r24
    2086:	1d 92       	st	X+, r1
    2088:	9a 95       	dec	r25
    208a:	e9 f7       	brne	.-6      	; 0x2086 <LCD_voidDisplayIntegar+0x26>
	s16 i=0;
    208c:	1e 82       	std	Y+6, r1	; 0x06
    208e:	1d 82       	std	Y+5, r1	; 0x05
	u32 LOCAL_u32Remainder;
	if(COPY_u32Number==0)
    2090:	89 89       	ldd	r24, Y+17	; 0x11
    2092:	9a 89       	ldd	r25, Y+18	; 0x12
    2094:	ab 89       	ldd	r26, Y+19	; 0x13
    2096:	bc 89       	ldd	r27, Y+20	; 0x14
    2098:	00 97       	sbiw	r24, 0x00	; 0
    209a:	a1 05       	cpc	r26, r1
    209c:	b1 05       	cpc	r27, r1
    209e:	19 f4       	brne	.+6      	; 0x20a6 <LCD_voidDisplayIntegar+0x46>
	{
		LCD_WriteData('0');
    20a0:	80 e3       	ldi	r24, 0x30	; 48
    20a2:	0e 94 de 0e 	call	0x1dbc	; 0x1dbc <LCD_WriteData>
	}

	if(COPY_u32Number>0)
    20a6:	89 89       	ldd	r24, Y+17	; 0x11
    20a8:	9a 89       	ldd	r25, Y+18	; 0x12
    20aa:	ab 89       	ldd	r26, Y+19	; 0x13
    20ac:	bc 89       	ldd	r27, Y+20	; 0x14
    20ae:	00 97       	sbiw	r24, 0x00	; 0
    20b0:	a1 05       	cpc	r26, r1
    20b2:	b1 05       	cpc	r27, r1
    20b4:	09 f4       	brne	.+2      	; 0x20b8 <LCD_voidDisplayIntegar+0x58>
    20b6:	55 c0       	rjmp	.+170    	; 0x2162 <LCD_voidDisplayIntegar+0x102>
    20b8:	32 c0       	rjmp	.+100    	; 0x211e <LCD_voidDisplayIntegar+0xbe>
	{
		while(COPY_u32Number!=0)
		{
			LOCAL_u32Remainder=COPY_u32Number%10;
    20ba:	89 89       	ldd	r24, Y+17	; 0x11
    20bc:	9a 89       	ldd	r25, Y+18	; 0x12
    20be:	ab 89       	ldd	r26, Y+19	; 0x13
    20c0:	bc 89       	ldd	r27, Y+20	; 0x14
    20c2:	2a e0       	ldi	r18, 0x0A	; 10
    20c4:	30 e0       	ldi	r19, 0x00	; 0
    20c6:	40 e0       	ldi	r20, 0x00	; 0
    20c8:	50 e0       	ldi	r21, 0x00	; 0
    20ca:	bc 01       	movw	r22, r24
    20cc:	cd 01       	movw	r24, r26
    20ce:	0e 94 41 13 	call	0x2682	; 0x2682 <__udivmodsi4>
    20d2:	dc 01       	movw	r26, r24
    20d4:	cb 01       	movw	r24, r22
    20d6:	89 83       	std	Y+1, r24	; 0x01
    20d8:	9a 83       	std	Y+2, r25	; 0x02
    20da:	ab 83       	std	Y+3, r26	; 0x03
    20dc:	bc 83       	std	Y+4, r27	; 0x04
			LOCAL_u8Num[i]=LOCAL_u32Remainder;
    20de:	2d 81       	ldd	r18, Y+5	; 0x05
    20e0:	3e 81       	ldd	r19, Y+6	; 0x06
    20e2:	49 81       	ldd	r20, Y+1	; 0x01
    20e4:	ce 01       	movw	r24, r28
    20e6:	07 96       	adiw	r24, 0x07	; 7
    20e8:	fc 01       	movw	r30, r24
    20ea:	e2 0f       	add	r30, r18
    20ec:	f3 1f       	adc	r31, r19
    20ee:	40 83       	st	Z, r20
			COPY_u32Number=COPY_u32Number/10;
    20f0:	89 89       	ldd	r24, Y+17	; 0x11
    20f2:	9a 89       	ldd	r25, Y+18	; 0x12
    20f4:	ab 89       	ldd	r26, Y+19	; 0x13
    20f6:	bc 89       	ldd	r27, Y+20	; 0x14
    20f8:	2a e0       	ldi	r18, 0x0A	; 10
    20fa:	30 e0       	ldi	r19, 0x00	; 0
    20fc:	40 e0       	ldi	r20, 0x00	; 0
    20fe:	50 e0       	ldi	r21, 0x00	; 0
    2100:	bc 01       	movw	r22, r24
    2102:	cd 01       	movw	r24, r26
    2104:	0e 94 41 13 	call	0x2682	; 0x2682 <__udivmodsi4>
    2108:	da 01       	movw	r26, r20
    210a:	c9 01       	movw	r24, r18
    210c:	89 8b       	std	Y+17, r24	; 0x11
    210e:	9a 8b       	std	Y+18, r25	; 0x12
    2110:	ab 8b       	std	Y+19, r26	; 0x13
    2112:	bc 8b       	std	Y+20, r27	; 0x14
			i++;
    2114:	8d 81       	ldd	r24, Y+5	; 0x05
    2116:	9e 81       	ldd	r25, Y+6	; 0x06
    2118:	01 96       	adiw	r24, 0x01	; 1
    211a:	9e 83       	std	Y+6, r25	; 0x06
    211c:	8d 83       	std	Y+5, r24	; 0x05
		LCD_WriteData('0');
	}

	if(COPY_u32Number>0)
	{
		while(COPY_u32Number!=0)
    211e:	89 89       	ldd	r24, Y+17	; 0x11
    2120:	9a 89       	ldd	r25, Y+18	; 0x12
    2122:	ab 89       	ldd	r26, Y+19	; 0x13
    2124:	bc 89       	ldd	r27, Y+20	; 0x14
    2126:	00 97       	sbiw	r24, 0x00	; 0
    2128:	a1 05       	cpc	r26, r1
    212a:	b1 05       	cpc	r27, r1
    212c:	31 f6       	brne	.-116    	; 0x20ba <LCD_voidDisplayIntegar+0x5a>
			LOCAL_u32Remainder=COPY_u32Number%10;
			LOCAL_u8Num[i]=LOCAL_u32Remainder;
			COPY_u32Number=COPY_u32Number/10;
			i++;
		}
        i--;
    212e:	8d 81       	ldd	r24, Y+5	; 0x05
    2130:	9e 81       	ldd	r25, Y+6	; 0x06
    2132:	01 97       	sbiw	r24, 0x01	; 1
    2134:	9e 83       	std	Y+6, r25	; 0x06
    2136:	8d 83       	std	Y+5, r24	; 0x05
    2138:	10 c0       	rjmp	.+32     	; 0x215a <LCD_voidDisplayIntegar+0xfa>
		while(i>=0)
		{
			LCD_WriteData(LOCAL_u8Num[i]+48);
    213a:	2d 81       	ldd	r18, Y+5	; 0x05
    213c:	3e 81       	ldd	r19, Y+6	; 0x06
    213e:	ce 01       	movw	r24, r28
    2140:	07 96       	adiw	r24, 0x07	; 7
    2142:	fc 01       	movw	r30, r24
    2144:	e2 0f       	add	r30, r18
    2146:	f3 1f       	adc	r31, r19
    2148:	80 81       	ld	r24, Z
    214a:	80 5d       	subi	r24, 0xD0	; 208
    214c:	0e 94 de 0e 	call	0x1dbc	; 0x1dbc <LCD_WriteData>
			i--;
    2150:	8d 81       	ldd	r24, Y+5	; 0x05
    2152:	9e 81       	ldd	r25, Y+6	; 0x06
    2154:	01 97       	sbiw	r24, 0x01	; 1
    2156:	9e 83       	std	Y+6, r25	; 0x06
    2158:	8d 83       	std	Y+5, r24	; 0x05
			LOCAL_u8Num[i]=LOCAL_u32Remainder;
			COPY_u32Number=COPY_u32Number/10;
			i++;
		}
        i--;
		while(i>=0)
    215a:	8d 81       	ldd	r24, Y+5	; 0x05
    215c:	9e 81       	ldd	r25, Y+6	; 0x06
    215e:	99 23       	and	r25, r25
    2160:	64 f7       	brge	.-40     	; 0x213a <LCD_voidDisplayIntegar+0xda>
		{
			LCD_WriteData(LOCAL_u8Num[i]+48);
			i--;
		}
	}
}
    2162:	64 96       	adiw	r28, 0x14	; 20
    2164:	0f b6       	in	r0, 0x3f	; 63
    2166:	f8 94       	cli
    2168:	de bf       	out	0x3e, r29	; 62
    216a:	0f be       	out	0x3f, r0	; 63
    216c:	cd bf       	out	0x3d, r28	; 61
    216e:	cf 91       	pop	r28
    2170:	df 91       	pop	r29
    2172:	08 95       	ret

00002174 <LCD_voidDisplaySpecialChar>:


void LCD_voidDisplaySpecialChar(u8* Ptr_u8PtrChar,u8 CGRam_index,u8 Copy_u8RowNum,u8 Copy_u8ColNum)
{
    2174:	df 93       	push	r29
    2176:	cf 93       	push	r28
    2178:	cd b7       	in	r28, 0x3d	; 61
    217a:	de b7       	in	r29, 0x3e	; 62
    217c:	27 97       	sbiw	r28, 0x07	; 7
    217e:	0f b6       	in	r0, 0x3f	; 63
    2180:	f8 94       	cli
    2182:	de bf       	out	0x3e, r29	; 62
    2184:	0f be       	out	0x3f, r0	; 63
    2186:	cd bf       	out	0x3d, r28	; 61
    2188:	9c 83       	std	Y+4, r25	; 0x04
    218a:	8b 83       	std	Y+3, r24	; 0x03
    218c:	6d 83       	std	Y+5, r22	; 0x05
    218e:	4e 83       	std	Y+6, r20	; 0x06
    2190:	2f 83       	std	Y+7, r18	; 0x07
	LCD_GoToXY( Copy_u8RowNum, Copy_u8ColNum);
    2192:	8e 81       	ldd	r24, Y+6	; 0x06
    2194:	6f 81       	ldd	r22, Y+7	; 0x07
    2196:	0e 94 12 10 	call	0x2024	; 0x2024 <LCD_GoToXY>
	LCD_WriteData(CGRam_index);
    219a:	8d 81       	ldd	r24, Y+5	; 0x05
    219c:	0e 94 de 0e 	call	0x1dbc	; 0x1dbc <LCD_WriteData>
	u8 Local_u8address;
	u8 Local_u8Index;
	if (CGRam_index < 8)
    21a0:	8d 81       	ldd	r24, Y+5	; 0x05
    21a2:	88 30       	cpi	r24, 0x08	; 8
    21a4:	18 f5       	brcc	.+70     	; 0x21ec <LCD_voidDisplaySpecialChar+0x78>
	{
		Local_u8address= CGRam_index * 8;
    21a6:	8d 81       	ldd	r24, Y+5	; 0x05
    21a8:	88 2f       	mov	r24, r24
    21aa:	90 e0       	ldi	r25, 0x00	; 0
    21ac:	88 0f       	add	r24, r24
    21ae:	99 1f       	adc	r25, r25
    21b0:	88 0f       	add	r24, r24
    21b2:	99 1f       	adc	r25, r25
    21b4:	88 0f       	add	r24, r24
    21b6:	99 1f       	adc	r25, r25
    21b8:	8a 83       	std	Y+2, r24	; 0x02
		Local_u8address=SET_BIT(Local_u8address,6);
    21ba:	8a 81       	ldd	r24, Y+2	; 0x02
    21bc:	80 64       	ori	r24, 0x40	; 64
    21be:	8a 83       	std	Y+2, r24	; 0x02
		LCD_WriteCommand(Local_u8address);
    21c0:	8a 81       	ldd	r24, Y+2	; 0x02
    21c2:	0e 94 d3 0d 	call	0x1ba6	; 0x1ba6 <LCD_WriteCommand>
		for(Local_u8Index = 0;Local_u8Index < 8;Local_u8Index++)
    21c6:	19 82       	std	Y+1, r1	; 0x01
    21c8:	0e c0       	rjmp	.+28     	; 0x21e6 <LCD_voidDisplaySpecialChar+0x72>
		{
			LCD_WriteData(Ptr_u8PtrChar[Local_u8Index]);
    21ca:	89 81       	ldd	r24, Y+1	; 0x01
    21cc:	28 2f       	mov	r18, r24
    21ce:	30 e0       	ldi	r19, 0x00	; 0
    21d0:	8b 81       	ldd	r24, Y+3	; 0x03
    21d2:	9c 81       	ldd	r25, Y+4	; 0x04
    21d4:	fc 01       	movw	r30, r24
    21d6:	e2 0f       	add	r30, r18
    21d8:	f3 1f       	adc	r31, r19
    21da:	80 81       	ld	r24, Z
    21dc:	0e 94 de 0e 	call	0x1dbc	; 0x1dbc <LCD_WriteData>
	if (CGRam_index < 8)
	{
		Local_u8address= CGRam_index * 8;
		Local_u8address=SET_BIT(Local_u8address,6);
		LCD_WriteCommand(Local_u8address);
		for(Local_u8Index = 0;Local_u8Index < 8;Local_u8Index++)
    21e0:	89 81       	ldd	r24, Y+1	; 0x01
    21e2:	8f 5f       	subi	r24, 0xFF	; 255
    21e4:	89 83       	std	Y+1, r24	; 0x01
    21e6:	89 81       	ldd	r24, Y+1	; 0x01
    21e8:	88 30       	cpi	r24, 0x08	; 8
    21ea:	78 f3       	brcs	.-34     	; 0x21ca <LCD_voidDisplaySpecialChar+0x56>
		{
			LCD_WriteData(Ptr_u8PtrChar[Local_u8Index]);
		}
	}
	LCD_WriteCommand(0x02);
    21ec:	82 e0       	ldi	r24, 0x02	; 2
    21ee:	0e 94 d3 0d 	call	0x1ba6	; 0x1ba6 <LCD_WriteCommand>

}
    21f2:	27 96       	adiw	r28, 0x07	; 7
    21f4:	0f b6       	in	r0, 0x3f	; 63
    21f6:	f8 94       	cli
    21f8:	de bf       	out	0x3e, r29	; 62
    21fa:	0f be       	out	0x3f, r0	; 63
    21fc:	cd bf       	out	0x3d, r28	; 61
    21fe:	cf 91       	pop	r28
    2200:	df 91       	pop	r29
    2202:	08 95       	ret

00002204 <KPD_Init>:
#include "KPD_CONFIG.h"
#include "KPD_INTERFACE.h"


void KPD_Init()
{
    2204:	df 93       	push	r29
    2206:	cf 93       	push	r28
    2208:	cd b7       	in	r28, 0x3d	; 61
    220a:	de b7       	in	r29, 0x3e	; 62
			DIO_SetPinDirection(KPD_PORT,KPD_COULMN0_PIN,DIO_OUTPUT);
    220c:	83 e0       	ldi	r24, 0x03	; 3
    220e:	60 e0       	ldi	r22, 0x00	; 0
    2210:	41 e0       	ldi	r20, 0x01	; 1
    2212:	0e 94 ff 08 	call	0x11fe	; 0x11fe <DIO_SetPinDirection>
			DIO_SetPinDirection(KPD_PORT,KPD_COULMN1_PIN,DIO_OUTPUT);
    2216:	83 e0       	ldi	r24, 0x03	; 3
    2218:	61 e0       	ldi	r22, 0x01	; 1
    221a:	41 e0       	ldi	r20, 0x01	; 1
    221c:	0e 94 ff 08 	call	0x11fe	; 0x11fe <DIO_SetPinDirection>
			DIO_SetPinDirection(KPD_PORT,KPD_COULMN2_PIN,DIO_OUTPUT);
    2220:	83 e0       	ldi	r24, 0x03	; 3
    2222:	62 e0       	ldi	r22, 0x02	; 2
    2224:	41 e0       	ldi	r20, 0x01	; 1
    2226:	0e 94 ff 08 	call	0x11fe	; 0x11fe <DIO_SetPinDirection>
			DIO_SetPinDirection(KPD_PORT,KPD_COULMN3_PIN,DIO_OUTPUT);
    222a:	83 e0       	ldi	r24, 0x03	; 3
    222c:	63 e0       	ldi	r22, 0x03	; 3
    222e:	41 e0       	ldi	r20, 0x01	; 1
    2230:	0e 94 ff 08 	call	0x11fe	; 0x11fe <DIO_SetPinDirection>

			DIO_SetPinDirection(KPD_PORT,KPD_ROW0_PIN,DIO_INPUT);
    2234:	83 e0       	ldi	r24, 0x03	; 3
    2236:	64 e0       	ldi	r22, 0x04	; 4
    2238:	40 e0       	ldi	r20, 0x00	; 0
    223a:	0e 94 ff 08 	call	0x11fe	; 0x11fe <DIO_SetPinDirection>
			DIO_SetPinDirection(KPD_PORT,KPD_ROW1_PIN,DIO_INPUT);
    223e:	83 e0       	ldi	r24, 0x03	; 3
    2240:	65 e0       	ldi	r22, 0x05	; 5
    2242:	40 e0       	ldi	r20, 0x00	; 0
    2244:	0e 94 ff 08 	call	0x11fe	; 0x11fe <DIO_SetPinDirection>
			DIO_SetPinDirection(KPD_PORT,KPD_ROW2_PIN,DIO_INPUT);
    2248:	83 e0       	ldi	r24, 0x03	; 3
    224a:	66 e0       	ldi	r22, 0x06	; 6
    224c:	40 e0       	ldi	r20, 0x00	; 0
    224e:	0e 94 ff 08 	call	0x11fe	; 0x11fe <DIO_SetPinDirection>
			DIO_SetPinDirection(KPD_PORT,KPD_ROW3_PIN,DIO_INPUT);
    2252:	83 e0       	ldi	r24, 0x03	; 3
    2254:	67 e0       	ldi	r22, 0x07	; 7
    2256:	40 e0       	ldi	r20, 0x00	; 0
    2258:	0e 94 ff 08 	call	0x11fe	; 0x11fe <DIO_SetPinDirection>
			//DIO_SetPortValue(KPD_PORT,0b00001111);
			DIO_SetPortValue(KPD_PORT,0xff);
    225c:	83 e0       	ldi	r24, 0x03	; 3
    225e:	6f ef       	ldi	r22, 0xFF	; 255
    2260:	0e 94 9d 0b 	call	0x173a	; 0x173a <DIO_SetPortValue>
}
    2264:	cf 91       	pop	r28
    2266:	df 91       	pop	r29
    2268:	08 95       	ret

0000226a <KPD_u8GetPressedKye>:

u8 KPD_u8GetPressedKye(void)
{
    226a:	df 93       	push	r29
    226c:	cf 93       	push	r28
    226e:	cd b7       	in	r28, 0x3d	; 61
    2270:	de b7       	in	r29, 0x3e	; 62
    2272:	a1 97       	sbiw	r28, 0x21	; 33
    2274:	0f b6       	in	r0, 0x3f	; 63
    2276:	f8 94       	cli
    2278:	de bf       	out	0x3e, r29	; 62
    227a:	0f be       	out	0x3f, r0	; 63
    227c:	cd bf       	out	0x3d, r28	; 61

	/*Indication for the pressed key value*/
	u8 Local_u8PressedKey=KPD_NO_PRESSED_KEY;
    227e:	8f ef       	ldi	r24, 0xFF	; 255
    2280:	8b 83       	std	Y+3, r24	; 0x03

	u8 Local_u8CoulmnArr[COULMN_NUM]={KPD_COULMN0_PIN,KPD_COULMN1_PIN,KPD_COULMN2_PIN,KPD_COULMN3_PIN};
    2282:	1c 82       	std	Y+4, r1	; 0x04
    2284:	81 e0       	ldi	r24, 0x01	; 1
    2286:	8d 83       	std	Y+5, r24	; 0x05
    2288:	82 e0       	ldi	r24, 0x02	; 2
    228a:	8e 83       	std	Y+6, r24	; 0x06
    228c:	83 e0       	ldi	r24, 0x03	; 3
    228e:	8f 83       	std	Y+7, r24	; 0x07
	u8 Local_u8RowArr[COULMN_NUM]={KPD_ROW0_PIN,KPD_ROW1_PIN,KPD_ROW2_PIN,KPD_ROW3_PIN};
    2290:	84 e0       	ldi	r24, 0x04	; 4
    2292:	88 87       	std	Y+8, r24	; 0x08
    2294:	85 e0       	ldi	r24, 0x05	; 5
    2296:	89 87       	std	Y+9, r24	; 0x09
    2298:	86 e0       	ldi	r24, 0x06	; 6
    229a:	8a 87       	std	Y+10, r24	; 0x0a
    229c:	87 e0       	ldi	r24, 0x07	; 7
    229e:	8b 87       	std	Y+11, r24	; 0x0b

	/*Array of values of key pad*/
	u8 Local_u8KPDArr[ROW_NUM][COULMN_NUM]= KPD_ARR_VAL;
    22a0:	ce 01       	movw	r24, r28
    22a2:	0c 96       	adiw	r24, 0x0c	; 12
    22a4:	9e 8f       	std	Y+30, r25	; 0x1e
    22a6:	8d 8f       	std	Y+29, r24	; 0x1d
    22a8:	ea e8       	ldi	r30, 0x8A	; 138
    22aa:	f0 e0       	ldi	r31, 0x00	; 0
    22ac:	f8 a3       	std	Y+32, r31	; 0x20
    22ae:	ef 8f       	std	Y+31, r30	; 0x1f
    22b0:	f0 e1       	ldi	r31, 0x10	; 16
    22b2:	f9 a3       	std	Y+33, r31	; 0x21
    22b4:	ef 8d       	ldd	r30, Y+31	; 0x1f
    22b6:	f8 a1       	ldd	r31, Y+32	; 0x20
    22b8:	00 80       	ld	r0, Z
    22ba:	8f 8d       	ldd	r24, Y+31	; 0x1f
    22bc:	98 a1       	ldd	r25, Y+32	; 0x20
    22be:	01 96       	adiw	r24, 0x01	; 1
    22c0:	98 a3       	std	Y+32, r25	; 0x20
    22c2:	8f 8f       	std	Y+31, r24	; 0x1f
    22c4:	ed 8d       	ldd	r30, Y+29	; 0x1d
    22c6:	fe 8d       	ldd	r31, Y+30	; 0x1e
    22c8:	00 82       	st	Z, r0
    22ca:	8d 8d       	ldd	r24, Y+29	; 0x1d
    22cc:	9e 8d       	ldd	r25, Y+30	; 0x1e
    22ce:	01 96       	adiw	r24, 0x01	; 1
    22d0:	9e 8f       	std	Y+30, r25	; 0x1e
    22d2:	8d 8f       	std	Y+29, r24	; 0x1d
    22d4:	99 a1       	ldd	r25, Y+33	; 0x21
    22d6:	91 50       	subi	r25, 0x01	; 1
    22d8:	99 a3       	std	Y+33, r25	; 0x21
    22da:	e9 a1       	ldd	r30, Y+33	; 0x21
    22dc:	ee 23       	and	r30, r30
    22de:	51 f7       	brne	.-44     	; 0x22b4 <KPD_u8GetPressedKye+0x4a>

	u8 Local_u8ColumnIndex,Local_u8RowIndex;

	for(Local_u8ColumnIndex=0;Local_u8ColumnIndex < COULMN_NUM; Local_u8ColumnIndex++)
    22e0:	1a 82       	std	Y+2, r1	; 0x02
    22e2:	72 c0       	rjmp	.+228    	; 0x23c8 <KPD_u8GetPressedKye+0x15e>
	{

		DIO_SetPinValue(KPD_PORT,Local_u8CoulmnArr[Local_u8ColumnIndex],DIO_LOW);
    22e4:	8a 81       	ldd	r24, Y+2	; 0x02
    22e6:	28 2f       	mov	r18, r24
    22e8:	30 e0       	ldi	r19, 0x00	; 0
    22ea:	ce 01       	movw	r24, r28
    22ec:	04 96       	adiw	r24, 0x04	; 4
    22ee:	fc 01       	movw	r30, r24
    22f0:	e2 0f       	add	r30, r18
    22f2:	f3 1f       	adc	r31, r19
    22f4:	90 81       	ld	r25, Z
    22f6:	83 e0       	ldi	r24, 0x03	; 3
    22f8:	69 2f       	mov	r22, r25
    22fa:	40 e0       	ldi	r20, 0x00	; 0
    22fc:	0e 94 f1 09 	call	0x13e2	; 0x13e2 <DIO_SetPinValue>

		for(Local_u8RowIndex=0;Local_u8RowIndex<ROW_NUM;Local_u8RowIndex++)
    2300:	19 82       	std	Y+1, r1	; 0x01
    2302:	4d c0       	rjmp	.+154    	; 0x239e <KPD_u8GetPressedKye+0x134>
		{
			if(DIO_GetPinValue(KPD_PORT,Local_u8RowArr[Local_u8RowIndex])==DIO_LOW)
    2304:	89 81       	ldd	r24, Y+1	; 0x01
    2306:	28 2f       	mov	r18, r24
    2308:	30 e0       	ldi	r19, 0x00	; 0
    230a:	ce 01       	movw	r24, r28
    230c:	08 96       	adiw	r24, 0x08	; 8
    230e:	fc 01       	movw	r30, r24
    2310:	e2 0f       	add	r30, r18
    2312:	f3 1f       	adc	r31, r19
    2314:	90 81       	ld	r25, Z
    2316:	83 e0       	ldi	r24, 0x03	; 3
    2318:	69 2f       	mov	r22, r25
    231a:	0e 94 e3 0a 	call	0x15c6	; 0x15c6 <DIO_GetPinValue>
    231e:	88 23       	and	r24, r24
    2320:	d9 f5       	brne	.+118    	; 0x2398 <KPD_u8GetPressedKye+0x12e>
			{
				Local_u8PressedKey=Local_u8KPDArr[Local_u8RowIndex][Local_u8ColumnIndex];
    2322:	89 81       	ldd	r24, Y+1	; 0x01
    2324:	28 2f       	mov	r18, r24
    2326:	30 e0       	ldi	r19, 0x00	; 0
    2328:	8a 81       	ldd	r24, Y+2	; 0x02
    232a:	48 2f       	mov	r20, r24
    232c:	50 e0       	ldi	r21, 0x00	; 0
    232e:	22 0f       	add	r18, r18
    2330:	33 1f       	adc	r19, r19
    2332:	22 0f       	add	r18, r18
    2334:	33 1f       	adc	r19, r19
    2336:	ce 01       	movw	r24, r28
    2338:	01 96       	adiw	r24, 0x01	; 1
    233a:	82 0f       	add	r24, r18
    233c:	93 1f       	adc	r25, r19
    233e:	84 0f       	add	r24, r20
    2340:	95 1f       	adc	r25, r21
    2342:	fc 01       	movw	r30, r24
    2344:	3b 96       	adiw	r30, 0x0b	; 11
    2346:	80 81       	ld	r24, Z
    2348:	8b 83       	std	Y+3, r24	; 0x03
    234a:	14 c0       	rjmp	.+40     	; 0x2374 <KPD_u8GetPressedKye+0x10a>
				while(DIO_GetPinValue(KPD_PORT,Local_u8RowArr[Local_u8RowIndex])==DIO_LOW)
				{
					Local_u8PressedKey=Local_u8KPDArr[Local_u8RowIndex][Local_u8ColumnIndex];
    234c:	89 81       	ldd	r24, Y+1	; 0x01
    234e:	28 2f       	mov	r18, r24
    2350:	30 e0       	ldi	r19, 0x00	; 0
    2352:	8a 81       	ldd	r24, Y+2	; 0x02
    2354:	48 2f       	mov	r20, r24
    2356:	50 e0       	ldi	r21, 0x00	; 0
    2358:	22 0f       	add	r18, r18
    235a:	33 1f       	adc	r19, r19
    235c:	22 0f       	add	r18, r18
    235e:	33 1f       	adc	r19, r19
    2360:	ce 01       	movw	r24, r28
    2362:	01 96       	adiw	r24, 0x01	; 1
    2364:	82 0f       	add	r24, r18
    2366:	93 1f       	adc	r25, r19
    2368:	84 0f       	add	r24, r20
    236a:	95 1f       	adc	r25, r21
    236c:	fc 01       	movw	r30, r24
    236e:	3b 96       	adiw	r30, 0x0b	; 11
    2370:	80 81       	ld	r24, Z
    2372:	8b 83       	std	Y+3, r24	; 0x03
		for(Local_u8RowIndex=0;Local_u8RowIndex<ROW_NUM;Local_u8RowIndex++)
		{
			if(DIO_GetPinValue(KPD_PORT,Local_u8RowArr[Local_u8RowIndex])==DIO_LOW)
			{
				Local_u8PressedKey=Local_u8KPDArr[Local_u8RowIndex][Local_u8ColumnIndex];
				while(DIO_GetPinValue(KPD_PORT,Local_u8RowArr[Local_u8RowIndex])==DIO_LOW)
    2374:	89 81       	ldd	r24, Y+1	; 0x01
    2376:	28 2f       	mov	r18, r24
    2378:	30 e0       	ldi	r19, 0x00	; 0
    237a:	ce 01       	movw	r24, r28
    237c:	08 96       	adiw	r24, 0x08	; 8
    237e:	fc 01       	movw	r30, r24
    2380:	e2 0f       	add	r30, r18
    2382:	f3 1f       	adc	r31, r19
    2384:	90 81       	ld	r25, Z
    2386:	83 e0       	ldi	r24, 0x03	; 3
    2388:	69 2f       	mov	r22, r25
    238a:	0e 94 e3 0a 	call	0x15c6	; 0x15c6 <DIO_GetPinValue>
    238e:	88 23       	and	r24, r24
    2390:	e9 f2       	breq	.-70     	; 0x234c <KPD_u8GetPressedKye+0xe2>
				{
					Local_u8PressedKey=Local_u8KPDArr[Local_u8RowIndex][Local_u8ColumnIndex];
				}

				return Local_u8PressedKey;
    2392:	fb 81       	ldd	r31, Y+3	; 0x03
    2394:	fc 8f       	std	Y+28, r31	; 0x1c
    2396:	1e c0       	rjmp	.+60     	; 0x23d4 <KPD_u8GetPressedKye+0x16a>
	for(Local_u8ColumnIndex=0;Local_u8ColumnIndex < COULMN_NUM; Local_u8ColumnIndex++)
	{

		DIO_SetPinValue(KPD_PORT,Local_u8CoulmnArr[Local_u8ColumnIndex],DIO_LOW);

		for(Local_u8RowIndex=0;Local_u8RowIndex<ROW_NUM;Local_u8RowIndex++)
    2398:	89 81       	ldd	r24, Y+1	; 0x01
    239a:	8f 5f       	subi	r24, 0xFF	; 255
    239c:	89 83       	std	Y+1, r24	; 0x01
    239e:	89 81       	ldd	r24, Y+1	; 0x01
    23a0:	84 30       	cpi	r24, 0x04	; 4
    23a2:	08 f4       	brcc	.+2      	; 0x23a6 <KPD_u8GetPressedKye+0x13c>
    23a4:	af cf       	rjmp	.-162    	; 0x2304 <KPD_u8GetPressedKye+0x9a>
				}

				return Local_u8PressedKey;
			}
		}
		DIO_SetPinValue(KPD_PORT,Local_u8CoulmnArr[Local_u8ColumnIndex],DIO_HIGH);
    23a6:	8a 81       	ldd	r24, Y+2	; 0x02
    23a8:	28 2f       	mov	r18, r24
    23aa:	30 e0       	ldi	r19, 0x00	; 0
    23ac:	ce 01       	movw	r24, r28
    23ae:	04 96       	adiw	r24, 0x04	; 4
    23b0:	fc 01       	movw	r30, r24
    23b2:	e2 0f       	add	r30, r18
    23b4:	f3 1f       	adc	r31, r19
    23b6:	90 81       	ld	r25, Z
    23b8:	83 e0       	ldi	r24, 0x03	; 3
    23ba:	69 2f       	mov	r22, r25
    23bc:	41 e0       	ldi	r20, 0x01	; 1
    23be:	0e 94 f1 09 	call	0x13e2	; 0x13e2 <DIO_SetPinValue>
	/*Array of values of key pad*/
	u8 Local_u8KPDArr[ROW_NUM][COULMN_NUM]= KPD_ARR_VAL;

	u8 Local_u8ColumnIndex,Local_u8RowIndex;

	for(Local_u8ColumnIndex=0;Local_u8ColumnIndex < COULMN_NUM; Local_u8ColumnIndex++)
    23c2:	8a 81       	ldd	r24, Y+2	; 0x02
    23c4:	8f 5f       	subi	r24, 0xFF	; 255
    23c6:	8a 83       	std	Y+2, r24	; 0x02
    23c8:	8a 81       	ldd	r24, Y+2	; 0x02
    23ca:	84 30       	cpi	r24, 0x04	; 4
    23cc:	08 f4       	brcc	.+2      	; 0x23d0 <KPD_u8GetPressedKye+0x166>
    23ce:	8a cf       	rjmp	.-236    	; 0x22e4 <KPD_u8GetPressedKye+0x7a>
				return Local_u8PressedKey;
			}
		}
		DIO_SetPinValue(KPD_PORT,Local_u8CoulmnArr[Local_u8ColumnIndex],DIO_HIGH);
	}
	return Local_u8PressedKey;
    23d0:	8b 81       	ldd	r24, Y+3	; 0x03
    23d2:	8c 8f       	std	Y+28, r24	; 0x1c
    23d4:	8c 8d       	ldd	r24, Y+28	; 0x1c
}
    23d6:	a1 96       	adiw	r28, 0x21	; 33
    23d8:	0f b6       	in	r0, 0x3f	; 63
    23da:	f8 94       	cli
    23dc:	de bf       	out	0x3e, r29	; 62
    23de:	0f be       	out	0x3f, r0	; 63
    23e0:	cd bf       	out	0x3d, r28	; 61
    23e2:	cf 91       	pop	r28
    23e4:	df 91       	pop	r29
    23e6:	08 95       	ret

000023e8 <main>:
#include "../MCAL/DIO/DIO_INTERFACE.h"
#include "../MCAL/USART/USART_INTERFACE.h"
#include "../MCAL/TIMER/TIMER_INTERFACE.h"
#include <avr/delay.h>
int main(void)
{
    23e8:	df 93       	push	r29
    23ea:	cf 93       	push	r28
    23ec:	cd b7       	in	r28, 0x3d	; 61
    23ee:	de b7       	in	r29, 0x3e	; 62
    23f0:	6e 97       	sbiw	r28, 0x1e	; 30
    23f2:	0f b6       	in	r0, 0x3f	; 63
    23f4:	f8 94       	cli
    23f6:	de bf       	out	0x3e, r29	; 62
    23f8:	0f be       	out	0x3f, r0	; 63
    23fa:	cd bf       	out	0x3d, r28	; 61
	DIO_SetPinDirection(DIO_PORTD,DIO_PIN0,DIO_INPUT);		//RXD pin
    23fc:	83 e0       	ldi	r24, 0x03	; 3
    23fe:	60 e0       	ldi	r22, 0x00	; 0
    2400:	40 e0       	ldi	r20, 0x00	; 0
    2402:	0e 94 ff 08 	call	0x11fe	; 0x11fe <DIO_SetPinDirection>
	DIO_SetPinDirection(DIO_PORTD,DIO_PIN1,DIO_OUTPUT);		//TXD pin
    2406:	83 e0       	ldi	r24, 0x03	; 3
    2408:	61 e0       	ldi	r22, 0x01	; 1
    240a:	41 e0       	ldi	r20, 0x01	; 1
    240c:	0e 94 ff 08 	call	0x11fe	; 0x11fe <DIO_SetPinDirection>
	DIO_SetPinDirection(DIO_PORTD,DIO_PIN5,DIO_OUTPUT);		//OCA1 pin
    2410:	83 e0       	ldi	r24, 0x03	; 3
    2412:	65 e0       	ldi	r22, 0x05	; 5
    2414:	41 e0       	ldi	r20, 0x01	; 1
    2416:	0e 94 ff 08 	call	0x11fe	; 0x11fe <DIO_SetPinDirection>
	LCD_Init();
    241a:	0e 94 de 0b 	call	0x17bc	; 0x17bc <LCD_Init>
	USART_voidInit();
    241e:	0e 94 a3 05 	call	0xb46	; 0xb46 <USART_voidInit>
	Timer1_init();
    2422:	0e 94 46 08 	call	0x108c	; 0x108c <Timer1_init>
	Timer1_SetICR(20000);
    2426:	80 e2       	ldi	r24, 0x20	; 32
    2428:	9e e4       	ldi	r25, 0x4E	; 78
    242a:	0e 94 8c 08 	call	0x1118	; 0x1118 <Timer1_SetICR>
	Timer1_SetChannelACompaermach(0);
    242e:	80 e0       	ldi	r24, 0x00	; 0
    2430:	90 e0       	ldi	r25, 0x00	; 0
    2432:	0e 94 9e 08 	call	0x113c	; 0x113c <Timer1_SetChannelACompaermach>

	USART_SendString("Enter your name: ");
    2436:	80 e6       	ldi	r24, 0x60	; 96
    2438:	90 e0       	ldi	r25, 0x00	; 0
    243a:	0e 94 0f 06 	call	0xc1e	; 0xc1e <USART_SendString>
	LCD_GoToXY(1,0);
    243e:	81 e0       	ldi	r24, 0x01	; 1
    2440:	60 e0       	ldi	r22, 0x00	; 0
    2442:	0e 94 12 10 	call	0x2024	; 0x2024 <LCD_GoToXY>
	u8 * z=USART_ReciveString();
    2446:	0e 94 38 06 	call	0xc70	; 0xc70 <USART_ReciveString>
    244a:	9e 8f       	std	Y+30, r25	; 0x1e
    244c:	8d 8f       	std	Y+29, r24	; 0x1d
	LCD_WriteString(z);
    244e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2450:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2452:	0e 94 e9 0f 	call	0x1fd2	; 0x1fd2 <LCD_WriteString>
	LCD_GoToXY(0,0);
    2456:	80 e0       	ldi	r24, 0x00	; 0
    2458:	60 e0       	ldi	r22, 0x00	; 0
    245a:	0e 94 12 10 	call	0x2024	; 0x2024 <LCD_GoToXY>
	LCD_WriteString("Welcome");
    245e:	82 e7       	ldi	r24, 0x72	; 114
    2460:	90 e0       	ldi	r25, 0x00	; 0
    2462:	0e 94 e9 0f 	call	0x1fd2	; 0x1fd2 <LCD_WriteString>
    2466:	80 e0       	ldi	r24, 0x00	; 0
    2468:	90 e0       	ldi	r25, 0x00	; 0
    246a:	aa ef       	ldi	r26, 0xFA	; 250
    246c:	b4 e4       	ldi	r27, 0x44	; 68
    246e:	89 8f       	std	Y+25, r24	; 0x19
    2470:	9a 8f       	std	Y+26, r25	; 0x1a
    2472:	ab 8f       	std	Y+27, r26	; 0x1b
    2474:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2476:	69 8d       	ldd	r22, Y+25	; 0x19
    2478:	7a 8d       	ldd	r23, Y+26	; 0x1a
    247a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    247c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    247e:	20 e0       	ldi	r18, 0x00	; 0
    2480:	30 e0       	ldi	r19, 0x00	; 0
    2482:	4a ef       	ldi	r20, 0xFA	; 250
    2484:	54 e4       	ldi	r21, 0x44	; 68
    2486:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    248a:	dc 01       	movw	r26, r24
    248c:	cb 01       	movw	r24, r22
    248e:	8d 8b       	std	Y+21, r24	; 0x15
    2490:	9e 8b       	std	Y+22, r25	; 0x16
    2492:	af 8b       	std	Y+23, r26	; 0x17
    2494:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2496:	6d 89       	ldd	r22, Y+21	; 0x15
    2498:	7e 89       	ldd	r23, Y+22	; 0x16
    249a:	8f 89       	ldd	r24, Y+23	; 0x17
    249c:	98 8d       	ldd	r25, Y+24	; 0x18
    249e:	20 e0       	ldi	r18, 0x00	; 0
    24a0:	30 e0       	ldi	r19, 0x00	; 0
    24a2:	40 e8       	ldi	r20, 0x80	; 128
    24a4:	5f e3       	ldi	r21, 0x3F	; 63
    24a6:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    24aa:	88 23       	and	r24, r24
    24ac:	2c f4       	brge	.+10     	; 0x24b8 <main+0xd0>
		__ticks = 1;
    24ae:	81 e0       	ldi	r24, 0x01	; 1
    24b0:	90 e0       	ldi	r25, 0x00	; 0
    24b2:	9c 8b       	std	Y+20, r25	; 0x14
    24b4:	8b 8b       	std	Y+19, r24	; 0x13
    24b6:	3f c0       	rjmp	.+126    	; 0x2536 <main+0x14e>
	else if (__tmp > 65535)
    24b8:	6d 89       	ldd	r22, Y+21	; 0x15
    24ba:	7e 89       	ldd	r23, Y+22	; 0x16
    24bc:	8f 89       	ldd	r24, Y+23	; 0x17
    24be:	98 8d       	ldd	r25, Y+24	; 0x18
    24c0:	20 e0       	ldi	r18, 0x00	; 0
    24c2:	3f ef       	ldi	r19, 0xFF	; 255
    24c4:	4f e7       	ldi	r20, 0x7F	; 127
    24c6:	57 e4       	ldi	r21, 0x47	; 71
    24c8:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    24cc:	18 16       	cp	r1, r24
    24ce:	4c f5       	brge	.+82     	; 0x2522 <main+0x13a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    24d0:	69 8d       	ldd	r22, Y+25	; 0x19
    24d2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    24d4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    24d6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    24d8:	20 e0       	ldi	r18, 0x00	; 0
    24da:	30 e0       	ldi	r19, 0x00	; 0
    24dc:	40 e2       	ldi	r20, 0x20	; 32
    24de:	51 e4       	ldi	r21, 0x41	; 65
    24e0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    24e4:	dc 01       	movw	r26, r24
    24e6:	cb 01       	movw	r24, r22
    24e8:	bc 01       	movw	r22, r24
    24ea:	cd 01       	movw	r24, r26
    24ec:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    24f0:	dc 01       	movw	r26, r24
    24f2:	cb 01       	movw	r24, r22
    24f4:	9c 8b       	std	Y+20, r25	; 0x14
    24f6:	8b 8b       	std	Y+19, r24	; 0x13
    24f8:	0f c0       	rjmp	.+30     	; 0x2518 <main+0x130>
    24fa:	88 ec       	ldi	r24, 0xC8	; 200
    24fc:	90 e0       	ldi	r25, 0x00	; 0
    24fe:	9a 8b       	std	Y+18, r25	; 0x12
    2500:	89 8b       	std	Y+17, r24	; 0x11
    2502:	89 89       	ldd	r24, Y+17	; 0x11
    2504:	9a 89       	ldd	r25, Y+18	; 0x12
    2506:	01 97       	sbiw	r24, 0x01	; 1
    2508:	f1 f7       	brne	.-4      	; 0x2506 <main+0x11e>
    250a:	9a 8b       	std	Y+18, r25	; 0x12
    250c:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    250e:	8b 89       	ldd	r24, Y+19	; 0x13
    2510:	9c 89       	ldd	r25, Y+20	; 0x14
    2512:	01 97       	sbiw	r24, 0x01	; 1
    2514:	9c 8b       	std	Y+20, r25	; 0x14
    2516:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2518:	8b 89       	ldd	r24, Y+19	; 0x13
    251a:	9c 89       	ldd	r25, Y+20	; 0x14
    251c:	00 97       	sbiw	r24, 0x00	; 0
    251e:	69 f7       	brne	.-38     	; 0x24fa <main+0x112>
    2520:	14 c0       	rjmp	.+40     	; 0x254a <main+0x162>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2522:	6d 89       	ldd	r22, Y+21	; 0x15
    2524:	7e 89       	ldd	r23, Y+22	; 0x16
    2526:	8f 89       	ldd	r24, Y+23	; 0x17
    2528:	98 8d       	ldd	r25, Y+24	; 0x18
    252a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    252e:	dc 01       	movw	r26, r24
    2530:	cb 01       	movw	r24, r22
    2532:	9c 8b       	std	Y+20, r25	; 0x14
    2534:	8b 8b       	std	Y+19, r24	; 0x13
    2536:	8b 89       	ldd	r24, Y+19	; 0x13
    2538:	9c 89       	ldd	r25, Y+20	; 0x14
    253a:	98 8b       	std	Y+16, r25	; 0x10
    253c:	8f 87       	std	Y+15, r24	; 0x0f
    253e:	8f 85       	ldd	r24, Y+15	; 0x0f
    2540:	98 89       	ldd	r25, Y+16	; 0x10
    2542:	01 97       	sbiw	r24, 0x01	; 1
    2544:	f1 f7       	brne	.-4      	; 0x2542 <main+0x15a>
    2546:	98 8b       	std	Y+16, r25	; 0x10
    2548:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2000);
	LCD_WriteCommand(lcd_clr);
    254a:	81 e0       	ldi	r24, 0x01	; 1
    254c:	0e 94 d3 0d 	call	0x1ba6	; 0x1ba6 <LCD_WriteCommand>

	while(1)
	{

		USART_SendString("Enter your name: ");
    2550:	80 e6       	ldi	r24, 0x60	; 96
    2552:	90 e0       	ldi	r25, 0x00	; 0
    2554:	0e 94 0f 06 	call	0xc1e	; 0xc1e <USART_SendString>
		LCD_GoToXY(1,0);
    2558:	81 e0       	ldi	r24, 0x01	; 1
    255a:	60 e0       	ldi	r22, 0x00	; 0
    255c:	0e 94 12 10 	call	0x2024	; 0x2024 <LCD_GoToXY>
		z=USART_ReciveString();
    2560:	0e 94 38 06 	call	0xc70	; 0xc70 <USART_ReciveString>
    2564:	9e 8f       	std	Y+30, r25	; 0x1e
    2566:	8d 8f       	std	Y+29, r24	; 0x1d
		LCD_WriteString(z);
    2568:	8d 8d       	ldd	r24, Y+29	; 0x1d
    256a:	9e 8d       	ldd	r25, Y+30	; 0x1e
    256c:	0e 94 e9 0f 	call	0x1fd2	; 0x1fd2 <LCD_WriteString>
		LCD_GoToXY(0,0);
    2570:	80 e0       	ldi	r24, 0x00	; 0
    2572:	60 e0       	ldi	r22, 0x00	; 0
    2574:	0e 94 12 10 	call	0x2024	; 0x2024 <LCD_GoToXY>
		LCD_WriteString("Welcome");
    2578:	82 e7       	ldi	r24, 0x72	; 114
    257a:	90 e0       	ldi	r25, 0x00	; 0
    257c:	0e 94 e9 0f 	call	0x1fd2	; 0x1fd2 <LCD_WriteString>
    2580:	80 e0       	ldi	r24, 0x00	; 0
    2582:	90 e0       	ldi	r25, 0x00	; 0
    2584:	aa ef       	ldi	r26, 0xFA	; 250
    2586:	b4 e4       	ldi	r27, 0x44	; 68
    2588:	8b 87       	std	Y+11, r24	; 0x0b
    258a:	9c 87       	std	Y+12, r25	; 0x0c
    258c:	ad 87       	std	Y+13, r26	; 0x0d
    258e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2590:	6b 85       	ldd	r22, Y+11	; 0x0b
    2592:	7c 85       	ldd	r23, Y+12	; 0x0c
    2594:	8d 85       	ldd	r24, Y+13	; 0x0d
    2596:	9e 85       	ldd	r25, Y+14	; 0x0e
    2598:	20 e0       	ldi	r18, 0x00	; 0
    259a:	30 e0       	ldi	r19, 0x00	; 0
    259c:	4a ef       	ldi	r20, 0xFA	; 250
    259e:	54 e4       	ldi	r21, 0x44	; 68
    25a0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    25a4:	dc 01       	movw	r26, r24
    25a6:	cb 01       	movw	r24, r22
    25a8:	8f 83       	std	Y+7, r24	; 0x07
    25aa:	98 87       	std	Y+8, r25	; 0x08
    25ac:	a9 87       	std	Y+9, r26	; 0x09
    25ae:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    25b0:	6f 81       	ldd	r22, Y+7	; 0x07
    25b2:	78 85       	ldd	r23, Y+8	; 0x08
    25b4:	89 85       	ldd	r24, Y+9	; 0x09
    25b6:	9a 85       	ldd	r25, Y+10	; 0x0a
    25b8:	20 e0       	ldi	r18, 0x00	; 0
    25ba:	30 e0       	ldi	r19, 0x00	; 0
    25bc:	40 e8       	ldi	r20, 0x80	; 128
    25be:	5f e3       	ldi	r21, 0x3F	; 63
    25c0:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    25c4:	88 23       	and	r24, r24
    25c6:	2c f4       	brge	.+10     	; 0x25d2 <main+0x1ea>
		__ticks = 1;
    25c8:	81 e0       	ldi	r24, 0x01	; 1
    25ca:	90 e0       	ldi	r25, 0x00	; 0
    25cc:	9e 83       	std	Y+6, r25	; 0x06
    25ce:	8d 83       	std	Y+5, r24	; 0x05
    25d0:	3f c0       	rjmp	.+126    	; 0x2650 <main+0x268>
	else if (__tmp > 65535)
    25d2:	6f 81       	ldd	r22, Y+7	; 0x07
    25d4:	78 85       	ldd	r23, Y+8	; 0x08
    25d6:	89 85       	ldd	r24, Y+9	; 0x09
    25d8:	9a 85       	ldd	r25, Y+10	; 0x0a
    25da:	20 e0       	ldi	r18, 0x00	; 0
    25dc:	3f ef       	ldi	r19, 0xFF	; 255
    25de:	4f e7       	ldi	r20, 0x7F	; 127
    25e0:	57 e4       	ldi	r21, 0x47	; 71
    25e2:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    25e6:	18 16       	cp	r1, r24
    25e8:	4c f5       	brge	.+82     	; 0x263c <main+0x254>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    25ea:	6b 85       	ldd	r22, Y+11	; 0x0b
    25ec:	7c 85       	ldd	r23, Y+12	; 0x0c
    25ee:	8d 85       	ldd	r24, Y+13	; 0x0d
    25f0:	9e 85       	ldd	r25, Y+14	; 0x0e
    25f2:	20 e0       	ldi	r18, 0x00	; 0
    25f4:	30 e0       	ldi	r19, 0x00	; 0
    25f6:	40 e2       	ldi	r20, 0x20	; 32
    25f8:	51 e4       	ldi	r21, 0x41	; 65
    25fa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    25fe:	dc 01       	movw	r26, r24
    2600:	cb 01       	movw	r24, r22
    2602:	bc 01       	movw	r22, r24
    2604:	cd 01       	movw	r24, r26
    2606:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    260a:	dc 01       	movw	r26, r24
    260c:	cb 01       	movw	r24, r22
    260e:	9e 83       	std	Y+6, r25	; 0x06
    2610:	8d 83       	std	Y+5, r24	; 0x05
    2612:	0f c0       	rjmp	.+30     	; 0x2632 <main+0x24a>
    2614:	88 ec       	ldi	r24, 0xC8	; 200
    2616:	90 e0       	ldi	r25, 0x00	; 0
    2618:	9c 83       	std	Y+4, r25	; 0x04
    261a:	8b 83       	std	Y+3, r24	; 0x03
    261c:	8b 81       	ldd	r24, Y+3	; 0x03
    261e:	9c 81       	ldd	r25, Y+4	; 0x04
    2620:	01 97       	sbiw	r24, 0x01	; 1
    2622:	f1 f7       	brne	.-4      	; 0x2620 <main+0x238>
    2624:	9c 83       	std	Y+4, r25	; 0x04
    2626:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2628:	8d 81       	ldd	r24, Y+5	; 0x05
    262a:	9e 81       	ldd	r25, Y+6	; 0x06
    262c:	01 97       	sbiw	r24, 0x01	; 1
    262e:	9e 83       	std	Y+6, r25	; 0x06
    2630:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2632:	8d 81       	ldd	r24, Y+5	; 0x05
    2634:	9e 81       	ldd	r25, Y+6	; 0x06
    2636:	00 97       	sbiw	r24, 0x00	; 0
    2638:	69 f7       	brne	.-38     	; 0x2614 <main+0x22c>
    263a:	14 c0       	rjmp	.+40     	; 0x2664 <main+0x27c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    263c:	6f 81       	ldd	r22, Y+7	; 0x07
    263e:	78 85       	ldd	r23, Y+8	; 0x08
    2640:	89 85       	ldd	r24, Y+9	; 0x09
    2642:	9a 85       	ldd	r25, Y+10	; 0x0a
    2644:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2648:	dc 01       	movw	r26, r24
    264a:	cb 01       	movw	r24, r22
    264c:	9e 83       	std	Y+6, r25	; 0x06
    264e:	8d 83       	std	Y+5, r24	; 0x05
    2650:	8d 81       	ldd	r24, Y+5	; 0x05
    2652:	9e 81       	ldd	r25, Y+6	; 0x06
    2654:	9a 83       	std	Y+2, r25	; 0x02
    2656:	89 83       	std	Y+1, r24	; 0x01
    2658:	89 81       	ldd	r24, Y+1	; 0x01
    265a:	9a 81       	ldd	r25, Y+2	; 0x02
    265c:	01 97       	sbiw	r24, 0x01	; 1
    265e:	f1 f7       	brne	.-4      	; 0x265c <main+0x274>
    2660:	9a 83       	std	Y+2, r25	; 0x02
    2662:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(2000);
		LCD_WriteCommand(lcd_clr);
    2664:	81 e0       	ldi	r24, 0x01	; 1
    2666:	0e 94 d3 0d 	call	0x1ba6	; 0x1ba6 <LCD_WriteCommand>
		if(z=="mohamed")
    266a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    266c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    266e:	20 e0       	ldi	r18, 0x00	; 0
    2670:	8a 37       	cpi	r24, 0x7A	; 122
    2672:	92 07       	cpc	r25, r18
    2674:	09 f0       	breq	.+2      	; 0x2678 <main+0x290>
    2676:	6c cf       	rjmp	.-296    	; 0x2550 <main+0x168>
		{
			Timer1_SetChannelACompaermach(2500);
    2678:	84 ec       	ldi	r24, 0xC4	; 196
    267a:	99 e0       	ldi	r25, 0x09	; 9
    267c:	0e 94 9e 08 	call	0x113c	; 0x113c <Timer1_SetChannelACompaermach>
    2680:	67 cf       	rjmp	.-306    	; 0x2550 <main+0x168>

00002682 <__udivmodsi4>:
    2682:	a1 e2       	ldi	r26, 0x21	; 33
    2684:	1a 2e       	mov	r1, r26
    2686:	aa 1b       	sub	r26, r26
    2688:	bb 1b       	sub	r27, r27
    268a:	fd 01       	movw	r30, r26
    268c:	0d c0       	rjmp	.+26     	; 0x26a8 <__udivmodsi4_ep>

0000268e <__udivmodsi4_loop>:
    268e:	aa 1f       	adc	r26, r26
    2690:	bb 1f       	adc	r27, r27
    2692:	ee 1f       	adc	r30, r30
    2694:	ff 1f       	adc	r31, r31
    2696:	a2 17       	cp	r26, r18
    2698:	b3 07       	cpc	r27, r19
    269a:	e4 07       	cpc	r30, r20
    269c:	f5 07       	cpc	r31, r21
    269e:	20 f0       	brcs	.+8      	; 0x26a8 <__udivmodsi4_ep>
    26a0:	a2 1b       	sub	r26, r18
    26a2:	b3 0b       	sbc	r27, r19
    26a4:	e4 0b       	sbc	r30, r20
    26a6:	f5 0b       	sbc	r31, r21

000026a8 <__udivmodsi4_ep>:
    26a8:	66 1f       	adc	r22, r22
    26aa:	77 1f       	adc	r23, r23
    26ac:	88 1f       	adc	r24, r24
    26ae:	99 1f       	adc	r25, r25
    26b0:	1a 94       	dec	r1
    26b2:	69 f7       	brne	.-38     	; 0x268e <__udivmodsi4_loop>
    26b4:	60 95       	com	r22
    26b6:	70 95       	com	r23
    26b8:	80 95       	com	r24
    26ba:	90 95       	com	r25
    26bc:	9b 01       	movw	r18, r22
    26be:	ac 01       	movw	r20, r24
    26c0:	bd 01       	movw	r22, r26
    26c2:	cf 01       	movw	r24, r30
    26c4:	08 95       	ret

000026c6 <__prologue_saves__>:
    26c6:	2f 92       	push	r2
    26c8:	3f 92       	push	r3
    26ca:	4f 92       	push	r4
    26cc:	5f 92       	push	r5
    26ce:	6f 92       	push	r6
    26d0:	7f 92       	push	r7
    26d2:	8f 92       	push	r8
    26d4:	9f 92       	push	r9
    26d6:	af 92       	push	r10
    26d8:	bf 92       	push	r11
    26da:	cf 92       	push	r12
    26dc:	df 92       	push	r13
    26de:	ef 92       	push	r14
    26e0:	ff 92       	push	r15
    26e2:	0f 93       	push	r16
    26e4:	1f 93       	push	r17
    26e6:	cf 93       	push	r28
    26e8:	df 93       	push	r29
    26ea:	cd b7       	in	r28, 0x3d	; 61
    26ec:	de b7       	in	r29, 0x3e	; 62
    26ee:	ca 1b       	sub	r28, r26
    26f0:	db 0b       	sbc	r29, r27
    26f2:	0f b6       	in	r0, 0x3f	; 63
    26f4:	f8 94       	cli
    26f6:	de bf       	out	0x3e, r29	; 62
    26f8:	0f be       	out	0x3f, r0	; 63
    26fa:	cd bf       	out	0x3d, r28	; 61
    26fc:	09 94       	ijmp

000026fe <__epilogue_restores__>:
    26fe:	2a 88       	ldd	r2, Y+18	; 0x12
    2700:	39 88       	ldd	r3, Y+17	; 0x11
    2702:	48 88       	ldd	r4, Y+16	; 0x10
    2704:	5f 84       	ldd	r5, Y+15	; 0x0f
    2706:	6e 84       	ldd	r6, Y+14	; 0x0e
    2708:	7d 84       	ldd	r7, Y+13	; 0x0d
    270a:	8c 84       	ldd	r8, Y+12	; 0x0c
    270c:	9b 84       	ldd	r9, Y+11	; 0x0b
    270e:	aa 84       	ldd	r10, Y+10	; 0x0a
    2710:	b9 84       	ldd	r11, Y+9	; 0x09
    2712:	c8 84       	ldd	r12, Y+8	; 0x08
    2714:	df 80       	ldd	r13, Y+7	; 0x07
    2716:	ee 80       	ldd	r14, Y+6	; 0x06
    2718:	fd 80       	ldd	r15, Y+5	; 0x05
    271a:	0c 81       	ldd	r16, Y+4	; 0x04
    271c:	1b 81       	ldd	r17, Y+3	; 0x03
    271e:	aa 81       	ldd	r26, Y+2	; 0x02
    2720:	b9 81       	ldd	r27, Y+1	; 0x01
    2722:	ce 0f       	add	r28, r30
    2724:	d1 1d       	adc	r29, r1
    2726:	0f b6       	in	r0, 0x3f	; 63
    2728:	f8 94       	cli
    272a:	de bf       	out	0x3e, r29	; 62
    272c:	0f be       	out	0x3f, r0	; 63
    272e:	cd bf       	out	0x3d, r28	; 61
    2730:	ed 01       	movw	r28, r26
    2732:	08 95       	ret

00002734 <_exit>:
    2734:	f8 94       	cli

00002736 <__stop_program>:
    2736:	ff cf       	rjmp	.-2      	; 0x2736 <__stop_program>
