# Generated by Yosys 0.36+67 (git sha1 1ddb0892c, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os)

.model wiring_switches
.inputs i_Switch_1 i_Switch_2 i_Switch_3 i_Switch_4
.outputs o_LED_1 o_LED_2 o_LED_3 o_LED_4
.names $false
.names $true
1
.names $undef
.names i_Switch_1 o_LED_1
1 1
.names i_Switch_2 o_LED_2
1 1
.names i_Switch_3 o_LED_3
1 1
.names i_Switch_4 o_LED_4
1 1
.end
