// Seed: 3520409544
module module_0 (
    input  wire  id_0,
    output uwire id_1,
    input  tri   id_2,
    output wand  id_3,
    output tri0  id_4,
    input  wand  id_5,
    output tri1  id_6,
    input  wor   id_7,
    input  uwire id_8
);
  assign id_6 = 1;
  reg id_10;
  initial begin : LABEL_0
    id_10 <= "";
  end
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    output wire id_2,
    output supply0 id_3,
    input supply1 id_4,
    output tri0 id_5,
    input tri1 id_6,
    output supply1 id_7,
    input supply0 id_8,
    input wand id_9,
    input supply0 id_10,
    input wire id_11,
    input tri id_12,
    input wire id_13,
    output uwire id_14,
    input wor id_15,
    input supply1 id_16
);
  logic id_18;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_6,
      id_2,
      id_2,
      id_13,
      id_3,
      id_10,
      id_11
  );
  assign modCall_1.id_0 = 0;
endmodule
