==28327== Cachegrind, a cache and branch-prediction profiler
==28327== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==28327== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==28327== Command: ./mser .
==28327== 
--28327-- warning: L3 cache found, using its data for the LL simulation.
--28327-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--28327-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==28327== 
==28327== Process terminating with default action of signal 15 (SIGTERM)
==28327==    at 0x10D300: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28327==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28327== 
==28327== I   refs:      1,869,452,728
==28327== I1  misses:            1,206
==28327== LLi misses:            1,202
==28327== I1  miss rate:          0.00%
==28327== LLi miss rate:          0.00%
==28327== 
==28327== D   refs:        777,933,715  (526,681,530 rd   + 251,252,185 wr)
==28327== D1  misses:        1,560,276  (    425,536 rd   +   1,134,740 wr)
==28327== LLd misses:        1,519,504  (    390,472 rd   +   1,129,032 wr)
==28327== D1  miss rate:           0.2% (        0.1%     +         0.5%  )
==28327== LLd miss rate:           0.2% (        0.1%     +         0.4%  )
==28327== 
==28327== LL refs:           1,561,482  (    426,742 rd   +   1,134,740 wr)
==28327== LL misses:         1,520,706  (    391,674 rd   +   1,129,032 wr)
==28327== LL miss rate:            0.1% (        0.0%     +         0.4%  )
