[
    {
        "ArchStdEvent": "LD_SPEC"
    },
    {
        "ArchStdEvent": "ST_SPEC"
    },
    {
        "ArchStdEvent": "LDST_SPEC"
    },
    {
        "ArchStdEvent": "DP_SPEC"
    },
    {
        "ArchStdEvent": "ASE_SPEC"
    },
    {
        "ArchStdEvent": "VFP_SPEC"
    },
    {
        "ArchStdEvent": "PC_WRITE_SPEC"
    },
    {
        "ArchStdEvent": "CRYPTO_SPEC"
    },
    {
        "ArchStdEvent": "ISB_SPEC"
    },
    {
        "ArchStdEvent": "DSB_SPEC"
    },
    {
        "ArchStdEvent": "DMB_SPEC"
    },
    {
        "ArchStdEvent": "RC_LD_SPEC"
    },
    {
        "ArchStdEvent": "RC_ST_SPEC"
    },
    {
        "PublicDescription": "Instruction architecturally executed, software increment",
<<<<<<< HEAD
        "ArchStdEvent": "SW_INCR",
        "BriefDescription": "Software increment"
    },
    {
        "ArchStdEvent": "INST_RETIRED",
    },
    {
        "ArchStdEvent": "CID_WRITE_RETIRED",
        "BriefDescription": "Write to CONTEXTIDR"
    },
    {
        "ArchStdEvent": "INST_SPEC",
    },
    {
        "ArchStdEvent": "TTBR_WRITE_RETIRED",
    },
    {
        "PublicDescription": "This event counts all branches, taken or not. This excludes exception entries, debug entries and CCFAIL branches",
        "ArchStdEvent": "BR_RETIRED",
    },
    {
        "PublicDescription": "This event counts any branch counted by BR_RETIRED which is not correctly predicted and causes a pipeline flush",
        "ArchStdEvent": "BR_MIS_PRED_RETIRED",
=======
        "EventCode": "0x00",
        "EventName": "SW_INCR",
        "BriefDescription": "Software increment"
    },
    {
        "PublicDescription": "Instruction architecturally executed",
        "EventCode": "0x08",
        "EventName": "INST_RETIRED",
        "BriefDescription": "Instruction retired"
    },
    {
        "PublicDescription": "Instruction architecturally executed, condition code check pass, write to CONTEXTIDR",
        "EventCode": "0x0b",
        "EventName": "CID_WRITE_RETIRED",
        "BriefDescription": "Write to CONTEXTIDR"
    },
    {
        "PublicDescription": "Operation speculatively executed",
        "EventCode": "0x1b",
        "EventName": "INST_SPEC",
        "BriefDescription": "Speculatively executed"
    },
    {
        "PublicDescription": "Instruction architecturally executed (condition check pass), write to TTBR",
        "EventCode": "0x1c",
        "EventName": "TTBR_WRITE_RETIRED",
        "BriefDescription": "Instruction executed, TTBR write"
    },
    {
        "PublicDescription": "Instruction architecturally executed, branch. This event counts all branches, taken or not. This excludes exception entries, debug entries and CCFAIL branches",
        "EventCode": "0x21",
        "EventName": "BR_RETIRED",
        "BriefDescription": "Branch retired"
    },
    {
        "PublicDescription": "Instruction architecturally executed, mispredicted branch. This event counts any branch counted by BR_RETIRED which is not correctly predicted and causes a pipeline flush",
        "EventCode": "0x22",
        "EventName": "BR_MISPRED_RETIRED",
        "BriefDescription": "Mispredicted branch retired"
>>>>>>> 482398af3c2fc5af953c5a3127ca167a01d0949b
    },
    {
        "PublicDescription": "Operation speculatively executed, NOP",
        "EventCode": "0x100",
        "EventName": "NOP_SPEC",
        "BriefDescription": "Speculatively executed, NOP"
    }
]
