Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Wed May 15 21:29:15 2024
| Host         : GoodKook-Skull running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file ALU_wrapper_control_sets_placed.rpt
| Design       : ALU_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   117 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |    17 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              24 |           18 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------+------------------+------------------+----------------+--------------+
| Clock Signal | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+---------------+------------------+------------------+----------------+--------------+
|  _034_       | _016_         | _035_            |                1 |              1 |         1.00 |
|  _034_       | _014_         | _035_            |                1 |              1 |         1.00 |
|  _034_       | _006_         | _035_            |                1 |              1 |         1.00 |
|  _034_       | _020_         | _035_            |                1 |              1 |         1.00 |
|  _034_       | _019_         | _035_            |                1 |              1 |         1.00 |
|  _034_       | _018_         | _035_            |                1 |              1 |         1.00 |
|  _034_       | _021_         | _035_            |                1 |              1 |         1.00 |
|  _034_       | _017_         | _035_            |                1 |              1 |         1.00 |
|  _034_       | _013_         | _035_            |                1 |              1 |         1.00 |
|  _034_       | _012_         | _035_            |                1 |              1 |         1.00 |
|  _034_       | _011_         | _035_            |                1 |              1 |         1.00 |
|  _034_       | _015_         | _035_            |                1 |              1 |         1.00 |
|  _034_       | _010_         | _035_            |                1 |              1 |         1.00 |
|  _034_       | _009_         | _035_            |                1 |              1 |         1.00 |
|  _034_       | _008_         | _035_            |                1 |              1 |         1.00 |
|  _034_       | _007_         | _035_            |                1 |              1 |         1.00 |
|  _034_       |               | _035_            |                1 |              3 |         3.00 |
|  _034_       | _039_[0]      | _035_            |                2 |              8 |         4.00 |
+--------------+---------------+------------------+------------------+----------------+--------------+


