$comment
	File created using the following command:
		vcd file L1P4.msim.vcd -direction
$end
$date
	Tue Sep 22 01:04:54 2020
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module L1P4_vlg_vec_tst $end
$var reg 10 ! SW [9:0] $end
$var wire 1 " HEX0 [6] $end
$var wire 1 # HEX0 [5] $end
$var wire 1 $ HEX0 [4] $end
$var wire 1 % HEX0 [3] $end
$var wire 1 & HEX0 [2] $end
$var wire 1 ' HEX0 [1] $end
$var wire 1 ( HEX0 [0] $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 SW[2]~input_o $end
$var wire 1 1 SW[3]~input_o $end
$var wire 1 2 SW[4]~input_o $end
$var wire 1 3 SW[5]~input_o $end
$var wire 1 4 SW[6]~input_o $end
$var wire 1 5 SW[7]~input_o $end
$var wire 1 6 SW[8]~input_o $end
$var wire 1 7 SW[9]~input_o $end
$var wire 1 8 HEX0[0]~output_o $end
$var wire 1 9 HEX0[1]~output_o $end
$var wire 1 : HEX0[2]~output_o $end
$var wire 1 ; HEX0[3]~output_o $end
$var wire 1 < HEX0[4]~output_o $end
$var wire 1 = HEX0[5]~output_o $end
$var wire 1 > HEX0[6]~output_o $end
$var wire 1 ? SW[1]~input_o $end
$var wire 1 @ SW[0]~input_o $end
$var wire 1 A HEX0~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
1(
0'
0&
0%
0$
1#
0"
x)
0*
1+
x,
1-
1.
1/
00
01
02
03
04
05
06
07
18
09
0:
0;
0<
1=
0>
0?
0@
1A
$end
#50000
b1 !
0)
1@
1:
19
1&
1'
0A
0=
08
0#
0(
#100000
b11 !
b10 !
1)
0@
1?
0:
09
1>
1<
1;
0&
0'
1"
1$
1%
1A
1=
18
1#
1(
#150000
b11 !
0)
1@
1:
19
1&
1'
#200000
