
*** Running vivado
    with args -log jesd204_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source jesd204_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source jesd204_0.tcl -notrace
Command: synth_design -top jesd204_0 -part xc7vx690tffg1927-2 -mode out_of_context
Starting synth_design
INFO: [IP_Flow 19-5177] IP jesd204_0 will be generated with higher license level.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8628 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 500.035 ; gain = 113.379
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'jesd204_0' [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.srcs/sources_1/ip/jesd204_0/synth/jesd204_0.v:55]
INFO: [Synth 8-6157] synthesizing module 'jesd204_0_block' [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.srcs/sources_1/ip/jesd204_0/synth/jesd204_0_block.v:52]
	Parameter C_COMPONENT_NAME bound to: jesd204_0 - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_NODE_IS_TRANSMIT bound to: 0 - type: integer 
	Parameter C_LMFC_BUFFER_SIZE bound to: 6 - type: integer 
	Parameter C_LANES bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'jesd204_0_axi_lite_ipif' [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.srcs/sources_1/ip/jesd204_0/synth/axi_ipif/jesd204_0_axi_lite_ipif.v:88]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 4095 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_NUM_ADDRESS_RANGES bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_CE bound to: 1 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 8'b00000001 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-6157] synthesizing module 'jesd204_0_slave_attachment' [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.srcs/sources_1/ip/jesd204_0/synth/axi_ipif/jesd204_0_slave_attachment.v:83]
	Parameter C_NUM_ADDRESS_RANGES bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_CE bound to: 1 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 8'b00000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 12 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 4095 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_INCLUDE_DPHASE_TIMER bound to: 64 - type: integer 
	Parameter AXI_RESP_OK bound to: 2'b00 
	Parameter AXI_RESP_SLVERR bound to: 2'b10 
	Parameter IDLE bound to: 3'b000 
	Parameter READING bound to: 3'b001 
	Parameter READ_WAIT bound to: 3'b010 
	Parameter WRITE_WAIT bound to: 3'b011 
	Parameter WRITING bound to: 3'b100 
	Parameter B_VALID bound to: 3'b101 
	Parameter BRESP_WAIT bound to: 3'b110 
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter DPTO_LD_VALUE bound to: 7'b0111111 
INFO: [Synth 8-6157] synthesizing module 'jesd204_0_counter_f' [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.srcs/sources_1/ip/jesd204_0/synth/axi_ipif/jesd204_0_counter_f.v:54]
	Parameter C_NUM_BITS bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-6155] done synthesizing module 'jesd204_0_counter_f' (20#1) [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.srcs/sources_1/ip/jesd204_0/synth/axi_ipif/jesd204_0_counter_f.v:54]
INFO: [Synth 8-6157] synthesizing module 'jesd204_0_address_decoder' [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.srcs/sources_1/ip/jesd204_0/synth/axi_ipif/jesd204_0_address_decoder.v:65]
	Parameter C_NUM_ADDRESS_RANGES bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_CE bound to: 1 - type: integer 
	Parameter C_BUS_AWIDTH bound to: 12 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 8'b00000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-6155] done synthesizing module 'jesd204_0_address_decoder' (21#1) [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.srcs/sources_1/ip/jesd204_0/synth/axi_ipif/jesd204_0_address_decoder.v:65]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_0_slave_attachment' (22#1) [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.srcs/sources_1/ip/jesd204_0/synth/axi_ipif/jesd204_0_slave_attachment.v:83]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_0_axi_lite_ipif' (23#1) [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.srcs/sources_1/ip/jesd204_0/synth/axi_ipif/jesd204_0_axi_lite_ipif.v:88]
INFO: [Synth 8-6157] synthesizing module 'jesd204_0_register_decode' [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.srcs/sources_1/ip/jesd204_0/synth/jesd204_0_register_decode.v:51]
INFO: [Synth 8-155] case statement is not full and has no default [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.srcs/sources_1/ip/jesd204_0/synth/jesd204_0_register_decode.v:86]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_0_register_decode' (24#1) [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.srcs/sources_1/ip/jesd204_0/synth/jesd204_0_register_decode.v:51]
INFO: [Synth 8-6157] synthesizing module 'jesd204_0_count_err' [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.srcs/sources_1/ip/jesd204_0/synth/jesd204_0_count_err.v:51]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_0_count_err' (25#1) [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.srcs/sources_1/ip/jesd204_0/synth/jesd204_0_count_err.v:51]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 5 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (26#1) [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6157] synthesizing module 'jesd204_0_reset_block' [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.srcs/sources_1/ip/jesd204_0/synth/jesd204_0_reset_block.v:47]
	Parameter stretch_len bound to: 11 - type: integer 
	Parameter RELEASE_RST bound to: 1'b0 
	Parameter HOLD_RST bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
	Parameter DEST_SYNC_FF bound to: 5 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter RST_ACTIVE_HIGH bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
	Parameter INV_DEF_VAL bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1222]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (27#1) [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-226] default block is never used [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.srcs/sources_1/ip/jesd204_0/synth/jesd204_0_reset_block.v:105]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_0_reset_block' (28#1) [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.srcs/sources_1/ip/jesd204_0/synth/jesd204_0_reset_block.v:47]
INFO: [Synth 8-3936] Found unconnected internal register 'rx_stat_init_r1_reg' and it is trimmed from '256' to '255' bits. [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.srcs/sources_1/ip/jesd204_0/synth/jesd204_0_block.v:530]
INFO: [Synth 8-3936] Found unconnected internal register 'rx_stat_init_r2_reg' and it is trimmed from '256' to '253' bits. [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.srcs/sources_1/ip/jesd204_0/synth/jesd204_0_block.v:531]
INFO: [Synth 8-3936] Found unconnected internal register 'rx_stat_init_r3_reg' and it is trimmed from '256' to '236' bits. [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.srcs/sources_1/ip/jesd204_0/synth/jesd204_0_block.v:532]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_0_block' (29#1) [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.srcs/sources_1/ip/jesd204_0/synth/jesd204_0_block.v:52]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_0' (30#1) [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.srcs/sources_1/ip/jesd204_0/synth/jesd204_0.v:55]
WARNING: [Synth 8-3331] design xpm_cdc_single has unconnected port src_clk
WARNING: [Synth 8-3331] design jesd204_0_register_decode has unconnected port bus2ip_addr[1]
WARNING: [Synth 8-3331] design jesd204_0_register_decode has unconnected port bus2ip_addr[0]
WARNING: [Synth 8-3331] design jesd204_0_address_decoder has unconnected port Address_In_Erly[0]
WARNING: [Synth 8-3331] design jesd204_0_address_decoder has unconnected port Address_In_Erly[1]
WARNING: [Synth 8-3331] design jesd204_0_address_decoder has unconnected port Address_In_Erly[2]
WARNING: [Synth 8-3331] design jesd204_0_address_decoder has unconnected port Address_In_Erly[3]
WARNING: [Synth 8-3331] design jesd204_0_address_decoder has unconnected port Address_In_Erly[4]
WARNING: [Synth 8-3331] design jesd204_0_address_decoder has unconnected port Address_In_Erly[5]
WARNING: [Synth 8-3331] design jesd204_0_address_decoder has unconnected port Address_In_Erly[6]
WARNING: [Synth 8-3331] design jesd204_0_address_decoder has unconnected port Address_In_Erly[7]
WARNING: [Synth 8-3331] design jesd204_0_address_decoder has unconnected port Address_In_Erly[8]
WARNING: [Synth 8-3331] design jesd204_0_address_decoder has unconnected port Address_In_Erly[9]
WARNING: [Synth 8-3331] design jesd204_0_address_decoder has unconnected port Address_In_Erly[10]
WARNING: [Synth 8-3331] design jesd204_0_address_decoder has unconnected port Address_In_Erly[11]
WARNING: [Synth 8-3331] design jesd204_0_address_decoder has unconnected port Bus_RNW
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_ila_align_32 has unconnected port is_r_us[7]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_ila_align_32 has unconnected port is_r_us[6]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_ila_align_32 has unconnected port is_r_us[5]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_ila_align_32 has unconnected port is_r_us[4]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_ila_align_32 has unconnected port is_r_us[3]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_ila_align_32 has unconnected port is_r_us[2]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_ila_align_32 has unconnected port is_r_us[1]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_ila_align_32 has unconnected port is_r_us[0]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_ila_align_32 has unconnected port is_a_us[7]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_ila_align_32 has unconnected port is_a_us[6]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_ila_align_32 has unconnected port is_a_us[5]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_ila_align_32 has unconnected port is_a_us[4]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_ila_align_32 has unconnected port is_a_us[3]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_ila_align_32 has unconnected port is_a_us[2]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_ila_align_32 has unconnected port is_a_us[1]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_ila_align_32 has unconnected port is_a_us[0]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_ila_align_32 has unconnected port is_q_us[7]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_ila_align_32 has unconnected port is_q_us[6]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_ila_align_32 has unconnected port is_q_us[5]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_ila_align_32 has unconnected port is_q_us[4]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_mem_dist_32 has unconnected port rst
WARNING: [Synth 8-3331] design jesd204_v7_2_4_descram_32 has unconnected port rst
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_data_swap_32 has unconnected port rst
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_align_32 has unconnected port data_us[7]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_align_32 has unconnected port data_us[6]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_align_32 has unconnected port data_us[5]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_align_32 has unconnected port data_us[4]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_align_32 has unconnected port data_us[3]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_align_32 has unconnected port data_us[2]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_align_32 has unconnected port data_us[1]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_align_32 has unconnected port data_us[0]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_align_32 has unconnected port is_r_us[0]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_align_32 has unconnected port is_a_us[0]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_align_32 has unconnected port is_q_us[0]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_align_32 has unconnected port is_f_us[0]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_align_32 has unconnected port is_e_us[0]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_lane_32 has unconnected port meta_eof[3]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_lane_32 has unconnected port meta_eof[2]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_lane_32 has unconnected port meta_eof[1]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_lane_32 has unconnected port meta_eof[0]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_rx_align_out_32 has unconnected port rst
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port multi_frames[7]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port multi_frames[6]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port multi_frames[5]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port multi_frames[4]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port multi_frames[3]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port multi_frames[2]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port multi_frames[1]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port multi_frames[0]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port tx_cfg_f[7]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port tx_cfg_f[6]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port tx_cfg_f[5]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port tx_cfg_f[4]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port tx_cfg_f[3]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port tx_cfg_f[2]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port tx_cfg_f[1]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port tx_cfg_f[0]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port tx_cfg_k[4]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port tx_cfg_k[3]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port tx_cfg_k[2]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port tx_cfg_k[1]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port tx_cfg_k[0]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port tx_cfg_scr
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port tx_cfg_did[7]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port tx_cfg_did[6]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port tx_cfg_did[5]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port tx_cfg_did[4]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port tx_cfg_did[3]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port tx_cfg_did[2]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port tx_cfg_did[1]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port tx_cfg_did[0]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port tx_cfg_bid[3]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port tx_cfg_bid[2]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port tx_cfg_bid[1]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port tx_cfg_bid[0]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port tx_cfg_m[7]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port tx_cfg_m[6]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port tx_cfg_m[5]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port tx_cfg_m[4]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port tx_cfg_m[3]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port tx_cfg_m[2]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port tx_cfg_m[1]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port tx_cfg_m[0]
WARNING: [Synth 8-3331] design jesd204_v7_2_4_top has unconnected port tx_cfg_cs[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 582.285 ; gain = 195.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 582.285 ; gain = 195.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 582.285 ; gain = 195.629
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1927-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.srcs/sources_1/ip/jesd204_0/synth/jesd204_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.srcs/sources_1/ip/jesd204_0/synth/jesd204_0_ooc.xdc] for cell 'inst'
Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.srcs/sources_1/ip/jesd204_0/synth/jesd204_0.xdc] for cell 'inst'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.srcs/sources_1/ip/jesd204_0/synth/jesd204_0.xdc:78]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.srcs/sources_1/ip/jesd204_0/synth/jesd204_0.xdc:80]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.srcs/sources_1/ip/jesd204_0/synth/jesd204_0.xdc:82]
Finished Parsing XDC File [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.srcs/sources_1/ip/jesd204_0/synth/jesd204_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.srcs/sources_1/ip/jesd204_0/synth/jesd204_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/jesd204_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/jesd204_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1159.012 ; gain = 0.031
Parsing XDC File [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.runs/jesd204_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.runs/jesd204_0_synth_1/dont_touch.xdc]
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/i_jesd204_0_reset_block/sync_core_rst'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/i_jesd204_0_reset_block/sync_core_rst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/jesd204_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/jesd204_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_jesd204_0_reset_block/sync_gt_resetdone'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_jesd204_0_reset_block/sync_gt_resetdone'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/sync_rx_sync'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/sync_rx_sync'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/sync_rx_sysref_captured'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/sync_rx_sysref_captured'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/sync_rxstatus2_ack'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/sync_rxstatus2_ack'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/sync_rxstatus2_read'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/sync_rxstatus2_read'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/sync_rxstatus_ack'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/sync_rxstatus_ack'
Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/sync_rxstatus_read'
Finished Sourcing Tcl File [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/sync_rxstatus_read'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/jesd204_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/jesd204_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1163.914 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1163.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1163.914 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1163.914 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1163.914 ; gain = 777.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1927-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1163.914 ; gain = 777.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.runs/jesd204_0_synth_1/dont_touch.xdc, line 9).
Applied set_property DONT_TOUCH = true for inst/i_jesd204_0_reset_block/sync_core_rst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_jesd204_0_reset_block/sync_gt_resetdone. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/sync_rx_sync. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/sync_rx_sysref_captured. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/sync_rxstatus2_ack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/sync_rxstatus2_read. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/sync_rxstatus_ack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/sync_rxstatus_read. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1163.914 ; gain = 777.258
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "sof_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sof_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sfcnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "eof_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "stall" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "eof_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "eof_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "efcnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "offs" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stall" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jesd204_v7_2_4_cgs_state_32'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_did" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_f" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_np" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_res2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ila_test" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "k285_test" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ila_test" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "k285_test" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.srcs/sources_1/ip/jesd204_0/synth/axi_ipif/jesd204_0_counter_f.v:99]
INFO: [Synth 8-802] inferred FSM for state register 'access_cs_reg' in module 'jesd204_0_slave_attachment'
INFO: [Synth 8-5544] ROM "p_555_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "error_add" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     sxx |                             0000 |                             0000
                     s30 |                             0001 |                             0001
                     s31 |                             0010 |                             0010
                     s02 |                             0011 |                             1011
                     s13 |                             0100 |                             1001
                     s01 |                             0101 |                             1010
                     s12 |                             0110 |                             1000
                     s23 |                             0111 |                             0110
                     s11 |                             1000 |                             0111
                     s22 |                             1001 |                             0101
                     s33 |                             1010 |                             1101
                     s21 |                             1011 |                             0100
                     s32 |                             1100 |                             0011
                     s03 |                             1101 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'jesd204_v7_2_4_cgs_state_32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                 READING |                              001 |                              001
               READ_WAIT |                              010 |                              010
              WRITE_WAIT |                              011 |                              011
                 WRITING |                              100 |                              100
                 B_VALID |                              101 |                              101
              BRESP_WAIT |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'access_cs_reg' using encoding 'sequential' in module 'jesd204_0_slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1163.914 ; gain = 777.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------+------------+----------+
|      |RTL Partition                         |Replication |Instances |
+------+--------------------------------------+------------+----------+
|1     |muxpart__50_jesd204_0_register_decode |           1|     36864|
|2     |jesd204_0_register_decode__GB1        |           1|       326|
|3     |jesd204_0_block__GCB0                 |           1|     32872|
|4     |jesd204_0_block__GCB1                 |           1|     14425|
+------+--------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "cfg_info_c/cfg_f" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_info_c/cfg_did" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_info_c/cfg_np" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_info_c/cfg_res2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_info_c/cfg_f" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_info_c/cfg_did" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_info_c/cfg_np" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_info_c/cfg_res2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_info_c/cfg_f" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_info_c/cfg_did" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_info_c/cfg_np" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_info_c/cfg_res2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_info_c/cfg_f" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_info_c/cfg_did" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_info_c/cfg_np" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_info_c/cfg_res2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_info_c/cfg_f" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_info_c/cfg_did" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_info_c/cfg_np" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_info_c/cfg_res2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_info_c/cfg_f" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_info_c/cfg_did" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_info_c/cfg_np" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_info_c/cfg_res2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_info_c/cfg_f" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_info_c/cfg_did" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_info_c/cfg_np" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_info_c/cfg_res2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_info_c/cfg_f" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_info_c/cfg_did" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_info_c/cfg_np" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_info_c/cfg_res2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_32_c/meta_pred_c/sof_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/data_d_reg[56]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/data_us_r_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/data_d_reg[57]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/data_us_r_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/data_d_reg[58]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/data_us_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/data_d_reg[59]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/data_us_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/data_d_reg[60]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/data_us_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/data_d_reg[61]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/data_us_r_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/data_d_reg[53]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/data_us_r_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/data_d_reg[62]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/data_us_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/data_d_reg[54]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/data_us_r_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/data_d_reg[63]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/data_us_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/data_d_reg[55]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/data_us_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/data_d_reg[45]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/data_us_r_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/data_us_r_reg[5]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/data_d_reg[37]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/data_d_reg[46]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/data_us_r_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/data_us_r_reg[6]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/data_d_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/data_d_reg[47]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/data_us_r_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/data_us_r_reg[7]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/data_d_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/data_d_reg[48]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/data_us_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/data_d_reg[40]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/data_us_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/data_us_r_reg[0]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/data_d_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/data_d_reg[49]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/data_us_r_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/data_d_reg[41]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/data_us_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/data_us_r_reg[1]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/data_d_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/data_d_reg[50]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/data_us_r_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/data_d_reg[42]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/data_us_r_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/data_us_r_reg[2]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/data_d_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/data_d_reg[51]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/data_us_r_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/data_d_reg[43]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/data_us_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/data_us_r_reg[3]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/data_d_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/data_d_reg[52]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/data_us_r_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/data_d_reg[44]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/data_us_r_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/data_us_r_reg[4]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/data_d_reg[36]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/data_d_reg[56]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/data_us_r_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/data_d_reg[57]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/data_us_r_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/data_d_reg[58]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/data_us_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/data_d_reg[59]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/data_us_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/data_d_reg[60]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/data_us_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/data_d_reg[61]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/data_us_r_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/data_d_reg[53]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/data_us_r_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/data_d_reg[62]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/data_us_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/data_d_reg[54]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/data_us_r_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/data_d_reg[63]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/data_us_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/data_d_reg[55]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/data_us_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/data_d_reg[45]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/data_us_r_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/data_us_r_reg[5]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/data_d_reg[37]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/data_d_reg[46]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/data_us_r_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/data_us_r_reg[6]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/data_d_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/data_d_reg[47]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/data_us_r_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/data_us_r_reg[7]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/data_d_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/data_d_reg[48]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/data_us_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/data_d_reg[40]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/data_us_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/data_us_r_reg[0]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/data_d_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/data_d_reg[49]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/data_us_r_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/data_d_reg[41]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/data_us_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/data_us_r_reg[1]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/data_d_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/data_d_reg[50]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/data_us_r_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/data_d_reg[42]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/data_us_r_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/data_us_r_reg[2]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/data_d_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/data_d_reg[51]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/data_us_r_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/data_d_reg[43]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/data_us_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/data_us_r_reg[3]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/data_d_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/data_d_reg[52]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/data_us_r_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/data_d_reg[44]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/data_us_r_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/data_us_r_reg[4]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/data_d_reg[36]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/ila_align_c/data_d_reg[56]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/data_us_r_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/ila_align_c/data_d_reg[57]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/data_us_r_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/ila_align_c/data_d_reg[58]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/data_us_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/ila_align_c/data_d_reg[59]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/data_us_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/ila_align_c/data_d_reg[60]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/data_us_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/ila_align_c/data_d_reg[61]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/data_us_r_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/ila_align_c/data_d_reg[53]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/data_us_r_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/ila_align_c/data_d_reg[62]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/data_us_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/ila_align_c/data_d_reg[54]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/data_us_r_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/ila_align_c/data_d_reg[63]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/data_us_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/ila_align_c/data_d_reg[55]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/data_us_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/ila_align_c/data_d_reg[45]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/data_us_r_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/data_us_r_reg[5]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/ila_align_c/data_d_reg[37]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/ila_align_c/data_d_reg[46]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/data_us_r_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/data_us_r_reg[6]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/ila_align_c/data_d_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/ila_align_c/data_d_reg[47]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/data_us_r_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/data_us_r_reg[7]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/ila_align_c/data_d_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/ila_align_c/data_d_reg[48]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/data_us_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/ila_align_c/data_d_reg[40]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/data_us_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/data_us_r_reg[0]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/ila_align_c/data_d_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/ila_align_c/data_d_reg[49]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/data_us_r_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/ila_align_c/data_d_reg[41]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/data_us_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/data_us_r_reg[1]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/ila_align_c/data_d_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/ila_align_c/data_d_reg[50]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/data_us_r_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/ila_align_c/data_d_reg[42]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/data_us_r_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/data_us_r_reg[2]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/ila_align_c/data_d_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/ila_align_c/data_d_reg[51]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/data_us_r_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/ila_align_c/data_d_reg[43]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/data_us_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/data_us_r_reg[3]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/ila_align_c/data_d_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/ila_align_c/data_d_reg[52]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/data_us_r_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/ila_align_c/data_d_reg[44]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/data_us_r_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/data_us_r_reg[4]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/ila_align_c/data_d_reg[36]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/ila_align_c/data_d_reg[56]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/comma_c/data_us_r_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/ila_align_c/data_d_reg[57]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/comma_c/data_us_r_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/ila_align_c/data_d_reg[58]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/comma_c/data_us_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/ila_align_c/data_d_reg[59]' (FD) to 'inst/i_0/i_jesd204_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/comma_c/data_us_r_reg[27]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/i_jesd204_0/\rx_32_c/stat_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/i_jesd204_0/\rx_32_c/sync_l3_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\rxstatus_r_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/i_axi_lite_ipif/\I_SLAVE_ATTACHMENT/s_axi_rresp_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/i_axi_lite_ipif/\I_SLAVE_ATTACHMENT/s_axi_bresp_reg_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1163.914 ; gain = 777.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------+------------+----------+
|      |RTL Partition                         |Replication |Instances |
+------+--------------------------------------+------------+----------+
|1     |muxpart__50_jesd204_0_register_decode |           1|       160|
|2     |jesd204_0_register_decode__GB1        |           1|       164|
|3     |jesd204_0_block__GCB0                 |           1|     28804|
|4     |jesd204_0_block__GCB1                 |           1|      6841|
+------+--------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1163.914 ; gain = 777.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1246.992 ; gain = 860.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------+------------+----------+
|      |RTL Partition                         |Replication |Instances |
+------+--------------------------------------+------------+----------+
|1     |muxpart__50_jesd204_0_register_decode |           1|       160|
|2     |jesd204_0_register_decode__GB1        |           1|       164|
|3     |jesd204_0_block__GCB0                 |           1|     28793|
|4     |jesd204_0_block__GCB1                 |           1|      6841|
+------+--------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 1342.098 ; gain = 955.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1342.098 ; gain = 955.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1342.098 ; gain = 955.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1342.098 ; gain = 955.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1342.098 ; gain = 955.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 1342.098 ; gain = 955.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 1342.098 ; gain = 955.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   319|
|2     |LUT1   |    85|
|3     |LUT2   |   676|
|4     |LUT3   |   423|
|5     |LUT4   |   875|
|6     |LUT5   |   989|
|7     |LUT6   |  3897|
|8     |MUXF7  |   164|
|9     |MUXF8  |    24|
|10    |RAM64M |   384|
|11    |FDPE   |    18|
|12    |FDRE   |  6292|
|13    |FDSE   |   191|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 1342.098 ; gain = 955.441
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 1342.098 ; gain = 373.812
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 1342.098 ; gain = 955.441
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 891 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1342.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 384 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 384 instances

INFO: [Common 17-83] Releasing license: Synthesis
222 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 1342.098 ; gain = 961.816
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1342.098 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.runs/jesd204_0_synth_1/jesd204_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP jesd204_0, cache-ID = 2685d958e5114ee8
INFO: [Coretcl 2-1174] Renamed 133 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1342.098 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/DSIP/DSIP_EB_banji_kaifa/chengdu_BIT/project_vivado18.3_YTH2_ADDA_pgb4_3.2/project_1/project_1.runs/jesd204_0_synth_1/jesd204_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file jesd204_0_utilization_synth.rpt -pb jesd204_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 26 14:56:46 2024...
