library std;
library ieee;
use std.standard.all;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity subCircuit_WB is
  port ( instr: in std_logic_vector(15 downto 0);
				
		 
    );
	 
end subCircuit_WB;
architecture behav of subCircuit_WB is

begin

end behav;