/******************************************************************************
 * COPYRIGHT CRAY INC. ar_wc_defs.h
 * FILE: ar_wc_defs.h
 * Created by v2h.c on Wed Oct  8 14:39:04 2014
 ******************************************************************************/

#ifndef _AR_WC_DEFS_H_
#define _AR_WC_DEFS_H_

#define AR_WC_N_MMRS                                           	77
#define AR_WC_N_DESCS                                          	0

/*
 *  AR WC MMR TABLE ADDRESS DEFINES
 */

/*
 *  AR WC MMR ADDRESS DEFINES
 */
#define AR_NIC_WC_CFG_PARAMS                                   	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_CFG_PARAMS_SIZE                              	0x0000000008ull
#define AR_NIC_WC_CFG_PARAMS_LIMIT                             	AR_NIC_WC_CFG_PARAMS+AR_NIC_WC_CFG_PARAMS_SIZE-1
#define AR_NIC_WC_WC_MMR_RING_0_HI_WC                          	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_MMR_RING_0_HI_WC_SIZE                     	0x0000000018ull
#define AR_NIC_WC_WC_MMR_RING_0_HI_WC_LIMIT                    	AR_NIC_WC_WC_MMR_RING_0_HI_WC+AR_NIC_WC_WC_MMR_RING_0_HI_WC_SIZE-1
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC                         	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_SIZE                    	0x0000000010ull
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_LIMIT                   	AR_NIC_WC_WC_MMR_RING_0_MID_WC+AR_NIC_WC_WC_MMR_RING_0_MID_WC_SIZE-1
#define AR_NIC_WC_WC_MMR_RING_0_LO_WC                          	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_MMR_RING_0_LO_WC_SIZE                     	0x0000000008ull
#define AR_NIC_WC_WC_MMR_RING_0_LO_WC_LIMIT                    	AR_NIC_WC_WC_MMR_RING_0_LO_WC+AR_NIC_WC_WC_MMR_RING_0_LO_WC_SIZE-1
#define AR_NIC_WC_ERR_FLG_1_HI_WC                              	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_ERR_FLG_1_HI_WC_SIZE                         	0x0000000018ull
#define AR_NIC_WC_ERR_FLG_1_HI_WC_LIMIT                        	AR_NIC_WC_ERR_FLG_1_HI_WC+AR_NIC_WC_ERR_FLG_1_HI_WC_SIZE-1
#define AR_NIC_WC_ERR_FLG_1_MID_WC                             	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_ERR_FLG_1_MID_WC_SIZE                        	0x0000000010ull
#define AR_NIC_WC_ERR_FLG_1_MID_WC_LIMIT                       	AR_NIC_WC_ERR_FLG_1_MID_WC+AR_NIC_WC_ERR_FLG_1_MID_WC_SIZE-1
#define AR_NIC_WC_ERR_FLG_1_LO_WC                              	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_ERR_FLG_1_LO_WC_SIZE                         	0x0000000008ull
#define AR_NIC_WC_ERR_FLG_1_LO_WC_LIMIT                        	AR_NIC_WC_ERR_FLG_1_LO_WC+AR_NIC_WC_ERR_FLG_1_LO_WC_SIZE-1
#define AR_NIC_WC_WC_PARB_FLIT_2_HI_WC                         	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_PARB_FLIT_2_HI_WC_SIZE                    	0x0000000018ull
#define AR_NIC_WC_WC_PARB_FLIT_2_HI_WC_LIMIT                   	AR_NIC_WC_WC_PARB_FLIT_2_HI_WC+AR_NIC_WC_WC_PARB_FLIT_2_HI_WC_SIZE-1
#define AR_NIC_WC_WC_PARB_FLIT_2_MID_WC                        	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_PARB_FLIT_2_MID_WC_SIZE                   	0x0000000010ull
#define AR_NIC_WC_WC_PARB_FLIT_2_MID_WC_LIMIT                  	AR_NIC_WC_WC_PARB_FLIT_2_MID_WC+AR_NIC_WC_WC_PARB_FLIT_2_MID_WC_SIZE-1
#define AR_NIC_WC_WC_PARB_FLIT_2_LO_WC                         	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_PARB_FLIT_2_LO_WC_SIZE                    	0x0000000008ull
#define AR_NIC_WC_WC_PARB_FLIT_2_LO_WC_LIMIT                   	AR_NIC_WC_WC_PARB_FLIT_2_LO_WC+AR_NIC_WC_WC_PARB_FLIT_2_LO_WC_SIZE-1
#define AR_NIC_WC_WC_SSID_RSP_FLIT_3_HI_WC                     	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_SSID_RSP_FLIT_3_HI_WC_SIZE                	0x0000000018ull
#define AR_NIC_WC_WC_SSID_RSP_FLIT_3_HI_WC_LIMIT               	AR_NIC_WC_WC_SSID_RSP_FLIT_3_HI_WC+AR_NIC_WC_WC_SSID_RSP_FLIT_3_HI_WC_SIZE-1
#define AR_NIC_WC_WC_SSID_RSP_FLIT_3_MID_WC                    	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_SSID_RSP_FLIT_3_MID_WC_SIZE               	0x0000000010ull
#define AR_NIC_WC_WC_SSID_RSP_FLIT_3_MID_WC_LIMIT              	AR_NIC_WC_WC_SSID_RSP_FLIT_3_MID_WC+AR_NIC_WC_WC_SSID_RSP_FLIT_3_MID_WC_SIZE-1
#define AR_NIC_WC_WC_SSID_RSP_FLIT_3_LO_WC                     	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_SSID_RSP_FLIT_3_LO_WC_SIZE                	0x0000000008ull
#define AR_NIC_WC_WC_SSID_RSP_FLIT_3_LO_WC_LIMIT               	AR_NIC_WC_WC_SSID_RSP_FLIT_3_LO_WC+AR_NIC_WC_WC_SSID_RSP_FLIT_3_LO_WC_SIZE-1
#define AR_NIC_WC_WC_TOP_MISC_4_HI_WC                          	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_TOP_MISC_4_HI_WC_SIZE                     	0x0000000018ull
#define AR_NIC_WC_WC_TOP_MISC_4_HI_WC_LIMIT                    	AR_NIC_WC_WC_TOP_MISC_4_HI_WC+AR_NIC_WC_WC_TOP_MISC_4_HI_WC_SIZE-1
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC                         	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_SIZE                    	0x0000000010ull
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_LIMIT                   	AR_NIC_WC_WC_TOP_MISC_4_MID_WC+AR_NIC_WC_WC_TOP_MISC_4_MID_WC_SIZE-1
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC                          	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_SIZE                     	0x0000000008ull
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_LIMIT                    	AR_NIC_WC_WC_TOP_MISC_4_LO_WC+AR_NIC_WC_WC_TOP_MISC_4_LO_WC_SIZE-1
#define AR_NIC_WC_WC_FLUSH_MISC_5_HI_WC                        	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_FLUSH_MISC_5_HI_WC_SIZE                   	0x0000000018ull
#define AR_NIC_WC_WC_FLUSH_MISC_5_HI_WC_LIMIT                  	AR_NIC_WC_WC_FLUSH_MISC_5_HI_WC+AR_NIC_WC_WC_FLUSH_MISC_5_HI_WC_SIZE-1
#define AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC                       	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_SIZE                  	0x0000000010ull
#define AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_LIMIT                 	AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC+AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_SIZE-1
#define AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC                        	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_SIZE                   	0x0000000008ull
#define AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_LIMIT                  	AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC+AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_SIZE-1
#define AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_HI_WC                   	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_HI_WC_SIZE              	0x0000000018ull
#define AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_HI_WC_LIMIT             	AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_HI_WC+AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_HI_WC_SIZE-1
#define AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_MID_WC                  	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_MID_WC_SIZE             	0x0000000010ull
#define AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_MID_WC_LIMIT            	AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_MID_WC+AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_MID_WC_SIZE-1
#define AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_LO_WC                   	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_LO_WC_SIZE              	0x0000000008ull
#define AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_LO_WC_LIMIT             	AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_LO_WC+AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_LO_WC_SIZE-1
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC                     	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_SIZE                	0x0000000018ull
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_LIMIT               	AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC+AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_SIZE-1
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_MID_WC                    	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_MID_WC_SIZE               	0x0000000010ull
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_MID_WC_LIMIT              	AR_NIC_WC_WC_BUF0_LM_DATA1_7_MID_WC+AR_NIC_WC_WC_BUF0_LM_DATA1_7_MID_WC_SIZE-1
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_LO_WC                     	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_LO_WC_SIZE                	0x0000000008ull
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_LO_WC_LIMIT               	AR_NIC_WC_WC_BUF0_LM_DATA1_7_LO_WC+AR_NIC_WC_WC_BUF0_LM_DATA1_7_LO_WC_SIZE-1
#define AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC                     	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_SIZE                	0x0000000018ull
#define AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_LIMIT               	AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC+AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_SIZE-1
#define AR_NIC_WC_WC_BUF0_LM_DATA2_8_MID_WC                    	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_BUF0_LM_DATA2_8_MID_WC_SIZE               	0x0000000010ull
#define AR_NIC_WC_WC_BUF0_LM_DATA2_8_MID_WC_LIMIT              	AR_NIC_WC_WC_BUF0_LM_DATA2_8_MID_WC+AR_NIC_WC_WC_BUF0_LM_DATA2_8_MID_WC_SIZE-1
#define AR_NIC_WC_WC_BUF0_LM_DATA2_8_LO_WC                     	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_BUF0_LM_DATA2_8_LO_WC_SIZE                	0x0000000008ull
#define AR_NIC_WC_WC_BUF0_LM_DATA2_8_LO_WC_LIMIT               	AR_NIC_WC_WC_BUF0_LM_DATA2_8_LO_WC+AR_NIC_WC_WC_BUF0_LM_DATA2_8_LO_WC_SIZE-1
#define AR_NIC_WC_WC_BUF0_LM_DATA3_9_HI_WC                     	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_BUF0_LM_DATA3_9_HI_WC_SIZE                	0x0000000018ull
#define AR_NIC_WC_WC_BUF0_LM_DATA3_9_HI_WC_LIMIT               	AR_NIC_WC_WC_BUF0_LM_DATA3_9_HI_WC+AR_NIC_WC_WC_BUF0_LM_DATA3_9_HI_WC_SIZE-1
#define AR_NIC_WC_WC_BUF0_LM_DATA3_9_MID_WC                    	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_BUF0_LM_DATA3_9_MID_WC_SIZE               	0x0000000010ull
#define AR_NIC_WC_WC_BUF0_LM_DATA3_9_MID_WC_LIMIT              	AR_NIC_WC_WC_BUF0_LM_DATA3_9_MID_WC+AR_NIC_WC_WC_BUF0_LM_DATA3_9_MID_WC_SIZE-1
#define AR_NIC_WC_WC_BUF0_LM_DATA3_9_LO_WC                     	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_BUF0_LM_DATA3_9_LO_WC_SIZE                	0x0000000008ull
#define AR_NIC_WC_WC_BUF0_LM_DATA3_9_LO_WC_LIMIT               	AR_NIC_WC_WC_BUF0_LM_DATA3_9_LO_WC+AR_NIC_WC_WC_BUF0_LM_DATA3_9_LO_WC_SIZE-1
#define AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC                  	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_SIZE             	0x0000000018ull
#define AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_LIMIT            	AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC+AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_SIZE-1
#define AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_MID_WC                 	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_MID_WC_SIZE            	0x0000000010ull
#define AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_MID_WC_LIMIT           	AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_MID_WC+AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_MID_WC_SIZE-1
#define AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_LO_WC                  	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_LO_WC_SIZE             	0x0000000008ull
#define AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_LO_WC_LIMIT            	AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_LO_WC+AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_LO_WC_SIZE-1
#define AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_HI_WC                   	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_HI_WC_SIZE              	0x0000000018ull
#define AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_HI_WC_LIMIT             	AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_HI_WC+AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_HI_WC_SIZE-1
#define AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_MID_WC                  	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_MID_WC_SIZE             	0x0000000010ull
#define AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_MID_WC_LIMIT            	AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_MID_WC+AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_MID_WC_SIZE-1
#define AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_LO_WC                   	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_LO_WC_SIZE              	0x0000000008ull
#define AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_LO_WC_LIMIT             	AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_LO_WC+AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_LO_WC_SIZE-1
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC                     	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_SIZE                	0x0000000018ull
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_LIMIT               	AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC+AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_SIZE-1
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_MID_WC                    	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_MID_WC_SIZE               	0x0000000010ull
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_MID_WC_LIMIT              	AR_NIC_WC_WC_BUF1_LM_DATA1_C_MID_WC+AR_NIC_WC_WC_BUF1_LM_DATA1_C_MID_WC_SIZE-1
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_LO_WC                     	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_LO_WC_SIZE                	0x0000000008ull
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_LO_WC_LIMIT               	AR_NIC_WC_WC_BUF1_LM_DATA1_C_LO_WC+AR_NIC_WC_WC_BUF1_LM_DATA1_C_LO_WC_SIZE-1
#define AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC                     	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_SIZE                	0x0000000018ull
#define AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_LIMIT               	AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC+AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_SIZE-1
#define AR_NIC_WC_WC_BUF1_LM_DATA2_D_MID_WC                    	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_BUF1_LM_DATA2_D_MID_WC_SIZE               	0x0000000010ull
#define AR_NIC_WC_WC_BUF1_LM_DATA2_D_MID_WC_LIMIT              	AR_NIC_WC_WC_BUF1_LM_DATA2_D_MID_WC+AR_NIC_WC_WC_BUF1_LM_DATA2_D_MID_WC_SIZE-1
#define AR_NIC_WC_WC_BUF1_LM_DATA2_D_LO_WC                     	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_BUF1_LM_DATA2_D_LO_WC_SIZE                	0x0000000008ull
#define AR_NIC_WC_WC_BUF1_LM_DATA2_D_LO_WC_LIMIT               	AR_NIC_WC_WC_BUF1_LM_DATA2_D_LO_WC+AR_NIC_WC_WC_BUF1_LM_DATA2_D_LO_WC_SIZE-1
#define AR_NIC_WC_WC_BUF1_LM_DATA3_E_HI_WC                     	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_BUF1_LM_DATA3_E_HI_WC_SIZE                	0x0000000018ull
#define AR_NIC_WC_WC_BUF1_LM_DATA3_E_HI_WC_LIMIT               	AR_NIC_WC_WC_BUF1_LM_DATA3_E_HI_WC+AR_NIC_WC_WC_BUF1_LM_DATA3_E_HI_WC_SIZE-1
#define AR_NIC_WC_WC_BUF1_LM_DATA3_E_MID_WC                    	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_BUF1_LM_DATA3_E_MID_WC_SIZE               	0x0000000010ull
#define AR_NIC_WC_WC_BUF1_LM_DATA3_E_MID_WC_LIMIT              	AR_NIC_WC_WC_BUF1_LM_DATA3_E_MID_WC+AR_NIC_WC_WC_BUF1_LM_DATA3_E_MID_WC_SIZE-1
#define AR_NIC_WC_WC_BUF1_LM_DATA3_E_LO_WC                     	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_BUF1_LM_DATA3_E_LO_WC_SIZE                	0x0000000008ull
#define AR_NIC_WC_WC_BUF1_LM_DATA3_E_LO_WC_LIMIT               	AR_NIC_WC_WC_BUF1_LM_DATA3_E_LO_WC+AR_NIC_WC_WC_BUF1_LM_DATA3_E_LO_WC_SIZE-1
#define AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC                  	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_SIZE             	0x0000000018ull
#define AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_LIMIT            	AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC+AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_SIZE-1
#define AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_MID_WC                 	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_MID_WC_SIZE            	0x0000000010ull
#define AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_MID_WC_LIMIT           	AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_MID_WC+AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_MID_WC_SIZE-1
#define AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_LO_WC                  	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_LO_WC_SIZE             	0x0000000008ull
#define AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_LO_WC_LIMIT            	AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_LO_WC+AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_LO_WC_SIZE-1
#define AR_NIC_WC_MUX_SEL_FF_HI_WC                             	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_MUX_SEL_FF_HI_WC_SIZE                        	0x0000000018ull
#define AR_NIC_WC_MUX_SEL_FF_HI_WC_LIMIT                       	AR_NIC_WC_MUX_SEL_FF_HI_WC+AR_NIC_WC_MUX_SEL_FF_HI_WC_SIZE-1
#define AR_NIC_WC_MUX_SEL_FF_MID_WC                            	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_MUX_SEL_FF_MID_WC_SIZE                       	0x0000000010ull
#define AR_NIC_WC_MUX_SEL_FF_MID_WC_LIMIT                      	AR_NIC_WC_MUX_SEL_FF_MID_WC+AR_NIC_WC_MUX_SEL_FF_MID_WC_SIZE-1
#define AR_NIC_WC_MUX_SEL_FF_LO_WC                             	(AR_WC_BASE+0x0000000000ull)
#define AR_NIC_WC_MUX_SEL_FF_LO_WC_SIZE                        	0x0000000008ull
#define AR_NIC_WC_MUX_SEL_FF_LO_WC_LIMIT                       	AR_NIC_WC_MUX_SEL_FF_LO_WC+AR_NIC_WC_MUX_SEL_FF_LO_WC_SIZE-1
#define AR_NIC_WC_CFG_CRDTS                                    	(AR_WC_BASE+0x0000000008ull)
#define AR_NIC_WC_CFG_CRDTS_SIZE                               	0x0000000008ull
#define AR_NIC_WC_CFG_CRDTS_LIMIT                              	AR_NIC_WC_CFG_CRDTS+AR_NIC_WC_CFG_CRDTS_SIZE-1
#define AR_NIC_WC_DBG_ERRINJ_MEM                               	(AR_WC_BASE+0x0000001000ull)
#define AR_NIC_WC_DBG_ERRINJ_MEM_SIZE                          	0x0000000008ull
#define AR_NIC_WC_DBG_ERRINJ_MEM_LIMIT                         	AR_NIC_WC_DBG_ERRINJ_MEM+AR_NIC_WC_DBG_ERRINJ_MEM_SIZE-1
#define AR_NIC_WC_DBG_ERRINJ_BUS                               	(AR_WC_BASE+0x0000001008ull)
#define AR_NIC_WC_DBG_ERRINJ_BUS_SIZE                          	0x0000000008ull
#define AR_NIC_WC_DBG_ERRINJ_BUS_LIMIT                         	AR_NIC_WC_DBG_ERRINJ_BUS+AR_NIC_WC_DBG_ERRINJ_BUS_SIZE-1
#define AR_NIC_WC_DBG_BUF_INVAL                                	(AR_WC_BASE+0x0000001010ull)
#define AR_NIC_WC_DBG_BUF_INVAL_SIZE                           	0x0000000008ull
#define AR_NIC_WC_DBG_BUF_INVAL_LIMIT                          	AR_NIC_WC_DBG_BUF_INVAL+AR_NIC_WC_DBG_BUF_INVAL_SIZE-1
#define AR_NIC_WC_STS_BUF_AVAIL                                	(AR_WC_BASE+0x0000002000ull)
#define AR_NIC_WC_STS_BUF_AVAIL_SIZE                           	0x0000000008ull
#define AR_NIC_WC_STS_BUF_AVAIL_LIMIT                          	AR_NIC_WC_STS_BUF_AVAIL+AR_NIC_WC_STS_BUF_AVAIL_SIZE-1
#define AR_NIC_WC_STS_BUF_VLD                                  	(AR_WC_BASE+0x0000002008ull)
#define AR_NIC_WC_STS_BUF_VLD_SIZE                             	0x0000000008ull
#define AR_NIC_WC_STS_BUF_VLD_LIMIT                            	AR_NIC_WC_STS_BUF_VLD+AR_NIC_WC_STS_BUF_VLD_SIZE-1
#define AR_NIC_WC_ERR_FLG                                      	(AR_WC_BASE+0x0000003000ull)
#define AR_NIC_WC_ERR_FLG_SIZE                                 	0x0000000008ull
#define AR_NIC_WC_ERR_FLG_LIMIT                                	AR_NIC_WC_ERR_FLG+AR_NIC_WC_ERR_FLG_SIZE-1
#define AR_NIC_WC_ERR_CLR                                      	(AR_WC_BASE+0x0000003008ull)
#define AR_NIC_WC_ERR_CLR_SIZE                                 	0x0000000008ull
#define AR_NIC_WC_ERR_CLR_LIMIT                                	AR_NIC_WC_ERR_CLR+AR_NIC_WC_ERR_CLR_SIZE-1
#define AR_NIC_WC_ERR_HSS_MSK                                  	(AR_WC_BASE+0x0000003010ull)
#define AR_NIC_WC_ERR_HSS_MSK_SIZE                             	0x0000000008ull
#define AR_NIC_WC_ERR_HSS_MSK_LIMIT                            	AR_NIC_WC_ERR_HSS_MSK+AR_NIC_WC_ERR_HSS_MSK_SIZE-1
#define AR_NIC_WC_ERR_OS_MSK                                   	(AR_WC_BASE+0x0000003018ull)
#define AR_NIC_WC_ERR_OS_MSK_SIZE                              	0x0000000008ull
#define AR_NIC_WC_ERR_OS_MSK_LIMIT                             	AR_NIC_WC_ERR_OS_MSK+AR_NIC_WC_ERR_OS_MSK_SIZE-1
#define AR_NIC_WC_ERR_FIRST_FLG                                	(AR_WC_BASE+0x0000003020ull)
#define AR_NIC_WC_ERR_FIRST_FLG_SIZE                           	0x0000000008ull
#define AR_NIC_WC_ERR_FIRST_FLG_LIMIT                          	AR_NIC_WC_ERR_FIRST_FLG+AR_NIC_WC_ERR_FIRST_FLG_SIZE-1
#define AR_NIC_WC_ERR_INFO_BUF0                                	(AR_WC_BASE+0x0000004000ull)
#define AR_NIC_WC_ERR_INFO_BUF0_SIZE                           	0x0000000008ull
#define AR_NIC_WC_ERR_INFO_BUF0_LIMIT                          	AR_NIC_WC_ERR_INFO_BUF0+AR_NIC_WC_ERR_INFO_BUF0_SIZE-1
#define AR_NIC_WC_ERR_INFO_BUF1                                	(AR_WC_BASE+0x0000004008ull)
#define AR_NIC_WC_ERR_INFO_BUF1_SIZE                           	0x0000000008ull
#define AR_NIC_WC_ERR_INFO_BUF1_LIMIT                          	AR_NIC_WC_ERR_INFO_BUF1+AR_NIC_WC_ERR_INFO_BUF1_SIZE-1
#define AR_NIC_WC_ERR_INFO_RSPIN0                              	(AR_WC_BASE+0x0000004010ull)
#define AR_NIC_WC_ERR_INFO_RSPIN0_SIZE                         	0x0000000008ull
#define AR_NIC_WC_ERR_INFO_RSPIN0_LIMIT                        	AR_NIC_WC_ERR_INFO_RSPIN0+AR_NIC_WC_ERR_INFO_RSPIN0_SIZE-1
#define AR_NIC_WC_ERR_INFO_RSPIN1                              	(AR_WC_BASE+0x0000004018ull)
#define AR_NIC_WC_ERR_INFO_RSPIN1_SIZE                         	0x0000000008ull
#define AR_NIC_WC_ERR_INFO_RSPIN1_LIMIT                        	AR_NIC_WC_ERR_INFO_RSPIN1+AR_NIC_WC_ERR_INFO_RSPIN1_SIZE-1
#define AR_NIC_WC_ERR_INFO_CNT_SBE_BUF0                        	(AR_WC_BASE+0x0000005000ull)
#define AR_NIC_WC_ERR_INFO_CNT_SBE_BUF0_SIZE                   	0x0000000008ull
#define AR_NIC_WC_ERR_INFO_CNT_SBE_BUF0_LIMIT                  	AR_NIC_WC_ERR_INFO_CNT_SBE_BUF0+AR_NIC_WC_ERR_INFO_CNT_SBE_BUF0_SIZE-1
#define AR_NIC_WC_ERR_INFO_CNT_MBE_BUF0                        	(AR_WC_BASE+0x0000005008ull)
#define AR_NIC_WC_ERR_INFO_CNT_MBE_BUF0_SIZE                   	0x0000000008ull
#define AR_NIC_WC_ERR_INFO_CNT_MBE_BUF0_LIMIT                  	AR_NIC_WC_ERR_INFO_CNT_MBE_BUF0+AR_NIC_WC_ERR_INFO_CNT_MBE_BUF0_SIZE-1
#define AR_NIC_WC_ERR_INFO_CNT_SBE_BUF1                        	(AR_WC_BASE+0x0000005010ull)
#define AR_NIC_WC_ERR_INFO_CNT_SBE_BUF1_SIZE                   	0x0000000008ull
#define AR_NIC_WC_ERR_INFO_CNT_SBE_BUF1_LIMIT                  	AR_NIC_WC_ERR_INFO_CNT_SBE_BUF1+AR_NIC_WC_ERR_INFO_CNT_SBE_BUF1_SIZE-1
#define AR_NIC_WC_ERR_INFO_CNT_MBE_BUF1                        	(AR_WC_BASE+0x0000005018ull)
#define AR_NIC_WC_ERR_INFO_CNT_MBE_BUF1_SIZE                   	0x0000000008ull
#define AR_NIC_WC_ERR_INFO_CNT_MBE_BUF1_LIMIT                  	AR_NIC_WC_ERR_INFO_CNT_MBE_BUF1+AR_NIC_WC_ERR_INFO_CNT_MBE_BUF1_SIZE-1
#define AR_NIC_WC_ERR_INFO_CNT_SBE_RSPIN0                      	(AR_WC_BASE+0x0000005020ull)
#define AR_NIC_WC_ERR_INFO_CNT_SBE_RSPIN0_SIZE                 	0x0000000008ull
#define AR_NIC_WC_ERR_INFO_CNT_SBE_RSPIN0_LIMIT                	AR_NIC_WC_ERR_INFO_CNT_SBE_RSPIN0+AR_NIC_WC_ERR_INFO_CNT_SBE_RSPIN0_SIZE-1
#define AR_NIC_WC_ERR_INFO_CNT_MBE_RSPIN0                      	(AR_WC_BASE+0x0000005028ull)
#define AR_NIC_WC_ERR_INFO_CNT_MBE_RSPIN0_SIZE                 	0x0000000008ull
#define AR_NIC_WC_ERR_INFO_CNT_MBE_RSPIN0_LIMIT                	AR_NIC_WC_ERR_INFO_CNT_MBE_RSPIN0+AR_NIC_WC_ERR_INFO_CNT_MBE_RSPIN0_SIZE-1
#define AR_NIC_WC_ERR_INFO_CNT_SBE_RSPIN1                      	(AR_WC_BASE+0x0000005030ull)
#define AR_NIC_WC_ERR_INFO_CNT_SBE_RSPIN1_SIZE                 	0x0000000008ull
#define AR_NIC_WC_ERR_INFO_CNT_SBE_RSPIN1_LIMIT                	AR_NIC_WC_ERR_INFO_CNT_SBE_RSPIN1+AR_NIC_WC_ERR_INFO_CNT_SBE_RSPIN1_SIZE-1
#define AR_NIC_WC_ERR_INFO_CNT_MBE_RSPIN1                      	(AR_WC_BASE+0x0000005038ull)
#define AR_NIC_WC_ERR_INFO_CNT_MBE_RSPIN1_SIZE                 	0x0000000008ull
#define AR_NIC_WC_ERR_INFO_CNT_MBE_RSPIN1_LIMIT                	AR_NIC_WC_ERR_INFO_CNT_MBE_RSPIN1+AR_NIC_WC_ERR_INFO_CNT_MBE_RSPIN1_SIZE-1
#define AR_NIC_WC_PRF_RSP_BYTES_RCVD                           	(AR_WC_BASE+0x0000006000ull)
#define AR_NIC_WC_PRF_RSP_BYTES_RCVD_SIZE                      	0x0000000008ull
#define AR_NIC_WC_PRF_RSP_BYTES_RCVD_LIMIT                     	AR_NIC_WC_PRF_RSP_BYTES_RCVD+AR_NIC_WC_PRF_RSP_BYTES_RCVD_SIZE-1
#define AR_NIC_WC_PRF_BUFS_VLD                                 	(AR_WC_BASE+0x0000006008ull)
#define AR_NIC_WC_PRF_BUFS_VLD_SIZE                            	0x0000000008ull
#define AR_NIC_WC_PRF_BUFS_VLD_LIMIT                           	AR_NIC_WC_PRF_BUFS_VLD+AR_NIC_WC_PRF_BUFS_VLD_SIZE-1

/*
 *  AR_NIC_WC_CFG_PARAMS DEFINES
 */
#define AR_NIC_WC_CFG_PARAMS_BUF_SCRUB_RATE_MASK                        	0x00000ffffffff000ull
#define AR_NIC_WC_CFG_PARAMS_REQ_WAIT_CNT_MASK                          	0x00000000000001f0ull
#define AR_NIC_WC_CFG_PARAMS_ENABLE_MASK                                	0x0000000000000001ull
#define AR_NIC_WC_CFG_PARAMS_BUF_SCRUB_RATE_BP                          	12
#define AR_NIC_WC_CFG_PARAMS_REQ_WAIT_CNT_BP                            	4
#define AR_NIC_WC_CFG_PARAMS_ENABLE_BP                                  	0
#define AR_NIC_WC_CFG_PARAMS_BUF_SCRUB_RATE_QW                          	0
#define AR_NIC_WC_CFG_PARAMS_REQ_WAIT_CNT_QW                            	0
#define AR_NIC_WC_CFG_PARAMS_ENABLE_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_MMR_RING_0_HI_WC DEFINES
 */
#define AR_NIC_WC_WC_MMR_RING_0_HI_WC_UNUSED_145_35_MASK                	0x000000000003ffffull
#define AR_NIC_WC_WC_MMR_RING_0_HI_WC_UNUSED_145_35_BP                  	0
#define AR_NIC_WC_WC_MMR_RING_0_HI_WC_UNUSED_145_35_QW                  	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_MMR_RING_0_MID_WC DEFINES
 */
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_UNUSED_127_98_MASK               	0xfffffffc00000000ull
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUFFER_TIMEOUT_MASK         	0x0000000200000000ull
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_RSPIN1_HDR_PBE_MASK         	0x0000000100000000ull
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_RSPIN0_HDR_PBE_MASK         	0x0000000080000000ull
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_NTWK_RSP_HDR_PBE_MASK       	0x0000000040000000ull
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_TAG_PBE_MASK                	0x0000000020000000ull
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_RESERVED10_MASK             	0x0000000010000000ull
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF1_EVICTION_MASK          	0x0000000008000000ull
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF1_COMBINE_MASK           	0x0000000004000000ull
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF1_ALLOCATION_MASK        	0x0000000002000000ull
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF0_EVICTION_MASK          	0x0000000001000000ull
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF0_COMBINE_MASK           	0x0000000000800000ull
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF0_ALLOCATION_MASK        	0x0000000000400000ull
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_WC_OUT_MASK                 	0x0000000000200000ull
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_WC_IN_MASK                  	0x0000000000100000ull
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_PARB_PUT_MASK               	0x0000000000080000ull
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_RAT_GETRESP_MASK            	0x0000000000040000ull
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_UNUSED_81_64_MASK                	0x000000000003ffffull
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_UNUSED_127_98_BP                 	34
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUFFER_TIMEOUT_BP           	33
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_RSPIN1_HDR_PBE_BP           	32
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_RSPIN0_HDR_PBE_BP           	31
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_NTWK_RSP_HDR_PBE_BP         	30
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_TAG_PBE_BP                  	29
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_RESERVED10_BP               	28
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF1_EVICTION_BP            	27
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF1_COMBINE_BP             	26
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF1_ALLOCATION_BP          	25
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF0_EVICTION_BP            	24
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF0_COMBINE_BP             	23
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF0_ALLOCATION_BP          	22
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_WC_OUT_BP                   	21
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_WC_IN_BP                    	20
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_PARB_PUT_BP                 	19
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_RAT_GETRESP_BP              	18
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_UNUSED_81_64_BP                  	0
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_UNUSED_127_98_QW                 	1
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUFFER_TIMEOUT_QW           	1
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_RSPIN1_HDR_PBE_QW           	1
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_RSPIN0_HDR_PBE_QW           	1
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_NTWK_RSP_HDR_PBE_QW         	1
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_TAG_PBE_QW                  	1
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_RESERVED10_QW               	1
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF1_EVICTION_QW            	1
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF1_COMBINE_QW             	1
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF1_ALLOCATION_QW          	1
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF0_EVICTION_QW            	1
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF0_COMBINE_QW             	1
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF0_ALLOCATION_QW          	1
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_WC_OUT_QW                   	1
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_WC_IN_QW                    	1
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_PARB_PUT_QW                 	1
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_RAT_GETRESP_QW              	1
#define AR_NIC_WC_WC_MMR_RING_0_MID_WC_UNUSED_81_64_QW                  	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_MMR_RING_0_LO_WC DEFINES
 */
#define AR_NIC_WC_WC_MMR_RING_0_LO_WC_UNUSED_145_35_MASK                	0xfffffff800000000ull
#define AR_NIC_WC_WC_MMR_RING_0_LO_WC_WC_PI_OS_IRQ_MASK                 	0x0000000400000000ull
#define AR_NIC_WC_WC_MMR_RING_0_LO_WC_WC_LB_HSS_IRQ_MASK                	0x0000000200000000ull
#define AR_NIC_WC_WC_MMR_RING_0_LO_WC_R_Q_WC_NETMON_RING_WRACK_MASK     	0x0000000100000000ull
#define AR_NIC_WC_WC_MMR_RING_0_LO_WC_R_Q_WC_NETMON_RING_MASK           	0x00000000ffff0000ull
#define AR_NIC_WC_WC_MMR_RING_0_LO_WC_Q_NETMON_WC_RING_MASK             	0x000000000000ffffull
#define AR_NIC_WC_WC_MMR_RING_0_LO_WC_UNUSED_145_35_BP                  	35
#define AR_NIC_WC_WC_MMR_RING_0_LO_WC_WC_PI_OS_IRQ_BP                   	34
#define AR_NIC_WC_WC_MMR_RING_0_LO_WC_WC_LB_HSS_IRQ_BP                  	33
#define AR_NIC_WC_WC_MMR_RING_0_LO_WC_R_Q_WC_NETMON_RING_WRACK_BP       	32
#define AR_NIC_WC_WC_MMR_RING_0_LO_WC_R_Q_WC_NETMON_RING_BP             	16
#define AR_NIC_WC_WC_MMR_RING_0_LO_WC_Q_NETMON_WC_RING_BP               	0
#define AR_NIC_WC_WC_MMR_RING_0_LO_WC_UNUSED_145_35_QW                  	0
#define AR_NIC_WC_WC_MMR_RING_0_LO_WC_WC_PI_OS_IRQ_QW                   	0
#define AR_NIC_WC_WC_MMR_RING_0_LO_WC_WC_LB_HSS_IRQ_QW                  	0
#define AR_NIC_WC_WC_MMR_RING_0_LO_WC_R_Q_WC_NETMON_RING_WRACK_QW       	0
#define AR_NIC_WC_WC_MMR_RING_0_LO_WC_R_Q_WC_NETMON_RING_QW             	0
#define AR_NIC_WC_WC_MMR_RING_0_LO_WC_Q_NETMON_WC_RING_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_ERR_FLG_1_HI_WC DEFINES
 */
#define AR_NIC_WC_ERR_FLG_1_HI_WC_UNUSED_145_128_MASK                   	0x000000000003ffffull
#define AR_NIC_WC_ERR_FLG_1_HI_WC_UNUSED_145_128_BP                     	0
#define AR_NIC_WC_ERR_FLG_1_HI_WC_UNUSED_145_128_QW                     	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_ERR_FLG_1_MID_WC DEFINES
 */
#define AR_NIC_WC_ERR_FLG_1_MID_WC_UNUSED_127_92_MASK                   	0xfffffffff0000000ull
#define AR_NIC_WC_ERR_FLG_1_MID_WC_BUFFER_TIMEOUT_MASK                  	0x0000000008000000ull
#define AR_NIC_WC_ERR_FLG_1_MID_WC_FLUSH_RSP_FIFO_UFLW_MASK             	0x0000000004000000ull
#define AR_NIC_WC_ERR_FLG_1_MID_WC_FLUSH_RSP_FIFO_OFLW_MASK             	0x0000000002000000ull
#define AR_NIC_WC_ERR_FLG_1_MID_WC_FLUSH_REQ_FIFO_UFLW_MASK             	0x0000000001000000ull
#define AR_NIC_WC_ERR_FLG_1_MID_WC_FLUSH_REQ_FIFO_OFLW_MASK             	0x0000000000800000ull
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPOUT1_FIFO_UFLW_MASK               	0x0000000000400000ull
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPOUT1_FIFO_OFLW_MASK               	0x0000000000200000ull
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPOUT0_FIFO_UFLW_MASK               	0x0000000000100000ull
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPOUT0_FIFO_OFLW_MASK               	0x0000000000080000ull
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_FIFO_UFLW_MASK                	0x0000000000040000ull
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_FIFO_OFLW_MASK                	0x0000000000020000ull
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_FIFO_UFLW_MASK                	0x0000000000010000ull
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_FIFO_OFLW_MASK                	0x0000000000008000ull
#define AR_NIC_WC_ERR_FLG_1_MID_WC_NTWK_RSP_FIFO_UFLW_MASK              	0x0000000000004000ull
#define AR_NIC_WC_ERR_FLG_1_MID_WC_NTWK_RSP_FIFO_OFLW_MASK              	0x0000000000002000ull
#define AR_NIC_WC_ERR_FLG_1_MID_WC_TAG_PBE_MASK                         	0x0000000000001000ull
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_HDR_PBE_MASK                  	0x0000000000000800ull
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_HDR_PBE_MASK                  	0x0000000000000400ull
#define AR_NIC_WC_ERR_FLG_1_MID_WC_NTWK_RSP_HDR_PBE_MASK                	0x0000000000000200ull
#define AR_NIC_WC_ERR_FLG_1_MID_WC_BUF1_MBE_MASK                        	0x0000000000000100ull
#define AR_NIC_WC_ERR_FLG_1_MID_WC_BUF1_SBE_MASK                        	0x0000000000000080ull
#define AR_NIC_WC_ERR_FLG_1_MID_WC_BUF0_MBE_MASK                        	0x0000000000000040ull
#define AR_NIC_WC_ERR_FLG_1_MID_WC_BUF0_SBE_MASK                        	0x0000000000000020ull
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_DAT_MBE_MASK                  	0x0000000000000010ull
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_DAT_SBE_MASK                  	0x0000000000000008ull
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_DAT_MBE_MASK                  	0x0000000000000004ull
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_DAT_SBE_MASK                  	0x0000000000000002ull
#define AR_NIC_WC_ERR_FLG_1_MID_WC_DIAG_ONLY_MASK                       	0x0000000000000001ull
#define AR_NIC_WC_ERR_FLG_1_MID_WC_UNUSED_127_92_BP                     	28
#define AR_NIC_WC_ERR_FLG_1_MID_WC_BUFFER_TIMEOUT_BP                    	27
#define AR_NIC_WC_ERR_FLG_1_MID_WC_FLUSH_RSP_FIFO_UFLW_BP               	26
#define AR_NIC_WC_ERR_FLG_1_MID_WC_FLUSH_RSP_FIFO_OFLW_BP               	25
#define AR_NIC_WC_ERR_FLG_1_MID_WC_FLUSH_REQ_FIFO_UFLW_BP               	24
#define AR_NIC_WC_ERR_FLG_1_MID_WC_FLUSH_REQ_FIFO_OFLW_BP               	23
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPOUT1_FIFO_UFLW_BP                 	22
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPOUT1_FIFO_OFLW_BP                 	21
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPOUT0_FIFO_UFLW_BP                 	20
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPOUT0_FIFO_OFLW_BP                 	19
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_FIFO_UFLW_BP                  	18
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_FIFO_OFLW_BP                  	17
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_FIFO_UFLW_BP                  	16
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_FIFO_OFLW_BP                  	15
#define AR_NIC_WC_ERR_FLG_1_MID_WC_NTWK_RSP_FIFO_UFLW_BP                	14
#define AR_NIC_WC_ERR_FLG_1_MID_WC_NTWK_RSP_FIFO_OFLW_BP                	13
#define AR_NIC_WC_ERR_FLG_1_MID_WC_TAG_PBE_BP                           	12
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_HDR_PBE_BP                    	11
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_HDR_PBE_BP                    	10
#define AR_NIC_WC_ERR_FLG_1_MID_WC_NTWK_RSP_HDR_PBE_BP                  	9
#define AR_NIC_WC_ERR_FLG_1_MID_WC_BUF1_MBE_BP                          	8
#define AR_NIC_WC_ERR_FLG_1_MID_WC_BUF1_SBE_BP                          	7
#define AR_NIC_WC_ERR_FLG_1_MID_WC_BUF0_MBE_BP                          	6
#define AR_NIC_WC_ERR_FLG_1_MID_WC_BUF0_SBE_BP                          	5
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_DAT_MBE_BP                    	4
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_DAT_SBE_BP                    	3
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_DAT_MBE_BP                    	2
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_DAT_SBE_BP                    	1
#define AR_NIC_WC_ERR_FLG_1_MID_WC_DIAG_ONLY_BP                         	0
#define AR_NIC_WC_ERR_FLG_1_MID_WC_UNUSED_127_92_QW                     	1
#define AR_NIC_WC_ERR_FLG_1_MID_WC_BUFFER_TIMEOUT_QW                    	1
#define AR_NIC_WC_ERR_FLG_1_MID_WC_FLUSH_RSP_FIFO_UFLW_QW               	1
#define AR_NIC_WC_ERR_FLG_1_MID_WC_FLUSH_RSP_FIFO_OFLW_QW               	1
#define AR_NIC_WC_ERR_FLG_1_MID_WC_FLUSH_REQ_FIFO_UFLW_QW               	1
#define AR_NIC_WC_ERR_FLG_1_MID_WC_FLUSH_REQ_FIFO_OFLW_QW               	1
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPOUT1_FIFO_UFLW_QW                 	1
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPOUT1_FIFO_OFLW_QW                 	1
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPOUT0_FIFO_UFLW_QW                 	1
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPOUT0_FIFO_OFLW_QW                 	1
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_FIFO_UFLW_QW                  	1
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_FIFO_OFLW_QW                  	1
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_FIFO_UFLW_QW                  	1
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_FIFO_OFLW_QW                  	1
#define AR_NIC_WC_ERR_FLG_1_MID_WC_NTWK_RSP_FIFO_UFLW_QW                	1
#define AR_NIC_WC_ERR_FLG_1_MID_WC_NTWK_RSP_FIFO_OFLW_QW                	1
#define AR_NIC_WC_ERR_FLG_1_MID_WC_TAG_PBE_QW                           	1
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_HDR_PBE_QW                    	1
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_HDR_PBE_QW                    	1
#define AR_NIC_WC_ERR_FLG_1_MID_WC_NTWK_RSP_HDR_PBE_QW                  	1
#define AR_NIC_WC_ERR_FLG_1_MID_WC_BUF1_MBE_QW                          	1
#define AR_NIC_WC_ERR_FLG_1_MID_WC_BUF1_SBE_QW                          	1
#define AR_NIC_WC_ERR_FLG_1_MID_WC_BUF0_MBE_QW                          	1
#define AR_NIC_WC_ERR_FLG_1_MID_WC_BUF0_SBE_QW                          	1
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_DAT_MBE_QW                    	1
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_DAT_SBE_QW                    	1
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_DAT_MBE_QW                    	1
#define AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_DAT_SBE_QW                    	1
#define AR_NIC_WC_ERR_FLG_1_MID_WC_DIAG_ONLY_QW                         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_ERR_FLG_1_LO_WC DEFINES
 */
#define AR_NIC_WC_ERR_FLG_1_LO_WC_UNUSED_63_28_MASK                     	0xfffffffff0000000ull
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUFFER_TIMEOUT_MASK                 	0x0000000008000000ull
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_FLUSH_RSP_FIFO_UFLW_MASK            	0x0000000004000000ull
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_FLUSH_RSP_FIFO_OFLW_MASK            	0x0000000002000000ull
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_FLUSH_REQ_FIFO_UFLW_MASK            	0x0000000001000000ull
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_FLUSH_REQ_FIFO_OFLW_MASK            	0x0000000000800000ull
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPOUT1_FIFO_UFLW_MASK              	0x0000000000400000ull
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPOUT1_FIFO_OFLW_MASK              	0x0000000000200000ull
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPOUT0_FIFO_UFLW_MASK              	0x0000000000100000ull
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPOUT0_FIFO_OFLW_MASK              	0x0000000000080000ull
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_FIFO_UFLW_MASK               	0x0000000000040000ull
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_FIFO_OFLW_MASK               	0x0000000000020000ull
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_FIFO_UFLW_MASK               	0x0000000000010000ull
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_FIFO_OFLW_MASK               	0x0000000000008000ull
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_NTWK_RSP_FIFO_UFLW_MASK             	0x0000000000004000ull
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_NTWK_RSP_FIFO_OFLW_MASK             	0x0000000000002000ull
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_TAG_PBE_MASK                        	0x0000000000001000ull
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_HDR_PBE_MASK                 	0x0000000000000800ull
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_HDR_PBE_MASK                 	0x0000000000000400ull
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_NTWK_RSP_HDR_PBE_MASK               	0x0000000000000200ull
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUF1_MBE_MASK                       	0x0000000000000100ull
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUF1_SBE_MASK                       	0x0000000000000080ull
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUF0_MBE_MASK                       	0x0000000000000040ull
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUF0_SBE_MASK                       	0x0000000000000020ull
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_DAT_MBE_MASK                 	0x0000000000000010ull
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_DAT_SBE_MASK                 	0x0000000000000008ull
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_DAT_MBE_MASK                 	0x0000000000000004ull
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_DAT_SBE_MASK                 	0x0000000000000002ull
#define AR_NIC_WC_ERR_FLG_1_LO_WC_UNUSED_0_MASK                         	0x0000000000000001ull
#define AR_NIC_WC_ERR_FLG_1_LO_WC_UNUSED_63_28_BP                       	28
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUFFER_TIMEOUT_BP                   	27
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_FLUSH_RSP_FIFO_UFLW_BP              	26
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_FLUSH_RSP_FIFO_OFLW_BP              	25
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_FLUSH_REQ_FIFO_UFLW_BP              	24
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_FLUSH_REQ_FIFO_OFLW_BP              	23
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPOUT1_FIFO_UFLW_BP                	22
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPOUT1_FIFO_OFLW_BP                	21
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPOUT0_FIFO_UFLW_BP                	20
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPOUT0_FIFO_OFLW_BP                	19
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_FIFO_UFLW_BP                 	18
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_FIFO_OFLW_BP                 	17
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_FIFO_UFLW_BP                 	16
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_FIFO_OFLW_BP                 	15
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_NTWK_RSP_FIFO_UFLW_BP               	14
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_NTWK_RSP_FIFO_OFLW_BP               	13
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_TAG_PBE_BP                          	12
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_HDR_PBE_BP                   	11
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_HDR_PBE_BP                   	10
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_NTWK_RSP_HDR_PBE_BP                 	9
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUF1_MBE_BP                         	8
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUF1_SBE_BP                         	7
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUF0_MBE_BP                         	6
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUF0_SBE_BP                         	5
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_DAT_MBE_BP                   	4
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_DAT_SBE_BP                   	3
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_DAT_MBE_BP                   	2
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_DAT_SBE_BP                   	1
#define AR_NIC_WC_ERR_FLG_1_LO_WC_UNUSED_0_BP                           	0
#define AR_NIC_WC_ERR_FLG_1_LO_WC_UNUSED_63_28_QW                       	0
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUFFER_TIMEOUT_QW                   	0
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_FLUSH_RSP_FIFO_UFLW_QW              	0
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_FLUSH_RSP_FIFO_OFLW_QW              	0
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_FLUSH_REQ_FIFO_UFLW_QW              	0
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_FLUSH_REQ_FIFO_OFLW_QW              	0
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPOUT1_FIFO_UFLW_QW                	0
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPOUT1_FIFO_OFLW_QW                	0
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPOUT0_FIFO_UFLW_QW                	0
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPOUT0_FIFO_OFLW_QW                	0
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_FIFO_UFLW_QW                 	0
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_FIFO_OFLW_QW                 	0
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_FIFO_UFLW_QW                 	0
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_FIFO_OFLW_QW                 	0
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_NTWK_RSP_FIFO_UFLW_QW               	0
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_NTWK_RSP_FIFO_OFLW_QW               	0
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_TAG_PBE_QW                          	0
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_HDR_PBE_QW                   	0
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_HDR_PBE_QW                   	0
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_NTWK_RSP_HDR_PBE_QW                 	0
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUF1_MBE_QW                         	0
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUF1_SBE_QW                         	0
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUF0_MBE_QW                         	0
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUF0_SBE_QW                         	0
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_DAT_MBE_QW                   	0
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_DAT_SBE_QW                   	0
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_DAT_MBE_QW                   	0
#define AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_DAT_SBE_QW                   	0
#define AR_NIC_WC_ERR_FLG_1_LO_WC_UNUSED_0_QW                           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_PARB_FLIT_2_HI_WC DEFINES
 */
#define AR_NIC_WC_WC_PARB_FLIT_2_HI_WC_Q_LM_PARB_SB_MASK                	0x0000000000030000ull
#define AR_NIC_WC_WC_PARB_FLIT_2_HI_WC_Q_LM_PARB_FLIT_MASK              	0x000000000000ffffull
#define AR_NIC_WC_WC_PARB_FLIT_2_HI_WC_Q_LM_PARB_SB_BP                  	16
#define AR_NIC_WC_WC_PARB_FLIT_2_HI_WC_Q_LM_PARB_FLIT_BP                	0
#define AR_NIC_WC_WC_PARB_FLIT_2_HI_WC_Q_LM_PARB_SB_QW                  	2
#define AR_NIC_WC_WC_PARB_FLIT_2_HI_WC_Q_LM_PARB_FLIT_QW                	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_PARB_FLIT_2_MID_WC DEFINES
 */
#define AR_NIC_WC_WC_PARB_FLIT_2_MID_WC_Q_LM_PARB_FLIT_MASK             	0xffffffffffffffffull
#define AR_NIC_WC_WC_PARB_FLIT_2_MID_WC_Q_LM_PARB_FLIT_BP               	0
#define AR_NIC_WC_WC_PARB_FLIT_2_MID_WC_Q_LM_PARB_FLIT_QW               	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_PARB_FLIT_2_LO_WC DEFINES
 */
#define AR_NIC_WC_WC_PARB_FLIT_2_LO_WC_Q_LM_PARB_FLIT_MASK              	0xffffffffffffffffull
#define AR_NIC_WC_WC_PARB_FLIT_2_LO_WC_Q_LM_PARB_FLIT_BP                	0
#define AR_NIC_WC_WC_PARB_FLIT_2_LO_WC_Q_LM_PARB_FLIT_QW                	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_SSID_RSP_FLIT_3_HI_WC DEFINES
 */
#define AR_NIC_WC_WC_SSID_RSP_FLIT_3_HI_WC_Q_LM_NTWK_RSP_SB_MASK        	0x0000000000030000ull
#define AR_NIC_WC_WC_SSID_RSP_FLIT_3_HI_WC_Q_LM_NTWK_RSP_FLIT_MASK      	0x000000000000ffffull
#define AR_NIC_WC_WC_SSID_RSP_FLIT_3_HI_WC_Q_LM_NTWK_RSP_SB_BP          	16
#define AR_NIC_WC_WC_SSID_RSP_FLIT_3_HI_WC_Q_LM_NTWK_RSP_FLIT_BP        	0
#define AR_NIC_WC_WC_SSID_RSP_FLIT_3_HI_WC_Q_LM_NTWK_RSP_SB_QW          	2
#define AR_NIC_WC_WC_SSID_RSP_FLIT_3_HI_WC_Q_LM_NTWK_RSP_FLIT_QW        	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_SSID_RSP_FLIT_3_MID_WC DEFINES
 */
#define AR_NIC_WC_WC_SSID_RSP_FLIT_3_MID_WC_Q_LM_NTWK_RSP_FLIT_MASK     	0xffffffffffffffffull
#define AR_NIC_WC_WC_SSID_RSP_FLIT_3_MID_WC_Q_LM_NTWK_RSP_FLIT_BP       	0
#define AR_NIC_WC_WC_SSID_RSP_FLIT_3_MID_WC_Q_LM_NTWK_RSP_FLIT_QW       	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_SSID_RSP_FLIT_3_LO_WC DEFINES
 */
#define AR_NIC_WC_WC_SSID_RSP_FLIT_3_LO_WC_Q_LM_NTWK_RSP_FLIT_MASK      	0xffffffffffffffffull
#define AR_NIC_WC_WC_SSID_RSP_FLIT_3_LO_WC_Q_LM_NTWK_RSP_FLIT_BP        	0
#define AR_NIC_WC_WC_SSID_RSP_FLIT_3_LO_WC_Q_LM_NTWK_RSP_FLIT_QW        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_TOP_MISC_4_HI_WC DEFINES
 */
#define AR_NIC_WC_WC_TOP_MISC_4_HI_WC_UNUSED_145_120_MASK               	0x000000000003ffffull
#define AR_NIC_WC_WC_TOP_MISC_4_HI_WC_UNUSED_145_120_BP                 	0
#define AR_NIC_WC_WC_TOP_MISC_4_HI_WC_UNUSED_145_120_QW                 	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_TOP_MISC_4_MID_WC DEFINES
 */
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_UNUSED_145_120_MASK              	0xff00000000000000ull
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_ARB_TAG_ERR_MASK               	0x0080000000000000ull
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_ARB_REQ_MASK                   	0x0070000000000000ull
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_ARB_GNT_MASK                   	0x000e000000000000ull
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_UNUSED_112_110_MASK              	0x0001c00000000000ull
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_ARB_ERR_MASK                   	0x0000200000000000ull
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_HEAD_MASK             	0x0000100000000000ull
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_GO_DATA_MASK          	0x0000080000000000ull
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_GO_MASK               	0x0000040000000000ull
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_BUF0_MASK             	0x0000020000000000ull
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_BUF1_MASK             	0x0000010000000000ull
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_GETRESP_MASK          	0x0000008000000000ull
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_BUF_MASK              	0x0000004000000000ull
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_RSPOUT1_COUNT_MASK               	0x0000003f00000000ull
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_RSPOUT0_COUNT_MASK               	0x00000000fc000000ull
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_PARB_REQ_COUNT_MASK              	0x0000000003fc0000ull
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_SSID_RSP_COUNT_MASK              	0x000000000003fc00ull
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_SSID_FL_RSP_COUNT_MASK           	0x00000000000003fcull
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_BUF1_REQ_COUNT_MASK              	0x0000000000000003ull
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_UNUSED_145_120_BP                	56
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_ARB_TAG_ERR_BP                 	55
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_ARB_REQ_BP                     	52
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_ARB_GNT_BP                     	49
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_UNUSED_112_110_BP                	46
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_ARB_ERR_BP                     	45
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_HEAD_BP               	44
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_GO_DATA_BP            	43
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_GO_BP                 	42
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_BUF0_BP               	41
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_BUF1_BP               	40
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_GETRESP_BP            	39
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_BUF_BP                	38
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_RSPOUT1_COUNT_BP                 	32
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_RSPOUT0_COUNT_BP                 	26
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_PARB_REQ_COUNT_BP                	18
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_SSID_RSP_COUNT_BP                	10
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_SSID_FL_RSP_COUNT_BP             	2
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_BUF1_REQ_COUNT_BP                	0
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_UNUSED_145_120_QW                	1
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_ARB_TAG_ERR_QW                 	1
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_ARB_REQ_QW                     	1
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_ARB_GNT_QW                     	1
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_UNUSED_112_110_QW                	1
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_ARB_ERR_QW                     	1
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_HEAD_QW               	1
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_GO_DATA_QW            	1
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_GO_QW                 	1
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_BUF0_QW               	1
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_BUF1_QW               	1
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_GETRESP_QW            	1
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_BUF_QW                	1
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_RSPOUT1_COUNT_QW                 	1
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_RSPOUT0_COUNT_QW                 	1
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_PARB_REQ_COUNT_QW                	1
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_SSID_RSP_COUNT_QW                	1
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_SSID_FL_RSP_COUNT_QW             	1
#define AR_NIC_WC_WC_TOP_MISC_4_MID_WC_BUF1_REQ_COUNT_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_TOP_MISC_4_LO_WC DEFINES
 */
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_BUF1_REQ_COUNT_MASK               	0xe000000000000000ull
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_BUF0_REQ_COUNT_MASK               	0x1f00000000000000ull
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_FLUSH_RSP_COUNT_MASK              	0x00fc000000000000ull
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_COMP_WAIT_SG1_DONE_MASK      	0x0002000000000000ull
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_COMP_WAIT_SG1_MASK              	0x0001000000000000ull
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_COMP_WAIT_SG0_DONE_MASK         	0x0000800000000000ull
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_COMP_WAIT_SG0_MASK              	0x0000400000000000ull
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_IOMMU_WC_COMP_WAIT_REQ_MASK     	0x0000200000000000ull
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_NXT_FLUSH_RSP_OUT_MASK            	0x0000100000000000ull
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_FLUSH_RSP_FIFO_RDATA_MASK         	0x00000ffffff80000ull
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_FLUSH_RSP_CMPLT_PEND_MASK       	0x0000000000040000ull
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_GO_FLUSH_RSP_OUT_MASK             	0x0000000000020000ull
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_FLUSH_RSP_OUT_VLD_MASK       	0x0000000000010000ull
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_FLUSH_RSP_OUT_CMPLT_MASK     	0x0000000000008000ull
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_FLUSH_RSP_OUT_SSID_MASK      	0x0000000000007fc0ull
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_FLUSH_RSP_OUT_STATUS_MASK    	0x000000000000003full
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_BUF1_REQ_COUNT_BP                 	61
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_BUF0_REQ_COUNT_BP                 	56
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_FLUSH_RSP_COUNT_BP                	50
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_COMP_WAIT_SG1_DONE_BP        	49
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_COMP_WAIT_SG1_BP                	48
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_COMP_WAIT_SG0_DONE_BP           	47
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_COMP_WAIT_SG0_BP                	46
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_IOMMU_WC_COMP_WAIT_REQ_BP       	45
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_NXT_FLUSH_RSP_OUT_BP              	44
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_FLUSH_RSP_FIFO_RDATA_BP           	19
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_FLUSH_RSP_CMPLT_PEND_BP         	18
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_GO_FLUSH_RSP_OUT_BP               	17
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_FLUSH_RSP_OUT_VLD_BP         	16
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_FLUSH_RSP_OUT_CMPLT_BP       	15
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_FLUSH_RSP_OUT_SSID_BP        	6
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_FLUSH_RSP_OUT_STATUS_BP      	0
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_BUF1_REQ_COUNT_QW                 	0
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_BUF0_REQ_COUNT_QW                 	0
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_FLUSH_RSP_COUNT_QW                	0
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_COMP_WAIT_SG1_DONE_QW        	0
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_COMP_WAIT_SG1_QW                	0
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_COMP_WAIT_SG0_DONE_QW           	0
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_COMP_WAIT_SG0_QW                	0
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_IOMMU_WC_COMP_WAIT_REQ_QW       	0
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_NXT_FLUSH_RSP_OUT_QW              	0
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_FLUSH_RSP_FIFO_RDATA_QW           	0
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_FLUSH_RSP_CMPLT_PEND_QW         	0
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_GO_FLUSH_RSP_OUT_QW               	0
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_FLUSH_RSP_OUT_VLD_QW         	0
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_FLUSH_RSP_OUT_CMPLT_QW       	0
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_FLUSH_RSP_OUT_SSID_QW        	0
#define AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_FLUSH_RSP_OUT_STATUS_QW      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_FLUSH_MISC_5_HI_WC DEFINES
 */
#define AR_NIC_WC_WC_FLUSH_MISC_5_HI_WC_UNUSED_145_122_MASK             	0x000000000003ffffull
#define AR_NIC_WC_WC_FLUSH_MISC_5_HI_WC_UNUSED_145_122_BP               	0
#define AR_NIC_WC_WC_FLUSH_MISC_5_HI_WC_UNUSED_145_122_QW               	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC DEFINES
 */
#define AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_UNUSED_145_122_MASK            	0xfc00000000000000ull
#define AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_Q_OVFLOW_MASK                	0x0200000000000000ull
#define AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_Q_UNFLOW_MASK                	0x0100000000000000ull
#define AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_Q_WADDR_MASK                   	0x00f0000000000000ull
#define AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_Q_FLUSH_REQ_VLD_MASK           	0x0008000000000000ull
#define AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_Q_FLUSH_REQ_SSID_MASK          	0x0007fc0000000000ull
#define AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_FLUSH_RSP_VLD_MASK           	0x0000020000000000ull
#define AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_FLUSH_RSP_SSID_MASK          	0x000001ff00000000ull
#define AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_FLUSH_DONE_MASK                	0x00000000ff000000ull
#define AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_Q_VLD_MASK                     	0x0000000000ffff00ull
#define AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_FLUSH_SSID7_MASK             	0x00000000000000ffull
#define AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_UNUSED_145_122_BP              	58
#define AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_Q_OVFLOW_BP                  	57
#define AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_Q_UNFLOW_BP                  	56
#define AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_Q_WADDR_BP                     	52
#define AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_Q_FLUSH_REQ_VLD_BP             	51
#define AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_Q_FLUSH_REQ_SSID_BP            	42
#define AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_FLUSH_RSP_VLD_BP             	41
#define AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_FLUSH_RSP_SSID_BP            	32
#define AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_FLUSH_DONE_BP                  	24
#define AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_Q_VLD_BP                       	8
#define AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_FLUSH_SSID7_BP               	0
#define AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_UNUSED_145_122_QW              	1
#define AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_Q_OVFLOW_QW                  	1
#define AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_Q_UNFLOW_QW                  	1
#define AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_Q_WADDR_QW                     	1
#define AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_Q_FLUSH_REQ_VLD_QW             	1
#define AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_Q_FLUSH_REQ_SSID_QW            	1
#define AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_FLUSH_RSP_VLD_QW             	1
#define AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_FLUSH_RSP_SSID_QW            	1
#define AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_FLUSH_DONE_QW                  	1
#define AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_Q_VLD_QW                       	1
#define AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_FLUSH_SSID7_QW               	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC DEFINES
 */
#define AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID7_MASK              	0x8000000000000000ull
#define AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID6_MASK              	0x7fc0000000000000ull
#define AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID5_MASK              	0x003fe00000000000ull
#define AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID4_MASK              	0x00001ff000000000ull
#define AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID3_MASK              	0x0000000ff8000000ull
#define AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID2_MASK              	0x0000000007fc0000ull
#define AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID1_MASK              	0x000000000003fe00ull
#define AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID0_MASK              	0x00000000000001ffull
#define AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID7_BP                	63
#define AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID6_BP                	54
#define AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID5_BP                	45
#define AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID4_BP                	36
#define AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID3_BP                	27
#define AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID2_BP                	18
#define AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID1_BP                	9
#define AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID0_BP                	0
#define AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID7_QW                	0
#define AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID6_QW                	0
#define AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID5_QW                	0
#define AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID4_QW                	0
#define AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID3_QW                	0
#define AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID2_QW                	0
#define AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID1_QW                	0
#define AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID0_QW                	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_HI_WC DEFINES
 */
#define AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_HI_WC_RSPIN_TAIL_MASK            	0x0000000000020000ull
#define AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_HI_WC_RSPIN_VLD_MASK             	0x0000000000010000ull
#define AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_HI_WC_RSPIN_FLIT_MASK            	0x000000000000ffffull
#define AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_HI_WC_RSPIN_TAIL_BP              	17
#define AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_HI_WC_RSPIN_VLD_BP               	16
#define AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_HI_WC_RSPIN_FLIT_BP              	0
#define AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_HI_WC_RSPIN_TAIL_QW              	2
#define AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_HI_WC_RSPIN_VLD_QW               	2
#define AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_HI_WC_RSPIN_FLIT_QW              	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_MID_WC DEFINES
 */
#define AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_MID_WC_RSPIN_FLIT_MASK           	0xffffffffffffffffull
#define AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_MID_WC_RSPIN_FLIT_BP             	0
#define AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_MID_WC_RSPIN_FLIT_QW             	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_LO_WC DEFINES
 */
#define AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_LO_WC_RSPIN_FLIT_MASK            	0xffffffffffffffffull
#define AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_LO_WC_RSPIN_FLIT_BP              	0
#define AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_LO_WC_RSPIN_FLIT_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC DEFINES
 */
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_UNUSED_145_135_MASK          	0x000000000003ff80ull
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_NO_MATCH_SG0_MASK            	0x0000000000000040ull
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_Q_RSPIN_GO_DATA_SG0_MASK     	0x0000000000000020ull
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_Q_RSPIN_GO_VLD_HD_SG0_MASK   	0x0000000000000010ull
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_Q_RSPIN_COLOR_SG0_MASK       	0x0000000000000008ull
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_Q_RSPIN_SSID_SG0_MASK        	0x0000000000000007ull
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_UNUSED_145_135_BP            	7
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_NO_MATCH_SG0_BP              	6
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_Q_RSPIN_GO_DATA_SG0_BP       	5
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_Q_RSPIN_GO_VLD_HD_SG0_BP     	4
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_Q_RSPIN_COLOR_SG0_BP         	3
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_Q_RSPIN_SSID_SG0_BP          	0
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_UNUSED_145_135_QW            	2
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_NO_MATCH_SG0_QW              	2
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_Q_RSPIN_GO_DATA_SG0_QW       	2
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_Q_RSPIN_GO_VLD_HD_SG0_QW     	2
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_Q_RSPIN_COLOR_SG0_QW         	2
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_Q_RSPIN_SSID_SG0_QW          	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_BUF0_LM_DATA1_7_MID_WC DEFINES
 */
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_MID_WC_Q_RSPIN_SSID_SG0_MASK       	0xfc00000000000000ull
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_MID_WC_Q_RSPIN_MASK_SG0_MASK       	0x03fffc0000000000ull
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_MID_WC_Q_RSPIN_ADDR_SG0_MASK       	0x000003ffffffffffull
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_MID_WC_Q_RSPIN_SSID_SG0_BP         	58
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_MID_WC_Q_RSPIN_MASK_SG0_BP         	42
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_MID_WC_Q_RSPIN_ADDR_SG0_BP         	0
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_MID_WC_Q_RSPIN_SSID_SG0_QW         	1
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_MID_WC_Q_RSPIN_MASK_SG0_QW         	1
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_MID_WC_Q_RSPIN_ADDR_SG0_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_BUF0_LM_DATA1_7_LO_WC DEFINES
 */
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_LO_WC_COMBINE_SG0_MASK             	0xffffffff00000000ull
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_LO_WC_ALLOCATE_SG0_MASK            	0x00000000ffffffffull
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_LO_WC_COMBINE_SG0_BP               	32
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_LO_WC_ALLOCATE_SG0_BP              	0
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_LO_WC_COMBINE_SG0_QW               	0
#define AR_NIC_WC_WC_BUF0_LM_DATA1_7_LO_WC_ALLOCATE_SG0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC DEFINES
 */
#define AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_UNUSED_145_143_MASK          	0x0000000000038000ull
#define AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_Q_GO_ARB_SG0_MASK            	0x0000000000004000ull
#define AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_Q_PKT_BSY_SG0_MASK           	0x0000000000002000ull
#define AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_Q_PKT_ADDR_SG0_MASK          	0x0000000000001ff0ull
#define AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_Q_PKT_LENGTH_SG0_MASK        	0x000000000000000full
#define AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_UNUSED_145_143_BP            	15
#define AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_Q_GO_ARB_SG0_BP              	14
#define AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_Q_PKT_BSY_SG0_BP             	13
#define AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_Q_PKT_ADDR_SG0_BP            	4
#define AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_Q_PKT_LENGTH_SG0_BP          	0
#define AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_UNUSED_145_143_QW            	2
#define AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_Q_GO_ARB_SG0_QW              	2
#define AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_Q_PKT_BSY_SG0_QW             	2
#define AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_Q_PKT_ADDR_SG0_QW            	2
#define AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_Q_PKT_LENGTH_SG0_QW          	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_BUF0_LM_DATA2_8_MID_WC DEFINES
 */
#define AR_NIC_WC_WC_BUF0_LM_DATA2_8_MID_WC_ARB_FLUSH_REQ_PEND_X_1_MASK 	0xffffffff00000000ull
#define AR_NIC_WC_WC_BUF0_LM_DATA2_8_MID_WC_ARB_FLUSH_REQ_X_1_MASK      	0x00000000ffffffffull
#define AR_NIC_WC_WC_BUF0_LM_DATA2_8_MID_WC_ARB_FLUSH_REQ_PEND_X_1_BP   	32
#define AR_NIC_WC_WC_BUF0_LM_DATA2_8_MID_WC_ARB_FLUSH_REQ_X_1_BP        	0
#define AR_NIC_WC_WC_BUF0_LM_DATA2_8_MID_WC_ARB_FLUSH_REQ_PEND_X_1_QW   	1
#define AR_NIC_WC_WC_BUF0_LM_DATA2_8_MID_WC_ARB_FLUSH_REQ_X_1_QW        	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_BUF0_LM_DATA2_8_LO_WC DEFINES
 */
#define AR_NIC_WC_WC_BUF0_LM_DATA2_8_LO_WC_ARB_REQ_MASK                 	0xffffffff00000000ull
#define AR_NIC_WC_WC_BUF0_LM_DATA2_8_LO_WC_ARB_REQ_PEND_MASK            	0x00000000ffffffffull
#define AR_NIC_WC_WC_BUF0_LM_DATA2_8_LO_WC_ARB_REQ_BP                   	32
#define AR_NIC_WC_WC_BUF0_LM_DATA2_8_LO_WC_ARB_REQ_PEND_BP              	0
#define AR_NIC_WC_WC_BUF0_LM_DATA2_8_LO_WC_ARB_REQ_QW                   	0
#define AR_NIC_WC_WC_BUF0_LM_DATA2_8_LO_WC_ARB_REQ_PEND_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_BUF0_LM_DATA3_9_HI_WC DEFINES
 */
#define AR_NIC_WC_WC_BUF0_LM_DATA3_9_HI_WC_UNUSED_145_130_MASK          	0x000000000003fffcull
#define AR_NIC_WC_WC_BUF0_LM_DATA3_9_HI_WC_R_Q_BUFFER_TIMEOUT_MASK      	0x0000000000000002ull
#define AR_NIC_WC_WC_BUF0_LM_DATA3_9_HI_WC_Q_GO_EVICT_SG0_MASK          	0x0000000000000001ull
#define AR_NIC_WC_WC_BUF0_LM_DATA3_9_HI_WC_UNUSED_145_130_BP            	2
#define AR_NIC_WC_WC_BUF0_LM_DATA3_9_HI_WC_R_Q_BUFFER_TIMEOUT_BP        	1
#define AR_NIC_WC_WC_BUF0_LM_DATA3_9_HI_WC_Q_GO_EVICT_SG0_BP            	0
#define AR_NIC_WC_WC_BUF0_LM_DATA3_9_HI_WC_UNUSED_145_130_QW            	2
#define AR_NIC_WC_WC_BUF0_LM_DATA3_9_HI_WC_R_Q_BUFFER_TIMEOUT_QW        	2
#define AR_NIC_WC_WC_BUF0_LM_DATA3_9_HI_WC_Q_GO_EVICT_SG0_QW            	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_BUF0_LM_DATA3_9_MID_WC DEFINES
 */
#define AR_NIC_WC_WC_BUF0_LM_DATA3_9_MID_WC_BUFFER_TIMEOUT_MASK         	0xffffffff00000000ull
#define AR_NIC_WC_WC_BUF0_LM_DATA3_9_MID_WC_EVICT_MASK                  	0x00000000ffffffffull
#define AR_NIC_WC_WC_BUF0_LM_DATA3_9_MID_WC_BUFFER_TIMEOUT_BP           	32
#define AR_NIC_WC_WC_BUF0_LM_DATA3_9_MID_WC_EVICT_BP                    	0
#define AR_NIC_WC_WC_BUF0_LM_DATA3_9_MID_WC_BUFFER_TIMEOUT_QW           	1
#define AR_NIC_WC_WC_BUF0_LM_DATA3_9_MID_WC_EVICT_QW                    	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_BUF0_LM_DATA3_9_LO_WC DEFINES
 */
#define AR_NIC_WC_WC_BUF0_LM_DATA3_9_LO_WC_BUFFER_AVAIL_MASK            	0xffffffff00000000ull
#define AR_NIC_WC_WC_BUF0_LM_DATA3_9_LO_WC_BUFFER_VALID_MASK            	0x00000000ffffffffull
#define AR_NIC_WC_WC_BUF0_LM_DATA3_9_LO_WC_BUFFER_AVAIL_BP              	32
#define AR_NIC_WC_WC_BUF0_LM_DATA3_9_LO_WC_BUFFER_VALID_BP              	0
#define AR_NIC_WC_WC_BUF0_LM_DATA3_9_LO_WC_BUFFER_AVAIL_QW              	0
#define AR_NIC_WC_WC_BUF0_LM_DATA3_9_LO_WC_BUFFER_VALID_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC DEFINES
 */
#define AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_I_RSPOUT_RD_MASK          	0x0000000000020000ull
#define AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_R_RSPOUT_ERR_MASK         	0x0000000000010000ull
#define AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_R_RSPOUT_TAIL_MASK        	0x0000000000008000ull
#define AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_RSPOUT_FIFO_FLIT_MASK     	0x0000000000007fffull
#define AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_I_RSPOUT_RD_BP            	17
#define AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_R_RSPOUT_ERR_BP           	16
#define AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_R_RSPOUT_TAIL_BP          	15
#define AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_RSPOUT_FIFO_FLIT_BP       	0
#define AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_I_RSPOUT_RD_QW            	2
#define AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_R_RSPOUT_ERR_QW           	2
#define AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_R_RSPOUT_TAIL_QW          	2
#define AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_RSPOUT_FIFO_FLIT_QW       	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_MID_WC DEFINES
 */
#define AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_MID_WC_RSPOUT_FIFO_FLIT_MASK    	0xffffffffffffffffull
#define AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_MID_WC_RSPOUT_FIFO_FLIT_BP      	0
#define AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_MID_WC_RSPOUT_FIFO_FLIT_QW      	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_LO_WC DEFINES
 */
#define AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_LO_WC_RSPOUT_FIFO_FLIT_MASK     	0xffffffffffffffffull
#define AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_LO_WC_RSPOUT_FIFO_FLIT_BP       	0
#define AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_LO_WC_RSPOUT_FIFO_FLIT_QW       	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_HI_WC DEFINES
 */
#define AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_HI_WC_RSPIN_TAIL_MASK            	0x0000000000020000ull
#define AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_HI_WC_RSPIN_VLD_MASK             	0x0000000000010000ull
#define AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_HI_WC_RSPIN_FLIT_MASK            	0x000000000000ffffull
#define AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_HI_WC_RSPIN_TAIL_BP              	17
#define AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_HI_WC_RSPIN_VLD_BP               	16
#define AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_HI_WC_RSPIN_FLIT_BP              	0
#define AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_HI_WC_RSPIN_TAIL_QW              	2
#define AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_HI_WC_RSPIN_VLD_QW               	2
#define AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_HI_WC_RSPIN_FLIT_QW              	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_MID_WC DEFINES
 */
#define AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_MID_WC_RSPIN_FLIT_MASK           	0xffffffffffffffffull
#define AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_MID_WC_RSPIN_FLIT_BP             	0
#define AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_MID_WC_RSPIN_FLIT_QW             	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_LO_WC DEFINES
 */
#define AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_LO_WC_RSPIN_FLIT_MASK            	0xffffffffffffffffull
#define AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_LO_WC_RSPIN_FLIT_BP              	0
#define AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_LO_WC_RSPIN_FLIT_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC DEFINES
 */
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_UNUSED_145_135_MASK          	0x000000000003ff80ull
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_NO_MATCH_SG0_MASK            	0x0000000000000040ull
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_Q_RSPIN_GO_DATA_SG0_MASK     	0x0000000000000020ull
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_Q_RSPIN_GO_VLD_HD_SG0_MASK   	0x0000000000000010ull
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_Q_RSPIN_COLOR_SG0_MASK       	0x0000000000000008ull
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_Q_RSPIN_SSID_SG0_MASK        	0x0000000000000007ull
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_UNUSED_145_135_BP            	7
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_NO_MATCH_SG0_BP              	6
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_Q_RSPIN_GO_DATA_SG0_BP       	5
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_Q_RSPIN_GO_VLD_HD_SG0_BP     	4
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_Q_RSPIN_COLOR_SG0_BP         	3
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_Q_RSPIN_SSID_SG0_BP          	0
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_UNUSED_145_135_QW            	2
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_NO_MATCH_SG0_QW              	2
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_Q_RSPIN_GO_DATA_SG0_QW       	2
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_Q_RSPIN_GO_VLD_HD_SG0_QW     	2
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_Q_RSPIN_COLOR_SG0_QW         	2
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_Q_RSPIN_SSID_SG0_QW          	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_BUF1_LM_DATA1_C_MID_WC DEFINES
 */
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_MID_WC_Q_RSPIN_SSID_SG0_MASK       	0xfc00000000000000ull
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_MID_WC_Q_RSPIN_MASK_SG0_MASK       	0x03fffc0000000000ull
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_MID_WC_Q_RSPIN_ADDR_SG0_MASK       	0x000003ffffffffffull
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_MID_WC_Q_RSPIN_SSID_SG0_BP         	58
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_MID_WC_Q_RSPIN_MASK_SG0_BP         	42
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_MID_WC_Q_RSPIN_ADDR_SG0_BP         	0
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_MID_WC_Q_RSPIN_SSID_SG0_QW         	1
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_MID_WC_Q_RSPIN_MASK_SG0_QW         	1
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_MID_WC_Q_RSPIN_ADDR_SG0_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_BUF1_LM_DATA1_C_LO_WC DEFINES
 */
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_LO_WC_COMBINE_SG0_MASK             	0xffffffff00000000ull
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_LO_WC_ALLOCATE_SG0_MASK            	0x00000000ffffffffull
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_LO_WC_COMBINE_SG0_BP               	32
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_LO_WC_ALLOCATE_SG0_BP              	0
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_LO_WC_COMBINE_SG0_QW               	0
#define AR_NIC_WC_WC_BUF1_LM_DATA1_C_LO_WC_ALLOCATE_SG0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC DEFINES
 */
#define AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_UNUSED_145_143_MASK          	0x0000000000038000ull
#define AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_Q_GO_ARB_SG0_MASK            	0x0000000000004000ull
#define AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_Q_PKT_BSY_SG0_MASK           	0x0000000000002000ull
#define AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_Q_PKT_ADDR_SG0_MASK          	0x0000000000001ff0ull
#define AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_Q_PKT_LENGTH_SG0_MASK        	0x000000000000000full
#define AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_UNUSED_145_143_BP            	15
#define AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_Q_GO_ARB_SG0_BP              	14
#define AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_Q_PKT_BSY_SG0_BP             	13
#define AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_Q_PKT_ADDR_SG0_BP            	4
#define AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_Q_PKT_LENGTH_SG0_BP          	0
#define AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_UNUSED_145_143_QW            	2
#define AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_Q_GO_ARB_SG0_QW              	2
#define AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_Q_PKT_BSY_SG0_QW             	2
#define AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_Q_PKT_ADDR_SG0_QW            	2
#define AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_Q_PKT_LENGTH_SG0_QW          	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_BUF1_LM_DATA2_D_MID_WC DEFINES
 */
#define AR_NIC_WC_WC_BUF1_LM_DATA2_D_MID_WC_ARB_FLUSH_REQ_PEND_X_1_MASK 	0xffffffff00000000ull
#define AR_NIC_WC_WC_BUF1_LM_DATA2_D_MID_WC_ARB_FLUSH_REQ_X_1_MASK      	0x00000000ffffffffull
#define AR_NIC_WC_WC_BUF1_LM_DATA2_D_MID_WC_ARB_FLUSH_REQ_PEND_X_1_BP   	32
#define AR_NIC_WC_WC_BUF1_LM_DATA2_D_MID_WC_ARB_FLUSH_REQ_X_1_BP        	0
#define AR_NIC_WC_WC_BUF1_LM_DATA2_D_MID_WC_ARB_FLUSH_REQ_PEND_X_1_QW   	1
#define AR_NIC_WC_WC_BUF1_LM_DATA2_D_MID_WC_ARB_FLUSH_REQ_X_1_QW        	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_BUF1_LM_DATA2_D_LO_WC DEFINES
 */
#define AR_NIC_WC_WC_BUF1_LM_DATA2_D_LO_WC_ARB_REQ_MASK                 	0xffffffff00000000ull
#define AR_NIC_WC_WC_BUF1_LM_DATA2_D_LO_WC_ARB_REQ_PEND_MASK            	0x00000000ffffffffull
#define AR_NIC_WC_WC_BUF1_LM_DATA2_D_LO_WC_ARB_REQ_BP                   	32
#define AR_NIC_WC_WC_BUF1_LM_DATA2_D_LO_WC_ARB_REQ_PEND_BP              	0
#define AR_NIC_WC_WC_BUF1_LM_DATA2_D_LO_WC_ARB_REQ_QW                   	0
#define AR_NIC_WC_WC_BUF1_LM_DATA2_D_LO_WC_ARB_REQ_PEND_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_BUF1_LM_DATA3_E_HI_WC DEFINES
 */
#define AR_NIC_WC_WC_BUF1_LM_DATA3_E_HI_WC_UNUSED_145_130_MASK          	0x000000000003fffcull
#define AR_NIC_WC_WC_BUF1_LM_DATA3_E_HI_WC_R_Q_BUFFER_TIMEOUT_MASK      	0x0000000000000002ull
#define AR_NIC_WC_WC_BUF1_LM_DATA3_E_HI_WC_Q_GO_EVICT_SG0_MASK          	0x0000000000000001ull
#define AR_NIC_WC_WC_BUF1_LM_DATA3_E_HI_WC_UNUSED_145_130_BP            	2
#define AR_NIC_WC_WC_BUF1_LM_DATA3_E_HI_WC_R_Q_BUFFER_TIMEOUT_BP        	1
#define AR_NIC_WC_WC_BUF1_LM_DATA3_E_HI_WC_Q_GO_EVICT_SG0_BP            	0
#define AR_NIC_WC_WC_BUF1_LM_DATA3_E_HI_WC_UNUSED_145_130_QW            	2
#define AR_NIC_WC_WC_BUF1_LM_DATA3_E_HI_WC_R_Q_BUFFER_TIMEOUT_QW        	2
#define AR_NIC_WC_WC_BUF1_LM_DATA3_E_HI_WC_Q_GO_EVICT_SG0_QW            	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_BUF1_LM_DATA3_E_MID_WC DEFINES
 */
#define AR_NIC_WC_WC_BUF1_LM_DATA3_E_MID_WC_BUFFER_TIMEOUT_MASK         	0xffffffff00000000ull
#define AR_NIC_WC_WC_BUF1_LM_DATA3_E_MID_WC_EVICT_MASK                  	0x00000000ffffffffull
#define AR_NIC_WC_WC_BUF1_LM_DATA3_E_MID_WC_BUFFER_TIMEOUT_BP           	32
#define AR_NIC_WC_WC_BUF1_LM_DATA3_E_MID_WC_EVICT_BP                    	0
#define AR_NIC_WC_WC_BUF1_LM_DATA3_E_MID_WC_BUFFER_TIMEOUT_QW           	1
#define AR_NIC_WC_WC_BUF1_LM_DATA3_E_MID_WC_EVICT_QW                    	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_BUF1_LM_DATA3_E_LO_WC DEFINES
 */
#define AR_NIC_WC_WC_BUF1_LM_DATA3_E_LO_WC_BUFFER_AVAIL_MASK            	0xffffffff00000000ull
#define AR_NIC_WC_WC_BUF1_LM_DATA3_E_LO_WC_BUFFER_VALID_MASK            	0x00000000ffffffffull
#define AR_NIC_WC_WC_BUF1_LM_DATA3_E_LO_WC_BUFFER_AVAIL_BP              	32
#define AR_NIC_WC_WC_BUF1_LM_DATA3_E_LO_WC_BUFFER_VALID_BP              	0
#define AR_NIC_WC_WC_BUF1_LM_DATA3_E_LO_WC_BUFFER_AVAIL_QW              	0
#define AR_NIC_WC_WC_BUF1_LM_DATA3_E_LO_WC_BUFFER_VALID_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC DEFINES
 */
#define AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_I_RSPOUT_RD_MASK          	0x0000000000020000ull
#define AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_R_RSPOUT_ERR_MASK         	0x0000000000010000ull
#define AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_R_RSPOUT_TAIL_MASK        	0x0000000000008000ull
#define AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_RSPOUT_FIFO_FLIT_MASK     	0x0000000000007fffull
#define AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_I_RSPOUT_RD_BP            	17
#define AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_R_RSPOUT_ERR_BP           	16
#define AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_R_RSPOUT_TAIL_BP          	15
#define AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_RSPOUT_FIFO_FLIT_BP       	0
#define AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_I_RSPOUT_RD_QW            	2
#define AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_R_RSPOUT_ERR_QW           	2
#define AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_R_RSPOUT_TAIL_QW          	2
#define AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_RSPOUT_FIFO_FLIT_QW       	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_MID_WC DEFINES
 */
#define AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_MID_WC_RSPOUT_FIFO_FLIT_MASK    	0xffffffffffffffffull
#define AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_MID_WC_RSPOUT_FIFO_FLIT_BP      	0
#define AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_MID_WC_RSPOUT_FIFO_FLIT_QW      	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_LO_WC DEFINES
 */
#define AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_LO_WC_RSPOUT_FIFO_FLIT_MASK     	0xffffffffffffffffull
#define AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_LO_WC_RSPOUT_FIFO_FLIT_BP       	0
#define AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_LO_WC_RSPOUT_FIFO_FLIT_QW       	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_MUX_SEL_FF_HI_WC DEFINES
 */
#define AR_NIC_WC_MUX_SEL_FF_HI_WC_POWER_DOWN_MASK                      	0x000000000003ffffull
#define AR_NIC_WC_MUX_SEL_FF_HI_WC_POWER_DOWN_BP                        	0
#define AR_NIC_WC_MUX_SEL_FF_HI_WC_POWER_DOWN_QW                        	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_MUX_SEL_FF_MID_WC DEFINES
 */
#define AR_NIC_WC_MUX_SEL_FF_MID_WC_POWER_DOWN_MASK                     	0xffffffffffffffffull
#define AR_NIC_WC_MUX_SEL_FF_MID_WC_POWER_DOWN_BP                       	0
#define AR_NIC_WC_MUX_SEL_FF_MID_WC_POWER_DOWN_QW                       	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_MUX_SEL_FF_LO_WC DEFINES
 */
#define AR_NIC_WC_MUX_SEL_FF_LO_WC_POWER_DOWN_MASK                      	0xffffffffffffffffull
#define AR_NIC_WC_MUX_SEL_FF_LO_WC_POWER_DOWN_BP                        	0
#define AR_NIC_WC_MUX_SEL_FF_LO_WC_POWER_DOWN_QW                        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_CFG_CRDTS DEFINES
 */
#define AR_NIC_WC_CFG_CRDTS_FLRSP_FIFO_MAX_CRDT_MASK                    	0x003f000000000000ull
#define AR_NIC_WC_CFG_CRDTS_RSPOUT_FIFO_MAX_CRDT_MASK                   	0x00003f0000000000ull
#define AR_NIC_WC_CFG_CRDTS_RSPIN_FIFO_MAX_CRDT_MASK                    	0x0000001f00000000ull
#define AR_NIC_WC_CFG_CRDTS_SSID_FL_RSP_MAX_CRDT_MASK                   	0x0000000000ff0000ull
#define AR_NIC_WC_CFG_CRDTS_SSID_RSP_MAX_CRDT_MASK                      	0x000000000000ff00ull
#define AR_NIC_WC_CFG_CRDTS_PARB_MAX_CRDT_MASK                          	0x00000000000000ffull
#define AR_NIC_WC_CFG_CRDTS_FLRSP_FIFO_MAX_CRDT_BP                      	48
#define AR_NIC_WC_CFG_CRDTS_RSPOUT_FIFO_MAX_CRDT_BP                     	40
#define AR_NIC_WC_CFG_CRDTS_RSPIN_FIFO_MAX_CRDT_BP                      	32
#define AR_NIC_WC_CFG_CRDTS_SSID_FL_RSP_MAX_CRDT_BP                     	16
#define AR_NIC_WC_CFG_CRDTS_SSID_RSP_MAX_CRDT_BP                        	8
#define AR_NIC_WC_CFG_CRDTS_PARB_MAX_CRDT_BP                            	0
#define AR_NIC_WC_CFG_CRDTS_FLRSP_FIFO_MAX_CRDT_QW                      	0
#define AR_NIC_WC_CFG_CRDTS_RSPOUT_FIFO_MAX_CRDT_QW                     	0
#define AR_NIC_WC_CFG_CRDTS_RSPIN_FIFO_MAX_CRDT_QW                      	0
#define AR_NIC_WC_CFG_CRDTS_SSID_FL_RSP_MAX_CRDT_QW                     	0
#define AR_NIC_WC_CFG_CRDTS_SSID_RSP_MAX_CRDT_QW                        	0
#define AR_NIC_WC_CFG_CRDTS_PARB_MAX_CRDT_QW                            	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_DBG_ERRINJ_MEM DEFINES
 */
#define AR_NIC_WC_DBG_ERRINJ_MEM_ADDRESS_MASK                           	0x0000007f00000000ull
#define AR_NIC_WC_DBG_ERRINJ_MEM_PARITY_MASK                            	0x0000000020000000ull
#define AR_NIC_WC_DBG_ERRINJ_MEM_POISON_MASK                            	0x0000000010000000ull
#define AR_NIC_WC_DBG_ERRINJ_MEM_CHECKBITS_MASK                         	0x0000000007f00000ull
#define AR_NIC_WC_DBG_ERRINJ_MEM_RAMSELECT_MASK                         	0x0000000000003ff0ull
#define AR_NIC_WC_DBG_ERRINJ_MEM_TRIGGERED_MASK                         	0x0000000000000008ull
#define AR_NIC_WC_DBG_ERRINJ_MEM_MODE_MASK                              	0x0000000000000006ull
#define AR_NIC_WC_DBG_ERRINJ_MEM_ENABLE_MASK                            	0x0000000000000001ull
#define AR_NIC_WC_DBG_ERRINJ_MEM_ADDRESS_BP                             	32
#define AR_NIC_WC_DBG_ERRINJ_MEM_PARITY_BP                              	29
#define AR_NIC_WC_DBG_ERRINJ_MEM_POISON_BP                              	28
#define AR_NIC_WC_DBG_ERRINJ_MEM_CHECKBITS_BP                           	20
#define AR_NIC_WC_DBG_ERRINJ_MEM_RAMSELECT_BP                           	4
#define AR_NIC_WC_DBG_ERRINJ_MEM_TRIGGERED_BP                           	3
#define AR_NIC_WC_DBG_ERRINJ_MEM_MODE_BP                                	1
#define AR_NIC_WC_DBG_ERRINJ_MEM_ENABLE_BP                              	0
#define AR_NIC_WC_DBG_ERRINJ_MEM_ADDRESS_QW                             	0
#define AR_NIC_WC_DBG_ERRINJ_MEM_PARITY_QW                              	0
#define AR_NIC_WC_DBG_ERRINJ_MEM_POISON_QW                              	0
#define AR_NIC_WC_DBG_ERRINJ_MEM_CHECKBITS_QW                           	0
#define AR_NIC_WC_DBG_ERRINJ_MEM_RAMSELECT_QW                           	0
#define AR_NIC_WC_DBG_ERRINJ_MEM_TRIGGERED_QW                           	0
#define AR_NIC_WC_DBG_ERRINJ_MEM_MODE_QW                                	0
#define AR_NIC_WC_DBG_ERRINJ_MEM_ENABLE_QW                              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_DBG_ERRINJ_BUS DEFINES
 */
#define AR_NIC_WC_DBG_ERRINJ_BUS_RSPIN_FIFO_1_MASK                      	0x0000000400000000ull
#define AR_NIC_WC_DBG_ERRINJ_BUS_RSPIN_FIFO_0_MASK                      	0x0000000200000000ull
#define AR_NIC_WC_DBG_ERRINJ_BUS_NTWK_RSP_FIFO_MASK                     	0x0000000100000000ull
#define AR_NIC_WC_DBG_ERRINJ_BUS_CHECKBITS_UP_MASK                      	0x00000000ff000000ull
#define AR_NIC_WC_DBG_ERRINJ_BUS_CHECKBITS_LO_MASK                      	0x0000000000ff0000ull
#define AR_NIC_WC_DBG_ERRINJ_BUS_PARITY_MASK                            	0x000000000000f000ull
#define AR_NIC_WC_DBG_ERRINJ_BUS_COUNT_MASK                             	0x0000000000000070ull
#define AR_NIC_WC_DBG_ERRINJ_BUS_TRIGGERED_MASK                         	0x0000000000000008ull
#define AR_NIC_WC_DBG_ERRINJ_BUS_MODE_MASK                              	0x0000000000000002ull
#define AR_NIC_WC_DBG_ERRINJ_BUS_ENABLE_MASK                            	0x0000000000000001ull
#define AR_NIC_WC_DBG_ERRINJ_BUS_RSPIN_FIFO_1_BP                        	34
#define AR_NIC_WC_DBG_ERRINJ_BUS_RSPIN_FIFO_0_BP                        	33
#define AR_NIC_WC_DBG_ERRINJ_BUS_NTWK_RSP_FIFO_BP                       	32
#define AR_NIC_WC_DBG_ERRINJ_BUS_CHECKBITS_UP_BP                        	24
#define AR_NIC_WC_DBG_ERRINJ_BUS_CHECKBITS_LO_BP                        	16
#define AR_NIC_WC_DBG_ERRINJ_BUS_PARITY_BP                              	12
#define AR_NIC_WC_DBG_ERRINJ_BUS_COUNT_BP                               	4
#define AR_NIC_WC_DBG_ERRINJ_BUS_TRIGGERED_BP                           	3
#define AR_NIC_WC_DBG_ERRINJ_BUS_MODE_BP                                	1
#define AR_NIC_WC_DBG_ERRINJ_BUS_ENABLE_BP                              	0
#define AR_NIC_WC_DBG_ERRINJ_BUS_RSPIN_FIFO_1_QW                        	0
#define AR_NIC_WC_DBG_ERRINJ_BUS_RSPIN_FIFO_0_QW                        	0
#define AR_NIC_WC_DBG_ERRINJ_BUS_NTWK_RSP_FIFO_QW                       	0
#define AR_NIC_WC_DBG_ERRINJ_BUS_CHECKBITS_UP_QW                        	0
#define AR_NIC_WC_DBG_ERRINJ_BUS_CHECKBITS_LO_QW                        	0
#define AR_NIC_WC_DBG_ERRINJ_BUS_PARITY_QW                              	0
#define AR_NIC_WC_DBG_ERRINJ_BUS_COUNT_QW                               	0
#define AR_NIC_WC_DBG_ERRINJ_BUS_TRIGGERED_QW                           	0
#define AR_NIC_WC_DBG_ERRINJ_BUS_MODE_QW                                	0
#define AR_NIC_WC_DBG_ERRINJ_BUS_ENABLE_QW                              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_DBG_BUF_INVAL DEFINES
 */
#define AR_NIC_WC_DBG_BUF_INVAL_FLUSH_MASK                              	0x0000000000000001ull
#define AR_NIC_WC_DBG_BUF_INVAL_FLUSH_BP                                	0
#define AR_NIC_WC_DBG_BUF_INVAL_FLUSH_QW                                	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_STS_BUF_AVAIL DEFINES
 */
#define AR_NIC_WC_STS_BUF_AVAIL_BUF1_MASK                               	0xffffffff00000000ull
#define AR_NIC_WC_STS_BUF_AVAIL_BUF0_MASK                               	0x00000000ffffffffull
#define AR_NIC_WC_STS_BUF_AVAIL_BUF1_BP                                 	32
#define AR_NIC_WC_STS_BUF_AVAIL_BUF0_BP                                 	0
#define AR_NIC_WC_STS_BUF_AVAIL_BUF1_QW                                 	0
#define AR_NIC_WC_STS_BUF_AVAIL_BUF0_QW                                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_STS_BUF_VLD DEFINES
 */
#define AR_NIC_WC_STS_BUF_VLD_BUF1_MASK                                 	0xffffffff00000000ull
#define AR_NIC_WC_STS_BUF_VLD_BUF0_MASK                                 	0x00000000ffffffffull
#define AR_NIC_WC_STS_BUF_VLD_BUF1_BP                                   	32
#define AR_NIC_WC_STS_BUF_VLD_BUF0_BP                                   	0
#define AR_NIC_WC_STS_BUF_VLD_BUF1_QW                                   	0
#define AR_NIC_WC_STS_BUF_VLD_BUF0_QW                                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_ERR_FLG DEFINES
 */
#define AR_NIC_WC_ERR_FLG_BUFFER_TIMEOUT_MASK                           	0x0000000008000000ull
#define AR_NIC_WC_ERR_FLG_FLUSH_RSP_FIFO_UFLW_MASK                      	0x0000000004000000ull
#define AR_NIC_WC_ERR_FLG_FLUSH_RSP_FIFO_OFLW_MASK                      	0x0000000002000000ull
#define AR_NIC_WC_ERR_FLG_FLUSH_REQ_FIFO_UFLW_MASK                      	0x0000000001000000ull
#define AR_NIC_WC_ERR_FLG_FLUSH_REQ_FIFO_OFLW_MASK                      	0x0000000000800000ull
#define AR_NIC_WC_ERR_FLG_RSPOUT1_FIFO_UFLW_MASK                        	0x0000000000400000ull
#define AR_NIC_WC_ERR_FLG_RSPOUT1_FIFO_OFLW_MASK                        	0x0000000000200000ull
#define AR_NIC_WC_ERR_FLG_RSPOUT0_FIFO_UFLW_MASK                        	0x0000000000100000ull
#define AR_NIC_WC_ERR_FLG_RSPOUT0_FIFO_OFLW_MASK                        	0x0000000000080000ull
#define AR_NIC_WC_ERR_FLG_RSPIN1_FIFO_UFLW_MASK                         	0x0000000000040000ull
#define AR_NIC_WC_ERR_FLG_RSPIN1_FIFO_OFLW_MASK                         	0x0000000000020000ull
#define AR_NIC_WC_ERR_FLG_RSPIN0_FIFO_UFLW_MASK                         	0x0000000000010000ull
#define AR_NIC_WC_ERR_FLG_RSPIN0_FIFO_OFLW_MASK                         	0x0000000000008000ull
#define AR_NIC_WC_ERR_FLG_NTWK_RSP_FIFO_UFLW_MASK                       	0x0000000000004000ull
#define AR_NIC_WC_ERR_FLG_NTWK_RSP_FIFO_OFLW_MASK                       	0x0000000000002000ull
#define AR_NIC_WC_ERR_FLG_TAG_PBE_MASK                                  	0x0000000000001000ull
#define AR_NIC_WC_ERR_FLG_RSPIN1_HDR_PBE_MASK                           	0x0000000000000800ull
#define AR_NIC_WC_ERR_FLG_RSPIN0_HDR_PBE_MASK                           	0x0000000000000400ull
#define AR_NIC_WC_ERR_FLG_NTWK_RSP_HDR_PBE_MASK                         	0x0000000000000200ull
#define AR_NIC_WC_ERR_FLG_BUF1_MBE_MASK                                 	0x0000000000000100ull
#define AR_NIC_WC_ERR_FLG_BUF1_SBE_MASK                                 	0x0000000000000080ull
#define AR_NIC_WC_ERR_FLG_BUF0_MBE_MASK                                 	0x0000000000000040ull
#define AR_NIC_WC_ERR_FLG_BUF0_SBE_MASK                                 	0x0000000000000020ull
#define AR_NIC_WC_ERR_FLG_RSPIN1_DAT_MBE_MASK                           	0x0000000000000010ull
#define AR_NIC_WC_ERR_FLG_RSPIN1_DAT_SBE_MASK                           	0x0000000000000008ull
#define AR_NIC_WC_ERR_FLG_RSPIN0_DAT_MBE_MASK                           	0x0000000000000004ull
#define AR_NIC_WC_ERR_FLG_RSPIN0_DAT_SBE_MASK                           	0x0000000000000002ull
#define AR_NIC_WC_ERR_FLG_DIAG_ONLY_MASK                                	0x0000000000000001ull
#define AR_NIC_WC_ERR_FLG_BUFFER_TIMEOUT_BP                             	27
#define AR_NIC_WC_ERR_FLG_FLUSH_RSP_FIFO_UFLW_BP                        	26
#define AR_NIC_WC_ERR_FLG_FLUSH_RSP_FIFO_OFLW_BP                        	25
#define AR_NIC_WC_ERR_FLG_FLUSH_REQ_FIFO_UFLW_BP                        	24
#define AR_NIC_WC_ERR_FLG_FLUSH_REQ_FIFO_OFLW_BP                        	23
#define AR_NIC_WC_ERR_FLG_RSPOUT1_FIFO_UFLW_BP                          	22
#define AR_NIC_WC_ERR_FLG_RSPOUT1_FIFO_OFLW_BP                          	21
#define AR_NIC_WC_ERR_FLG_RSPOUT0_FIFO_UFLW_BP                          	20
#define AR_NIC_WC_ERR_FLG_RSPOUT0_FIFO_OFLW_BP                          	19
#define AR_NIC_WC_ERR_FLG_RSPIN1_FIFO_UFLW_BP                           	18
#define AR_NIC_WC_ERR_FLG_RSPIN1_FIFO_OFLW_BP                           	17
#define AR_NIC_WC_ERR_FLG_RSPIN0_FIFO_UFLW_BP                           	16
#define AR_NIC_WC_ERR_FLG_RSPIN0_FIFO_OFLW_BP                           	15
#define AR_NIC_WC_ERR_FLG_NTWK_RSP_FIFO_UFLW_BP                         	14
#define AR_NIC_WC_ERR_FLG_NTWK_RSP_FIFO_OFLW_BP                         	13
#define AR_NIC_WC_ERR_FLG_TAG_PBE_BP                                    	12
#define AR_NIC_WC_ERR_FLG_RSPIN1_HDR_PBE_BP                             	11
#define AR_NIC_WC_ERR_FLG_RSPIN0_HDR_PBE_BP                             	10
#define AR_NIC_WC_ERR_FLG_NTWK_RSP_HDR_PBE_BP                           	9
#define AR_NIC_WC_ERR_FLG_BUF1_MBE_BP                                   	8
#define AR_NIC_WC_ERR_FLG_BUF1_SBE_BP                                   	7
#define AR_NIC_WC_ERR_FLG_BUF0_MBE_BP                                   	6
#define AR_NIC_WC_ERR_FLG_BUF0_SBE_BP                                   	5
#define AR_NIC_WC_ERR_FLG_RSPIN1_DAT_MBE_BP                             	4
#define AR_NIC_WC_ERR_FLG_RSPIN1_DAT_SBE_BP                             	3
#define AR_NIC_WC_ERR_FLG_RSPIN0_DAT_MBE_BP                             	2
#define AR_NIC_WC_ERR_FLG_RSPIN0_DAT_SBE_BP                             	1
#define AR_NIC_WC_ERR_FLG_DIAG_ONLY_BP                                  	0
#define AR_NIC_WC_ERR_FLG_BUFFER_TIMEOUT_QW                             	0
#define AR_NIC_WC_ERR_FLG_FLUSH_RSP_FIFO_UFLW_QW                        	0
#define AR_NIC_WC_ERR_FLG_FLUSH_RSP_FIFO_OFLW_QW                        	0
#define AR_NIC_WC_ERR_FLG_FLUSH_REQ_FIFO_UFLW_QW                        	0
#define AR_NIC_WC_ERR_FLG_FLUSH_REQ_FIFO_OFLW_QW                        	0
#define AR_NIC_WC_ERR_FLG_RSPOUT1_FIFO_UFLW_QW                          	0
#define AR_NIC_WC_ERR_FLG_RSPOUT1_FIFO_OFLW_QW                          	0
#define AR_NIC_WC_ERR_FLG_RSPOUT0_FIFO_UFLW_QW                          	0
#define AR_NIC_WC_ERR_FLG_RSPOUT0_FIFO_OFLW_QW                          	0
#define AR_NIC_WC_ERR_FLG_RSPIN1_FIFO_UFLW_QW                           	0
#define AR_NIC_WC_ERR_FLG_RSPIN1_FIFO_OFLW_QW                           	0
#define AR_NIC_WC_ERR_FLG_RSPIN0_FIFO_UFLW_QW                           	0
#define AR_NIC_WC_ERR_FLG_RSPIN0_FIFO_OFLW_QW                           	0
#define AR_NIC_WC_ERR_FLG_NTWK_RSP_FIFO_UFLW_QW                         	0
#define AR_NIC_WC_ERR_FLG_NTWK_RSP_FIFO_OFLW_QW                         	0
#define AR_NIC_WC_ERR_FLG_TAG_PBE_QW                                    	0
#define AR_NIC_WC_ERR_FLG_RSPIN1_HDR_PBE_QW                             	0
#define AR_NIC_WC_ERR_FLG_RSPIN0_HDR_PBE_QW                             	0
#define AR_NIC_WC_ERR_FLG_NTWK_RSP_HDR_PBE_QW                           	0
#define AR_NIC_WC_ERR_FLG_BUF1_MBE_QW                                   	0
#define AR_NIC_WC_ERR_FLG_BUF1_SBE_QW                                   	0
#define AR_NIC_WC_ERR_FLG_BUF0_MBE_QW                                   	0
#define AR_NIC_WC_ERR_FLG_BUF0_SBE_QW                                   	0
#define AR_NIC_WC_ERR_FLG_RSPIN1_DAT_MBE_QW                             	0
#define AR_NIC_WC_ERR_FLG_RSPIN1_DAT_SBE_QW                             	0
#define AR_NIC_WC_ERR_FLG_RSPIN0_DAT_MBE_QW                             	0
#define AR_NIC_WC_ERR_FLG_RSPIN0_DAT_SBE_QW                             	0
#define AR_NIC_WC_ERR_FLG_DIAG_ONLY_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#define AR_NIC_WC_ERR_FLG_BUFFER_TIMEOUT_EC                             	A_EC_INFO
#define AR_NIC_WC_ERR_FLG_FLUSH_RSP_FIFO_UFLW_EC                        	A_EC_CRIT
#define AR_NIC_WC_ERR_FLG_FLUSH_RSP_FIFO_OFLW_EC                        	A_EC_CRIT
#define AR_NIC_WC_ERR_FLG_FLUSH_REQ_FIFO_UFLW_EC                        	A_EC_CRIT
#define AR_NIC_WC_ERR_FLG_FLUSH_REQ_FIFO_OFLW_EC                        	A_EC_CRIT
#define AR_NIC_WC_ERR_FLG_RSPOUT1_FIFO_UFLW_EC                          	A_EC_CRIT
#define AR_NIC_WC_ERR_FLG_RSPOUT1_FIFO_OFLW_EC                          	A_EC_CRIT
#define AR_NIC_WC_ERR_FLG_RSPOUT0_FIFO_UFLW_EC                          	A_EC_CRIT
#define AR_NIC_WC_ERR_FLG_RSPOUT0_FIFO_OFLW_EC                          	A_EC_CRIT
#define AR_NIC_WC_ERR_FLG_RSPIN1_FIFO_UFLW_EC                           	A_EC_CRIT
#define AR_NIC_WC_ERR_FLG_RSPIN1_FIFO_OFLW_EC                           	A_EC_CRIT
#define AR_NIC_WC_ERR_FLG_RSPIN0_FIFO_UFLW_EC                           	A_EC_CRIT
#define AR_NIC_WC_ERR_FLG_RSPIN0_FIFO_OFLW_EC                           	A_EC_CRIT
#define AR_NIC_WC_ERR_FLG_NTWK_RSP_FIFO_UFLW_EC                         	A_EC_CRIT
#define AR_NIC_WC_ERR_FLG_NTWK_RSP_FIFO_OFLW_EC                         	A_EC_CRIT
#define AR_NIC_WC_ERR_FLG_TAG_PBE_EC                                    	A_EC_XIENT
#define AR_NIC_WC_ERR_FLG_RSPIN1_HDR_PBE_EC                             	A_EC_UXACT
#define AR_NIC_WC_ERR_FLG_RSPIN0_HDR_PBE_EC                             	A_EC_UXACT
#define AR_NIC_WC_ERR_FLG_NTWK_RSP_HDR_PBE_EC                           	A_EC_XIENT
#define AR_NIC_WC_ERR_FLG_BUF1_MBE_EC                                   	A_EC_XIENT
#define AR_NIC_WC_ERR_FLG_BUF1_SBE_EC                                   	A_EC_CORR
#define AR_NIC_WC_ERR_FLG_BUF0_MBE_EC                                   	A_EC_XIENT
#define AR_NIC_WC_ERR_FLG_BUF0_SBE_EC                                   	A_EC_CORR
#define AR_NIC_WC_ERR_FLG_RSPIN1_DAT_MBE_EC                             	A_EC_XIENT
#define AR_NIC_WC_ERR_FLG_RSPIN1_DAT_SBE_EC                             	A_EC_CORR
#define AR_NIC_WC_ERR_FLG_RSPIN0_DAT_MBE_EC                             	A_EC_XIENT
#define AR_NIC_WC_ERR_FLG_RSPIN0_DAT_SBE_EC                             	A_EC_CORR
#define AR_NIC_WC_ERR_FLG_DIAG_ONLY_EC                                  	A_EC_DIAG
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_ERR_CLR DEFINES
 */
#define AR_NIC_WC_ERR_CLR_BUFFER_TIMEOUT_MASK                           	0x0000000008000000ull
#define AR_NIC_WC_ERR_CLR_FLUSH_RSP_FIFO_UFLW_MASK                      	0x0000000004000000ull
#define AR_NIC_WC_ERR_CLR_FLUSH_RSP_FIFO_OFLW_MASK                      	0x0000000002000000ull
#define AR_NIC_WC_ERR_CLR_FLUSH_REQ_FIFO_UFLW_MASK                      	0x0000000001000000ull
#define AR_NIC_WC_ERR_CLR_FLUSH_REQ_FIFO_OFLW_MASK                      	0x0000000000800000ull
#define AR_NIC_WC_ERR_CLR_RSPOUT1_FIFO_UFLW_MASK                        	0x0000000000400000ull
#define AR_NIC_WC_ERR_CLR_RSPOUT1_FIFO_OFLW_MASK                        	0x0000000000200000ull
#define AR_NIC_WC_ERR_CLR_RSPOUT0_FIFO_UFLW_MASK                        	0x0000000000100000ull
#define AR_NIC_WC_ERR_CLR_RSPOUT0_FIFO_OFLW_MASK                        	0x0000000000080000ull
#define AR_NIC_WC_ERR_CLR_RSPIN1_FIFO_UFLW_MASK                         	0x0000000000040000ull
#define AR_NIC_WC_ERR_CLR_RSPIN1_FIFO_OFLW_MASK                         	0x0000000000020000ull
#define AR_NIC_WC_ERR_CLR_RSPIN0_FIFO_UFLW_MASK                         	0x0000000000010000ull
#define AR_NIC_WC_ERR_CLR_RSPIN0_FIFO_OFLW_MASK                         	0x0000000000008000ull
#define AR_NIC_WC_ERR_CLR_NTWK_RSP_FIFO_UFLW_MASK                       	0x0000000000004000ull
#define AR_NIC_WC_ERR_CLR_NTWK_RSP_FIFO_OFLW_MASK                       	0x0000000000002000ull
#define AR_NIC_WC_ERR_CLR_TAG_PBE_MASK                                  	0x0000000000001000ull
#define AR_NIC_WC_ERR_CLR_RSPIN1_HDR_PBE_MASK                           	0x0000000000000800ull
#define AR_NIC_WC_ERR_CLR_RSPIN0_HDR_PBE_MASK                           	0x0000000000000400ull
#define AR_NIC_WC_ERR_CLR_NTWK_RSP_HDR_PBE_MASK                         	0x0000000000000200ull
#define AR_NIC_WC_ERR_CLR_BUF1_MBE_MASK                                 	0x0000000000000100ull
#define AR_NIC_WC_ERR_CLR_BUF1_SBE_MASK                                 	0x0000000000000080ull
#define AR_NIC_WC_ERR_CLR_BUF0_MBE_MASK                                 	0x0000000000000040ull
#define AR_NIC_WC_ERR_CLR_BUF0_SBE_MASK                                 	0x0000000000000020ull
#define AR_NIC_WC_ERR_CLR_RSPIN1_DAT_MBE_MASK                           	0x0000000000000010ull
#define AR_NIC_WC_ERR_CLR_RSPIN1_DAT_SBE_MASK                           	0x0000000000000008ull
#define AR_NIC_WC_ERR_CLR_RSPIN0_DAT_MBE_MASK                           	0x0000000000000004ull
#define AR_NIC_WC_ERR_CLR_RSPIN0_DAT_SBE_MASK                           	0x0000000000000002ull
#define AR_NIC_WC_ERR_CLR_DIAG_ONLY_MASK                                	0x0000000000000001ull
#define AR_NIC_WC_ERR_CLR_BUFFER_TIMEOUT_BP                             	27
#define AR_NIC_WC_ERR_CLR_FLUSH_RSP_FIFO_UFLW_BP                        	26
#define AR_NIC_WC_ERR_CLR_FLUSH_RSP_FIFO_OFLW_BP                        	25
#define AR_NIC_WC_ERR_CLR_FLUSH_REQ_FIFO_UFLW_BP                        	24
#define AR_NIC_WC_ERR_CLR_FLUSH_REQ_FIFO_OFLW_BP                        	23
#define AR_NIC_WC_ERR_CLR_RSPOUT1_FIFO_UFLW_BP                          	22
#define AR_NIC_WC_ERR_CLR_RSPOUT1_FIFO_OFLW_BP                          	21
#define AR_NIC_WC_ERR_CLR_RSPOUT0_FIFO_UFLW_BP                          	20
#define AR_NIC_WC_ERR_CLR_RSPOUT0_FIFO_OFLW_BP                          	19
#define AR_NIC_WC_ERR_CLR_RSPIN1_FIFO_UFLW_BP                           	18
#define AR_NIC_WC_ERR_CLR_RSPIN1_FIFO_OFLW_BP                           	17
#define AR_NIC_WC_ERR_CLR_RSPIN0_FIFO_UFLW_BP                           	16
#define AR_NIC_WC_ERR_CLR_RSPIN0_FIFO_OFLW_BP                           	15
#define AR_NIC_WC_ERR_CLR_NTWK_RSP_FIFO_UFLW_BP                         	14
#define AR_NIC_WC_ERR_CLR_NTWK_RSP_FIFO_OFLW_BP                         	13
#define AR_NIC_WC_ERR_CLR_TAG_PBE_BP                                    	12
#define AR_NIC_WC_ERR_CLR_RSPIN1_HDR_PBE_BP                             	11
#define AR_NIC_WC_ERR_CLR_RSPIN0_HDR_PBE_BP                             	10
#define AR_NIC_WC_ERR_CLR_NTWK_RSP_HDR_PBE_BP                           	9
#define AR_NIC_WC_ERR_CLR_BUF1_MBE_BP                                   	8
#define AR_NIC_WC_ERR_CLR_BUF1_SBE_BP                                   	7
#define AR_NIC_WC_ERR_CLR_BUF0_MBE_BP                                   	6
#define AR_NIC_WC_ERR_CLR_BUF0_SBE_BP                                   	5
#define AR_NIC_WC_ERR_CLR_RSPIN1_DAT_MBE_BP                             	4
#define AR_NIC_WC_ERR_CLR_RSPIN1_DAT_SBE_BP                             	3
#define AR_NIC_WC_ERR_CLR_RSPIN0_DAT_MBE_BP                             	2
#define AR_NIC_WC_ERR_CLR_RSPIN0_DAT_SBE_BP                             	1
#define AR_NIC_WC_ERR_CLR_DIAG_ONLY_BP                                  	0
#define AR_NIC_WC_ERR_CLR_BUFFER_TIMEOUT_QW                             	0
#define AR_NIC_WC_ERR_CLR_FLUSH_RSP_FIFO_UFLW_QW                        	0
#define AR_NIC_WC_ERR_CLR_FLUSH_RSP_FIFO_OFLW_QW                        	0
#define AR_NIC_WC_ERR_CLR_FLUSH_REQ_FIFO_UFLW_QW                        	0
#define AR_NIC_WC_ERR_CLR_FLUSH_REQ_FIFO_OFLW_QW                        	0
#define AR_NIC_WC_ERR_CLR_RSPOUT1_FIFO_UFLW_QW                          	0
#define AR_NIC_WC_ERR_CLR_RSPOUT1_FIFO_OFLW_QW                          	0
#define AR_NIC_WC_ERR_CLR_RSPOUT0_FIFO_UFLW_QW                          	0
#define AR_NIC_WC_ERR_CLR_RSPOUT0_FIFO_OFLW_QW                          	0
#define AR_NIC_WC_ERR_CLR_RSPIN1_FIFO_UFLW_QW                           	0
#define AR_NIC_WC_ERR_CLR_RSPIN1_FIFO_OFLW_QW                           	0
#define AR_NIC_WC_ERR_CLR_RSPIN0_FIFO_UFLW_QW                           	0
#define AR_NIC_WC_ERR_CLR_RSPIN0_FIFO_OFLW_QW                           	0
#define AR_NIC_WC_ERR_CLR_NTWK_RSP_FIFO_UFLW_QW                         	0
#define AR_NIC_WC_ERR_CLR_NTWK_RSP_FIFO_OFLW_QW                         	0
#define AR_NIC_WC_ERR_CLR_TAG_PBE_QW                                    	0
#define AR_NIC_WC_ERR_CLR_RSPIN1_HDR_PBE_QW                             	0
#define AR_NIC_WC_ERR_CLR_RSPIN0_HDR_PBE_QW                             	0
#define AR_NIC_WC_ERR_CLR_NTWK_RSP_HDR_PBE_QW                           	0
#define AR_NIC_WC_ERR_CLR_BUF1_MBE_QW                                   	0
#define AR_NIC_WC_ERR_CLR_BUF1_SBE_QW                                   	0
#define AR_NIC_WC_ERR_CLR_BUF0_MBE_QW                                   	0
#define AR_NIC_WC_ERR_CLR_BUF0_SBE_QW                                   	0
#define AR_NIC_WC_ERR_CLR_RSPIN1_DAT_MBE_QW                             	0
#define AR_NIC_WC_ERR_CLR_RSPIN1_DAT_SBE_QW                             	0
#define AR_NIC_WC_ERR_CLR_RSPIN0_DAT_MBE_QW                             	0
#define AR_NIC_WC_ERR_CLR_RSPIN0_DAT_SBE_QW                             	0
#define AR_NIC_WC_ERR_CLR_DIAG_ONLY_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_ERR_HSS_MSK DEFINES
 */
#define AR_NIC_WC_ERR_HSS_MSK_BUFFER_TIMEOUT_MASK                       	0x0000000008000000ull
#define AR_NIC_WC_ERR_HSS_MSK_FLUSH_RSP_FIFO_UFLW_MASK                  	0x0000000004000000ull
#define AR_NIC_WC_ERR_HSS_MSK_FLUSH_RSP_FIFO_OFLW_MASK                  	0x0000000002000000ull
#define AR_NIC_WC_ERR_HSS_MSK_FLUSH_REQ_FIFO_UFLW_MASK                  	0x0000000001000000ull
#define AR_NIC_WC_ERR_HSS_MSK_FLUSH_REQ_FIFO_OFLW_MASK                  	0x0000000000800000ull
#define AR_NIC_WC_ERR_HSS_MSK_RSPOUT1_FIFO_UFLW_MASK                    	0x0000000000400000ull
#define AR_NIC_WC_ERR_HSS_MSK_RSPOUT1_FIFO_OFLW_MASK                    	0x0000000000200000ull
#define AR_NIC_WC_ERR_HSS_MSK_RSPOUT0_FIFO_UFLW_MASK                    	0x0000000000100000ull
#define AR_NIC_WC_ERR_HSS_MSK_RSPOUT0_FIFO_OFLW_MASK                    	0x0000000000080000ull
#define AR_NIC_WC_ERR_HSS_MSK_RSPIN1_FIFO_UFLW_MASK                     	0x0000000000040000ull
#define AR_NIC_WC_ERR_HSS_MSK_RSPIN1_FIFO_OFLW_MASK                     	0x0000000000020000ull
#define AR_NIC_WC_ERR_HSS_MSK_RSPIN0_FIFO_UFLW_MASK                     	0x0000000000010000ull
#define AR_NIC_WC_ERR_HSS_MSK_RSPIN0_FIFO_OFLW_MASK                     	0x0000000000008000ull
#define AR_NIC_WC_ERR_HSS_MSK_NTWK_RSP_FIFO_UFLW_MASK                   	0x0000000000004000ull
#define AR_NIC_WC_ERR_HSS_MSK_NTWK_RSP_FIFO_OFLW_MASK                   	0x0000000000002000ull
#define AR_NIC_WC_ERR_HSS_MSK_TAG_PBE_MASK                              	0x0000000000001000ull
#define AR_NIC_WC_ERR_HSS_MSK_RSPIN1_HDR_PBE_MASK                       	0x0000000000000800ull
#define AR_NIC_WC_ERR_HSS_MSK_RSPIN0_HDR_PBE_MASK                       	0x0000000000000400ull
#define AR_NIC_WC_ERR_HSS_MSK_NTWK_RSP_HDR_PBE_MASK                     	0x0000000000000200ull
#define AR_NIC_WC_ERR_HSS_MSK_BUF1_MBE_MASK                             	0x0000000000000100ull
#define AR_NIC_WC_ERR_HSS_MSK_BUF1_SBE_MASK                             	0x0000000000000080ull
#define AR_NIC_WC_ERR_HSS_MSK_BUF0_MBE_MASK                             	0x0000000000000040ull
#define AR_NIC_WC_ERR_HSS_MSK_BUF0_SBE_MASK                             	0x0000000000000020ull
#define AR_NIC_WC_ERR_HSS_MSK_RSPIN1_DAT_MBE_MASK                       	0x0000000000000010ull
#define AR_NIC_WC_ERR_HSS_MSK_RSPIN1_DAT_SBE_MASK                       	0x0000000000000008ull
#define AR_NIC_WC_ERR_HSS_MSK_RSPIN0_DAT_MBE_MASK                       	0x0000000000000004ull
#define AR_NIC_WC_ERR_HSS_MSK_RSPIN0_DAT_SBE_MASK                       	0x0000000000000002ull
#define AR_NIC_WC_ERR_HSS_MSK_DIAG_ONLY_MASK                            	0x0000000000000001ull
#define AR_NIC_WC_ERR_HSS_MSK_BUFFER_TIMEOUT_BP                         	27
#define AR_NIC_WC_ERR_HSS_MSK_FLUSH_RSP_FIFO_UFLW_BP                    	26
#define AR_NIC_WC_ERR_HSS_MSK_FLUSH_RSP_FIFO_OFLW_BP                    	25
#define AR_NIC_WC_ERR_HSS_MSK_FLUSH_REQ_FIFO_UFLW_BP                    	24
#define AR_NIC_WC_ERR_HSS_MSK_FLUSH_REQ_FIFO_OFLW_BP                    	23
#define AR_NIC_WC_ERR_HSS_MSK_RSPOUT1_FIFO_UFLW_BP                      	22
#define AR_NIC_WC_ERR_HSS_MSK_RSPOUT1_FIFO_OFLW_BP                      	21
#define AR_NIC_WC_ERR_HSS_MSK_RSPOUT0_FIFO_UFLW_BP                      	20
#define AR_NIC_WC_ERR_HSS_MSK_RSPOUT0_FIFO_OFLW_BP                      	19
#define AR_NIC_WC_ERR_HSS_MSK_RSPIN1_FIFO_UFLW_BP                       	18
#define AR_NIC_WC_ERR_HSS_MSK_RSPIN1_FIFO_OFLW_BP                       	17
#define AR_NIC_WC_ERR_HSS_MSK_RSPIN0_FIFO_UFLW_BP                       	16
#define AR_NIC_WC_ERR_HSS_MSK_RSPIN0_FIFO_OFLW_BP                       	15
#define AR_NIC_WC_ERR_HSS_MSK_NTWK_RSP_FIFO_UFLW_BP                     	14
#define AR_NIC_WC_ERR_HSS_MSK_NTWK_RSP_FIFO_OFLW_BP                     	13
#define AR_NIC_WC_ERR_HSS_MSK_TAG_PBE_BP                                	12
#define AR_NIC_WC_ERR_HSS_MSK_RSPIN1_HDR_PBE_BP                         	11
#define AR_NIC_WC_ERR_HSS_MSK_RSPIN0_HDR_PBE_BP                         	10
#define AR_NIC_WC_ERR_HSS_MSK_NTWK_RSP_HDR_PBE_BP                       	9
#define AR_NIC_WC_ERR_HSS_MSK_BUF1_MBE_BP                               	8
#define AR_NIC_WC_ERR_HSS_MSK_BUF1_SBE_BP                               	7
#define AR_NIC_WC_ERR_HSS_MSK_BUF0_MBE_BP                               	6
#define AR_NIC_WC_ERR_HSS_MSK_BUF0_SBE_BP                               	5
#define AR_NIC_WC_ERR_HSS_MSK_RSPIN1_DAT_MBE_BP                         	4
#define AR_NIC_WC_ERR_HSS_MSK_RSPIN1_DAT_SBE_BP                         	3
#define AR_NIC_WC_ERR_HSS_MSK_RSPIN0_DAT_MBE_BP                         	2
#define AR_NIC_WC_ERR_HSS_MSK_RSPIN0_DAT_SBE_BP                         	1
#define AR_NIC_WC_ERR_HSS_MSK_DIAG_ONLY_BP                              	0
#define AR_NIC_WC_ERR_HSS_MSK_BUFFER_TIMEOUT_QW                         	0
#define AR_NIC_WC_ERR_HSS_MSK_FLUSH_RSP_FIFO_UFLW_QW                    	0
#define AR_NIC_WC_ERR_HSS_MSK_FLUSH_RSP_FIFO_OFLW_QW                    	0
#define AR_NIC_WC_ERR_HSS_MSK_FLUSH_REQ_FIFO_UFLW_QW                    	0
#define AR_NIC_WC_ERR_HSS_MSK_FLUSH_REQ_FIFO_OFLW_QW                    	0
#define AR_NIC_WC_ERR_HSS_MSK_RSPOUT1_FIFO_UFLW_QW                      	0
#define AR_NIC_WC_ERR_HSS_MSK_RSPOUT1_FIFO_OFLW_QW                      	0
#define AR_NIC_WC_ERR_HSS_MSK_RSPOUT0_FIFO_UFLW_QW                      	0
#define AR_NIC_WC_ERR_HSS_MSK_RSPOUT0_FIFO_OFLW_QW                      	0
#define AR_NIC_WC_ERR_HSS_MSK_RSPIN1_FIFO_UFLW_QW                       	0
#define AR_NIC_WC_ERR_HSS_MSK_RSPIN1_FIFO_OFLW_QW                       	0
#define AR_NIC_WC_ERR_HSS_MSK_RSPIN0_FIFO_UFLW_QW                       	0
#define AR_NIC_WC_ERR_HSS_MSK_RSPIN0_FIFO_OFLW_QW                       	0
#define AR_NIC_WC_ERR_HSS_MSK_NTWK_RSP_FIFO_UFLW_QW                     	0
#define AR_NIC_WC_ERR_HSS_MSK_NTWK_RSP_FIFO_OFLW_QW                     	0
#define AR_NIC_WC_ERR_HSS_MSK_TAG_PBE_QW                                	0
#define AR_NIC_WC_ERR_HSS_MSK_RSPIN1_HDR_PBE_QW                         	0
#define AR_NIC_WC_ERR_HSS_MSK_RSPIN0_HDR_PBE_QW                         	0
#define AR_NIC_WC_ERR_HSS_MSK_NTWK_RSP_HDR_PBE_QW                       	0
#define AR_NIC_WC_ERR_HSS_MSK_BUF1_MBE_QW                               	0
#define AR_NIC_WC_ERR_HSS_MSK_BUF1_SBE_QW                               	0
#define AR_NIC_WC_ERR_HSS_MSK_BUF0_MBE_QW                               	0
#define AR_NIC_WC_ERR_HSS_MSK_BUF0_SBE_QW                               	0
#define AR_NIC_WC_ERR_HSS_MSK_RSPIN1_DAT_MBE_QW                         	0
#define AR_NIC_WC_ERR_HSS_MSK_RSPIN1_DAT_SBE_QW                         	0
#define AR_NIC_WC_ERR_HSS_MSK_RSPIN0_DAT_MBE_QW                         	0
#define AR_NIC_WC_ERR_HSS_MSK_RSPIN0_DAT_SBE_QW                         	0
#define AR_NIC_WC_ERR_HSS_MSK_DIAG_ONLY_QW                              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_ERR_OS_MSK DEFINES
 */
#define AR_NIC_WC_ERR_OS_MSK_BUFFER_TIMEOUT_MASK                        	0x0000000008000000ull
#define AR_NIC_WC_ERR_OS_MSK_FLUSH_RSP_FIFO_UFLW_MASK                   	0x0000000004000000ull
#define AR_NIC_WC_ERR_OS_MSK_FLUSH_RSP_FIFO_OFLW_MASK                   	0x0000000002000000ull
#define AR_NIC_WC_ERR_OS_MSK_FLUSH_REQ_FIFO_UFLW_MASK                   	0x0000000001000000ull
#define AR_NIC_WC_ERR_OS_MSK_FLUSH_REQ_FIFO_OFLW_MASK                   	0x0000000000800000ull
#define AR_NIC_WC_ERR_OS_MSK_RSPOUT1_FIFO_UFLW_MASK                     	0x0000000000400000ull
#define AR_NIC_WC_ERR_OS_MSK_RSPOUT1_FIFO_OFLW_MASK                     	0x0000000000200000ull
#define AR_NIC_WC_ERR_OS_MSK_RSPOUT0_FIFO_UFLW_MASK                     	0x0000000000100000ull
#define AR_NIC_WC_ERR_OS_MSK_RSPOUT0_FIFO_OFLW_MASK                     	0x0000000000080000ull
#define AR_NIC_WC_ERR_OS_MSK_RSPIN1_FIFO_UFLW_MASK                      	0x0000000000040000ull
#define AR_NIC_WC_ERR_OS_MSK_RSPIN1_FIFO_OFLW_MASK                      	0x0000000000020000ull
#define AR_NIC_WC_ERR_OS_MSK_RSPIN0_FIFO_UFLW_MASK                      	0x0000000000010000ull
#define AR_NIC_WC_ERR_OS_MSK_RSPIN0_FIFO_OFLW_MASK                      	0x0000000000008000ull
#define AR_NIC_WC_ERR_OS_MSK_NTWK_RSP_FIFO_UFLW_MASK                    	0x0000000000004000ull
#define AR_NIC_WC_ERR_OS_MSK_NTWK_RSP_FIFO_OFLW_MASK                    	0x0000000000002000ull
#define AR_NIC_WC_ERR_OS_MSK_TAG_PBE_MASK                               	0x0000000000001000ull
#define AR_NIC_WC_ERR_OS_MSK_RSPIN1_HDR_PBE_MASK                        	0x0000000000000800ull
#define AR_NIC_WC_ERR_OS_MSK_RSPIN0_HDR_PBE_MASK                        	0x0000000000000400ull
#define AR_NIC_WC_ERR_OS_MSK_NTWK_RSP_HDR_PBE_MASK                      	0x0000000000000200ull
#define AR_NIC_WC_ERR_OS_MSK_BUF1_MBE_MASK                              	0x0000000000000100ull
#define AR_NIC_WC_ERR_OS_MSK_BUF1_SBE_MASK                              	0x0000000000000080ull
#define AR_NIC_WC_ERR_OS_MSK_BUF0_MBE_MASK                              	0x0000000000000040ull
#define AR_NIC_WC_ERR_OS_MSK_BUF0_SBE_MASK                              	0x0000000000000020ull
#define AR_NIC_WC_ERR_OS_MSK_RSPIN1_DAT_MBE_MASK                        	0x0000000000000010ull
#define AR_NIC_WC_ERR_OS_MSK_RSPIN1_DAT_SBE_MASK                        	0x0000000000000008ull
#define AR_NIC_WC_ERR_OS_MSK_RSPIN0_DAT_MBE_MASK                        	0x0000000000000004ull
#define AR_NIC_WC_ERR_OS_MSK_RSPIN0_DAT_SBE_MASK                        	0x0000000000000002ull
#define AR_NIC_WC_ERR_OS_MSK_DIAG_ONLY_MASK                             	0x0000000000000001ull
#define AR_NIC_WC_ERR_OS_MSK_BUFFER_TIMEOUT_BP                          	27
#define AR_NIC_WC_ERR_OS_MSK_FLUSH_RSP_FIFO_UFLW_BP                     	26
#define AR_NIC_WC_ERR_OS_MSK_FLUSH_RSP_FIFO_OFLW_BP                     	25
#define AR_NIC_WC_ERR_OS_MSK_FLUSH_REQ_FIFO_UFLW_BP                     	24
#define AR_NIC_WC_ERR_OS_MSK_FLUSH_REQ_FIFO_OFLW_BP                     	23
#define AR_NIC_WC_ERR_OS_MSK_RSPOUT1_FIFO_UFLW_BP                       	22
#define AR_NIC_WC_ERR_OS_MSK_RSPOUT1_FIFO_OFLW_BP                       	21
#define AR_NIC_WC_ERR_OS_MSK_RSPOUT0_FIFO_UFLW_BP                       	20
#define AR_NIC_WC_ERR_OS_MSK_RSPOUT0_FIFO_OFLW_BP                       	19
#define AR_NIC_WC_ERR_OS_MSK_RSPIN1_FIFO_UFLW_BP                        	18
#define AR_NIC_WC_ERR_OS_MSK_RSPIN1_FIFO_OFLW_BP                        	17
#define AR_NIC_WC_ERR_OS_MSK_RSPIN0_FIFO_UFLW_BP                        	16
#define AR_NIC_WC_ERR_OS_MSK_RSPIN0_FIFO_OFLW_BP                        	15
#define AR_NIC_WC_ERR_OS_MSK_NTWK_RSP_FIFO_UFLW_BP                      	14
#define AR_NIC_WC_ERR_OS_MSK_NTWK_RSP_FIFO_OFLW_BP                      	13
#define AR_NIC_WC_ERR_OS_MSK_TAG_PBE_BP                                 	12
#define AR_NIC_WC_ERR_OS_MSK_RSPIN1_HDR_PBE_BP                          	11
#define AR_NIC_WC_ERR_OS_MSK_RSPIN0_HDR_PBE_BP                          	10
#define AR_NIC_WC_ERR_OS_MSK_NTWK_RSP_HDR_PBE_BP                        	9
#define AR_NIC_WC_ERR_OS_MSK_BUF1_MBE_BP                                	8
#define AR_NIC_WC_ERR_OS_MSK_BUF1_SBE_BP                                	7
#define AR_NIC_WC_ERR_OS_MSK_BUF0_MBE_BP                                	6
#define AR_NIC_WC_ERR_OS_MSK_BUF0_SBE_BP                                	5
#define AR_NIC_WC_ERR_OS_MSK_RSPIN1_DAT_MBE_BP                          	4
#define AR_NIC_WC_ERR_OS_MSK_RSPIN1_DAT_SBE_BP                          	3
#define AR_NIC_WC_ERR_OS_MSK_RSPIN0_DAT_MBE_BP                          	2
#define AR_NIC_WC_ERR_OS_MSK_RSPIN0_DAT_SBE_BP                          	1
#define AR_NIC_WC_ERR_OS_MSK_DIAG_ONLY_BP                               	0
#define AR_NIC_WC_ERR_OS_MSK_BUFFER_TIMEOUT_QW                          	0
#define AR_NIC_WC_ERR_OS_MSK_FLUSH_RSP_FIFO_UFLW_QW                     	0
#define AR_NIC_WC_ERR_OS_MSK_FLUSH_RSP_FIFO_OFLW_QW                     	0
#define AR_NIC_WC_ERR_OS_MSK_FLUSH_REQ_FIFO_UFLW_QW                     	0
#define AR_NIC_WC_ERR_OS_MSK_FLUSH_REQ_FIFO_OFLW_QW                     	0
#define AR_NIC_WC_ERR_OS_MSK_RSPOUT1_FIFO_UFLW_QW                       	0
#define AR_NIC_WC_ERR_OS_MSK_RSPOUT1_FIFO_OFLW_QW                       	0
#define AR_NIC_WC_ERR_OS_MSK_RSPOUT0_FIFO_UFLW_QW                       	0
#define AR_NIC_WC_ERR_OS_MSK_RSPOUT0_FIFO_OFLW_QW                       	0
#define AR_NIC_WC_ERR_OS_MSK_RSPIN1_FIFO_UFLW_QW                        	0
#define AR_NIC_WC_ERR_OS_MSK_RSPIN1_FIFO_OFLW_QW                        	0
#define AR_NIC_WC_ERR_OS_MSK_RSPIN0_FIFO_UFLW_QW                        	0
#define AR_NIC_WC_ERR_OS_MSK_RSPIN0_FIFO_OFLW_QW                        	0
#define AR_NIC_WC_ERR_OS_MSK_NTWK_RSP_FIFO_UFLW_QW                      	0
#define AR_NIC_WC_ERR_OS_MSK_NTWK_RSP_FIFO_OFLW_QW                      	0
#define AR_NIC_WC_ERR_OS_MSK_TAG_PBE_QW                                 	0
#define AR_NIC_WC_ERR_OS_MSK_RSPIN1_HDR_PBE_QW                          	0
#define AR_NIC_WC_ERR_OS_MSK_RSPIN0_HDR_PBE_QW                          	0
#define AR_NIC_WC_ERR_OS_MSK_NTWK_RSP_HDR_PBE_QW                        	0
#define AR_NIC_WC_ERR_OS_MSK_BUF1_MBE_QW                                	0
#define AR_NIC_WC_ERR_OS_MSK_BUF1_SBE_QW                                	0
#define AR_NIC_WC_ERR_OS_MSK_BUF0_MBE_QW                                	0
#define AR_NIC_WC_ERR_OS_MSK_BUF0_SBE_QW                                	0
#define AR_NIC_WC_ERR_OS_MSK_RSPIN1_DAT_MBE_QW                          	0
#define AR_NIC_WC_ERR_OS_MSK_RSPIN1_DAT_SBE_QW                          	0
#define AR_NIC_WC_ERR_OS_MSK_RSPIN0_DAT_MBE_QW                          	0
#define AR_NIC_WC_ERR_OS_MSK_RSPIN0_DAT_SBE_QW                          	0
#define AR_NIC_WC_ERR_OS_MSK_DIAG_ONLY_QW                               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_ERR_FIRST_FLG DEFINES
 */
#define AR_NIC_WC_ERR_FIRST_FLG_BUFFER_TIMEOUT_MASK                     	0x0000000008000000ull
#define AR_NIC_WC_ERR_FIRST_FLG_FLUSH_RSP_FIFO_UFLW_MASK                	0x0000000004000000ull
#define AR_NIC_WC_ERR_FIRST_FLG_FLUSH_RSP_FIFO_OFLW_MASK                	0x0000000002000000ull
#define AR_NIC_WC_ERR_FIRST_FLG_FLUSH_REQ_FIFO_UFLW_MASK                	0x0000000001000000ull
#define AR_NIC_WC_ERR_FIRST_FLG_FLUSH_REQ_FIFO_OFLW_MASK                	0x0000000000800000ull
#define AR_NIC_WC_ERR_FIRST_FLG_RSPOUT1_FIFO_UFLW_MASK                  	0x0000000000400000ull
#define AR_NIC_WC_ERR_FIRST_FLG_RSPOUT1_FIFO_OFLW_MASK                  	0x0000000000200000ull
#define AR_NIC_WC_ERR_FIRST_FLG_RSPOUT0_FIFO_UFLW_MASK                  	0x0000000000100000ull
#define AR_NIC_WC_ERR_FIRST_FLG_RSPOUT0_FIFO_OFLW_MASK                  	0x0000000000080000ull
#define AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_FIFO_UFLW_MASK                   	0x0000000000040000ull
#define AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_FIFO_OFLW_MASK                   	0x0000000000020000ull
#define AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_FIFO_UFLW_MASK                   	0x0000000000010000ull
#define AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_FIFO_OFLW_MASK                   	0x0000000000008000ull
#define AR_NIC_WC_ERR_FIRST_FLG_NTWK_RSP_FIFO_UFLW_MASK                 	0x0000000000004000ull
#define AR_NIC_WC_ERR_FIRST_FLG_NTWK_RSP_FIFO_OFLW_MASK                 	0x0000000000002000ull
#define AR_NIC_WC_ERR_FIRST_FLG_TAG_PBE_MASK                            	0x0000000000001000ull
#define AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_HDR_PBE_MASK                     	0x0000000000000800ull
#define AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_HDR_PBE_MASK                     	0x0000000000000400ull
#define AR_NIC_WC_ERR_FIRST_FLG_NTWK_RSP_HDR_PBE_MASK                   	0x0000000000000200ull
#define AR_NIC_WC_ERR_FIRST_FLG_BUF1_MBE_MASK                           	0x0000000000000100ull
#define AR_NIC_WC_ERR_FIRST_FLG_BUF1_SBE_MASK                           	0x0000000000000080ull
#define AR_NIC_WC_ERR_FIRST_FLG_BUF0_MBE_MASK                           	0x0000000000000040ull
#define AR_NIC_WC_ERR_FIRST_FLG_BUF0_SBE_MASK                           	0x0000000000000020ull
#define AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_DAT_MBE_MASK                     	0x0000000000000010ull
#define AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_DAT_SBE_MASK                     	0x0000000000000008ull
#define AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_DAT_MBE_MASK                     	0x0000000000000004ull
#define AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_DAT_SBE_MASK                     	0x0000000000000002ull
#define AR_NIC_WC_ERR_FIRST_FLG_DIAG_ONLY_MASK                          	0x0000000000000001ull
#define AR_NIC_WC_ERR_FIRST_FLG_BUFFER_TIMEOUT_BP                       	27
#define AR_NIC_WC_ERR_FIRST_FLG_FLUSH_RSP_FIFO_UFLW_BP                  	26
#define AR_NIC_WC_ERR_FIRST_FLG_FLUSH_RSP_FIFO_OFLW_BP                  	25
#define AR_NIC_WC_ERR_FIRST_FLG_FLUSH_REQ_FIFO_UFLW_BP                  	24
#define AR_NIC_WC_ERR_FIRST_FLG_FLUSH_REQ_FIFO_OFLW_BP                  	23
#define AR_NIC_WC_ERR_FIRST_FLG_RSPOUT1_FIFO_UFLW_BP                    	22
#define AR_NIC_WC_ERR_FIRST_FLG_RSPOUT1_FIFO_OFLW_BP                    	21
#define AR_NIC_WC_ERR_FIRST_FLG_RSPOUT0_FIFO_UFLW_BP                    	20
#define AR_NIC_WC_ERR_FIRST_FLG_RSPOUT0_FIFO_OFLW_BP                    	19
#define AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_FIFO_UFLW_BP                     	18
#define AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_FIFO_OFLW_BP                     	17
#define AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_FIFO_UFLW_BP                     	16
#define AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_FIFO_OFLW_BP                     	15
#define AR_NIC_WC_ERR_FIRST_FLG_NTWK_RSP_FIFO_UFLW_BP                   	14
#define AR_NIC_WC_ERR_FIRST_FLG_NTWK_RSP_FIFO_OFLW_BP                   	13
#define AR_NIC_WC_ERR_FIRST_FLG_TAG_PBE_BP                              	12
#define AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_HDR_PBE_BP                       	11
#define AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_HDR_PBE_BP                       	10
#define AR_NIC_WC_ERR_FIRST_FLG_NTWK_RSP_HDR_PBE_BP                     	9
#define AR_NIC_WC_ERR_FIRST_FLG_BUF1_MBE_BP                             	8
#define AR_NIC_WC_ERR_FIRST_FLG_BUF1_SBE_BP                             	7
#define AR_NIC_WC_ERR_FIRST_FLG_BUF0_MBE_BP                             	6
#define AR_NIC_WC_ERR_FIRST_FLG_BUF0_SBE_BP                             	5
#define AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_DAT_MBE_BP                       	4
#define AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_DAT_SBE_BP                       	3
#define AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_DAT_MBE_BP                       	2
#define AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_DAT_SBE_BP                       	1
#define AR_NIC_WC_ERR_FIRST_FLG_DIAG_ONLY_BP                            	0
#define AR_NIC_WC_ERR_FIRST_FLG_BUFFER_TIMEOUT_QW                       	0
#define AR_NIC_WC_ERR_FIRST_FLG_FLUSH_RSP_FIFO_UFLW_QW                  	0
#define AR_NIC_WC_ERR_FIRST_FLG_FLUSH_RSP_FIFO_OFLW_QW                  	0
#define AR_NIC_WC_ERR_FIRST_FLG_FLUSH_REQ_FIFO_UFLW_QW                  	0
#define AR_NIC_WC_ERR_FIRST_FLG_FLUSH_REQ_FIFO_OFLW_QW                  	0
#define AR_NIC_WC_ERR_FIRST_FLG_RSPOUT1_FIFO_UFLW_QW                    	0
#define AR_NIC_WC_ERR_FIRST_FLG_RSPOUT1_FIFO_OFLW_QW                    	0
#define AR_NIC_WC_ERR_FIRST_FLG_RSPOUT0_FIFO_UFLW_QW                    	0
#define AR_NIC_WC_ERR_FIRST_FLG_RSPOUT0_FIFO_OFLW_QW                    	0
#define AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_FIFO_UFLW_QW                     	0
#define AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_FIFO_OFLW_QW                     	0
#define AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_FIFO_UFLW_QW                     	0
#define AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_FIFO_OFLW_QW                     	0
#define AR_NIC_WC_ERR_FIRST_FLG_NTWK_RSP_FIFO_UFLW_QW                   	0
#define AR_NIC_WC_ERR_FIRST_FLG_NTWK_RSP_FIFO_OFLW_QW                   	0
#define AR_NIC_WC_ERR_FIRST_FLG_TAG_PBE_QW                              	0
#define AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_HDR_PBE_QW                       	0
#define AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_HDR_PBE_QW                       	0
#define AR_NIC_WC_ERR_FIRST_FLG_NTWK_RSP_HDR_PBE_QW                     	0
#define AR_NIC_WC_ERR_FIRST_FLG_BUF1_MBE_QW                             	0
#define AR_NIC_WC_ERR_FIRST_FLG_BUF1_SBE_QW                             	0
#define AR_NIC_WC_ERR_FIRST_FLG_BUF0_MBE_QW                             	0
#define AR_NIC_WC_ERR_FIRST_FLG_BUF0_SBE_QW                             	0
#define AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_DAT_MBE_QW                       	0
#define AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_DAT_SBE_QW                       	0
#define AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_DAT_MBE_QW                       	0
#define AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_DAT_SBE_QW                       	0
#define AR_NIC_WC_ERR_FIRST_FLG_DIAG_ONLY_QW                            	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_ERR_INFO_BUF0 DEFINES
 */
#define AR_NIC_WC_ERR_INFO_BUF0_MBE_SSID_MASK                           	0x001ff00000000000ull
#define AR_NIC_WC_ERR_INFO_BUF0_MBE_ADDRESS_MASK                        	0x000007f000000000ull
#define AR_NIC_WC_ERR_INFO_BUF0_MBE_PART_MASK                           	0x0000000300000000ull
#define AR_NIC_WC_ERR_INFO_BUF0_MBE_SYNDROME_MASK                       	0x000000007f000000ull
#define AR_NIC_WC_ERR_INFO_BUF0_SBE_ADDRESS_MASK                        	0x00000000007f0000ull
#define AR_NIC_WC_ERR_INFO_BUF0_SBE_PART_MASK                           	0x0000000000003000ull
#define AR_NIC_WC_ERR_INFO_BUF0_SBE_SYNDROME_MASK                       	0x00000000000007f0ull
#define AR_NIC_WC_ERR_INFO_BUF0_MBE_SSID_BP                             	44
#define AR_NIC_WC_ERR_INFO_BUF0_MBE_ADDRESS_BP                          	36
#define AR_NIC_WC_ERR_INFO_BUF0_MBE_PART_BP                             	32
#define AR_NIC_WC_ERR_INFO_BUF0_MBE_SYNDROME_BP                         	24
#define AR_NIC_WC_ERR_INFO_BUF0_SBE_ADDRESS_BP                          	16
#define AR_NIC_WC_ERR_INFO_BUF0_SBE_PART_BP                             	12
#define AR_NIC_WC_ERR_INFO_BUF0_SBE_SYNDROME_BP                         	4
#define AR_NIC_WC_ERR_INFO_BUF0_MBE_SSID_QW                             	0
#define AR_NIC_WC_ERR_INFO_BUF0_MBE_ADDRESS_QW                          	0
#define AR_NIC_WC_ERR_INFO_BUF0_MBE_PART_QW                             	0
#define AR_NIC_WC_ERR_INFO_BUF0_MBE_SYNDROME_QW                         	0
#define AR_NIC_WC_ERR_INFO_BUF0_SBE_ADDRESS_QW                          	0
#define AR_NIC_WC_ERR_INFO_BUF0_SBE_PART_QW                             	0
#define AR_NIC_WC_ERR_INFO_BUF0_SBE_SYNDROME_QW                         	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_ERR_INFO_BUF1 DEFINES
 */
#define AR_NIC_WC_ERR_INFO_BUF1_MBE_SSID_MASK                           	0x001ff00000000000ull
#define AR_NIC_WC_ERR_INFO_BUF1_MBE_ADDRESS_MASK                        	0x000007f000000000ull
#define AR_NIC_WC_ERR_INFO_BUF1_MBE_PART_MASK                           	0x0000000300000000ull
#define AR_NIC_WC_ERR_INFO_BUF1_MBE_SYNDROME_MASK                       	0x000000007f000000ull
#define AR_NIC_WC_ERR_INFO_BUF1_SBE_ADDRESS_MASK                        	0x00000000007f0000ull
#define AR_NIC_WC_ERR_INFO_BUF1_SBE_PART_MASK                           	0x0000000000003000ull
#define AR_NIC_WC_ERR_INFO_BUF1_SBE_SYNDROME_MASK                       	0x00000000000007f0ull
#define AR_NIC_WC_ERR_INFO_BUF1_MBE_SSID_BP                             	44
#define AR_NIC_WC_ERR_INFO_BUF1_MBE_ADDRESS_BP                          	36
#define AR_NIC_WC_ERR_INFO_BUF1_MBE_PART_BP                             	32
#define AR_NIC_WC_ERR_INFO_BUF1_MBE_SYNDROME_BP                         	24
#define AR_NIC_WC_ERR_INFO_BUF1_SBE_ADDRESS_BP                          	16
#define AR_NIC_WC_ERR_INFO_BUF1_SBE_PART_BP                             	12
#define AR_NIC_WC_ERR_INFO_BUF1_SBE_SYNDROME_BP                         	4
#define AR_NIC_WC_ERR_INFO_BUF1_MBE_SSID_QW                             	0
#define AR_NIC_WC_ERR_INFO_BUF1_MBE_ADDRESS_QW                          	0
#define AR_NIC_WC_ERR_INFO_BUF1_MBE_PART_QW                             	0
#define AR_NIC_WC_ERR_INFO_BUF1_MBE_SYNDROME_QW                         	0
#define AR_NIC_WC_ERR_INFO_BUF1_SBE_ADDRESS_QW                          	0
#define AR_NIC_WC_ERR_INFO_BUF1_SBE_PART_QW                             	0
#define AR_NIC_WC_ERR_INFO_BUF1_SBE_SYNDROME_QW                         	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_ERR_INFO_RSPIN0 DEFINES
 */
#define AR_NIC_WC_ERR_INFO_RSPIN0_MBE_UPPER_MASK                        	0x0000000001000000ull
#define AR_NIC_WC_ERR_INFO_RSPIN0_MBE_SYNDROME_MASK                     	0x0000000000ff0000ull
#define AR_NIC_WC_ERR_INFO_RSPIN0_SBE_UPPER_MASK                        	0x0000000000001000ull
#define AR_NIC_WC_ERR_INFO_RSPIN0_SBE_SYNDROME_MASK                     	0x0000000000000ff0ull
#define AR_NIC_WC_ERR_INFO_RSPIN0_MBE_UPPER_BP                          	24
#define AR_NIC_WC_ERR_INFO_RSPIN0_MBE_SYNDROME_BP                       	16
#define AR_NIC_WC_ERR_INFO_RSPIN0_SBE_UPPER_BP                          	12
#define AR_NIC_WC_ERR_INFO_RSPIN0_SBE_SYNDROME_BP                       	4
#define AR_NIC_WC_ERR_INFO_RSPIN0_MBE_UPPER_QW                          	0
#define AR_NIC_WC_ERR_INFO_RSPIN0_MBE_SYNDROME_QW                       	0
#define AR_NIC_WC_ERR_INFO_RSPIN0_SBE_UPPER_QW                          	0
#define AR_NIC_WC_ERR_INFO_RSPIN0_SBE_SYNDROME_QW                       	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_ERR_INFO_RSPIN1 DEFINES
 */
#define AR_NIC_WC_ERR_INFO_RSPIN1_MBE_UPPER_MASK                        	0x0000000001000000ull
#define AR_NIC_WC_ERR_INFO_RSPIN1_MBE_SYNDROME_MASK                     	0x0000000000ff0000ull
#define AR_NIC_WC_ERR_INFO_RSPIN1_SBE_UPPER_MASK                        	0x0000000000001000ull
#define AR_NIC_WC_ERR_INFO_RSPIN1_SBE_SYNDROME_MASK                     	0x0000000000000ff0ull
#define AR_NIC_WC_ERR_INFO_RSPIN1_MBE_UPPER_BP                          	24
#define AR_NIC_WC_ERR_INFO_RSPIN1_MBE_SYNDROME_BP                       	16
#define AR_NIC_WC_ERR_INFO_RSPIN1_SBE_UPPER_BP                          	12
#define AR_NIC_WC_ERR_INFO_RSPIN1_SBE_SYNDROME_BP                       	4
#define AR_NIC_WC_ERR_INFO_RSPIN1_MBE_UPPER_QW                          	0
#define AR_NIC_WC_ERR_INFO_RSPIN1_MBE_SYNDROME_QW                       	0
#define AR_NIC_WC_ERR_INFO_RSPIN1_SBE_UPPER_QW                          	0
#define AR_NIC_WC_ERR_INFO_RSPIN1_SBE_SYNDROME_QW                       	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_ERR_INFO_CNT_SBE_BUF0 DEFINES
 */
#define AR_NIC_WC_ERR_INFO_CNT_SBE_BUF0_CNT_MASK                        	0xffffffffffffffffull
#define AR_NIC_WC_ERR_INFO_CNT_SBE_BUF0_CNT_BP                          	0
#define AR_NIC_WC_ERR_INFO_CNT_SBE_BUF0_CNT_QW                          	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_ERR_INFO_CNT_MBE_BUF0 DEFINES
 */
#define AR_NIC_WC_ERR_INFO_CNT_MBE_BUF0_CNT_MASK                        	0xffffffffffffffffull
#define AR_NIC_WC_ERR_INFO_CNT_MBE_BUF0_CNT_BP                          	0
#define AR_NIC_WC_ERR_INFO_CNT_MBE_BUF0_CNT_QW                          	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_ERR_INFO_CNT_SBE_BUF1 DEFINES
 */
#define AR_NIC_WC_ERR_INFO_CNT_SBE_BUF1_CNT_MASK                        	0xffffffffffffffffull
#define AR_NIC_WC_ERR_INFO_CNT_SBE_BUF1_CNT_BP                          	0
#define AR_NIC_WC_ERR_INFO_CNT_SBE_BUF1_CNT_QW                          	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_ERR_INFO_CNT_MBE_BUF1 DEFINES
 */
#define AR_NIC_WC_ERR_INFO_CNT_MBE_BUF1_CNT_MASK                        	0xffffffffffffffffull
#define AR_NIC_WC_ERR_INFO_CNT_MBE_BUF1_CNT_BP                          	0
#define AR_NIC_WC_ERR_INFO_CNT_MBE_BUF1_CNT_QW                          	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_ERR_INFO_CNT_SBE_RSPIN0 DEFINES
 */
#define AR_NIC_WC_ERR_INFO_CNT_SBE_RSPIN0_CNT_MASK                      	0xffffffffffffffffull
#define AR_NIC_WC_ERR_INFO_CNT_SBE_RSPIN0_CNT_BP                        	0
#define AR_NIC_WC_ERR_INFO_CNT_SBE_RSPIN0_CNT_QW                        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_ERR_INFO_CNT_MBE_RSPIN0 DEFINES
 */
#define AR_NIC_WC_ERR_INFO_CNT_MBE_RSPIN0_CNT_MASK                      	0xffffffffffffffffull
#define AR_NIC_WC_ERR_INFO_CNT_MBE_RSPIN0_CNT_BP                        	0
#define AR_NIC_WC_ERR_INFO_CNT_MBE_RSPIN0_CNT_QW                        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_ERR_INFO_CNT_SBE_RSPIN1 DEFINES
 */
#define AR_NIC_WC_ERR_INFO_CNT_SBE_RSPIN1_CNT_MASK                      	0xffffffffffffffffull
#define AR_NIC_WC_ERR_INFO_CNT_SBE_RSPIN1_CNT_BP                        	0
#define AR_NIC_WC_ERR_INFO_CNT_SBE_RSPIN1_CNT_QW                        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_ERR_INFO_CNT_MBE_RSPIN1 DEFINES
 */
#define AR_NIC_WC_ERR_INFO_CNT_MBE_RSPIN1_CNT_MASK                      	0xffffffffffffffffull
#define AR_NIC_WC_ERR_INFO_CNT_MBE_RSPIN1_CNT_BP                        	0
#define AR_NIC_WC_ERR_INFO_CNT_MBE_RSPIN1_CNT_QW                        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_PRF_RSP_BYTES_RCVD DEFINES
 */
#define AR_NIC_WC_PRF_RSP_BYTES_RCVD_CNT_MASK                           	0xffffffffffffffffull
#define AR_NIC_WC_PRF_RSP_BYTES_RCVD_CNT_BP                             	0
#define AR_NIC_WC_PRF_RSP_BYTES_RCVD_CNT_QW                             	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_WC_PRF_BUFS_VLD DEFINES
 */
#define AR_NIC_WC_PRF_BUFS_VLD_CNT_MASK                                 	0xffffffffffffffffull
#define AR_NIC_WC_PRF_BUFS_VLD_CNT_BP                                   	0
#define AR_NIC_WC_PRF_BUFS_VLD_CNT_QW                                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */



/*
 *  AR WC MACROS
 */
#ifndef RD_FIELD
#define RD_FIELD(d, bp, m)	(((d)&(m))>>(bp))
#endif
#ifndef WR_FIELD
#define WR_FIELD(mmr, d, bp, m)	(mmr = (((mmr) & ~(m)) | ((((uint64_t)(d))<<(bp)) & (m))))
#endif
#define RF_AR_NIC_WC_CFG_PARAMS_BUF_SCRUB_RATE(mmr)             	RD_FIELD(mmr,\
									AR_NIC_WC_CFG_PARAMS_BUF_SCRUB_RATE_BP,\
									AR_NIC_WC_CFG_PARAMS_BUF_SCRUB_RATE_MASK)
#define WF_AR_NIC_WC_CFG_PARAMS_BUF_SCRUB_RATE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_WC_CFG_PARAMS_BUF_SCRUB_RATE_BP,\
									AR_NIC_WC_CFG_PARAMS_BUF_SCRUB_RATE_MASK)
#define RF_AR_NIC_WC_CFG_PARAMS_REQ_WAIT_CNT(mmr)               	RD_FIELD(mmr,\
									AR_NIC_WC_CFG_PARAMS_REQ_WAIT_CNT_BP,\
									AR_NIC_WC_CFG_PARAMS_REQ_WAIT_CNT_MASK)
#define WF_AR_NIC_WC_CFG_PARAMS_REQ_WAIT_CNT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_WC_CFG_PARAMS_REQ_WAIT_CNT_BP,\
									AR_NIC_WC_CFG_PARAMS_REQ_WAIT_CNT_MASK)
#define RF_AR_NIC_WC_CFG_PARAMS_ENABLE(mmr)                     	RD_FIELD(mmr,\
									AR_NIC_WC_CFG_PARAMS_ENABLE_BP,\
									AR_NIC_WC_CFG_PARAMS_ENABLE_MASK)
#define WF_AR_NIC_WC_CFG_PARAMS_ENABLE(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NIC_WC_CFG_PARAMS_ENABLE_BP,\
									AR_NIC_WC_CFG_PARAMS_ENABLE_MASK)
#define RF_AR_NIC_WC_WC_MMR_RING_0_HI_WC_UNUSED_145_35(mmr)     	RD_FIELD(mmr,\
									AR_NIC_WC_WC_MMR_RING_0_HI_WC_UNUSED_145_35_BP,\
									AR_NIC_WC_WC_MMR_RING_0_HI_WC_UNUSED_145_35_MASK)
#define WF_AR_NIC_WC_WC_MMR_RING_0_HI_WC_UNUSED_145_35(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_MMR_RING_0_HI_WC_UNUSED_145_35_BP,\
									AR_NIC_WC_WC_MMR_RING_0_HI_WC_UNUSED_145_35_MASK)
#define RF_AR_NIC_WC_WC_MMR_RING_0_MID_WC_UNUSED_127_98(mmr)    	RD_FIELD(mmr,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_UNUSED_127_98_BP,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_UNUSED_127_98_MASK)
#define WF_AR_NIC_WC_WC_MMR_RING_0_MID_WC_UNUSED_127_98(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_UNUSED_127_98_BP,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_UNUSED_127_98_MASK)
#define RF_AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUFFER_TIMEOUT(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUFFER_TIMEOUT_BP,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUFFER_TIMEOUT_MASK)
#define WF_AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUFFER_TIMEOUT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUFFER_TIMEOUT_BP,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUFFER_TIMEOUT_MASK)
#define RF_AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_RSPIN1_HDR_PBE(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_RSPIN1_HDR_PBE_BP,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_RSPIN1_HDR_PBE_MASK)
#define WF_AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_RSPIN1_HDR_PBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_RSPIN1_HDR_PBE_BP,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_RSPIN1_HDR_PBE_MASK)
#define RF_AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_RSPIN0_HDR_PBE(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_RSPIN0_HDR_PBE_BP,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_RSPIN0_HDR_PBE_MASK)
#define WF_AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_RSPIN0_HDR_PBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_RSPIN0_HDR_PBE_BP,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_RSPIN0_HDR_PBE_MASK)
#define RF_AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_NTWK_RSP_HDR_PBE(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_NTWK_RSP_HDR_PBE_BP,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_NTWK_RSP_HDR_PBE_MASK)
#define WF_AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_NTWK_RSP_HDR_PBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_NTWK_RSP_HDR_PBE_BP,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_NTWK_RSP_HDR_PBE_MASK)
#define RF_AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_TAG_PBE(mmr)     	RD_FIELD(mmr,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_TAG_PBE_BP,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_TAG_PBE_MASK)
#define WF_AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_TAG_PBE(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_TAG_PBE_BP,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_TAG_PBE_MASK)
#define RF_AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_RESERVED10(mmr)  	RD_FIELD(mmr,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_RESERVED10_BP,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_RESERVED10_MASK)
#define WF_AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_RESERVED10(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_RESERVED10_BP,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_RESERVED10_MASK)
#define RF_AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF1_EVICTION(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF1_EVICTION_BP,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF1_EVICTION_MASK)
#define WF_AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF1_EVICTION(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF1_EVICTION_BP,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF1_EVICTION_MASK)
#define RF_AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF1_COMBINE(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF1_COMBINE_BP,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF1_COMBINE_MASK)
#define WF_AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF1_COMBINE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF1_COMBINE_BP,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF1_COMBINE_MASK)
#define RF_AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF1_ALLOCATION(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF1_ALLOCATION_BP,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF1_ALLOCATION_MASK)
#define WF_AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF1_ALLOCATION(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF1_ALLOCATION_BP,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF1_ALLOCATION_MASK)
#define RF_AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF0_EVICTION(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF0_EVICTION_BP,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF0_EVICTION_MASK)
#define WF_AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF0_EVICTION(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF0_EVICTION_BP,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF0_EVICTION_MASK)
#define RF_AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF0_COMBINE(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF0_COMBINE_BP,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF0_COMBINE_MASK)
#define WF_AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF0_COMBINE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF0_COMBINE_BP,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF0_COMBINE_MASK)
#define RF_AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF0_ALLOCATION(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF0_ALLOCATION_BP,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF0_ALLOCATION_MASK)
#define WF_AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF0_ALLOCATION(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF0_ALLOCATION_BP,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_BUF0_ALLOCATION_MASK)
#define RF_AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_WC_OUT(mmr)      	RD_FIELD(mmr,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_WC_OUT_BP,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_WC_OUT_MASK)
#define WF_AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_WC_OUT(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_WC_OUT_BP,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_WC_OUT_MASK)
#define RF_AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_WC_IN(mmr)       	RD_FIELD(mmr,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_WC_IN_BP,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_WC_IN_MASK)
#define WF_AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_WC_IN(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_WC_IN_BP,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_WC_IN_MASK)
#define RF_AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_PARB_PUT(mmr)    	RD_FIELD(mmr,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_PARB_PUT_BP,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_PARB_PUT_MASK)
#define WF_AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_PARB_PUT(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_PARB_PUT_BP,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_PARB_PUT_MASK)
#define RF_AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_RAT_GETRESP(mmr) 	RD_FIELD(mmr,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_RAT_GETRESP_BP,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_RAT_GETRESP_MASK)
#define WF_AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_RAT_GETRESP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_RAT_GETRESP_BP,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_CNTR_RAT_GETRESP_MASK)
#define RF_AR_NIC_WC_WC_MMR_RING_0_MID_WC_UNUSED_81_64(mmr)     	RD_FIELD(mmr,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_UNUSED_81_64_BP,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_UNUSED_81_64_MASK)
#define WF_AR_NIC_WC_WC_MMR_RING_0_MID_WC_UNUSED_81_64(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_UNUSED_81_64_BP,\
									AR_NIC_WC_WC_MMR_RING_0_MID_WC_UNUSED_81_64_MASK)
#define RF_AR_NIC_WC_WC_MMR_RING_0_LO_WC_UNUSED_145_35(mmr)     	RD_FIELD(mmr,\
									AR_NIC_WC_WC_MMR_RING_0_LO_WC_UNUSED_145_35_BP,\
									AR_NIC_WC_WC_MMR_RING_0_LO_WC_UNUSED_145_35_MASK)
#define WF_AR_NIC_WC_WC_MMR_RING_0_LO_WC_UNUSED_145_35(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_MMR_RING_0_LO_WC_UNUSED_145_35_BP,\
									AR_NIC_WC_WC_MMR_RING_0_LO_WC_UNUSED_145_35_MASK)
#define RF_AR_NIC_WC_WC_MMR_RING_0_LO_WC_WC_PI_OS_IRQ(mmr)      	RD_FIELD(mmr,\
									AR_NIC_WC_WC_MMR_RING_0_LO_WC_WC_PI_OS_IRQ_BP,\
									AR_NIC_WC_WC_MMR_RING_0_LO_WC_WC_PI_OS_IRQ_MASK)
#define WF_AR_NIC_WC_WC_MMR_RING_0_LO_WC_WC_PI_OS_IRQ(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_MMR_RING_0_LO_WC_WC_PI_OS_IRQ_BP,\
									AR_NIC_WC_WC_MMR_RING_0_LO_WC_WC_PI_OS_IRQ_MASK)
#define RF_AR_NIC_WC_WC_MMR_RING_0_LO_WC_WC_LB_HSS_IRQ(mmr)     	RD_FIELD(mmr,\
									AR_NIC_WC_WC_MMR_RING_0_LO_WC_WC_LB_HSS_IRQ_BP,\
									AR_NIC_WC_WC_MMR_RING_0_LO_WC_WC_LB_HSS_IRQ_MASK)
#define WF_AR_NIC_WC_WC_MMR_RING_0_LO_WC_WC_LB_HSS_IRQ(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_MMR_RING_0_LO_WC_WC_LB_HSS_IRQ_BP,\
									AR_NIC_WC_WC_MMR_RING_0_LO_WC_WC_LB_HSS_IRQ_MASK)
#define RF_AR_NIC_WC_WC_MMR_RING_0_LO_WC_R_Q_WC_NETMON_RING_WRACK(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_MMR_RING_0_LO_WC_R_Q_WC_NETMON_RING_WRACK_BP,\
									AR_NIC_WC_WC_MMR_RING_0_LO_WC_R_Q_WC_NETMON_RING_WRACK_MASK)
#define WF_AR_NIC_WC_WC_MMR_RING_0_LO_WC_R_Q_WC_NETMON_RING_WRACK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_MMR_RING_0_LO_WC_R_Q_WC_NETMON_RING_WRACK_BP,\
									AR_NIC_WC_WC_MMR_RING_0_LO_WC_R_Q_WC_NETMON_RING_WRACK_MASK)
#define RF_AR_NIC_WC_WC_MMR_RING_0_LO_WC_R_Q_WC_NETMON_RING(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_MMR_RING_0_LO_WC_R_Q_WC_NETMON_RING_BP,\
									AR_NIC_WC_WC_MMR_RING_0_LO_WC_R_Q_WC_NETMON_RING_MASK)
#define WF_AR_NIC_WC_WC_MMR_RING_0_LO_WC_R_Q_WC_NETMON_RING(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_MMR_RING_0_LO_WC_R_Q_WC_NETMON_RING_BP,\
									AR_NIC_WC_WC_MMR_RING_0_LO_WC_R_Q_WC_NETMON_RING_MASK)
#define RF_AR_NIC_WC_WC_MMR_RING_0_LO_WC_Q_NETMON_WC_RING(mmr)  	RD_FIELD(mmr,\
									AR_NIC_WC_WC_MMR_RING_0_LO_WC_Q_NETMON_WC_RING_BP,\
									AR_NIC_WC_WC_MMR_RING_0_LO_WC_Q_NETMON_WC_RING_MASK)
#define WF_AR_NIC_WC_WC_MMR_RING_0_LO_WC_Q_NETMON_WC_RING(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_MMR_RING_0_LO_WC_Q_NETMON_WC_RING_BP,\
									AR_NIC_WC_WC_MMR_RING_0_LO_WC_Q_NETMON_WC_RING_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_HI_WC_UNUSED_145_128(mmr)        	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_HI_WC_UNUSED_145_128_BP,\
									AR_NIC_WC_ERR_FLG_1_HI_WC_UNUSED_145_128_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_HI_WC_UNUSED_145_128(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_HI_WC_UNUSED_145_128_BP,\
									AR_NIC_WC_ERR_FLG_1_HI_WC_UNUSED_145_128_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_MID_WC_UNUSED_127_92(mmr)        	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_UNUSED_127_92_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_UNUSED_127_92_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_MID_WC_UNUSED_127_92(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_UNUSED_127_92_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_UNUSED_127_92_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_MID_WC_BUFFER_TIMEOUT(mmr)       	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_BUFFER_TIMEOUT_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_BUFFER_TIMEOUT_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_MID_WC_BUFFER_TIMEOUT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_BUFFER_TIMEOUT_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_BUFFER_TIMEOUT_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_MID_WC_FLUSH_RSP_FIFO_UFLW(mmr)  	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_FLUSH_RSP_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_FLUSH_RSP_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_MID_WC_FLUSH_RSP_FIFO_UFLW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_FLUSH_RSP_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_FLUSH_RSP_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_MID_WC_FLUSH_RSP_FIFO_OFLW(mmr)  	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_FLUSH_RSP_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_FLUSH_RSP_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_MID_WC_FLUSH_RSP_FIFO_OFLW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_FLUSH_RSP_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_FLUSH_RSP_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_MID_WC_FLUSH_REQ_FIFO_UFLW(mmr)  	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_FLUSH_REQ_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_FLUSH_REQ_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_MID_WC_FLUSH_REQ_FIFO_UFLW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_FLUSH_REQ_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_FLUSH_REQ_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_MID_WC_FLUSH_REQ_FIFO_OFLW(mmr)  	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_FLUSH_REQ_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_FLUSH_REQ_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_MID_WC_FLUSH_REQ_FIFO_OFLW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_FLUSH_REQ_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_FLUSH_REQ_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_MID_WC_RSPOUT1_FIFO_UFLW(mmr)    	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPOUT1_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPOUT1_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_MID_WC_RSPOUT1_FIFO_UFLW(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPOUT1_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPOUT1_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_MID_WC_RSPOUT1_FIFO_OFLW(mmr)    	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPOUT1_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPOUT1_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_MID_WC_RSPOUT1_FIFO_OFLW(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPOUT1_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPOUT1_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_MID_WC_RSPOUT0_FIFO_UFLW(mmr)    	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPOUT0_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPOUT0_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_MID_WC_RSPOUT0_FIFO_UFLW(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPOUT0_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPOUT0_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_MID_WC_RSPOUT0_FIFO_OFLW(mmr)    	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPOUT0_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPOUT0_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_MID_WC_RSPOUT0_FIFO_OFLW(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPOUT0_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPOUT0_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_FIFO_UFLW(mmr)     	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_FIFO_UFLW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_FIFO_OFLW(mmr)     	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_FIFO_OFLW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_FIFO_UFLW(mmr)     	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_FIFO_UFLW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_FIFO_OFLW(mmr)     	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_FIFO_OFLW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_MID_WC_NTWK_RSP_FIFO_UFLW(mmr)   	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_NTWK_RSP_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_NTWK_RSP_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_MID_WC_NTWK_RSP_FIFO_UFLW(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_NTWK_RSP_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_NTWK_RSP_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_MID_WC_NTWK_RSP_FIFO_OFLW(mmr)   	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_NTWK_RSP_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_NTWK_RSP_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_MID_WC_NTWK_RSP_FIFO_OFLW(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_NTWK_RSP_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_NTWK_RSP_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_MID_WC_TAG_PBE(mmr)              	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_TAG_PBE_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_TAG_PBE_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_MID_WC_TAG_PBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_TAG_PBE_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_TAG_PBE_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_HDR_PBE(mmr)       	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_HDR_PBE_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_HDR_PBE_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_HDR_PBE(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_HDR_PBE_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_HDR_PBE_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_HDR_PBE(mmr)       	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_HDR_PBE_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_HDR_PBE_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_HDR_PBE(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_HDR_PBE_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_HDR_PBE_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_MID_WC_NTWK_RSP_HDR_PBE(mmr)     	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_NTWK_RSP_HDR_PBE_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_NTWK_RSP_HDR_PBE_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_MID_WC_NTWK_RSP_HDR_PBE(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_NTWK_RSP_HDR_PBE_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_NTWK_RSP_HDR_PBE_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_MID_WC_BUF1_MBE(mmr)             	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_BUF1_MBE_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_BUF1_MBE_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_MID_WC_BUF1_MBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_BUF1_MBE_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_BUF1_MBE_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_MID_WC_BUF1_SBE(mmr)             	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_BUF1_SBE_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_BUF1_SBE_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_MID_WC_BUF1_SBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_BUF1_SBE_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_BUF1_SBE_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_MID_WC_BUF0_MBE(mmr)             	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_BUF0_MBE_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_BUF0_MBE_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_MID_WC_BUF0_MBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_BUF0_MBE_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_BUF0_MBE_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_MID_WC_BUF0_SBE(mmr)             	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_BUF0_SBE_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_BUF0_SBE_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_MID_WC_BUF0_SBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_BUF0_SBE_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_BUF0_SBE_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_DAT_MBE(mmr)       	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_DAT_MBE_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_DAT_MBE_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_DAT_MBE(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_DAT_MBE_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_DAT_MBE_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_DAT_SBE(mmr)       	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_DAT_SBE_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_DAT_SBE_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_DAT_SBE(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_DAT_SBE_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN1_DAT_SBE_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_DAT_MBE(mmr)       	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_DAT_MBE_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_DAT_MBE_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_DAT_MBE(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_DAT_MBE_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_DAT_MBE_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_DAT_SBE(mmr)       	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_DAT_SBE_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_DAT_SBE_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_DAT_SBE(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_DAT_SBE_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_RSPIN0_DAT_SBE_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_MID_WC_DIAG_ONLY(mmr)            	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_DIAG_ONLY_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_DIAG_ONLY_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_MID_WC_DIAG_ONLY(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_DIAG_ONLY_BP,\
									AR_NIC_WC_ERR_FLG_1_MID_WC_DIAG_ONLY_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_LO_WC_UNUSED_63_28(mmr)          	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_UNUSED_63_28_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_UNUSED_63_28_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_LO_WC_UNUSED_63_28(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_UNUSED_63_28_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_UNUSED_63_28_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUFFER_TIMEOUT(mmr)      	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUFFER_TIMEOUT_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUFFER_TIMEOUT_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUFFER_TIMEOUT(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUFFER_TIMEOUT_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUFFER_TIMEOUT_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_FLUSH_RSP_FIFO_UFLW(mmr) 	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_FLUSH_RSP_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_FLUSH_RSP_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_FLUSH_RSP_FIFO_UFLW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_FLUSH_RSP_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_FLUSH_RSP_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_FLUSH_RSP_FIFO_OFLW(mmr) 	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_FLUSH_RSP_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_FLUSH_RSP_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_FLUSH_RSP_FIFO_OFLW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_FLUSH_RSP_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_FLUSH_RSP_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_FLUSH_REQ_FIFO_UFLW(mmr) 	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_FLUSH_REQ_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_FLUSH_REQ_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_FLUSH_REQ_FIFO_UFLW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_FLUSH_REQ_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_FLUSH_REQ_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_FLUSH_REQ_FIFO_OFLW(mmr) 	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_FLUSH_REQ_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_FLUSH_REQ_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_FLUSH_REQ_FIFO_OFLW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_FLUSH_REQ_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_FLUSH_REQ_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPOUT1_FIFO_UFLW(mmr)   	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPOUT1_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPOUT1_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPOUT1_FIFO_UFLW(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPOUT1_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPOUT1_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPOUT1_FIFO_OFLW(mmr)   	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPOUT1_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPOUT1_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPOUT1_FIFO_OFLW(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPOUT1_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPOUT1_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPOUT0_FIFO_UFLW(mmr)   	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPOUT0_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPOUT0_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPOUT0_FIFO_UFLW(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPOUT0_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPOUT0_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPOUT0_FIFO_OFLW(mmr)   	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPOUT0_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPOUT0_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPOUT0_FIFO_OFLW(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPOUT0_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPOUT0_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_FIFO_UFLW(mmr)    	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_FIFO_UFLW(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_FIFO_OFLW(mmr)    	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_FIFO_OFLW(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_FIFO_UFLW(mmr)    	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_FIFO_UFLW(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_FIFO_OFLW(mmr)    	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_FIFO_OFLW(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_NTWK_RSP_FIFO_UFLW(mmr)  	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_NTWK_RSP_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_NTWK_RSP_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_NTWK_RSP_FIFO_UFLW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_NTWK_RSP_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_NTWK_RSP_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_NTWK_RSP_FIFO_OFLW(mmr)  	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_NTWK_RSP_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_NTWK_RSP_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_NTWK_RSP_FIFO_OFLW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_NTWK_RSP_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_NTWK_RSP_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_TAG_PBE(mmr)             	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_TAG_PBE_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_TAG_PBE_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_TAG_PBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_TAG_PBE_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_TAG_PBE_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_HDR_PBE(mmr)      	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_HDR_PBE_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_HDR_PBE_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_HDR_PBE(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_HDR_PBE_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_HDR_PBE_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_HDR_PBE(mmr)      	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_HDR_PBE_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_HDR_PBE_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_HDR_PBE(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_HDR_PBE_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_HDR_PBE_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_NTWK_RSP_HDR_PBE(mmr)    	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_NTWK_RSP_HDR_PBE_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_NTWK_RSP_HDR_PBE_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_NTWK_RSP_HDR_PBE(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_NTWK_RSP_HDR_PBE_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_NTWK_RSP_HDR_PBE_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUF1_MBE(mmr)            	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUF1_MBE_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUF1_MBE_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUF1_MBE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUF1_MBE_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUF1_MBE_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUF1_SBE(mmr)            	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUF1_SBE_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUF1_SBE_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUF1_SBE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUF1_SBE_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUF1_SBE_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUF0_MBE(mmr)            	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUF0_MBE_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUF0_MBE_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUF0_MBE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUF0_MBE_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUF0_MBE_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUF0_SBE(mmr)            	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUF0_SBE_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUF0_SBE_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUF0_SBE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUF0_SBE_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_BUF0_SBE_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_DAT_MBE(mmr)      	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_DAT_MBE_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_DAT_MBE_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_DAT_MBE(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_DAT_MBE_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_DAT_MBE_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_DAT_SBE(mmr)      	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_DAT_SBE_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_DAT_SBE_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_DAT_SBE(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_DAT_SBE_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN1_DAT_SBE_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_DAT_MBE(mmr)      	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_DAT_MBE_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_DAT_MBE_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_DAT_MBE(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_DAT_MBE_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_DAT_MBE_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_DAT_SBE(mmr)      	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_DAT_SBE_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_DAT_SBE_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_DAT_SBE(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_DAT_SBE_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_I_RSPIN0_DAT_SBE_MASK)
#define RF_AR_NIC_WC_ERR_FLG_1_LO_WC_UNUSED_0(mmr)              	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_UNUSED_0_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_UNUSED_0_MASK)
#define WF_AR_NIC_WC_ERR_FLG_1_LO_WC_UNUSED_0(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_UNUSED_0_BP,\
									AR_NIC_WC_ERR_FLG_1_LO_WC_UNUSED_0_MASK)
#define RF_AR_NIC_WC_WC_PARB_FLIT_2_HI_WC_Q_LM_PARB_SB(mmr)     	RD_FIELD(mmr,\
									AR_NIC_WC_WC_PARB_FLIT_2_HI_WC_Q_LM_PARB_SB_BP,\
									AR_NIC_WC_WC_PARB_FLIT_2_HI_WC_Q_LM_PARB_SB_MASK)
#define WF_AR_NIC_WC_WC_PARB_FLIT_2_HI_WC_Q_LM_PARB_SB(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_PARB_FLIT_2_HI_WC_Q_LM_PARB_SB_BP,\
									AR_NIC_WC_WC_PARB_FLIT_2_HI_WC_Q_LM_PARB_SB_MASK)
#define RF_AR_NIC_WC_WC_PARB_FLIT_2_HI_WC_Q_LM_PARB_FLIT(mmr)   	RD_FIELD(mmr,\
									AR_NIC_WC_WC_PARB_FLIT_2_HI_WC_Q_LM_PARB_FLIT_BP,\
									AR_NIC_WC_WC_PARB_FLIT_2_HI_WC_Q_LM_PARB_FLIT_MASK)
#define WF_AR_NIC_WC_WC_PARB_FLIT_2_HI_WC_Q_LM_PARB_FLIT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_PARB_FLIT_2_HI_WC_Q_LM_PARB_FLIT_BP,\
									AR_NIC_WC_WC_PARB_FLIT_2_HI_WC_Q_LM_PARB_FLIT_MASK)
#define RF_AR_NIC_WC_WC_PARB_FLIT_2_MID_WC_Q_LM_PARB_FLIT(mmr)  	RD_FIELD(mmr,\
									AR_NIC_WC_WC_PARB_FLIT_2_MID_WC_Q_LM_PARB_FLIT_BP,\
									AR_NIC_WC_WC_PARB_FLIT_2_MID_WC_Q_LM_PARB_FLIT_MASK)
#define WF_AR_NIC_WC_WC_PARB_FLIT_2_MID_WC_Q_LM_PARB_FLIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_PARB_FLIT_2_MID_WC_Q_LM_PARB_FLIT_BP,\
									AR_NIC_WC_WC_PARB_FLIT_2_MID_WC_Q_LM_PARB_FLIT_MASK)
#define RF_AR_NIC_WC_WC_PARB_FLIT_2_LO_WC_Q_LM_PARB_FLIT(mmr)   	RD_FIELD(mmr,\
									AR_NIC_WC_WC_PARB_FLIT_2_LO_WC_Q_LM_PARB_FLIT_BP,\
									AR_NIC_WC_WC_PARB_FLIT_2_LO_WC_Q_LM_PARB_FLIT_MASK)
#define WF_AR_NIC_WC_WC_PARB_FLIT_2_LO_WC_Q_LM_PARB_FLIT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_PARB_FLIT_2_LO_WC_Q_LM_PARB_FLIT_BP,\
									AR_NIC_WC_WC_PARB_FLIT_2_LO_WC_Q_LM_PARB_FLIT_MASK)
#define RF_AR_NIC_WC_WC_SSID_RSP_FLIT_3_HI_WC_Q_LM_NTWK_RSP_SB(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_SSID_RSP_FLIT_3_HI_WC_Q_LM_NTWK_RSP_SB_BP,\
									AR_NIC_WC_WC_SSID_RSP_FLIT_3_HI_WC_Q_LM_NTWK_RSP_SB_MASK)
#define WF_AR_NIC_WC_WC_SSID_RSP_FLIT_3_HI_WC_Q_LM_NTWK_RSP_SB(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_SSID_RSP_FLIT_3_HI_WC_Q_LM_NTWK_RSP_SB_BP,\
									AR_NIC_WC_WC_SSID_RSP_FLIT_3_HI_WC_Q_LM_NTWK_RSP_SB_MASK)
#define RF_AR_NIC_WC_WC_SSID_RSP_FLIT_3_HI_WC_Q_LM_NTWK_RSP_FLIT(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_SSID_RSP_FLIT_3_HI_WC_Q_LM_NTWK_RSP_FLIT_BP,\
									AR_NIC_WC_WC_SSID_RSP_FLIT_3_HI_WC_Q_LM_NTWK_RSP_FLIT_MASK)
#define WF_AR_NIC_WC_WC_SSID_RSP_FLIT_3_HI_WC_Q_LM_NTWK_RSP_FLIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_SSID_RSP_FLIT_3_HI_WC_Q_LM_NTWK_RSP_FLIT_BP,\
									AR_NIC_WC_WC_SSID_RSP_FLIT_3_HI_WC_Q_LM_NTWK_RSP_FLIT_MASK)
#define RF_AR_NIC_WC_WC_SSID_RSP_FLIT_3_MID_WC_Q_LM_NTWK_RSP_FLIT(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_SSID_RSP_FLIT_3_MID_WC_Q_LM_NTWK_RSP_FLIT_BP,\
									AR_NIC_WC_WC_SSID_RSP_FLIT_3_MID_WC_Q_LM_NTWK_RSP_FLIT_MASK)
#define WF_AR_NIC_WC_WC_SSID_RSP_FLIT_3_MID_WC_Q_LM_NTWK_RSP_FLIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_SSID_RSP_FLIT_3_MID_WC_Q_LM_NTWK_RSP_FLIT_BP,\
									AR_NIC_WC_WC_SSID_RSP_FLIT_3_MID_WC_Q_LM_NTWK_RSP_FLIT_MASK)
#define RF_AR_NIC_WC_WC_SSID_RSP_FLIT_3_LO_WC_Q_LM_NTWK_RSP_FLIT(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_SSID_RSP_FLIT_3_LO_WC_Q_LM_NTWK_RSP_FLIT_BP,\
									AR_NIC_WC_WC_SSID_RSP_FLIT_3_LO_WC_Q_LM_NTWK_RSP_FLIT_MASK)
#define WF_AR_NIC_WC_WC_SSID_RSP_FLIT_3_LO_WC_Q_LM_NTWK_RSP_FLIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_SSID_RSP_FLIT_3_LO_WC_Q_LM_NTWK_RSP_FLIT_BP,\
									AR_NIC_WC_WC_SSID_RSP_FLIT_3_LO_WC_Q_LM_NTWK_RSP_FLIT_MASK)
#define RF_AR_NIC_WC_WC_TOP_MISC_4_HI_WC_UNUSED_145_120(mmr)    	RD_FIELD(mmr,\
									AR_NIC_WC_WC_TOP_MISC_4_HI_WC_UNUSED_145_120_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_HI_WC_UNUSED_145_120_MASK)
#define WF_AR_NIC_WC_WC_TOP_MISC_4_HI_WC_UNUSED_145_120(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_TOP_MISC_4_HI_WC_UNUSED_145_120_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_HI_WC_UNUSED_145_120_MASK)
#define RF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_UNUSED_145_120(mmr)   	RD_FIELD(mmr,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_UNUSED_145_120_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_UNUSED_145_120_MASK)
#define WF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_UNUSED_145_120(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_UNUSED_145_120_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_UNUSED_145_120_MASK)
#define RF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_ARB_TAG_ERR(mmr)    	RD_FIELD(mmr,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_ARB_TAG_ERR_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_ARB_TAG_ERR_MASK)
#define WF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_ARB_TAG_ERR(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_ARB_TAG_ERR_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_ARB_TAG_ERR_MASK)
#define RF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_ARB_REQ(mmr)        	RD_FIELD(mmr,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_ARB_REQ_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_ARB_REQ_MASK)
#define WF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_ARB_REQ(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_ARB_REQ_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_ARB_REQ_MASK)
#define RF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_ARB_GNT(mmr)        	RD_FIELD(mmr,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_ARB_GNT_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_ARB_GNT_MASK)
#define WF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_ARB_GNT(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_ARB_GNT_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_ARB_GNT_MASK)
#define RF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_UNUSED_112_110(mmr)   	RD_FIELD(mmr,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_UNUSED_112_110_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_UNUSED_112_110_MASK)
#define WF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_UNUSED_112_110(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_UNUSED_112_110_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_UNUSED_112_110_MASK)
#define RF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_ARB_ERR(mmr)        	RD_FIELD(mmr,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_ARB_ERR_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_ARB_ERR_MASK)
#define WF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_ARB_ERR(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_ARB_ERR_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_ARB_ERR_MASK)
#define RF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_HEAD(mmr)  	RD_FIELD(mmr,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_HEAD_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_HEAD_MASK)
#define WF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_HEAD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_HEAD_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_HEAD_MASK)
#define RF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_GO_DATA(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_GO_DATA_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_GO_DATA_MASK)
#define WF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_GO_DATA(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_GO_DATA_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_GO_DATA_MASK)
#define RF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_GO(mmr)    	RD_FIELD(mmr,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_GO_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_GO_MASK)
#define WF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_GO(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_GO_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_GO_MASK)
#define RF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_BUF0(mmr)  	RD_FIELD(mmr,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_BUF0_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_BUF0_MASK)
#define WF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_BUF0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_BUF0_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_BUF0_MASK)
#define RF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_BUF1(mmr)  	RD_FIELD(mmr,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_BUF1_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_BUF1_MASK)
#define WF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_BUF1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_BUF1_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_BUF1_MASK)
#define RF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_GETRESP(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_GETRESP_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_GETRESP_MASK)
#define WF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_GETRESP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_GETRESP_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_GETRESP_MASK)
#define RF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_BUF(mmr)   	RD_FIELD(mmr,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_BUF_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_BUF_MASK)
#define WF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_BUF(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_BUF_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_Q_NTWK_RSP_BUF_MASK)
#define RF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_RSPOUT1_COUNT(mmr)    	RD_FIELD(mmr,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_RSPOUT1_COUNT_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_RSPOUT1_COUNT_MASK)
#define WF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_RSPOUT1_COUNT(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_RSPOUT1_COUNT_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_RSPOUT1_COUNT_MASK)
#define RF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_RSPOUT0_COUNT(mmr)    	RD_FIELD(mmr,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_RSPOUT0_COUNT_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_RSPOUT0_COUNT_MASK)
#define WF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_RSPOUT0_COUNT(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_RSPOUT0_COUNT_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_RSPOUT0_COUNT_MASK)
#define RF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_PARB_REQ_COUNT(mmr)   	RD_FIELD(mmr,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_PARB_REQ_COUNT_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_PARB_REQ_COUNT_MASK)
#define WF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_PARB_REQ_COUNT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_PARB_REQ_COUNT_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_PARB_REQ_COUNT_MASK)
#define RF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_SSID_RSP_COUNT(mmr)   	RD_FIELD(mmr,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_SSID_RSP_COUNT_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_SSID_RSP_COUNT_MASK)
#define WF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_SSID_RSP_COUNT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_SSID_RSP_COUNT_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_SSID_RSP_COUNT_MASK)
#define RF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_SSID_FL_RSP_COUNT(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_SSID_FL_RSP_COUNT_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_SSID_FL_RSP_COUNT_MASK)
#define WF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_SSID_FL_RSP_COUNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_SSID_FL_RSP_COUNT_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_SSID_FL_RSP_COUNT_MASK)
#define RF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_BUF1_REQ_COUNT(mmr)   	RD_FIELD(mmr,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_BUF1_REQ_COUNT_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_BUF1_REQ_COUNT_MASK)
#define WF_AR_NIC_WC_WC_TOP_MISC_4_MID_WC_BUF1_REQ_COUNT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_BUF1_REQ_COUNT_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_MID_WC_BUF1_REQ_COUNT_MASK)
#define RF_AR_NIC_WC_WC_TOP_MISC_4_LO_WC_BUF1_REQ_COUNT(mmr)    	RD_FIELD(mmr,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_BUF1_REQ_COUNT_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_BUF1_REQ_COUNT_MASK)
#define WF_AR_NIC_WC_WC_TOP_MISC_4_LO_WC_BUF1_REQ_COUNT(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_BUF1_REQ_COUNT_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_BUF1_REQ_COUNT_MASK)
#define RF_AR_NIC_WC_WC_TOP_MISC_4_LO_WC_BUF0_REQ_COUNT(mmr)    	RD_FIELD(mmr,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_BUF0_REQ_COUNT_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_BUF0_REQ_COUNT_MASK)
#define WF_AR_NIC_WC_WC_TOP_MISC_4_LO_WC_BUF0_REQ_COUNT(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_BUF0_REQ_COUNT_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_BUF0_REQ_COUNT_MASK)
#define RF_AR_NIC_WC_WC_TOP_MISC_4_LO_WC_FLUSH_RSP_COUNT(mmr)   	RD_FIELD(mmr,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_FLUSH_RSP_COUNT_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_FLUSH_RSP_COUNT_MASK)
#define WF_AR_NIC_WC_WC_TOP_MISC_4_LO_WC_FLUSH_RSP_COUNT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_FLUSH_RSP_COUNT_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_FLUSH_RSP_COUNT_MASK)
#define RF_AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_COMP_WAIT_SG1_DONE(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_COMP_WAIT_SG1_DONE_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_COMP_WAIT_SG1_DONE_MASK)
#define WF_AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_COMP_WAIT_SG1_DONE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_COMP_WAIT_SG1_DONE_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_COMP_WAIT_SG1_DONE_MASK)
#define RF_AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_COMP_WAIT_SG1(mmr)   	RD_FIELD(mmr,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_COMP_WAIT_SG1_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_COMP_WAIT_SG1_MASK)
#define WF_AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_COMP_WAIT_SG1(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_COMP_WAIT_SG1_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_COMP_WAIT_SG1_MASK)
#define RF_AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_COMP_WAIT_SG0_DONE(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_COMP_WAIT_SG0_DONE_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_COMP_WAIT_SG0_DONE_MASK)
#define WF_AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_COMP_WAIT_SG0_DONE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_COMP_WAIT_SG0_DONE_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_COMP_WAIT_SG0_DONE_MASK)
#define RF_AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_COMP_WAIT_SG0(mmr)   	RD_FIELD(mmr,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_COMP_WAIT_SG0_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_COMP_WAIT_SG0_MASK)
#define WF_AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_COMP_WAIT_SG0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_COMP_WAIT_SG0_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_COMP_WAIT_SG0_MASK)
#define RF_AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_IOMMU_WC_COMP_WAIT_REQ(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_IOMMU_WC_COMP_WAIT_REQ_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_IOMMU_WC_COMP_WAIT_REQ_MASK)
#define WF_AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_IOMMU_WC_COMP_WAIT_REQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_IOMMU_WC_COMP_WAIT_REQ_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_IOMMU_WC_COMP_WAIT_REQ_MASK)
#define RF_AR_NIC_WC_WC_TOP_MISC_4_LO_WC_NXT_FLUSH_RSP_OUT(mmr) 	RD_FIELD(mmr,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_NXT_FLUSH_RSP_OUT_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_NXT_FLUSH_RSP_OUT_MASK)
#define WF_AR_NIC_WC_WC_TOP_MISC_4_LO_WC_NXT_FLUSH_RSP_OUT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_NXT_FLUSH_RSP_OUT_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_NXT_FLUSH_RSP_OUT_MASK)
#define RF_AR_NIC_WC_WC_TOP_MISC_4_LO_WC_FLUSH_RSP_FIFO_RDATA(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_FLUSH_RSP_FIFO_RDATA_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_FLUSH_RSP_FIFO_RDATA_MASK)
#define WF_AR_NIC_WC_WC_TOP_MISC_4_LO_WC_FLUSH_RSP_FIFO_RDATA(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_FLUSH_RSP_FIFO_RDATA_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_FLUSH_RSP_FIFO_RDATA_MASK)
#define RF_AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_FLUSH_RSP_CMPLT_PEND(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_FLUSH_RSP_CMPLT_PEND_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_FLUSH_RSP_CMPLT_PEND_MASK)
#define WF_AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_FLUSH_RSP_CMPLT_PEND(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_FLUSH_RSP_CMPLT_PEND_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_FLUSH_RSP_CMPLT_PEND_MASK)
#define RF_AR_NIC_WC_WC_TOP_MISC_4_LO_WC_GO_FLUSH_RSP_OUT(mmr)  	RD_FIELD(mmr,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_GO_FLUSH_RSP_OUT_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_GO_FLUSH_RSP_OUT_MASK)
#define WF_AR_NIC_WC_WC_TOP_MISC_4_LO_WC_GO_FLUSH_RSP_OUT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_GO_FLUSH_RSP_OUT_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_GO_FLUSH_RSP_OUT_MASK)
#define RF_AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_FLUSH_RSP_OUT_VLD(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_FLUSH_RSP_OUT_VLD_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_FLUSH_RSP_OUT_VLD_MASK)
#define WF_AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_FLUSH_RSP_OUT_VLD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_FLUSH_RSP_OUT_VLD_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_FLUSH_RSP_OUT_VLD_MASK)
#define RF_AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_FLUSH_RSP_OUT_CMPLT(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_FLUSH_RSP_OUT_CMPLT_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_FLUSH_RSP_OUT_CMPLT_MASK)
#define WF_AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_FLUSH_RSP_OUT_CMPLT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_FLUSH_RSP_OUT_CMPLT_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_FLUSH_RSP_OUT_CMPLT_MASK)
#define RF_AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_FLUSH_RSP_OUT_SSID(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_FLUSH_RSP_OUT_SSID_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_FLUSH_RSP_OUT_SSID_MASK)
#define WF_AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_FLUSH_RSP_OUT_SSID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_FLUSH_RSP_OUT_SSID_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_FLUSH_RSP_OUT_SSID_MASK)
#define RF_AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_FLUSH_RSP_OUT_STATUS(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_FLUSH_RSP_OUT_STATUS_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_FLUSH_RSP_OUT_STATUS_MASK)
#define WF_AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_FLUSH_RSP_OUT_STATUS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_FLUSH_RSP_OUT_STATUS_BP,\
									AR_NIC_WC_WC_TOP_MISC_4_LO_WC_Q_LM_FLUSH_RSP_OUT_STATUS_MASK)
#define RF_AR_NIC_WC_WC_FLUSH_MISC_5_HI_WC_UNUSED_145_122(mmr)  	RD_FIELD(mmr,\
									AR_NIC_WC_WC_FLUSH_MISC_5_HI_WC_UNUSED_145_122_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_HI_WC_UNUSED_145_122_MASK)
#define WF_AR_NIC_WC_WC_FLUSH_MISC_5_HI_WC_UNUSED_145_122(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_FLUSH_MISC_5_HI_WC_UNUSED_145_122_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_HI_WC_UNUSED_145_122_MASK)
#define RF_AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_UNUSED_145_122(mmr) 	RD_FIELD(mmr,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_UNUSED_145_122_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_UNUSED_145_122_MASK)
#define WF_AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_UNUSED_145_122(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_UNUSED_145_122_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_UNUSED_145_122_MASK)
#define RF_AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_Q_OVFLOW(mmr)     	RD_FIELD(mmr,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_Q_OVFLOW_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_Q_OVFLOW_MASK)
#define WF_AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_Q_OVFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_Q_OVFLOW_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_Q_OVFLOW_MASK)
#define RF_AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_Q_UNFLOW(mmr)     	RD_FIELD(mmr,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_Q_UNFLOW_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_Q_UNFLOW_MASK)
#define WF_AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_Q_UNFLOW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_Q_UNFLOW_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_Q_UNFLOW_MASK)
#define RF_AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_Q_WADDR(mmr)        	RD_FIELD(mmr,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_Q_WADDR_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_Q_WADDR_MASK)
#define WF_AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_Q_WADDR(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_Q_WADDR_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_Q_WADDR_MASK)
#define RF_AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_Q_FLUSH_REQ_VLD(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_Q_FLUSH_REQ_VLD_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_Q_FLUSH_REQ_VLD_MASK)
#define WF_AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_Q_FLUSH_REQ_VLD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_Q_FLUSH_REQ_VLD_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_Q_FLUSH_REQ_VLD_MASK)
#define RF_AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_Q_FLUSH_REQ_SSID(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_Q_FLUSH_REQ_SSID_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_Q_FLUSH_REQ_SSID_MASK)
#define WF_AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_Q_FLUSH_REQ_SSID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_Q_FLUSH_REQ_SSID_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_Q_FLUSH_REQ_SSID_MASK)
#define RF_AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_FLUSH_RSP_VLD(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_FLUSH_RSP_VLD_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_FLUSH_RSP_VLD_MASK)
#define WF_AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_FLUSH_RSP_VLD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_FLUSH_RSP_VLD_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_FLUSH_RSP_VLD_MASK)
#define RF_AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_FLUSH_RSP_SSID(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_FLUSH_RSP_SSID_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_FLUSH_RSP_SSID_MASK)
#define WF_AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_FLUSH_RSP_SSID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_FLUSH_RSP_SSID_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_FLUSH_RSP_SSID_MASK)
#define RF_AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_FLUSH_DONE(mmr)     	RD_FIELD(mmr,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_FLUSH_DONE_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_FLUSH_DONE_MASK)
#define WF_AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_FLUSH_DONE(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_FLUSH_DONE_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_FLUSH_DONE_MASK)
#define RF_AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_Q_VLD(mmr)          	RD_FIELD(mmr,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_Q_VLD_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_Q_VLD_MASK)
#define WF_AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_Q_VLD(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_Q_VLD_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_Q_VLD_MASK)
#define RF_AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_FLUSH_SSID7(mmr)  	RD_FIELD(mmr,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_FLUSH_SSID7_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_FLUSH_SSID7_MASK)
#define WF_AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_FLUSH_SSID7(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_FLUSH_SSID7_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_MID_WC_R_FLUSH_SSID7_MASK)
#define RF_AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID7(mmr)   	RD_FIELD(mmr,\
									AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID7_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID7_MASK)
#define WF_AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID7(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID7_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID7_MASK)
#define RF_AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID6(mmr)   	RD_FIELD(mmr,\
									AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID6_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID6_MASK)
#define WF_AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID6(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID6_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID6_MASK)
#define RF_AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID5(mmr)   	RD_FIELD(mmr,\
									AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID5_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID5_MASK)
#define WF_AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID5(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID5_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID5_MASK)
#define RF_AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID4(mmr)   	RD_FIELD(mmr,\
									AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID4_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID4_MASK)
#define WF_AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID4(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID4_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID4_MASK)
#define RF_AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID3(mmr)   	RD_FIELD(mmr,\
									AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID3_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID3_MASK)
#define WF_AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID3(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID3_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID3_MASK)
#define RF_AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID2(mmr)   	RD_FIELD(mmr,\
									AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID2_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID2_MASK)
#define WF_AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID2(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID2_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID2_MASK)
#define RF_AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID1(mmr)   	RD_FIELD(mmr,\
									AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID1_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID1_MASK)
#define WF_AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID1(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID1_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID1_MASK)
#define RF_AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID0(mmr)   	RD_FIELD(mmr,\
									AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID0_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID0_MASK)
#define WF_AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID0_BP,\
									AR_NIC_WC_WC_FLUSH_MISC_5_LO_WC_R_FLUSH_SSID0_MASK)
#define RF_AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_HI_WC_RSPIN_TAIL(mmr) 	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_HI_WC_RSPIN_TAIL_BP,\
									AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_HI_WC_RSPIN_TAIL_MASK)
#define WF_AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_HI_WC_RSPIN_TAIL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_HI_WC_RSPIN_TAIL_BP,\
									AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_HI_WC_RSPIN_TAIL_MASK)
#define RF_AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_HI_WC_RSPIN_VLD(mmr)  	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_HI_WC_RSPIN_VLD_BP,\
									AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_HI_WC_RSPIN_VLD_MASK)
#define WF_AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_HI_WC_RSPIN_VLD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_HI_WC_RSPIN_VLD_BP,\
									AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_HI_WC_RSPIN_VLD_MASK)
#define RF_AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_HI_WC_RSPIN_FLIT(mmr) 	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_HI_WC_RSPIN_FLIT_BP,\
									AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_HI_WC_RSPIN_FLIT_MASK)
#define WF_AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_HI_WC_RSPIN_FLIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_HI_WC_RSPIN_FLIT_BP,\
									AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_HI_WC_RSPIN_FLIT_MASK)
#define RF_AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_MID_WC_RSPIN_FLIT(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_MID_WC_RSPIN_FLIT_BP,\
									AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_MID_WC_RSPIN_FLIT_MASK)
#define WF_AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_MID_WC_RSPIN_FLIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_MID_WC_RSPIN_FLIT_BP,\
									AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_MID_WC_RSPIN_FLIT_MASK)
#define RF_AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_LO_WC_RSPIN_FLIT(mmr) 	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_LO_WC_RSPIN_FLIT_BP,\
									AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_LO_WC_RSPIN_FLIT_MASK)
#define WF_AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_LO_WC_RSPIN_FLIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_LO_WC_RSPIN_FLIT_BP,\
									AR_NIC_WC_WC_BUF0_RSPIN_FLIT_6_LO_WC_RSPIN_FLIT_MASK)
#define RF_AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_UNUSED_145_135(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_UNUSED_145_135_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_UNUSED_145_135_MASK)
#define WF_AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_UNUSED_145_135(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_UNUSED_145_135_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_UNUSED_145_135_MASK)
#define RF_AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_NO_MATCH_SG0(mmr) 	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_NO_MATCH_SG0_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_NO_MATCH_SG0_MASK)
#define WF_AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_NO_MATCH_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_NO_MATCH_SG0_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_NO_MATCH_SG0_MASK)
#define RF_AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_Q_RSPIN_GO_DATA_SG0(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_Q_RSPIN_GO_DATA_SG0_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_Q_RSPIN_GO_DATA_SG0_MASK)
#define WF_AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_Q_RSPIN_GO_DATA_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_Q_RSPIN_GO_DATA_SG0_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_Q_RSPIN_GO_DATA_SG0_MASK)
#define RF_AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_Q_RSPIN_GO_VLD_HD_SG0(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_Q_RSPIN_GO_VLD_HD_SG0_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_Q_RSPIN_GO_VLD_HD_SG0_MASK)
#define WF_AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_Q_RSPIN_GO_VLD_HD_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_Q_RSPIN_GO_VLD_HD_SG0_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_Q_RSPIN_GO_VLD_HD_SG0_MASK)
#define RF_AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_Q_RSPIN_COLOR_SG0(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_Q_RSPIN_COLOR_SG0_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_Q_RSPIN_COLOR_SG0_MASK)
#define WF_AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_Q_RSPIN_COLOR_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_Q_RSPIN_COLOR_SG0_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_Q_RSPIN_COLOR_SG0_MASK)
#define RF_AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_Q_RSPIN_SSID_SG0(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_Q_RSPIN_SSID_SG0_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_Q_RSPIN_SSID_SG0_MASK)
#define WF_AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_Q_RSPIN_SSID_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_Q_RSPIN_SSID_SG0_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_HI_WC_Q_RSPIN_SSID_SG0_MASK)
#define RF_AR_NIC_WC_WC_BUF0_LM_DATA1_7_MID_WC_Q_RSPIN_SSID_SG0(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_MID_WC_Q_RSPIN_SSID_SG0_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_MID_WC_Q_RSPIN_SSID_SG0_MASK)
#define WF_AR_NIC_WC_WC_BUF0_LM_DATA1_7_MID_WC_Q_RSPIN_SSID_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_MID_WC_Q_RSPIN_SSID_SG0_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_MID_WC_Q_RSPIN_SSID_SG0_MASK)
#define RF_AR_NIC_WC_WC_BUF0_LM_DATA1_7_MID_WC_Q_RSPIN_MASK_SG0(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_MID_WC_Q_RSPIN_MASK_SG0_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_MID_WC_Q_RSPIN_MASK_SG0_MASK)
#define WF_AR_NIC_WC_WC_BUF0_LM_DATA1_7_MID_WC_Q_RSPIN_MASK_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_MID_WC_Q_RSPIN_MASK_SG0_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_MID_WC_Q_RSPIN_MASK_SG0_MASK)
#define RF_AR_NIC_WC_WC_BUF0_LM_DATA1_7_MID_WC_Q_RSPIN_ADDR_SG0(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_MID_WC_Q_RSPIN_ADDR_SG0_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_MID_WC_Q_RSPIN_ADDR_SG0_MASK)
#define WF_AR_NIC_WC_WC_BUF0_LM_DATA1_7_MID_WC_Q_RSPIN_ADDR_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_MID_WC_Q_RSPIN_ADDR_SG0_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_MID_WC_Q_RSPIN_ADDR_SG0_MASK)
#define RF_AR_NIC_WC_WC_BUF0_LM_DATA1_7_LO_WC_COMBINE_SG0(mmr)  	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_LO_WC_COMBINE_SG0_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_LO_WC_COMBINE_SG0_MASK)
#define WF_AR_NIC_WC_WC_BUF0_LM_DATA1_7_LO_WC_COMBINE_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_LO_WC_COMBINE_SG0_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_LO_WC_COMBINE_SG0_MASK)
#define RF_AR_NIC_WC_WC_BUF0_LM_DATA1_7_LO_WC_ALLOCATE_SG0(mmr) 	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_LO_WC_ALLOCATE_SG0_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_LO_WC_ALLOCATE_SG0_MASK)
#define WF_AR_NIC_WC_WC_BUF0_LM_DATA1_7_LO_WC_ALLOCATE_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_LO_WC_ALLOCATE_SG0_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA1_7_LO_WC_ALLOCATE_SG0_MASK)
#define RF_AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_UNUSED_145_143(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_UNUSED_145_143_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_UNUSED_145_143_MASK)
#define WF_AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_UNUSED_145_143(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_UNUSED_145_143_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_UNUSED_145_143_MASK)
#define RF_AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_Q_GO_ARB_SG0(mmr) 	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_Q_GO_ARB_SG0_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_Q_GO_ARB_SG0_MASK)
#define WF_AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_Q_GO_ARB_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_Q_GO_ARB_SG0_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_Q_GO_ARB_SG0_MASK)
#define RF_AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_Q_PKT_BSY_SG0(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_Q_PKT_BSY_SG0_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_Q_PKT_BSY_SG0_MASK)
#define WF_AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_Q_PKT_BSY_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_Q_PKT_BSY_SG0_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_Q_PKT_BSY_SG0_MASK)
#define RF_AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_Q_PKT_ADDR_SG0(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_Q_PKT_ADDR_SG0_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_Q_PKT_ADDR_SG0_MASK)
#define WF_AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_Q_PKT_ADDR_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_Q_PKT_ADDR_SG0_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_Q_PKT_ADDR_SG0_MASK)
#define RF_AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_Q_PKT_LENGTH_SG0(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_Q_PKT_LENGTH_SG0_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_Q_PKT_LENGTH_SG0_MASK)
#define WF_AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_Q_PKT_LENGTH_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_Q_PKT_LENGTH_SG0_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA2_8_HI_WC_Q_PKT_LENGTH_SG0_MASK)
#define RF_AR_NIC_WC_WC_BUF0_LM_DATA2_8_MID_WC_ARB_FLUSH_REQ_PEND_X_1(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_LM_DATA2_8_MID_WC_ARB_FLUSH_REQ_PEND_X_1_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA2_8_MID_WC_ARB_FLUSH_REQ_PEND_X_1_MASK)
#define WF_AR_NIC_WC_WC_BUF0_LM_DATA2_8_MID_WC_ARB_FLUSH_REQ_PEND_X_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_LM_DATA2_8_MID_WC_ARB_FLUSH_REQ_PEND_X_1_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA2_8_MID_WC_ARB_FLUSH_REQ_PEND_X_1_MASK)
#define RF_AR_NIC_WC_WC_BUF0_LM_DATA2_8_MID_WC_ARB_FLUSH_REQ_X_1(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_LM_DATA2_8_MID_WC_ARB_FLUSH_REQ_X_1_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA2_8_MID_WC_ARB_FLUSH_REQ_X_1_MASK)
#define WF_AR_NIC_WC_WC_BUF0_LM_DATA2_8_MID_WC_ARB_FLUSH_REQ_X_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_LM_DATA2_8_MID_WC_ARB_FLUSH_REQ_X_1_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA2_8_MID_WC_ARB_FLUSH_REQ_X_1_MASK)
#define RF_AR_NIC_WC_WC_BUF0_LM_DATA2_8_LO_WC_ARB_REQ(mmr)      	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_LM_DATA2_8_LO_WC_ARB_REQ_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA2_8_LO_WC_ARB_REQ_MASK)
#define WF_AR_NIC_WC_WC_BUF0_LM_DATA2_8_LO_WC_ARB_REQ(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_LM_DATA2_8_LO_WC_ARB_REQ_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA2_8_LO_WC_ARB_REQ_MASK)
#define RF_AR_NIC_WC_WC_BUF0_LM_DATA2_8_LO_WC_ARB_REQ_PEND(mmr) 	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_LM_DATA2_8_LO_WC_ARB_REQ_PEND_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA2_8_LO_WC_ARB_REQ_PEND_MASK)
#define WF_AR_NIC_WC_WC_BUF0_LM_DATA2_8_LO_WC_ARB_REQ_PEND(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_LM_DATA2_8_LO_WC_ARB_REQ_PEND_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA2_8_LO_WC_ARB_REQ_PEND_MASK)
#define RF_AR_NIC_WC_WC_BUF0_LM_DATA3_9_HI_WC_UNUSED_145_130(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_LM_DATA3_9_HI_WC_UNUSED_145_130_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA3_9_HI_WC_UNUSED_145_130_MASK)
#define WF_AR_NIC_WC_WC_BUF0_LM_DATA3_9_HI_WC_UNUSED_145_130(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_LM_DATA3_9_HI_WC_UNUSED_145_130_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA3_9_HI_WC_UNUSED_145_130_MASK)
#define RF_AR_NIC_WC_WC_BUF0_LM_DATA3_9_HI_WC_R_Q_BUFFER_TIMEOUT(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_LM_DATA3_9_HI_WC_R_Q_BUFFER_TIMEOUT_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA3_9_HI_WC_R_Q_BUFFER_TIMEOUT_MASK)
#define WF_AR_NIC_WC_WC_BUF0_LM_DATA3_9_HI_WC_R_Q_BUFFER_TIMEOUT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_LM_DATA3_9_HI_WC_R_Q_BUFFER_TIMEOUT_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA3_9_HI_WC_R_Q_BUFFER_TIMEOUT_MASK)
#define RF_AR_NIC_WC_WC_BUF0_LM_DATA3_9_HI_WC_Q_GO_EVICT_SG0(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_LM_DATA3_9_HI_WC_Q_GO_EVICT_SG0_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA3_9_HI_WC_Q_GO_EVICT_SG0_MASK)
#define WF_AR_NIC_WC_WC_BUF0_LM_DATA3_9_HI_WC_Q_GO_EVICT_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_LM_DATA3_9_HI_WC_Q_GO_EVICT_SG0_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA3_9_HI_WC_Q_GO_EVICT_SG0_MASK)
#define RF_AR_NIC_WC_WC_BUF0_LM_DATA3_9_MID_WC_BUFFER_TIMEOUT(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_LM_DATA3_9_MID_WC_BUFFER_TIMEOUT_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA3_9_MID_WC_BUFFER_TIMEOUT_MASK)
#define WF_AR_NIC_WC_WC_BUF0_LM_DATA3_9_MID_WC_BUFFER_TIMEOUT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_LM_DATA3_9_MID_WC_BUFFER_TIMEOUT_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA3_9_MID_WC_BUFFER_TIMEOUT_MASK)
#define RF_AR_NIC_WC_WC_BUF0_LM_DATA3_9_MID_WC_EVICT(mmr)       	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_LM_DATA3_9_MID_WC_EVICT_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA3_9_MID_WC_EVICT_MASK)
#define WF_AR_NIC_WC_WC_BUF0_LM_DATA3_9_MID_WC_EVICT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_LM_DATA3_9_MID_WC_EVICT_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA3_9_MID_WC_EVICT_MASK)
#define RF_AR_NIC_WC_WC_BUF0_LM_DATA3_9_LO_WC_BUFFER_AVAIL(mmr) 	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_LM_DATA3_9_LO_WC_BUFFER_AVAIL_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA3_9_LO_WC_BUFFER_AVAIL_MASK)
#define WF_AR_NIC_WC_WC_BUF0_LM_DATA3_9_LO_WC_BUFFER_AVAIL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_LM_DATA3_9_LO_WC_BUFFER_AVAIL_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA3_9_LO_WC_BUFFER_AVAIL_MASK)
#define RF_AR_NIC_WC_WC_BUF0_LM_DATA3_9_LO_WC_BUFFER_VALID(mmr) 	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_LM_DATA3_9_LO_WC_BUFFER_VALID_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA3_9_LO_WC_BUFFER_VALID_MASK)
#define WF_AR_NIC_WC_WC_BUF0_LM_DATA3_9_LO_WC_BUFFER_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_LM_DATA3_9_LO_WC_BUFFER_VALID_BP,\
									AR_NIC_WC_WC_BUF0_LM_DATA3_9_LO_WC_BUFFER_VALID_MASK)
#define RF_AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_I_RSPOUT_RD(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_I_RSPOUT_RD_BP,\
									AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_I_RSPOUT_RD_MASK)
#define WF_AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_I_RSPOUT_RD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_I_RSPOUT_RD_BP,\
									AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_I_RSPOUT_RD_MASK)
#define RF_AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_R_RSPOUT_ERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_R_RSPOUT_ERR_BP,\
									AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_R_RSPOUT_ERR_MASK)
#define WF_AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_R_RSPOUT_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_R_RSPOUT_ERR_BP,\
									AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_R_RSPOUT_ERR_MASK)
#define RF_AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_R_RSPOUT_TAIL(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_R_RSPOUT_TAIL_BP,\
									AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_R_RSPOUT_TAIL_MASK)
#define WF_AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_R_RSPOUT_TAIL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_R_RSPOUT_TAIL_BP,\
									AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_R_RSPOUT_TAIL_MASK)
#define RF_AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_RSPOUT_FIFO_FLIT(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_RSPOUT_FIFO_FLIT_BP,\
									AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_RSPOUT_FIFO_FLIT_MASK)
#define WF_AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_RSPOUT_FIFO_FLIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_RSPOUT_FIFO_FLIT_BP,\
									AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_HI_WC_RSPOUT_FIFO_FLIT_MASK)
#define RF_AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_MID_WC_RSPOUT_FIFO_FLIT(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_MID_WC_RSPOUT_FIFO_FLIT_BP,\
									AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_MID_WC_RSPOUT_FIFO_FLIT_MASK)
#define WF_AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_MID_WC_RSPOUT_FIFO_FLIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_MID_WC_RSPOUT_FIFO_FLIT_BP,\
									AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_MID_WC_RSPOUT_FIFO_FLIT_MASK)
#define RF_AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_LO_WC_RSPOUT_FIFO_FLIT(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_LO_WC_RSPOUT_FIFO_FLIT_BP,\
									AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_LO_WC_RSPOUT_FIFO_FLIT_MASK)
#define WF_AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_LO_WC_RSPOUT_FIFO_FLIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_LO_WC_RSPOUT_FIFO_FLIT_BP,\
									AR_NIC_WC_WC_BUF0_RSPOUT_FLIT_A_LO_WC_RSPOUT_FIFO_FLIT_MASK)
#define RF_AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_HI_WC_RSPIN_TAIL(mmr) 	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_HI_WC_RSPIN_TAIL_BP,\
									AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_HI_WC_RSPIN_TAIL_MASK)
#define WF_AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_HI_WC_RSPIN_TAIL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_HI_WC_RSPIN_TAIL_BP,\
									AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_HI_WC_RSPIN_TAIL_MASK)
#define RF_AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_HI_WC_RSPIN_VLD(mmr)  	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_HI_WC_RSPIN_VLD_BP,\
									AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_HI_WC_RSPIN_VLD_MASK)
#define WF_AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_HI_WC_RSPIN_VLD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_HI_WC_RSPIN_VLD_BP,\
									AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_HI_WC_RSPIN_VLD_MASK)
#define RF_AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_HI_WC_RSPIN_FLIT(mmr) 	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_HI_WC_RSPIN_FLIT_BP,\
									AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_HI_WC_RSPIN_FLIT_MASK)
#define WF_AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_HI_WC_RSPIN_FLIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_HI_WC_RSPIN_FLIT_BP,\
									AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_HI_WC_RSPIN_FLIT_MASK)
#define RF_AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_MID_WC_RSPIN_FLIT(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_MID_WC_RSPIN_FLIT_BP,\
									AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_MID_WC_RSPIN_FLIT_MASK)
#define WF_AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_MID_WC_RSPIN_FLIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_MID_WC_RSPIN_FLIT_BP,\
									AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_MID_WC_RSPIN_FLIT_MASK)
#define RF_AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_LO_WC_RSPIN_FLIT(mmr) 	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_LO_WC_RSPIN_FLIT_BP,\
									AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_LO_WC_RSPIN_FLIT_MASK)
#define WF_AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_LO_WC_RSPIN_FLIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_LO_WC_RSPIN_FLIT_BP,\
									AR_NIC_WC_WC_BUF1_RSPIN_FLIT_B_LO_WC_RSPIN_FLIT_MASK)
#define RF_AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_UNUSED_145_135(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_UNUSED_145_135_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_UNUSED_145_135_MASK)
#define WF_AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_UNUSED_145_135(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_UNUSED_145_135_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_UNUSED_145_135_MASK)
#define RF_AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_NO_MATCH_SG0(mmr) 	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_NO_MATCH_SG0_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_NO_MATCH_SG0_MASK)
#define WF_AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_NO_MATCH_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_NO_MATCH_SG0_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_NO_MATCH_SG0_MASK)
#define RF_AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_Q_RSPIN_GO_DATA_SG0(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_Q_RSPIN_GO_DATA_SG0_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_Q_RSPIN_GO_DATA_SG0_MASK)
#define WF_AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_Q_RSPIN_GO_DATA_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_Q_RSPIN_GO_DATA_SG0_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_Q_RSPIN_GO_DATA_SG0_MASK)
#define RF_AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_Q_RSPIN_GO_VLD_HD_SG0(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_Q_RSPIN_GO_VLD_HD_SG0_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_Q_RSPIN_GO_VLD_HD_SG0_MASK)
#define WF_AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_Q_RSPIN_GO_VLD_HD_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_Q_RSPIN_GO_VLD_HD_SG0_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_Q_RSPIN_GO_VLD_HD_SG0_MASK)
#define RF_AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_Q_RSPIN_COLOR_SG0(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_Q_RSPIN_COLOR_SG0_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_Q_RSPIN_COLOR_SG0_MASK)
#define WF_AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_Q_RSPIN_COLOR_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_Q_RSPIN_COLOR_SG0_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_Q_RSPIN_COLOR_SG0_MASK)
#define RF_AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_Q_RSPIN_SSID_SG0(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_Q_RSPIN_SSID_SG0_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_Q_RSPIN_SSID_SG0_MASK)
#define WF_AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_Q_RSPIN_SSID_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_Q_RSPIN_SSID_SG0_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_HI_WC_Q_RSPIN_SSID_SG0_MASK)
#define RF_AR_NIC_WC_WC_BUF1_LM_DATA1_C_MID_WC_Q_RSPIN_SSID_SG0(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_MID_WC_Q_RSPIN_SSID_SG0_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_MID_WC_Q_RSPIN_SSID_SG0_MASK)
#define WF_AR_NIC_WC_WC_BUF1_LM_DATA1_C_MID_WC_Q_RSPIN_SSID_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_MID_WC_Q_RSPIN_SSID_SG0_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_MID_WC_Q_RSPIN_SSID_SG0_MASK)
#define RF_AR_NIC_WC_WC_BUF1_LM_DATA1_C_MID_WC_Q_RSPIN_MASK_SG0(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_MID_WC_Q_RSPIN_MASK_SG0_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_MID_WC_Q_RSPIN_MASK_SG0_MASK)
#define WF_AR_NIC_WC_WC_BUF1_LM_DATA1_C_MID_WC_Q_RSPIN_MASK_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_MID_WC_Q_RSPIN_MASK_SG0_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_MID_WC_Q_RSPIN_MASK_SG0_MASK)
#define RF_AR_NIC_WC_WC_BUF1_LM_DATA1_C_MID_WC_Q_RSPIN_ADDR_SG0(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_MID_WC_Q_RSPIN_ADDR_SG0_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_MID_WC_Q_RSPIN_ADDR_SG0_MASK)
#define WF_AR_NIC_WC_WC_BUF1_LM_DATA1_C_MID_WC_Q_RSPIN_ADDR_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_MID_WC_Q_RSPIN_ADDR_SG0_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_MID_WC_Q_RSPIN_ADDR_SG0_MASK)
#define RF_AR_NIC_WC_WC_BUF1_LM_DATA1_C_LO_WC_COMBINE_SG0(mmr)  	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_LO_WC_COMBINE_SG0_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_LO_WC_COMBINE_SG0_MASK)
#define WF_AR_NIC_WC_WC_BUF1_LM_DATA1_C_LO_WC_COMBINE_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_LO_WC_COMBINE_SG0_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_LO_WC_COMBINE_SG0_MASK)
#define RF_AR_NIC_WC_WC_BUF1_LM_DATA1_C_LO_WC_ALLOCATE_SG0(mmr) 	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_LO_WC_ALLOCATE_SG0_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_LO_WC_ALLOCATE_SG0_MASK)
#define WF_AR_NIC_WC_WC_BUF1_LM_DATA1_C_LO_WC_ALLOCATE_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_LO_WC_ALLOCATE_SG0_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA1_C_LO_WC_ALLOCATE_SG0_MASK)
#define RF_AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_UNUSED_145_143(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_UNUSED_145_143_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_UNUSED_145_143_MASK)
#define WF_AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_UNUSED_145_143(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_UNUSED_145_143_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_UNUSED_145_143_MASK)
#define RF_AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_Q_GO_ARB_SG0(mmr) 	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_Q_GO_ARB_SG0_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_Q_GO_ARB_SG0_MASK)
#define WF_AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_Q_GO_ARB_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_Q_GO_ARB_SG0_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_Q_GO_ARB_SG0_MASK)
#define RF_AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_Q_PKT_BSY_SG0(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_Q_PKT_BSY_SG0_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_Q_PKT_BSY_SG0_MASK)
#define WF_AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_Q_PKT_BSY_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_Q_PKT_BSY_SG0_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_Q_PKT_BSY_SG0_MASK)
#define RF_AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_Q_PKT_ADDR_SG0(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_Q_PKT_ADDR_SG0_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_Q_PKT_ADDR_SG0_MASK)
#define WF_AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_Q_PKT_ADDR_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_Q_PKT_ADDR_SG0_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_Q_PKT_ADDR_SG0_MASK)
#define RF_AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_Q_PKT_LENGTH_SG0(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_Q_PKT_LENGTH_SG0_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_Q_PKT_LENGTH_SG0_MASK)
#define WF_AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_Q_PKT_LENGTH_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_Q_PKT_LENGTH_SG0_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA2_D_HI_WC_Q_PKT_LENGTH_SG0_MASK)
#define RF_AR_NIC_WC_WC_BUF1_LM_DATA2_D_MID_WC_ARB_FLUSH_REQ_PEND_X_1(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_LM_DATA2_D_MID_WC_ARB_FLUSH_REQ_PEND_X_1_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA2_D_MID_WC_ARB_FLUSH_REQ_PEND_X_1_MASK)
#define WF_AR_NIC_WC_WC_BUF1_LM_DATA2_D_MID_WC_ARB_FLUSH_REQ_PEND_X_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_LM_DATA2_D_MID_WC_ARB_FLUSH_REQ_PEND_X_1_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA2_D_MID_WC_ARB_FLUSH_REQ_PEND_X_1_MASK)
#define RF_AR_NIC_WC_WC_BUF1_LM_DATA2_D_MID_WC_ARB_FLUSH_REQ_X_1(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_LM_DATA2_D_MID_WC_ARB_FLUSH_REQ_X_1_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA2_D_MID_WC_ARB_FLUSH_REQ_X_1_MASK)
#define WF_AR_NIC_WC_WC_BUF1_LM_DATA2_D_MID_WC_ARB_FLUSH_REQ_X_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_LM_DATA2_D_MID_WC_ARB_FLUSH_REQ_X_1_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA2_D_MID_WC_ARB_FLUSH_REQ_X_1_MASK)
#define RF_AR_NIC_WC_WC_BUF1_LM_DATA2_D_LO_WC_ARB_REQ(mmr)      	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_LM_DATA2_D_LO_WC_ARB_REQ_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA2_D_LO_WC_ARB_REQ_MASK)
#define WF_AR_NIC_WC_WC_BUF1_LM_DATA2_D_LO_WC_ARB_REQ(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_LM_DATA2_D_LO_WC_ARB_REQ_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA2_D_LO_WC_ARB_REQ_MASK)
#define RF_AR_NIC_WC_WC_BUF1_LM_DATA2_D_LO_WC_ARB_REQ_PEND(mmr) 	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_LM_DATA2_D_LO_WC_ARB_REQ_PEND_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA2_D_LO_WC_ARB_REQ_PEND_MASK)
#define WF_AR_NIC_WC_WC_BUF1_LM_DATA2_D_LO_WC_ARB_REQ_PEND(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_LM_DATA2_D_LO_WC_ARB_REQ_PEND_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA2_D_LO_WC_ARB_REQ_PEND_MASK)
#define RF_AR_NIC_WC_WC_BUF1_LM_DATA3_E_HI_WC_UNUSED_145_130(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_LM_DATA3_E_HI_WC_UNUSED_145_130_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA3_E_HI_WC_UNUSED_145_130_MASK)
#define WF_AR_NIC_WC_WC_BUF1_LM_DATA3_E_HI_WC_UNUSED_145_130(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_LM_DATA3_E_HI_WC_UNUSED_145_130_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA3_E_HI_WC_UNUSED_145_130_MASK)
#define RF_AR_NIC_WC_WC_BUF1_LM_DATA3_E_HI_WC_R_Q_BUFFER_TIMEOUT(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_LM_DATA3_E_HI_WC_R_Q_BUFFER_TIMEOUT_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA3_E_HI_WC_R_Q_BUFFER_TIMEOUT_MASK)
#define WF_AR_NIC_WC_WC_BUF1_LM_DATA3_E_HI_WC_R_Q_BUFFER_TIMEOUT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_LM_DATA3_E_HI_WC_R_Q_BUFFER_TIMEOUT_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA3_E_HI_WC_R_Q_BUFFER_TIMEOUT_MASK)
#define RF_AR_NIC_WC_WC_BUF1_LM_DATA3_E_HI_WC_Q_GO_EVICT_SG0(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_LM_DATA3_E_HI_WC_Q_GO_EVICT_SG0_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA3_E_HI_WC_Q_GO_EVICT_SG0_MASK)
#define WF_AR_NIC_WC_WC_BUF1_LM_DATA3_E_HI_WC_Q_GO_EVICT_SG0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_LM_DATA3_E_HI_WC_Q_GO_EVICT_SG0_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA3_E_HI_WC_Q_GO_EVICT_SG0_MASK)
#define RF_AR_NIC_WC_WC_BUF1_LM_DATA3_E_MID_WC_BUFFER_TIMEOUT(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_LM_DATA3_E_MID_WC_BUFFER_TIMEOUT_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA3_E_MID_WC_BUFFER_TIMEOUT_MASK)
#define WF_AR_NIC_WC_WC_BUF1_LM_DATA3_E_MID_WC_BUFFER_TIMEOUT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_LM_DATA3_E_MID_WC_BUFFER_TIMEOUT_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA3_E_MID_WC_BUFFER_TIMEOUT_MASK)
#define RF_AR_NIC_WC_WC_BUF1_LM_DATA3_E_MID_WC_EVICT(mmr)       	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_LM_DATA3_E_MID_WC_EVICT_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA3_E_MID_WC_EVICT_MASK)
#define WF_AR_NIC_WC_WC_BUF1_LM_DATA3_E_MID_WC_EVICT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_LM_DATA3_E_MID_WC_EVICT_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA3_E_MID_WC_EVICT_MASK)
#define RF_AR_NIC_WC_WC_BUF1_LM_DATA3_E_LO_WC_BUFFER_AVAIL(mmr) 	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_LM_DATA3_E_LO_WC_BUFFER_AVAIL_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA3_E_LO_WC_BUFFER_AVAIL_MASK)
#define WF_AR_NIC_WC_WC_BUF1_LM_DATA3_E_LO_WC_BUFFER_AVAIL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_LM_DATA3_E_LO_WC_BUFFER_AVAIL_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA3_E_LO_WC_BUFFER_AVAIL_MASK)
#define RF_AR_NIC_WC_WC_BUF1_LM_DATA3_E_LO_WC_BUFFER_VALID(mmr) 	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_LM_DATA3_E_LO_WC_BUFFER_VALID_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA3_E_LO_WC_BUFFER_VALID_MASK)
#define WF_AR_NIC_WC_WC_BUF1_LM_DATA3_E_LO_WC_BUFFER_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_LM_DATA3_E_LO_WC_BUFFER_VALID_BP,\
									AR_NIC_WC_WC_BUF1_LM_DATA3_E_LO_WC_BUFFER_VALID_MASK)
#define RF_AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_I_RSPOUT_RD(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_I_RSPOUT_RD_BP,\
									AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_I_RSPOUT_RD_MASK)
#define WF_AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_I_RSPOUT_RD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_I_RSPOUT_RD_BP,\
									AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_I_RSPOUT_RD_MASK)
#define RF_AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_R_RSPOUT_ERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_R_RSPOUT_ERR_BP,\
									AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_R_RSPOUT_ERR_MASK)
#define WF_AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_R_RSPOUT_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_R_RSPOUT_ERR_BP,\
									AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_R_RSPOUT_ERR_MASK)
#define RF_AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_R_RSPOUT_TAIL(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_R_RSPOUT_TAIL_BP,\
									AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_R_RSPOUT_TAIL_MASK)
#define WF_AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_R_RSPOUT_TAIL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_R_RSPOUT_TAIL_BP,\
									AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_R_RSPOUT_TAIL_MASK)
#define RF_AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_RSPOUT_FIFO_FLIT(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_RSPOUT_FIFO_FLIT_BP,\
									AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_RSPOUT_FIFO_FLIT_MASK)
#define WF_AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_RSPOUT_FIFO_FLIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_RSPOUT_FIFO_FLIT_BP,\
									AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_HI_WC_RSPOUT_FIFO_FLIT_MASK)
#define RF_AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_MID_WC_RSPOUT_FIFO_FLIT(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_MID_WC_RSPOUT_FIFO_FLIT_BP,\
									AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_MID_WC_RSPOUT_FIFO_FLIT_MASK)
#define WF_AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_MID_WC_RSPOUT_FIFO_FLIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_MID_WC_RSPOUT_FIFO_FLIT_BP,\
									AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_MID_WC_RSPOUT_FIFO_FLIT_MASK)
#define RF_AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_LO_WC_RSPOUT_FIFO_FLIT(mmr)	RD_FIELD(mmr,\
									AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_LO_WC_RSPOUT_FIFO_FLIT_BP,\
									AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_LO_WC_RSPOUT_FIFO_FLIT_MASK)
#define WF_AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_LO_WC_RSPOUT_FIFO_FLIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_LO_WC_RSPOUT_FIFO_FLIT_BP,\
									AR_NIC_WC_WC_BUF1_RSPOUT_FLIT_F_LO_WC_RSPOUT_FIFO_FLIT_MASK)
#define RF_AR_NIC_WC_MUX_SEL_FF_HI_WC_POWER_DOWN(mmr)           	RD_FIELD(mmr,\
									AR_NIC_WC_MUX_SEL_FF_HI_WC_POWER_DOWN_BP,\
									AR_NIC_WC_MUX_SEL_FF_HI_WC_POWER_DOWN_MASK)
#define WF_AR_NIC_WC_MUX_SEL_FF_HI_WC_POWER_DOWN(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_WC_MUX_SEL_FF_HI_WC_POWER_DOWN_BP,\
									AR_NIC_WC_MUX_SEL_FF_HI_WC_POWER_DOWN_MASK)
#define RF_AR_NIC_WC_MUX_SEL_FF_MID_WC_POWER_DOWN(mmr)          	RD_FIELD(mmr,\
									AR_NIC_WC_MUX_SEL_FF_MID_WC_POWER_DOWN_BP,\
									AR_NIC_WC_MUX_SEL_FF_MID_WC_POWER_DOWN_MASK)
#define WF_AR_NIC_WC_MUX_SEL_FF_MID_WC_POWER_DOWN(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_WC_MUX_SEL_FF_MID_WC_POWER_DOWN_BP,\
									AR_NIC_WC_MUX_SEL_FF_MID_WC_POWER_DOWN_MASK)
#define RF_AR_NIC_WC_MUX_SEL_FF_LO_WC_POWER_DOWN(mmr)           	RD_FIELD(mmr,\
									AR_NIC_WC_MUX_SEL_FF_LO_WC_POWER_DOWN_BP,\
									AR_NIC_WC_MUX_SEL_FF_LO_WC_POWER_DOWN_MASK)
#define WF_AR_NIC_WC_MUX_SEL_FF_LO_WC_POWER_DOWN(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_WC_MUX_SEL_FF_LO_WC_POWER_DOWN_BP,\
									AR_NIC_WC_MUX_SEL_FF_LO_WC_POWER_DOWN_MASK)
#define RF_AR_NIC_WC_CFG_CRDTS_FLRSP_FIFO_MAX_CRDT(mmr)         	RD_FIELD(mmr,\
									AR_NIC_WC_CFG_CRDTS_FLRSP_FIFO_MAX_CRDT_BP,\
									AR_NIC_WC_CFG_CRDTS_FLRSP_FIFO_MAX_CRDT_MASK)
#define WF_AR_NIC_WC_CFG_CRDTS_FLRSP_FIFO_MAX_CRDT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_WC_CFG_CRDTS_FLRSP_FIFO_MAX_CRDT_BP,\
									AR_NIC_WC_CFG_CRDTS_FLRSP_FIFO_MAX_CRDT_MASK)
#define RF_AR_NIC_WC_CFG_CRDTS_RSPOUT_FIFO_MAX_CRDT(mmr)        	RD_FIELD(mmr,\
									AR_NIC_WC_CFG_CRDTS_RSPOUT_FIFO_MAX_CRDT_BP,\
									AR_NIC_WC_CFG_CRDTS_RSPOUT_FIFO_MAX_CRDT_MASK)
#define WF_AR_NIC_WC_CFG_CRDTS_RSPOUT_FIFO_MAX_CRDT(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_WC_CFG_CRDTS_RSPOUT_FIFO_MAX_CRDT_BP,\
									AR_NIC_WC_CFG_CRDTS_RSPOUT_FIFO_MAX_CRDT_MASK)
#define RF_AR_NIC_WC_CFG_CRDTS_RSPIN_FIFO_MAX_CRDT(mmr)         	RD_FIELD(mmr,\
									AR_NIC_WC_CFG_CRDTS_RSPIN_FIFO_MAX_CRDT_BP,\
									AR_NIC_WC_CFG_CRDTS_RSPIN_FIFO_MAX_CRDT_MASK)
#define WF_AR_NIC_WC_CFG_CRDTS_RSPIN_FIFO_MAX_CRDT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_WC_CFG_CRDTS_RSPIN_FIFO_MAX_CRDT_BP,\
									AR_NIC_WC_CFG_CRDTS_RSPIN_FIFO_MAX_CRDT_MASK)
#define RF_AR_NIC_WC_CFG_CRDTS_SSID_FL_RSP_MAX_CRDT(mmr)        	RD_FIELD(mmr,\
									AR_NIC_WC_CFG_CRDTS_SSID_FL_RSP_MAX_CRDT_BP,\
									AR_NIC_WC_CFG_CRDTS_SSID_FL_RSP_MAX_CRDT_MASK)
#define WF_AR_NIC_WC_CFG_CRDTS_SSID_FL_RSP_MAX_CRDT(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_WC_CFG_CRDTS_SSID_FL_RSP_MAX_CRDT_BP,\
									AR_NIC_WC_CFG_CRDTS_SSID_FL_RSP_MAX_CRDT_MASK)
#define RF_AR_NIC_WC_CFG_CRDTS_SSID_RSP_MAX_CRDT(mmr)           	RD_FIELD(mmr,\
									AR_NIC_WC_CFG_CRDTS_SSID_RSP_MAX_CRDT_BP,\
									AR_NIC_WC_CFG_CRDTS_SSID_RSP_MAX_CRDT_MASK)
#define WF_AR_NIC_WC_CFG_CRDTS_SSID_RSP_MAX_CRDT(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_WC_CFG_CRDTS_SSID_RSP_MAX_CRDT_BP,\
									AR_NIC_WC_CFG_CRDTS_SSID_RSP_MAX_CRDT_MASK)
#define RF_AR_NIC_WC_CFG_CRDTS_PARB_MAX_CRDT(mmr)               	RD_FIELD(mmr,\
									AR_NIC_WC_CFG_CRDTS_PARB_MAX_CRDT_BP,\
									AR_NIC_WC_CFG_CRDTS_PARB_MAX_CRDT_MASK)
#define WF_AR_NIC_WC_CFG_CRDTS_PARB_MAX_CRDT(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_WC_CFG_CRDTS_PARB_MAX_CRDT_BP,\
									AR_NIC_WC_CFG_CRDTS_PARB_MAX_CRDT_MASK)
#define RF_AR_NIC_WC_DBG_ERRINJ_MEM_ADDRESS(mmr)                	RD_FIELD(mmr,\
									AR_NIC_WC_DBG_ERRINJ_MEM_ADDRESS_BP,\
									AR_NIC_WC_DBG_ERRINJ_MEM_ADDRESS_MASK)
#define WF_AR_NIC_WC_DBG_ERRINJ_MEM_ADDRESS(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_WC_DBG_ERRINJ_MEM_ADDRESS_BP,\
									AR_NIC_WC_DBG_ERRINJ_MEM_ADDRESS_MASK)
#define RF_AR_NIC_WC_DBG_ERRINJ_MEM_PARITY(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_WC_DBG_ERRINJ_MEM_PARITY_BP,\
									AR_NIC_WC_DBG_ERRINJ_MEM_PARITY_MASK)
#define WF_AR_NIC_WC_DBG_ERRINJ_MEM_PARITY(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_WC_DBG_ERRINJ_MEM_PARITY_BP,\
									AR_NIC_WC_DBG_ERRINJ_MEM_PARITY_MASK)
#define RF_AR_NIC_WC_DBG_ERRINJ_MEM_POISON(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_WC_DBG_ERRINJ_MEM_POISON_BP,\
									AR_NIC_WC_DBG_ERRINJ_MEM_POISON_MASK)
#define WF_AR_NIC_WC_DBG_ERRINJ_MEM_POISON(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_WC_DBG_ERRINJ_MEM_POISON_BP,\
									AR_NIC_WC_DBG_ERRINJ_MEM_POISON_MASK)
#define RF_AR_NIC_WC_DBG_ERRINJ_MEM_CHECKBITS(mmr)              	RD_FIELD(mmr,\
									AR_NIC_WC_DBG_ERRINJ_MEM_CHECKBITS_BP,\
									AR_NIC_WC_DBG_ERRINJ_MEM_CHECKBITS_MASK)
#define WF_AR_NIC_WC_DBG_ERRINJ_MEM_CHECKBITS(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_WC_DBG_ERRINJ_MEM_CHECKBITS_BP,\
									AR_NIC_WC_DBG_ERRINJ_MEM_CHECKBITS_MASK)
#define RF_AR_NIC_WC_DBG_ERRINJ_MEM_RAMSELECT(mmr)              	RD_FIELD(mmr,\
									AR_NIC_WC_DBG_ERRINJ_MEM_RAMSELECT_BP,\
									AR_NIC_WC_DBG_ERRINJ_MEM_RAMSELECT_MASK)
#define WF_AR_NIC_WC_DBG_ERRINJ_MEM_RAMSELECT(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_WC_DBG_ERRINJ_MEM_RAMSELECT_BP,\
									AR_NIC_WC_DBG_ERRINJ_MEM_RAMSELECT_MASK)
#define RF_AR_NIC_WC_DBG_ERRINJ_MEM_TRIGGERED(mmr)              	RD_FIELD(mmr,\
									AR_NIC_WC_DBG_ERRINJ_MEM_TRIGGERED_BP,\
									AR_NIC_WC_DBG_ERRINJ_MEM_TRIGGERED_MASK)
#define WF_AR_NIC_WC_DBG_ERRINJ_MEM_TRIGGERED(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_WC_DBG_ERRINJ_MEM_TRIGGERED_BP,\
									AR_NIC_WC_DBG_ERRINJ_MEM_TRIGGERED_MASK)
#define RF_AR_NIC_WC_DBG_ERRINJ_MEM_MODE(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_WC_DBG_ERRINJ_MEM_MODE_BP,\
									AR_NIC_WC_DBG_ERRINJ_MEM_MODE_MASK)
#define WF_AR_NIC_WC_DBG_ERRINJ_MEM_MODE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_WC_DBG_ERRINJ_MEM_MODE_BP,\
									AR_NIC_WC_DBG_ERRINJ_MEM_MODE_MASK)
#define RF_AR_NIC_WC_DBG_ERRINJ_MEM_ENABLE(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_WC_DBG_ERRINJ_MEM_ENABLE_BP,\
									AR_NIC_WC_DBG_ERRINJ_MEM_ENABLE_MASK)
#define WF_AR_NIC_WC_DBG_ERRINJ_MEM_ENABLE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_WC_DBG_ERRINJ_MEM_ENABLE_BP,\
									AR_NIC_WC_DBG_ERRINJ_MEM_ENABLE_MASK)
#define RF_AR_NIC_WC_DBG_ERRINJ_BUS_RSPIN_FIFO_1(mmr)           	RD_FIELD(mmr,\
									AR_NIC_WC_DBG_ERRINJ_BUS_RSPIN_FIFO_1_BP,\
									AR_NIC_WC_DBG_ERRINJ_BUS_RSPIN_FIFO_1_MASK)
#define WF_AR_NIC_WC_DBG_ERRINJ_BUS_RSPIN_FIFO_1(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_WC_DBG_ERRINJ_BUS_RSPIN_FIFO_1_BP,\
									AR_NIC_WC_DBG_ERRINJ_BUS_RSPIN_FIFO_1_MASK)
#define RF_AR_NIC_WC_DBG_ERRINJ_BUS_RSPIN_FIFO_0(mmr)           	RD_FIELD(mmr,\
									AR_NIC_WC_DBG_ERRINJ_BUS_RSPIN_FIFO_0_BP,\
									AR_NIC_WC_DBG_ERRINJ_BUS_RSPIN_FIFO_0_MASK)
#define WF_AR_NIC_WC_DBG_ERRINJ_BUS_RSPIN_FIFO_0(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_WC_DBG_ERRINJ_BUS_RSPIN_FIFO_0_BP,\
									AR_NIC_WC_DBG_ERRINJ_BUS_RSPIN_FIFO_0_MASK)
#define RF_AR_NIC_WC_DBG_ERRINJ_BUS_NTWK_RSP_FIFO(mmr)          	RD_FIELD(mmr,\
									AR_NIC_WC_DBG_ERRINJ_BUS_NTWK_RSP_FIFO_BP,\
									AR_NIC_WC_DBG_ERRINJ_BUS_NTWK_RSP_FIFO_MASK)
#define WF_AR_NIC_WC_DBG_ERRINJ_BUS_NTWK_RSP_FIFO(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_WC_DBG_ERRINJ_BUS_NTWK_RSP_FIFO_BP,\
									AR_NIC_WC_DBG_ERRINJ_BUS_NTWK_RSP_FIFO_MASK)
#define RF_AR_NIC_WC_DBG_ERRINJ_BUS_CHECKBITS_UP(mmr)           	RD_FIELD(mmr,\
									AR_NIC_WC_DBG_ERRINJ_BUS_CHECKBITS_UP_BP,\
									AR_NIC_WC_DBG_ERRINJ_BUS_CHECKBITS_UP_MASK)
#define WF_AR_NIC_WC_DBG_ERRINJ_BUS_CHECKBITS_UP(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_WC_DBG_ERRINJ_BUS_CHECKBITS_UP_BP,\
									AR_NIC_WC_DBG_ERRINJ_BUS_CHECKBITS_UP_MASK)
#define RF_AR_NIC_WC_DBG_ERRINJ_BUS_CHECKBITS_LO(mmr)           	RD_FIELD(mmr,\
									AR_NIC_WC_DBG_ERRINJ_BUS_CHECKBITS_LO_BP,\
									AR_NIC_WC_DBG_ERRINJ_BUS_CHECKBITS_LO_MASK)
#define WF_AR_NIC_WC_DBG_ERRINJ_BUS_CHECKBITS_LO(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_WC_DBG_ERRINJ_BUS_CHECKBITS_LO_BP,\
									AR_NIC_WC_DBG_ERRINJ_BUS_CHECKBITS_LO_MASK)
#define RF_AR_NIC_WC_DBG_ERRINJ_BUS_PARITY(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_WC_DBG_ERRINJ_BUS_PARITY_BP,\
									AR_NIC_WC_DBG_ERRINJ_BUS_PARITY_MASK)
#define WF_AR_NIC_WC_DBG_ERRINJ_BUS_PARITY(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_WC_DBG_ERRINJ_BUS_PARITY_BP,\
									AR_NIC_WC_DBG_ERRINJ_BUS_PARITY_MASK)
#define RF_AR_NIC_WC_DBG_ERRINJ_BUS_COUNT(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_WC_DBG_ERRINJ_BUS_COUNT_BP,\
									AR_NIC_WC_DBG_ERRINJ_BUS_COUNT_MASK)
#define WF_AR_NIC_WC_DBG_ERRINJ_BUS_COUNT(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_WC_DBG_ERRINJ_BUS_COUNT_BP,\
									AR_NIC_WC_DBG_ERRINJ_BUS_COUNT_MASK)
#define RF_AR_NIC_WC_DBG_ERRINJ_BUS_TRIGGERED(mmr)              	RD_FIELD(mmr,\
									AR_NIC_WC_DBG_ERRINJ_BUS_TRIGGERED_BP,\
									AR_NIC_WC_DBG_ERRINJ_BUS_TRIGGERED_MASK)
#define WF_AR_NIC_WC_DBG_ERRINJ_BUS_TRIGGERED(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_WC_DBG_ERRINJ_BUS_TRIGGERED_BP,\
									AR_NIC_WC_DBG_ERRINJ_BUS_TRIGGERED_MASK)
#define RF_AR_NIC_WC_DBG_ERRINJ_BUS_MODE(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_WC_DBG_ERRINJ_BUS_MODE_BP,\
									AR_NIC_WC_DBG_ERRINJ_BUS_MODE_MASK)
#define WF_AR_NIC_WC_DBG_ERRINJ_BUS_MODE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_WC_DBG_ERRINJ_BUS_MODE_BP,\
									AR_NIC_WC_DBG_ERRINJ_BUS_MODE_MASK)
#define RF_AR_NIC_WC_DBG_ERRINJ_BUS_ENABLE(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_WC_DBG_ERRINJ_BUS_ENABLE_BP,\
									AR_NIC_WC_DBG_ERRINJ_BUS_ENABLE_MASK)
#define WF_AR_NIC_WC_DBG_ERRINJ_BUS_ENABLE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_WC_DBG_ERRINJ_BUS_ENABLE_BP,\
									AR_NIC_WC_DBG_ERRINJ_BUS_ENABLE_MASK)
#define RF_AR_NIC_WC_DBG_BUF_INVAL_FLUSH(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_WC_DBG_BUF_INVAL_FLUSH_BP,\
									AR_NIC_WC_DBG_BUF_INVAL_FLUSH_MASK)
#define WF_AR_NIC_WC_DBG_BUF_INVAL_FLUSH(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_WC_DBG_BUF_INVAL_FLUSH_BP,\
									AR_NIC_WC_DBG_BUF_INVAL_FLUSH_MASK)
#define RF_AR_NIC_WC_STS_BUF_AVAIL_BUF1(mmr)                    	RD_FIELD(mmr,\
									AR_NIC_WC_STS_BUF_AVAIL_BUF1_BP,\
									AR_NIC_WC_STS_BUF_AVAIL_BUF1_MASK)
#define WF_AR_NIC_WC_STS_BUF_AVAIL_BUF1(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NIC_WC_STS_BUF_AVAIL_BUF1_BP,\
									AR_NIC_WC_STS_BUF_AVAIL_BUF1_MASK)
#define RF_AR_NIC_WC_STS_BUF_AVAIL_BUF0(mmr)                    	RD_FIELD(mmr,\
									AR_NIC_WC_STS_BUF_AVAIL_BUF0_BP,\
									AR_NIC_WC_STS_BUF_AVAIL_BUF0_MASK)
#define WF_AR_NIC_WC_STS_BUF_AVAIL_BUF0(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NIC_WC_STS_BUF_AVAIL_BUF0_BP,\
									AR_NIC_WC_STS_BUF_AVAIL_BUF0_MASK)
#define RF_AR_NIC_WC_STS_BUF_VLD_BUF1(mmr)                      	RD_FIELD(mmr,\
									AR_NIC_WC_STS_BUF_VLD_BUF1_BP,\
									AR_NIC_WC_STS_BUF_VLD_BUF1_MASK)
#define WF_AR_NIC_WC_STS_BUF_VLD_BUF1(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_NIC_WC_STS_BUF_VLD_BUF1_BP,\
									AR_NIC_WC_STS_BUF_VLD_BUF1_MASK)
#define RF_AR_NIC_WC_STS_BUF_VLD_BUF0(mmr)                      	RD_FIELD(mmr,\
									AR_NIC_WC_STS_BUF_VLD_BUF0_BP,\
									AR_NIC_WC_STS_BUF_VLD_BUF0_MASK)
#define WF_AR_NIC_WC_STS_BUF_VLD_BUF0(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_NIC_WC_STS_BUF_VLD_BUF0_BP,\
									AR_NIC_WC_STS_BUF_VLD_BUF0_MASK)
#define RF_AR_NIC_WC_ERR_FLG_BUFFER_TIMEOUT(mmr)                	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_BUFFER_TIMEOUT_BP,\
									AR_NIC_WC_ERR_FLG_BUFFER_TIMEOUT_MASK)
#define WF_AR_NIC_WC_ERR_FLG_BUFFER_TIMEOUT(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_BUFFER_TIMEOUT_BP,\
									AR_NIC_WC_ERR_FLG_BUFFER_TIMEOUT_MASK)
#define RF_AR_NIC_WC_ERR_FLG_FLUSH_RSP_FIFO_UFLW(mmr)           	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_FLUSH_RSP_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_FLUSH_RSP_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_FLUSH_RSP_FIFO_UFLW(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_FLUSH_RSP_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_FLUSH_RSP_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_FLUSH_RSP_FIFO_OFLW(mmr)           	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_FLUSH_RSP_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_FLUSH_RSP_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_FLUSH_RSP_FIFO_OFLW(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_FLUSH_RSP_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_FLUSH_RSP_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_FLUSH_REQ_FIFO_UFLW(mmr)           	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_FLUSH_REQ_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_FLUSH_REQ_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_FLUSH_REQ_FIFO_UFLW(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_FLUSH_REQ_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_FLUSH_REQ_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_FLUSH_REQ_FIFO_OFLW(mmr)           	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_FLUSH_REQ_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_FLUSH_REQ_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_FLUSH_REQ_FIFO_OFLW(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_FLUSH_REQ_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_FLUSH_REQ_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_RSPOUT1_FIFO_UFLW(mmr)             	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_RSPOUT1_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_RSPOUT1_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_RSPOUT1_FIFO_UFLW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_RSPOUT1_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_RSPOUT1_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_RSPOUT1_FIFO_OFLW(mmr)             	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_RSPOUT1_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_RSPOUT1_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_RSPOUT1_FIFO_OFLW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_RSPOUT1_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_RSPOUT1_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_RSPOUT0_FIFO_UFLW(mmr)             	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_RSPOUT0_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_RSPOUT0_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_RSPOUT0_FIFO_UFLW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_RSPOUT0_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_RSPOUT0_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_RSPOUT0_FIFO_OFLW(mmr)             	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_RSPOUT0_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_RSPOUT0_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_RSPOUT0_FIFO_OFLW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_RSPOUT0_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_RSPOUT0_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_RSPIN1_FIFO_UFLW(mmr)              	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_RSPIN1_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_RSPIN1_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_RSPIN1_FIFO_UFLW(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_RSPIN1_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_RSPIN1_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_RSPIN1_FIFO_OFLW(mmr)              	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_RSPIN1_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_RSPIN1_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_RSPIN1_FIFO_OFLW(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_RSPIN1_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_RSPIN1_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_RSPIN0_FIFO_UFLW(mmr)              	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_RSPIN0_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_RSPIN0_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_RSPIN0_FIFO_UFLW(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_RSPIN0_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_RSPIN0_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_RSPIN0_FIFO_OFLW(mmr)              	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_RSPIN0_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_RSPIN0_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_RSPIN0_FIFO_OFLW(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_RSPIN0_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_RSPIN0_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_NTWK_RSP_FIFO_UFLW(mmr)            	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_NTWK_RSP_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_NTWK_RSP_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_NTWK_RSP_FIFO_UFLW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_NTWK_RSP_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FLG_NTWK_RSP_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_NTWK_RSP_FIFO_OFLW(mmr)            	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_NTWK_RSP_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_NTWK_RSP_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_FLG_NTWK_RSP_FIFO_OFLW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_NTWK_RSP_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FLG_NTWK_RSP_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_FLG_TAG_PBE(mmr)                       	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_TAG_PBE_BP,\
									AR_NIC_WC_ERR_FLG_TAG_PBE_MASK)
#define WF_AR_NIC_WC_ERR_FLG_TAG_PBE(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_TAG_PBE_BP,\
									AR_NIC_WC_ERR_FLG_TAG_PBE_MASK)
#define RF_AR_NIC_WC_ERR_FLG_RSPIN1_HDR_PBE(mmr)                	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_RSPIN1_HDR_PBE_BP,\
									AR_NIC_WC_ERR_FLG_RSPIN1_HDR_PBE_MASK)
#define WF_AR_NIC_WC_ERR_FLG_RSPIN1_HDR_PBE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_RSPIN1_HDR_PBE_BP,\
									AR_NIC_WC_ERR_FLG_RSPIN1_HDR_PBE_MASK)
#define RF_AR_NIC_WC_ERR_FLG_RSPIN0_HDR_PBE(mmr)                	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_RSPIN0_HDR_PBE_BP,\
									AR_NIC_WC_ERR_FLG_RSPIN0_HDR_PBE_MASK)
#define WF_AR_NIC_WC_ERR_FLG_RSPIN0_HDR_PBE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_RSPIN0_HDR_PBE_BP,\
									AR_NIC_WC_ERR_FLG_RSPIN0_HDR_PBE_MASK)
#define RF_AR_NIC_WC_ERR_FLG_NTWK_RSP_HDR_PBE(mmr)              	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_NTWK_RSP_HDR_PBE_BP,\
									AR_NIC_WC_ERR_FLG_NTWK_RSP_HDR_PBE_MASK)
#define WF_AR_NIC_WC_ERR_FLG_NTWK_RSP_HDR_PBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_NTWK_RSP_HDR_PBE_BP,\
									AR_NIC_WC_ERR_FLG_NTWK_RSP_HDR_PBE_MASK)
#define RF_AR_NIC_WC_ERR_FLG_BUF1_MBE(mmr)                      	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_BUF1_MBE_BP,\
									AR_NIC_WC_ERR_FLG_BUF1_MBE_MASK)
#define WF_AR_NIC_WC_ERR_FLG_BUF1_MBE(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_BUF1_MBE_BP,\
									AR_NIC_WC_ERR_FLG_BUF1_MBE_MASK)
#define RF_AR_NIC_WC_ERR_FLG_BUF1_SBE(mmr)                      	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_BUF1_SBE_BP,\
									AR_NIC_WC_ERR_FLG_BUF1_SBE_MASK)
#define WF_AR_NIC_WC_ERR_FLG_BUF1_SBE(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_BUF1_SBE_BP,\
									AR_NIC_WC_ERR_FLG_BUF1_SBE_MASK)
#define RF_AR_NIC_WC_ERR_FLG_BUF0_MBE(mmr)                      	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_BUF0_MBE_BP,\
									AR_NIC_WC_ERR_FLG_BUF0_MBE_MASK)
#define WF_AR_NIC_WC_ERR_FLG_BUF0_MBE(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_BUF0_MBE_BP,\
									AR_NIC_WC_ERR_FLG_BUF0_MBE_MASK)
#define RF_AR_NIC_WC_ERR_FLG_BUF0_SBE(mmr)                      	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_BUF0_SBE_BP,\
									AR_NIC_WC_ERR_FLG_BUF0_SBE_MASK)
#define WF_AR_NIC_WC_ERR_FLG_BUF0_SBE(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_BUF0_SBE_BP,\
									AR_NIC_WC_ERR_FLG_BUF0_SBE_MASK)
#define RF_AR_NIC_WC_ERR_FLG_RSPIN1_DAT_MBE(mmr)                	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_RSPIN1_DAT_MBE_BP,\
									AR_NIC_WC_ERR_FLG_RSPIN1_DAT_MBE_MASK)
#define WF_AR_NIC_WC_ERR_FLG_RSPIN1_DAT_MBE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_RSPIN1_DAT_MBE_BP,\
									AR_NIC_WC_ERR_FLG_RSPIN1_DAT_MBE_MASK)
#define RF_AR_NIC_WC_ERR_FLG_RSPIN1_DAT_SBE(mmr)                	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_RSPIN1_DAT_SBE_BP,\
									AR_NIC_WC_ERR_FLG_RSPIN1_DAT_SBE_MASK)
#define WF_AR_NIC_WC_ERR_FLG_RSPIN1_DAT_SBE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_RSPIN1_DAT_SBE_BP,\
									AR_NIC_WC_ERR_FLG_RSPIN1_DAT_SBE_MASK)
#define RF_AR_NIC_WC_ERR_FLG_RSPIN0_DAT_MBE(mmr)                	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_RSPIN0_DAT_MBE_BP,\
									AR_NIC_WC_ERR_FLG_RSPIN0_DAT_MBE_MASK)
#define WF_AR_NIC_WC_ERR_FLG_RSPIN0_DAT_MBE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_RSPIN0_DAT_MBE_BP,\
									AR_NIC_WC_ERR_FLG_RSPIN0_DAT_MBE_MASK)
#define RF_AR_NIC_WC_ERR_FLG_RSPIN0_DAT_SBE(mmr)                	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_RSPIN0_DAT_SBE_BP,\
									AR_NIC_WC_ERR_FLG_RSPIN0_DAT_SBE_MASK)
#define WF_AR_NIC_WC_ERR_FLG_RSPIN0_DAT_SBE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_RSPIN0_DAT_SBE_BP,\
									AR_NIC_WC_ERR_FLG_RSPIN0_DAT_SBE_MASK)
#define RF_AR_NIC_WC_ERR_FLG_DIAG_ONLY(mmr)                     	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FLG_DIAG_ONLY_BP,\
									AR_NIC_WC_ERR_FLG_DIAG_ONLY_MASK)
#define WF_AR_NIC_WC_ERR_FLG_DIAG_ONLY(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FLG_DIAG_ONLY_BP,\
									AR_NIC_WC_ERR_FLG_DIAG_ONLY_MASK)
#define RF_AR_NIC_WC_ERR_CLR_BUFFER_TIMEOUT(mmr)                	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_CLR_BUFFER_TIMEOUT_BP,\
									AR_NIC_WC_ERR_CLR_BUFFER_TIMEOUT_MASK)
#define WF_AR_NIC_WC_ERR_CLR_BUFFER_TIMEOUT(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_CLR_BUFFER_TIMEOUT_BP,\
									AR_NIC_WC_ERR_CLR_BUFFER_TIMEOUT_MASK)
#define RF_AR_NIC_WC_ERR_CLR_FLUSH_RSP_FIFO_UFLW(mmr)           	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_CLR_FLUSH_RSP_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_CLR_FLUSH_RSP_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_CLR_FLUSH_RSP_FIFO_UFLW(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_CLR_FLUSH_RSP_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_CLR_FLUSH_RSP_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_CLR_FLUSH_RSP_FIFO_OFLW(mmr)           	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_CLR_FLUSH_RSP_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_CLR_FLUSH_RSP_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_CLR_FLUSH_RSP_FIFO_OFLW(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_CLR_FLUSH_RSP_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_CLR_FLUSH_RSP_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_CLR_FLUSH_REQ_FIFO_UFLW(mmr)           	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_CLR_FLUSH_REQ_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_CLR_FLUSH_REQ_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_CLR_FLUSH_REQ_FIFO_UFLW(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_CLR_FLUSH_REQ_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_CLR_FLUSH_REQ_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_CLR_FLUSH_REQ_FIFO_OFLW(mmr)           	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_CLR_FLUSH_REQ_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_CLR_FLUSH_REQ_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_CLR_FLUSH_REQ_FIFO_OFLW(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_CLR_FLUSH_REQ_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_CLR_FLUSH_REQ_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_CLR_RSPOUT1_FIFO_UFLW(mmr)             	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_CLR_RSPOUT1_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_CLR_RSPOUT1_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_CLR_RSPOUT1_FIFO_UFLW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_CLR_RSPOUT1_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_CLR_RSPOUT1_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_CLR_RSPOUT1_FIFO_OFLW(mmr)             	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_CLR_RSPOUT1_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_CLR_RSPOUT1_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_CLR_RSPOUT1_FIFO_OFLW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_CLR_RSPOUT1_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_CLR_RSPOUT1_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_CLR_RSPOUT0_FIFO_UFLW(mmr)             	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_CLR_RSPOUT0_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_CLR_RSPOUT0_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_CLR_RSPOUT0_FIFO_UFLW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_CLR_RSPOUT0_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_CLR_RSPOUT0_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_CLR_RSPOUT0_FIFO_OFLW(mmr)             	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_CLR_RSPOUT0_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_CLR_RSPOUT0_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_CLR_RSPOUT0_FIFO_OFLW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_CLR_RSPOUT0_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_CLR_RSPOUT0_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_CLR_RSPIN1_FIFO_UFLW(mmr)              	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_CLR_RSPIN1_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_CLR_RSPIN1_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_CLR_RSPIN1_FIFO_UFLW(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_CLR_RSPIN1_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_CLR_RSPIN1_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_CLR_RSPIN1_FIFO_OFLW(mmr)              	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_CLR_RSPIN1_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_CLR_RSPIN1_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_CLR_RSPIN1_FIFO_OFLW(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_CLR_RSPIN1_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_CLR_RSPIN1_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_CLR_RSPIN0_FIFO_UFLW(mmr)              	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_CLR_RSPIN0_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_CLR_RSPIN0_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_CLR_RSPIN0_FIFO_UFLW(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_CLR_RSPIN0_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_CLR_RSPIN0_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_CLR_RSPIN0_FIFO_OFLW(mmr)              	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_CLR_RSPIN0_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_CLR_RSPIN0_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_CLR_RSPIN0_FIFO_OFLW(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_CLR_RSPIN0_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_CLR_RSPIN0_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_CLR_NTWK_RSP_FIFO_UFLW(mmr)            	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_CLR_NTWK_RSP_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_CLR_NTWK_RSP_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_CLR_NTWK_RSP_FIFO_UFLW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_CLR_NTWK_RSP_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_CLR_NTWK_RSP_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_CLR_NTWK_RSP_FIFO_OFLW(mmr)            	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_CLR_NTWK_RSP_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_CLR_NTWK_RSP_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_CLR_NTWK_RSP_FIFO_OFLW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_CLR_NTWK_RSP_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_CLR_NTWK_RSP_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_CLR_TAG_PBE(mmr)                       	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_CLR_TAG_PBE_BP,\
									AR_NIC_WC_ERR_CLR_TAG_PBE_MASK)
#define WF_AR_NIC_WC_ERR_CLR_TAG_PBE(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_CLR_TAG_PBE_BP,\
									AR_NIC_WC_ERR_CLR_TAG_PBE_MASK)
#define RF_AR_NIC_WC_ERR_CLR_RSPIN1_HDR_PBE(mmr)                	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_CLR_RSPIN1_HDR_PBE_BP,\
									AR_NIC_WC_ERR_CLR_RSPIN1_HDR_PBE_MASK)
#define WF_AR_NIC_WC_ERR_CLR_RSPIN1_HDR_PBE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_CLR_RSPIN1_HDR_PBE_BP,\
									AR_NIC_WC_ERR_CLR_RSPIN1_HDR_PBE_MASK)
#define RF_AR_NIC_WC_ERR_CLR_RSPIN0_HDR_PBE(mmr)                	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_CLR_RSPIN0_HDR_PBE_BP,\
									AR_NIC_WC_ERR_CLR_RSPIN0_HDR_PBE_MASK)
#define WF_AR_NIC_WC_ERR_CLR_RSPIN0_HDR_PBE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_CLR_RSPIN0_HDR_PBE_BP,\
									AR_NIC_WC_ERR_CLR_RSPIN0_HDR_PBE_MASK)
#define RF_AR_NIC_WC_ERR_CLR_NTWK_RSP_HDR_PBE(mmr)              	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_CLR_NTWK_RSP_HDR_PBE_BP,\
									AR_NIC_WC_ERR_CLR_NTWK_RSP_HDR_PBE_MASK)
#define WF_AR_NIC_WC_ERR_CLR_NTWK_RSP_HDR_PBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_CLR_NTWK_RSP_HDR_PBE_BP,\
									AR_NIC_WC_ERR_CLR_NTWK_RSP_HDR_PBE_MASK)
#define RF_AR_NIC_WC_ERR_CLR_BUF1_MBE(mmr)                      	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_CLR_BUF1_MBE_BP,\
									AR_NIC_WC_ERR_CLR_BUF1_MBE_MASK)
#define WF_AR_NIC_WC_ERR_CLR_BUF1_MBE(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_CLR_BUF1_MBE_BP,\
									AR_NIC_WC_ERR_CLR_BUF1_MBE_MASK)
#define RF_AR_NIC_WC_ERR_CLR_BUF1_SBE(mmr)                      	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_CLR_BUF1_SBE_BP,\
									AR_NIC_WC_ERR_CLR_BUF1_SBE_MASK)
#define WF_AR_NIC_WC_ERR_CLR_BUF1_SBE(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_CLR_BUF1_SBE_BP,\
									AR_NIC_WC_ERR_CLR_BUF1_SBE_MASK)
#define RF_AR_NIC_WC_ERR_CLR_BUF0_MBE(mmr)                      	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_CLR_BUF0_MBE_BP,\
									AR_NIC_WC_ERR_CLR_BUF0_MBE_MASK)
#define WF_AR_NIC_WC_ERR_CLR_BUF0_MBE(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_CLR_BUF0_MBE_BP,\
									AR_NIC_WC_ERR_CLR_BUF0_MBE_MASK)
#define RF_AR_NIC_WC_ERR_CLR_BUF0_SBE(mmr)                      	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_CLR_BUF0_SBE_BP,\
									AR_NIC_WC_ERR_CLR_BUF0_SBE_MASK)
#define WF_AR_NIC_WC_ERR_CLR_BUF0_SBE(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_CLR_BUF0_SBE_BP,\
									AR_NIC_WC_ERR_CLR_BUF0_SBE_MASK)
#define RF_AR_NIC_WC_ERR_CLR_RSPIN1_DAT_MBE(mmr)                	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_CLR_RSPIN1_DAT_MBE_BP,\
									AR_NIC_WC_ERR_CLR_RSPIN1_DAT_MBE_MASK)
#define WF_AR_NIC_WC_ERR_CLR_RSPIN1_DAT_MBE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_CLR_RSPIN1_DAT_MBE_BP,\
									AR_NIC_WC_ERR_CLR_RSPIN1_DAT_MBE_MASK)
#define RF_AR_NIC_WC_ERR_CLR_RSPIN1_DAT_SBE(mmr)                	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_CLR_RSPIN1_DAT_SBE_BP,\
									AR_NIC_WC_ERR_CLR_RSPIN1_DAT_SBE_MASK)
#define WF_AR_NIC_WC_ERR_CLR_RSPIN1_DAT_SBE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_CLR_RSPIN1_DAT_SBE_BP,\
									AR_NIC_WC_ERR_CLR_RSPIN1_DAT_SBE_MASK)
#define RF_AR_NIC_WC_ERR_CLR_RSPIN0_DAT_MBE(mmr)                	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_CLR_RSPIN0_DAT_MBE_BP,\
									AR_NIC_WC_ERR_CLR_RSPIN0_DAT_MBE_MASK)
#define WF_AR_NIC_WC_ERR_CLR_RSPIN0_DAT_MBE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_CLR_RSPIN0_DAT_MBE_BP,\
									AR_NIC_WC_ERR_CLR_RSPIN0_DAT_MBE_MASK)
#define RF_AR_NIC_WC_ERR_CLR_RSPIN0_DAT_SBE(mmr)                	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_CLR_RSPIN0_DAT_SBE_BP,\
									AR_NIC_WC_ERR_CLR_RSPIN0_DAT_SBE_MASK)
#define WF_AR_NIC_WC_ERR_CLR_RSPIN0_DAT_SBE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_CLR_RSPIN0_DAT_SBE_BP,\
									AR_NIC_WC_ERR_CLR_RSPIN0_DAT_SBE_MASK)
#define RF_AR_NIC_WC_ERR_CLR_DIAG_ONLY(mmr)                     	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_CLR_DIAG_ONLY_BP,\
									AR_NIC_WC_ERR_CLR_DIAG_ONLY_MASK)
#define WF_AR_NIC_WC_ERR_CLR_DIAG_ONLY(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_CLR_DIAG_ONLY_BP,\
									AR_NIC_WC_ERR_CLR_DIAG_ONLY_MASK)
#define RF_AR_NIC_WC_ERR_HSS_MSK_BUFFER_TIMEOUT(mmr)            	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_HSS_MSK_BUFFER_TIMEOUT_BP,\
									AR_NIC_WC_ERR_HSS_MSK_BUFFER_TIMEOUT_MASK)
#define WF_AR_NIC_WC_ERR_HSS_MSK_BUFFER_TIMEOUT(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_HSS_MSK_BUFFER_TIMEOUT_BP,\
									AR_NIC_WC_ERR_HSS_MSK_BUFFER_TIMEOUT_MASK)
#define RF_AR_NIC_WC_ERR_HSS_MSK_FLUSH_RSP_FIFO_UFLW(mmr)       	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_HSS_MSK_FLUSH_RSP_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_HSS_MSK_FLUSH_RSP_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_HSS_MSK_FLUSH_RSP_FIFO_UFLW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_HSS_MSK_FLUSH_RSP_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_HSS_MSK_FLUSH_RSP_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_HSS_MSK_FLUSH_RSP_FIFO_OFLW(mmr)       	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_HSS_MSK_FLUSH_RSP_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_HSS_MSK_FLUSH_RSP_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_HSS_MSK_FLUSH_RSP_FIFO_OFLW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_HSS_MSK_FLUSH_RSP_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_HSS_MSK_FLUSH_RSP_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_HSS_MSK_FLUSH_REQ_FIFO_UFLW(mmr)       	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_HSS_MSK_FLUSH_REQ_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_HSS_MSK_FLUSH_REQ_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_HSS_MSK_FLUSH_REQ_FIFO_UFLW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_HSS_MSK_FLUSH_REQ_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_HSS_MSK_FLUSH_REQ_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_HSS_MSK_FLUSH_REQ_FIFO_OFLW(mmr)       	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_HSS_MSK_FLUSH_REQ_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_HSS_MSK_FLUSH_REQ_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_HSS_MSK_FLUSH_REQ_FIFO_OFLW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_HSS_MSK_FLUSH_REQ_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_HSS_MSK_FLUSH_REQ_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_HSS_MSK_RSPOUT1_FIFO_UFLW(mmr)         	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_HSS_MSK_RSPOUT1_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_HSS_MSK_RSPOUT1_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_HSS_MSK_RSPOUT1_FIFO_UFLW(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_HSS_MSK_RSPOUT1_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_HSS_MSK_RSPOUT1_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_HSS_MSK_RSPOUT1_FIFO_OFLW(mmr)         	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_HSS_MSK_RSPOUT1_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_HSS_MSK_RSPOUT1_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_HSS_MSK_RSPOUT1_FIFO_OFLW(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_HSS_MSK_RSPOUT1_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_HSS_MSK_RSPOUT1_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_HSS_MSK_RSPOUT0_FIFO_UFLW(mmr)         	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_HSS_MSK_RSPOUT0_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_HSS_MSK_RSPOUT0_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_HSS_MSK_RSPOUT0_FIFO_UFLW(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_HSS_MSK_RSPOUT0_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_HSS_MSK_RSPOUT0_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_HSS_MSK_RSPOUT0_FIFO_OFLW(mmr)         	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_HSS_MSK_RSPOUT0_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_HSS_MSK_RSPOUT0_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_HSS_MSK_RSPOUT0_FIFO_OFLW(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_HSS_MSK_RSPOUT0_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_HSS_MSK_RSPOUT0_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_HSS_MSK_RSPIN1_FIFO_UFLW(mmr)          	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN1_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN1_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_HSS_MSK_RSPIN1_FIFO_UFLW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN1_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN1_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_HSS_MSK_RSPIN1_FIFO_OFLW(mmr)          	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN1_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN1_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_HSS_MSK_RSPIN1_FIFO_OFLW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN1_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN1_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_HSS_MSK_RSPIN0_FIFO_UFLW(mmr)          	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN0_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN0_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_HSS_MSK_RSPIN0_FIFO_UFLW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN0_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN0_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_HSS_MSK_RSPIN0_FIFO_OFLW(mmr)          	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN0_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN0_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_HSS_MSK_RSPIN0_FIFO_OFLW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN0_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN0_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_HSS_MSK_NTWK_RSP_FIFO_UFLW(mmr)        	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_HSS_MSK_NTWK_RSP_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_HSS_MSK_NTWK_RSP_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_HSS_MSK_NTWK_RSP_FIFO_UFLW(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_HSS_MSK_NTWK_RSP_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_HSS_MSK_NTWK_RSP_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_HSS_MSK_NTWK_RSP_FIFO_OFLW(mmr)        	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_HSS_MSK_NTWK_RSP_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_HSS_MSK_NTWK_RSP_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_HSS_MSK_NTWK_RSP_FIFO_OFLW(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_HSS_MSK_NTWK_RSP_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_HSS_MSK_NTWK_RSP_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_HSS_MSK_TAG_PBE(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_HSS_MSK_TAG_PBE_BP,\
									AR_NIC_WC_ERR_HSS_MSK_TAG_PBE_MASK)
#define WF_AR_NIC_WC_ERR_HSS_MSK_TAG_PBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_HSS_MSK_TAG_PBE_BP,\
									AR_NIC_WC_ERR_HSS_MSK_TAG_PBE_MASK)
#define RF_AR_NIC_WC_ERR_HSS_MSK_RSPIN1_HDR_PBE(mmr)            	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN1_HDR_PBE_BP,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN1_HDR_PBE_MASK)
#define WF_AR_NIC_WC_ERR_HSS_MSK_RSPIN1_HDR_PBE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN1_HDR_PBE_BP,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN1_HDR_PBE_MASK)
#define RF_AR_NIC_WC_ERR_HSS_MSK_RSPIN0_HDR_PBE(mmr)            	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN0_HDR_PBE_BP,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN0_HDR_PBE_MASK)
#define WF_AR_NIC_WC_ERR_HSS_MSK_RSPIN0_HDR_PBE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN0_HDR_PBE_BP,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN0_HDR_PBE_MASK)
#define RF_AR_NIC_WC_ERR_HSS_MSK_NTWK_RSP_HDR_PBE(mmr)          	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_HSS_MSK_NTWK_RSP_HDR_PBE_BP,\
									AR_NIC_WC_ERR_HSS_MSK_NTWK_RSP_HDR_PBE_MASK)
#define WF_AR_NIC_WC_ERR_HSS_MSK_NTWK_RSP_HDR_PBE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_HSS_MSK_NTWK_RSP_HDR_PBE_BP,\
									AR_NIC_WC_ERR_HSS_MSK_NTWK_RSP_HDR_PBE_MASK)
#define RF_AR_NIC_WC_ERR_HSS_MSK_BUF1_MBE(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_HSS_MSK_BUF1_MBE_BP,\
									AR_NIC_WC_ERR_HSS_MSK_BUF1_MBE_MASK)
#define WF_AR_NIC_WC_ERR_HSS_MSK_BUF1_MBE(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_HSS_MSK_BUF1_MBE_BP,\
									AR_NIC_WC_ERR_HSS_MSK_BUF1_MBE_MASK)
#define RF_AR_NIC_WC_ERR_HSS_MSK_BUF1_SBE(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_HSS_MSK_BUF1_SBE_BP,\
									AR_NIC_WC_ERR_HSS_MSK_BUF1_SBE_MASK)
#define WF_AR_NIC_WC_ERR_HSS_MSK_BUF1_SBE(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_HSS_MSK_BUF1_SBE_BP,\
									AR_NIC_WC_ERR_HSS_MSK_BUF1_SBE_MASK)
#define RF_AR_NIC_WC_ERR_HSS_MSK_BUF0_MBE(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_HSS_MSK_BUF0_MBE_BP,\
									AR_NIC_WC_ERR_HSS_MSK_BUF0_MBE_MASK)
#define WF_AR_NIC_WC_ERR_HSS_MSK_BUF0_MBE(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_HSS_MSK_BUF0_MBE_BP,\
									AR_NIC_WC_ERR_HSS_MSK_BUF0_MBE_MASK)
#define RF_AR_NIC_WC_ERR_HSS_MSK_BUF0_SBE(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_HSS_MSK_BUF0_SBE_BP,\
									AR_NIC_WC_ERR_HSS_MSK_BUF0_SBE_MASK)
#define WF_AR_NIC_WC_ERR_HSS_MSK_BUF0_SBE(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_HSS_MSK_BUF0_SBE_BP,\
									AR_NIC_WC_ERR_HSS_MSK_BUF0_SBE_MASK)
#define RF_AR_NIC_WC_ERR_HSS_MSK_RSPIN1_DAT_MBE(mmr)            	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN1_DAT_MBE_BP,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN1_DAT_MBE_MASK)
#define WF_AR_NIC_WC_ERR_HSS_MSK_RSPIN1_DAT_MBE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN1_DAT_MBE_BP,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN1_DAT_MBE_MASK)
#define RF_AR_NIC_WC_ERR_HSS_MSK_RSPIN1_DAT_SBE(mmr)            	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN1_DAT_SBE_BP,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN1_DAT_SBE_MASK)
#define WF_AR_NIC_WC_ERR_HSS_MSK_RSPIN1_DAT_SBE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN1_DAT_SBE_BP,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN1_DAT_SBE_MASK)
#define RF_AR_NIC_WC_ERR_HSS_MSK_RSPIN0_DAT_MBE(mmr)            	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN0_DAT_MBE_BP,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN0_DAT_MBE_MASK)
#define WF_AR_NIC_WC_ERR_HSS_MSK_RSPIN0_DAT_MBE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN0_DAT_MBE_BP,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN0_DAT_MBE_MASK)
#define RF_AR_NIC_WC_ERR_HSS_MSK_RSPIN0_DAT_SBE(mmr)            	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN0_DAT_SBE_BP,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN0_DAT_SBE_MASK)
#define WF_AR_NIC_WC_ERR_HSS_MSK_RSPIN0_DAT_SBE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN0_DAT_SBE_BP,\
									AR_NIC_WC_ERR_HSS_MSK_RSPIN0_DAT_SBE_MASK)
#define RF_AR_NIC_WC_ERR_HSS_MSK_DIAG_ONLY(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_HSS_MSK_DIAG_ONLY_BP,\
									AR_NIC_WC_ERR_HSS_MSK_DIAG_ONLY_MASK)
#define WF_AR_NIC_WC_ERR_HSS_MSK_DIAG_ONLY(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_HSS_MSK_DIAG_ONLY_BP,\
									AR_NIC_WC_ERR_HSS_MSK_DIAG_ONLY_MASK)
#define RF_AR_NIC_WC_ERR_OS_MSK_BUFFER_TIMEOUT(mmr)             	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_OS_MSK_BUFFER_TIMEOUT_BP,\
									AR_NIC_WC_ERR_OS_MSK_BUFFER_TIMEOUT_MASK)
#define WF_AR_NIC_WC_ERR_OS_MSK_BUFFER_TIMEOUT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_OS_MSK_BUFFER_TIMEOUT_BP,\
									AR_NIC_WC_ERR_OS_MSK_BUFFER_TIMEOUT_MASK)
#define RF_AR_NIC_WC_ERR_OS_MSK_FLUSH_RSP_FIFO_UFLW(mmr)        	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_OS_MSK_FLUSH_RSP_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_OS_MSK_FLUSH_RSP_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_OS_MSK_FLUSH_RSP_FIFO_UFLW(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_OS_MSK_FLUSH_RSP_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_OS_MSK_FLUSH_RSP_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_OS_MSK_FLUSH_RSP_FIFO_OFLW(mmr)        	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_OS_MSK_FLUSH_RSP_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_OS_MSK_FLUSH_RSP_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_OS_MSK_FLUSH_RSP_FIFO_OFLW(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_OS_MSK_FLUSH_RSP_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_OS_MSK_FLUSH_RSP_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_OS_MSK_FLUSH_REQ_FIFO_UFLW(mmr)        	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_OS_MSK_FLUSH_REQ_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_OS_MSK_FLUSH_REQ_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_OS_MSK_FLUSH_REQ_FIFO_UFLW(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_OS_MSK_FLUSH_REQ_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_OS_MSK_FLUSH_REQ_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_OS_MSK_FLUSH_REQ_FIFO_OFLW(mmr)        	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_OS_MSK_FLUSH_REQ_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_OS_MSK_FLUSH_REQ_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_OS_MSK_FLUSH_REQ_FIFO_OFLW(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_OS_MSK_FLUSH_REQ_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_OS_MSK_FLUSH_REQ_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_OS_MSK_RSPOUT1_FIFO_UFLW(mmr)          	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_OS_MSK_RSPOUT1_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_OS_MSK_RSPOUT1_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_OS_MSK_RSPOUT1_FIFO_UFLW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_OS_MSK_RSPOUT1_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_OS_MSK_RSPOUT1_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_OS_MSK_RSPOUT1_FIFO_OFLW(mmr)          	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_OS_MSK_RSPOUT1_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_OS_MSK_RSPOUT1_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_OS_MSK_RSPOUT1_FIFO_OFLW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_OS_MSK_RSPOUT1_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_OS_MSK_RSPOUT1_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_OS_MSK_RSPOUT0_FIFO_UFLW(mmr)          	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_OS_MSK_RSPOUT0_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_OS_MSK_RSPOUT0_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_OS_MSK_RSPOUT0_FIFO_UFLW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_OS_MSK_RSPOUT0_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_OS_MSK_RSPOUT0_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_OS_MSK_RSPOUT0_FIFO_OFLW(mmr)          	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_OS_MSK_RSPOUT0_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_OS_MSK_RSPOUT0_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_OS_MSK_RSPOUT0_FIFO_OFLW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_OS_MSK_RSPOUT0_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_OS_MSK_RSPOUT0_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_OS_MSK_RSPIN1_FIFO_UFLW(mmr)           	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN1_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN1_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_OS_MSK_RSPIN1_FIFO_UFLW(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN1_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN1_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_OS_MSK_RSPIN1_FIFO_OFLW(mmr)           	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN1_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN1_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_OS_MSK_RSPIN1_FIFO_OFLW(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN1_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN1_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_OS_MSK_RSPIN0_FIFO_UFLW(mmr)           	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN0_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN0_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_OS_MSK_RSPIN0_FIFO_UFLW(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN0_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN0_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_OS_MSK_RSPIN0_FIFO_OFLW(mmr)           	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN0_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN0_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_OS_MSK_RSPIN0_FIFO_OFLW(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN0_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN0_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_OS_MSK_NTWK_RSP_FIFO_UFLW(mmr)         	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_OS_MSK_NTWK_RSP_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_OS_MSK_NTWK_RSP_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_OS_MSK_NTWK_RSP_FIFO_UFLW(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_OS_MSK_NTWK_RSP_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_OS_MSK_NTWK_RSP_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_OS_MSK_NTWK_RSP_FIFO_OFLW(mmr)         	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_OS_MSK_NTWK_RSP_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_OS_MSK_NTWK_RSP_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_OS_MSK_NTWK_RSP_FIFO_OFLW(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_OS_MSK_NTWK_RSP_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_OS_MSK_NTWK_RSP_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_OS_MSK_TAG_PBE(mmr)                    	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_OS_MSK_TAG_PBE_BP,\
									AR_NIC_WC_ERR_OS_MSK_TAG_PBE_MASK)
#define WF_AR_NIC_WC_ERR_OS_MSK_TAG_PBE(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_OS_MSK_TAG_PBE_BP,\
									AR_NIC_WC_ERR_OS_MSK_TAG_PBE_MASK)
#define RF_AR_NIC_WC_ERR_OS_MSK_RSPIN1_HDR_PBE(mmr)             	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN1_HDR_PBE_BP,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN1_HDR_PBE_MASK)
#define WF_AR_NIC_WC_ERR_OS_MSK_RSPIN1_HDR_PBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN1_HDR_PBE_BP,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN1_HDR_PBE_MASK)
#define RF_AR_NIC_WC_ERR_OS_MSK_RSPIN0_HDR_PBE(mmr)             	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN0_HDR_PBE_BP,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN0_HDR_PBE_MASK)
#define WF_AR_NIC_WC_ERR_OS_MSK_RSPIN0_HDR_PBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN0_HDR_PBE_BP,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN0_HDR_PBE_MASK)
#define RF_AR_NIC_WC_ERR_OS_MSK_NTWK_RSP_HDR_PBE(mmr)           	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_OS_MSK_NTWK_RSP_HDR_PBE_BP,\
									AR_NIC_WC_ERR_OS_MSK_NTWK_RSP_HDR_PBE_MASK)
#define WF_AR_NIC_WC_ERR_OS_MSK_NTWK_RSP_HDR_PBE(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_OS_MSK_NTWK_RSP_HDR_PBE_BP,\
									AR_NIC_WC_ERR_OS_MSK_NTWK_RSP_HDR_PBE_MASK)
#define RF_AR_NIC_WC_ERR_OS_MSK_BUF1_MBE(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_OS_MSK_BUF1_MBE_BP,\
									AR_NIC_WC_ERR_OS_MSK_BUF1_MBE_MASK)
#define WF_AR_NIC_WC_ERR_OS_MSK_BUF1_MBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_OS_MSK_BUF1_MBE_BP,\
									AR_NIC_WC_ERR_OS_MSK_BUF1_MBE_MASK)
#define RF_AR_NIC_WC_ERR_OS_MSK_BUF1_SBE(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_OS_MSK_BUF1_SBE_BP,\
									AR_NIC_WC_ERR_OS_MSK_BUF1_SBE_MASK)
#define WF_AR_NIC_WC_ERR_OS_MSK_BUF1_SBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_OS_MSK_BUF1_SBE_BP,\
									AR_NIC_WC_ERR_OS_MSK_BUF1_SBE_MASK)
#define RF_AR_NIC_WC_ERR_OS_MSK_BUF0_MBE(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_OS_MSK_BUF0_MBE_BP,\
									AR_NIC_WC_ERR_OS_MSK_BUF0_MBE_MASK)
#define WF_AR_NIC_WC_ERR_OS_MSK_BUF0_MBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_OS_MSK_BUF0_MBE_BP,\
									AR_NIC_WC_ERR_OS_MSK_BUF0_MBE_MASK)
#define RF_AR_NIC_WC_ERR_OS_MSK_BUF0_SBE(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_OS_MSK_BUF0_SBE_BP,\
									AR_NIC_WC_ERR_OS_MSK_BUF0_SBE_MASK)
#define WF_AR_NIC_WC_ERR_OS_MSK_BUF0_SBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_OS_MSK_BUF0_SBE_BP,\
									AR_NIC_WC_ERR_OS_MSK_BUF0_SBE_MASK)
#define RF_AR_NIC_WC_ERR_OS_MSK_RSPIN1_DAT_MBE(mmr)             	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN1_DAT_MBE_BP,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN1_DAT_MBE_MASK)
#define WF_AR_NIC_WC_ERR_OS_MSK_RSPIN1_DAT_MBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN1_DAT_MBE_BP,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN1_DAT_MBE_MASK)
#define RF_AR_NIC_WC_ERR_OS_MSK_RSPIN1_DAT_SBE(mmr)             	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN1_DAT_SBE_BP,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN1_DAT_SBE_MASK)
#define WF_AR_NIC_WC_ERR_OS_MSK_RSPIN1_DAT_SBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN1_DAT_SBE_BP,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN1_DAT_SBE_MASK)
#define RF_AR_NIC_WC_ERR_OS_MSK_RSPIN0_DAT_MBE(mmr)             	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN0_DAT_MBE_BP,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN0_DAT_MBE_MASK)
#define WF_AR_NIC_WC_ERR_OS_MSK_RSPIN0_DAT_MBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN0_DAT_MBE_BP,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN0_DAT_MBE_MASK)
#define RF_AR_NIC_WC_ERR_OS_MSK_RSPIN0_DAT_SBE(mmr)             	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN0_DAT_SBE_BP,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN0_DAT_SBE_MASK)
#define WF_AR_NIC_WC_ERR_OS_MSK_RSPIN0_DAT_SBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN0_DAT_SBE_BP,\
									AR_NIC_WC_ERR_OS_MSK_RSPIN0_DAT_SBE_MASK)
#define RF_AR_NIC_WC_ERR_OS_MSK_DIAG_ONLY(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_OS_MSK_DIAG_ONLY_BP,\
									AR_NIC_WC_ERR_OS_MSK_DIAG_ONLY_MASK)
#define WF_AR_NIC_WC_ERR_OS_MSK_DIAG_ONLY(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_OS_MSK_DIAG_ONLY_BP,\
									AR_NIC_WC_ERR_OS_MSK_DIAG_ONLY_MASK)
#define RF_AR_NIC_WC_ERR_FIRST_FLG_BUFFER_TIMEOUT(mmr)          	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FIRST_FLG_BUFFER_TIMEOUT_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_BUFFER_TIMEOUT_MASK)
#define WF_AR_NIC_WC_ERR_FIRST_FLG_BUFFER_TIMEOUT(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FIRST_FLG_BUFFER_TIMEOUT_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_BUFFER_TIMEOUT_MASK)
#define RF_AR_NIC_WC_ERR_FIRST_FLG_FLUSH_RSP_FIFO_UFLW(mmr)     	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FIRST_FLG_FLUSH_RSP_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_FLUSH_RSP_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_FIRST_FLG_FLUSH_RSP_FIFO_UFLW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FIRST_FLG_FLUSH_RSP_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_FLUSH_RSP_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_FIRST_FLG_FLUSH_RSP_FIFO_OFLW(mmr)     	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FIRST_FLG_FLUSH_RSP_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_FLUSH_RSP_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_FIRST_FLG_FLUSH_RSP_FIFO_OFLW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FIRST_FLG_FLUSH_RSP_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_FLUSH_RSP_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_FIRST_FLG_FLUSH_REQ_FIFO_UFLW(mmr)     	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FIRST_FLG_FLUSH_REQ_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_FLUSH_REQ_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_FIRST_FLG_FLUSH_REQ_FIFO_UFLW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FIRST_FLG_FLUSH_REQ_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_FLUSH_REQ_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_FIRST_FLG_FLUSH_REQ_FIFO_OFLW(mmr)     	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FIRST_FLG_FLUSH_REQ_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_FLUSH_REQ_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_FIRST_FLG_FLUSH_REQ_FIFO_OFLW(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FIRST_FLG_FLUSH_REQ_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_FLUSH_REQ_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_FIRST_FLG_RSPOUT1_FIFO_UFLW(mmr)       	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPOUT1_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPOUT1_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_FIRST_FLG_RSPOUT1_FIFO_UFLW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPOUT1_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPOUT1_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_FIRST_FLG_RSPOUT1_FIFO_OFLW(mmr)       	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPOUT1_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPOUT1_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_FIRST_FLG_RSPOUT1_FIFO_OFLW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPOUT1_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPOUT1_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_FIRST_FLG_RSPOUT0_FIFO_UFLW(mmr)       	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPOUT0_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPOUT0_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_FIRST_FLG_RSPOUT0_FIFO_UFLW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPOUT0_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPOUT0_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_FIRST_FLG_RSPOUT0_FIFO_OFLW(mmr)       	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPOUT0_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPOUT0_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_FIRST_FLG_RSPOUT0_FIFO_OFLW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPOUT0_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPOUT0_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_FIFO_UFLW(mmr)        	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_FIFO_UFLW(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_FIFO_OFLW(mmr)        	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_FIFO_OFLW(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_FIFO_UFLW(mmr)        	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_FIFO_UFLW(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_FIFO_OFLW(mmr)        	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_FIFO_OFLW(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_FIRST_FLG_NTWK_RSP_FIFO_UFLW(mmr)      	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FIRST_FLG_NTWK_RSP_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_NTWK_RSP_FIFO_UFLW_MASK)
#define WF_AR_NIC_WC_ERR_FIRST_FLG_NTWK_RSP_FIFO_UFLW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FIRST_FLG_NTWK_RSP_FIFO_UFLW_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_NTWK_RSP_FIFO_UFLW_MASK)
#define RF_AR_NIC_WC_ERR_FIRST_FLG_NTWK_RSP_FIFO_OFLW(mmr)      	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FIRST_FLG_NTWK_RSP_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_NTWK_RSP_FIFO_OFLW_MASK)
#define WF_AR_NIC_WC_ERR_FIRST_FLG_NTWK_RSP_FIFO_OFLW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FIRST_FLG_NTWK_RSP_FIFO_OFLW_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_NTWK_RSP_FIFO_OFLW_MASK)
#define RF_AR_NIC_WC_ERR_FIRST_FLG_TAG_PBE(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FIRST_FLG_TAG_PBE_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_TAG_PBE_MASK)
#define WF_AR_NIC_WC_ERR_FIRST_FLG_TAG_PBE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FIRST_FLG_TAG_PBE_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_TAG_PBE_MASK)
#define RF_AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_HDR_PBE(mmr)          	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_HDR_PBE_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_HDR_PBE_MASK)
#define WF_AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_HDR_PBE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_HDR_PBE_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_HDR_PBE_MASK)
#define RF_AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_HDR_PBE(mmr)          	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_HDR_PBE_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_HDR_PBE_MASK)
#define WF_AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_HDR_PBE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_HDR_PBE_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_HDR_PBE_MASK)
#define RF_AR_NIC_WC_ERR_FIRST_FLG_NTWK_RSP_HDR_PBE(mmr)        	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FIRST_FLG_NTWK_RSP_HDR_PBE_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_NTWK_RSP_HDR_PBE_MASK)
#define WF_AR_NIC_WC_ERR_FIRST_FLG_NTWK_RSP_HDR_PBE(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FIRST_FLG_NTWK_RSP_HDR_PBE_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_NTWK_RSP_HDR_PBE_MASK)
#define RF_AR_NIC_WC_ERR_FIRST_FLG_BUF1_MBE(mmr)                	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FIRST_FLG_BUF1_MBE_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_BUF1_MBE_MASK)
#define WF_AR_NIC_WC_ERR_FIRST_FLG_BUF1_MBE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FIRST_FLG_BUF1_MBE_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_BUF1_MBE_MASK)
#define RF_AR_NIC_WC_ERR_FIRST_FLG_BUF1_SBE(mmr)                	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FIRST_FLG_BUF1_SBE_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_BUF1_SBE_MASK)
#define WF_AR_NIC_WC_ERR_FIRST_FLG_BUF1_SBE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FIRST_FLG_BUF1_SBE_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_BUF1_SBE_MASK)
#define RF_AR_NIC_WC_ERR_FIRST_FLG_BUF0_MBE(mmr)                	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FIRST_FLG_BUF0_MBE_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_BUF0_MBE_MASK)
#define WF_AR_NIC_WC_ERR_FIRST_FLG_BUF0_MBE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FIRST_FLG_BUF0_MBE_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_BUF0_MBE_MASK)
#define RF_AR_NIC_WC_ERR_FIRST_FLG_BUF0_SBE(mmr)                	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FIRST_FLG_BUF0_SBE_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_BUF0_SBE_MASK)
#define WF_AR_NIC_WC_ERR_FIRST_FLG_BUF0_SBE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FIRST_FLG_BUF0_SBE_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_BUF0_SBE_MASK)
#define RF_AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_DAT_MBE(mmr)          	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_DAT_MBE_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_DAT_MBE_MASK)
#define WF_AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_DAT_MBE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_DAT_MBE_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_DAT_MBE_MASK)
#define RF_AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_DAT_SBE(mmr)          	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_DAT_SBE_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_DAT_SBE_MASK)
#define WF_AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_DAT_SBE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_DAT_SBE_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN1_DAT_SBE_MASK)
#define RF_AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_DAT_MBE(mmr)          	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_DAT_MBE_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_DAT_MBE_MASK)
#define WF_AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_DAT_MBE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_DAT_MBE_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_DAT_MBE_MASK)
#define RF_AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_DAT_SBE(mmr)          	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_DAT_SBE_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_DAT_SBE_MASK)
#define WF_AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_DAT_SBE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_DAT_SBE_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_RSPIN0_DAT_SBE_MASK)
#define RF_AR_NIC_WC_ERR_FIRST_FLG_DIAG_ONLY(mmr)               	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_FIRST_FLG_DIAG_ONLY_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_DIAG_ONLY_MASK)
#define WF_AR_NIC_WC_ERR_FIRST_FLG_DIAG_ONLY(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_FIRST_FLG_DIAG_ONLY_BP,\
									AR_NIC_WC_ERR_FIRST_FLG_DIAG_ONLY_MASK)
#define RF_AR_NIC_WC_ERR_INFO_BUF0_MBE_SSID(mmr)                	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_INFO_BUF0_MBE_SSID_BP,\
									AR_NIC_WC_ERR_INFO_BUF0_MBE_SSID_MASK)
#define WF_AR_NIC_WC_ERR_INFO_BUF0_MBE_SSID(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_INFO_BUF0_MBE_SSID_BP,\
									AR_NIC_WC_ERR_INFO_BUF0_MBE_SSID_MASK)
#define RF_AR_NIC_WC_ERR_INFO_BUF0_MBE_ADDRESS(mmr)             	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_INFO_BUF0_MBE_ADDRESS_BP,\
									AR_NIC_WC_ERR_INFO_BUF0_MBE_ADDRESS_MASK)
#define WF_AR_NIC_WC_ERR_INFO_BUF0_MBE_ADDRESS(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_INFO_BUF0_MBE_ADDRESS_BP,\
									AR_NIC_WC_ERR_INFO_BUF0_MBE_ADDRESS_MASK)
#define RF_AR_NIC_WC_ERR_INFO_BUF0_MBE_PART(mmr)                	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_INFO_BUF0_MBE_PART_BP,\
									AR_NIC_WC_ERR_INFO_BUF0_MBE_PART_MASK)
#define WF_AR_NIC_WC_ERR_INFO_BUF0_MBE_PART(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_INFO_BUF0_MBE_PART_BP,\
									AR_NIC_WC_ERR_INFO_BUF0_MBE_PART_MASK)
#define RF_AR_NIC_WC_ERR_INFO_BUF0_MBE_SYNDROME(mmr)            	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_INFO_BUF0_MBE_SYNDROME_BP,\
									AR_NIC_WC_ERR_INFO_BUF0_MBE_SYNDROME_MASK)
#define WF_AR_NIC_WC_ERR_INFO_BUF0_MBE_SYNDROME(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_INFO_BUF0_MBE_SYNDROME_BP,\
									AR_NIC_WC_ERR_INFO_BUF0_MBE_SYNDROME_MASK)
#define RF_AR_NIC_WC_ERR_INFO_BUF0_SBE_ADDRESS(mmr)             	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_INFO_BUF0_SBE_ADDRESS_BP,\
									AR_NIC_WC_ERR_INFO_BUF0_SBE_ADDRESS_MASK)
#define WF_AR_NIC_WC_ERR_INFO_BUF0_SBE_ADDRESS(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_INFO_BUF0_SBE_ADDRESS_BP,\
									AR_NIC_WC_ERR_INFO_BUF0_SBE_ADDRESS_MASK)
#define RF_AR_NIC_WC_ERR_INFO_BUF0_SBE_PART(mmr)                	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_INFO_BUF0_SBE_PART_BP,\
									AR_NIC_WC_ERR_INFO_BUF0_SBE_PART_MASK)
#define WF_AR_NIC_WC_ERR_INFO_BUF0_SBE_PART(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_INFO_BUF0_SBE_PART_BP,\
									AR_NIC_WC_ERR_INFO_BUF0_SBE_PART_MASK)
#define RF_AR_NIC_WC_ERR_INFO_BUF0_SBE_SYNDROME(mmr)            	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_INFO_BUF0_SBE_SYNDROME_BP,\
									AR_NIC_WC_ERR_INFO_BUF0_SBE_SYNDROME_MASK)
#define WF_AR_NIC_WC_ERR_INFO_BUF0_SBE_SYNDROME(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_INFO_BUF0_SBE_SYNDROME_BP,\
									AR_NIC_WC_ERR_INFO_BUF0_SBE_SYNDROME_MASK)
#define RF_AR_NIC_WC_ERR_INFO_BUF1_MBE_SSID(mmr)                	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_INFO_BUF1_MBE_SSID_BP,\
									AR_NIC_WC_ERR_INFO_BUF1_MBE_SSID_MASK)
#define WF_AR_NIC_WC_ERR_INFO_BUF1_MBE_SSID(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_INFO_BUF1_MBE_SSID_BP,\
									AR_NIC_WC_ERR_INFO_BUF1_MBE_SSID_MASK)
#define RF_AR_NIC_WC_ERR_INFO_BUF1_MBE_ADDRESS(mmr)             	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_INFO_BUF1_MBE_ADDRESS_BP,\
									AR_NIC_WC_ERR_INFO_BUF1_MBE_ADDRESS_MASK)
#define WF_AR_NIC_WC_ERR_INFO_BUF1_MBE_ADDRESS(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_INFO_BUF1_MBE_ADDRESS_BP,\
									AR_NIC_WC_ERR_INFO_BUF1_MBE_ADDRESS_MASK)
#define RF_AR_NIC_WC_ERR_INFO_BUF1_MBE_PART(mmr)                	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_INFO_BUF1_MBE_PART_BP,\
									AR_NIC_WC_ERR_INFO_BUF1_MBE_PART_MASK)
#define WF_AR_NIC_WC_ERR_INFO_BUF1_MBE_PART(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_INFO_BUF1_MBE_PART_BP,\
									AR_NIC_WC_ERR_INFO_BUF1_MBE_PART_MASK)
#define RF_AR_NIC_WC_ERR_INFO_BUF1_MBE_SYNDROME(mmr)            	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_INFO_BUF1_MBE_SYNDROME_BP,\
									AR_NIC_WC_ERR_INFO_BUF1_MBE_SYNDROME_MASK)
#define WF_AR_NIC_WC_ERR_INFO_BUF1_MBE_SYNDROME(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_INFO_BUF1_MBE_SYNDROME_BP,\
									AR_NIC_WC_ERR_INFO_BUF1_MBE_SYNDROME_MASK)
#define RF_AR_NIC_WC_ERR_INFO_BUF1_SBE_ADDRESS(mmr)             	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_INFO_BUF1_SBE_ADDRESS_BP,\
									AR_NIC_WC_ERR_INFO_BUF1_SBE_ADDRESS_MASK)
#define WF_AR_NIC_WC_ERR_INFO_BUF1_SBE_ADDRESS(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_INFO_BUF1_SBE_ADDRESS_BP,\
									AR_NIC_WC_ERR_INFO_BUF1_SBE_ADDRESS_MASK)
#define RF_AR_NIC_WC_ERR_INFO_BUF1_SBE_PART(mmr)                	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_INFO_BUF1_SBE_PART_BP,\
									AR_NIC_WC_ERR_INFO_BUF1_SBE_PART_MASK)
#define WF_AR_NIC_WC_ERR_INFO_BUF1_SBE_PART(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_INFO_BUF1_SBE_PART_BP,\
									AR_NIC_WC_ERR_INFO_BUF1_SBE_PART_MASK)
#define RF_AR_NIC_WC_ERR_INFO_BUF1_SBE_SYNDROME(mmr)            	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_INFO_BUF1_SBE_SYNDROME_BP,\
									AR_NIC_WC_ERR_INFO_BUF1_SBE_SYNDROME_MASK)
#define WF_AR_NIC_WC_ERR_INFO_BUF1_SBE_SYNDROME(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_INFO_BUF1_SBE_SYNDROME_BP,\
									AR_NIC_WC_ERR_INFO_BUF1_SBE_SYNDROME_MASK)
#define RF_AR_NIC_WC_ERR_INFO_RSPIN0_MBE_UPPER(mmr)             	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_INFO_RSPIN0_MBE_UPPER_BP,\
									AR_NIC_WC_ERR_INFO_RSPIN0_MBE_UPPER_MASK)
#define WF_AR_NIC_WC_ERR_INFO_RSPIN0_MBE_UPPER(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_INFO_RSPIN0_MBE_UPPER_BP,\
									AR_NIC_WC_ERR_INFO_RSPIN0_MBE_UPPER_MASK)
#define RF_AR_NIC_WC_ERR_INFO_RSPIN0_MBE_SYNDROME(mmr)          	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_INFO_RSPIN0_MBE_SYNDROME_BP,\
									AR_NIC_WC_ERR_INFO_RSPIN0_MBE_SYNDROME_MASK)
#define WF_AR_NIC_WC_ERR_INFO_RSPIN0_MBE_SYNDROME(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_INFO_RSPIN0_MBE_SYNDROME_BP,\
									AR_NIC_WC_ERR_INFO_RSPIN0_MBE_SYNDROME_MASK)
#define RF_AR_NIC_WC_ERR_INFO_RSPIN0_SBE_UPPER(mmr)             	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_INFO_RSPIN0_SBE_UPPER_BP,\
									AR_NIC_WC_ERR_INFO_RSPIN0_SBE_UPPER_MASK)
#define WF_AR_NIC_WC_ERR_INFO_RSPIN0_SBE_UPPER(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_INFO_RSPIN0_SBE_UPPER_BP,\
									AR_NIC_WC_ERR_INFO_RSPIN0_SBE_UPPER_MASK)
#define RF_AR_NIC_WC_ERR_INFO_RSPIN0_SBE_SYNDROME(mmr)          	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_INFO_RSPIN0_SBE_SYNDROME_BP,\
									AR_NIC_WC_ERR_INFO_RSPIN0_SBE_SYNDROME_MASK)
#define WF_AR_NIC_WC_ERR_INFO_RSPIN0_SBE_SYNDROME(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_INFO_RSPIN0_SBE_SYNDROME_BP,\
									AR_NIC_WC_ERR_INFO_RSPIN0_SBE_SYNDROME_MASK)
#define RF_AR_NIC_WC_ERR_INFO_RSPIN1_MBE_UPPER(mmr)             	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_INFO_RSPIN1_MBE_UPPER_BP,\
									AR_NIC_WC_ERR_INFO_RSPIN1_MBE_UPPER_MASK)
#define WF_AR_NIC_WC_ERR_INFO_RSPIN1_MBE_UPPER(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_INFO_RSPIN1_MBE_UPPER_BP,\
									AR_NIC_WC_ERR_INFO_RSPIN1_MBE_UPPER_MASK)
#define RF_AR_NIC_WC_ERR_INFO_RSPIN1_MBE_SYNDROME(mmr)          	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_INFO_RSPIN1_MBE_SYNDROME_BP,\
									AR_NIC_WC_ERR_INFO_RSPIN1_MBE_SYNDROME_MASK)
#define WF_AR_NIC_WC_ERR_INFO_RSPIN1_MBE_SYNDROME(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_INFO_RSPIN1_MBE_SYNDROME_BP,\
									AR_NIC_WC_ERR_INFO_RSPIN1_MBE_SYNDROME_MASK)
#define RF_AR_NIC_WC_ERR_INFO_RSPIN1_SBE_UPPER(mmr)             	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_INFO_RSPIN1_SBE_UPPER_BP,\
									AR_NIC_WC_ERR_INFO_RSPIN1_SBE_UPPER_MASK)
#define WF_AR_NIC_WC_ERR_INFO_RSPIN1_SBE_UPPER(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_INFO_RSPIN1_SBE_UPPER_BP,\
									AR_NIC_WC_ERR_INFO_RSPIN1_SBE_UPPER_MASK)
#define RF_AR_NIC_WC_ERR_INFO_RSPIN1_SBE_SYNDROME(mmr)          	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_INFO_RSPIN1_SBE_SYNDROME_BP,\
									AR_NIC_WC_ERR_INFO_RSPIN1_SBE_SYNDROME_MASK)
#define WF_AR_NIC_WC_ERR_INFO_RSPIN1_SBE_SYNDROME(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_INFO_RSPIN1_SBE_SYNDROME_BP,\
									AR_NIC_WC_ERR_INFO_RSPIN1_SBE_SYNDROME_MASK)
#define RF_AR_NIC_WC_ERR_INFO_CNT_SBE_BUF0_CNT(mmr)             	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_INFO_CNT_SBE_BUF0_CNT_BP,\
									AR_NIC_WC_ERR_INFO_CNT_SBE_BUF0_CNT_MASK)
#define WF_AR_NIC_WC_ERR_INFO_CNT_SBE_BUF0_CNT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_INFO_CNT_SBE_BUF0_CNT_BP,\
									AR_NIC_WC_ERR_INFO_CNT_SBE_BUF0_CNT_MASK)
#define RF_AR_NIC_WC_ERR_INFO_CNT_MBE_BUF0_CNT(mmr)             	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_INFO_CNT_MBE_BUF0_CNT_BP,\
									AR_NIC_WC_ERR_INFO_CNT_MBE_BUF0_CNT_MASK)
#define WF_AR_NIC_WC_ERR_INFO_CNT_MBE_BUF0_CNT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_INFO_CNT_MBE_BUF0_CNT_BP,\
									AR_NIC_WC_ERR_INFO_CNT_MBE_BUF0_CNT_MASK)
#define RF_AR_NIC_WC_ERR_INFO_CNT_SBE_BUF1_CNT(mmr)             	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_INFO_CNT_SBE_BUF1_CNT_BP,\
									AR_NIC_WC_ERR_INFO_CNT_SBE_BUF1_CNT_MASK)
#define WF_AR_NIC_WC_ERR_INFO_CNT_SBE_BUF1_CNT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_INFO_CNT_SBE_BUF1_CNT_BP,\
									AR_NIC_WC_ERR_INFO_CNT_SBE_BUF1_CNT_MASK)
#define RF_AR_NIC_WC_ERR_INFO_CNT_MBE_BUF1_CNT(mmr)             	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_INFO_CNT_MBE_BUF1_CNT_BP,\
									AR_NIC_WC_ERR_INFO_CNT_MBE_BUF1_CNT_MASK)
#define WF_AR_NIC_WC_ERR_INFO_CNT_MBE_BUF1_CNT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_INFO_CNT_MBE_BUF1_CNT_BP,\
									AR_NIC_WC_ERR_INFO_CNT_MBE_BUF1_CNT_MASK)
#define RF_AR_NIC_WC_ERR_INFO_CNT_SBE_RSPIN0_CNT(mmr)           	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_INFO_CNT_SBE_RSPIN0_CNT_BP,\
									AR_NIC_WC_ERR_INFO_CNT_SBE_RSPIN0_CNT_MASK)
#define WF_AR_NIC_WC_ERR_INFO_CNT_SBE_RSPIN0_CNT(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_INFO_CNT_SBE_RSPIN0_CNT_BP,\
									AR_NIC_WC_ERR_INFO_CNT_SBE_RSPIN0_CNT_MASK)
#define RF_AR_NIC_WC_ERR_INFO_CNT_MBE_RSPIN0_CNT(mmr)           	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_INFO_CNT_MBE_RSPIN0_CNT_BP,\
									AR_NIC_WC_ERR_INFO_CNT_MBE_RSPIN0_CNT_MASK)
#define WF_AR_NIC_WC_ERR_INFO_CNT_MBE_RSPIN0_CNT(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_INFO_CNT_MBE_RSPIN0_CNT_BP,\
									AR_NIC_WC_ERR_INFO_CNT_MBE_RSPIN0_CNT_MASK)
#define RF_AR_NIC_WC_ERR_INFO_CNT_SBE_RSPIN1_CNT(mmr)           	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_INFO_CNT_SBE_RSPIN1_CNT_BP,\
									AR_NIC_WC_ERR_INFO_CNT_SBE_RSPIN1_CNT_MASK)
#define WF_AR_NIC_WC_ERR_INFO_CNT_SBE_RSPIN1_CNT(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_INFO_CNT_SBE_RSPIN1_CNT_BP,\
									AR_NIC_WC_ERR_INFO_CNT_SBE_RSPIN1_CNT_MASK)
#define RF_AR_NIC_WC_ERR_INFO_CNT_MBE_RSPIN1_CNT(mmr)           	RD_FIELD(mmr,\
									AR_NIC_WC_ERR_INFO_CNT_MBE_RSPIN1_CNT_BP,\
									AR_NIC_WC_ERR_INFO_CNT_MBE_RSPIN1_CNT_MASK)
#define WF_AR_NIC_WC_ERR_INFO_CNT_MBE_RSPIN1_CNT(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_WC_ERR_INFO_CNT_MBE_RSPIN1_CNT_BP,\
									AR_NIC_WC_ERR_INFO_CNT_MBE_RSPIN1_CNT_MASK)
#define RF_AR_NIC_WC_PRF_RSP_BYTES_RCVD_CNT(mmr)                	RD_FIELD(mmr,\
									AR_NIC_WC_PRF_RSP_BYTES_RCVD_CNT_BP,\
									AR_NIC_WC_PRF_RSP_BYTES_RCVD_CNT_MASK)
#define WF_AR_NIC_WC_PRF_RSP_BYTES_RCVD_CNT(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_WC_PRF_RSP_BYTES_RCVD_CNT_BP,\
									AR_NIC_WC_PRF_RSP_BYTES_RCVD_CNT_MASK)
#define RF_AR_NIC_WC_PRF_BUFS_VLD_CNT(mmr)                      	RD_FIELD(mmr,\
									AR_NIC_WC_PRF_BUFS_VLD_CNT_BP,\
									AR_NIC_WC_PRF_BUFS_VLD_CNT_MASK)
#define WF_AR_NIC_WC_PRF_BUFS_VLD_CNT(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_NIC_WC_PRF_BUFS_VLD_CNT_BP,\
									AR_NIC_WC_PRF_BUFS_VLD_CNT_MASK)

#endif
