A51 MACRO ASSEMBLER  DAY1_PS2                                                             06/09/2023 14:53:28 PAGE     1


MACRO ASSEMBLER A51 V8.2.7.0
NO OBJECT MODULE REQUESTED
ASSEMBLER INVOKED BY: C:\Keil_v5\C51\BIN\A51.EXE day1_ps2.a51 SET(SMALL) DEBUG PRINT(.\Listings\day1_ps2.lst) OBJECT(.\O
                      bjects\day1_ps2.obj) EP

LOC  OBJ            LINE     SOURCE

                       1     ;#include <at89c5131.h>
                +1     2     
                +1     3     
                +1     4     
                +1     5     
                +1     6     
                +1     7     
                +1     8     
                +1     9     
                +1    10     
                +1    11     
                +1    12     
                +1    13     
                +1    14     
                +1    15     
                +1    16     
                +1    17     
                +1    18     
                +1    19     
                +1    20     
                +1    21     
                +1    22     
                +1    23     
                +1    24     
                +1    25     
                +1    26     
                +1    27     
                +1    28     
                +1    29     
                +1    30     
  00E0          +1    31     sfr ACC = 0xE0 ;        /* Sfr ( ACC, bit addressable)*/
*** _____________________________^
*** ERROR #A10 IN 31 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 22): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
  00F0          +1    32     sfr B = 0xF0 ;        /* Sfr ( B,   bit addressable)*/
*** _____________________________^
*** ERROR #A10 IN 32 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 19): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
  00D0          +1    33     sfr PSW = 0xD0 ;        /* Sfr ( PSW, bit addressable)*/
*** _____________________________^
*** ERROR #A10 IN 33 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 20): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
  0081          +1    34     sfr SP = 0x81 ;
*** _____________________________^
*** ERROR #A10 IN 34 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 21): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
  0082          +1    35     sfr DPL = 0x82 ;
*** _____________________________^
*** ERROR #A10 IN 35 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 22): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
  0083          +1    36     sfr DPH = 0x83 ;
*** _____________________________^
*** ERROR #A10 IN 36 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 23): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
                +1    37     
                +1    38     
                +1    39     
                +1    40     
                +1    41     
                +1    42     
  0080          +1    43     sfr P0 = 0x80 ;        /* Sfr ( P0, bit addressable)*/
*** _____________________________^
*** ERROR #A10 IN 43 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 34): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
A51 MACRO ASSEMBLER  DAY1_PS2                                                             06/09/2023 14:53:28 PAGE     2

                +1    44     
  0087          +1    45     sbit P0_7 = P0 ^ 7 ;
  0086          +1    46     sbit P0_6 = P0 ^ 6 ;
  0085          +1    47     sbit P0_5 = P0 ^ 5 ;
  0084          +1    48     sbit P0_4 = P0 ^ 4 ;
  0083          +1    49     sbit P0_3 = P0 ^ 3 ;
  0082          +1    50     sbit P0_2 = P0 ^ 2 ;
  0081          +1    51     sbit P0_1 = P0 ^ 1 ;
  0080          +1    52     sbit P0_0 = P0 ^ 0 ;
                +1    53     
  0090          +1    54     sfr P1 = 0x90 ;        /* Sfr ( P1, bit addressable)*/
*** _____________________________^
*** ERROR #A10 IN 54 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 45): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
                +1    55     
  0097          +1    56     sbit P1_7 = P1 ^ 7 ;
  0096          +1    57     sbit P1_6 = P1 ^ 6 ;
  0095          +1    58     sbit P1_5 = P1 ^ 5 ;
  0094          +1    59     sbit P1_4 = P1 ^ 4 ;
  0093          +1    60     sbit P1_3 = P1 ^ 3 ;
  0092          +1    61     sbit P1_2 = P1 ^ 2 ;
  0091          +1    62     sbit P1_1 = P1 ^ 1 ;
  0090          +1    63     sbit P1_0 = P1 ^ 0 ;
                +1    64     
  00A0          +1    65     sfr P2 = 0xA0 ;        /* Sfr ( P2, bit addressable)*/
*** _____________________________^
*** ERROR #A10 IN 65 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 56): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
                +1    66     
  00A7          +1    67     sbit P2_7 = P2 ^ 7 ;
  00A6          +1    68     sbit P2_6 = P2 ^ 6 ;
  00A5          +1    69     sbit P2_5 = P2 ^ 5 ;
  00A4          +1    70     sbit P2_4 = P2 ^ 4 ;
  00A3          +1    71     sbit P2_3 = P2 ^ 3 ;
  00A2          +1    72     sbit P2_2 = P2 ^ 2 ;
  00A1          +1    73     sbit P2_1 = P2 ^ 1 ;
  00A0          +1    74     sbit P2_0 = P2 ^ 0 ;
                +1    75     
  00B0          +1    76     sfr P3 = 0xB0 ;        /* Sfr ( P3, bit addressable)*/
*** _____________________________^
*** ERROR #A10 IN 76 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 67): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
                +1    77     
  00B7          +1    78     sbit P3_7 = P3 ^ 7 ;
  00B6          +1    79     sbit P3_6 = P3 ^ 6 ;
  00B5          +1    80     sbit P3_5 = P3 ^ 5 ;
  00B4          +1    81     sbit P3_4 = P3 ^ 4 ;
  00B3          +1    82     sbit P3_3 = P3 ^ 3 ;
  00B2          +1    83     sbit P3_2 = P3 ^ 2 ;
  00B1          +1    84     sbit P3_1 = P3 ^ 1 ;
  00B0          +1    85     sbit P3_0 = P3 ^ 0 ;
                +1    86     
  00C0          +1    87     sfr P4 = 0xC0 ;        /* Sfr ( P4, bit addressable)*/
                +1    88     
  00C1          +1    89     sbit P4_1 = P4 ^ 1 ;
  00C0          +1    90     sbit P4_0 = P4 ^ 0 ;
                +1    91     
                +1    92     
                +1    93     
                +1    94     
  008C          +1    95     sfr TH0 = 0x8C ; 
*** _____________________________^
*** ERROR #A10 IN 95 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 86): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
  008A          +1    96     sfr TL0 = 0x8A ;
*** _____________________________^
*** ERROR #A10 IN 96 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 83): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
  008D          +1    97     sfr TH1 = 0x8D ;
*** _____________________________^
*** ERROR #A10 IN 97 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 84): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
A51 MACRO ASSEMBLER  DAY1_PS2                                                             06/09/2023 14:53:28 PAGE     3

  008B          +1    98     sfr TL1 = 0x8B ;
*** _____________________________^
*** ERROR #A10 IN 98 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 85): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
  00CD          +1    99     sfr TH2 = 0xCD ;
  00CC          +1   100     sfr TL2 = 0xCC ;
  0088          +1   101     sfr TCON = 0x88 ;        /* Sfr ( TCON,  bit addressable)*/
*** _____________________________^
*** ERROR #A10 IN 101 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 88): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
  0089          +1   102     sfr TMOD = 0x89 ;
*** _____________________________^
*** ERROR #A10 IN 102 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 89): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
  00C8          +1   103     sfr T2CON = 0xC8 ;        /* Sfr ( T2CON, bit addressable)*/
  00C9          +1   104     sfr T2MOD = 0xC9 ;
  00CB          +1   105     sfr RCAP2H = 0xCB ;
  00CA          +1   106     sfr RCAP2L = 0xCA ;
  00A6          +1   107     sfr WDTRST = 0xA6 ;
  00A7          +1   108     sfr WDTPRG = 0xA7 ;
                +1   109     
                +1   110                                 
  008F          +1   111     sbit TF1 = TCON ^ 7 ;
*** ______________________________^
*** ERROR #A10 IN 111 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 98): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
  008E          +1   112     sbit TR1 = TCON ^ 6 ;
*** ______________________________^
*** ERROR #A10 IN 112 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 95): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
  008D          +1   113     sbit TF0 = TCON ^ 5 ;
*** ______________________________^
*** ERROR #A10 IN 113 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 96): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
  008C          +1   114     sbit TR0 = TCON ^ 4 ;
*** ______________________________^
*** ERROR #A10 IN 114 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 97): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
  008B          +1   115     sbit IE1_ = TCON ^ 3 ;
  008A          +1   116     sbit IT1 = TCON ^ 2 ;
*** ______________________________^
*** ERROR #A10 IN 116 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 99): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
  0089          +1   117     sbit IE0_ = TCON ^ 1 ;
  0088          +1   118     sbit IT0 = TCON ^ 0 ;
*** ______________________________^
*** ERROR #A10 IN 118 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 101): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
                +1   119                                 
  00CF          +1   120     sbit TF2 = T2CON ^ 7 ;
  00CE          +1   121     sbit EXF2 = T2CON ^ 6 ;
  00CD          +1   122     sbit RCLK = T2CON ^ 5 ;
  00CC          +1   123     sbit TCLK = T2CON ^ 4 ;
  00CB          +1   124     sbit EXEN2 = T2CON ^ 3 ;
  00CA          +1   125     sbit TR2 = T2CON ^ 2 ;
  00C9          +1   126     sbit C_T2 = T2CON ^ 1 ;
  00C8          +1   127     sbit CP_RL2 = T2CON ^ 0 ;
                +1   128     
                +1   129     
                +1   130     
                +1   131     
  0098          +1   132     sfr SCON = 0x98 ;
*** _____________________________^
*** ERROR #A10 IN 132 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 123): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
  0099          +1   133     sfr SBUF = 0x99 ;
*** _____________________________^
*** ERROR #A10 IN 133 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 120): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
  00B9          +1   134     sfr SADEN = 0xB9 ;
  00A9          +1   135     sfr SADDR = 0xA9 ;
                +1   136     
  009F          +1   137     sbit FE_SM0 = SCON ^ 7 ;
  009E          +1   138     sbit SM1 = SCON ^ 6 ;
*** ______________________________^
*** ERROR #A10 IN 138 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 121): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
  009D          +1   139     sbit SM2 = SCON ^ 5 ;
A51 MACRO ASSEMBLER  DAY1_PS2                                                             06/09/2023 14:53:28 PAGE     4

*** ______________________________^
*** ERROR #A10 IN 139 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 122): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
  009C          +1   140     sbit REN = SCON ^ 4 ;
*** ______________________________^
*** ERROR #A10 IN 140 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 123): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
  009B          +1   141     sbit TB8 = SCON ^ 3 ;
*** ______________________________^
*** ERROR #A10 IN 141 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 124): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
  009A          +1   142     sbit RB8 = SCON ^ 2 ;
*** ______________________________^
*** ERROR #A10 IN 142 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 125): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
  0099          +1   143     sbit TI = SCON ^ 1 ;
*** ______________________________^
*** ERROR #A10 IN 143 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 126): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
  0098          +1   144     sbit RI = SCON ^ 0 ;
*** ______________________________^
*** ERROR #A10 IN 144 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 127): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
                +1   145     
                +1   146     
                +1   147     
  009A          +1   148     sfr BRL = 0x9A ;
  009B          +1   149     sfr BDRCON = 0x9B ;
                +1   150     
                +1   151     
                +1   152     
  00D8          +1   153     sfr CCON = 0xD8 ;      /* Sfr ( CCON, bit addressable)*/
  00D9          +1   154     sfr CMOD = 0xD9 ;
  00E9          +1   155     sfr CL = 0xE9 ;
  00F9          +1   156     sfr CH = 0xF9 ;
  00DA          +1   157     sfr CCAPM0 = 0xDA ;
  00DB          +1   158     sfr CCAPM1 = 0xDB ;
  00DC          +1   159     sfr CCAPM2 = 0xDC ;
  00DD          +1   160     sfr CCAPM3 = 0xDD ;
  00DE          +1   161     sfr CCAPM4 = 0xDE ;
  00FA          +1   162     sfr CCAP0H = 0xFA ;
  00FB          +1   163     sfr CCAP1H = 0xFB ;
  00FC          +1   164     sfr CCAP2H = 0xFC ;
  00FD          +1   165     sfr CCAP3H = 0xFD ;
  00FE          +1   166     sfr CCAP4H = 0xFE ;
  00EA          +1   167     sfr CCAP0L = 0xEA ;
  00EB          +1   168     sfr CCAP1L = 0xEB ;
  00EC          +1   169     sfr CCAP2L = 0xEC ;
  00ED          +1   170     sfr CCAP3L = 0xED ;
  00EE          +1   171     sfr CCAP4L = 0xEE ;
                +1   172     
                +1   173                                  
  00DF          +1   174     sbit CF = CCON ^ 7 ;
  00DE          +1   175     sbit CR = CCON ^ 6 ;
  00DC          +1   176     sbit CCF4 = CCON ^ 4 ;
  00DB          +1   177     sbit CCF3 = CCON ^ 3 ;
  00DA          +1   178     sbit CCF2 = CCON ^ 2 ;
  00D9          +1   179     sbit CCF1 = CCON ^ 1 ;
  00D8          +1   180     sbit CCF0 = CCON ^ 0 ;
                +1   181     
                +1   182     
                +1   183     
                +1   184     
  00A8          +1   185     sfr IEN0 = 0xA8 ;       /* Sfr ( IEN0,  bit addressable                 */
  00B1          +1   186     sfr IEN1 = 0xB1 ;
  00B8          +1   187     sfr IPL0 = 0xB8 ;       /* Sfr ( IPL0, bit addressable          */
  00B7          +1   188     sfr IPH0 = 0xB7 ;
  00B2          +1   189     sfr IPL1 = 0xB2 ;
  00B3          +1   190     sfr IPH1 = 0xB3 ;
                +1   191     
                +1   192                                  
  00AF          +1   193     sbit EA = IEN0 ^ 7 ;
A51 MACRO ASSEMBLER  DAY1_PS2                                                             06/09/2023 14:53:28 PAGE     5

*** ______________________________^
*** ERROR #A10 IN 193 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 180): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
  00AE          +1   194     sbit EC = IEN0 ^ 6 ;
  00AD          +1   195     sbit ET2 = IEN0 ^ 5 ;
  00AC          +1   196     sbit ES = IEN0 ^ 4 ;
*** ______________________________^
*** ERROR #A10 IN 196 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 179): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
  00AB          +1   197     sbit ET1 = IEN0 ^ 3 ;
*** ______________________________^
*** ERROR #A10 IN 197 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 180): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
  00AA          +1   198     sbit EX1 = IEN0 ^ 2 ;
*** ______________________________^
*** ERROR #A10 IN 198 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 181): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
  00A9          +1   199     sbit ET0 = IEN0 ^ 1 ;
*** ______________________________^
*** ERROR #A10 IN 199 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 182): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
  00A8          +1   200     sbit EX0 = IEN0 ^ 0 ;
*** ______________________________^
*** ERROR #A10 IN 200 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 183): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
                +1   201                                  
  00BE          +1   202     sbit PPCL = IPL0 ^ 6 ;
  00BD          +1   203     sbit PT2L = IPL0 ^ 5 ;
  00BC          +1   204     sbit PSL = IPL0 ^ 4 ;
  00BB          +1   205     sbit PTIL = IPL0 ^ 3 ;
  00BA          +1   206     sbit PXIL = IPL0 ^ 2 ;
  00B9          +1   207     sbit PT0L = IPL0 ^ 1 ;
  00B8          +1   208     sbit PX0L = IPL0 ^ 0 ;
                +1   209     
                +1   210     
                +1   211     
  00A3          +1   212     sfr PLLCON = 0xA3 ;
  00A4          +1   213     sfr PLLDIV = 0xA4 ;
                +1   214     
                +1   215     
                +1   216     
  009E          +1   217     sfr KBF = 0x9E ;
  009D          +1   218     sfr KBE = 0x9D ;
  009C          +1   219     sfr KBLS = 0x9C ;
                +1   220     
                +1   221     
                +1   222     
  0093          +1   223     sfr SSCON = 0x93 ;
  0094          +1   224     sfr SSCS = 0x94 ;
  0095          +1   225     sfr SSDAT = 0x95 ;
  0096          +1   226     sfr SSADR = 0x96 ;
                +1   227     
                +1   228     
                +1   229     
  00C3          +1   230     sfr SPCON = 0xC3 ;
  00C4          +1   231     sfr SPSTA = 0xC4 ;
  00C5          +1   232     sfr SPDAT = 0xC5 ;
                +1   233     
                +1   234     
                +1   235     
  00BC          +1   236     sfr USBCON = 0xBC ;
  00C6          +1   237     sfr USBADDR = 0xC6 ;
  00BD          +1   238     sfr USBINT = 0xBD ;
  00BE          +1   239     sfr USBIEN = 0xBE ;
  00C7          +1   240     sfr UEPNUM = 0xC7 ;
  00D4          +1   241     sfr UEPCONX = 0xD4 ;
  00CE          +1   242     sfr UEPSTAX = 0xCE ;
  00D5          +1   243     sfr UEPRST = 0xD5 ;
  00F8          +1   244     sfr UEPINT = 0xF8 ;         /* Sfr ( UEPINT, bit addressable) */
  00C2          +1   245     sfr UEPIEN = 0xC2 ;
  00CF          +1   246     sfr UEPDATX = 0xCF ;
  00E2          +1   247     sfr UBYCTLX = 0xE2 ;
A51 MACRO ASSEMBLER  DAY1_PS2                                                             06/09/2023 14:53:28 PAGE     6

  00E3          +1   248     sfr UBYCTHX = 0xE3 ;
  00D6          +1   249     sfr UDPADDL = 0xD6 ;
  00D7          +1   250     sfr UDPADDH = 0xD7 ;
  00BA          +1   251     sfr UFNUML = 0xBA ;
  00BB          +1   252     sfr UFNUMH = 0xBB ;
                +1   253                                     
  00FE          +1   254     sbit EP6INT = UEPINT ^ 6 ;
  00FD          +1   255     sbit EP5INT = UEPINT ^ 5 ;
  00FC          +1   256     sbit EP4INT = UEPINT ^ 4 ;
  00FB          +1   257     sbit EP3INT = UEPINT ^ 3 ;
  00FA          +1   258     sbit EP2INT = UEPINT ^ 2 ;
  00F9          +1   259     sbit EP1INT = UEPINT ^ 1 ;
  00F8          +1   260     sbit EP0INT = UEPINT ^ 0 ;
                +1   261     
                +1   262     
                +1   263     
  0087          +1   264     sfr PCON = 0x87 ;
*** _____________________________^
*** ERROR #A10 IN 264 (C:\KEIL_V5\C51\INC\ATMEL\AT89C5131.H, LINE 255): ATTEMPT TO DEFINE AN ALREADY DEFINED SYMBOL
  008E          +1   265     sfr AUXR = 0x8E ;
  00A2          +1   266     sfr AUXR1 = 0xA2 ;
  008F          +1   267     sfr CKCON0 = 0x8F ;
  00AF          +1   268     sfr CKCON1 = 0xAF ;
  0085          +1   269     sfr CKSEL = 0x85 ;
  00F1          +1   270     sfr LEDCON = 0xF1 ;
  00D1          +1   271     sfr FCON = 0xD1 ;
  00D2          +1   272     sfr EECON = 0xD2 ;
                +1   273     
                +1   274     
                +1   275     
                +1   276     
                     277     
                     278     
  0096               279     sbit pin = P1^6;
                     280     
                     281     void msdelay(unsigned int time)
*** _________________________^
*** ERROR #A9 IN 281 (day1_ps2.a51, LINE 5): SYNTAX ERROR
                     282     {
*** _________________________^
*** ERROR #A9 IN 282 (day1_ps2.a51, LINE 6): SYNTAX ERROR
                     283             int i,j;
*** _________________________________^
*** ERROR #A9 IN 283 (day1_ps2.a51, LINE 7): SYNTAX ERROR
                     284             for(i=0;i<time;i++);
*** _________________________________^
*** ERROR #A9 IN 284 (day1_ps2.a51, LINE 8): SYNTAX ERROR
                     285             {
*** _________________________________^
*** ERROR #A9 IN 285 (day1_ps2.a51, LINE 9): SYNTAX ERROR
                     286                     for(j=0;j<382;j++);
*** _________________________________________^
*** ERROR #A9 IN 286 (day1_ps2.a51, LINE 10): SYNTAX ERROR
                     287             }
*** _________________________________^
*** ERROR #A9 IN 287 (day1_ps2.a51, LINE 11): SYNTAX ERROR
                     288     }
*** _________________________^
*** ERROR #A9 IN 288 (day1_ps2.a51, LINE 12): SYNTAX ERROR
                     289     
                     290     void main()
*** _________________________^
*** ERROR #A9 IN 290 (day1_ps2.a51, LINE 14): SYNTAX ERROR
                     291     {
*** _________________________^
*** ERROR #A9 IN 291 (day1_ps2.a51, LINE 15): SYNTAX ERROR
A51 MACRO ASSEMBLER  DAY1_PS2                                                             06/09/2023 14:53:28 PAGE     7

                     292             P1 = 0x00;
*** _________________________________^
*** ERROR #A9 IN 292 (day1_ps2.a51, LINE 16): SYNTAX ERROR
                     293         while(1)
*** _____________________________^
*** ERROR #A9 IN 293 (day1_ps2.a51, LINE 17): SYNTAX ERROR
                     294         {
*** _____________________________^
*** ERROR #A9 IN 294 (day1_ps2.a51, LINE 18): SYNTAX ERROR
                     295             pin = 1;
*** _________________________________^
*** ERROR #A9 IN 295 (day1_ps2.a51, LINE 19): SYNTAX ERROR
                     296             msdelay(500);
*** _________________________________^
*** ERROR #A9 IN 296 (day1_ps2.a51, LINE 20): SYNTAX ERROR
                     297             pin = 0;
*** _________________________________^
*** ERROR #A9 IN 297 (day1_ps2.a51, LINE 21): SYNTAX ERROR
                     298             msdelay(500);
*** _________________________________^
*** ERROR #A9 IN 298 (day1_ps2.a51, LINE 22): SYNTAX ERROR
                     299         }
*** _____________________________^
*** ERROR #A9 IN 299 (day1_ps2.a51, LINE 23): SYNTAX ERROR
                     300     }
*** _________________________^
*** ERROR #A9 IN 300 (day1_ps2.a51, LINE 24): SYNTAX ERROR
*** WARNING #A41 IN 300 (day1_ps2.a51, LINE 24): MISSING 'END' STATEMENT
A51 MACRO ASSEMBLER  DAY1_PS2                                                             06/09/2023 14:53:28 PAGE     8

SYMBOL TABLE LISTING
------ ----- -------


N A M E             T Y P E  V A L U E   ATTRIBUTES

ACC. . . . . . . .  D ADDR   00E0H   A   
AUXR . . . . . . .  D ADDR   008EH   A   
AUXR1. . . . . . .  D ADDR   00A2H   A   
B. . . . . . . . .  D ADDR   00F0H   A   
BDRCON . . . . . .  D ADDR   009BH   A   
BRL. . . . . . . .  D ADDR   009AH   A   
CCAP0H . . . . . .  D ADDR   00FAH   A   
CCAP0L . . . . . .  D ADDR   00EAH   A   
CCAP1H . . . . . .  D ADDR   00FBH   A   
CCAP1L . . . . . .  D ADDR   00EBH   A   
CCAP2H . . . . . .  D ADDR   00FCH   A   
CCAP2L . . . . . .  D ADDR   00ECH   A   
CCAP3H . . . . . .  D ADDR   00FDH   A   
CCAP3L . . . . . .  D ADDR   00EDH   A   
CCAP4H . . . . . .  D ADDR   00FEH   A   
CCAP4L . . . . . .  D ADDR   00EEH   A   
CCAPM0 . . . . . .  D ADDR   00DAH   A   
CCAPM1 . . . . . .  D ADDR   00DBH   A   
CCAPM2 . . . . . .  D ADDR   00DCH   A   
CCAPM3 . . . . . .  D ADDR   00DDH   A   
CCAPM4 . . . . . .  D ADDR   00DEH   A   
CCF0 . . . . . . .  B ADDR   00D8H.0 A   
CCF1 . . . . . . .  B ADDR   00D8H.1 A   
CCF2 . . . . . . .  B ADDR   00D8H.2 A   
CCF3 . . . . . . .  B ADDR   00D8H.3 A   
CCF4 . . . . . . .  B ADDR   00D8H.4 A   
CCON . . . . . . .  D ADDR   00D8H   A   
CF . . . . . . . .  B ADDR   00D8H.7 A   
CH . . . . . . . .  D ADDR   00F9H   A   
CKCON0 . . . . . .  D ADDR   008FH   A   
CKCON1 . . . . . .  D ADDR   00AFH   A   
CKSEL. . . . . . .  D ADDR   0085H   A   
CL . . . . . . . .  D ADDR   00E9H   A   
CMOD . . . . . . .  D ADDR   00D9H   A   
CP_RL2 . . . . . .  B ADDR   00C8H.0 A   
CR . . . . . . . .  B ADDR   00D8H.6 A   
C_T2 . . . . . . .  B ADDR   00C8H.1 A   
DPH. . . . . . . .  D ADDR   0083H   A   
DPL. . . . . . . .  D ADDR   0082H   A   
EA . . . . . . . .  B ADDR   00A8H.7 A   
EC . . . . . . . .  B ADDR   00A8H.6 A   
EECON. . . . . . .  D ADDR   00D2H   A   
EP0INT . . . . . .  B ADDR   00F8H.0 A   
EP1INT . . . . . .  B ADDR   00F8H.1 A   
EP2INT . . . . . .  B ADDR   00F8H.2 A   
EP3INT . . . . . .  B ADDR   00F8H.3 A   
EP4INT . . . . . .  B ADDR   00F8H.4 A   
EP5INT . . . . . .  B ADDR   00F8H.5 A   
EP6INT . . . . . .  B ADDR   00F8H.6 A   
ES . . . . . . . .  B ADDR   00A8H.4 A   
ET0. . . . . . . .  B ADDR   00A8H.1 A   
ET1. . . . . . . .  B ADDR   00A8H.3 A   
ET2. . . . . . . .  B ADDR   00A8H.5 A   
EX0. . . . . . . .  B ADDR   00A8H.0 A   
EX1. . . . . . . .  B ADDR   00A8H.2 A   
EXEN2. . . . . . .  B ADDR   00C8H.3 A   
EXF2 . . . . . . .  B ADDR   00C8H.6 A   
FCON . . . . . . .  D ADDR   00D1H   A   
FE_SM0 . . . . . .  B ADDR   0098H.7 A   
FOR. . . . . . . .    ----   -----       
A51 MACRO ASSEMBLER  DAY1_PS2                                                             06/09/2023 14:53:28 PAGE     9

I. . . . . . . . .    ----   -----       
IE0_ . . . . . . .  B ADDR   0088H.1 A   
IE1_ . . . . . . .  B ADDR   0088H.3 A   
IEN0 . . . . . . .  D ADDR   00A8H   A   
IEN1 . . . . . . .  D ADDR   00B1H   A   
INT. . . . . . . .    ----   -----       
IPH0 . . . . . . .  D ADDR   00B7H   A   
IPH1 . . . . . . .  D ADDR   00B3H   A   
IPL0 . . . . . . .  D ADDR   00B8H   A   
IPL1 . . . . . . .  D ADDR   00B2H   A   
IT0. . . . . . . .  B ADDR   0088H.0 A   
IT1. . . . . . . .  B ADDR   0088H.2 A   
J. . . . . . . . .    ----   -----       
KBE. . . . . . . .  D ADDR   009DH   A   
KBF. . . . . . . .  D ADDR   009EH   A   
KBLS . . . . . . .  D ADDR   009CH   A   
LEDCON . . . . . .  D ADDR   00F1H   A   
MAIN . . . . . . .    ----   -----       
MSDELAY. . . . . .    ----   -----       
P0 . . . . . . . .  D ADDR   0080H   A   
P0_0 . . . . . . .  B ADDR   0080H.0 A   
P0_1 . . . . . . .  B ADDR   0080H.1 A   
P0_2 . . . . . . .  B ADDR   0080H.2 A   
P0_3 . . . . . . .  B ADDR   0080H.3 A   
P0_4 . . . . . . .  B ADDR   0080H.4 A   
P0_5 . . . . . . .  B ADDR   0080H.5 A   
P0_6 . . . . . . .  B ADDR   0080H.6 A   
P0_7 . . . . . . .  B ADDR   0080H.7 A   
P1 . . . . . . . .  D ADDR   0090H   A   
P1_0 . . . . . . .  B ADDR   0090H.0 A   
P1_1 . . . . . . .  B ADDR   0090H.1 A   
P1_2 . . . . . . .  B ADDR   0090H.2 A   
P1_3 . . . . . . .  B ADDR   0090H.3 A   
P1_4 . . . . . . .  B ADDR   0090H.4 A   
P1_5 . . . . . . .  B ADDR   0090H.5 A   
P1_6 . . . . . . .  B ADDR   0090H.6 A   
P1_7 . . . . . . .  B ADDR   0090H.7 A   
P2 . . . . . . . .  D ADDR   00A0H   A   
P2_0 . . . . . . .  B ADDR   00A0H.0 A   
P2_1 . . . . . . .  B ADDR   00A0H.1 A   
P2_2 . . . . . . .  B ADDR   00A0H.2 A   
P2_3 . . . . . . .  B ADDR   00A0H.3 A   
P2_4 . . . . . . .  B ADDR   00A0H.4 A   
P2_5 . . . . . . .  B ADDR   00A0H.5 A   
P2_6 . . . . . . .  B ADDR   00A0H.6 A   
P2_7 . . . . . . .  B ADDR   00A0H.7 A   
P3 . . . . . . . .  D ADDR   00B0H   A   
P3_0 . . . . . . .  B ADDR   00B0H.0 A   
P3_1 . . . . . . .  B ADDR   00B0H.1 A   
P3_2 . . . . . . .  B ADDR   00B0H.2 A   
P3_3 . . . . . . .  B ADDR   00B0H.3 A   
P3_4 . . . . . . .  B ADDR   00B0H.4 A   
P3_5 . . . . . . .  B ADDR   00B0H.5 A   
P3_6 . . . . . . .  B ADDR   00B0H.6 A   
P3_7 . . . . . . .  B ADDR   00B0H.7 A   
P4 . . . . . . . .  D ADDR   00C0H   A   
P4_0 . . . . . . .  B ADDR   00C0H.0 A   
P4_1 . . . . . . .  B ADDR   00C0H.1 A   
PCON . . . . . . .  D ADDR   0087H   A   
PIN. . . . . . . .  B ADDR   0090H.6 A   
PLLCON . . . . . .  D ADDR   00A3H   A   
PLLDIV . . . . . .  D ADDR   00A4H   A   
PPCL . . . . . . .  B ADDR   00B8H.6 A   
PSL. . . . . . . .  B ADDR   00B8H.4 A   
PSW. . . . . . . .  D ADDR   00D0H   A   
PT0L . . . . . . .  B ADDR   00B8H.1 A   
A51 MACRO ASSEMBLER  DAY1_PS2                                                             06/09/2023 14:53:28 PAGE    10

PT2L . . . . . . .  B ADDR   00B8H.5 A   
PTIL . . . . . . .  B ADDR   00B8H.3 A   
PX0L . . . . . . .  B ADDR   00B8H.0 A   
PXIL . . . . . . .  B ADDR   00B8H.2 A   
RB8. . . . . . . .  B ADDR   0098H.2 A   
RCAP2H . . . . . .  D ADDR   00CBH   A   
RCAP2L . . . . . .  D ADDR   00CAH   A   
RCLK . . . . . . .  B ADDR   00C8H.5 A   
REN. . . . . . . .  B ADDR   0098H.4 A   
RI . . . . . . . .  B ADDR   0098H.0 A   
SADDR. . . . . . .  D ADDR   00A9H   A   
SADEN. . . . . . .  D ADDR   00B9H   A   
SBUF . . . . . . .  D ADDR   0099H   A   
SCON . . . . . . .  D ADDR   0098H   A   
SM1. . . . . . . .  B ADDR   0098H.6 A   
SM2. . . . . . . .  B ADDR   0098H.5 A   
SP . . . . . . . .  D ADDR   0081H   A   
SPCON. . . . . . .  D ADDR   00C3H   A   
SPDAT. . . . . . .  D ADDR   00C5H   A   
SPSTA. . . . . . .  D ADDR   00C4H   A   
SSADR. . . . . . .  D ADDR   0096H   A   
SSCON. . . . . . .  D ADDR   0093H   A   
SSCS . . . . . . .  D ADDR   0094H   A   
SSDAT. . . . . . .  D ADDR   0095H   A   
T2CON. . . . . . .  D ADDR   00C8H   A   
T2MOD. . . . . . .  D ADDR   00C9H   A   
TB8. . . . . . . .  B ADDR   0098H.3 A   
TCLK . . . . . . .  B ADDR   00C8H.4 A   
TCON . . . . . . .  D ADDR   0088H   A   
TF0. . . . . . . .  B ADDR   0088H.5 A   
TF1. . . . . . . .  B ADDR   0088H.7 A   
TF2. . . . . . . .  B ADDR   00C8H.7 A   
TH0. . . . . . . .  D ADDR   008CH   A   
TH1. . . . . . . .  D ADDR   008DH   A   
TH2. . . . . . . .  D ADDR   00CDH   A   
TI . . . . . . . .  B ADDR   0098H.1 A   
TIME . . . . . . .    ----   -----       
TL0. . . . . . . .  D ADDR   008AH   A   
TL1. . . . . . . .  D ADDR   008BH   A   
TL2. . . . . . . .  D ADDR   00CCH   A   
TMOD . . . . . . .  D ADDR   0089H   A   
TR0. . . . . . . .  B ADDR   0088H.4 A   
TR1. . . . . . . .  B ADDR   0088H.6 A   
TR2. . . . . . . .  B ADDR   00C8H.2 A   
UBYCTHX. . . . . .  D ADDR   00E3H   A   
UBYCTLX. . . . . .  D ADDR   00E2H   A   
UDPADDH. . . . . .  D ADDR   00D7H   A   
UDPADDL. . . . . .  D ADDR   00D6H   A   
UEPCONX. . . . . .  D ADDR   00D4H   A   
UEPDATX. . . . . .  D ADDR   00CFH   A   
UEPIEN . . . . . .  D ADDR   00C2H   A   
UEPINT . . . . . .  D ADDR   00F8H   A   
UEPNUM . . . . . .  D ADDR   00C7H   A   
UEPRST . . . . . .  D ADDR   00D5H   A   
UEPSTAX. . . . . .  D ADDR   00CEH   A   
UFNUMH . . . . . .  D ADDR   00BBH   A   
UFNUML . . . . . .  D ADDR   00BAH   A   
UNSIGNED . . . . .    ----   -----       
USBADDR. . . . . .  D ADDR   00C6H   A   
USBCON . . . . . .  D ADDR   00BCH   A   
USBIEN . . . . . .  D ADDR   00BEH   A   
USBINT . . . . . .  D ADDR   00BDH   A   
VOID . . . . . . .    ----   -----       
WDTPRG . . . . . .  D ADDR   00A7H   A   
WDTRST . . . . . .  D ADDR   00A6H   A   
WHILE. . . . . . .    ----   -----       
A51 MACRO ASSEMBLER  DAY1_PS2                                                             06/09/2023 14:53:28 PAGE    11



REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  1 WARNING(S), 57 ERROR(S)
