// Seed: 4181754661
module module_0 #(
    parameter id_1  = 32'd36,
    parameter id_10 = 32'd52,
    parameter id_6  = 32'd99
);
  logic _id_1 = id_1 - id_1 == -1'b0;
  wire [1 : id_1] id_2, id_3;
  bit [1 : -1] id_4["" : -1 'b0];
  always id_4 <= 1 ** -1;
  struct packed {integer id_5;} _id_6, id_7, id_8;
  always id_8 = -1;
  assign id_6 = id_6;
  assign module_1.id_9 = 0;
  assign id_4 = -1;
  wire id_9, _id_10;
  assign id_3 = id_8;
  wire [id_6 : id_10] id_11, id_12, id_13;
endmodule
module module_1 #(
    parameter id_14 = 32'd40
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  output tri0 id_9;
  output reg id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wand id_4;
  input logic [7:0] id_3;
  output wire id_2;
  output wire id_1;
  localparam id_12 = "";
  assign id_9 = id_3[1];
  assign id_4 = 1;
  logic id_13;
  ;
  always id_8 = id_10(id_4);
  wire _id_14;
  wire id_15, id_16, id_17, id_18;
  assign id_9 = 1;
  always begin : LABEL_0
    $unsigned(67);
    ;
    if (id_12) @(id_18 or id_13) id_8 <= -1;
  end
  always_comb id_8 <= -1 - 1;
  wire [-1 : id_14] id_19;
  module_0 modCall_1 ();
endmodule
