/* _LWRM_COPYRIGHT_BEGIN_
 *
 * Copyright 2003-2012 by LWPU Corporation.  All rights reserved.  All
 * information contained herein is proprietary and confidential to LWPU
 * Corporation.  Any use, reproduction, or disclosure without the written
 * permission of LWPU Corporation is prohibited.
 *
 * _LWRM_COPYRIGHT_END_
 */

/* This file is autogenerated by ref2h.pl.  Do not edit */
//
// Copyright (c) 2012 LWPU Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
//
// Redistributions in binary form must reproduce the above copyright notice,
// this list of conditions and the following disclaimer in the documentation
// and/or other materials provided with the distribution.
//
// Neither the name of the LWPU Corporation nor the names of its contributors
// may be used to endorse or promote products derived from this software
// without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROLWREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARISP2_H_INC_
#define ___ARISP2_H_INC_
#define LW_ISP_PXL_TYPE_SIZE    2

// Packet ISP_PIX_ID_PKT
#define ISP_PIX_ID_PKT_SIZE 2

#define ISP_PIX_ID_PKT_ID_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_PIX_ID_PKT_ID_FIELD                 _MK_FIELD_CONST(0x3, ISP_PIX_ID_PKT_ID_SHIFT)
#define ISP_PIX_ID_PKT_ID_RANGE                 _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define ISP_PIX_ID_PKT_ID_ROW                   0
#define ISP_PIX_ID_PKT_ID_PIXEL                 _MK_ENUM_CONST(0)
#define ISP_PIX_ID_PKT_ID_LOAD_V                        _MK_ENUM_CONST(1)
#define ISP_PIX_ID_PKT_ID_POS                   _MK_ENUM_CONST(2)
#define ISP_PIX_ID_PKT_ID_EOF                   _MK_ENUM_CONST(3)

#define LW_ISP_PXL_FLAGS_SIZE   4

// Packet ISP_PXL_FLAGS_PKT
#define ISP_PXL_FLAGS_PKT_SIZE 4

#define ISP_PXL_FLAGS_PKT_FIRST_PIXEL_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_PXL_FLAGS_PKT_FIRST_PIXEL_FIELD                     _MK_FIELD_CONST(0x1, ISP_PXL_FLAGS_PKT_FIRST_PIXEL_SHIFT)
#define ISP_PXL_FLAGS_PKT_FIRST_PIXEL_RANGE                     _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define ISP_PXL_FLAGS_PKT_FIRST_PIXEL_ROW                       0

#define ISP_PXL_FLAGS_PKT_LAST_PIXEL_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_PXL_FLAGS_PKT_LAST_PIXEL_FIELD                      _MK_FIELD_CONST(0x1, ISP_PXL_FLAGS_PKT_LAST_PIXEL_SHIFT)
#define ISP_PXL_FLAGS_PKT_LAST_PIXEL_RANGE                      _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define ISP_PXL_FLAGS_PKT_LAST_PIXEL_ROW                        0

#define ISP_PXL_FLAGS_PKT_FIRST_LINE_SHIFT                      _MK_SHIFT_CONST(2)
#define ISP_PXL_FLAGS_PKT_FIRST_LINE_FIELD                      _MK_FIELD_CONST(0x1, ISP_PXL_FLAGS_PKT_FIRST_LINE_SHIFT)
#define ISP_PXL_FLAGS_PKT_FIRST_LINE_RANGE                      _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define ISP_PXL_FLAGS_PKT_FIRST_LINE_ROW                        0

#define ISP_PXL_FLAGS_PKT_LAST_LINE_SHIFT                       _MK_SHIFT_CONST(3)
#define ISP_PXL_FLAGS_PKT_LAST_LINE_FIELD                       _MK_FIELD_CONST(0x1, ISP_PXL_FLAGS_PKT_LAST_LINE_SHIFT)
#define ISP_PXL_FLAGS_PKT_LAST_LINE_RANGE                       _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define ISP_PXL_FLAGS_PKT_LAST_LINE_ROW                 0

#define LW_ISP_PXL_CTRL_SIZE    3

// Packet ISP_PIX_CTRL_PKT
#define ISP_PIX_CTRL_PKT_SIZE 3

#define ISP_PIX_CTRL_PKT_CTRL_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_PIX_CTRL_PKT_CTRL_FIELD                     _MK_FIELD_CONST(0x7, ISP_PIX_CTRL_PKT_CTRL_SHIFT)
#define ISP_PIX_CTRL_PKT_CTRL_RANGE                     _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define ISP_PIX_CTRL_PKT_CTRL_ROW                       0
#define ISP_PIX_CTRL_PKT_CTRL_TL                        _MK_ENUM_CONST(0)
#define ISP_PIX_CTRL_PKT_CTRL_TR                        _MK_ENUM_CONST(1)
#define ISP_PIX_CTRL_PKT_CTRL_BL                        _MK_ENUM_CONST(2)
#define ISP_PIX_CTRL_PKT_CTRL_BR                        _MK_ENUM_CONST(3)
#define ISP_PIX_CTRL_PKT_CTRL_RGB_DATA                  _MK_ENUM_CONST(4)
#define ISP_PIX_CTRL_PKT_CTRL_YUV_DATA                  _MK_ENUM_CONST(5)

#define LW_ISP_PXL_PIPE_COLOR_S_SIZE    0
#define LW_ISP_PXL_PIPE_COLOR_I_SIZE    1
#define LW_ISP_PXL_PIPE_COLOR_F_SIZE    13
#define LW_ISP_PXL_PIPE_COLOR_SIZE      14
#define LW_ISP_PIPE_COLOR_SIZE  14
#define LW_ISP_PXL_PIPE_CHROMA_OFFSET   8192
#define LW_ISP_PXL_PIPE_NON_CHROMA_OFFSET       4096
#define LW_ISP_PXL_PIPE_PIXEL_MAX_VALUE 16383

// Packet ISP_PIX_DATA_PKT
#define ISP_PIX_DATA_PKT_SIZE 51

#define ISP_PIX_DATA_PKT_RV_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_PIX_DATA_PKT_RV_FIELD                       _MK_FIELD_CONST(0x3fff, ISP_PIX_DATA_PKT_RV_SHIFT)
#define ISP_PIX_DATA_PKT_RV_RANGE                       _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(0)
#define ISP_PIX_DATA_PKT_RV_ROW                 0

#define ISP_PIX_DATA_PKT_GY_SHIFT                       _MK_SHIFT_CONST(14)
#define ISP_PIX_DATA_PKT_GY_FIELD                       _MK_FIELD_CONST(0x3fff, ISP_PIX_DATA_PKT_GY_SHIFT)
#define ISP_PIX_DATA_PKT_GY_RANGE                       _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(14)
#define ISP_PIX_DATA_PKT_GY_ROW                 0

#define ISP_PIX_DATA_PKT_BU_SHIFT                       _MK_SHIFT_CONST(28)
#define ISP_PIX_DATA_PKT_BU_FIELD                       _MK_FIELD_CONST(0x3fff, ISP_PIX_DATA_PKT_BU_SHIFT)
#define ISP_PIX_DATA_PKT_BU_RANGE                       _MK_SHIFT_CONST(41):_MK_SHIFT_CONST(28)
#define ISP_PIX_DATA_PKT_BU_ROW                 0

#define ISP_PIX_DATA_PKT_CTRL_SHIFT                     _MK_SHIFT_CONST(42)
#define ISP_PIX_DATA_PKT_CTRL_FIELD                     _MK_FIELD_CONST(0x7, ISP_PIX_DATA_PKT_CTRL_SHIFT)
#define ISP_PIX_DATA_PKT_CTRL_RANGE                     _MK_SHIFT_CONST(44):_MK_SHIFT_CONST(42)
#define ISP_PIX_DATA_PKT_CTRL_ROW                       0

#define ISP_PIX_DATA_PKT_FLAGS_SHIFT                    _MK_SHIFT_CONST(45)
#define ISP_PIX_DATA_PKT_FLAGS_FIELD                    _MK_FIELD_CONST(0xf, ISP_PIX_DATA_PKT_FLAGS_SHIFT)
#define ISP_PIX_DATA_PKT_FLAGS_RANGE                    _MK_SHIFT_CONST(48):_MK_SHIFT_CONST(45)
#define ISP_PIX_DATA_PKT_FLAGS_ROW                      0

#define ISP_PIX_DATA_PKT_ID_SHIFT                       _MK_SHIFT_CONST(49)
#define ISP_PIX_DATA_PKT_ID_FIELD                       _MK_FIELD_CONST(0x3, ISP_PIX_DATA_PKT_ID_SHIFT)
#define ISP_PIX_DATA_PKT_ID_RANGE                       _MK_SHIFT_CONST(50):_MK_SHIFT_CONST(49)
#define ISP_PIX_DATA_PKT_ID_ROW                 0

#define LW_ISP_PXL_POS_SIZE     13
#define LW_ISP_PXL_POS_WIDTH    13
#define LW_ISP_PXL_OVERFETCH_SIZE       8

// Packet ISP_PIX_POS_PKT
#define ISP_PIX_POS_PKT_SIZE 51

#define ISP_PIX_POS_PKT_X_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_PIX_POS_PKT_X_FIELD                 _MK_FIELD_CONST(0x1fff, ISP_PIX_POS_PKT_X_SHIFT)
#define ISP_PIX_POS_PKT_X_RANGE                 _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(0)
#define ISP_PIX_POS_PKT_X_ROW                   0

#define ISP_PIX_POS_PKT_WIDTH_SHIFT                     _MK_SHIFT_CONST(13)
#define ISP_PIX_POS_PKT_WIDTH_FIELD                     _MK_FIELD_CONST(0x1fff, ISP_PIX_POS_PKT_WIDTH_SHIFT)
#define ISP_PIX_POS_PKT_WIDTH_RANGE                     _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(13)
#define ISP_PIX_POS_PKT_WIDTH_ROW                       0

#define ISP_PIX_POS_PKT_OVERFETCH_SHIFT                 _MK_SHIFT_CONST(26)
#define ISP_PIX_POS_PKT_OVERFETCH_FIELD                 _MK_FIELD_CONST(0xff, ISP_PIX_POS_PKT_OVERFETCH_SHIFT)
#define ISP_PIX_POS_PKT_OVERFETCH_RANGE                 _MK_SHIFT_CONST(33):_MK_SHIFT_CONST(26)
#define ISP_PIX_POS_PKT_OVERFETCH_ROW                   0

#define ISP_PIX_POS_PKT_LS_SHIFT                        _MK_SHIFT_CONST(34)
#define ISP_PIX_POS_PKT_LS_FIELD                        _MK_FIELD_CONST(0x1, ISP_PIX_POS_PKT_LS_SHIFT)
#define ISP_PIX_POS_PKT_LS_RANGE                        _MK_SHIFT_CONST(34):_MK_SHIFT_CONST(34)
#define ISP_PIX_POS_PKT_LS_ROW                  0

#define ISP_PIX_POS_PKT_ID_SHIFT                        _MK_SHIFT_CONST(49)
#define ISP_PIX_POS_PKT_ID_FIELD                        _MK_FIELD_CONST(0x3, ISP_PIX_POS_PKT_ID_SHIFT)
#define ISP_PIX_POS_PKT_ID_RANGE                        _MK_SHIFT_CONST(50):_MK_SHIFT_CONST(49)
#define ISP_PIX_POS_PKT_ID_ROW                  0


// Packet ISP_PIX_EOF_PKT
#define ISP_PIX_EOF_PKT_SIZE 51

#define ISP_PIX_EOF_PKT_STATUS_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_PIX_EOF_PKT_STATUS_FIELD                    _MK_FIELD_CONST(0x7, ISP_PIX_EOF_PKT_STATUS_SHIFT)
#define ISP_PIX_EOF_PKT_STATUS_RANGE                    _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define ISP_PIX_EOF_PKT_STATUS_ROW                      0
#define ISP_PIX_EOF_PKT_STATUS_OK                       _MK_ENUM_CONST(0)
#define ISP_PIX_EOF_PKT_STATUS_SHORT                    _MK_ENUM_CONST(1)
#define ISP_PIX_EOF_PKT_STATUS_LONG                     _MK_ENUM_CONST(2)

#define ISP_PIX_EOF_PKT_ID_SHIFT                        _MK_SHIFT_CONST(49)
#define ISP_PIX_EOF_PKT_ID_FIELD                        _MK_FIELD_CONST(0x3, ISP_PIX_EOF_PKT_ID_SHIFT)
#define ISP_PIX_EOF_PKT_ID_RANGE                        _MK_SHIFT_CONST(50):_MK_SHIFT_CONST(49)
#define ISP_PIX_EOF_PKT_ID_ROW                  0


// Packet ISP_PIX_LOADV_PKT
#define ISP_PIX_LOADV_PKT_SIZE 2

#define ISP_PIX_LOADV_PKT_ID_SHIFT                      _MK_SHIFT_CONST(49)
#define ISP_PIX_LOADV_PKT_ID_FIELD                      _MK_FIELD_CONST(0x3, ISP_PIX_LOADV_PKT_ID_SHIFT)
#define ISP_PIX_LOADV_PKT_ID_RANGE                      _MK_SHIFT_CONST(50):_MK_SHIFT_CONST(49)
#define ISP_PIX_LOADV_PKT_ID_ROW                        0


// Packet ISP_PIX_PKT
#define ISP_PIX_PKT_SIZE 51

#define ISP_PIX_PKT_DATA_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_PIX_PKT_DATA_FIELD                  _MK_FIELD_CONST(0x7ffff, ISP_PIX_PKT_DATA_SHIFT)
#define ISP_PIX_PKT_DATA_RANGE                  _MK_SHIFT_CONST(50):_MK_SHIFT_CONST(0)
#define ISP_PIX_PKT_DATA_ROW                    0

#define ISP_PIX_PKT_ID_SHIFT                    _MK_SHIFT_CONST(49)
#define ISP_PIX_PKT_ID_FIELD                    _MK_FIELD_CONST(0x3, ISP_PIX_PKT_ID_SHIFT)
#define ISP_PIX_PKT_ID_RANGE                    _MK_SHIFT_CONST(50):_MK_SHIFT_CONST(49)
#define ISP_PIX_PKT_ID_ROW                      0


// Packet ISP_PIX_STATUS_PKT
#define ISP_PIX_STATUS_PKT_SIZE 3

#define ISP_PIX_STATUS_PKT_STATUS_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_PIX_STATUS_PKT_STATUS_FIELD                 _MK_FIELD_CONST(0x7, ISP_PIX_STATUS_PKT_STATUS_SHIFT)
#define ISP_PIX_STATUS_PKT_STATUS_RANGE                 _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define ISP_PIX_STATUS_PKT_STATUS_ROW                   0
#define ISP_PIX_STATUS_PKT_STATUS_FRAME_OK                      _MK_ENUM_CONST(0)
#define ISP_PIX_STATUS_PKT_STATUS_SHORT                 _MK_ENUM_CONST(1)
#define ISP_PIX_STATUS_PKT_STATUS_LONG                  _MK_ENUM_CONST(2)

#define LW_ISP_BNDL_ID_SIZE     2

// Packet ISP_BNDL_ID_PKT
#define ISP_BNDL_ID_PKT_SIZE 2

#define ISP_BNDL_ID_PKT_ID_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_BNDL_ID_PKT_ID_FIELD                        _MK_FIELD_CONST(0x3, ISP_BNDL_ID_PKT_ID_SHIFT)
#define ISP_BNDL_ID_PKT_ID_RANGE                        _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define ISP_BNDL_ID_PKT_ID_ROW                  0
#define ISP_BNDL_ID_PKT_ID_UPDATE                       _MK_ENUM_CONST(0)
#define ISP_BNDL_ID_PKT_ID_INSTR                        _MK_ENUM_CONST(1)
#define ISP_BNDL_ID_PKT_ID_LO_DATA                      _MK_ENUM_CONST(2)
#define ISP_BNDL_ID_PKT_ID_HI_DATA                      _MK_ENUM_CONST(3)

#define LW_ISP_BNDL_CHN_SIZE    2
#define ISP_CHN_ZERO    0

// Packet ISP_BNDL_CHN_PKT
#define ISP_BNDL_CHN_PKT_SIZE 2

#define ISP_BNDL_CHN_PKT_CHN_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_BNDL_CHN_PKT_CHN_FIELD                      _MK_FIELD_CONST(0x3, ISP_BNDL_CHN_PKT_CHN_SHIFT)
#define ISP_BNDL_CHN_PKT_CHN_RANGE                      _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define ISP_BNDL_CHN_PKT_CHN_ROW                        0


// Packet ISP_BNDL_UPDATE_PKT
#define ISP_BNDL_UPDATE_PKT_SIZE 18

#define ISP_BNDL_UPDATE_PKT_CHN_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_BNDL_UPDATE_PKT_CHN_FIELD                   _MK_FIELD_CONST(0x3, ISP_BNDL_UPDATE_PKT_CHN_SHIFT)
#define ISP_BNDL_UPDATE_PKT_CHN_RANGE                   _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define ISP_BNDL_UPDATE_PKT_CHN_ROW                     0

#define ISP_BNDL_UPDATE_PKT_IMMED_SHIFT                 _MK_SHIFT_CONST(2)
#define ISP_BNDL_UPDATE_PKT_IMMED_FIELD                 _MK_FIELD_CONST(0x1, ISP_BNDL_UPDATE_PKT_IMMED_SHIFT)
#define ISP_BNDL_UPDATE_PKT_IMMED_RANGE                 _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define ISP_BNDL_UPDATE_PKT_IMMED_ROW                   0

#define ISP_BNDL_UPDATE_PKT_DEST_SHIFT                  _MK_SHIFT_CONST(3)
#define ISP_BNDL_UPDATE_PKT_DEST_FIELD                  _MK_FIELD_CONST(0x3, ISP_BNDL_UPDATE_PKT_DEST_SHIFT)
#define ISP_BNDL_UPDATE_PKT_DEST_RANGE                  _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(3)
#define ISP_BNDL_UPDATE_PKT_DEST_ROW                    0

#define ISP_BNDL_UPDATE_PKT_ID_SHIFT                    _MK_SHIFT_CONST(16)
#define ISP_BNDL_UPDATE_PKT_ID_FIELD                    _MK_FIELD_CONST(0x3, ISP_BNDL_UPDATE_PKT_ID_SHIFT)
#define ISP_BNDL_UPDATE_PKT_ID_RANGE                    _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(16)
#define ISP_BNDL_UPDATE_PKT_ID_ROW                      0

#define LW_ISP_BNDL_OFS_SIZE    12

// Packet ISP_BNDL_INSTR_PKT
#define ISP_BNDL_INSTR_PKT_SIZE 18

#define ISP_BNDL_INSTR_PKT_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_BNDL_INSTR_PKT_OFFSET_FIELD                 _MK_FIELD_CONST(0xfff, ISP_BNDL_INSTR_PKT_OFFSET_SHIFT)
#define ISP_BNDL_INSTR_PKT_OFFSET_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define ISP_BNDL_INSTR_PKT_OFFSET_ROW                   0

#define ISP_BNDL_INSTR_PKT_CHN_SHIFT                    _MK_SHIFT_CONST(12)
#define ISP_BNDL_INSTR_PKT_CHN_FIELD                    _MK_FIELD_CONST(0x3, ISP_BNDL_INSTR_PKT_CHN_SHIFT)
#define ISP_BNDL_INSTR_PKT_CHN_RANGE                    _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(12)
#define ISP_BNDL_INSTR_PKT_CHN_ROW                      0

#define ISP_BNDL_INSTR_PKT_RS_SHIFT                     _MK_SHIFT_CONST(14)
#define ISP_BNDL_INSTR_PKT_RS_FIELD                     _MK_FIELD_CONST(0x1, ISP_BNDL_INSTR_PKT_RS_SHIFT)
#define ISP_BNDL_INSTR_PKT_RS_RANGE                     _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(14)
#define ISP_BNDL_INSTR_PKT_RS_ROW                       0

#define ISP_BNDL_INSTR_PKT_WR_SHIFT                     _MK_SHIFT_CONST(15)
#define ISP_BNDL_INSTR_PKT_WR_FIELD                     _MK_FIELD_CONST(0x1, ISP_BNDL_INSTR_PKT_WR_SHIFT)
#define ISP_BNDL_INSTR_PKT_WR_RANGE                     _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define ISP_BNDL_INSTR_PKT_WR_ROW                       0

#define ISP_BNDL_INSTR_PKT_ID_SHIFT                     _MK_SHIFT_CONST(16)
#define ISP_BNDL_INSTR_PKT_ID_FIELD                     _MK_FIELD_CONST(0x3, ISP_BNDL_INSTR_PKT_ID_SHIFT)
#define ISP_BNDL_INSTR_PKT_ID_RANGE                     _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(16)
#define ISP_BNDL_INSTR_PKT_ID_ROW                       0


// Packet ISP_BNDL_DATA_PKT
#define ISP_BNDL_DATA_PKT_SIZE 18

#define ISP_BNDL_DATA_PKT_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_BNDL_DATA_PKT_DATA_FIELD                    _MK_FIELD_CONST(0xffff, ISP_BNDL_DATA_PKT_DATA_SHIFT)
#define ISP_BNDL_DATA_PKT_DATA_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define ISP_BNDL_DATA_PKT_DATA_ROW                      0

#define ISP_BNDL_DATA_PKT_ID_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_BNDL_DATA_PKT_ID_FIELD                      _MK_FIELD_CONST(0x3, ISP_BNDL_DATA_PKT_ID_SHIFT)
#define ISP_BNDL_DATA_PKT_ID_RANGE                      _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(16)
#define ISP_BNDL_DATA_PKT_ID_ROW                        0


// Packet ISP_BNDL_PKT
#define ISP_BNDL_PKT_SIZE 18

#define ISP_BNDL_PKT_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_BNDL_PKT_DATA_FIELD                 _MK_FIELD_CONST(0x3ffff, ISP_BNDL_PKT_DATA_SHIFT)
#define ISP_BNDL_PKT_DATA_RANGE                 _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(0)
#define ISP_BNDL_PKT_DATA_ROW                   0

#define LW_ISP_STATS_ID_SIZE    2
#define LW_ISP_STATS_FRAME_ID_SIZE      32

// Packet ISP_STATS_HDR_PKT
#define ISP_STATS_HDR_PKT_SIZE 32

#define ISP_STATS_HDR_PKT_FRAME_ID_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_STATS_HDR_PKT_FRAME_ID_FIELD                        _MK_FIELD_CONST(0xffffffff, ISP_STATS_HDR_PKT_FRAME_ID_SHIFT)
#define ISP_STATS_HDR_PKT_FRAME_ID_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define ISP_STATS_HDR_PKT_FRAME_ID_ROW                  0

#define LW_ISP_STATS_SIZE_SIZE  24
#define LW_ISP_STATS_TYPE_SIZE  8

// Packet ISP_STATS_DATA_HDR_PKT
#define ISP_STATS_DATA_HDR_PKT_SIZE 32

#define ISP_STATS_DATA_HDR_PKT_SIZE_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_STATS_DATA_HDR_PKT_SIZE_FIELD                       _MK_FIELD_CONST(0xffffff, ISP_STATS_DATA_HDR_PKT_SIZE_SHIFT)
#define ISP_STATS_DATA_HDR_PKT_SIZE_RANGE                       _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(0)
#define ISP_STATS_DATA_HDR_PKT_SIZE_ROW                 0

#define ISP_STATS_DATA_HDR_PKT_TYPE_SHIFT                       _MK_SHIFT_CONST(24)
#define ISP_STATS_DATA_HDR_PKT_TYPE_FIELD                       _MK_FIELD_CONST(0xff, ISP_STATS_DATA_HDR_PKT_TYPE_SHIFT)
#define ISP_STATS_DATA_HDR_PKT_TYPE_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(24)
#define ISP_STATS_DATA_HDR_PKT_TYPE_ROW                 0
#define ISP_STATS_DATA_HDR_PKT_TYPE_OB_STATS                    _MK_ENUM_CONST(0)
#define ISP_STATS_DATA_HDR_PKT_TYPE_LAC0_STATS                  _MK_ENUM_CONST(1)
#define ISP_STATS_DATA_HDR_PKT_TYPE_FB_STATS                    _MK_ENUM_CONST(2)
#define ISP_STATS_DATA_HDR_PKT_TYPE_H0_STATS                    _MK_ENUM_CONST(3)
#define ISP_STATS_DATA_HDR_PKT_TYPE_H1_STATS                    _MK_ENUM_CONST(4)
#define ISP_STATS_DATA_HDR_PKT_TYPE_FM_STATS                    _MK_ENUM_CONST(5)
#define ISP_STATS_DATA_HDR_PKT_TYPE_LAC1_STATS                  _MK_ENUM_CONST(6)
#define ISP_STATS_DATA_HDR_PKT_TYPE_END_STATS                   _MK_ENUM_CONST(255)


// Packet ISP_STATS_INTERNAL_HDR_PKT
#define ISP_STATS_INTERNAL_HDR_PKT_SIZE 32

#define ISP_STATS_INTERNAL_HDR_PKT_SIZE_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_STATS_INTERNAL_HDR_PKT_SIZE_FIELD                   _MK_FIELD_CONST(0xffffff, ISP_STATS_INTERNAL_HDR_PKT_SIZE_SHIFT)
#define ISP_STATS_INTERNAL_HDR_PKT_SIZE_RANGE                   _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(0)
#define ISP_STATS_INTERNAL_HDR_PKT_SIZE_ROW                     0

#define ISP_STATS_INTERNAL_HDR_PKT_SKIP_HDR_SHIFT                       _MK_SHIFT_CONST(31)
#define ISP_STATS_INTERNAL_HDR_PKT_SKIP_HDR_FIELD                       _MK_FIELD_CONST(0x1, ISP_STATS_INTERNAL_HDR_PKT_SKIP_HDR_SHIFT)
#define ISP_STATS_INTERNAL_HDR_PKT_SKIP_HDR_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define ISP_STATS_INTERNAL_HDR_PKT_SKIP_HDR_ROW                 0

#define LW_ISP_STATS_DATA_SIZE  32

// Packet ISP_STATS_DATA_PKT
#define ISP_STATS_DATA_PKT_SIZE 32

#define ISP_STATS_DATA_PKT_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_STATS_DATA_PKT_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, ISP_STATS_DATA_PKT_DATA_SHIFT)
#define ISP_STATS_DATA_PKT_DATA_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define ISP_STATS_DATA_PKT_DATA_ROW                     0


// Packet ISP_STATS2SF_DATA_PKT
#define ISP_STATS2SF_DATA_PKT_SIZE 34

#define ISP_STATS2SF_DATA_PKT_ID_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_STATS2SF_DATA_PKT_ID_FIELD                  _MK_FIELD_CONST(0x3, ISP_STATS2SF_DATA_PKT_ID_SHIFT)
#define ISP_STATS2SF_DATA_PKT_ID_RANGE                  _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define ISP_STATS2SF_DATA_PKT_ID_ROW                    0
#define ISP_STATS2SF_DATA_PKT_ID_WC                     _MK_ENUM_CONST(0)
#define ISP_STATS2SF_DATA_PKT_ID_BASE                   _MK_ENUM_CONST(1)
#define ISP_STATS2SF_DATA_PKT_ID_BUFF                   _MK_ENUM_CONST(2)
#define ISP_STATS2SF_DATA_PKT_ID_DATA                   _MK_ENUM_CONST(3)

#define ISP_STATS2SF_DATA_PKT_DATA_SHIFT                        _MK_SHIFT_CONST(2)
#define ISP_STATS2SF_DATA_PKT_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, ISP_STATS2SF_DATA_PKT_DATA_SHIFT)
#define ISP_STATS2SF_DATA_PKT_DATA_RANGE                        _MK_SHIFT_CONST(33):_MK_SHIFT_CONST(2)
#define ISP_STATS2SF_DATA_PKT_DATA_ROW                  0

#define LW_ISP_STATS_4DWDATA_SIZE       128

// Packet ISP_STATS_4DWDATA_PKT
#define ISP_STATS_4DWDATA_PKT_SIZE 128

#define ISP_STATS_4DWDATA_PKT_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_STATS_4DWDATA_PKT_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, ISP_STATS_4DWDATA_PKT_DATA_SHIFT)
#define ISP_STATS_4DWDATA_PKT_DATA_RANGE                        _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(0)
#define ISP_STATS_4DWDATA_PKT_DATA_ROW                  0


// Packet ISP_STATS2SF_4DWDATA_PKT
#define ISP_STATS2SF_4DWDATA_PKT_SIZE 130

#define ISP_STATS2SF_4DWDATA_PKT_ID_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_STATS2SF_4DWDATA_PKT_ID_FIELD                       _MK_FIELD_CONST(0x3, ISP_STATS2SF_4DWDATA_PKT_ID_SHIFT)
#define ISP_STATS2SF_4DWDATA_PKT_ID_RANGE                       _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define ISP_STATS2SF_4DWDATA_PKT_ID_ROW                 0
#define ISP_STATS2SF_4DWDATA_PKT_ID_WC                  _MK_ENUM_CONST(0)
#define ISP_STATS2SF_4DWDATA_PKT_ID_BASE                        _MK_ENUM_CONST(1)
#define ISP_STATS2SF_4DWDATA_PKT_ID_BUFF                        _MK_ENUM_CONST(2)
#define ISP_STATS2SF_4DWDATA_PKT_ID_DATA                        _MK_ENUM_CONST(3)

#define ISP_STATS2SF_4DWDATA_PKT_DATA0_SHIFT                    _MK_SHIFT_CONST(2)
#define ISP_STATS2SF_4DWDATA_PKT_DATA0_FIELD                    _MK_FIELD_CONST(0xffffffff, ISP_STATS2SF_4DWDATA_PKT_DATA0_SHIFT)
#define ISP_STATS2SF_4DWDATA_PKT_DATA0_RANGE                    _MK_SHIFT_CONST(33):_MK_SHIFT_CONST(2)
#define ISP_STATS2SF_4DWDATA_PKT_DATA0_ROW                      0

#define ISP_STATS2SF_4DWDATA_PKT_DATA1_SHIFT                    _MK_SHIFT_CONST(34)
#define ISP_STATS2SF_4DWDATA_PKT_DATA1_FIELD                    _MK_FIELD_CONST(0xffffffff, ISP_STATS2SF_4DWDATA_PKT_DATA1_SHIFT)
#define ISP_STATS2SF_4DWDATA_PKT_DATA1_RANGE                    _MK_SHIFT_CONST(65):_MK_SHIFT_CONST(34)
#define ISP_STATS2SF_4DWDATA_PKT_DATA1_ROW                      0

#define ISP_STATS2SF_4DWDATA_PKT_DATA2_SHIFT                    _MK_SHIFT_CONST(66)
#define ISP_STATS2SF_4DWDATA_PKT_DATA2_FIELD                    _MK_FIELD_CONST(0xffffffff, ISP_STATS2SF_4DWDATA_PKT_DATA2_SHIFT)
#define ISP_STATS2SF_4DWDATA_PKT_DATA2_RANGE                    _MK_SHIFT_CONST(97):_MK_SHIFT_CONST(66)
#define ISP_STATS2SF_4DWDATA_PKT_DATA2_ROW                      0

#define ISP_STATS2SF_4DWDATA_PKT_DATA3_SHIFT                    _MK_SHIFT_CONST(98)
#define ISP_STATS2SF_4DWDATA_PKT_DATA3_FIELD                    _MK_FIELD_CONST(0xffffffff, ISP_STATS2SF_4DWDATA_PKT_DATA3_SHIFT)
#define ISP_STATS2SF_4DWDATA_PKT_DATA3_RANGE                    _MK_SHIFT_CONST(129):_MK_SHIFT_CONST(98)
#define ISP_STATS2SF_4DWDATA_PKT_DATA3_ROW                      0

#define LW_NUM_OF_GPP   1
#define LW_NUM_OF_AT    3
#define LW_ISP_LINE_STORE_WIDTH 1920
#define ISP2VI_ASYNCDEPTH       12
#define VI2ISP_P_ASYNCDEPTH     12
#define VI2SAPOR_P_ASYNCDEPTH   12
#define ISP2SAPOR_B_ASYNCDEPTH  12
#define ISP2SAPOR_P_ASYNCDEPTH  12
#define SAPOR2ISP_B_ASYNCDEPTH  12
#define SAPOR2ISP_P_ASYNCDEPTH  12
#define LW_ISP_HISTO_NUM_BINS   256
#define LW_ISP_HISTO_LOG2_NUM_BINS      8
#define LW_ISP_HISTO_DBIT       10
#define LW_ISP_CONFIGURATION_REG_START  0
#define LW_ISP_OPERATION_REG_START      256
#define LW_ISP_INCR_SYNCPT_NB_CONDS     8

// Register ISP_INCR_SYNCPT_0
#define ISP_INCR_SYNCPT_0                       _MK_ADDR_CONST(0x0)
#define ISP_INCR_SYNCPT_0_SELWRE                        0x0
#define ISP_INCR_SYNCPT_0_WORD_COUNT                    0x1
#define ISP_INCR_SYNCPT_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_0_RESET_MASK                    _MK_MASK_CONST(0xffff)
#define ISP_INCR_SYNCPT_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define ISP_INCR_SYNCPT_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
#define ISP_INCR_SYNCPT_0_COND_SHIFT                    _MK_SHIFT_CONST(8)
#define ISP_INCR_SYNCPT_0_COND_FIELD                    _MK_FIELD_CONST(0xff, ISP_INCR_SYNCPT_0_COND_SHIFT)
#define ISP_INCR_SYNCPT_0_COND_RANGE                    15:8
#define ISP_INCR_SYNCPT_0_COND_WOFFSET                  0x0
#define ISP_INCR_SYNCPT_0_COND_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_0_COND_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define ISP_INCR_SYNCPT_0_COND_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_0_COND_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_0_COND_IMMEDIATE                        _MK_ENUM_CONST(0)
#define ISP_INCR_SYNCPT_0_COND_OP_DONE                  _MK_ENUM_CONST(1)
#define ISP_INCR_SYNCPT_0_COND_RD_DONE                  _MK_ENUM_CONST(2)
#define ISP_INCR_SYNCPT_0_COND_REG_WR_SAFE                      _MK_ENUM_CONST(3)
#define ISP_INCR_SYNCPT_0_COND_MW0_DONE                 _MK_ENUM_CONST(4)
#define ISP_INCR_SYNCPT_0_COND_MW1_DONE                 _MK_ENUM_CONST(5)
#define ISP_INCR_SYNCPT_0_COND_LOADV_ARRIVED_AT_MW                      _MK_ENUM_CONST(6)
#define ISP_INCR_SYNCPT_0_COND_MR0_DONE                 _MK_ENUM_CONST(7)
#define ISP_INCR_SYNCPT_0_COND_COND_8                   _MK_ENUM_CONST(8)
#define ISP_INCR_SYNCPT_0_COND_COND_9                   _MK_ENUM_CONST(9)
#define ISP_INCR_SYNCPT_0_COND_COND_10                  _MK_ENUM_CONST(10)
#define ISP_INCR_SYNCPT_0_COND_COND_11                  _MK_ENUM_CONST(11)
#define ISP_INCR_SYNCPT_0_COND_COND_12                  _MK_ENUM_CONST(12)
#define ISP_INCR_SYNCPT_0_COND_COND_13                  _MK_ENUM_CONST(13)
#define ISP_INCR_SYNCPT_0_COND_COND_14                  _MK_ENUM_CONST(14)
#define ISP_INCR_SYNCPT_0_COND_COND_15                  _MK_ENUM_CONST(15)
#define ISP_INCR_SYNCPT_0_COND_COND_16                  _MK_ENUM_CONST(16)
#define ISP_INCR_SYNCPT_0_COND_COND_17                  _MK_ENUM_CONST(17)
#define ISP_INCR_SYNCPT_0_COND_COND_18                  _MK_ENUM_CONST(18)
#define ISP_INCR_SYNCPT_0_COND_COND_19                  _MK_ENUM_CONST(19)
#define ISP_INCR_SYNCPT_0_COND_COND_20                  _MK_ENUM_CONST(20)
#define ISP_INCR_SYNCPT_0_COND_COND_21                  _MK_ENUM_CONST(21)
#define ISP_INCR_SYNCPT_0_COND_COND_22                  _MK_ENUM_CONST(22)
#define ISP_INCR_SYNCPT_0_COND_COND_23                  _MK_ENUM_CONST(23)
#define ISP_INCR_SYNCPT_0_COND_COND_24                  _MK_ENUM_CONST(24)
#define ISP_INCR_SYNCPT_0_COND_COND_25                  _MK_ENUM_CONST(25)
#define ISP_INCR_SYNCPT_0_COND_COND_26                  _MK_ENUM_CONST(26)
#define ISP_INCR_SYNCPT_0_COND_COND_27                  _MK_ENUM_CONST(27)
#define ISP_INCR_SYNCPT_0_COND_COND_28                  _MK_ENUM_CONST(28)
#define ISP_INCR_SYNCPT_0_COND_COND_29                  _MK_ENUM_CONST(29)
#define ISP_INCR_SYNCPT_0_COND_COND_30                  _MK_ENUM_CONST(30)
#define ISP_INCR_SYNCPT_0_COND_COND_31                  _MK_ENUM_CONST(31)

#define ISP_INCR_SYNCPT_0_INDX_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_INCR_SYNCPT_0_INDX_FIELD                    _MK_FIELD_CONST(0xff, ISP_INCR_SYNCPT_0_INDX_SHIFT)
#define ISP_INCR_SYNCPT_0_INDX_RANGE                    7:0
#define ISP_INCR_SYNCPT_0_INDX_WOFFSET                  0x0
#define ISP_INCR_SYNCPT_0_INDX_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_0_INDX_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define ISP_INCR_SYNCPT_0_INDX_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_0_INDX_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_INCR_SYNCPT_CNTRL_0
#define ISP_INCR_SYNCPT_CNTRL_0                 _MK_ADDR_CONST(0x1)
#define ISP_INCR_SYNCPT_CNTRL_0_SELWRE                  0x0
#define ISP_INCR_SYNCPT_CNTRL_0_WORD_COUNT                      0x1
#define ISP_INCR_SYNCPT_CNTRL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_CNTRL_0_RESET_MASK                      _MK_MASK_CONST(0x101)
#define ISP_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_CNTRL_0_READ_MASK                       _MK_MASK_CONST(0x101)
#define ISP_INCR_SYNCPT_CNTRL_0_WRITE_MASK                      _MK_MASK_CONST(0x101)
#define ISP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SHIFT                      _MK_SHIFT_CONST(8)
#define ISP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_FIELD                      _MK_FIELD_CONST(0x1, ISP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SHIFT)
#define ISP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_RANGE                      8:8
#define ISP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_WOFFSET                    0x0
#define ISP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ISP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_FIELD                    _MK_FIELD_CONST(0x1, ISP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SHIFT)
#define ISP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_RANGE                    0:0
#define ISP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_WOFFSET                  0x0
#define ISP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ISP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_INCR_SYNCPT_ERROR_0
#define ISP_INCR_SYNCPT_ERROR_0                 _MK_ADDR_CONST(0x2)
#define ISP_INCR_SYNCPT_ERROR_0_SELWRE                  0x0
#define ISP_INCR_SYNCPT_ERROR_0_WORD_COUNT                      0x1
#define ISP_INCR_SYNCPT_ERROR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_ERROR_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_ERROR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_ERROR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_ERROR_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define ISP_INCR_SYNCPT_ERROR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define ISP_INCR_SYNCPT_ERROR_0_COND_STATUS_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_INCR_SYNCPT_ERROR_0_COND_STATUS_FIELD                       _MK_FIELD_CONST(0xffffffff, ISP_INCR_SYNCPT_ERROR_0_COND_STATUS_SHIFT)
#define ISP_INCR_SYNCPT_ERROR_0_COND_STATUS_RANGE                       31:0
#define ISP_INCR_SYNCPT_ERROR_0_COND_STATUS_WOFFSET                     0x0
#define ISP_INCR_SYNCPT_ERROR_0_COND_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_ERROR_0_COND_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_ERROR_0_COND_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_ERROR_0_COND_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 3 [0x3]

// Reserved address 4 [0x4]

// Reserved address 5 [0x5]

// Reserved address 6 [0x6]

// Reserved address 7 [0x7]

// Register ISP_CTXSW_0
#define ISP_CTXSW_0                     _MK_ADDR_CONST(0x8)
#define ISP_CTXSW_0_SELWRE                      0x0
#define ISP_CTXSW_0_WORD_COUNT                  0x1
#define ISP_CTXSW_0_RESET_VAL                   _MK_MASK_CONST(0xf000f800)
#define ISP_CTXSW_0_RESET_MASK                  _MK_MASK_CONST(0xf3fffbff)
#define ISP_CTXSW_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_CTXSW_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_CTXSW_0_READ_MASK                   _MK_MASK_CONST(0xf3fffbff)
#define ISP_CTXSW_0_WRITE_MASK                  _MK_MASK_CONST(0xfbff)
#define ISP_CTXSW_0_LWRR_CLASS_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_CTXSW_0_LWRR_CLASS_FIELD                    _MK_FIELD_CONST(0x3ff, ISP_CTXSW_0_LWRR_CLASS_SHIFT)
#define ISP_CTXSW_0_LWRR_CLASS_RANGE                    9:0
#define ISP_CTXSW_0_LWRR_CLASS_WOFFSET                  0x0
#define ISP_CTXSW_0_LWRR_CLASS_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_CTXSW_0_LWRR_CLASS_DEFAULT_MASK                     _MK_MASK_CONST(0x3ff)
#define ISP_CTXSW_0_LWRR_CLASS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_CTXSW_0_LWRR_CLASS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_CTXSW_0_AUTO_ACK_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_CTXSW_0_AUTO_ACK_FIELD                      _MK_FIELD_CONST(0x1, ISP_CTXSW_0_AUTO_ACK_SHIFT)
#define ISP_CTXSW_0_AUTO_ACK_RANGE                      11:11
#define ISP_CTXSW_0_AUTO_ACK_WOFFSET                    0x0
#define ISP_CTXSW_0_AUTO_ACK_DEFAULT                    _MK_MASK_CONST(0x1)
#define ISP_CTXSW_0_AUTO_ACK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ISP_CTXSW_0_AUTO_ACK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_CTXSW_0_AUTO_ACK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_CTXSW_0_AUTO_ACK_MANUAL                     _MK_ENUM_CONST(0)
#define ISP_CTXSW_0_AUTO_ACK_AUTOACK                    _MK_ENUM_CONST(1)

#define ISP_CTXSW_0_LWRR_CHANNEL_SHIFT                  _MK_SHIFT_CONST(12)
#define ISP_CTXSW_0_LWRR_CHANNEL_FIELD                  _MK_FIELD_CONST(0xf, ISP_CTXSW_0_LWRR_CHANNEL_SHIFT)
#define ISP_CTXSW_0_LWRR_CHANNEL_RANGE                  15:12
#define ISP_CTXSW_0_LWRR_CHANNEL_WOFFSET                        0x0
#define ISP_CTXSW_0_LWRR_CHANNEL_DEFAULT                        _MK_MASK_CONST(0xf)
#define ISP_CTXSW_0_LWRR_CHANNEL_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define ISP_CTXSW_0_LWRR_CHANNEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_CTXSW_0_LWRR_CHANNEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_CTXSW_0_NEXT_CLASS_SHIFT                    _MK_SHIFT_CONST(16)
#define ISP_CTXSW_0_NEXT_CLASS_FIELD                    _MK_FIELD_CONST(0x3ff, ISP_CTXSW_0_NEXT_CLASS_SHIFT)
#define ISP_CTXSW_0_NEXT_CLASS_RANGE                    25:16
#define ISP_CTXSW_0_NEXT_CLASS_WOFFSET                  0x0
#define ISP_CTXSW_0_NEXT_CLASS_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_CTXSW_0_NEXT_CLASS_DEFAULT_MASK                     _MK_MASK_CONST(0x3ff)
#define ISP_CTXSW_0_NEXT_CLASS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_CTXSW_0_NEXT_CLASS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_CTXSW_0_NEXT_CHANNEL_SHIFT                  _MK_SHIFT_CONST(28)
#define ISP_CTXSW_0_NEXT_CHANNEL_FIELD                  _MK_FIELD_CONST(0xf, ISP_CTXSW_0_NEXT_CHANNEL_SHIFT)
#define ISP_CTXSW_0_NEXT_CHANNEL_RANGE                  31:28
#define ISP_CTXSW_0_NEXT_CHANNEL_WOFFSET                        0x0
#define ISP_CTXSW_0_NEXT_CHANNEL_DEFAULT                        _MK_MASK_CONST(0xf)
#define ISP_CTXSW_0_NEXT_CHANNEL_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define ISP_CTXSW_0_NEXT_CHANNEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_CTXSW_0_NEXT_CHANNEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_HOSTIF_COMMAND_0
#define ISP_HOSTIF_COMMAND_0                    _MK_ADDR_CONST(0xc)
#define ISP_HOSTIF_COMMAND_0_SELWRE                     0x0
#define ISP_HOSTIF_COMMAND_0_WORD_COUNT                         0x1
#define ISP_HOSTIF_COMMAND_0_RESET_VAL                  _MK_MASK_CONST(0x4)
#define ISP_HOSTIF_COMMAND_0_RESET_MASK                         _MK_MASK_CONST(0xf)
#define ISP_HOSTIF_COMMAND_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_COMMAND_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_COMMAND_0_READ_MASK                  _MK_MASK_CONST(0xf)
#define ISP_HOSTIF_COMMAND_0_WRITE_MASK                         _MK_MASK_CONST(0xf)
#define ISP_HOSTIF_COMMAND_0_UPDATE_REQ_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_HOSTIF_COMMAND_0_UPDATE_REQ_FIELD                   _MK_FIELD_CONST(0x1, ISP_HOSTIF_COMMAND_0_UPDATE_REQ_SHIFT)
#define ISP_HOSTIF_COMMAND_0_UPDATE_REQ_RANGE                   0:0
#define ISP_HOSTIF_COMMAND_0_UPDATE_REQ_WOFFSET                 0x0
#define ISP_HOSTIF_COMMAND_0_UPDATE_REQ_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_COMMAND_0_UPDATE_REQ_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ISP_HOSTIF_COMMAND_0_UPDATE_REQ_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_COMMAND_0_UPDATE_REQ_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_COMMAND_0_UPDATE_REQ_DIS                     _MK_ENUM_CONST(0)
#define ISP_HOSTIF_COMMAND_0_UPDATE_REQ_EN                      _MK_ENUM_CONST(1)

#define ISP_HOSTIF_COMMAND_0_IMMEDIATE_UPDATE_SHIFT                     _MK_SHIFT_CONST(1)
#define ISP_HOSTIF_COMMAND_0_IMMEDIATE_UPDATE_FIELD                     _MK_FIELD_CONST(0x1, ISP_HOSTIF_COMMAND_0_IMMEDIATE_UPDATE_SHIFT)
#define ISP_HOSTIF_COMMAND_0_IMMEDIATE_UPDATE_RANGE                     1:1
#define ISP_HOSTIF_COMMAND_0_IMMEDIATE_UPDATE_WOFFSET                   0x0
#define ISP_HOSTIF_COMMAND_0_IMMEDIATE_UPDATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_COMMAND_0_IMMEDIATE_UPDATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ISP_HOSTIF_COMMAND_0_IMMEDIATE_UPDATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_COMMAND_0_IMMEDIATE_UPDATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_COMMAND_0_IMMEDIATE_UPDATE_DIS                       _MK_ENUM_CONST(0)
#define ISP_HOSTIF_COMMAND_0_IMMEDIATE_UPDATE_EN                        _MK_ENUM_CONST(1)

#define ISP_HOSTIF_COMMAND_0_UPDATE_DEST_SHIFT                  _MK_SHIFT_CONST(2)
#define ISP_HOSTIF_COMMAND_0_UPDATE_DEST_FIELD                  _MK_FIELD_CONST(0x3, ISP_HOSTIF_COMMAND_0_UPDATE_DEST_SHIFT)
#define ISP_HOSTIF_COMMAND_0_UPDATE_DEST_RANGE                  3:2
#define ISP_HOSTIF_COMMAND_0_UPDATE_DEST_WOFFSET                        0x0
#define ISP_HOSTIF_COMMAND_0_UPDATE_DEST_DEFAULT                        _MK_MASK_CONST(0x1)
#define ISP_HOSTIF_COMMAND_0_UPDATE_DEST_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define ISP_HOSTIF_COMMAND_0_UPDATE_DEST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_COMMAND_0_UPDATE_DEST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_COMMAND_0_UPDATE_DEST_NONE                   _MK_ENUM_CONST(0)
#define ISP_HOSTIF_COMMAND_0_UPDATE_DEST_PIPELINE                       _MK_ENUM_CONST(1)
#define ISP_HOSTIF_COMMAND_0_UPDATE_DEST_MRPORT                 _MK_ENUM_CONST(2)
#define ISP_HOSTIF_COMMAND_0_UPDATE_DEST_BOTH                   _MK_ENUM_CONST(3)


// Register ISP_HOSTIF_BNDL_CTRL_0
#define ISP_HOSTIF_BNDL_CTRL_0                  _MK_ADDR_CONST(0xd)
#define ISP_HOSTIF_BNDL_CTRL_0_SELWRE                   0x0
#define ISP_HOSTIF_BNDL_CTRL_0_WORD_COUNT                       0x1
#define ISP_HOSTIF_BNDL_CTRL_0_RESET_VAL                        _MK_MASK_CONST(0x100)
#define ISP_HOSTIF_BNDL_CTRL_0_RESET_MASK                       _MK_MASK_CONST(0x10101)
#define ISP_HOSTIF_BNDL_CTRL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_BNDL_CTRL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_BNDL_CTRL_0_READ_MASK                        _MK_MASK_CONST(0x10101)
#define ISP_HOSTIF_BNDL_CTRL_0_WRITE_MASK                       _MK_MASK_CONST(0x10101)
#define ISP_HOSTIF_BNDL_CTRL_0_UPDATE_MODE_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_HOSTIF_BNDL_CTRL_0_UPDATE_MODE_FIELD                        _MK_FIELD_CONST(0x1, ISP_HOSTIF_BNDL_CTRL_0_UPDATE_MODE_SHIFT)
#define ISP_HOSTIF_BNDL_CTRL_0_UPDATE_MODE_RANGE                        0:0
#define ISP_HOSTIF_BNDL_CTRL_0_UPDATE_MODE_WOFFSET                      0x0
#define ISP_HOSTIF_BNDL_CTRL_0_UPDATE_MODE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_BNDL_CTRL_0_UPDATE_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ISP_HOSTIF_BNDL_CTRL_0_UPDATE_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_BNDL_CTRL_0_UPDATE_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_BNDL_CTRL_0_UPDATE_MODE_ONLY_GOOD                    _MK_ENUM_CONST(0)
#define ISP_HOSTIF_BNDL_CTRL_0_UPDATE_MODE_ALL_FRAMES                   _MK_ENUM_CONST(1)

#define ISP_HOSTIF_BNDL_CTRL_0_READ_SELECT_SHIFT                        _MK_SHIFT_CONST(8)
#define ISP_HOSTIF_BNDL_CTRL_0_READ_SELECT_FIELD                        _MK_FIELD_CONST(0x1, ISP_HOSTIF_BNDL_CTRL_0_READ_SELECT_SHIFT)
#define ISP_HOSTIF_BNDL_CTRL_0_READ_SELECT_RANGE                        8:8
#define ISP_HOSTIF_BNDL_CTRL_0_READ_SELECT_WOFFSET                      0x0
#define ISP_HOSTIF_BNDL_CTRL_0_READ_SELECT_DEFAULT                      _MK_MASK_CONST(0x1)
#define ISP_HOSTIF_BNDL_CTRL_0_READ_SELECT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ISP_HOSTIF_BNDL_CTRL_0_READ_SELECT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_BNDL_CTRL_0_READ_SELECT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_BNDL_CTRL_0_READ_SELECT_ASM                  _MK_ENUM_CONST(0)
#define ISP_HOSTIF_BNDL_CTRL_0_READ_SELECT_ACT                  _MK_ENUM_CONST(1)

#define ISP_HOSTIF_BNDL_CTRL_0_WRITE_DEBUG_SELECT_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_HOSTIF_BNDL_CTRL_0_WRITE_DEBUG_SELECT_FIELD                 _MK_FIELD_CONST(0x1, ISP_HOSTIF_BNDL_CTRL_0_WRITE_DEBUG_SELECT_SHIFT)
#define ISP_HOSTIF_BNDL_CTRL_0_WRITE_DEBUG_SELECT_RANGE                 16:16
#define ISP_HOSTIF_BNDL_CTRL_0_WRITE_DEBUG_SELECT_WOFFSET                       0x0
#define ISP_HOSTIF_BNDL_CTRL_0_WRITE_DEBUG_SELECT_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_BNDL_CTRL_0_WRITE_DEBUG_SELECT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ISP_HOSTIF_BNDL_CTRL_0_WRITE_DEBUG_SELECT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_BNDL_CTRL_0_WRITE_DEBUG_SELECT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_BNDL_CTRL_0_WRITE_DEBUG_SELECT_ASM                   _MK_ENUM_CONST(0)
#define ISP_HOSTIF_BNDL_CTRL_0_WRITE_DEBUG_SELECT_ACT                   _MK_ENUM_CONST(1)


// Reserved address 14 [0xe]

// Reserved address 15 [0xf]

// Register ISP_HOSTIF_RD_COUNT_0
#define ISP_HOSTIF_RD_COUNT_0                   _MK_ADDR_CONST(0x10)
#define ISP_HOSTIF_RD_COUNT_0_SELWRE                    0x0
#define ISP_HOSTIF_RD_COUNT_0_WORD_COUNT                        0x1
#define ISP_HOSTIF_RD_COUNT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_RD_COUNT_0_RESET_MASK                        _MK_MASK_CONST(0xf)
#define ISP_HOSTIF_RD_COUNT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_RD_COUNT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_RD_COUNT_0_READ_MASK                         _MK_MASK_CONST(0xf)
#define ISP_HOSTIF_RD_COUNT_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_RD_COUNT_0_RD_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_HOSTIF_RD_COUNT_0_RD_COUNT_FIELD                    _MK_FIELD_CONST(0xf, ISP_HOSTIF_RD_COUNT_0_RD_COUNT_SHIFT)
#define ISP_HOSTIF_RD_COUNT_0_RD_COUNT_RANGE                    3:0
#define ISP_HOSTIF_RD_COUNT_0_RD_COUNT_WOFFSET                  0x0
#define ISP_HOSTIF_RD_COUNT_0_RD_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_RD_COUNT_0_RD_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define ISP_HOSTIF_RD_COUNT_0_RD_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_RD_COUNT_0_RD_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_HOSTIF_RD_RTN_DATA_0
#define ISP_HOSTIF_RD_RTN_DATA_0                        _MK_ADDR_CONST(0x11)
#define ISP_HOSTIF_RD_RTN_DATA_0_SELWRE                         0x0
#define ISP_HOSTIF_RD_RTN_DATA_0_WORD_COUNT                     0x1
#define ISP_HOSTIF_RD_RTN_DATA_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_RD_RTN_DATA_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_HOSTIF_RD_RTN_DATA_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_RD_RTN_DATA_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_RD_RTN_DATA_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ISP_HOSTIF_RD_RTN_DATA_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_RD_RTN_DATA_0_RTN_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_HOSTIF_RD_RTN_DATA_0_RTN_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, ISP_HOSTIF_RD_RTN_DATA_0_RTN_DATA_SHIFT)
#define ISP_HOSTIF_RD_RTN_DATA_0_RTN_DATA_RANGE                 31:0
#define ISP_HOSTIF_RD_RTN_DATA_0_RTN_DATA_WOFFSET                       0x0
#define ISP_HOSTIF_RD_RTN_DATA_0_RTN_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_RD_RTN_DATA_0_RTN_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define ISP_HOSTIF_RD_RTN_DATA_0_RTN_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_RD_RTN_DATA_0_RTN_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 18 [0x12]

// Reserved address 19 [0x13]

// Register ISP_HOSTIF_FRAMEID_0
#define ISP_HOSTIF_FRAMEID_0                    _MK_ADDR_CONST(0x14)
#define ISP_HOSTIF_FRAMEID_0_SELWRE                     0x0
#define ISP_HOSTIF_FRAMEID_0_WORD_COUNT                         0x1
#define ISP_HOSTIF_FRAMEID_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_FRAMEID_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define ISP_HOSTIF_FRAMEID_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_FRAMEID_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_FRAMEID_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define ISP_HOSTIF_FRAMEID_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define ISP_HOSTIF_FRAMEID_0_FRAMEID_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_HOSTIF_FRAMEID_0_FRAMEID_FIELD                      _MK_FIELD_CONST(0xffffffff, ISP_HOSTIF_FRAMEID_0_FRAMEID_SHIFT)
#define ISP_HOSTIF_FRAMEID_0_FRAMEID_RANGE                      31:0
#define ISP_HOSTIF_FRAMEID_0_FRAMEID_WOFFSET                    0x0
#define ISP_HOSTIF_FRAMEID_0_FRAMEID_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_FRAMEID_0_FRAMEID_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define ISP_HOSTIF_FRAMEID_0_FRAMEID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_HOSTIF_FRAMEID_0_FRAMEID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_SF_STATS_CONFIG_0
#define ISP_SF_STATS_CONFIG_0                   _MK_ADDR_CONST(0x15)
#define ISP_SF_STATS_CONFIG_0_SELWRE                    0x0
#define ISP_SF_STATS_CONFIG_0_WORD_COUNT                        0x1
#define ISP_SF_STATS_CONFIG_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_SF_STATS_CONFIG_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_SF_STATS_CONFIG_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_SF_STATS_CONFIG_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_SF_STATS_CONFIG_0_READ_MASK                         _MK_MASK_CONST(0x7)
#define ISP_SF_STATS_CONFIG_0_WRITE_MASK                        _MK_MASK_CONST(0x7)
#define ISP_SF_STATS_CONFIG_0_STATS_CHUNK_SIZE_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_SF_STATS_CONFIG_0_STATS_CHUNK_SIZE_FIELD                    _MK_FIELD_CONST(0x7, ISP_SF_STATS_CONFIG_0_STATS_CHUNK_SIZE_SHIFT)
#define ISP_SF_STATS_CONFIG_0_STATS_CHUNK_SIZE_RANGE                    2:0
#define ISP_SF_STATS_CONFIG_0_STATS_CHUNK_SIZE_WOFFSET                  0x0
#define ISP_SF_STATS_CONFIG_0_STATS_CHUNK_SIZE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_SF_STATS_CONFIG_0_STATS_CHUNK_SIZE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_SF_STATS_CONFIG_0_STATS_CHUNK_SIZE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_SF_STATS_CONFIG_0_STATS_CHUNK_SIZE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 22 [0x16]

// Reserved address 23 [0x17]
#define ISP_VI_ID       1
#define ISP_MR0_ID      2
#define ISP_MR1_ID      3
#define ISP_AT0_ID      4
#define ISP_LS_ID       5
#define ISP_XBA_ID      6
#define ISP_AT1_ID      7
#define ISP_POP_ID      8
#define ISP_H0_ID       9
#define ISP_LAC0_ID     10
#define ISP_AP_ID       11
#define ISP_GPP0_ID     12
#define ISP_GPP3_ID     13
#define ISP_CSW_ID      13
#define ISP_FX_ID       14
#define ISP_DS_ID       15
#define ISP_XAB_ID      16
#define ISP_H1_ID       17
#define ISP_FM_ID       18
#define ISP_FB_ID       19
#define ISP_NRLPF_ID    20

// Register ISP_XA_SRC_0_0
#define ISP_XA_SRC_0_0                  _MK_ADDR_CONST(0x18)
#define ISP_XA_SRC_0_0_SELWRE                   0x0
#define ISP_XA_SRC_0_0_WORD_COUNT                       0x1
#define ISP_XA_SRC_0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_XA_SRC_0_0_RESET_MASK                       _MK_MASK_CONST(0x3e007c1f)
#define ISP_XA_SRC_0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_XA_SRC_0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_XA_SRC_0_0_READ_MASK                        _MK_MASK_CONST(0x3e007c1f)
#define ISP_XA_SRC_0_0_WRITE_MASK                       _MK_MASK_CONST(0x3e007c1f)
#define ISP_XA_SRC_0_0_AT0_SRC_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_XA_SRC_0_0_AT0_SRC_FIELD                    _MK_FIELD_CONST(0x1f, ISP_XA_SRC_0_0_AT0_SRC_SHIFT)
#define ISP_XA_SRC_0_0_AT0_SRC_RANGE                    4:0
#define ISP_XA_SRC_0_0_AT0_SRC_WOFFSET                  0x0
#define ISP_XA_SRC_0_0_AT0_SRC_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_XA_SRC_0_0_AT0_SRC_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define ISP_XA_SRC_0_0_AT0_SRC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_XA_SRC_0_0_AT0_SRC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_XA_SRC_0_0_AT0_SRC_NONE                     _MK_ENUM_CONST(0)
#define ISP_XA_SRC_0_0_AT0_SRC_VI                       _MK_ENUM_CONST(1)
#define ISP_XA_SRC_0_0_AT0_SRC_MR0                      _MK_ENUM_CONST(2)
#define ISP_XA_SRC_0_0_AT0_SRC_LS                       _MK_ENUM_CONST(5)
#define ISP_XA_SRC_0_0_AT0_SRC_XBA                      _MK_ENUM_CONST(6)
#define ISP_XA_SRC_0_0_AT0_SRC_H0                       _MK_ENUM_CONST(9)
#define ISP_XA_SRC_0_0_AT0_SRC_LAC0                     _MK_ENUM_CONST(10)
#define ISP_XA_SRC_0_0_AT0_SRC_NRLPF                    _MK_ENUM_CONST(20)

#define ISP_XA_SRC_0_0_LS_SRC_SHIFT                     _MK_SHIFT_CONST(10)
#define ISP_XA_SRC_0_0_LS_SRC_FIELD                     _MK_FIELD_CONST(0x1f, ISP_XA_SRC_0_0_LS_SRC_SHIFT)
#define ISP_XA_SRC_0_0_LS_SRC_RANGE                     14:10
#define ISP_XA_SRC_0_0_LS_SRC_WOFFSET                   0x0
#define ISP_XA_SRC_0_0_LS_SRC_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_XA_SRC_0_0_LS_SRC_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define ISP_XA_SRC_0_0_LS_SRC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_XA_SRC_0_0_LS_SRC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_XA_SRC_0_0_LS_SRC_NONE                      _MK_ENUM_CONST(0)
#define ISP_XA_SRC_0_0_LS_SRC_VI                        _MK_ENUM_CONST(1)
#define ISP_XA_SRC_0_0_LS_SRC_MR0                       _MK_ENUM_CONST(2)
#define ISP_XA_SRC_0_0_LS_SRC_AT0                       _MK_ENUM_CONST(4)
#define ISP_XA_SRC_0_0_LS_SRC_XBA                       _MK_ENUM_CONST(6)
#define ISP_XA_SRC_0_0_LS_SRC_H0                        _MK_ENUM_CONST(9)
#define ISP_XA_SRC_0_0_LS_SRC_LAC0                      _MK_ENUM_CONST(10)
#define ISP_XA_SRC_0_0_LS_SRC_NRLPF                     _MK_ENUM_CONST(20)

#define ISP_XA_SRC_0_0_H0_SRC_SHIFT                     _MK_SHIFT_CONST(25)
#define ISP_XA_SRC_0_0_H0_SRC_FIELD                     _MK_FIELD_CONST(0x1f, ISP_XA_SRC_0_0_H0_SRC_SHIFT)
#define ISP_XA_SRC_0_0_H0_SRC_RANGE                     29:25
#define ISP_XA_SRC_0_0_H0_SRC_WOFFSET                   0x0
#define ISP_XA_SRC_0_0_H0_SRC_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_XA_SRC_0_0_H0_SRC_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define ISP_XA_SRC_0_0_H0_SRC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_XA_SRC_0_0_H0_SRC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_XA_SRC_0_0_H0_SRC_NONE                      _MK_ENUM_CONST(0)
#define ISP_XA_SRC_0_0_H0_SRC_VI                        _MK_ENUM_CONST(1)
#define ISP_XA_SRC_0_0_H0_SRC_MR0                       _MK_ENUM_CONST(2)
#define ISP_XA_SRC_0_0_H0_SRC_AT0                       _MK_ENUM_CONST(4)
#define ISP_XA_SRC_0_0_H0_SRC_LS                        _MK_ENUM_CONST(5)
#define ISP_XA_SRC_0_0_H0_SRC_XBA                       _MK_ENUM_CONST(6)
#define ISP_XA_SRC_0_0_H0_SRC_LAC0                      _MK_ENUM_CONST(10)
#define ISP_XA_SRC_0_0_H0_SRC_NRLPF                     _MK_ENUM_CONST(20)


// Register ISP_XA_SRC_1_0
#define ISP_XA_SRC_1_0                  _MK_ADDR_CONST(0x19)
#define ISP_XA_SRC_1_0_SELWRE                   0x0
#define ISP_XA_SRC_1_0_WORD_COUNT                       0x1
#define ISP_XA_SRC_1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_XA_SRC_1_0_RESET_MASK                       _MK_MASK_CONST(0xfffff)
#define ISP_XA_SRC_1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_XA_SRC_1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_XA_SRC_1_0_READ_MASK                        _MK_MASK_CONST(0xfffff)
#define ISP_XA_SRC_1_0_WRITE_MASK                       _MK_MASK_CONST(0xfffff)
#define ISP_XA_SRC_1_0_LAC0_SRC_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_XA_SRC_1_0_LAC0_SRC_FIELD                   _MK_FIELD_CONST(0x1f, ISP_XA_SRC_1_0_LAC0_SRC_SHIFT)
#define ISP_XA_SRC_1_0_LAC0_SRC_RANGE                   4:0
#define ISP_XA_SRC_1_0_LAC0_SRC_WOFFSET                 0x0
#define ISP_XA_SRC_1_0_LAC0_SRC_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_XA_SRC_1_0_LAC0_SRC_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define ISP_XA_SRC_1_0_LAC0_SRC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_XA_SRC_1_0_LAC0_SRC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_XA_SRC_1_0_LAC0_SRC_NONE                    _MK_ENUM_CONST(0)
#define ISP_XA_SRC_1_0_LAC0_SRC_VI                      _MK_ENUM_CONST(1)
#define ISP_XA_SRC_1_0_LAC0_SRC_MR0                     _MK_ENUM_CONST(2)
#define ISP_XA_SRC_1_0_LAC0_SRC_AT0                     _MK_ENUM_CONST(4)
#define ISP_XA_SRC_1_0_LAC0_SRC_LS                      _MK_ENUM_CONST(5)
#define ISP_XA_SRC_1_0_LAC0_SRC_XBA                     _MK_ENUM_CONST(6)
#define ISP_XA_SRC_1_0_LAC0_SRC_H0                      _MK_ENUM_CONST(9)
#define ISP_XA_SRC_1_0_LAC0_SRC_NRLPF                   _MK_ENUM_CONST(20)

#define ISP_XA_SRC_1_0_AP_SRC_SHIFT                     _MK_SHIFT_CONST(5)
#define ISP_XA_SRC_1_0_AP_SRC_FIELD                     _MK_FIELD_CONST(0x1f, ISP_XA_SRC_1_0_AP_SRC_SHIFT)
#define ISP_XA_SRC_1_0_AP_SRC_RANGE                     9:5
#define ISP_XA_SRC_1_0_AP_SRC_WOFFSET                   0x0
#define ISP_XA_SRC_1_0_AP_SRC_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_XA_SRC_1_0_AP_SRC_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define ISP_XA_SRC_1_0_AP_SRC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_XA_SRC_1_0_AP_SRC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_XA_SRC_1_0_AP_SRC_NONE                      _MK_ENUM_CONST(0)
#define ISP_XA_SRC_1_0_AP_SRC_VI                        _MK_ENUM_CONST(1)
#define ISP_XA_SRC_1_0_AP_SRC_MR0                       _MK_ENUM_CONST(2)
#define ISP_XA_SRC_1_0_AP_SRC_AT0                       _MK_ENUM_CONST(4)
#define ISP_XA_SRC_1_0_AP_SRC_LS                        _MK_ENUM_CONST(5)
#define ISP_XA_SRC_1_0_AP_SRC_XBA                       _MK_ENUM_CONST(6)
#define ISP_XA_SRC_1_0_AP_SRC_H0                        _MK_ENUM_CONST(9)
#define ISP_XA_SRC_1_0_AP_SRC_LAC0                      _MK_ENUM_CONST(10)
#define ISP_XA_SRC_1_0_AP_SRC_NRLPF                     _MK_ENUM_CONST(20)

#define ISP_XA_SRC_1_0_XAB_SRC_SHIFT                    _MK_SHIFT_CONST(10)
#define ISP_XA_SRC_1_0_XAB_SRC_FIELD                    _MK_FIELD_CONST(0x1f, ISP_XA_SRC_1_0_XAB_SRC_SHIFT)
#define ISP_XA_SRC_1_0_XAB_SRC_RANGE                    14:10
#define ISP_XA_SRC_1_0_XAB_SRC_WOFFSET                  0x0
#define ISP_XA_SRC_1_0_XAB_SRC_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_XA_SRC_1_0_XAB_SRC_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define ISP_XA_SRC_1_0_XAB_SRC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_XA_SRC_1_0_XAB_SRC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_XA_SRC_1_0_XAB_SRC_NONE                     _MK_ENUM_CONST(0)
#define ISP_XA_SRC_1_0_XAB_SRC_VI                       _MK_ENUM_CONST(1)
#define ISP_XA_SRC_1_0_XAB_SRC_AT0                      _MK_ENUM_CONST(4)
#define ISP_XA_SRC_1_0_XAB_SRC_LS                       _MK_ENUM_CONST(5)
#define ISP_XA_SRC_1_0_XAB_SRC_XBA                      _MK_ENUM_CONST(6)
#define ISP_XA_SRC_1_0_XAB_SRC_H0                       _MK_ENUM_CONST(9)
#define ISP_XA_SRC_1_0_XAB_SRC_LAC0                     _MK_ENUM_CONST(10)
#define ISP_XA_SRC_1_0_XAB_SRC_NRLPF                    _MK_ENUM_CONST(20)

#define ISP_XA_SRC_1_0_NRLPF_SRC_SHIFT                  _MK_SHIFT_CONST(15)
#define ISP_XA_SRC_1_0_NRLPF_SRC_FIELD                  _MK_FIELD_CONST(0x1f, ISP_XA_SRC_1_0_NRLPF_SRC_SHIFT)
#define ISP_XA_SRC_1_0_NRLPF_SRC_RANGE                  19:15
#define ISP_XA_SRC_1_0_NRLPF_SRC_WOFFSET                        0x0
#define ISP_XA_SRC_1_0_NRLPF_SRC_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_XA_SRC_1_0_NRLPF_SRC_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define ISP_XA_SRC_1_0_NRLPF_SRC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_XA_SRC_1_0_NRLPF_SRC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_XA_SRC_1_0_NRLPF_SRC_NONE                   _MK_ENUM_CONST(0)
#define ISP_XA_SRC_1_0_NRLPF_SRC_VI                     _MK_ENUM_CONST(1)
#define ISP_XA_SRC_1_0_NRLPF_SRC_MR0                    _MK_ENUM_CONST(2)
#define ISP_XA_SRC_1_0_NRLPF_SRC_AT0                    _MK_ENUM_CONST(4)
#define ISP_XA_SRC_1_0_NRLPF_SRC_LS                     _MK_ENUM_CONST(5)
#define ISP_XA_SRC_1_0_NRLPF_SRC_XBA                    _MK_ENUM_CONST(6)
#define ISP_XA_SRC_1_0_NRLPF_SRC_H0                     _MK_ENUM_CONST(9)
#define ISP_XA_SRC_1_0_NRLPF_SRC_LAC0                   _MK_ENUM_CONST(10)


// Register ISP_XB_SRC_0_0
#define ISP_XB_SRC_0_0                  _MK_ADDR_CONST(0x1a)
#define ISP_XB_SRC_0_0_SELWRE                   0x0
#define ISP_XB_SRC_0_0_WORD_COUNT                       0x1
#define ISP_XB_SRC_0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_XB_SRC_0_0_RESET_MASK                       _MK_MASK_CONST(0x1ffffff)
#define ISP_XB_SRC_0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_XB_SRC_0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_XB_SRC_0_0_READ_MASK                        _MK_MASK_CONST(0x1ffffff)
#define ISP_XB_SRC_0_0_WRITE_MASK                       _MK_MASK_CONST(0x1ffffff)
#define ISP_XB_SRC_0_0_AT1_SRC_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_XB_SRC_0_0_AT1_SRC_FIELD                    _MK_FIELD_CONST(0x1f, ISP_XB_SRC_0_0_AT1_SRC_SHIFT)
#define ISP_XB_SRC_0_0_AT1_SRC_RANGE                    4:0
#define ISP_XB_SRC_0_0_AT1_SRC_WOFFSET                  0x0
#define ISP_XB_SRC_0_0_AT1_SRC_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_XB_SRC_0_0_AT1_SRC_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define ISP_XB_SRC_0_0_AT1_SRC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_XB_SRC_0_0_AT1_SRC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_XB_SRC_0_0_AT1_SRC_NONE                     _MK_ENUM_CONST(0)
#define ISP_XB_SRC_0_0_AT1_SRC_MR0                      _MK_ENUM_CONST(2)
#define ISP_XB_SRC_0_0_AT1_SRC_AP                       _MK_ENUM_CONST(11)
#define ISP_XB_SRC_0_0_AT1_SRC_GPP0                     _MK_ENUM_CONST(12)
#define ISP_XB_SRC_0_0_AT1_SRC_FX                       _MK_ENUM_CONST(14)
#define ISP_XB_SRC_0_0_AT1_SRC_DS                       _MK_ENUM_CONST(15)
#define ISP_XB_SRC_0_0_AT1_SRC_XAB                      _MK_ENUM_CONST(16)
#define ISP_XB_SRC_0_0_AT1_SRC_H1                       _MK_ENUM_CONST(17)
#define ISP_XB_SRC_0_0_AT1_SRC_FB                       _MK_ENUM_CONST(19)

#define ISP_XB_SRC_0_0_GPP0_SRC_SHIFT                   _MK_SHIFT_CONST(5)
#define ISP_XB_SRC_0_0_GPP0_SRC_FIELD                   _MK_FIELD_CONST(0x1f, ISP_XB_SRC_0_0_GPP0_SRC_SHIFT)
#define ISP_XB_SRC_0_0_GPP0_SRC_RANGE                   9:5
#define ISP_XB_SRC_0_0_GPP0_SRC_WOFFSET                 0x0
#define ISP_XB_SRC_0_0_GPP0_SRC_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_XB_SRC_0_0_GPP0_SRC_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define ISP_XB_SRC_0_0_GPP0_SRC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_XB_SRC_0_0_GPP0_SRC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_XB_SRC_0_0_GPP0_SRC_NONE                    _MK_ENUM_CONST(0)
#define ISP_XB_SRC_0_0_GPP0_SRC_MR0                     _MK_ENUM_CONST(2)
#define ISP_XB_SRC_0_0_GPP0_SRC_AT1                     _MK_ENUM_CONST(7)
#define ISP_XB_SRC_0_0_GPP0_SRC_AP                      _MK_ENUM_CONST(11)
#define ISP_XB_SRC_0_0_GPP0_SRC_FX                      _MK_ENUM_CONST(14)
#define ISP_XB_SRC_0_0_GPP0_SRC_DS                      _MK_ENUM_CONST(15)
#define ISP_XB_SRC_0_0_GPP0_SRC_XAB                     _MK_ENUM_CONST(16)
#define ISP_XB_SRC_0_0_GPP0_SRC_H1                      _MK_ENUM_CONST(17)
#define ISP_XB_SRC_0_0_GPP0_SRC_FB                      _MK_ENUM_CONST(19)

#define ISP_XB_SRC_0_0_FX_SRC_SHIFT                     _MK_SHIFT_CONST(10)
#define ISP_XB_SRC_0_0_FX_SRC_FIELD                     _MK_FIELD_CONST(0x1f, ISP_XB_SRC_0_0_FX_SRC_SHIFT)
#define ISP_XB_SRC_0_0_FX_SRC_RANGE                     14:10
#define ISP_XB_SRC_0_0_FX_SRC_WOFFSET                   0x0
#define ISP_XB_SRC_0_0_FX_SRC_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_XB_SRC_0_0_FX_SRC_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define ISP_XB_SRC_0_0_FX_SRC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_XB_SRC_0_0_FX_SRC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_XB_SRC_0_0_FX_SRC_NONE                      _MK_ENUM_CONST(0)
#define ISP_XB_SRC_0_0_FX_SRC_MR0                       _MK_ENUM_CONST(2)
#define ISP_XB_SRC_0_0_FX_SRC_AT1                       _MK_ENUM_CONST(7)
#define ISP_XB_SRC_0_0_FX_SRC_AP                        _MK_ENUM_CONST(11)
#define ISP_XB_SRC_0_0_FX_SRC_GPP0                      _MK_ENUM_CONST(12)
#define ISP_XB_SRC_0_0_FX_SRC_DS                        _MK_ENUM_CONST(15)
#define ISP_XB_SRC_0_0_FX_SRC_XAB                       _MK_ENUM_CONST(16)
#define ISP_XB_SRC_0_0_FX_SRC_H1                        _MK_ENUM_CONST(17)
#define ISP_XB_SRC_0_0_FX_SRC_FB                        _MK_ENUM_CONST(19)

#define ISP_XB_SRC_0_0_DS_SRC_SHIFT                     _MK_SHIFT_CONST(15)
#define ISP_XB_SRC_0_0_DS_SRC_FIELD                     _MK_FIELD_CONST(0x1f, ISP_XB_SRC_0_0_DS_SRC_SHIFT)
#define ISP_XB_SRC_0_0_DS_SRC_RANGE                     19:15
#define ISP_XB_SRC_0_0_DS_SRC_WOFFSET                   0x0
#define ISP_XB_SRC_0_0_DS_SRC_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_XB_SRC_0_0_DS_SRC_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define ISP_XB_SRC_0_0_DS_SRC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_XB_SRC_0_0_DS_SRC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_XB_SRC_0_0_DS_SRC_NONE                      _MK_ENUM_CONST(0)
#define ISP_XB_SRC_0_0_DS_SRC_MR0                       _MK_ENUM_CONST(2)
#define ISP_XB_SRC_0_0_DS_SRC_AT1                       _MK_ENUM_CONST(7)
#define ISP_XB_SRC_0_0_DS_SRC_AP                        _MK_ENUM_CONST(11)
#define ISP_XB_SRC_0_0_DS_SRC_GPP0                      _MK_ENUM_CONST(12)
#define ISP_XB_SRC_0_0_DS_SRC_FX                        _MK_ENUM_CONST(14)
#define ISP_XB_SRC_0_0_DS_SRC_XAB                       _MK_ENUM_CONST(16)
#define ISP_XB_SRC_0_0_DS_SRC_H1                        _MK_ENUM_CONST(17)
#define ISP_XB_SRC_0_0_DS_SRC_FB                        _MK_ENUM_CONST(19)

#define ISP_XB_SRC_0_0_H1_SRC_SHIFT                     _MK_SHIFT_CONST(20)
#define ISP_XB_SRC_0_0_H1_SRC_FIELD                     _MK_FIELD_CONST(0x1f, ISP_XB_SRC_0_0_H1_SRC_SHIFT)
#define ISP_XB_SRC_0_0_H1_SRC_RANGE                     24:20
#define ISP_XB_SRC_0_0_H1_SRC_WOFFSET                   0x0
#define ISP_XB_SRC_0_0_H1_SRC_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_XB_SRC_0_0_H1_SRC_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define ISP_XB_SRC_0_0_H1_SRC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_XB_SRC_0_0_H1_SRC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_XB_SRC_0_0_H1_SRC_NONE                      _MK_ENUM_CONST(0)
#define ISP_XB_SRC_0_0_H1_SRC_MR0                       _MK_ENUM_CONST(2)
#define ISP_XB_SRC_0_0_H1_SRC_AT1                       _MK_ENUM_CONST(7)
#define ISP_XB_SRC_0_0_H1_SRC_AP                        _MK_ENUM_CONST(11)
#define ISP_XB_SRC_0_0_H1_SRC_GPP0                      _MK_ENUM_CONST(12)
#define ISP_XB_SRC_0_0_H1_SRC_FX                        _MK_ENUM_CONST(14)
#define ISP_XB_SRC_0_0_H1_SRC_DS                        _MK_ENUM_CONST(15)
#define ISP_XB_SRC_0_0_H1_SRC_XAB                       _MK_ENUM_CONST(16)
#define ISP_XB_SRC_0_0_H1_SRC_FB                        _MK_ENUM_CONST(19)


// Register ISP_XB_SRC_1_0
#define ISP_XB_SRC_1_0                  _MK_ADDR_CONST(0x1b)
#define ISP_XB_SRC_1_0_SELWRE                   0x0
#define ISP_XB_SRC_1_0_WORD_COUNT                       0x1
#define ISP_XB_SRC_1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_XB_SRC_1_0_RESET_MASK                       _MK_MASK_CONST(0xf83ff)
#define ISP_XB_SRC_1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_XB_SRC_1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_XB_SRC_1_0_READ_MASK                        _MK_MASK_CONST(0xf83ff)
#define ISP_XB_SRC_1_0_WRITE_MASK                       _MK_MASK_CONST(0xf83ff)
#define ISP_XB_SRC_1_0_FB_SRC_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_XB_SRC_1_0_FB_SRC_FIELD                     _MK_FIELD_CONST(0x1f, ISP_XB_SRC_1_0_FB_SRC_SHIFT)
#define ISP_XB_SRC_1_0_FB_SRC_RANGE                     4:0
#define ISP_XB_SRC_1_0_FB_SRC_WOFFSET                   0x0
#define ISP_XB_SRC_1_0_FB_SRC_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_XB_SRC_1_0_FB_SRC_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define ISP_XB_SRC_1_0_FB_SRC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_XB_SRC_1_0_FB_SRC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_XB_SRC_1_0_FB_SRC_NONE                      _MK_ENUM_CONST(0)
#define ISP_XB_SRC_1_0_FB_SRC_MR0                       _MK_ENUM_CONST(2)
#define ISP_XB_SRC_1_0_FB_SRC_AT1                       _MK_ENUM_CONST(7)
#define ISP_XB_SRC_1_0_FB_SRC_AP                        _MK_ENUM_CONST(11)
#define ISP_XB_SRC_1_0_FB_SRC_GPP0                      _MK_ENUM_CONST(12)
#define ISP_XB_SRC_1_0_FB_SRC_FX                        _MK_ENUM_CONST(14)
#define ISP_XB_SRC_1_0_FB_SRC_DS                        _MK_ENUM_CONST(15)
#define ISP_XB_SRC_1_0_FB_SRC_XAB                       _MK_ENUM_CONST(16)
#define ISP_XB_SRC_1_0_FB_SRC_H1                        _MK_ENUM_CONST(17)

#define ISP_XB_SRC_1_0_MW0_SRC_SHIFT                    _MK_SHIFT_CONST(5)
#define ISP_XB_SRC_1_0_MW0_SRC_FIELD                    _MK_FIELD_CONST(0x1f, ISP_XB_SRC_1_0_MW0_SRC_SHIFT)
#define ISP_XB_SRC_1_0_MW0_SRC_RANGE                    9:5
#define ISP_XB_SRC_1_0_MW0_SRC_WOFFSET                  0x0
#define ISP_XB_SRC_1_0_MW0_SRC_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_XB_SRC_1_0_MW0_SRC_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define ISP_XB_SRC_1_0_MW0_SRC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_XB_SRC_1_0_MW0_SRC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_XB_SRC_1_0_MW0_SRC_NONE                     _MK_ENUM_CONST(0)
#define ISP_XB_SRC_1_0_MW0_SRC_AT1                      _MK_ENUM_CONST(7)
#define ISP_XB_SRC_1_0_MW0_SRC_AP                       _MK_ENUM_CONST(11)
#define ISP_XB_SRC_1_0_MW0_SRC_GPP0                     _MK_ENUM_CONST(12)
#define ISP_XB_SRC_1_0_MW0_SRC_FX                       _MK_ENUM_CONST(14)
#define ISP_XB_SRC_1_0_MW0_SRC_DS                       _MK_ENUM_CONST(15)
#define ISP_XB_SRC_1_0_MW0_SRC_XAB                      _MK_ENUM_CONST(16)
#define ISP_XB_SRC_1_0_MW0_SRC_H1                       _MK_ENUM_CONST(17)
#define ISP_XB_SRC_1_0_MW0_SRC_FB                       _MK_ENUM_CONST(19)

#define ISP_XB_SRC_1_0_XBA_SRC_SHIFT                    _MK_SHIFT_CONST(15)
#define ISP_XB_SRC_1_0_XBA_SRC_FIELD                    _MK_FIELD_CONST(0x1f, ISP_XB_SRC_1_0_XBA_SRC_SHIFT)
#define ISP_XB_SRC_1_0_XBA_SRC_RANGE                    19:15
#define ISP_XB_SRC_1_0_XBA_SRC_WOFFSET                  0x0
#define ISP_XB_SRC_1_0_XBA_SRC_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_XB_SRC_1_0_XBA_SRC_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define ISP_XB_SRC_1_0_XBA_SRC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_XB_SRC_1_0_XBA_SRC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_XB_SRC_1_0_XBA_SRC_NONE                     _MK_ENUM_CONST(0)
#define ISP_XB_SRC_1_0_XBA_SRC_AT1                      _MK_ENUM_CONST(7)
#define ISP_XB_SRC_1_0_XBA_SRC_AP                       _MK_ENUM_CONST(11)
#define ISP_XB_SRC_1_0_XBA_SRC_GPP0                     _MK_ENUM_CONST(12)
#define ISP_XB_SRC_1_0_XBA_SRC_FX                       _MK_ENUM_CONST(14)
#define ISP_XB_SRC_1_0_XBA_SRC_DS                       _MK_ENUM_CONST(15)
#define ISP_XB_SRC_1_0_XBA_SRC_H1                       _MK_ENUM_CONST(17)
#define ISP_XB_SRC_1_0_XBA_SRC_FB                       _MK_ENUM_CONST(19)


// Register ISP_SAPOR_CFG_0
#define ISP_SAPOR_CFG_0                 _MK_ADDR_CONST(0x1c)
#define ISP_SAPOR_CFG_0_SELWRE                  0x0
#define ISP_SAPOR_CFG_0_WORD_COUNT                      0x1
#define ISP_SAPOR_CFG_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_SAPOR_CFG_0_RESET_MASK                      _MK_MASK_CONST(0x3)
#define ISP_SAPOR_CFG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_SAPOR_CFG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_SAPOR_CFG_0_READ_MASK                       _MK_MASK_CONST(0x3)
#define ISP_SAPOR_CFG_0_WRITE_MASK                      _MK_MASK_CONST(0x3)
#define ISP_SAPOR_CFG_0_SAPOR_SRC_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_SAPOR_CFG_0_SAPOR_SRC_FIELD                 _MK_FIELD_CONST(0x3, ISP_SAPOR_CFG_0_SAPOR_SRC_SHIFT)
#define ISP_SAPOR_CFG_0_SAPOR_SRC_RANGE                 1:0
#define ISP_SAPOR_CFG_0_SAPOR_SRC_WOFFSET                       0x0
#define ISP_SAPOR_CFG_0_SAPOR_SRC_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_SAPOR_CFG_0_SAPOR_SRC_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define ISP_SAPOR_CFG_0_SAPOR_SRC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_SAPOR_CFG_0_SAPOR_SRC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_SAPOR_CFG_0_SAPOR_SRC_DISABLED                      _MK_ENUM_CONST(0)
#define ISP_SAPOR_CFG_0_SAPOR_SRC_VI                    _MK_ENUM_CONST(1)
#define ISP_SAPOR_CFG_0_SAPOR_SRC_MR                    _MK_ENUM_CONST(2)


// Register ISP_CG_CTRL_0
#define ISP_CG_CTRL_0                   _MK_ADDR_CONST(0x1d)
#define ISP_CG_CTRL_0_SELWRE                    0x0
#define ISP_CG_CTRL_0_WORD_COUNT                        0x1
#define ISP_CG_CTRL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_CG_CTRL_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define ISP_CG_CTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_CG_CTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_CG_CTRL_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define ISP_CG_CTRL_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define ISP_CG_CTRL_0_CG_2ND_LEVEL_EN_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_CG_CTRL_0_CG_2ND_LEVEL_EN_FIELD                     _MK_FIELD_CONST(0x1, ISP_CG_CTRL_0_CG_2ND_LEVEL_EN_SHIFT)
#define ISP_CG_CTRL_0_CG_2ND_LEVEL_EN_RANGE                     0:0
#define ISP_CG_CTRL_0_CG_2ND_LEVEL_EN_WOFFSET                   0x0
#define ISP_CG_CTRL_0_CG_2ND_LEVEL_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_CG_CTRL_0_CG_2ND_LEVEL_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ISP_CG_CTRL_0_CG_2ND_LEVEL_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_CG_CTRL_0_CG_2ND_LEVEL_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_CG_CTRL_0_CG_2ND_LEVEL_EN_DISABLE                   _MK_ENUM_CONST(0)
#define ISP_CG_CTRL_0_CG_2ND_LEVEL_EN_ENABLE                    _MK_ENUM_CONST(1)


// Register ISP_SM_CFG_MR_0
#define ISP_SM_CFG_MR_0                 _MK_ADDR_CONST(0x1e)
#define ISP_SM_CFG_MR_0_SELWRE                  0x0
#define ISP_SM_CFG_MR_0_WORD_COUNT                      0x1
#define ISP_SM_CFG_MR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_SM_CFG_MR_0_RESET_MASK                      _MK_MASK_CONST(0x20)
#define ISP_SM_CFG_MR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_SM_CFG_MR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_SM_CFG_MR_0_READ_MASK                       _MK_MASK_CONST(0x20)
#define ISP_SM_CFG_MR_0_WRITE_MASK                      _MK_MASK_CONST(0x20)
#define ISP_SM_CFG_MR_0_KILL_UI_BNDL_SHIFT                      _MK_SHIFT_CONST(5)
#define ISP_SM_CFG_MR_0_KILL_UI_BNDL_FIELD                      _MK_FIELD_CONST(0x1, ISP_SM_CFG_MR_0_KILL_UI_BNDL_SHIFT)
#define ISP_SM_CFG_MR_0_KILL_UI_BNDL_RANGE                      5:5
#define ISP_SM_CFG_MR_0_KILL_UI_BNDL_WOFFSET                    0x0
#define ISP_SM_CFG_MR_0_KILL_UI_BNDL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_SM_CFG_MR_0_KILL_UI_BNDL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ISP_SM_CFG_MR_0_KILL_UI_BNDL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_SM_CFG_MR_0_KILL_UI_BNDL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_SM_CFG_MR_0_KILL_UI_BNDL_DISABLE                    _MK_ENUM_CONST(0)
#define ISP_SM_CFG_MR_0_KILL_UI_BNDL_ENABLE                     _MK_ENUM_CONST(1)


// Register ISP_SM_CFG_MR
#define ISP_SM_CFG_MR                   _MK_ADDR_CONST(0x1e)
#define ISP_SM_CFG_MR_SELWRE                    0x0
#define ISP_SM_CFG_MR_WORD_COUNT                        0x1
#define ISP_SM_CFG_MR_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_SM_CFG_MR_RESET_MASK                        _MK_MASK_CONST(0x20)
#define ISP_SM_CFG_MR_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_SM_CFG_MR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_SM_CFG_MR_READ_MASK                         _MK_MASK_CONST(0x20)
#define ISP_SM_CFG_MR_WRITE_MASK                        _MK_MASK_CONST(0x20)
#define ISP_SM_CFG_MR_KILL_UI_BNDL_SHIFT                        _MK_SHIFT_CONST(5)
#define ISP_SM_CFG_MR_KILL_UI_BNDL_FIELD                        _MK_FIELD_CONST(0x1, ISP_SM_CFG_MR_KILL_UI_BNDL_SHIFT)
#define ISP_SM_CFG_MR_KILL_UI_BNDL_RANGE                        5:5
#define ISP_SM_CFG_MR_KILL_UI_BNDL_WOFFSET                      0x0
#define ISP_SM_CFG_MR_KILL_UI_BNDL_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_SM_CFG_MR_KILL_UI_BNDL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ISP_SM_CFG_MR_KILL_UI_BNDL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_SM_CFG_MR_KILL_UI_BNDL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_SM_CFG_MR_KILL_UI_BNDL_DISABLE                      _MK_ENUM_CONST(0)
#define ISP_SM_CFG_MR_KILL_UI_BNDL_ENABLE                       _MK_ENUM_CONST(1)


// Reserved address 31 [0x1f]

// Reserved address 32 [0x20]

// Register ISP_CRC_VALUE_0_0
#define ISP_CRC_VALUE_0_0                       _MK_ADDR_CONST(0x24)
#define ISP_CRC_VALUE_0_0_SELWRE                        0x0
#define ISP_CRC_VALUE_0_0_WORD_COUNT                    0x1
#define ISP_CRC_VALUE_0_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_CRC_VALUE_0_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_CRC_VALUE_0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_CRC_VALUE_0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_CRC_VALUE_0_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_CRC_VALUE_0_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ISP_CRC_VALUE_0_0_CRC_0_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_CRC_VALUE_0_0_CRC_0_FIELD                   _MK_FIELD_CONST(0xffffffff, ISP_CRC_VALUE_0_0_CRC_0_SHIFT)
#define ISP_CRC_VALUE_0_0_CRC_0_RANGE                   31:0
#define ISP_CRC_VALUE_0_0_CRC_0_WOFFSET                 0x0
#define ISP_CRC_VALUE_0_0_CRC_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_CRC_VALUE_0_0_CRC_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_CRC_VALUE_0_0_CRC_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_CRC_VALUE_0_0_CRC_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_CRC_VALUE_1_0
#define ISP_CRC_VALUE_1_0                       _MK_ADDR_CONST(0x25)
#define ISP_CRC_VALUE_1_0_SELWRE                        0x0
#define ISP_CRC_VALUE_1_0_WORD_COUNT                    0x1
#define ISP_CRC_VALUE_1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_CRC_VALUE_1_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_CRC_VALUE_1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_CRC_VALUE_1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_CRC_VALUE_1_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_CRC_VALUE_1_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ISP_CRC_VALUE_1_0_CRC_1_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_CRC_VALUE_1_0_CRC_1_FIELD                   _MK_FIELD_CONST(0xffffffff, ISP_CRC_VALUE_1_0_CRC_1_SHIFT)
#define ISP_CRC_VALUE_1_0_CRC_1_RANGE                   31:0
#define ISP_CRC_VALUE_1_0_CRC_1_WOFFSET                 0x0
#define ISP_CRC_VALUE_1_0_CRC_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_CRC_VALUE_1_0_CRC_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_CRC_VALUE_1_0_CRC_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_CRC_VALUE_1_0_CRC_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_CRC_VALUE_2_0
#define ISP_CRC_VALUE_2_0                       _MK_ADDR_CONST(0x26)
#define ISP_CRC_VALUE_2_0_SELWRE                        0x0
#define ISP_CRC_VALUE_2_0_WORD_COUNT                    0x1
#define ISP_CRC_VALUE_2_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_CRC_VALUE_2_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_CRC_VALUE_2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_CRC_VALUE_2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_CRC_VALUE_2_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_CRC_VALUE_2_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ISP_CRC_VALUE_2_0_CRC_2_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_CRC_VALUE_2_0_CRC_2_FIELD                   _MK_FIELD_CONST(0xffffffff, ISP_CRC_VALUE_2_0_CRC_2_SHIFT)
#define ISP_CRC_VALUE_2_0_CRC_2_RANGE                   31:0
#define ISP_CRC_VALUE_2_0_CRC_2_WOFFSET                 0x0
#define ISP_CRC_VALUE_2_0_CRC_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_CRC_VALUE_2_0_CRC_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_CRC_VALUE_2_0_CRC_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_CRC_VALUE_2_0_CRC_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_CRC_VALUE_3_0
#define ISP_CRC_VALUE_3_0                       _MK_ADDR_CONST(0x27)
#define ISP_CRC_VALUE_3_0_SELWRE                        0x0
#define ISP_CRC_VALUE_3_0_WORD_COUNT                    0x1
#define ISP_CRC_VALUE_3_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_CRC_VALUE_3_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_CRC_VALUE_3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_CRC_VALUE_3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_CRC_VALUE_3_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_CRC_VALUE_3_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ISP_CRC_VALUE_3_0_CRC_3_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_CRC_VALUE_3_0_CRC_3_FIELD                   _MK_FIELD_CONST(0xffffffff, ISP_CRC_VALUE_3_0_CRC_3_SHIFT)
#define ISP_CRC_VALUE_3_0_CRC_3_RANGE                   31:0
#define ISP_CRC_VALUE_3_0_CRC_3_WOFFSET                 0x0
#define ISP_CRC_VALUE_3_0_CRC_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_CRC_VALUE_3_0_CRC_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_CRC_VALUE_3_0_CRC_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_CRC_VALUE_3_0_CRC_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_CRC_COUNT_0_0
#define ISP_CRC_COUNT_0_0                       _MK_ADDR_CONST(0x28)
#define ISP_CRC_COUNT_0_0_SELWRE                        0x0
#define ISP_CRC_COUNT_0_0_WORD_COUNT                    0x1
#define ISP_CRC_COUNT_0_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_CRC_COUNT_0_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_CRC_COUNT_0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_CRC_COUNT_0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_CRC_COUNT_0_0_READ_MASK                     _MK_MASK_CONST(0xf)
#define ISP_CRC_COUNT_0_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ISP_CRC_COUNT_0_0_CRC_COUNT_0_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_CRC_COUNT_0_0_CRC_COUNT_0_FIELD                     _MK_FIELD_CONST(0xf, ISP_CRC_COUNT_0_0_CRC_COUNT_0_SHIFT)
#define ISP_CRC_COUNT_0_0_CRC_COUNT_0_RANGE                     3:0
#define ISP_CRC_COUNT_0_0_CRC_COUNT_0_WOFFSET                   0x0
#define ISP_CRC_COUNT_0_0_CRC_COUNT_0_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_CRC_COUNT_0_0_CRC_COUNT_0_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_CRC_COUNT_0_0_CRC_COUNT_0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_CRC_COUNT_0_0_CRC_COUNT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_CRC_COUNT_1_0
#define ISP_CRC_COUNT_1_0                       _MK_ADDR_CONST(0x29)
#define ISP_CRC_COUNT_1_0_SELWRE                        0x0
#define ISP_CRC_COUNT_1_0_WORD_COUNT                    0x1
#define ISP_CRC_COUNT_1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_CRC_COUNT_1_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_CRC_COUNT_1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_CRC_COUNT_1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_CRC_COUNT_1_0_READ_MASK                     _MK_MASK_CONST(0xf)
#define ISP_CRC_COUNT_1_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ISP_CRC_COUNT_1_0_CRC_COUNT_1_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_CRC_COUNT_1_0_CRC_COUNT_1_FIELD                     _MK_FIELD_CONST(0xf, ISP_CRC_COUNT_1_0_CRC_COUNT_1_SHIFT)
#define ISP_CRC_COUNT_1_0_CRC_COUNT_1_RANGE                     3:0
#define ISP_CRC_COUNT_1_0_CRC_COUNT_1_WOFFSET                   0x0
#define ISP_CRC_COUNT_1_0_CRC_COUNT_1_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_CRC_COUNT_1_0_CRC_COUNT_1_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_CRC_COUNT_1_0_CRC_COUNT_1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_CRC_COUNT_1_0_CRC_COUNT_1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_CRC_COUNT_2_0
#define ISP_CRC_COUNT_2_0                       _MK_ADDR_CONST(0x2a)
#define ISP_CRC_COUNT_2_0_SELWRE                        0x0
#define ISP_CRC_COUNT_2_0_WORD_COUNT                    0x1
#define ISP_CRC_COUNT_2_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_CRC_COUNT_2_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_CRC_COUNT_2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_CRC_COUNT_2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_CRC_COUNT_2_0_READ_MASK                     _MK_MASK_CONST(0xf)
#define ISP_CRC_COUNT_2_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ISP_CRC_COUNT_2_0_CRC_COUNT_2_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_CRC_COUNT_2_0_CRC_COUNT_2_FIELD                     _MK_FIELD_CONST(0xf, ISP_CRC_COUNT_2_0_CRC_COUNT_2_SHIFT)
#define ISP_CRC_COUNT_2_0_CRC_COUNT_2_RANGE                     3:0
#define ISP_CRC_COUNT_2_0_CRC_COUNT_2_WOFFSET                   0x0
#define ISP_CRC_COUNT_2_0_CRC_COUNT_2_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_CRC_COUNT_2_0_CRC_COUNT_2_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_CRC_COUNT_2_0_CRC_COUNT_2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_CRC_COUNT_2_0_CRC_COUNT_2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_CRC_COUNT_3_0
#define ISP_CRC_COUNT_3_0                       _MK_ADDR_CONST(0x2b)
#define ISP_CRC_COUNT_3_0_SELWRE                        0x0
#define ISP_CRC_COUNT_3_0_WORD_COUNT                    0x1
#define ISP_CRC_COUNT_3_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_CRC_COUNT_3_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_CRC_COUNT_3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_CRC_COUNT_3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_CRC_COUNT_3_0_READ_MASK                     _MK_MASK_CONST(0xf)
#define ISP_CRC_COUNT_3_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ISP_CRC_COUNT_3_0_CRC_COUNT_3_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_CRC_COUNT_3_0_CRC_COUNT_3_FIELD                     _MK_FIELD_CONST(0xf, ISP_CRC_COUNT_3_0_CRC_COUNT_3_SHIFT)
#define ISP_CRC_COUNT_3_0_CRC_COUNT_3_RANGE                     3:0
#define ISP_CRC_COUNT_3_0_CRC_COUNT_3_WOFFSET                   0x0
#define ISP_CRC_COUNT_3_0_CRC_COUNT_3_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_CRC_COUNT_3_0_CRC_COUNT_3_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_CRC_COUNT_3_0_CRC_COUNT_3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_CRC_COUNT_3_0_CRC_COUNT_3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 44 [0x2c]

// Reserved address 45 [0x2d]

// Reserved address 46 [0x2e]

// Reserved address 47 [0x2f]

// Reserved address 48 [0x30]

// Reserved address 49 [0x31]

// Reserved address 50 [0x32]

// Reserved address 51 [0x33]

// Register ISP_CFG_GPP0_0
#define ISP_CFG_GPP0_0                  _MK_ADDR_CONST(0x34)
#define ISP_CFG_GPP0_0_SELWRE                   0x0
#define ISP_CFG_GPP0_0_WORD_COUNT                       0x1
#define ISP_CFG_GPP0_0_RESET_VAL                        _MK_MASK_CONST(0x2)
#define ISP_CFG_GPP0_0_RESET_MASK                       _MK_MASK_CONST(0x3)
#define ISP_CFG_GPP0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_CFG_GPP0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_CFG_GPP0_0_READ_MASK                        _MK_MASK_CONST(0x3)
#define ISP_CFG_GPP0_0_WRITE_MASK                       _MK_MASK_CONST(0x1)
#define ISP_CFG_GPP0_0_FUNC_ORDER_0_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_CFG_GPP0_0_FUNC_ORDER_0_FIELD                       _MK_FIELD_CONST(0x1, ISP_CFG_GPP0_0_FUNC_ORDER_0_SHIFT)
#define ISP_CFG_GPP0_0_FUNC_ORDER_0_RANGE                       0:0
#define ISP_CFG_GPP0_0_FUNC_ORDER_0_WOFFSET                     0x0
#define ISP_CFG_GPP0_0_FUNC_ORDER_0_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_CFG_GPP0_0_FUNC_ORDER_0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ISP_CFG_GPP0_0_FUNC_ORDER_0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_CFG_GPP0_0_FUNC_ORDER_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_CFG_GPP0_0_FUNC_ORDER_0_LIN_FIRST                   _MK_ENUM_CONST(0)
#define ISP_CFG_GPP0_0_FUNC_ORDER_0_NONLIN_FIRST                        _MK_ENUM_CONST(1)

#define ISP_CFG_GPP0_0_LUT_IN_USE_0_SHIFT                       _MK_SHIFT_CONST(1)
#define ISP_CFG_GPP0_0_LUT_IN_USE_0_FIELD                       _MK_FIELD_CONST(0x1, ISP_CFG_GPP0_0_LUT_IN_USE_0_SHIFT)
#define ISP_CFG_GPP0_0_LUT_IN_USE_0_RANGE                       1:1
#define ISP_CFG_GPP0_0_LUT_IN_USE_0_WOFFSET                     0x0
#define ISP_CFG_GPP0_0_LUT_IN_USE_0_DEFAULT                     _MK_MASK_CONST(0x1)
#define ISP_CFG_GPP0_0_LUT_IN_USE_0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ISP_CFG_GPP0_0_LUT_IN_USE_0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_CFG_GPP0_0_LUT_IN_USE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 53 [0x35]

// Reserved address 54 [0x36]

// Reserved address 55 [0x37]

// Reserved address 56 [0x38]

// Register ISP_CAPABILITIES_0
#define ISP_CAPABILITIES_0                      _MK_ADDR_CONST(0x39)
#define ISP_CAPABILITIES_0_SELWRE                       0x0
#define ISP_CAPABILITIES_0_WORD_COUNT                   0x1
#define ISP_CAPABILITIES_0_RESET_VAL                    _MK_MASK_CONST(0x242cb07b)
#define ISP_CAPABILITIES_0_RESET_MASK                   _MK_MASK_CONST(0xfc3eb07b)
#define ISP_CAPABILITIES_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_CAPABILITIES_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_CAPABILITIES_0_READ_MASK                    _MK_MASK_CONST(0x0)
#define ISP_CAPABILITIES_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ISP_CAPABILITIES_0_AT0_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_CAPABILITIES_0_AT0_FIELD                    _MK_FIELD_CONST(0x1, ISP_CAPABILITIES_0_AT0_SHIFT)
#define ISP_CAPABILITIES_0_AT0_RANGE                    0:0
#define ISP_CAPABILITIES_0_AT0_WOFFSET                  0x0
#define ISP_CAPABILITIES_0_AT0_DEFAULT                  _MK_MASK_CONST(0x1)
#define ISP_CAPABILITIES_0_AT0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ISP_CAPABILITIES_0_AT0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_CAPABILITIES_0_AT0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_CAPABILITIES_0_LS_SHIFT                     _MK_SHIFT_CONST(1)
#define ISP_CAPABILITIES_0_LS_FIELD                     _MK_FIELD_CONST(0x1, ISP_CAPABILITIES_0_LS_SHIFT)
#define ISP_CAPABILITIES_0_LS_RANGE                     1:1
#define ISP_CAPABILITIES_0_LS_WOFFSET                   0x0
#define ISP_CAPABILITIES_0_LS_DEFAULT                   _MK_MASK_CONST(0x1)
#define ISP_CAPABILITIES_0_LS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ISP_CAPABILITIES_0_LS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_CAPABILITIES_0_LS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_CAPABILITIES_0_AT1_SHIFT                    _MK_SHIFT_CONST(3)
#define ISP_CAPABILITIES_0_AT1_FIELD                    _MK_FIELD_CONST(0x1, ISP_CAPABILITIES_0_AT1_SHIFT)
#define ISP_CAPABILITIES_0_AT1_RANGE                    3:3
#define ISP_CAPABILITIES_0_AT1_WOFFSET                  0x0
#define ISP_CAPABILITIES_0_AT1_DEFAULT                  _MK_MASK_CONST(0x1)
#define ISP_CAPABILITIES_0_AT1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ISP_CAPABILITIES_0_AT1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_CAPABILITIES_0_AT1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_CAPABILITIES_0_H0_SHIFT                     _MK_SHIFT_CONST(4)
#define ISP_CAPABILITIES_0_H0_FIELD                     _MK_FIELD_CONST(0x1, ISP_CAPABILITIES_0_H0_SHIFT)
#define ISP_CAPABILITIES_0_H0_RANGE                     4:4
#define ISP_CAPABILITIES_0_H0_WOFFSET                   0x0
#define ISP_CAPABILITIES_0_H0_DEFAULT                   _MK_MASK_CONST(0x1)
#define ISP_CAPABILITIES_0_H0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ISP_CAPABILITIES_0_H0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_CAPABILITIES_0_H0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_CAPABILITIES_0_LAC0_SHIFT                   _MK_SHIFT_CONST(5)
#define ISP_CAPABILITIES_0_LAC0_FIELD                   _MK_FIELD_CONST(0x1, ISP_CAPABILITIES_0_LAC0_SHIFT)
#define ISP_CAPABILITIES_0_LAC0_RANGE                   5:5
#define ISP_CAPABILITIES_0_LAC0_WOFFSET                 0x0
#define ISP_CAPABILITIES_0_LAC0_DEFAULT                 _MK_MASK_CONST(0x1)
#define ISP_CAPABILITIES_0_LAC0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ISP_CAPABILITIES_0_LAC0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_CAPABILITIES_0_LAC0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_CAPABILITIES_0_NRLPF_SHIFT                  _MK_SHIFT_CONST(6)
#define ISP_CAPABILITIES_0_NRLPF_FIELD                  _MK_FIELD_CONST(0x1, ISP_CAPABILITIES_0_NRLPF_SHIFT)
#define ISP_CAPABILITIES_0_NRLPF_RANGE                  6:6
#define ISP_CAPABILITIES_0_NRLPF_WOFFSET                        0x0
#define ISP_CAPABILITIES_0_NRLPF_DEFAULT                        _MK_MASK_CONST(0x1)
#define ISP_CAPABILITIES_0_NRLPF_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ISP_CAPABILITIES_0_NRLPF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_CAPABILITIES_0_NRLPF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_CAPABILITIES_0_H1_SHIFT                     _MK_SHIFT_CONST(12)
#define ISP_CAPABILITIES_0_H1_FIELD                     _MK_FIELD_CONST(0x1, ISP_CAPABILITIES_0_H1_SHIFT)
#define ISP_CAPABILITIES_0_H1_RANGE                     12:12
#define ISP_CAPABILITIES_0_H1_WOFFSET                   0x0
#define ISP_CAPABILITIES_0_H1_DEFAULT                   _MK_MASK_CONST(0x1)
#define ISP_CAPABILITIES_0_H1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ISP_CAPABILITIES_0_H1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_CAPABILITIES_0_H1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_CAPABILITIES_0_FB_SHIFT                     _MK_SHIFT_CONST(13)
#define ISP_CAPABILITIES_0_FB_FIELD                     _MK_FIELD_CONST(0x1, ISP_CAPABILITIES_0_FB_SHIFT)
#define ISP_CAPABILITIES_0_FB_RANGE                     13:13
#define ISP_CAPABILITIES_0_FB_WOFFSET                   0x0
#define ISP_CAPABILITIES_0_FB_DEFAULT                   _MK_MASK_CONST(0x1)
#define ISP_CAPABILITIES_0_FB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ISP_CAPABILITIES_0_FB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_CAPABILITIES_0_FB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_CAPABILITIES_0_GPP0_SHIFT                   _MK_SHIFT_CONST(15)
#define ISP_CAPABILITIES_0_GPP0_FIELD                   _MK_FIELD_CONST(0x1, ISP_CAPABILITIES_0_GPP0_SHIFT)
#define ISP_CAPABILITIES_0_GPP0_RANGE                   15:15
#define ISP_CAPABILITIES_0_GPP0_WOFFSET                 0x0
#define ISP_CAPABILITIES_0_GPP0_DEFAULT                 _MK_MASK_CONST(0x1)
#define ISP_CAPABILITIES_0_GPP0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ISP_CAPABILITIES_0_GPP0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_CAPABILITIES_0_GPP0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_CAPABILITIES_0_GPP3_SHIFT                   _MK_SHIFT_CONST(17)
#define ISP_CAPABILITIES_0_GPP3_FIELD                   _MK_FIELD_CONST(0x1, ISP_CAPABILITIES_0_GPP3_SHIFT)
#define ISP_CAPABILITIES_0_GPP3_RANGE                   17:17
#define ISP_CAPABILITIES_0_GPP3_WOFFSET                 0x0
#define ISP_CAPABILITIES_0_GPP3_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_CAPABILITIES_0_GPP3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ISP_CAPABILITIES_0_GPP3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_CAPABILITIES_0_GPP3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_CAPABILITIES_0_FX_SHIFT                     _MK_SHIFT_CONST(18)
#define ISP_CAPABILITIES_0_FX_FIELD                     _MK_FIELD_CONST(0x1, ISP_CAPABILITIES_0_FX_SHIFT)
#define ISP_CAPABILITIES_0_FX_RANGE                     18:18
#define ISP_CAPABILITIES_0_FX_WOFFSET                   0x0
#define ISP_CAPABILITIES_0_FX_DEFAULT                   _MK_MASK_CONST(0x1)
#define ISP_CAPABILITIES_0_FX_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ISP_CAPABILITIES_0_FX_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_CAPABILITIES_0_FX_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_CAPABILITIES_0_DS0_SHIFT                    _MK_SHIFT_CONST(19)
#define ISP_CAPABILITIES_0_DS0_FIELD                    _MK_FIELD_CONST(0x1, ISP_CAPABILITIES_0_DS0_SHIFT)
#define ISP_CAPABILITIES_0_DS0_RANGE                    19:19
#define ISP_CAPABILITIES_0_DS0_WOFFSET                  0x0
#define ISP_CAPABILITIES_0_DS0_DEFAULT                  _MK_MASK_CONST(0x1)
#define ISP_CAPABILITIES_0_DS0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ISP_CAPABILITIES_0_DS0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_CAPABILITIES_0_DS0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_CAPABILITIES_0_DS1_SHIFT                    _MK_SHIFT_CONST(20)
#define ISP_CAPABILITIES_0_DS1_FIELD                    _MK_FIELD_CONST(0x1, ISP_CAPABILITIES_0_DS1_SHIFT)
#define ISP_CAPABILITIES_0_DS1_RANGE                    20:20
#define ISP_CAPABILITIES_0_DS1_WOFFSET                  0x0
#define ISP_CAPABILITIES_0_DS1_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_CAPABILITIES_0_DS1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ISP_CAPABILITIES_0_DS1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_CAPABILITIES_0_DS1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_CAPABILITIES_0_LAC1_SHIFT                   _MK_SHIFT_CONST(21)
#define ISP_CAPABILITIES_0_LAC1_FIELD                   _MK_FIELD_CONST(0x1, ISP_CAPABILITIES_0_LAC1_SHIFT)
#define ISP_CAPABILITIES_0_LAC1_RANGE                   21:21
#define ISP_CAPABILITIES_0_LAC1_WOFFSET                 0x0
#define ISP_CAPABILITIES_0_LAC1_DEFAULT                 _MK_MASK_CONST(0x1)
#define ISP_CAPABILITIES_0_LAC1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ISP_CAPABILITIES_0_LAC1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_CAPABILITIES_0_LAC1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_CAPABILITIES_0_NUM_MR_SHIFT                 _MK_SHIFT_CONST(26)
#define ISP_CAPABILITIES_0_NUM_MR_FIELD                 _MK_FIELD_CONST(0x7, ISP_CAPABILITIES_0_NUM_MR_SHIFT)
#define ISP_CAPABILITIES_0_NUM_MR_RANGE                 28:26
#define ISP_CAPABILITIES_0_NUM_MR_WOFFSET                       0x0
#define ISP_CAPABILITIES_0_NUM_MR_DEFAULT                       _MK_MASK_CONST(0x1)
#define ISP_CAPABILITIES_0_NUM_MR_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define ISP_CAPABILITIES_0_NUM_MR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_CAPABILITIES_0_NUM_MR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_CAPABILITIES_0_NUM_MW_SHIFT                 _MK_SHIFT_CONST(29)
#define ISP_CAPABILITIES_0_NUM_MW_FIELD                 _MK_FIELD_CONST(0x7, ISP_CAPABILITIES_0_NUM_MW_SHIFT)
#define ISP_CAPABILITIES_0_NUM_MW_RANGE                 31:29
#define ISP_CAPABILITIES_0_NUM_MW_WOFFSET                       0x0
#define ISP_CAPABILITIES_0_NUM_MW_DEFAULT                       _MK_MASK_CONST(0x1)
#define ISP_CAPABILITIES_0_NUM_MW_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define ISP_CAPABILITIES_0_NUM_MW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_CAPABILITIES_0_NUM_MW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 58 [0x3a]

// Reserved address 59 [0x3b]

// Register ISP_STATUS_0
#define ISP_STATUS_0                    _MK_ADDR_CONST(0x3c)
#define ISP_STATUS_0_SELWRE                     0x0
#define ISP_STATUS_0_WORD_COUNT                         0x1
#define ISP_STATUS_0_RESET_VAL                  _MK_MASK_CONST(0x1fbad37)
#define ISP_STATUS_0_RESET_MASK                         _MK_MASK_CONST(0x1fbad37)
#define ISP_STATUS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_STATUS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATUS_0_READ_MASK                  _MK_MASK_CONST(0x1fbad37)
#define ISP_STATUS_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define ISP_STATUS_0_AT0_IDLE_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_STATUS_0_AT0_IDLE_FIELD                     _MK_FIELD_CONST(0x1, ISP_STATUS_0_AT0_IDLE_SHIFT)
#define ISP_STATUS_0_AT0_IDLE_RANGE                     0:0
#define ISP_STATUS_0_AT0_IDLE_WOFFSET                   0x0
#define ISP_STATUS_0_AT0_IDLE_DEFAULT                   _MK_MASK_CONST(0x1)
#define ISP_STATUS_0_AT0_IDLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ISP_STATUS_0_AT0_IDLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_STATUS_0_AT0_IDLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_STATUS_0_AT1_IDLE_SHIFT                     _MK_SHIFT_CONST(1)
#define ISP_STATUS_0_AT1_IDLE_FIELD                     _MK_FIELD_CONST(0x1, ISP_STATUS_0_AT1_IDLE_SHIFT)
#define ISP_STATUS_0_AT1_IDLE_RANGE                     1:1
#define ISP_STATUS_0_AT1_IDLE_WOFFSET                   0x0
#define ISP_STATUS_0_AT1_IDLE_DEFAULT                   _MK_MASK_CONST(0x1)
#define ISP_STATUS_0_AT1_IDLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ISP_STATUS_0_AT1_IDLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_STATUS_0_AT1_IDLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_STATUS_0_GPP0_IDLE_SHIFT                    _MK_SHIFT_CONST(2)
#define ISP_STATUS_0_GPP0_IDLE_FIELD                    _MK_FIELD_CONST(0x1, ISP_STATUS_0_GPP0_IDLE_SHIFT)
#define ISP_STATUS_0_GPP0_IDLE_RANGE                    2:2
#define ISP_STATUS_0_GPP0_IDLE_WOFFSET                  0x0
#define ISP_STATUS_0_GPP0_IDLE_DEFAULT                  _MK_MASK_CONST(0x1)
#define ISP_STATUS_0_GPP0_IDLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ISP_STATUS_0_GPP0_IDLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_STATUS_0_GPP0_IDLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_STATUS_0_H0_IDLE_SHIFT                      _MK_SHIFT_CONST(4)
#define ISP_STATUS_0_H0_IDLE_FIELD                      _MK_FIELD_CONST(0x1, ISP_STATUS_0_H0_IDLE_SHIFT)
#define ISP_STATUS_0_H0_IDLE_RANGE                      4:4
#define ISP_STATUS_0_H0_IDLE_WOFFSET                    0x0
#define ISP_STATUS_0_H0_IDLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define ISP_STATUS_0_H0_IDLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ISP_STATUS_0_H0_IDLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_STATUS_0_H0_IDLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_STATUS_0_H1_IDLE_SHIFT                      _MK_SHIFT_CONST(5)
#define ISP_STATUS_0_H1_IDLE_FIELD                      _MK_FIELD_CONST(0x1, ISP_STATUS_0_H1_IDLE_SHIFT)
#define ISP_STATUS_0_H1_IDLE_RANGE                      5:5
#define ISP_STATUS_0_H1_IDLE_WOFFSET                    0x0
#define ISP_STATUS_0_H1_IDLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define ISP_STATUS_0_H1_IDLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ISP_STATUS_0_H1_IDLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_STATUS_0_H1_IDLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_STATUS_0_MR0_IDLE_SHIFT                     _MK_SHIFT_CONST(8)
#define ISP_STATUS_0_MR0_IDLE_FIELD                     _MK_FIELD_CONST(0x1, ISP_STATUS_0_MR0_IDLE_SHIFT)
#define ISP_STATUS_0_MR0_IDLE_RANGE                     8:8
#define ISP_STATUS_0_MR0_IDLE_WOFFSET                   0x0
#define ISP_STATUS_0_MR0_IDLE_DEFAULT                   _MK_MASK_CONST(0x1)
#define ISP_STATUS_0_MR0_IDLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ISP_STATUS_0_MR0_IDLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_STATUS_0_MR0_IDLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_STATUS_0_MW0_IDLE_SHIFT                     _MK_SHIFT_CONST(10)
#define ISP_STATUS_0_MW0_IDLE_FIELD                     _MK_FIELD_CONST(0x1, ISP_STATUS_0_MW0_IDLE_SHIFT)
#define ISP_STATUS_0_MW0_IDLE_RANGE                     10:10
#define ISP_STATUS_0_MW0_IDLE_WOFFSET                   0x0
#define ISP_STATUS_0_MW0_IDLE_DEFAULT                   _MK_MASK_CONST(0x1)
#define ISP_STATUS_0_MW0_IDLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ISP_STATUS_0_MW0_IDLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_STATUS_0_MW0_IDLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_STATUS_0_MW1_IDLE_SHIFT                     _MK_SHIFT_CONST(11)
#define ISP_STATUS_0_MW1_IDLE_FIELD                     _MK_FIELD_CONST(0x1, ISP_STATUS_0_MW1_IDLE_SHIFT)
#define ISP_STATUS_0_MW1_IDLE_RANGE                     11:11
#define ISP_STATUS_0_MW1_IDLE_WOFFSET                   0x0
#define ISP_STATUS_0_MW1_IDLE_DEFAULT                   _MK_MASK_CONST(0x1)
#define ISP_STATUS_0_MW1_IDLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ISP_STATUS_0_MW1_IDLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_STATUS_0_MW1_IDLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_STATUS_0_LS_IDLE_SHIFT                      _MK_SHIFT_CONST(13)
#define ISP_STATUS_0_LS_IDLE_FIELD                      _MK_FIELD_CONST(0x1, ISP_STATUS_0_LS_IDLE_SHIFT)
#define ISP_STATUS_0_LS_IDLE_RANGE                      13:13
#define ISP_STATUS_0_LS_IDLE_WOFFSET                    0x0
#define ISP_STATUS_0_LS_IDLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define ISP_STATUS_0_LS_IDLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ISP_STATUS_0_LS_IDLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_STATUS_0_LS_IDLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_STATUS_0_LAC0_IDLE_SHIFT                    _MK_SHIFT_CONST(15)
#define ISP_STATUS_0_LAC0_IDLE_FIELD                    _MK_FIELD_CONST(0x1, ISP_STATUS_0_LAC0_IDLE_SHIFT)
#define ISP_STATUS_0_LAC0_IDLE_RANGE                    15:15
#define ISP_STATUS_0_LAC0_IDLE_WOFFSET                  0x0
#define ISP_STATUS_0_LAC0_IDLE_DEFAULT                  _MK_MASK_CONST(0x1)
#define ISP_STATUS_0_LAC0_IDLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ISP_STATUS_0_LAC0_IDLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_STATUS_0_LAC0_IDLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_STATUS_0_AP_IDLE_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_STATUS_0_AP_IDLE_FIELD                      _MK_FIELD_CONST(0x1, ISP_STATUS_0_AP_IDLE_SHIFT)
#define ISP_STATUS_0_AP_IDLE_RANGE                      16:16
#define ISP_STATUS_0_AP_IDLE_WOFFSET                    0x0
#define ISP_STATUS_0_AP_IDLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define ISP_STATUS_0_AP_IDLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ISP_STATUS_0_AP_IDLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_STATUS_0_AP_IDLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_STATUS_0_FX_IDLE_SHIFT                      _MK_SHIFT_CONST(17)
#define ISP_STATUS_0_FX_IDLE_FIELD                      _MK_FIELD_CONST(0x1, ISP_STATUS_0_FX_IDLE_SHIFT)
#define ISP_STATUS_0_FX_IDLE_RANGE                      17:17
#define ISP_STATUS_0_FX_IDLE_WOFFSET                    0x0
#define ISP_STATUS_0_FX_IDLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define ISP_STATUS_0_FX_IDLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ISP_STATUS_0_FX_IDLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_STATUS_0_FX_IDLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_STATUS_0_FB_IDLE_SHIFT                      _MK_SHIFT_CONST(19)
#define ISP_STATUS_0_FB_IDLE_FIELD                      _MK_FIELD_CONST(0x1, ISP_STATUS_0_FB_IDLE_SHIFT)
#define ISP_STATUS_0_FB_IDLE_RANGE                      19:19
#define ISP_STATUS_0_FB_IDLE_WOFFSET                    0x0
#define ISP_STATUS_0_FB_IDLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define ISP_STATUS_0_FB_IDLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ISP_STATUS_0_FB_IDLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_STATUS_0_FB_IDLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_STATUS_0_DS_IDLE_SHIFT                      _MK_SHIFT_CONST(20)
#define ISP_STATUS_0_DS_IDLE_FIELD                      _MK_FIELD_CONST(0x1, ISP_STATUS_0_DS_IDLE_SHIFT)
#define ISP_STATUS_0_DS_IDLE_RANGE                      20:20
#define ISP_STATUS_0_DS_IDLE_WOFFSET                    0x0
#define ISP_STATUS_0_DS_IDLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define ISP_STATUS_0_DS_IDLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ISP_STATUS_0_DS_IDLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_STATUS_0_DS_IDLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_STATUS_0_NRLPF_IDLE_SHIFT                   _MK_SHIFT_CONST(21)
#define ISP_STATUS_0_NRLPF_IDLE_FIELD                   _MK_FIELD_CONST(0x1, ISP_STATUS_0_NRLPF_IDLE_SHIFT)
#define ISP_STATUS_0_NRLPF_IDLE_RANGE                   21:21
#define ISP_STATUS_0_NRLPF_IDLE_WOFFSET                 0x0
#define ISP_STATUS_0_NRLPF_IDLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define ISP_STATUS_0_NRLPF_IDLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ISP_STATUS_0_NRLPF_IDLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_STATUS_0_NRLPF_IDLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_STATUS_0_SAPOR_IDLE_SHIFT                   _MK_SHIFT_CONST(22)
#define ISP_STATUS_0_SAPOR_IDLE_FIELD                   _MK_FIELD_CONST(0x1, ISP_STATUS_0_SAPOR_IDLE_SHIFT)
#define ISP_STATUS_0_SAPOR_IDLE_RANGE                   22:22
#define ISP_STATUS_0_SAPOR_IDLE_WOFFSET                 0x0
#define ISP_STATUS_0_SAPOR_IDLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define ISP_STATUS_0_SAPOR_IDLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ISP_STATUS_0_SAPOR_IDLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_STATUS_0_SAPOR_IDLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_STATUS_0_IHS_IDLE_SHIFT                     _MK_SHIFT_CONST(23)
#define ISP_STATUS_0_IHS_IDLE_FIELD                     _MK_FIELD_CONST(0x1, ISP_STATUS_0_IHS_IDLE_SHIFT)
#define ISP_STATUS_0_IHS_IDLE_RANGE                     23:23
#define ISP_STATUS_0_IHS_IDLE_WOFFSET                   0x0
#define ISP_STATUS_0_IHS_IDLE_DEFAULT                   _MK_MASK_CONST(0x1)
#define ISP_STATUS_0_IHS_IDLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ISP_STATUS_0_IHS_IDLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_STATUS_0_IHS_IDLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_STATUS_0_LAC1_IDLE_SHIFT                    _MK_SHIFT_CONST(24)
#define ISP_STATUS_0_LAC1_IDLE_FIELD                    _MK_FIELD_CONST(0x1, ISP_STATUS_0_LAC1_IDLE_SHIFT)
#define ISP_STATUS_0_LAC1_IDLE_RANGE                    24:24
#define ISP_STATUS_0_LAC1_IDLE_WOFFSET                  0x0
#define ISP_STATUS_0_LAC1_IDLE_DEFAULT                  _MK_MASK_CONST(0x1)
#define ISP_STATUS_0_LAC1_IDLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ISP_STATUS_0_LAC1_IDLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_STATUS_0_LAC1_IDLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 61 [0x3d]

// Reserved address 62 [0x3e]

// Register ISP_WARNINGS_0
#define ISP_WARNINGS_0                  _MK_ADDR_CONST(0x3f)
#define ISP_WARNINGS_0_SELWRE                   0x0
#define ISP_WARNINGS_0_WORD_COUNT                       0x1
#define ISP_WARNINGS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_WARNINGS_0_RESET_MASK                       _MK_MASK_CONST(0x1f)
#define ISP_WARNINGS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_WARNINGS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_WARNINGS_0_READ_MASK                        _MK_MASK_CONST(0x1f)
#define ISP_WARNINGS_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define ISP_WARNINGS_0_MISSED_UPDATE_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_WARNINGS_0_MISSED_UPDATE_FIELD                      _MK_FIELD_CONST(0x1, ISP_WARNINGS_0_MISSED_UPDATE_SHIFT)
#define ISP_WARNINGS_0_MISSED_UPDATE_RANGE                      0:0
#define ISP_WARNINGS_0_MISSED_UPDATE_WOFFSET                    0x0
#define ISP_WARNINGS_0_MISSED_UPDATE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_WARNINGS_0_MISSED_UPDATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ISP_WARNINGS_0_MISSED_UPDATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_WARNINGS_0_MISSED_UPDATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_WARNINGS_0_RISKY_CFG_CHG_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_WARNINGS_0_RISKY_CFG_CHG_FIELD                      _MK_FIELD_CONST(0x1, ISP_WARNINGS_0_RISKY_CFG_CHG_SHIFT)
#define ISP_WARNINGS_0_RISKY_CFG_CHG_RANGE                      1:1
#define ISP_WARNINGS_0_RISKY_CFG_CHG_WOFFSET                    0x0
#define ISP_WARNINGS_0_RISKY_CFG_CHG_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_WARNINGS_0_RISKY_CFG_CHG_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ISP_WARNINGS_0_RISKY_CFG_CHG_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_WARNINGS_0_RISKY_CFG_CHG_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_WARNINGS_0_SHORT_FRAME_SHIFT                        _MK_SHIFT_CONST(2)
#define ISP_WARNINGS_0_SHORT_FRAME_FIELD                        _MK_FIELD_CONST(0x1, ISP_WARNINGS_0_SHORT_FRAME_SHIFT)
#define ISP_WARNINGS_0_SHORT_FRAME_RANGE                        2:2
#define ISP_WARNINGS_0_SHORT_FRAME_WOFFSET                      0x0
#define ISP_WARNINGS_0_SHORT_FRAME_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_WARNINGS_0_SHORT_FRAME_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ISP_WARNINGS_0_SHORT_FRAME_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_WARNINGS_0_SHORT_FRAME_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_WARNINGS_0_MW_PXL_ERROR_SHIFT                       _MK_SHIFT_CONST(3)
#define ISP_WARNINGS_0_MW_PXL_ERROR_FIELD                       _MK_FIELD_CONST(0x1, ISP_WARNINGS_0_MW_PXL_ERROR_SHIFT)
#define ISP_WARNINGS_0_MW_PXL_ERROR_RANGE                       3:3
#define ISP_WARNINGS_0_MW_PXL_ERROR_WOFFSET                     0x0
#define ISP_WARNINGS_0_MW_PXL_ERROR_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_WARNINGS_0_MW_PXL_ERROR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ISP_WARNINGS_0_MW_PXL_ERROR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_WARNINGS_0_MW_PXL_ERROR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_WARNINGS_0_MISSED_STATS_SYNCPT_SHIFT                        _MK_SHIFT_CONST(4)
#define ISP_WARNINGS_0_MISSED_STATS_SYNCPT_FIELD                        _MK_FIELD_CONST(0x1, ISP_WARNINGS_0_MISSED_STATS_SYNCPT_SHIFT)
#define ISP_WARNINGS_0_MISSED_STATS_SYNCPT_RANGE                        4:4
#define ISP_WARNINGS_0_MISSED_STATS_SYNCPT_WOFFSET                      0x0
#define ISP_WARNINGS_0_MISSED_STATS_SYNCPT_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_WARNINGS_0_MISSED_STATS_SYNCPT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ISP_WARNINGS_0_MISSED_STATS_SYNCPT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_WARNINGS_0_MISSED_STATS_SYNCPT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_INTERRUPT_MASK_0
#define ISP_INTERRUPT_MASK_0                    _MK_ADDR_CONST(0x40)
#define ISP_INTERRUPT_MASK_0_SELWRE                     0x0
#define ISP_INTERRUPT_MASK_0_WORD_COUNT                         0x1
#define ISP_INTERRUPT_MASK_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_INTERRUPT_MASK_0_RESET_MASK                         _MK_MASK_CONST(0x1f)
#define ISP_INTERRUPT_MASK_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_INTERRUPT_MASK_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_INTERRUPT_MASK_0_READ_MASK                  _MK_MASK_CONST(0x1f)
#define ISP_INTERRUPT_MASK_0_WRITE_MASK                         _MK_MASK_CONST(0x1f)
#define ISP_INTERRUPT_MASK_0_MISSED_UPDATE_MASK_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_INTERRUPT_MASK_0_MISSED_UPDATE_MASK_FIELD                   _MK_FIELD_CONST(0x1, ISP_INTERRUPT_MASK_0_MISSED_UPDATE_MASK_SHIFT)
#define ISP_INTERRUPT_MASK_0_MISSED_UPDATE_MASK_RANGE                   0:0
#define ISP_INTERRUPT_MASK_0_MISSED_UPDATE_MASK_WOFFSET                 0x0
#define ISP_INTERRUPT_MASK_0_MISSED_UPDATE_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_INTERRUPT_MASK_0_MISSED_UPDATE_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ISP_INTERRUPT_MASK_0_MISSED_UPDATE_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_INTERRUPT_MASK_0_MISSED_UPDATE_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_INTERRUPT_MASK_0_RISKY_CFG_CHG_MASK_SHIFT                   _MK_SHIFT_CONST(1)
#define ISP_INTERRUPT_MASK_0_RISKY_CFG_CHG_MASK_FIELD                   _MK_FIELD_CONST(0x1, ISP_INTERRUPT_MASK_0_RISKY_CFG_CHG_MASK_SHIFT)
#define ISP_INTERRUPT_MASK_0_RISKY_CFG_CHG_MASK_RANGE                   1:1
#define ISP_INTERRUPT_MASK_0_RISKY_CFG_CHG_MASK_WOFFSET                 0x0
#define ISP_INTERRUPT_MASK_0_RISKY_CFG_CHG_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_INTERRUPT_MASK_0_RISKY_CFG_CHG_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ISP_INTERRUPT_MASK_0_RISKY_CFG_CHG_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_INTERRUPT_MASK_0_RISKY_CFG_CHG_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_INTERRUPT_MASK_0_SHORT_FRAME_MASK_SHIFT                     _MK_SHIFT_CONST(2)
#define ISP_INTERRUPT_MASK_0_SHORT_FRAME_MASK_FIELD                     _MK_FIELD_CONST(0x1, ISP_INTERRUPT_MASK_0_SHORT_FRAME_MASK_SHIFT)
#define ISP_INTERRUPT_MASK_0_SHORT_FRAME_MASK_RANGE                     2:2
#define ISP_INTERRUPT_MASK_0_SHORT_FRAME_MASK_WOFFSET                   0x0
#define ISP_INTERRUPT_MASK_0_SHORT_FRAME_MASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_INTERRUPT_MASK_0_SHORT_FRAME_MASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ISP_INTERRUPT_MASK_0_SHORT_FRAME_MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_INTERRUPT_MASK_0_SHORT_FRAME_MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_INTERRUPT_MASK_0_MW_PXL_ERROR_MASK_SHIFT                    _MK_SHIFT_CONST(3)
#define ISP_INTERRUPT_MASK_0_MW_PXL_ERROR_MASK_FIELD                    _MK_FIELD_CONST(0x1, ISP_INTERRUPT_MASK_0_MW_PXL_ERROR_MASK_SHIFT)
#define ISP_INTERRUPT_MASK_0_MW_PXL_ERROR_MASK_RANGE                    3:3
#define ISP_INTERRUPT_MASK_0_MW_PXL_ERROR_MASK_WOFFSET                  0x0
#define ISP_INTERRUPT_MASK_0_MW_PXL_ERROR_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_INTERRUPT_MASK_0_MW_PXL_ERROR_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ISP_INTERRUPT_MASK_0_MW_PXL_ERROR_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_INTERRUPT_MASK_0_MW_PXL_ERROR_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_INTERRUPT_MASK_0_MISSED_STATS_SYNCPT_MASK_SHIFT                     _MK_SHIFT_CONST(4)
#define ISP_INTERRUPT_MASK_0_MISSED_STATS_SYNCPT_MASK_FIELD                     _MK_FIELD_CONST(0x1, ISP_INTERRUPT_MASK_0_MISSED_STATS_SYNCPT_MASK_SHIFT)
#define ISP_INTERRUPT_MASK_0_MISSED_STATS_SYNCPT_MASK_RANGE                     4:4
#define ISP_INTERRUPT_MASK_0_MISSED_STATS_SYNCPT_MASK_WOFFSET                   0x0
#define ISP_INTERRUPT_MASK_0_MISSED_STATS_SYNCPT_MASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_INTERRUPT_MASK_0_MISSED_STATS_SYNCPT_MASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ISP_INTERRUPT_MASK_0_MISSED_STATS_SYNCPT_MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_INTERRUPT_MASK_0_MISSED_STATS_SYNCPT_MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 65 [0x41]

// Reserved address 66 [0x42]

// Reserved address 67 [0x43]

// Reserved address 68 [0x44]

// Reserved address 69 [0x45]

// Reserved address 70 [0x46]

// Reserved address 71 [0x47]

// Reserved address 72 [0x48]

// Reserved address 73 [0x49]

// Reserved address 74 [0x4a]

// Register ISP_ISP2_MCCIF_FIFOCTRL_0
#define ISP_ISP2_MCCIF_FIFOCTRL_0                       _MK_ADDR_CONST(0x4b)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_SELWRE                        0x0
#define ISP_ISP2_MCCIF_FIFOCTRL_0_WORD_COUNT                    0x1
#define ISP_ISP2_MCCIF_FIFOCTRL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_RESET_MASK                    _MK_MASK_CONST(0x7000f)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_READ_MASK                     _MK_MASK_CONST(0x7000f)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_WRITE_MASK                    _MK_MASK_CONST(0x7000f)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_WRCL_MCLE2X_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_WRCL_MCLE2X_FIELD                  _MK_FIELD_CONST(0x1, ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_WRCL_MCLE2X_SHIFT)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_WRCL_MCLE2X_RANGE                  0:0
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_WRCL_MCLE2X_WOFFSET                        0x0
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_WRCL_MCLE2X_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_WRCL_MCLE2X_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_WRCL_MCLE2X_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_WRCL_MCLE2X_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_WRCL_MCLE2X_INIT_ENUM                      DISABLE
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_WRCL_MCLE2X_DISABLE                        _MK_ENUM_CONST(0)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_WRCL_MCLE2X_ENABLE                 _MK_ENUM_CONST(1)

#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_RDMC_RDFAST_SHIFT                  _MK_SHIFT_CONST(1)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_RDMC_RDFAST_FIELD                  _MK_FIELD_CONST(0x1, ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_RDMC_RDFAST_SHIFT)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_RDMC_RDFAST_RANGE                  1:1
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_RDMC_RDFAST_WOFFSET                        0x0
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_RDMC_RDFAST_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_RDMC_RDFAST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_RDMC_RDFAST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_RDMC_RDFAST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_RDMC_RDFAST_INIT_ENUM                      DISABLE
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_RDMC_RDFAST_DISABLE                        _MK_ENUM_CONST(0)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_RDMC_RDFAST_ENABLE                 _MK_ENUM_CONST(1)

#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_WRMC_CLLE2X_SHIFT                  _MK_SHIFT_CONST(2)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_WRMC_CLLE2X_FIELD                  _MK_FIELD_CONST(0x1, ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_WRMC_CLLE2X_SHIFT)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_WRMC_CLLE2X_RANGE                  2:2
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_WRMC_CLLE2X_WOFFSET                        0x0
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_WRMC_CLLE2X_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_WRMC_CLLE2X_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_WRMC_CLLE2X_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_WRMC_CLLE2X_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_WRMC_CLLE2X_INIT_ENUM                      DISABLE
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_WRMC_CLLE2X_DISABLE                        _MK_ENUM_CONST(0)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_WRMC_CLLE2X_ENABLE                 _MK_ENUM_CONST(1)

#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_RDCL_RDFAST_SHIFT                  _MK_SHIFT_CONST(3)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_RDCL_RDFAST_FIELD                  _MK_FIELD_CONST(0x1, ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_RDCL_RDFAST_SHIFT)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_RDCL_RDFAST_RANGE                  3:3
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_RDCL_RDFAST_WOFFSET                        0x0
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_RDCL_RDFAST_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_RDCL_RDFAST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_RDCL_RDFAST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_RDCL_RDFAST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_RDCL_RDFAST_INIT_ENUM                      DISABLE
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_RDCL_RDFAST_DISABLE                        _MK_ENUM_CONST(0)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_MCCIF_RDCL_RDFAST_ENABLE                 _MK_ENUM_CONST(1)

#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_WCLK_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_WCLK_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_WCLK_OVERRIDE_SHIFT)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_WCLK_OVERRIDE_RANGE                      16:16
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_WCLK_OVERRIDE_WOFFSET                    0x0
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_WCLK_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_WCLK_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_WCLK_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_WCLK_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_RCLK_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(17)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_RCLK_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_RCLK_OVERRIDE_SHIFT)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_RCLK_OVERRIDE_RANGE                      17:17
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_RCLK_OVERRIDE_WOFFSET                    0x0
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_RCLK_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_RCLK_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_RCLK_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_RCLK_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_CCLK_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(18)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_CCLK_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_CCLK_OVERRIDE_SHIFT)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_CCLK_OVERRIDE_RANGE                      18:18
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_CCLK_OVERRIDE_WOFFSET                    0x0
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_CCLK_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_CCLK_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_CCLK_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP2_MCCIF_FIFOCTRL_0_ISP2_CCLK_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_TIMEOUT_WCOAL_ISP2_0
#define ISP_TIMEOUT_WCOAL_ISP2_0                        _MK_ADDR_CONST(0x4c)
#define ISP_TIMEOUT_WCOAL_ISP2_0_SELWRE                         0x0
#define ISP_TIMEOUT_WCOAL_ISP2_0_WORD_COUNT                     0x1
#define ISP_TIMEOUT_WCOAL_ISP2_0_RESET_VAL                      _MK_MASK_CONST(0x3232)
#define ISP_TIMEOUT_WCOAL_ISP2_0_RESET_MASK                     _MK_MASK_CONST(0xffff)
#define ISP_TIMEOUT_WCOAL_ISP2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_TIMEOUT_WCOAL_ISP2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_TIMEOUT_WCOAL_ISP2_0_READ_MASK                      _MK_MASK_CONST(0xffff)
#define ISP_TIMEOUT_WCOAL_ISP2_0_WRITE_MASK                     _MK_MASK_CONST(0xffff)
#define ISP_TIMEOUT_WCOAL_ISP2_0_ISPWA_WCOAL_TMVAL_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_TIMEOUT_WCOAL_ISP2_0_ISPWA_WCOAL_TMVAL_FIELD                        _MK_FIELD_CONST(0xff, ISP_TIMEOUT_WCOAL_ISP2_0_ISPWA_WCOAL_TMVAL_SHIFT)
#define ISP_TIMEOUT_WCOAL_ISP2_0_ISPWA_WCOAL_TMVAL_RANGE                        7:0
#define ISP_TIMEOUT_WCOAL_ISP2_0_ISPWA_WCOAL_TMVAL_WOFFSET                      0x0
#define ISP_TIMEOUT_WCOAL_ISP2_0_ISPWA_WCOAL_TMVAL_DEFAULT                      _MK_MASK_CONST(0x32)
#define ISP_TIMEOUT_WCOAL_ISP2_0_ISPWA_WCOAL_TMVAL_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define ISP_TIMEOUT_WCOAL_ISP2_0_ISPWA_WCOAL_TMVAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_TIMEOUT_WCOAL_ISP2_0_ISPWA_WCOAL_TMVAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_TIMEOUT_WCOAL_ISP2_0_ISPWB_WCOAL_TMVAL_SHIFT                        _MK_SHIFT_CONST(8)
#define ISP_TIMEOUT_WCOAL_ISP2_0_ISPWB_WCOAL_TMVAL_FIELD                        _MK_FIELD_CONST(0xff, ISP_TIMEOUT_WCOAL_ISP2_0_ISPWB_WCOAL_TMVAL_SHIFT)
#define ISP_TIMEOUT_WCOAL_ISP2_0_ISPWB_WCOAL_TMVAL_RANGE                        15:8
#define ISP_TIMEOUT_WCOAL_ISP2_0_ISPWB_WCOAL_TMVAL_WOFFSET                      0x0
#define ISP_TIMEOUT_WCOAL_ISP2_0_ISPWB_WCOAL_TMVAL_DEFAULT                      _MK_MASK_CONST(0x32)
#define ISP_TIMEOUT_WCOAL_ISP2_0_ISPWB_WCOAL_TMVAL_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define ISP_TIMEOUT_WCOAL_ISP2_0_ISPWB_WCOAL_TMVAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_TIMEOUT_WCOAL_ISP2_0_ISPWB_WCOAL_TMVAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_MCCIF_ISPRA_HP_0
#define ISP_MCCIF_ISPRA_HP_0                    _MK_ADDR_CONST(0x4d)
#define ISP_MCCIF_ISPRA_HP_0_SELWRE                     0x0
#define ISP_MCCIF_ISPRA_HP_0_WORD_COUNT                         0x1
#define ISP_MCCIF_ISPRA_HP_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_MCCIF_ISPRA_HP_0_RESET_MASK                         _MK_MASK_CONST(0x3f007f)
#define ISP_MCCIF_ISPRA_HP_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_MCCIF_ISPRA_HP_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_MCCIF_ISPRA_HP_0_READ_MASK                  _MK_MASK_CONST(0x3f007f)
#define ISP_MCCIF_ISPRA_HP_0_WRITE_MASK                         _MK_MASK_CONST(0x3f007f)
#define ISP_MCCIF_ISPRA_HP_0_CSR_ISPRA2MC_HPTH_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_MCCIF_ISPRA_HP_0_CSR_ISPRA2MC_HPTH_FIELD                    _MK_FIELD_CONST(0x7f, ISP_MCCIF_ISPRA_HP_0_CSR_ISPRA2MC_HPTH_SHIFT)
#define ISP_MCCIF_ISPRA_HP_0_CSR_ISPRA2MC_HPTH_RANGE                    6:0
#define ISP_MCCIF_ISPRA_HP_0_CSR_ISPRA2MC_HPTH_WOFFSET                  0x0
#define ISP_MCCIF_ISPRA_HP_0_CSR_ISPRA2MC_HPTH_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_MCCIF_ISPRA_HP_0_CSR_ISPRA2MC_HPTH_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)
#define ISP_MCCIF_ISPRA_HP_0_CSR_ISPRA2MC_HPTH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_MCCIF_ISPRA_HP_0_CSR_ISPRA2MC_HPTH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_MCCIF_ISPRA_HP_0_CSR_ISPRA2MC_HPTM_SHIFT                    _MK_SHIFT_CONST(16)
#define ISP_MCCIF_ISPRA_HP_0_CSR_ISPRA2MC_HPTM_FIELD                    _MK_FIELD_CONST(0x3f, ISP_MCCIF_ISPRA_HP_0_CSR_ISPRA2MC_HPTM_SHIFT)
#define ISP_MCCIF_ISPRA_HP_0_CSR_ISPRA2MC_HPTM_RANGE                    21:16
#define ISP_MCCIF_ISPRA_HP_0_CSR_ISPRA2MC_HPTM_WOFFSET                  0x0
#define ISP_MCCIF_ISPRA_HP_0_CSR_ISPRA2MC_HPTM_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_MCCIF_ISPRA_HP_0_CSR_ISPRA2MC_HPTM_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define ISP_MCCIF_ISPRA_HP_0_CSR_ISPRA2MC_HPTM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_MCCIF_ISPRA_HP_0_CSR_ISPRA2MC_HPTM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_MCCIF_ISPWA_HP_0
#define ISP_MCCIF_ISPWA_HP_0                    _MK_ADDR_CONST(0x4e)
#define ISP_MCCIF_ISPWA_HP_0_SELWRE                     0x0
#define ISP_MCCIF_ISPWA_HP_0_WORD_COUNT                         0x1
#define ISP_MCCIF_ISPWA_HP_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_MCCIF_ISPWA_HP_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define ISP_MCCIF_ISPWA_HP_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_MCCIF_ISPWA_HP_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_MCCIF_ISPWA_HP_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define ISP_MCCIF_ISPWA_HP_0_WRITE_MASK                         _MK_MASK_CONST(0xff)
#define ISP_MCCIF_ISPWA_HP_0_CSW_ISPWA2MC_HPTH_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_MCCIF_ISPWA_HP_0_CSW_ISPWA2MC_HPTH_FIELD                    _MK_FIELD_CONST(0xff, ISP_MCCIF_ISPWA_HP_0_CSW_ISPWA2MC_HPTH_SHIFT)
#define ISP_MCCIF_ISPWA_HP_0_CSW_ISPWA2MC_HPTH_RANGE                    7:0
#define ISP_MCCIF_ISPWA_HP_0_CSW_ISPWA2MC_HPTH_WOFFSET                  0x0
#define ISP_MCCIF_ISPWA_HP_0_CSW_ISPWA2MC_HPTH_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_MCCIF_ISPWA_HP_0_CSW_ISPWA2MC_HPTH_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define ISP_MCCIF_ISPWA_HP_0_CSW_ISPWA2MC_HPTH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_MCCIF_ISPWA_HP_0_CSW_ISPWA2MC_HPTH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_MCCIF_ISPWB_HP_0
#define ISP_MCCIF_ISPWB_HP_0                    _MK_ADDR_CONST(0x4f)
#define ISP_MCCIF_ISPWB_HP_0_SELWRE                     0x0
#define ISP_MCCIF_ISPWB_HP_0_WORD_COUNT                         0x1
#define ISP_MCCIF_ISPWB_HP_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_MCCIF_ISPWB_HP_0_RESET_MASK                         _MK_MASK_CONST(0x7f)
#define ISP_MCCIF_ISPWB_HP_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_MCCIF_ISPWB_HP_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_MCCIF_ISPWB_HP_0_READ_MASK                  _MK_MASK_CONST(0x7f)
#define ISP_MCCIF_ISPWB_HP_0_WRITE_MASK                         _MK_MASK_CONST(0x7f)
#define ISP_MCCIF_ISPWB_HP_0_CSW_ISPWB2MC_HPTH_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_MCCIF_ISPWB_HP_0_CSW_ISPWB2MC_HPTH_FIELD                    _MK_FIELD_CONST(0x7f, ISP_MCCIF_ISPWB_HP_0_CSW_ISPWB2MC_HPTH_SHIFT)
#define ISP_MCCIF_ISPWB_HP_0_CSW_ISPWB2MC_HPTH_RANGE                    6:0
#define ISP_MCCIF_ISPWB_HP_0_CSW_ISPWB2MC_HPTH_WOFFSET                  0x0
#define ISP_MCCIF_ISPWB_HP_0_CSW_ISPWB2MC_HPTH_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_MCCIF_ISPWB_HP_0_CSW_ISPWB2MC_HPTH_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)
#define ISP_MCCIF_ISPWB_HP_0_CSW_ISPWB2MC_HPTH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_MCCIF_ISPWB_HP_0_CSW_ISPWB2MC_HPTH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_MCCIF_ISPWA_HYST_0
#define ISP_MCCIF_ISPWA_HYST_0                  _MK_ADDR_CONST(0x50)
#define ISP_MCCIF_ISPWA_HYST_0_SELWRE                   0x0
#define ISP_MCCIF_ISPWA_HYST_0_WORD_COUNT                       0x1
#define ISP_MCCIF_ISPWA_HYST_0_RESET_VAL                        _MK_MASK_CONST(0xc00001ff)
#define ISP_MCCIF_ISPWA_HYST_0_RESET_MASK                       _MK_MASK_CONST(0xf0000fff)
#define ISP_MCCIF_ISPWA_HYST_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_MCCIF_ISPWA_HYST_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_MCCIF_ISPWA_HYST_0_READ_MASK                        _MK_MASK_CONST(0xf0000fff)
#define ISP_MCCIF_ISPWA_HYST_0_WRITE_MASK                       _MK_MASK_CONST(0xf0000fff)
#define ISP_MCCIF_ISPWA_HYST_0_CSW_ISPWA2MC_HYST_REQ_TM_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_MCCIF_ISPWA_HYST_0_CSW_ISPWA2MC_HYST_REQ_TM_FIELD                   _MK_FIELD_CONST(0xfff, ISP_MCCIF_ISPWA_HYST_0_CSW_ISPWA2MC_HYST_REQ_TM_SHIFT)
#define ISP_MCCIF_ISPWA_HYST_0_CSW_ISPWA2MC_HYST_REQ_TM_RANGE                   11:0
#define ISP_MCCIF_ISPWA_HYST_0_CSW_ISPWA2MC_HYST_REQ_TM_WOFFSET                 0x0
#define ISP_MCCIF_ISPWA_HYST_0_CSW_ISPWA2MC_HYST_REQ_TM_DEFAULT                 _MK_MASK_CONST(0x1ff)
#define ISP_MCCIF_ISPWA_HYST_0_CSW_ISPWA2MC_HYST_REQ_TM_DEFAULT_MASK                    _MK_MASK_CONST(0xfff)
#define ISP_MCCIF_ISPWA_HYST_0_CSW_ISPWA2MC_HYST_REQ_TM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_MCCIF_ISPWA_HYST_0_CSW_ISPWA2MC_HYST_REQ_TM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_MCCIF_ISPWA_HYST_0_CSW_ISPWA2MC_HYST_REQ_TH_SHIFT                   _MK_SHIFT_CONST(28)
#define ISP_MCCIF_ISPWA_HYST_0_CSW_ISPWA2MC_HYST_REQ_TH_FIELD                   _MK_FIELD_CONST(0x7, ISP_MCCIF_ISPWA_HYST_0_CSW_ISPWA2MC_HYST_REQ_TH_SHIFT)
#define ISP_MCCIF_ISPWA_HYST_0_CSW_ISPWA2MC_HYST_REQ_TH_RANGE                   30:28
#define ISP_MCCIF_ISPWA_HYST_0_CSW_ISPWA2MC_HYST_REQ_TH_WOFFSET                 0x0
#define ISP_MCCIF_ISPWA_HYST_0_CSW_ISPWA2MC_HYST_REQ_TH_DEFAULT                 _MK_MASK_CONST(0x4)
#define ISP_MCCIF_ISPWA_HYST_0_CSW_ISPWA2MC_HYST_REQ_TH_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define ISP_MCCIF_ISPWA_HYST_0_CSW_ISPWA2MC_HYST_REQ_TH_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_MCCIF_ISPWA_HYST_0_CSW_ISPWA2MC_HYST_REQ_TH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_MCCIF_ISPWA_HYST_0_CSW_ISPWA2MC_HYST_EN_SHIFT                       _MK_SHIFT_CONST(31)
#define ISP_MCCIF_ISPWA_HYST_0_CSW_ISPWA2MC_HYST_EN_FIELD                       _MK_FIELD_CONST(0x1, ISP_MCCIF_ISPWA_HYST_0_CSW_ISPWA2MC_HYST_EN_SHIFT)
#define ISP_MCCIF_ISPWA_HYST_0_CSW_ISPWA2MC_HYST_EN_RANGE                       31:31
#define ISP_MCCIF_ISPWA_HYST_0_CSW_ISPWA2MC_HYST_EN_WOFFSET                     0x0
#define ISP_MCCIF_ISPWA_HYST_0_CSW_ISPWA2MC_HYST_EN_DEFAULT                     _MK_MASK_CONST(0x1)
#define ISP_MCCIF_ISPWA_HYST_0_CSW_ISPWA2MC_HYST_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ISP_MCCIF_ISPWA_HYST_0_CSW_ISPWA2MC_HYST_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_MCCIF_ISPWA_HYST_0_CSW_ISPWA2MC_HYST_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_MCCIF_ISPWA_HYST_0_CSW_ISPWA2MC_HYST_EN_INIT_ENUM                   ENABLE
#define ISP_MCCIF_ISPWA_HYST_0_CSW_ISPWA2MC_HYST_EN_ENABLE                      _MK_ENUM_CONST(1)
#define ISP_MCCIF_ISPWA_HYST_0_CSW_ISPWA2MC_HYST_EN_DISABLE                     _MK_ENUM_CONST(0)


// Reserved address 81 [0x51]

// Register ISP_LA_SCALE_0
#define ISP_LA_SCALE_0                  _MK_ADDR_CONST(0x52)
#define ISP_LA_SCALE_0_SELWRE                   0x0
#define ISP_LA_SCALE_0_WORD_COUNT                       0x1
#define ISP_LA_SCALE_0_RESET_VAL                        _MK_MASK_CONST(0x3f)
#define ISP_LA_SCALE_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define ISP_LA_SCALE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_LA_SCALE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LA_SCALE_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define ISP_LA_SCALE_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define ISP_LA_SCALE_0_CSW_ISPWA2MC_CCT_THRESH_L_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_LA_SCALE_0_CSW_ISPWA2MC_CCT_THRESH_L_FIELD                  _MK_FIELD_CONST(0xff, ISP_LA_SCALE_0_CSW_ISPWA2MC_CCT_THRESH_L_SHIFT)
#define ISP_LA_SCALE_0_CSW_ISPWA2MC_CCT_THRESH_L_RANGE                  7:0
#define ISP_LA_SCALE_0_CSW_ISPWA2MC_CCT_THRESH_L_WOFFSET                        0x0
#define ISP_LA_SCALE_0_CSW_ISPWA2MC_CCT_THRESH_L_DEFAULT                        _MK_MASK_CONST(0x3f)
#define ISP_LA_SCALE_0_CSW_ISPWA2MC_CCT_THRESH_L_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define ISP_LA_SCALE_0_CSW_ISPWA2MC_CCT_THRESH_L_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_LA_SCALE_0_CSW_ISPWA2MC_CCT_THRESH_L_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_SF_STATS_BASE_ADDR_0
#define ISP_SF_STATS_BASE_ADDR_0                        _MK_ADDR_CONST(0x100)
#define ISP_SF_STATS_BASE_ADDR_0_SELWRE                         0x0
#define ISP_SF_STATS_BASE_ADDR_0_WORD_COUNT                     0x1
#define ISP_SF_STATS_BASE_ADDR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_SF_STATS_BASE_ADDR_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_SF_STATS_BASE_ADDR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_SF_STATS_BASE_ADDR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_SF_STATS_BASE_ADDR_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ISP_SF_STATS_BASE_ADDR_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_SF_STATS_BASE_ADDR_0_STATS_BASE_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_SF_STATS_BASE_ADDR_0_STATS_BASE_FIELD                       _MK_FIELD_CONST(0xffffffff, ISP_SF_STATS_BASE_ADDR_0_STATS_BASE_SHIFT)
#define ISP_SF_STATS_BASE_ADDR_0_STATS_BASE_RANGE                       31:0
#define ISP_SF_STATS_BASE_ADDR_0_STATS_BASE_WOFFSET                     0x0
#define ISP_SF_STATS_BASE_ADDR_0_STATS_BASE_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_SF_STATS_BASE_ADDR_0_STATS_BASE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_SF_STATS_BASE_ADDR_0_STATS_BASE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_SF_STATS_BASE_ADDR_0_STATS_BASE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_SF_PIX_BUF_ADDR_0
#define ISP_SF_PIX_BUF_ADDR_0                   _MK_ADDR_CONST(0x101)
#define ISP_SF_PIX_BUF_ADDR_0_SELWRE                    0x0
#define ISP_SF_PIX_BUF_ADDR_0_WORD_COUNT                        0x1
#define ISP_SF_PIX_BUF_ADDR_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_SF_PIX_BUF_ADDR_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_SF_PIX_BUF_ADDR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_SF_PIX_BUF_ADDR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_SF_PIX_BUF_ADDR_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define ISP_SF_PIX_BUF_ADDR_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define ISP_SF_PIX_BUF_ADDR_0_STATS_PIX_BUF_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_SF_PIX_BUF_ADDR_0_STATS_PIX_BUF_FIELD                       _MK_FIELD_CONST(0xffffffff, ISP_SF_PIX_BUF_ADDR_0_STATS_PIX_BUF_SHIFT)
#define ISP_SF_PIX_BUF_ADDR_0_STATS_PIX_BUF_RANGE                       31:0
#define ISP_SF_PIX_BUF_ADDR_0_STATS_PIX_BUF_WOFFSET                     0x0
#define ISP_SF_PIX_BUF_ADDR_0_STATS_PIX_BUF_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_SF_PIX_BUF_ADDR_0_STATS_PIX_BUF_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_SF_PIX_BUF_ADDR_0_STATS_PIX_BUF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_SF_PIX_BUF_ADDR_0_STATS_PIX_BUF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define LW_ISP_SA_LO_COEFF_FP_BITS      3
#define LW_ISP_SA_HI_COEFF_FP_BITS      1
#define LW_ISP_DEF_MINMAX_FP_BITS       4
#define LW_ISP_RELAX_ALPHA_FP_BITS      5
#define LW_ISP_SA_COEFF_FP_BITS 3
#define LW_ISP_RELAX_STRENGTH_FP_BITS   7

// Register ISP_OP_SAPOR_OR_ENABLE_0
#define ISP_OP_SAPOR_OR_ENABLE_0                        _MK_ADDR_CONST(0x200)
#define ISP_OP_SAPOR_OR_ENABLE_0_SELWRE                         0x0
#define ISP_OP_SAPOR_OR_ENABLE_0_WORD_COUNT                     0x1
#define ISP_OP_SAPOR_OR_ENABLE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_ENABLE_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define ISP_OP_SAPOR_OR_ENABLE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_ENABLE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_ENABLE_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define ISP_OP_SAPOR_OR_ENABLE_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define ISP_OP_SAPOR_OR_ENABLE_0_OR_ENABLE_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_OP_SAPOR_OR_ENABLE_0_OR_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, ISP_OP_SAPOR_OR_ENABLE_0_OR_ENABLE_SHIFT)
#define ISP_OP_SAPOR_OR_ENABLE_0_OR_ENABLE_RANGE                        0:0
#define ISP_OP_SAPOR_OR_ENABLE_0_OR_ENABLE_WOFFSET                      0x0
#define ISP_OP_SAPOR_OR_ENABLE_0_OR_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_ENABLE_0_OR_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ISP_OP_SAPOR_OR_ENABLE_0_OR_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_ENABLE_0_OR_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_OP_SAPOR_SAP_ENABLE_0
#define ISP_OP_SAPOR_SAP_ENABLE_0                       _MK_ADDR_CONST(0x201)
#define ISP_OP_SAPOR_SAP_ENABLE_0_SELWRE                        0x0
#define ISP_OP_SAPOR_SAP_ENABLE_0_WORD_COUNT                    0x1
#define ISP_OP_SAPOR_SAP_ENABLE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_SAP_ENABLE_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define ISP_OP_SAPOR_SAP_ENABLE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_SAP_ENABLE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_SAP_ENABLE_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define ISP_OP_SAPOR_SAP_ENABLE_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define ISP_OP_SAPOR_SAP_ENABLE_0_SAP_ENABLE_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_OP_SAPOR_SAP_ENABLE_0_SAP_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, ISP_OP_SAPOR_SAP_ENABLE_0_SAP_ENABLE_SHIFT)
#define ISP_OP_SAPOR_SAP_ENABLE_0_SAP_ENABLE_RANGE                      0:0
#define ISP_OP_SAPOR_SAP_ENABLE_0_SAP_ENABLE_WOFFSET                    0x0
#define ISP_OP_SAPOR_SAP_ENABLE_0_SAP_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_SAP_ENABLE_0_SAP_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ISP_OP_SAPOR_SAP_ENABLE_0_SAP_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_SAP_ENABLE_0_SAP_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_OP_SAPOR_OB_ENABLE_0
#define ISP_OP_SAPOR_OB_ENABLE_0                        _MK_ADDR_CONST(0x202)
#define ISP_OP_SAPOR_OB_ENABLE_0_SELWRE                         0x0
#define ISP_OP_SAPOR_OB_ENABLE_0_WORD_COUNT                     0x1
#define ISP_OP_SAPOR_OB_ENABLE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OB_ENABLE_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define ISP_OP_SAPOR_OB_ENABLE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OB_ENABLE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OB_ENABLE_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define ISP_OP_SAPOR_OB_ENABLE_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define ISP_OP_SAPOR_OB_ENABLE_0_OB_ENABLE_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_OP_SAPOR_OB_ENABLE_0_OB_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, ISP_OP_SAPOR_OB_ENABLE_0_OB_ENABLE_SHIFT)
#define ISP_OP_SAPOR_OB_ENABLE_0_OB_ENABLE_RANGE                        0:0
#define ISP_OP_SAPOR_OB_ENABLE_0_OB_ENABLE_WOFFSET                      0x0
#define ISP_OP_SAPOR_OB_ENABLE_0_OB_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OB_ENABLE_0_OB_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ISP_OP_SAPOR_OB_ENABLE_0_OB_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OB_ENABLE_0_OB_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_OP_SAPOR_OB_CTRL0_0
#define ISP_OP_SAPOR_OB_CTRL0_0                 _MK_ADDR_CONST(0x203)
#define ISP_OP_SAPOR_OB_CTRL0_0_SELWRE                  0x0
#define ISP_OP_SAPOR_OB_CTRL0_0_WORD_COUNT                      0x1
#define ISP_OP_SAPOR_OB_CTRL0_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OB_CTRL0_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OB_CTRL0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OB_CTRL0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OB_CTRL0_0_READ_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define ISP_OP_SAPOR_OB_CTRL0_0_WRITE_MASK                      _MK_MASK_CONST(0x3fff3fff)
#define ISP_OP_SAPOR_OB_CTRL0_0_OB_TL_ADJUST_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_OP_SAPOR_OB_CTRL0_0_OB_TL_ADJUST_FIELD                      _MK_FIELD_CONST(0x3fff, ISP_OP_SAPOR_OB_CTRL0_0_OB_TL_ADJUST_SHIFT)
#define ISP_OP_SAPOR_OB_CTRL0_0_OB_TL_ADJUST_RANGE                      13:0
#define ISP_OP_SAPOR_OB_CTRL0_0_OB_TL_ADJUST_WOFFSET                    0x0
#define ISP_OP_SAPOR_OB_CTRL0_0_OB_TL_ADJUST_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OB_CTRL0_0_OB_TL_ADJUST_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OB_CTRL0_0_OB_TL_ADJUST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OB_CTRL0_0_OB_TL_ADJUST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_OP_SAPOR_OB_CTRL0_0_OB_TR_ADJUST_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_OP_SAPOR_OB_CTRL0_0_OB_TR_ADJUST_FIELD                      _MK_FIELD_CONST(0x3fff, ISP_OP_SAPOR_OB_CTRL0_0_OB_TR_ADJUST_SHIFT)
#define ISP_OP_SAPOR_OB_CTRL0_0_OB_TR_ADJUST_RANGE                      29:16
#define ISP_OP_SAPOR_OB_CTRL0_0_OB_TR_ADJUST_WOFFSET                    0x0
#define ISP_OP_SAPOR_OB_CTRL0_0_OB_TR_ADJUST_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OB_CTRL0_0_OB_TR_ADJUST_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OB_CTRL0_0_OB_TR_ADJUST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OB_CTRL0_0_OB_TR_ADJUST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_OP_SAPOR_OB_CTRL1_0
#define ISP_OP_SAPOR_OB_CTRL1_0                 _MK_ADDR_CONST(0x204)
#define ISP_OP_SAPOR_OB_CTRL1_0_SELWRE                  0x0
#define ISP_OP_SAPOR_OB_CTRL1_0_WORD_COUNT                      0x1
#define ISP_OP_SAPOR_OB_CTRL1_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OB_CTRL1_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OB_CTRL1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OB_CTRL1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OB_CTRL1_0_READ_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define ISP_OP_SAPOR_OB_CTRL1_0_WRITE_MASK                      _MK_MASK_CONST(0x3fff3fff)
#define ISP_OP_SAPOR_OB_CTRL1_0_OB_BL_ADJUST_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_OP_SAPOR_OB_CTRL1_0_OB_BL_ADJUST_FIELD                      _MK_FIELD_CONST(0x3fff, ISP_OP_SAPOR_OB_CTRL1_0_OB_BL_ADJUST_SHIFT)
#define ISP_OP_SAPOR_OB_CTRL1_0_OB_BL_ADJUST_RANGE                      13:0
#define ISP_OP_SAPOR_OB_CTRL1_0_OB_BL_ADJUST_WOFFSET                    0x0
#define ISP_OP_SAPOR_OB_CTRL1_0_OB_BL_ADJUST_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OB_CTRL1_0_OB_BL_ADJUST_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OB_CTRL1_0_OB_BL_ADJUST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OB_CTRL1_0_OB_BL_ADJUST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_OP_SAPOR_OB_CTRL1_0_OB_BR_ADJUST_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_OP_SAPOR_OB_CTRL1_0_OB_BR_ADJUST_FIELD                      _MK_FIELD_CONST(0x3fff, ISP_OP_SAPOR_OB_CTRL1_0_OB_BR_ADJUST_SHIFT)
#define ISP_OP_SAPOR_OB_CTRL1_0_OB_BR_ADJUST_RANGE                      29:16
#define ISP_OP_SAPOR_OB_CTRL1_0_OB_BR_ADJUST_WOFFSET                    0x0
#define ISP_OP_SAPOR_OB_CTRL1_0_OB_BR_ADJUST_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OB_CTRL1_0_OB_BR_ADJUST_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OB_CTRL1_0_OB_BR_ADJUST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OB_CTRL1_0_OB_BR_ADJUST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_OP_SAPOR_SAP_CONFIG_0
#define ISP_OP_SAPOR_SAP_CONFIG_0                       _MK_ADDR_CONST(0x205)
#define ISP_OP_SAPOR_SAP_CONFIG_0_SELWRE                        0x0
#define ISP_OP_SAPOR_SAP_CONFIG_0_WORD_COUNT                    0x1
#define ISP_OP_SAPOR_SAP_CONFIG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_SAP_CONFIG_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_SAP_CONFIG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_SAP_CONFIG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_SAP_CONFIG_0_READ_MASK                     _MK_MASK_CONST(0x1f0f3fff)
#define ISP_OP_SAPOR_SAP_CONFIG_0_WRITE_MASK                    _MK_MASK_CONST(0x1f0f3fff)
#define ISP_OP_SAPOR_SAP_CONFIG_0_SAP_THRESHOLD_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_OP_SAPOR_SAP_CONFIG_0_SAP_THRESHOLD_FIELD                   _MK_FIELD_CONST(0x3fff, ISP_OP_SAPOR_SAP_CONFIG_0_SAP_THRESHOLD_SHIFT)
#define ISP_OP_SAPOR_SAP_CONFIG_0_SAP_THRESHOLD_RANGE                   13:0
#define ISP_OP_SAPOR_SAP_CONFIG_0_SAP_THRESHOLD_WOFFSET                 0x0
#define ISP_OP_SAPOR_SAP_CONFIG_0_SAP_THRESHOLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_SAP_CONFIG_0_SAP_THRESHOLD_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_SAP_CONFIG_0_SAP_THRESHOLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_SAP_CONFIG_0_SAP_THRESHOLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_OP_SAPOR_SAP_CONFIG_0_SAP_LO_COEFF_SHIFT                    _MK_SHIFT_CONST(16)
#define ISP_OP_SAPOR_SAP_CONFIG_0_SAP_LO_COEFF_FIELD                    _MK_FIELD_CONST(0xf, ISP_OP_SAPOR_SAP_CONFIG_0_SAP_LO_COEFF_SHIFT)
#define ISP_OP_SAPOR_SAP_CONFIG_0_SAP_LO_COEFF_RANGE                    19:16
#define ISP_OP_SAPOR_SAP_CONFIG_0_SAP_LO_COEFF_WOFFSET                  0x0
#define ISP_OP_SAPOR_SAP_CONFIG_0_SAP_LO_COEFF_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_SAP_CONFIG_0_SAP_LO_COEFF_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_SAP_CONFIG_0_SAP_LO_COEFF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_SAP_CONFIG_0_SAP_LO_COEFF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_OP_SAPOR_SAP_CONFIG_0_SAP_HI_COEFF_SHIFT                    _MK_SHIFT_CONST(24)
#define ISP_OP_SAPOR_SAP_CONFIG_0_SAP_HI_COEFF_FIELD                    _MK_FIELD_CONST(0x1f, ISP_OP_SAPOR_SAP_CONFIG_0_SAP_HI_COEFF_SHIFT)
#define ISP_OP_SAPOR_SAP_CONFIG_0_SAP_HI_COEFF_RANGE                    28:24
#define ISP_OP_SAPOR_SAP_CONFIG_0_SAP_HI_COEFF_WOFFSET                  0x0
#define ISP_OP_SAPOR_SAP_CONFIG_0_SAP_HI_COEFF_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_SAP_CONFIG_0_SAP_HI_COEFF_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_SAP_CONFIG_0_SAP_HI_COEFF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_SAP_CONFIG_0_SAP_HI_COEFF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_OP_SAPOR_OR_RELAX_0
#define ISP_OP_SAPOR_OR_RELAX_0                 _MK_ADDR_CONST(0x206)
#define ISP_OP_SAPOR_OR_RELAX_0_SELWRE                  0x0
#define ISP_OP_SAPOR_OR_RELAX_0_WORD_COUNT                      0x1
#define ISP_OP_SAPOR_OR_RELAX_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_RELAX_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_RELAX_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_RELAX_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_RELAX_0_READ_MASK                       _MK_MASK_CONST(0xf3fff)
#define ISP_OP_SAPOR_OR_RELAX_0_WRITE_MASK                      _MK_MASK_CONST(0xf3fff)
#define ISP_OP_SAPOR_OR_RELAX_0_RELAX_START_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_OP_SAPOR_OR_RELAX_0_RELAX_START_FIELD                       _MK_FIELD_CONST(0x3fff, ISP_OP_SAPOR_OR_RELAX_0_RELAX_START_SHIFT)
#define ISP_OP_SAPOR_OR_RELAX_0_RELAX_START_RANGE                       13:0
#define ISP_OP_SAPOR_OR_RELAX_0_RELAX_START_WOFFSET                     0x0
#define ISP_OP_SAPOR_OR_RELAX_0_RELAX_START_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_RELAX_0_RELAX_START_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_RELAX_0_RELAX_START_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_RELAX_0_RELAX_START_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_OP_SAPOR_OR_RELAX_0_RELAX_WIDTH_BITS_SHIFT                  _MK_SHIFT_CONST(16)
#define ISP_OP_SAPOR_OR_RELAX_0_RELAX_WIDTH_BITS_FIELD                  _MK_FIELD_CONST(0xf, ISP_OP_SAPOR_OR_RELAX_0_RELAX_WIDTH_BITS_SHIFT)
#define ISP_OP_SAPOR_OR_RELAX_0_RELAX_WIDTH_BITS_RANGE                  19:16
#define ISP_OP_SAPOR_OR_RELAX_0_RELAX_WIDTH_BITS_WOFFSET                        0x0
#define ISP_OP_SAPOR_OR_RELAX_0_RELAX_WIDTH_BITS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_RELAX_0_RELAX_WIDTH_BITS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_RELAX_0_RELAX_WIDTH_BITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_RELAX_0_RELAX_WIDTH_BITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_OP_SAPOR_OR_THRESHOLDS_0
#define ISP_OP_SAPOR_OR_THRESHOLDS_0                    _MK_ADDR_CONST(0x207)
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_SELWRE                     0x0
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_WORD_COUNT                         0x1
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_READ_MASK                  _MK_MASK_CONST(0x1f1f1f1f)
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_WRITE_MASK                         _MK_MASK_CONST(0x1f1f1f1f)
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_LO_COEFF0_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_LO_COEFF0_FIELD                    _MK_FIELD_CONST(0x1f, ISP_OP_SAPOR_OR_THRESHOLDS_0_LO_COEFF0_SHIFT)
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_LO_COEFF0_RANGE                    4:0
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_LO_COEFF0_WOFFSET                  0x0
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_LO_COEFF0_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_LO_COEFF0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_LO_COEFF0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_LO_COEFF0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_OP_SAPOR_OR_THRESHOLDS_0_LO_COEFF1_SHIFT                    _MK_SHIFT_CONST(8)
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_LO_COEFF1_FIELD                    _MK_FIELD_CONST(0x1f, ISP_OP_SAPOR_OR_THRESHOLDS_0_LO_COEFF1_SHIFT)
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_LO_COEFF1_RANGE                    12:8
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_LO_COEFF1_WOFFSET                  0x0
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_LO_COEFF1_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_LO_COEFF1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_LO_COEFF1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_LO_COEFF1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_OP_SAPOR_OR_THRESHOLDS_0_HI_COEFF0_SHIFT                    _MK_SHIFT_CONST(16)
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_HI_COEFF0_FIELD                    _MK_FIELD_CONST(0x1f, ISP_OP_SAPOR_OR_THRESHOLDS_0_HI_COEFF0_SHIFT)
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_HI_COEFF0_RANGE                    20:16
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_HI_COEFF0_WOFFSET                  0x0
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_HI_COEFF0_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_HI_COEFF0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_HI_COEFF0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_HI_COEFF0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_OP_SAPOR_OR_THRESHOLDS_0_HI_COEFF1_SHIFT                    _MK_SHIFT_CONST(24)
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_HI_COEFF1_FIELD                    _MK_FIELD_CONST(0x1f, ISP_OP_SAPOR_OR_THRESHOLDS_0_HI_COEFF1_SHIFT)
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_HI_COEFF1_RANGE                    28:24
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_HI_COEFF1_WOFFSET                  0x0
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_HI_COEFF1_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_HI_COEFF1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_HI_COEFF1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_THRESHOLDS_0_HI_COEFF1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_OP_SAPOR_OR_RLX_STRENGTH_0
#define ISP_OP_SAPOR_OR_RLX_STRENGTH_0                  _MK_ADDR_CONST(0x208)
#define ISP_OP_SAPOR_OR_RLX_STRENGTH_0_SELWRE                   0x0
#define ISP_OP_SAPOR_OR_RLX_STRENGTH_0_WORD_COUNT                       0x1
#define ISP_OP_SAPOR_OR_RLX_STRENGTH_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_RLX_STRENGTH_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_RLX_STRENGTH_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_RLX_STRENGTH_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_RLX_STRENGTH_0_READ_MASK                        _MK_MASK_CONST(0x7f7f)
#define ISP_OP_SAPOR_OR_RLX_STRENGTH_0_WRITE_MASK                       _MK_MASK_CONST(0x7f7f)
#define ISP_OP_SAPOR_OR_RLX_STRENGTH_0_LO_RELAX_STRENGTH_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_OP_SAPOR_OR_RLX_STRENGTH_0_LO_RELAX_STRENGTH_FIELD                  _MK_FIELD_CONST(0x7f, ISP_OP_SAPOR_OR_RLX_STRENGTH_0_LO_RELAX_STRENGTH_SHIFT)
#define ISP_OP_SAPOR_OR_RLX_STRENGTH_0_LO_RELAX_STRENGTH_RANGE                  6:0
#define ISP_OP_SAPOR_OR_RLX_STRENGTH_0_LO_RELAX_STRENGTH_WOFFSET                        0x0
#define ISP_OP_SAPOR_OR_RLX_STRENGTH_0_LO_RELAX_STRENGTH_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_RLX_STRENGTH_0_LO_RELAX_STRENGTH_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_RLX_STRENGTH_0_LO_RELAX_STRENGTH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_RLX_STRENGTH_0_LO_RELAX_STRENGTH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_OP_SAPOR_OR_RLX_STRENGTH_0_HI_RELAX_STRENGTH_SHIFT                  _MK_SHIFT_CONST(8)
#define ISP_OP_SAPOR_OR_RLX_STRENGTH_0_HI_RELAX_STRENGTH_FIELD                  _MK_FIELD_CONST(0x7f, ISP_OP_SAPOR_OR_RLX_STRENGTH_0_HI_RELAX_STRENGTH_SHIFT)
#define ISP_OP_SAPOR_OR_RLX_STRENGTH_0_HI_RELAX_STRENGTH_RANGE                  14:8
#define ISP_OP_SAPOR_OR_RLX_STRENGTH_0_HI_RELAX_STRENGTH_WOFFSET                        0x0
#define ISP_OP_SAPOR_OR_RLX_STRENGTH_0_HI_RELAX_STRENGTH_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_RLX_STRENGTH_0_HI_RELAX_STRENGTH_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_RLX_STRENGTH_0_HI_RELAX_STRENGTH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_SAPOR_OR_RLX_STRENGTH_0_HI_RELAX_STRENGTH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 521 [0x209]

// Reserved address 522 [0x20a]

// Reserved address 523 [0x20b]

// Reserved address 524 [0x20c]

// Reserved address 525 [0x20d]

// Reserved address 526 [0x20e]

// Reserved address 527 [0x20f]

// Reserved address 528 [0x210]

// Register ISP_OP_IHS_CTRL_0
#define ISP_OP_IHS_CTRL_0                       _MK_ADDR_CONST(0x280)
#define ISP_OP_IHS_CTRL_0_SELWRE                        0x0
#define ISP_OP_IHS_CTRL_0_WORD_COUNT                    0x1
#define ISP_OP_IHS_CTRL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_CTRL_0_RESET_MASK                    _MK_MASK_CONST(0x3)
#define ISP_OP_IHS_CTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_CTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_CTRL_0_READ_MASK                     _MK_MASK_CONST(0x3)
#define ISP_OP_IHS_CTRL_0_WRITE_MASK                    _MK_MASK_CONST(0x3)
#define ISP_OP_IHS_CTRL_0_ENABLE_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_OP_IHS_CTRL_0_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, ISP_OP_IHS_CTRL_0_ENABLE_SHIFT)
#define ISP_OP_IHS_CTRL_0_ENABLE_RANGE                  0:0
#define ISP_OP_IHS_CTRL_0_ENABLE_WOFFSET                        0x0
#define ISP_OP_IHS_CTRL_0_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_CTRL_0_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ISP_OP_IHS_CTRL_0_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_CTRL_0_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_OP_IHS_CTRL_0_MODE_SHIFT                    _MK_SHIFT_CONST(1)
#define ISP_OP_IHS_CTRL_0_MODE_FIELD                    _MK_FIELD_CONST(0x1, ISP_OP_IHS_CTRL_0_MODE_SHIFT)
#define ISP_OP_IHS_CTRL_0_MODE_RANGE                    1:1
#define ISP_OP_IHS_CTRL_0_MODE_WOFFSET                  0x0
#define ISP_OP_IHS_CTRL_0_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_CTRL_0_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ISP_OP_IHS_CTRL_0_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_CTRL_0_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_CTRL_0_MODE_TRIPLET                  _MK_ENUM_CONST(0)
#define ISP_OP_IHS_CTRL_0_MODE_QUAD                     _MK_ENUM_CONST(1)


// Register ISP_OP_IHS_PI_0
#define ISP_OP_IHS_PI_0                 _MK_ADDR_CONST(0x281)
#define ISP_OP_IHS_PI_0_SELWRE                  0x0
#define ISP_OP_IHS_PI_0_WORD_COUNT                      0x1
#define ISP_OP_IHS_PI_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_PI_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_PI_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_PI_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_PI_0_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define ISP_OP_IHS_PI_0_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define ISP_OP_IHS_PI_0_PI_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_OP_IHS_PI_0_PI_FIELD                        _MK_FIELD_CONST(0xffffff, ISP_OP_IHS_PI_0_PI_SHIFT)
#define ISP_OP_IHS_PI_0_PI_RANGE                        23:0
#define ISP_OP_IHS_PI_0_PI_WOFFSET                      0x0
#define ISP_OP_IHS_PI_0_PI_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_PI_0_PI_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_PI_0_PI_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_PI_0_PI_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_OP_IHS_CROP_0
#define ISP_OP_IHS_CROP_0                       _MK_ADDR_CONST(0x282)
#define ISP_OP_IHS_CROP_0_SELWRE                        0x0
#define ISP_OP_IHS_CROP_0_WORD_COUNT                    0x1
#define ISP_OP_IHS_CROP_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_CROP_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_CROP_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_CROP_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_CROP_0_READ_MASK                     _MK_MASK_CONST(0x1fff1fff)
#define ISP_OP_IHS_CROP_0_WRITE_MASK                    _MK_MASK_CONST(0x1fff1fff)
#define ISP_OP_IHS_CROP_0_H_CROP_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_OP_IHS_CROP_0_H_CROP_FIELD                  _MK_FIELD_CONST(0x1fff, ISP_OP_IHS_CROP_0_H_CROP_SHIFT)
#define ISP_OP_IHS_CROP_0_H_CROP_RANGE                  12:0
#define ISP_OP_IHS_CROP_0_H_CROP_WOFFSET                        0x0
#define ISP_OP_IHS_CROP_0_H_CROP_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_CROP_0_H_CROP_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_CROP_0_H_CROP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_CROP_0_H_CROP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_OP_IHS_CROP_0_V_CROP_SHIFT                  _MK_SHIFT_CONST(16)
#define ISP_OP_IHS_CROP_0_V_CROP_FIELD                  _MK_FIELD_CONST(0x1fff, ISP_OP_IHS_CROP_0_V_CROP_SHIFT)
#define ISP_OP_IHS_CROP_0_V_CROP_RANGE                  28:16
#define ISP_OP_IHS_CROP_0_V_CROP_WOFFSET                        0x0
#define ISP_OP_IHS_CROP_0_V_CROP_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_CROP_0_V_CROP_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_CROP_0_V_CROP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_CROP_0_V_CROP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_OP_IHS_SIZE_0
#define ISP_OP_IHS_SIZE_0                       _MK_ADDR_CONST(0x283)
#define ISP_OP_IHS_SIZE_0_SELWRE                        0x0
#define ISP_OP_IHS_SIZE_0_WORD_COUNT                    0x1
#define ISP_OP_IHS_SIZE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_SIZE_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_SIZE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_SIZE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_SIZE_0_READ_MASK                     _MK_MASK_CONST(0x3fff0fff)
#define ISP_OP_IHS_SIZE_0_WRITE_MASK                    _MK_MASK_CONST(0x3fff0fff)
#define ISP_OP_IHS_SIZE_0_DEST_WIDTH_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_OP_IHS_SIZE_0_DEST_WIDTH_FIELD                      _MK_FIELD_CONST(0xfff, ISP_OP_IHS_SIZE_0_DEST_WIDTH_SHIFT)
#define ISP_OP_IHS_SIZE_0_DEST_WIDTH_RANGE                      11:0
#define ISP_OP_IHS_SIZE_0_DEST_WIDTH_WOFFSET                    0x0
#define ISP_OP_IHS_SIZE_0_DEST_WIDTH_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_SIZE_0_DEST_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_SIZE_0_DEST_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_SIZE_0_DEST_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_OP_IHS_SIZE_0_DEST_HEIGHT_SHIFT                     _MK_SHIFT_CONST(16)
#define ISP_OP_IHS_SIZE_0_DEST_HEIGHT_FIELD                     _MK_FIELD_CONST(0x3fff, ISP_OP_IHS_SIZE_0_DEST_HEIGHT_SHIFT)
#define ISP_OP_IHS_SIZE_0_DEST_HEIGHT_RANGE                     29:16
#define ISP_OP_IHS_SIZE_0_DEST_HEIGHT_WOFFSET                   0x0
#define ISP_OP_IHS_SIZE_0_DEST_HEIGHT_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_SIZE_0_DEST_HEIGHT_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_SIZE_0_DEST_HEIGHT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_SIZE_0_DEST_HEIGHT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_OP_IHS_BW_BIAS_0
#define ISP_OP_IHS_BW_BIAS_0                    _MK_ADDR_CONST(0x284)
#define ISP_OP_IHS_BW_BIAS_0_SELWRE                     0x0
#define ISP_OP_IHS_BW_BIAS_0_WORD_COUNT                         0x1
#define ISP_OP_IHS_BW_BIAS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_BW_BIAS_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_BW_BIAS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_BW_BIAS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_BW_BIAS_0_READ_MASK                  _MK_MASK_CONST(0x1f1f1f1f)
#define ISP_OP_IHS_BW_BIAS_0_WRITE_MASK                         _MK_MASK_CONST(0x1f1f1f1f)
#define ISP_OP_IHS_BW_BIAS_0_RV_BW_BIAS_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_OP_IHS_BW_BIAS_0_RV_BW_BIAS_FIELD                   _MK_FIELD_CONST(0x1f, ISP_OP_IHS_BW_BIAS_0_RV_BW_BIAS_SHIFT)
#define ISP_OP_IHS_BW_BIAS_0_RV_BW_BIAS_RANGE                   4:0
#define ISP_OP_IHS_BW_BIAS_0_RV_BW_BIAS_WOFFSET                 0x0
#define ISP_OP_IHS_BW_BIAS_0_RV_BW_BIAS_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_BW_BIAS_0_RV_BW_BIAS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_BW_BIAS_0_RV_BW_BIAS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_BW_BIAS_0_RV_BW_BIAS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_OP_IHS_BW_BIAS_0_GY_BW_BIAS_SHIFT                   _MK_SHIFT_CONST(8)
#define ISP_OP_IHS_BW_BIAS_0_GY_BW_BIAS_FIELD                   _MK_FIELD_CONST(0x1f, ISP_OP_IHS_BW_BIAS_0_GY_BW_BIAS_SHIFT)
#define ISP_OP_IHS_BW_BIAS_0_GY_BW_BIAS_RANGE                   12:8
#define ISP_OP_IHS_BW_BIAS_0_GY_BW_BIAS_WOFFSET                 0x0
#define ISP_OP_IHS_BW_BIAS_0_GY_BW_BIAS_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_BW_BIAS_0_GY_BW_BIAS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_BW_BIAS_0_GY_BW_BIAS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_BW_BIAS_0_GY_BW_BIAS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_OP_IHS_BW_BIAS_0_BU_BW_BIAS_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_OP_IHS_BW_BIAS_0_BU_BW_BIAS_FIELD                   _MK_FIELD_CONST(0x1f, ISP_OP_IHS_BW_BIAS_0_BU_BW_BIAS_SHIFT)
#define ISP_OP_IHS_BW_BIAS_0_BU_BW_BIAS_RANGE                   20:16
#define ISP_OP_IHS_BW_BIAS_0_BU_BW_BIAS_WOFFSET                 0x0
#define ISP_OP_IHS_BW_BIAS_0_BU_BW_BIAS_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_BW_BIAS_0_BU_BW_BIAS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_BW_BIAS_0_BU_BW_BIAS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_BW_BIAS_0_BU_BW_BIAS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_OP_IHS_BW_BIAS_0_BR_BW_BIAS_SHIFT                   _MK_SHIFT_CONST(24)
#define ISP_OP_IHS_BW_BIAS_0_BR_BW_BIAS_FIELD                   _MK_FIELD_CONST(0x1f, ISP_OP_IHS_BW_BIAS_0_BR_BW_BIAS_SHIFT)
#define ISP_OP_IHS_BW_BIAS_0_BR_BW_BIAS_RANGE                   28:24
#define ISP_OP_IHS_BW_BIAS_0_BR_BW_BIAS_WOFFSET                 0x0
#define ISP_OP_IHS_BW_BIAS_0_BR_BW_BIAS_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_BW_BIAS_0_BR_BW_BIAS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_BW_BIAS_0_BR_BW_BIAS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_OP_IHS_BW_BIAS_0_BR_BW_BIAS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Reserved address 645 [0x285]

// Reserved address 646 [0x286]

// Reserved address 647 [0x287]

// Reserved address 648 [0x288]

// Reserved address 649 [0x289]

// Reserved address 650 [0x28a]

// Reserved address 651 [0x28b]

// Reserved address 652 [0x28c]

// Register ISP_OP_FX_POL_CTRL_0
#define ISP_OP_FX_POL_CTRL_0                    _MK_ADDR_CONST(0x300)
#define ISP_OP_FX_POL_CTRL_0_SELWRE                     0x0
#define ISP_OP_FX_POL_CTRL_0_WORD_COUNT                         0x1
#define ISP_OP_FX_POL_CTRL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_CTRL_0_RESET_MASK                         _MK_MASK_CONST(0x1)
#define ISP_OP_FX_POL_CTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_CTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_CTRL_0_READ_MASK                  _MK_MASK_CONST(0xff03)
#define ISP_OP_FX_POL_CTRL_0_WRITE_MASK                         _MK_MASK_CONST(0xff03)
#define ISP_OP_FX_POL_CTRL_0_POL_ENABLE_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_OP_FX_POL_CTRL_0_POL_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, ISP_OP_FX_POL_CTRL_0_POL_ENABLE_SHIFT)
#define ISP_OP_FX_POL_CTRL_0_POL_ENABLE_RANGE                   0:0
#define ISP_OP_FX_POL_CTRL_0_POL_ENABLE_WOFFSET                 0x0
#define ISP_OP_FX_POL_CTRL_0_POL_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_CTRL_0_POL_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ISP_OP_FX_POL_CTRL_0_POL_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_CTRL_0_POL_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_OP_FX_POL_CTRL_0_THRESH_POL_SHIFT                   _MK_SHIFT_CONST(1)
#define ISP_OP_FX_POL_CTRL_0_THRESH_POL_FIELD                   _MK_FIELD_CONST(0x1, ISP_OP_FX_POL_CTRL_0_THRESH_POL_SHIFT)
#define ISP_OP_FX_POL_CTRL_0_THRESH_POL_RANGE                   1:1
#define ISP_OP_FX_POL_CTRL_0_THRESH_POL_WOFFSET                 0x0
#define ISP_OP_FX_POL_CTRL_0_THRESH_POL_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_CTRL_0_THRESH_POL_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_CTRL_0_THRESH_POL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_CTRL_0_THRESH_POL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_OP_FX_POL_CTRL_0_THRESHOLD_SHIFT                    _MK_SHIFT_CONST(8)
#define ISP_OP_FX_POL_CTRL_0_THRESHOLD_FIELD                    _MK_FIELD_CONST(0xff, ISP_OP_FX_POL_CTRL_0_THRESHOLD_SHIFT)
#define ISP_OP_FX_POL_CTRL_0_THRESHOLD_RANGE                    15:8
#define ISP_OP_FX_POL_CTRL_0_THRESHOLD_WOFFSET                  0x0
#define ISP_OP_FX_POL_CTRL_0_THRESHOLD_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_CTRL_0_THRESHOLD_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_CTRL_0_THRESHOLD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_CTRL_0_THRESHOLD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_OP_FX_POL_RV_0
#define ISP_OP_FX_POL_RV_0                      _MK_ADDR_CONST(0x301)
#define ISP_OP_FX_POL_RV_0_SELWRE                       0x0
#define ISP_OP_FX_POL_RV_0_WORD_COUNT                   0x1
#define ISP_OP_FX_POL_RV_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_READ_MASK                    _MK_MASK_CONST(0x3ffffff)
#define ISP_OP_FX_POL_RV_0_WRITE_MASK                   _MK_MASK_CONST(0x3ffffff)
#define ISP_OP_FX_POL_RV_0_POL_RV_0_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_OP_FX_POL_RV_0_POL_RV_0_FIELD                       _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_RV_0_POL_RV_0_SHIFT)
#define ISP_OP_FX_POL_RV_0_POL_RV_0_RANGE                       1:0
#define ISP_OP_FX_POL_RV_0_POL_RV_0_WOFFSET                     0x0
#define ISP_OP_FX_POL_RV_0_POL_RV_0_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_0_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_0_ZERO                        _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_RV_0_POL_RV_0_ONE                 _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_RV_0_POL_RV_0_EQUAL                       _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_RV_0_POL_RV_0_ILWERT                      _MK_ENUM_CONST(3)

#define ISP_OP_FX_POL_RV_0_POL_RV_1_SHIFT                       _MK_SHIFT_CONST(2)
#define ISP_OP_FX_POL_RV_0_POL_RV_1_FIELD                       _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_RV_0_POL_RV_1_SHIFT)
#define ISP_OP_FX_POL_RV_0_POL_RV_1_RANGE                       3:2
#define ISP_OP_FX_POL_RV_0_POL_RV_1_WOFFSET                     0x0
#define ISP_OP_FX_POL_RV_0_POL_RV_1_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_1_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_1_ZERO                        _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_RV_0_POL_RV_1_ONE                 _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_RV_0_POL_RV_1_EQUAL                       _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_RV_0_POL_RV_1_ILWERT                      _MK_ENUM_CONST(3)

#define ISP_OP_FX_POL_RV_0_POL_RV_2_SHIFT                       _MK_SHIFT_CONST(4)
#define ISP_OP_FX_POL_RV_0_POL_RV_2_FIELD                       _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_RV_0_POL_RV_2_SHIFT)
#define ISP_OP_FX_POL_RV_0_POL_RV_2_RANGE                       5:4
#define ISP_OP_FX_POL_RV_0_POL_RV_2_WOFFSET                     0x0
#define ISP_OP_FX_POL_RV_0_POL_RV_2_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_2_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_2_ZERO                        _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_RV_0_POL_RV_2_ONE                 _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_RV_0_POL_RV_2_EQUAL                       _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_RV_0_POL_RV_2_ILWERT                      _MK_ENUM_CONST(3)

#define ISP_OP_FX_POL_RV_0_POL_RV_3_SHIFT                       _MK_SHIFT_CONST(6)
#define ISP_OP_FX_POL_RV_0_POL_RV_3_FIELD                       _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_RV_0_POL_RV_3_SHIFT)
#define ISP_OP_FX_POL_RV_0_POL_RV_3_RANGE                       7:6
#define ISP_OP_FX_POL_RV_0_POL_RV_3_WOFFSET                     0x0
#define ISP_OP_FX_POL_RV_0_POL_RV_3_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_3_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_3_ZERO                        _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_RV_0_POL_RV_3_ONE                 _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_RV_0_POL_RV_3_EQUAL                       _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_RV_0_POL_RV_3_ILWERT                      _MK_ENUM_CONST(3)

#define ISP_OP_FX_POL_RV_0_POL_RV_4_SHIFT                       _MK_SHIFT_CONST(8)
#define ISP_OP_FX_POL_RV_0_POL_RV_4_FIELD                       _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_RV_0_POL_RV_4_SHIFT)
#define ISP_OP_FX_POL_RV_0_POL_RV_4_RANGE                       9:8
#define ISP_OP_FX_POL_RV_0_POL_RV_4_WOFFSET                     0x0
#define ISP_OP_FX_POL_RV_0_POL_RV_4_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_4_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_4_ZERO                        _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_RV_0_POL_RV_4_ONE                 _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_RV_0_POL_RV_4_EQUAL                       _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_RV_0_POL_RV_4_ILWERT                      _MK_ENUM_CONST(3)

#define ISP_OP_FX_POL_RV_0_POL_RV_5_SHIFT                       _MK_SHIFT_CONST(10)
#define ISP_OP_FX_POL_RV_0_POL_RV_5_FIELD                       _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_RV_0_POL_RV_5_SHIFT)
#define ISP_OP_FX_POL_RV_0_POL_RV_5_RANGE                       11:10
#define ISP_OP_FX_POL_RV_0_POL_RV_5_WOFFSET                     0x0
#define ISP_OP_FX_POL_RV_0_POL_RV_5_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_5_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_5_ZERO                        _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_RV_0_POL_RV_5_ONE                 _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_RV_0_POL_RV_5_EQUAL                       _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_RV_0_POL_RV_5_ILWERT                      _MK_ENUM_CONST(3)

#define ISP_OP_FX_POL_RV_0_POL_RV_6_SHIFT                       _MK_SHIFT_CONST(12)
#define ISP_OP_FX_POL_RV_0_POL_RV_6_FIELD                       _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_RV_0_POL_RV_6_SHIFT)
#define ISP_OP_FX_POL_RV_0_POL_RV_6_RANGE                       13:12
#define ISP_OP_FX_POL_RV_0_POL_RV_6_WOFFSET                     0x0
#define ISP_OP_FX_POL_RV_0_POL_RV_6_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_6_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_6_ZERO                        _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_RV_0_POL_RV_6_ONE                 _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_RV_0_POL_RV_6_EQUAL                       _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_RV_0_POL_RV_6_ILWERT                      _MK_ENUM_CONST(3)

#define ISP_OP_FX_POL_RV_0_POL_RV_7_SHIFT                       _MK_SHIFT_CONST(14)
#define ISP_OP_FX_POL_RV_0_POL_RV_7_FIELD                       _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_RV_0_POL_RV_7_SHIFT)
#define ISP_OP_FX_POL_RV_0_POL_RV_7_RANGE                       15:14
#define ISP_OP_FX_POL_RV_0_POL_RV_7_WOFFSET                     0x0
#define ISP_OP_FX_POL_RV_0_POL_RV_7_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_7_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_7_ZERO                        _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_RV_0_POL_RV_7_ONE                 _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_RV_0_POL_RV_7_EQUAL                       _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_RV_0_POL_RV_7_ILWERT                      _MK_ENUM_CONST(3)

#define ISP_OP_FX_POL_RV_0_POL_RV_8_SHIFT                       _MK_SHIFT_CONST(16)
#define ISP_OP_FX_POL_RV_0_POL_RV_8_FIELD                       _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_RV_0_POL_RV_8_SHIFT)
#define ISP_OP_FX_POL_RV_0_POL_RV_8_RANGE                       17:16
#define ISP_OP_FX_POL_RV_0_POL_RV_8_WOFFSET                     0x0
#define ISP_OP_FX_POL_RV_0_POL_RV_8_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_8_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_8_ZERO                        _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_RV_0_POL_RV_8_ONE                 _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_RV_0_POL_RV_8_EQUAL                       _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_RV_0_POL_RV_8_ILWERT                      _MK_ENUM_CONST(3)

#define ISP_OP_FX_POL_RV_0_POL_RV_9_SHIFT                       _MK_SHIFT_CONST(18)
#define ISP_OP_FX_POL_RV_0_POL_RV_9_FIELD                       _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_RV_0_POL_RV_9_SHIFT)
#define ISP_OP_FX_POL_RV_0_POL_RV_9_RANGE                       19:18
#define ISP_OP_FX_POL_RV_0_POL_RV_9_WOFFSET                     0x0
#define ISP_OP_FX_POL_RV_0_POL_RV_9_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_9_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_9_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_9_ZERO                        _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_RV_0_POL_RV_9_ONE                 _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_RV_0_POL_RV_9_EQUAL                       _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_RV_0_POL_RV_9_ILWERT                      _MK_ENUM_CONST(3)

#define ISP_OP_FX_POL_RV_0_POL_RV_10_SHIFT                      _MK_SHIFT_CONST(20)
#define ISP_OP_FX_POL_RV_0_POL_RV_10_FIELD                      _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_RV_0_POL_RV_10_SHIFT)
#define ISP_OP_FX_POL_RV_0_POL_RV_10_RANGE                      21:20
#define ISP_OP_FX_POL_RV_0_POL_RV_10_WOFFSET                    0x0
#define ISP_OP_FX_POL_RV_0_POL_RV_10_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_10_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_10_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_10_ZERO                       _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_RV_0_POL_RV_10_ONE                        _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_RV_0_POL_RV_10_EQUAL                      _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_RV_0_POL_RV_10_ILWERT                     _MK_ENUM_CONST(3)

#define ISP_OP_FX_POL_RV_0_POL_RV_11_SHIFT                      _MK_SHIFT_CONST(22)
#define ISP_OP_FX_POL_RV_0_POL_RV_11_FIELD                      _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_RV_0_POL_RV_11_SHIFT)
#define ISP_OP_FX_POL_RV_0_POL_RV_11_RANGE                      23:22
#define ISP_OP_FX_POL_RV_0_POL_RV_11_WOFFSET                    0x0
#define ISP_OP_FX_POL_RV_0_POL_RV_11_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_11_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_11_ZERO                       _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_RV_0_POL_RV_11_ONE                        _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_RV_0_POL_RV_11_EQUAL                      _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_RV_0_POL_RV_11_ILWERT                     _MK_ENUM_CONST(3)

#define ISP_OP_FX_POL_RV_0_POL_RV_12_SHIFT                      _MK_SHIFT_CONST(24)
#define ISP_OP_FX_POL_RV_0_POL_RV_12_FIELD                      _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_RV_0_POL_RV_12_SHIFT)
#define ISP_OP_FX_POL_RV_0_POL_RV_12_RANGE                      25:24
#define ISP_OP_FX_POL_RV_0_POL_RV_12_WOFFSET                    0x0
#define ISP_OP_FX_POL_RV_0_POL_RV_12_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_12_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_RV_0_POL_RV_12_ZERO                       _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_RV_0_POL_RV_12_ONE                        _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_RV_0_POL_RV_12_EQUAL                      _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_RV_0_POL_RV_12_ILWERT                     _MK_ENUM_CONST(3)


// Register ISP_OP_FX_POL_GY_0
#define ISP_OP_FX_POL_GY_0                      _MK_ADDR_CONST(0x302)
#define ISP_OP_FX_POL_GY_0_SELWRE                       0x0
#define ISP_OP_FX_POL_GY_0_WORD_COUNT                   0x1
#define ISP_OP_FX_POL_GY_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_READ_MASK                    _MK_MASK_CONST(0x3ffffff)
#define ISP_OP_FX_POL_GY_0_WRITE_MASK                   _MK_MASK_CONST(0x3ffffff)
#define ISP_OP_FX_POL_GY_0_POL_GY_0_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_OP_FX_POL_GY_0_POL_GY_0_FIELD                       _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_GY_0_POL_GY_0_SHIFT)
#define ISP_OP_FX_POL_GY_0_POL_GY_0_RANGE                       1:0
#define ISP_OP_FX_POL_GY_0_POL_GY_0_WOFFSET                     0x0
#define ISP_OP_FX_POL_GY_0_POL_GY_0_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_0_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_0_ZERO                        _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_GY_0_POL_GY_0_ONE                 _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_GY_0_POL_GY_0_EQUAL                       _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_GY_0_POL_GY_0_ILWERT                      _MK_ENUM_CONST(3)

#define ISP_OP_FX_POL_GY_0_POL_GY_1_SHIFT                       _MK_SHIFT_CONST(2)
#define ISP_OP_FX_POL_GY_0_POL_GY_1_FIELD                       _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_GY_0_POL_GY_1_SHIFT)
#define ISP_OP_FX_POL_GY_0_POL_GY_1_RANGE                       3:2
#define ISP_OP_FX_POL_GY_0_POL_GY_1_WOFFSET                     0x0
#define ISP_OP_FX_POL_GY_0_POL_GY_1_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_1_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_1_ZERO                        _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_GY_0_POL_GY_1_ONE                 _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_GY_0_POL_GY_1_EQUAL                       _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_GY_0_POL_GY_1_ILWERT                      _MK_ENUM_CONST(3)

#define ISP_OP_FX_POL_GY_0_POL_GY_2_SHIFT                       _MK_SHIFT_CONST(4)
#define ISP_OP_FX_POL_GY_0_POL_GY_2_FIELD                       _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_GY_0_POL_GY_2_SHIFT)
#define ISP_OP_FX_POL_GY_0_POL_GY_2_RANGE                       5:4
#define ISP_OP_FX_POL_GY_0_POL_GY_2_WOFFSET                     0x0
#define ISP_OP_FX_POL_GY_0_POL_GY_2_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_2_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_2_ZERO                        _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_GY_0_POL_GY_2_ONE                 _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_GY_0_POL_GY_2_EQUAL                       _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_GY_0_POL_GY_2_ILWERT                      _MK_ENUM_CONST(3)

#define ISP_OP_FX_POL_GY_0_POL_GY_3_SHIFT                       _MK_SHIFT_CONST(6)
#define ISP_OP_FX_POL_GY_0_POL_GY_3_FIELD                       _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_GY_0_POL_GY_3_SHIFT)
#define ISP_OP_FX_POL_GY_0_POL_GY_3_RANGE                       7:6
#define ISP_OP_FX_POL_GY_0_POL_GY_3_WOFFSET                     0x0
#define ISP_OP_FX_POL_GY_0_POL_GY_3_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_3_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_3_ZERO                        _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_GY_0_POL_GY_3_ONE                 _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_GY_0_POL_GY_3_EQUAL                       _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_GY_0_POL_GY_3_ILWERT                      _MK_ENUM_CONST(3)

#define ISP_OP_FX_POL_GY_0_POL_GY_4_SHIFT                       _MK_SHIFT_CONST(8)
#define ISP_OP_FX_POL_GY_0_POL_GY_4_FIELD                       _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_GY_0_POL_GY_4_SHIFT)
#define ISP_OP_FX_POL_GY_0_POL_GY_4_RANGE                       9:8
#define ISP_OP_FX_POL_GY_0_POL_GY_4_WOFFSET                     0x0
#define ISP_OP_FX_POL_GY_0_POL_GY_4_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_4_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_4_ZERO                        _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_GY_0_POL_GY_4_ONE                 _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_GY_0_POL_GY_4_EQUAL                       _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_GY_0_POL_GY_4_ILWERT                      _MK_ENUM_CONST(3)

#define ISP_OP_FX_POL_GY_0_POL_GY_5_SHIFT                       _MK_SHIFT_CONST(10)
#define ISP_OP_FX_POL_GY_0_POL_GY_5_FIELD                       _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_GY_0_POL_GY_5_SHIFT)
#define ISP_OP_FX_POL_GY_0_POL_GY_5_RANGE                       11:10
#define ISP_OP_FX_POL_GY_0_POL_GY_5_WOFFSET                     0x0
#define ISP_OP_FX_POL_GY_0_POL_GY_5_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_5_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_5_ZERO                        _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_GY_0_POL_GY_5_ONE                 _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_GY_0_POL_GY_5_EQUAL                       _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_GY_0_POL_GY_5_ILWERT                      _MK_ENUM_CONST(3)

#define ISP_OP_FX_POL_GY_0_POL_GY_6_SHIFT                       _MK_SHIFT_CONST(12)
#define ISP_OP_FX_POL_GY_0_POL_GY_6_FIELD                       _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_GY_0_POL_GY_6_SHIFT)
#define ISP_OP_FX_POL_GY_0_POL_GY_6_RANGE                       13:12
#define ISP_OP_FX_POL_GY_0_POL_GY_6_WOFFSET                     0x0
#define ISP_OP_FX_POL_GY_0_POL_GY_6_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_6_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_6_ZERO                        _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_GY_0_POL_GY_6_ONE                 _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_GY_0_POL_GY_6_EQUAL                       _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_GY_0_POL_GY_6_ILWERT                      _MK_ENUM_CONST(3)

#define ISP_OP_FX_POL_GY_0_POL_GY_7_SHIFT                       _MK_SHIFT_CONST(14)
#define ISP_OP_FX_POL_GY_0_POL_GY_7_FIELD                       _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_GY_0_POL_GY_7_SHIFT)
#define ISP_OP_FX_POL_GY_0_POL_GY_7_RANGE                       15:14
#define ISP_OP_FX_POL_GY_0_POL_GY_7_WOFFSET                     0x0
#define ISP_OP_FX_POL_GY_0_POL_GY_7_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_7_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_7_ZERO                        _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_GY_0_POL_GY_7_ONE                 _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_GY_0_POL_GY_7_EQUAL                       _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_GY_0_POL_GY_7_ILWERT                      _MK_ENUM_CONST(3)

#define ISP_OP_FX_POL_GY_0_POL_GY_8_SHIFT                       _MK_SHIFT_CONST(16)
#define ISP_OP_FX_POL_GY_0_POL_GY_8_FIELD                       _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_GY_0_POL_GY_8_SHIFT)
#define ISP_OP_FX_POL_GY_0_POL_GY_8_RANGE                       17:16
#define ISP_OP_FX_POL_GY_0_POL_GY_8_WOFFSET                     0x0
#define ISP_OP_FX_POL_GY_0_POL_GY_8_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_8_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_8_ZERO                        _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_GY_0_POL_GY_8_ONE                 _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_GY_0_POL_GY_8_EQUAL                       _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_GY_0_POL_GY_8_ILWERT                      _MK_ENUM_CONST(3)

#define ISP_OP_FX_POL_GY_0_POL_GY_9_SHIFT                       _MK_SHIFT_CONST(18)
#define ISP_OP_FX_POL_GY_0_POL_GY_9_FIELD                       _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_GY_0_POL_GY_9_SHIFT)
#define ISP_OP_FX_POL_GY_0_POL_GY_9_RANGE                       19:18
#define ISP_OP_FX_POL_GY_0_POL_GY_9_WOFFSET                     0x0
#define ISP_OP_FX_POL_GY_0_POL_GY_9_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_9_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_9_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_9_ZERO                        _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_GY_0_POL_GY_9_ONE                 _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_GY_0_POL_GY_9_EQUAL                       _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_GY_0_POL_GY_9_ILWERT                      _MK_ENUM_CONST(3)

#define ISP_OP_FX_POL_GY_0_POL_GY_10_SHIFT                      _MK_SHIFT_CONST(20)
#define ISP_OP_FX_POL_GY_0_POL_GY_10_FIELD                      _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_GY_0_POL_GY_10_SHIFT)
#define ISP_OP_FX_POL_GY_0_POL_GY_10_RANGE                      21:20
#define ISP_OP_FX_POL_GY_0_POL_GY_10_WOFFSET                    0x0
#define ISP_OP_FX_POL_GY_0_POL_GY_10_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_10_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_10_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_10_ZERO                       _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_GY_0_POL_GY_10_ONE                        _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_GY_0_POL_GY_10_EQUAL                      _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_GY_0_POL_GY_10_ILWERT                     _MK_ENUM_CONST(3)

#define ISP_OP_FX_POL_GY_0_POL_GY_11_SHIFT                      _MK_SHIFT_CONST(22)
#define ISP_OP_FX_POL_GY_0_POL_GY_11_FIELD                      _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_GY_0_POL_GY_11_SHIFT)
#define ISP_OP_FX_POL_GY_0_POL_GY_11_RANGE                      23:22
#define ISP_OP_FX_POL_GY_0_POL_GY_11_WOFFSET                    0x0
#define ISP_OP_FX_POL_GY_0_POL_GY_11_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_11_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_11_ZERO                       _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_GY_0_POL_GY_11_ONE                        _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_GY_0_POL_GY_11_EQUAL                      _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_GY_0_POL_GY_11_ILWERT                     _MK_ENUM_CONST(3)

#define ISP_OP_FX_POL_GY_0_POL_GY_12_SHIFT                      _MK_SHIFT_CONST(24)
#define ISP_OP_FX_POL_GY_0_POL_GY_12_FIELD                      _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_GY_0_POL_GY_12_SHIFT)
#define ISP_OP_FX_POL_GY_0_POL_GY_12_RANGE                      25:24
#define ISP_OP_FX_POL_GY_0_POL_GY_12_WOFFSET                    0x0
#define ISP_OP_FX_POL_GY_0_POL_GY_12_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_12_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_GY_0_POL_GY_12_ZERO                       _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_GY_0_POL_GY_12_ONE                        _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_GY_0_POL_GY_12_EQUAL                      _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_GY_0_POL_GY_12_ILWERT                     _MK_ENUM_CONST(3)


// Register ISP_OP_FX_POL_BU_0
#define ISP_OP_FX_POL_BU_0                      _MK_ADDR_CONST(0x303)
#define ISP_OP_FX_POL_BU_0_SELWRE                       0x0
#define ISP_OP_FX_POL_BU_0_WORD_COUNT                   0x1
#define ISP_OP_FX_POL_BU_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_READ_MASK                    _MK_MASK_CONST(0x3ffffff)
#define ISP_OP_FX_POL_BU_0_WRITE_MASK                   _MK_MASK_CONST(0x3ffffff)
#define ISP_OP_FX_POL_BU_0_POL_BU_0_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_OP_FX_POL_BU_0_POL_BU_0_FIELD                       _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_BU_0_POL_BU_0_SHIFT)
#define ISP_OP_FX_POL_BU_0_POL_BU_0_RANGE                       1:0
#define ISP_OP_FX_POL_BU_0_POL_BU_0_WOFFSET                     0x0
#define ISP_OP_FX_POL_BU_0_POL_BU_0_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_0_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_0_ZERO                        _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_BU_0_POL_BU_0_ONE                 _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_BU_0_POL_BU_0_EQUAL                       _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_BU_0_POL_BU_0_ILWERT                      _MK_ENUM_CONST(3)

#define ISP_OP_FX_POL_BU_0_POL_BU_1_SHIFT                       _MK_SHIFT_CONST(2)
#define ISP_OP_FX_POL_BU_0_POL_BU_1_FIELD                       _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_BU_0_POL_BU_1_SHIFT)
#define ISP_OP_FX_POL_BU_0_POL_BU_1_RANGE                       3:2
#define ISP_OP_FX_POL_BU_0_POL_BU_1_WOFFSET                     0x0
#define ISP_OP_FX_POL_BU_0_POL_BU_1_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_1_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_1_ZERO                        _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_BU_0_POL_BU_1_ONE                 _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_BU_0_POL_BU_1_EQUAL                       _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_BU_0_POL_BU_1_ILWERT                      _MK_ENUM_CONST(3)

#define ISP_OP_FX_POL_BU_0_POL_BU_2_SHIFT                       _MK_SHIFT_CONST(4)
#define ISP_OP_FX_POL_BU_0_POL_BU_2_FIELD                       _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_BU_0_POL_BU_2_SHIFT)
#define ISP_OP_FX_POL_BU_0_POL_BU_2_RANGE                       5:4
#define ISP_OP_FX_POL_BU_0_POL_BU_2_WOFFSET                     0x0
#define ISP_OP_FX_POL_BU_0_POL_BU_2_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_2_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_2_ZERO                        _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_BU_0_POL_BU_2_ONE                 _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_BU_0_POL_BU_2_EQUAL                       _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_BU_0_POL_BU_2_ILWERT                      _MK_ENUM_CONST(3)

#define ISP_OP_FX_POL_BU_0_POL_BU_3_SHIFT                       _MK_SHIFT_CONST(6)
#define ISP_OP_FX_POL_BU_0_POL_BU_3_FIELD                       _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_BU_0_POL_BU_3_SHIFT)
#define ISP_OP_FX_POL_BU_0_POL_BU_3_RANGE                       7:6
#define ISP_OP_FX_POL_BU_0_POL_BU_3_WOFFSET                     0x0
#define ISP_OP_FX_POL_BU_0_POL_BU_3_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_3_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_3_ZERO                        _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_BU_0_POL_BU_3_ONE                 _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_BU_0_POL_BU_3_EQUAL                       _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_BU_0_POL_BU_3_ILWERT                      _MK_ENUM_CONST(3)

#define ISP_OP_FX_POL_BU_0_POL_BU_4_SHIFT                       _MK_SHIFT_CONST(8)
#define ISP_OP_FX_POL_BU_0_POL_BU_4_FIELD                       _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_BU_0_POL_BU_4_SHIFT)
#define ISP_OP_FX_POL_BU_0_POL_BU_4_RANGE                       9:8
#define ISP_OP_FX_POL_BU_0_POL_BU_4_WOFFSET                     0x0
#define ISP_OP_FX_POL_BU_0_POL_BU_4_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_4_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_4_ZERO                        _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_BU_0_POL_BU_4_ONE                 _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_BU_0_POL_BU_4_EQUAL                       _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_BU_0_POL_BU_4_ILWERT                      _MK_ENUM_CONST(3)

#define ISP_OP_FX_POL_BU_0_POL_BU_5_SHIFT                       _MK_SHIFT_CONST(10)
#define ISP_OP_FX_POL_BU_0_POL_BU_5_FIELD                       _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_BU_0_POL_BU_5_SHIFT)
#define ISP_OP_FX_POL_BU_0_POL_BU_5_RANGE                       11:10
#define ISP_OP_FX_POL_BU_0_POL_BU_5_WOFFSET                     0x0
#define ISP_OP_FX_POL_BU_0_POL_BU_5_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_5_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_5_ZERO                        _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_BU_0_POL_BU_5_ONE                 _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_BU_0_POL_BU_5_EQUAL                       _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_BU_0_POL_BU_5_ILWERT                      _MK_ENUM_CONST(3)

#define ISP_OP_FX_POL_BU_0_POL_BU_6_SHIFT                       _MK_SHIFT_CONST(12)
#define ISP_OP_FX_POL_BU_0_POL_BU_6_FIELD                       _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_BU_0_POL_BU_6_SHIFT)
#define ISP_OP_FX_POL_BU_0_POL_BU_6_RANGE                       13:12
#define ISP_OP_FX_POL_BU_0_POL_BU_6_WOFFSET                     0x0
#define ISP_OP_FX_POL_BU_0_POL_BU_6_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_6_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_6_ZERO                        _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_BU_0_POL_BU_6_ONE                 _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_BU_0_POL_BU_6_EQUAL                       _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_BU_0_POL_BU_6_ILWERT                      _MK_ENUM_CONST(3)

#define ISP_OP_FX_POL_BU_0_POL_BU_7_SHIFT                       _MK_SHIFT_CONST(14)
#define ISP_OP_FX_POL_BU_0_POL_BU_7_FIELD                       _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_BU_0_POL_BU_7_SHIFT)
#define ISP_OP_FX_POL_BU_0_POL_BU_7_RANGE                       15:14
#define ISP_OP_FX_POL_BU_0_POL_BU_7_WOFFSET                     0x0
#define ISP_OP_FX_POL_BU_0_POL_BU_7_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_7_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_7_ZERO                        _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_BU_0_POL_BU_7_ONE                 _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_BU_0_POL_BU_7_EQUAL                       _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_BU_0_POL_BU_7_ILWERT                      _MK_ENUM_CONST(3)

#define ISP_OP_FX_POL_BU_0_POL_BU_8_SHIFT                       _MK_SHIFT_CONST(16)
#define ISP_OP_FX_POL_BU_0_POL_BU_8_FIELD                       _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_BU_0_POL_BU_8_SHIFT)
#define ISP_OP_FX_POL_BU_0_POL_BU_8_RANGE                       17:16
#define ISP_OP_FX_POL_BU_0_POL_BU_8_WOFFSET                     0x0
#define ISP_OP_FX_POL_BU_0_POL_BU_8_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_8_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_8_ZERO                        _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_BU_0_POL_BU_8_ONE                 _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_BU_0_POL_BU_8_EQUAL                       _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_BU_0_POL_BU_8_ILWERT                      _MK_ENUM_CONST(3)

#define ISP_OP_FX_POL_BU_0_POL_BU_9_SHIFT                       _MK_SHIFT_CONST(18)
#define ISP_OP_FX_POL_BU_0_POL_BU_9_FIELD                       _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_BU_0_POL_BU_9_SHIFT)
#define ISP_OP_FX_POL_BU_0_POL_BU_9_RANGE                       19:18
#define ISP_OP_FX_POL_BU_0_POL_BU_9_WOFFSET                     0x0
#define ISP_OP_FX_POL_BU_0_POL_BU_9_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_9_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_9_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_9_ZERO                        _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_BU_0_POL_BU_9_ONE                 _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_BU_0_POL_BU_9_EQUAL                       _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_BU_0_POL_BU_9_ILWERT                      _MK_ENUM_CONST(3)

#define ISP_OP_FX_POL_BU_0_POL_BU_10_SHIFT                      _MK_SHIFT_CONST(20)
#define ISP_OP_FX_POL_BU_0_POL_BU_10_FIELD                      _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_BU_0_POL_BU_10_SHIFT)
#define ISP_OP_FX_POL_BU_0_POL_BU_10_RANGE                      21:20
#define ISP_OP_FX_POL_BU_0_POL_BU_10_WOFFSET                    0x0
#define ISP_OP_FX_POL_BU_0_POL_BU_10_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_10_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_10_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_10_ZERO                       _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_BU_0_POL_BU_10_ONE                        _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_BU_0_POL_BU_10_EQUAL                      _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_BU_0_POL_BU_10_ILWERT                     _MK_ENUM_CONST(3)

#define ISP_OP_FX_POL_BU_0_POL_BU_11_SHIFT                      _MK_SHIFT_CONST(22)
#define ISP_OP_FX_POL_BU_0_POL_BU_11_FIELD                      _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_BU_0_POL_BU_11_SHIFT)
#define ISP_OP_FX_POL_BU_0_POL_BU_11_RANGE                      23:22
#define ISP_OP_FX_POL_BU_0_POL_BU_11_WOFFSET                    0x0
#define ISP_OP_FX_POL_BU_0_POL_BU_11_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_11_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_11_ZERO                       _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_BU_0_POL_BU_11_ONE                        _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_BU_0_POL_BU_11_EQUAL                      _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_BU_0_POL_BU_11_ILWERT                     _MK_ENUM_CONST(3)

#define ISP_OP_FX_POL_BU_0_POL_BU_12_SHIFT                      _MK_SHIFT_CONST(24)
#define ISP_OP_FX_POL_BU_0_POL_BU_12_FIELD                      _MK_FIELD_CONST(0x3, ISP_OP_FX_POL_BU_0_POL_BU_12_SHIFT)
#define ISP_OP_FX_POL_BU_0_POL_BU_12_RANGE                      25:24
#define ISP_OP_FX_POL_BU_0_POL_BU_12_WOFFSET                    0x0
#define ISP_OP_FX_POL_BU_0_POL_BU_12_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_12_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_FX_POL_BU_0_POL_BU_12_ZERO                       _MK_ENUM_CONST(0)
#define ISP_OP_FX_POL_BU_0_POL_BU_12_ONE                        _MK_ENUM_CONST(1)
#define ISP_OP_FX_POL_BU_0_POL_BU_12_EQUAL                      _MK_ENUM_CONST(2)
#define ISP_OP_FX_POL_BU_0_POL_BU_12_ILWERT                     _MK_ENUM_CONST(3)


// Register ISP_OP_FX_EMB_CTRL_0
#define ISP_OP_FX_EMB_CTRL_0                    _MK_ADDR_CONST(0x304)
#define ISP_OP_FX_EMB_CTRL_0_SELWRE                     0x0
#define ISP_OP_FX_EMB_CTRL_0_WORD_COUNT                         0x1
#define ISP_OP_FX_EMB_CTRL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_EMB_CTRL_0_RESET_MASK                         _MK_MASK_CONST(0x70073)
#define ISP_OP_FX_EMB_CTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_EMB_CTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_FX_EMB_CTRL_0_READ_MASK                  _MK_MASK_CONST(0x70073)
#define ISP_OP_FX_EMB_CTRL_0_WRITE_MASK                         _MK_MASK_CONST(0x70073)
#define ISP_OP_FX_EMB_CTRL_0_EB_ENABLE_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_OP_FX_EMB_CTRL_0_EB_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, ISP_OP_FX_EMB_CTRL_0_EB_ENABLE_SHIFT)
#define ISP_OP_FX_EMB_CTRL_0_EB_ENABLE_RANGE                    0:0
#define ISP_OP_FX_EMB_CTRL_0_EB_ENABLE_WOFFSET                  0x0
#define ISP_OP_FX_EMB_CTRL_0_EB_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_EMB_CTRL_0_EB_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ISP_OP_FX_EMB_CTRL_0_EB_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OP_FX_EMB_CTRL_0_EB_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_OP_FX_EMB_CTRL_0_EB_POS_SHIFT                       _MK_SHIFT_CONST(1)
#define ISP_OP_FX_EMB_CTRL_0_EB_POS_FIELD                       _MK_FIELD_CONST(0x1, ISP_OP_FX_EMB_CTRL_0_EB_POS_SHIFT)
#define ISP_OP_FX_EMB_CTRL_0_EB_POS_RANGE                       1:1
#define ISP_OP_FX_EMB_CTRL_0_EB_POS_WOFFSET                     0x0
#define ISP_OP_FX_EMB_CTRL_0_EB_POS_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_EMB_CTRL_0_EB_POS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ISP_OP_FX_EMB_CTRL_0_EB_POS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_EMB_CTRL_0_EB_POS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_OP_FX_EMB_CTRL_0_EB_OFFSET_SHIFT                    _MK_SHIFT_CONST(4)
#define ISP_OP_FX_EMB_CTRL_0_EB_OFFSET_FIELD                    _MK_FIELD_CONST(0x7, ISP_OP_FX_EMB_CTRL_0_EB_OFFSET_SHIFT)
#define ISP_OP_FX_EMB_CTRL_0_EB_OFFSET_RANGE                    6:4
#define ISP_OP_FX_EMB_CTRL_0_EB_OFFSET_WOFFSET                  0x0
#define ISP_OP_FX_EMB_CTRL_0_EB_OFFSET_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_EMB_CTRL_0_EB_OFFSET_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define ISP_OP_FX_EMB_CTRL_0_EB_OFFSET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OP_FX_EMB_CTRL_0_EB_OFFSET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_OP_FX_EMB_CTRL_0_EB_GAIN_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_OP_FX_EMB_CTRL_0_EB_GAIN_FIELD                      _MK_FIELD_CONST(0x7, ISP_OP_FX_EMB_CTRL_0_EB_GAIN_SHIFT)
#define ISP_OP_FX_EMB_CTRL_0_EB_GAIN_RANGE                      18:16
#define ISP_OP_FX_EMB_CTRL_0_EB_GAIN_WOFFSET                    0x0
#define ISP_OP_FX_EMB_CTRL_0_EB_GAIN_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_FX_EMB_CTRL_0_EB_GAIN_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define ISP_OP_FX_EMB_CTRL_0_EB_GAIN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_FX_EMB_CTRL_0_EB_GAIN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_OP_FX_EMB_BG_LEVEL_0
#define ISP_OP_FX_EMB_BG_LEVEL_0                        _MK_ADDR_CONST(0x305)
#define ISP_OP_FX_EMB_BG_LEVEL_0_SELWRE                         0x0
#define ISP_OP_FX_EMB_BG_LEVEL_0_WORD_COUNT                     0x1
#define ISP_OP_FX_EMB_BG_LEVEL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_OP_FX_EMB_BG_LEVEL_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_EMB_BG_LEVEL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_OP_FX_EMB_BG_LEVEL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_FX_EMB_BG_LEVEL_0_READ_MASK                      _MK_MASK_CONST(0x1fff)
#define ISP_OP_FX_EMB_BG_LEVEL_0_WRITE_MASK                     _MK_MASK_CONST(0x1fff)
#define ISP_OP_FX_EMB_BG_LEVEL_0_BG_LEVEL_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_OP_FX_EMB_BG_LEVEL_0_BG_LEVEL_FIELD                 _MK_FIELD_CONST(0x1fff, ISP_OP_FX_EMB_BG_LEVEL_0_BG_LEVEL_SHIFT)
#define ISP_OP_FX_EMB_BG_LEVEL_0_BG_LEVEL_RANGE                 12:0
#define ISP_OP_FX_EMB_BG_LEVEL_0_BG_LEVEL_WOFFSET                       0x0
#define ISP_OP_FX_EMB_BG_LEVEL_0_BG_LEVEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OP_FX_EMB_BG_LEVEL_0_BG_LEVEL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_EMB_BG_LEVEL_0_BG_LEVEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_FX_EMB_BG_LEVEL_0_BG_LEVEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_OP_FX_EMB_MIN_LEVEL_0
#define ISP_OP_FX_EMB_MIN_LEVEL_0                       _MK_ADDR_CONST(0x306)
#define ISP_OP_FX_EMB_MIN_LEVEL_0_SELWRE                        0x0
#define ISP_OP_FX_EMB_MIN_LEVEL_0_WORD_COUNT                    0x1
#define ISP_OP_FX_EMB_MIN_LEVEL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_EMB_MIN_LEVEL_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_FX_EMB_MIN_LEVEL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_OP_FX_EMB_MIN_LEVEL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_FX_EMB_MIN_LEVEL_0_READ_MASK                     _MK_MASK_CONST(0x1fff)
#define ISP_OP_FX_EMB_MIN_LEVEL_0_WRITE_MASK                    _MK_MASK_CONST(0x1fff)
#define ISP_OP_FX_EMB_MIN_LEVEL_0_MIN_LEVEL_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_OP_FX_EMB_MIN_LEVEL_0_MIN_LEVEL_FIELD                       _MK_FIELD_CONST(0x1fff, ISP_OP_FX_EMB_MIN_LEVEL_0_MIN_LEVEL_SHIFT)
#define ISP_OP_FX_EMB_MIN_LEVEL_0_MIN_LEVEL_RANGE                       12:0
#define ISP_OP_FX_EMB_MIN_LEVEL_0_MIN_LEVEL_WOFFSET                     0x0
#define ISP_OP_FX_EMB_MIN_LEVEL_0_MIN_LEVEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_EMB_MIN_LEVEL_0_MIN_LEVEL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_FX_EMB_MIN_LEVEL_0_MIN_LEVEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_EMB_MIN_LEVEL_0_MIN_LEVEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_OP_FX_EMB_MAX_LEVEL_0
#define ISP_OP_FX_EMB_MAX_LEVEL_0                       _MK_ADDR_CONST(0x307)
#define ISP_OP_FX_EMB_MAX_LEVEL_0_SELWRE                        0x0
#define ISP_OP_FX_EMB_MAX_LEVEL_0_WORD_COUNT                    0x1
#define ISP_OP_FX_EMB_MAX_LEVEL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_EMB_MAX_LEVEL_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_FX_EMB_MAX_LEVEL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_OP_FX_EMB_MAX_LEVEL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_FX_EMB_MAX_LEVEL_0_READ_MASK                     _MK_MASK_CONST(0x1fff)
#define ISP_OP_FX_EMB_MAX_LEVEL_0_WRITE_MASK                    _MK_MASK_CONST(0x1fff)
#define ISP_OP_FX_EMB_MAX_LEVEL_0_MAX_LEVEL_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_OP_FX_EMB_MAX_LEVEL_0_MAX_LEVEL_FIELD                       _MK_FIELD_CONST(0x1fff, ISP_OP_FX_EMB_MAX_LEVEL_0_MAX_LEVEL_SHIFT)
#define ISP_OP_FX_EMB_MAX_LEVEL_0_MAX_LEVEL_RANGE                       12:0
#define ISP_OP_FX_EMB_MAX_LEVEL_0_MAX_LEVEL_WOFFSET                     0x0
#define ISP_OP_FX_EMB_MAX_LEVEL_0_MAX_LEVEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_FX_EMB_MAX_LEVEL_0_MAX_LEVEL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_FX_EMB_MAX_LEVEL_0_MAX_LEVEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FX_EMB_MAX_LEVEL_0_MAX_LEVEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define LAC_ADDR_WIDTH  6
#define LAC_DATA_WIDTH  16
#define LAC_COUNT_DATA_WIDTH    16
#define LAC_OUTPUT_WIDTH        32
#define MAX_NUM_OF_LAC_HWIN     64
#define LAC_GAIN_PRECISION      8

// Register ISP_LAC0_CTRL_0
#define ISP_LAC0_CTRL_0                 _MK_ADDR_CONST(0x400)
#define ISP_LAC0_CTRL_0_SELWRE                  0x0
#define ISP_LAC0_CTRL_0_WORD_COUNT                      0x1
#define ISP_LAC0_CTRL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_LAC0_CTRL_0_RESET_MASK                      _MK_MASK_CONST(0x3)
#define ISP_LAC0_CTRL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_LAC0_CTRL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_LAC0_CTRL_0_READ_MASK                       _MK_MASK_CONST(0x3)
#define ISP_LAC0_CTRL_0_WRITE_MASK                      _MK_MASK_CONST(0x3)
#define ISP_LAC0_CTRL_0_ENABLE_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_LAC0_CTRL_0_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, ISP_LAC0_CTRL_0_ENABLE_SHIFT)
#define ISP_LAC0_CTRL_0_ENABLE_RANGE                    0:0
#define ISP_LAC0_CTRL_0_ENABLE_WOFFSET                  0x0
#define ISP_LAC0_CTRL_0_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_LAC0_CTRL_0_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ISP_LAC0_CTRL_0_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_LAC0_CTRL_0_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_LAC0_CTRL_0_MODE_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_LAC0_CTRL_0_MODE_FIELD                      _MK_FIELD_CONST(0x1, ISP_LAC0_CTRL_0_MODE_SHIFT)
#define ISP_LAC0_CTRL_0_MODE_RANGE                      1:1
#define ISP_LAC0_CTRL_0_MODE_WOFFSET                    0x0
#define ISP_LAC0_CTRL_0_MODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_LAC0_CTRL_0_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ISP_LAC0_CTRL_0_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_LAC0_CTRL_0_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_LAC0_R2Y_0
#define ISP_LAC0_R2Y_0                  _MK_ADDR_CONST(0x401)
#define ISP_LAC0_R2Y_0_SELWRE                   0x0
#define ISP_LAC0_R2Y_0_WORD_COUNT                       0x1
#define ISP_LAC0_R2Y_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_LAC0_R2Y_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_LAC0_R2Y_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_LAC0_R2Y_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC0_R2Y_0_READ_MASK                        _MK_MASK_CONST(0xff3fff)
#define ISP_LAC0_R2Y_0_WRITE_MASK                       _MK_MASK_CONST(0xff3fff)
#define ISP_LAC0_R2Y_0_R2Y_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_LAC0_R2Y_0_R2Y_OFFSET_FIELD                 _MK_FIELD_CONST(0x3fff, ISP_LAC0_R2Y_0_R2Y_OFFSET_SHIFT)
#define ISP_LAC0_R2Y_0_R2Y_OFFSET_RANGE                 13:0
#define ISP_LAC0_R2Y_0_R2Y_OFFSET_WOFFSET                       0x0
#define ISP_LAC0_R2Y_0_R2Y_OFFSET_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_LAC0_R2Y_0_R2Y_OFFSET_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC0_R2Y_0_R2Y_OFFSET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_LAC0_R2Y_0_R2Y_OFFSET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_LAC0_R2Y_0_R2Y_GAIN_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_LAC0_R2Y_0_R2Y_GAIN_FIELD                   _MK_FIELD_CONST(0xff, ISP_LAC0_R2Y_0_R2Y_GAIN_SHIFT)
#define ISP_LAC0_R2Y_0_R2Y_GAIN_RANGE                   23:16
#define ISP_LAC0_R2Y_0_R2Y_GAIN_WOFFSET                 0x0
#define ISP_LAC0_R2Y_0_R2Y_GAIN_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_LAC0_R2Y_0_R2Y_GAIN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_LAC0_R2Y_0_R2Y_GAIN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_LAC0_R2Y_0_R2Y_GAIN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_LAC0_G2Y_0
#define ISP_LAC0_G2Y_0                  _MK_ADDR_CONST(0x402)
#define ISP_LAC0_G2Y_0_SELWRE                   0x0
#define ISP_LAC0_G2Y_0_WORD_COUNT                       0x1
#define ISP_LAC0_G2Y_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_LAC0_G2Y_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_LAC0_G2Y_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_LAC0_G2Y_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC0_G2Y_0_READ_MASK                        _MK_MASK_CONST(0xff3fff)
#define ISP_LAC0_G2Y_0_WRITE_MASK                       _MK_MASK_CONST(0xff3fff)
#define ISP_LAC0_G2Y_0_G2Y_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_LAC0_G2Y_0_G2Y_OFFSET_FIELD                 _MK_FIELD_CONST(0x3fff, ISP_LAC0_G2Y_0_G2Y_OFFSET_SHIFT)
#define ISP_LAC0_G2Y_0_G2Y_OFFSET_RANGE                 13:0
#define ISP_LAC0_G2Y_0_G2Y_OFFSET_WOFFSET                       0x0
#define ISP_LAC0_G2Y_0_G2Y_OFFSET_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_LAC0_G2Y_0_G2Y_OFFSET_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC0_G2Y_0_G2Y_OFFSET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_LAC0_G2Y_0_G2Y_OFFSET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_LAC0_G2Y_0_G2Y_GAIN_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_LAC0_G2Y_0_G2Y_GAIN_FIELD                   _MK_FIELD_CONST(0xff, ISP_LAC0_G2Y_0_G2Y_GAIN_SHIFT)
#define ISP_LAC0_G2Y_0_G2Y_GAIN_RANGE                   23:16
#define ISP_LAC0_G2Y_0_G2Y_GAIN_WOFFSET                 0x0
#define ISP_LAC0_G2Y_0_G2Y_GAIN_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_LAC0_G2Y_0_G2Y_GAIN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_LAC0_G2Y_0_G2Y_GAIN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_LAC0_G2Y_0_G2Y_GAIN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_LAC0_B2Y_0
#define ISP_LAC0_B2Y_0                  _MK_ADDR_CONST(0x403)
#define ISP_LAC0_B2Y_0_SELWRE                   0x0
#define ISP_LAC0_B2Y_0_WORD_COUNT                       0x1
#define ISP_LAC0_B2Y_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_LAC0_B2Y_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_LAC0_B2Y_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_LAC0_B2Y_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC0_B2Y_0_READ_MASK                        _MK_MASK_CONST(0xff3fff)
#define ISP_LAC0_B2Y_0_WRITE_MASK                       _MK_MASK_CONST(0xff3fff)
#define ISP_LAC0_B2Y_0_B2Y_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_LAC0_B2Y_0_B2Y_OFFSET_FIELD                 _MK_FIELD_CONST(0x3fff, ISP_LAC0_B2Y_0_B2Y_OFFSET_SHIFT)
#define ISP_LAC0_B2Y_0_B2Y_OFFSET_RANGE                 13:0
#define ISP_LAC0_B2Y_0_B2Y_OFFSET_WOFFSET                       0x0
#define ISP_LAC0_B2Y_0_B2Y_OFFSET_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_LAC0_B2Y_0_B2Y_OFFSET_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC0_B2Y_0_B2Y_OFFSET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_LAC0_B2Y_0_B2Y_OFFSET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_LAC0_B2Y_0_B2Y_GAIN_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_LAC0_B2Y_0_B2Y_GAIN_FIELD                   _MK_FIELD_CONST(0xff, ISP_LAC0_B2Y_0_B2Y_GAIN_SHIFT)
#define ISP_LAC0_B2Y_0_B2Y_GAIN_RANGE                   23:16
#define ISP_LAC0_B2Y_0_B2Y_GAIN_WOFFSET                 0x0
#define ISP_LAC0_B2Y_0_B2Y_GAIN_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_LAC0_B2Y_0_B2Y_GAIN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_LAC0_B2Y_0_B2Y_GAIN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_LAC0_B2Y_0_B2Y_GAIN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_LAC0_TL_LIMITS_0
#define ISP_LAC0_TL_LIMITS_0                    _MK_ADDR_CONST(0x404)
#define ISP_LAC0_TL_LIMITS_0_SELWRE                     0x0
#define ISP_LAC0_TL_LIMITS_0_WORD_COUNT                         0x1
#define ISP_LAC0_TL_LIMITS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_LAC0_TL_LIMITS_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_LAC0_TL_LIMITS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_LAC0_TL_LIMITS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_LAC0_TL_LIMITS_0_READ_MASK                  _MK_MASK_CONST(0x3fff3fff)
#define ISP_LAC0_TL_LIMITS_0_WRITE_MASK                         _MK_MASK_CONST(0x3fff3fff)
#define ISP_LAC0_TL_LIMITS_0_MIN_TL_LEVEL_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_LAC0_TL_LIMITS_0_MIN_TL_LEVEL_FIELD                 _MK_FIELD_CONST(0x3fff, ISP_LAC0_TL_LIMITS_0_MIN_TL_LEVEL_SHIFT)
#define ISP_LAC0_TL_LIMITS_0_MIN_TL_LEVEL_RANGE                 13:0
#define ISP_LAC0_TL_LIMITS_0_MIN_TL_LEVEL_WOFFSET                       0x0
#define ISP_LAC0_TL_LIMITS_0_MIN_TL_LEVEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_LAC0_TL_LIMITS_0_MIN_TL_LEVEL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC0_TL_LIMITS_0_MIN_TL_LEVEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_LAC0_TL_LIMITS_0_MIN_TL_LEVEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_LAC0_TL_LIMITS_0_MAX_TL_LEVEL_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_LAC0_TL_LIMITS_0_MAX_TL_LEVEL_FIELD                 _MK_FIELD_CONST(0x3fff, ISP_LAC0_TL_LIMITS_0_MAX_TL_LEVEL_SHIFT)
#define ISP_LAC0_TL_LIMITS_0_MAX_TL_LEVEL_RANGE                 29:16
#define ISP_LAC0_TL_LIMITS_0_MAX_TL_LEVEL_WOFFSET                       0x0
#define ISP_LAC0_TL_LIMITS_0_MAX_TL_LEVEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_LAC0_TL_LIMITS_0_MAX_TL_LEVEL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC0_TL_LIMITS_0_MAX_TL_LEVEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_LAC0_TL_LIMITS_0_MAX_TL_LEVEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_LAC0_TR_LIMITS_0
#define ISP_LAC0_TR_LIMITS_0                    _MK_ADDR_CONST(0x405)
#define ISP_LAC0_TR_LIMITS_0_SELWRE                     0x0
#define ISP_LAC0_TR_LIMITS_0_WORD_COUNT                         0x1
#define ISP_LAC0_TR_LIMITS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_LAC0_TR_LIMITS_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_LAC0_TR_LIMITS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_LAC0_TR_LIMITS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_LAC0_TR_LIMITS_0_READ_MASK                  _MK_MASK_CONST(0x3fff3fff)
#define ISP_LAC0_TR_LIMITS_0_WRITE_MASK                         _MK_MASK_CONST(0x3fff3fff)
#define ISP_LAC0_TR_LIMITS_0_MIN_TR_LEVEL_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_LAC0_TR_LIMITS_0_MIN_TR_LEVEL_FIELD                 _MK_FIELD_CONST(0x3fff, ISP_LAC0_TR_LIMITS_0_MIN_TR_LEVEL_SHIFT)
#define ISP_LAC0_TR_LIMITS_0_MIN_TR_LEVEL_RANGE                 13:0
#define ISP_LAC0_TR_LIMITS_0_MIN_TR_LEVEL_WOFFSET                       0x0
#define ISP_LAC0_TR_LIMITS_0_MIN_TR_LEVEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_LAC0_TR_LIMITS_0_MIN_TR_LEVEL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC0_TR_LIMITS_0_MIN_TR_LEVEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_LAC0_TR_LIMITS_0_MIN_TR_LEVEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_LAC0_TR_LIMITS_0_MAX_TR_LEVEL_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_LAC0_TR_LIMITS_0_MAX_TR_LEVEL_FIELD                 _MK_FIELD_CONST(0x3fff, ISP_LAC0_TR_LIMITS_0_MAX_TR_LEVEL_SHIFT)
#define ISP_LAC0_TR_LIMITS_0_MAX_TR_LEVEL_RANGE                 29:16
#define ISP_LAC0_TR_LIMITS_0_MAX_TR_LEVEL_WOFFSET                       0x0
#define ISP_LAC0_TR_LIMITS_0_MAX_TR_LEVEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_LAC0_TR_LIMITS_0_MAX_TR_LEVEL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC0_TR_LIMITS_0_MAX_TR_LEVEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_LAC0_TR_LIMITS_0_MAX_TR_LEVEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_LAC0_BL_LIMITS_0
#define ISP_LAC0_BL_LIMITS_0                    _MK_ADDR_CONST(0x406)
#define ISP_LAC0_BL_LIMITS_0_SELWRE                     0x0
#define ISP_LAC0_BL_LIMITS_0_WORD_COUNT                         0x1
#define ISP_LAC0_BL_LIMITS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_LAC0_BL_LIMITS_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_LAC0_BL_LIMITS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_LAC0_BL_LIMITS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_LAC0_BL_LIMITS_0_READ_MASK                  _MK_MASK_CONST(0x3fff3fff)
#define ISP_LAC0_BL_LIMITS_0_WRITE_MASK                         _MK_MASK_CONST(0x3fff3fff)
#define ISP_LAC0_BL_LIMITS_0_MIN_BL_LEVEL_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_LAC0_BL_LIMITS_0_MIN_BL_LEVEL_FIELD                 _MK_FIELD_CONST(0x3fff, ISP_LAC0_BL_LIMITS_0_MIN_BL_LEVEL_SHIFT)
#define ISP_LAC0_BL_LIMITS_0_MIN_BL_LEVEL_RANGE                 13:0
#define ISP_LAC0_BL_LIMITS_0_MIN_BL_LEVEL_WOFFSET                       0x0
#define ISP_LAC0_BL_LIMITS_0_MIN_BL_LEVEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_LAC0_BL_LIMITS_0_MIN_BL_LEVEL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC0_BL_LIMITS_0_MIN_BL_LEVEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_LAC0_BL_LIMITS_0_MIN_BL_LEVEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_LAC0_BL_LIMITS_0_MAX_BL_LEVEL_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_LAC0_BL_LIMITS_0_MAX_BL_LEVEL_FIELD                 _MK_FIELD_CONST(0x3fff, ISP_LAC0_BL_LIMITS_0_MAX_BL_LEVEL_SHIFT)
#define ISP_LAC0_BL_LIMITS_0_MAX_BL_LEVEL_RANGE                 29:16
#define ISP_LAC0_BL_LIMITS_0_MAX_BL_LEVEL_WOFFSET                       0x0
#define ISP_LAC0_BL_LIMITS_0_MAX_BL_LEVEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_LAC0_BL_LIMITS_0_MAX_BL_LEVEL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC0_BL_LIMITS_0_MAX_BL_LEVEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_LAC0_BL_LIMITS_0_MAX_BL_LEVEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_LAC0_BR_LIMITS_0
#define ISP_LAC0_BR_LIMITS_0                    _MK_ADDR_CONST(0x407)
#define ISP_LAC0_BR_LIMITS_0_SELWRE                     0x0
#define ISP_LAC0_BR_LIMITS_0_WORD_COUNT                         0x1
#define ISP_LAC0_BR_LIMITS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_LAC0_BR_LIMITS_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_LAC0_BR_LIMITS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_LAC0_BR_LIMITS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_LAC0_BR_LIMITS_0_READ_MASK                  _MK_MASK_CONST(0x3fff3fff)
#define ISP_LAC0_BR_LIMITS_0_WRITE_MASK                         _MK_MASK_CONST(0x3fff3fff)
#define ISP_LAC0_BR_LIMITS_0_MIN_BR_LEVEL_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_LAC0_BR_LIMITS_0_MIN_BR_LEVEL_FIELD                 _MK_FIELD_CONST(0x3fff, ISP_LAC0_BR_LIMITS_0_MIN_BR_LEVEL_SHIFT)
#define ISP_LAC0_BR_LIMITS_0_MIN_BR_LEVEL_RANGE                 13:0
#define ISP_LAC0_BR_LIMITS_0_MIN_BR_LEVEL_WOFFSET                       0x0
#define ISP_LAC0_BR_LIMITS_0_MIN_BR_LEVEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_LAC0_BR_LIMITS_0_MIN_BR_LEVEL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC0_BR_LIMITS_0_MIN_BR_LEVEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_LAC0_BR_LIMITS_0_MIN_BR_LEVEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_LAC0_BR_LIMITS_0_MAX_BR_LEVEL_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_LAC0_BR_LIMITS_0_MAX_BR_LEVEL_FIELD                 _MK_FIELD_CONST(0x3fff, ISP_LAC0_BR_LIMITS_0_MAX_BR_LEVEL_SHIFT)
#define ISP_LAC0_BR_LIMITS_0_MAX_BR_LEVEL_RANGE                 29:16
#define ISP_LAC0_BR_LIMITS_0_MAX_BR_LEVEL_WOFFSET                       0x0
#define ISP_LAC0_BR_LIMITS_0_MAX_BR_LEVEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_LAC0_BR_LIMITS_0_MAX_BR_LEVEL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC0_BR_LIMITS_0_MAX_BR_LEVEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_LAC0_BR_LIMITS_0_MAX_BR_LEVEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_LAC0_H_GRID_0
#define ISP_LAC0_H_GRID_0                       _MK_ADDR_CONST(0x408)
#define ISP_LAC0_H_GRID_0_SELWRE                        0x0
#define ISP_LAC0_H_GRID_0_WORD_COUNT                    0x1
#define ISP_LAC0_H_GRID_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_LAC0_H_GRID_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_LAC0_H_GRID_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_LAC0_H_GRID_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_LAC0_H_GRID_0_READ_MASK                     _MK_MASK_CONST(0x1fff1fff)
#define ISP_LAC0_H_GRID_0_WRITE_MASK                    _MK_MASK_CONST(0x1fff1fff)
#define ISP_LAC0_H_GRID_0_H_START_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_LAC0_H_GRID_0_H_START_FIELD                 _MK_FIELD_CONST(0x1fff, ISP_LAC0_H_GRID_0_H_START_SHIFT)
#define ISP_LAC0_H_GRID_0_H_START_RANGE                 12:0
#define ISP_LAC0_H_GRID_0_H_START_WOFFSET                       0x0
#define ISP_LAC0_H_GRID_0_H_START_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_LAC0_H_GRID_0_H_START_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC0_H_GRID_0_H_START_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_LAC0_H_GRID_0_H_START_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_LAC0_H_GRID_0_H_INTERVAL_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_LAC0_H_GRID_0_H_INTERVAL_FIELD                      _MK_FIELD_CONST(0x1fff, ISP_LAC0_H_GRID_0_H_INTERVAL_SHIFT)
#define ISP_LAC0_H_GRID_0_H_INTERVAL_RANGE                      28:16
#define ISP_LAC0_H_GRID_0_H_INTERVAL_WOFFSET                    0x0
#define ISP_LAC0_H_GRID_0_H_INTERVAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_LAC0_H_GRID_0_H_INTERVAL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_LAC0_H_GRID_0_H_INTERVAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_LAC0_H_GRID_0_H_INTERVAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_LAC0_H_SIZE_0
#define ISP_LAC0_H_SIZE_0                       _MK_ADDR_CONST(0x409)
#define ISP_LAC0_H_SIZE_0_SELWRE                        0x0
#define ISP_LAC0_H_SIZE_0_WORD_COUNT                    0x1
#define ISP_LAC0_H_SIZE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_LAC0_H_SIZE_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_LAC0_H_SIZE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_LAC0_H_SIZE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_LAC0_H_SIZE_0_READ_MASK                     _MK_MASK_CONST(0x7003f)
#define ISP_LAC0_H_SIZE_0_WRITE_MASK                    _MK_MASK_CONST(0x7003f)
#define ISP_LAC0_H_SIZE_0_H_WNUM_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_LAC0_H_SIZE_0_H_WNUM_FIELD                  _MK_FIELD_CONST(0x3f, ISP_LAC0_H_SIZE_0_H_WNUM_SHIFT)
#define ISP_LAC0_H_SIZE_0_H_WNUM_RANGE                  5:0
#define ISP_LAC0_H_SIZE_0_H_WNUM_WOFFSET                        0x0
#define ISP_LAC0_H_SIZE_0_H_WNUM_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_LAC0_H_SIZE_0_H_WNUM_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_LAC0_H_SIZE_0_H_WNUM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_LAC0_H_SIZE_0_H_WNUM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_LAC0_H_SIZE_0_H_WIDTH_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_LAC0_H_SIZE_0_H_WIDTH_FIELD                 _MK_FIELD_CONST(0x7, ISP_LAC0_H_SIZE_0_H_WIDTH_SHIFT)
#define ISP_LAC0_H_SIZE_0_H_WIDTH_RANGE                 18:16
#define ISP_LAC0_H_SIZE_0_H_WIDTH_WOFFSET                       0x0
#define ISP_LAC0_H_SIZE_0_H_WIDTH_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_LAC0_H_SIZE_0_H_WIDTH_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC0_H_SIZE_0_H_WIDTH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_LAC0_H_SIZE_0_H_WIDTH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_LAC0_V_GRID_0
#define ISP_LAC0_V_GRID_0                       _MK_ADDR_CONST(0x40a)
#define ISP_LAC0_V_GRID_0_SELWRE                        0x0
#define ISP_LAC0_V_GRID_0_WORD_COUNT                    0x1
#define ISP_LAC0_V_GRID_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_LAC0_V_GRID_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_LAC0_V_GRID_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_LAC0_V_GRID_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_LAC0_V_GRID_0_READ_MASK                     _MK_MASK_CONST(0x1fff1fff)
#define ISP_LAC0_V_GRID_0_WRITE_MASK                    _MK_MASK_CONST(0x1fff1fff)
#define ISP_LAC0_V_GRID_0_V_START_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_LAC0_V_GRID_0_V_START_FIELD                 _MK_FIELD_CONST(0x1fff, ISP_LAC0_V_GRID_0_V_START_SHIFT)
#define ISP_LAC0_V_GRID_0_V_START_RANGE                 12:0
#define ISP_LAC0_V_GRID_0_V_START_WOFFSET                       0x0
#define ISP_LAC0_V_GRID_0_V_START_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_LAC0_V_GRID_0_V_START_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC0_V_GRID_0_V_START_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_LAC0_V_GRID_0_V_START_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_LAC0_V_GRID_0_V_INTERVAL_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_LAC0_V_GRID_0_V_INTERVAL_FIELD                      _MK_FIELD_CONST(0x1fff, ISP_LAC0_V_GRID_0_V_INTERVAL_SHIFT)
#define ISP_LAC0_V_GRID_0_V_INTERVAL_RANGE                      28:16
#define ISP_LAC0_V_GRID_0_V_INTERVAL_WOFFSET                    0x0
#define ISP_LAC0_V_GRID_0_V_INTERVAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_LAC0_V_GRID_0_V_INTERVAL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_LAC0_V_GRID_0_V_INTERVAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_LAC0_V_GRID_0_V_INTERVAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_LAC0_V_SIZE_0
#define ISP_LAC0_V_SIZE_0                       _MK_ADDR_CONST(0x40b)
#define ISP_LAC0_V_SIZE_0_SELWRE                        0x0
#define ISP_LAC0_V_SIZE_0_WORD_COUNT                    0x1
#define ISP_LAC0_V_SIZE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_LAC0_V_SIZE_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_LAC0_V_SIZE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_LAC0_V_SIZE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_LAC0_V_SIZE_0_READ_MASK                     _MK_MASK_CONST(0x7003f)
#define ISP_LAC0_V_SIZE_0_WRITE_MASK                    _MK_MASK_CONST(0x7003f)
#define ISP_LAC0_V_SIZE_0_V_WNUM_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_LAC0_V_SIZE_0_V_WNUM_FIELD                  _MK_FIELD_CONST(0x3f, ISP_LAC0_V_SIZE_0_V_WNUM_SHIFT)
#define ISP_LAC0_V_SIZE_0_V_WNUM_RANGE                  5:0
#define ISP_LAC0_V_SIZE_0_V_WNUM_WOFFSET                        0x0
#define ISP_LAC0_V_SIZE_0_V_WNUM_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_LAC0_V_SIZE_0_V_WNUM_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_LAC0_V_SIZE_0_V_WNUM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_LAC0_V_SIZE_0_V_WNUM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_LAC0_V_SIZE_0_V_HEIGHT_SHIFT                        _MK_SHIFT_CONST(16)
#define ISP_LAC0_V_SIZE_0_V_HEIGHT_FIELD                        _MK_FIELD_CONST(0x7, ISP_LAC0_V_SIZE_0_V_HEIGHT_SHIFT)
#define ISP_LAC0_V_SIZE_0_V_HEIGHT_RANGE                        18:16
#define ISP_LAC0_V_SIZE_0_V_HEIGHT_WOFFSET                      0x0
#define ISP_LAC0_V_SIZE_0_V_HEIGHT_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_LAC0_V_SIZE_0_V_HEIGHT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_LAC0_V_SIZE_0_V_HEIGHT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_LAC0_V_SIZE_0_V_HEIGHT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define LAC_ADDR_WIDTH  6
#define LAC_DATA_WIDTH  16
#define LAC_COUNT_DATA_WIDTH    16
#define LAC_OUTPUT_WIDTH        32
#define MAX_NUM_OF_LAC_HWIN     64
#define LAC_GAIN_PRECISION      8

// Register ISP_LAC1_CTRL_0
#define ISP_LAC1_CTRL_0                 _MK_ADDR_CONST(0x480)
#define ISP_LAC1_CTRL_0_SELWRE                  0x0
#define ISP_LAC1_CTRL_0_WORD_COUNT                      0x1
#define ISP_LAC1_CTRL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_LAC1_CTRL_0_RESET_MASK                      _MK_MASK_CONST(0x3)
#define ISP_LAC1_CTRL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_LAC1_CTRL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_LAC1_CTRL_0_READ_MASK                       _MK_MASK_CONST(0x3)
#define ISP_LAC1_CTRL_0_WRITE_MASK                      _MK_MASK_CONST(0x3)
#define ISP_LAC1_CTRL_0_ENABLE_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_LAC1_CTRL_0_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, ISP_LAC1_CTRL_0_ENABLE_SHIFT)
#define ISP_LAC1_CTRL_0_ENABLE_RANGE                    0:0
#define ISP_LAC1_CTRL_0_ENABLE_WOFFSET                  0x0
#define ISP_LAC1_CTRL_0_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_LAC1_CTRL_0_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ISP_LAC1_CTRL_0_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_LAC1_CTRL_0_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_LAC1_CTRL_0_MODE_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_LAC1_CTRL_0_MODE_FIELD                      _MK_FIELD_CONST(0x1, ISP_LAC1_CTRL_0_MODE_SHIFT)
#define ISP_LAC1_CTRL_0_MODE_RANGE                      1:1
#define ISP_LAC1_CTRL_0_MODE_WOFFSET                    0x0
#define ISP_LAC1_CTRL_0_MODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_LAC1_CTRL_0_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ISP_LAC1_CTRL_0_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_LAC1_CTRL_0_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_LAC1_R2Y_0
#define ISP_LAC1_R2Y_0                  _MK_ADDR_CONST(0x481)
#define ISP_LAC1_R2Y_0_SELWRE                   0x0
#define ISP_LAC1_R2Y_0_WORD_COUNT                       0x1
#define ISP_LAC1_R2Y_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_LAC1_R2Y_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_LAC1_R2Y_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_LAC1_R2Y_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC1_R2Y_0_READ_MASK                        _MK_MASK_CONST(0xff3fff)
#define ISP_LAC1_R2Y_0_WRITE_MASK                       _MK_MASK_CONST(0xff3fff)
#define ISP_LAC1_R2Y_0_R2Y_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_LAC1_R2Y_0_R2Y_OFFSET_FIELD                 _MK_FIELD_CONST(0x3fff, ISP_LAC1_R2Y_0_R2Y_OFFSET_SHIFT)
#define ISP_LAC1_R2Y_0_R2Y_OFFSET_RANGE                 13:0
#define ISP_LAC1_R2Y_0_R2Y_OFFSET_WOFFSET                       0x0
#define ISP_LAC1_R2Y_0_R2Y_OFFSET_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_LAC1_R2Y_0_R2Y_OFFSET_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC1_R2Y_0_R2Y_OFFSET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_LAC1_R2Y_0_R2Y_OFFSET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_LAC1_R2Y_0_R2Y_GAIN_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_LAC1_R2Y_0_R2Y_GAIN_FIELD                   _MK_FIELD_CONST(0xff, ISP_LAC1_R2Y_0_R2Y_GAIN_SHIFT)
#define ISP_LAC1_R2Y_0_R2Y_GAIN_RANGE                   23:16
#define ISP_LAC1_R2Y_0_R2Y_GAIN_WOFFSET                 0x0
#define ISP_LAC1_R2Y_0_R2Y_GAIN_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_LAC1_R2Y_0_R2Y_GAIN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_LAC1_R2Y_0_R2Y_GAIN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_LAC1_R2Y_0_R2Y_GAIN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_LAC1_G2Y_0
#define ISP_LAC1_G2Y_0                  _MK_ADDR_CONST(0x482)
#define ISP_LAC1_G2Y_0_SELWRE                   0x0
#define ISP_LAC1_G2Y_0_WORD_COUNT                       0x1
#define ISP_LAC1_G2Y_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_LAC1_G2Y_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_LAC1_G2Y_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_LAC1_G2Y_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC1_G2Y_0_READ_MASK                        _MK_MASK_CONST(0xff3fff)
#define ISP_LAC1_G2Y_0_WRITE_MASK                       _MK_MASK_CONST(0xff3fff)
#define ISP_LAC1_G2Y_0_G2Y_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_LAC1_G2Y_0_G2Y_OFFSET_FIELD                 _MK_FIELD_CONST(0x3fff, ISP_LAC1_G2Y_0_G2Y_OFFSET_SHIFT)
#define ISP_LAC1_G2Y_0_G2Y_OFFSET_RANGE                 13:0
#define ISP_LAC1_G2Y_0_G2Y_OFFSET_WOFFSET                       0x0
#define ISP_LAC1_G2Y_0_G2Y_OFFSET_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_LAC1_G2Y_0_G2Y_OFFSET_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC1_G2Y_0_G2Y_OFFSET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_LAC1_G2Y_0_G2Y_OFFSET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_LAC1_G2Y_0_G2Y_GAIN_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_LAC1_G2Y_0_G2Y_GAIN_FIELD                   _MK_FIELD_CONST(0xff, ISP_LAC1_G2Y_0_G2Y_GAIN_SHIFT)
#define ISP_LAC1_G2Y_0_G2Y_GAIN_RANGE                   23:16
#define ISP_LAC1_G2Y_0_G2Y_GAIN_WOFFSET                 0x0
#define ISP_LAC1_G2Y_0_G2Y_GAIN_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_LAC1_G2Y_0_G2Y_GAIN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_LAC1_G2Y_0_G2Y_GAIN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_LAC1_G2Y_0_G2Y_GAIN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_LAC1_B2Y_0
#define ISP_LAC1_B2Y_0                  _MK_ADDR_CONST(0x483)
#define ISP_LAC1_B2Y_0_SELWRE                   0x0
#define ISP_LAC1_B2Y_0_WORD_COUNT                       0x1
#define ISP_LAC1_B2Y_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_LAC1_B2Y_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_LAC1_B2Y_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_LAC1_B2Y_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC1_B2Y_0_READ_MASK                        _MK_MASK_CONST(0xff3fff)
#define ISP_LAC1_B2Y_0_WRITE_MASK                       _MK_MASK_CONST(0xff3fff)
#define ISP_LAC1_B2Y_0_B2Y_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_LAC1_B2Y_0_B2Y_OFFSET_FIELD                 _MK_FIELD_CONST(0x3fff, ISP_LAC1_B2Y_0_B2Y_OFFSET_SHIFT)
#define ISP_LAC1_B2Y_0_B2Y_OFFSET_RANGE                 13:0
#define ISP_LAC1_B2Y_0_B2Y_OFFSET_WOFFSET                       0x0
#define ISP_LAC1_B2Y_0_B2Y_OFFSET_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_LAC1_B2Y_0_B2Y_OFFSET_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC1_B2Y_0_B2Y_OFFSET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_LAC1_B2Y_0_B2Y_OFFSET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_LAC1_B2Y_0_B2Y_GAIN_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_LAC1_B2Y_0_B2Y_GAIN_FIELD                   _MK_FIELD_CONST(0xff, ISP_LAC1_B2Y_0_B2Y_GAIN_SHIFT)
#define ISP_LAC1_B2Y_0_B2Y_GAIN_RANGE                   23:16
#define ISP_LAC1_B2Y_0_B2Y_GAIN_WOFFSET                 0x0
#define ISP_LAC1_B2Y_0_B2Y_GAIN_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_LAC1_B2Y_0_B2Y_GAIN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_LAC1_B2Y_0_B2Y_GAIN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_LAC1_B2Y_0_B2Y_GAIN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_LAC1_TL_LIMITS_0
#define ISP_LAC1_TL_LIMITS_0                    _MK_ADDR_CONST(0x484)
#define ISP_LAC1_TL_LIMITS_0_SELWRE                     0x0
#define ISP_LAC1_TL_LIMITS_0_WORD_COUNT                         0x1
#define ISP_LAC1_TL_LIMITS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_LAC1_TL_LIMITS_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_LAC1_TL_LIMITS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_LAC1_TL_LIMITS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_LAC1_TL_LIMITS_0_READ_MASK                  _MK_MASK_CONST(0x3fff3fff)
#define ISP_LAC1_TL_LIMITS_0_WRITE_MASK                         _MK_MASK_CONST(0x3fff3fff)
#define ISP_LAC1_TL_LIMITS_0_MIN_TL_LEVEL_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_LAC1_TL_LIMITS_0_MIN_TL_LEVEL_FIELD                 _MK_FIELD_CONST(0x3fff, ISP_LAC1_TL_LIMITS_0_MIN_TL_LEVEL_SHIFT)
#define ISP_LAC1_TL_LIMITS_0_MIN_TL_LEVEL_RANGE                 13:0
#define ISP_LAC1_TL_LIMITS_0_MIN_TL_LEVEL_WOFFSET                       0x0
#define ISP_LAC1_TL_LIMITS_0_MIN_TL_LEVEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_LAC1_TL_LIMITS_0_MIN_TL_LEVEL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC1_TL_LIMITS_0_MIN_TL_LEVEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_LAC1_TL_LIMITS_0_MIN_TL_LEVEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_LAC1_TL_LIMITS_0_MAX_TL_LEVEL_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_LAC1_TL_LIMITS_0_MAX_TL_LEVEL_FIELD                 _MK_FIELD_CONST(0x3fff, ISP_LAC1_TL_LIMITS_0_MAX_TL_LEVEL_SHIFT)
#define ISP_LAC1_TL_LIMITS_0_MAX_TL_LEVEL_RANGE                 29:16
#define ISP_LAC1_TL_LIMITS_0_MAX_TL_LEVEL_WOFFSET                       0x0
#define ISP_LAC1_TL_LIMITS_0_MAX_TL_LEVEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_LAC1_TL_LIMITS_0_MAX_TL_LEVEL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC1_TL_LIMITS_0_MAX_TL_LEVEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_LAC1_TL_LIMITS_0_MAX_TL_LEVEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_LAC1_TR_LIMITS_0
#define ISP_LAC1_TR_LIMITS_0                    _MK_ADDR_CONST(0x485)
#define ISP_LAC1_TR_LIMITS_0_SELWRE                     0x0
#define ISP_LAC1_TR_LIMITS_0_WORD_COUNT                         0x1
#define ISP_LAC1_TR_LIMITS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_LAC1_TR_LIMITS_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_LAC1_TR_LIMITS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_LAC1_TR_LIMITS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_LAC1_TR_LIMITS_0_READ_MASK                  _MK_MASK_CONST(0x3fff3fff)
#define ISP_LAC1_TR_LIMITS_0_WRITE_MASK                         _MK_MASK_CONST(0x3fff3fff)
#define ISP_LAC1_TR_LIMITS_0_MIN_TR_LEVEL_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_LAC1_TR_LIMITS_0_MIN_TR_LEVEL_FIELD                 _MK_FIELD_CONST(0x3fff, ISP_LAC1_TR_LIMITS_0_MIN_TR_LEVEL_SHIFT)
#define ISP_LAC1_TR_LIMITS_0_MIN_TR_LEVEL_RANGE                 13:0
#define ISP_LAC1_TR_LIMITS_0_MIN_TR_LEVEL_WOFFSET                       0x0
#define ISP_LAC1_TR_LIMITS_0_MIN_TR_LEVEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_LAC1_TR_LIMITS_0_MIN_TR_LEVEL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC1_TR_LIMITS_0_MIN_TR_LEVEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_LAC1_TR_LIMITS_0_MIN_TR_LEVEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_LAC1_TR_LIMITS_0_MAX_TR_LEVEL_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_LAC1_TR_LIMITS_0_MAX_TR_LEVEL_FIELD                 _MK_FIELD_CONST(0x3fff, ISP_LAC1_TR_LIMITS_0_MAX_TR_LEVEL_SHIFT)
#define ISP_LAC1_TR_LIMITS_0_MAX_TR_LEVEL_RANGE                 29:16
#define ISP_LAC1_TR_LIMITS_0_MAX_TR_LEVEL_WOFFSET                       0x0
#define ISP_LAC1_TR_LIMITS_0_MAX_TR_LEVEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_LAC1_TR_LIMITS_0_MAX_TR_LEVEL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC1_TR_LIMITS_0_MAX_TR_LEVEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_LAC1_TR_LIMITS_0_MAX_TR_LEVEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_LAC1_BL_LIMITS_0
#define ISP_LAC1_BL_LIMITS_0                    _MK_ADDR_CONST(0x486)
#define ISP_LAC1_BL_LIMITS_0_SELWRE                     0x0
#define ISP_LAC1_BL_LIMITS_0_WORD_COUNT                         0x1
#define ISP_LAC1_BL_LIMITS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_LAC1_BL_LIMITS_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_LAC1_BL_LIMITS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_LAC1_BL_LIMITS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_LAC1_BL_LIMITS_0_READ_MASK                  _MK_MASK_CONST(0x3fff3fff)
#define ISP_LAC1_BL_LIMITS_0_WRITE_MASK                         _MK_MASK_CONST(0x3fff3fff)
#define ISP_LAC1_BL_LIMITS_0_MIN_BL_LEVEL_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_LAC1_BL_LIMITS_0_MIN_BL_LEVEL_FIELD                 _MK_FIELD_CONST(0x3fff, ISP_LAC1_BL_LIMITS_0_MIN_BL_LEVEL_SHIFT)
#define ISP_LAC1_BL_LIMITS_0_MIN_BL_LEVEL_RANGE                 13:0
#define ISP_LAC1_BL_LIMITS_0_MIN_BL_LEVEL_WOFFSET                       0x0
#define ISP_LAC1_BL_LIMITS_0_MIN_BL_LEVEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_LAC1_BL_LIMITS_0_MIN_BL_LEVEL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC1_BL_LIMITS_0_MIN_BL_LEVEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_LAC1_BL_LIMITS_0_MIN_BL_LEVEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_LAC1_BL_LIMITS_0_MAX_BL_LEVEL_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_LAC1_BL_LIMITS_0_MAX_BL_LEVEL_FIELD                 _MK_FIELD_CONST(0x3fff, ISP_LAC1_BL_LIMITS_0_MAX_BL_LEVEL_SHIFT)
#define ISP_LAC1_BL_LIMITS_0_MAX_BL_LEVEL_RANGE                 29:16
#define ISP_LAC1_BL_LIMITS_0_MAX_BL_LEVEL_WOFFSET                       0x0
#define ISP_LAC1_BL_LIMITS_0_MAX_BL_LEVEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_LAC1_BL_LIMITS_0_MAX_BL_LEVEL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC1_BL_LIMITS_0_MAX_BL_LEVEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_LAC1_BL_LIMITS_0_MAX_BL_LEVEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_LAC1_BR_LIMITS_0
#define ISP_LAC1_BR_LIMITS_0                    _MK_ADDR_CONST(0x487)
#define ISP_LAC1_BR_LIMITS_0_SELWRE                     0x0
#define ISP_LAC1_BR_LIMITS_0_WORD_COUNT                         0x1
#define ISP_LAC1_BR_LIMITS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_LAC1_BR_LIMITS_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_LAC1_BR_LIMITS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_LAC1_BR_LIMITS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_LAC1_BR_LIMITS_0_READ_MASK                  _MK_MASK_CONST(0x3fff3fff)
#define ISP_LAC1_BR_LIMITS_0_WRITE_MASK                         _MK_MASK_CONST(0x3fff3fff)
#define ISP_LAC1_BR_LIMITS_0_MIN_BR_LEVEL_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_LAC1_BR_LIMITS_0_MIN_BR_LEVEL_FIELD                 _MK_FIELD_CONST(0x3fff, ISP_LAC1_BR_LIMITS_0_MIN_BR_LEVEL_SHIFT)
#define ISP_LAC1_BR_LIMITS_0_MIN_BR_LEVEL_RANGE                 13:0
#define ISP_LAC1_BR_LIMITS_0_MIN_BR_LEVEL_WOFFSET                       0x0
#define ISP_LAC1_BR_LIMITS_0_MIN_BR_LEVEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_LAC1_BR_LIMITS_0_MIN_BR_LEVEL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC1_BR_LIMITS_0_MIN_BR_LEVEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_LAC1_BR_LIMITS_0_MIN_BR_LEVEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_LAC1_BR_LIMITS_0_MAX_BR_LEVEL_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_LAC1_BR_LIMITS_0_MAX_BR_LEVEL_FIELD                 _MK_FIELD_CONST(0x3fff, ISP_LAC1_BR_LIMITS_0_MAX_BR_LEVEL_SHIFT)
#define ISP_LAC1_BR_LIMITS_0_MAX_BR_LEVEL_RANGE                 29:16
#define ISP_LAC1_BR_LIMITS_0_MAX_BR_LEVEL_WOFFSET                       0x0
#define ISP_LAC1_BR_LIMITS_0_MAX_BR_LEVEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_LAC1_BR_LIMITS_0_MAX_BR_LEVEL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC1_BR_LIMITS_0_MAX_BR_LEVEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_LAC1_BR_LIMITS_0_MAX_BR_LEVEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_LAC1_H_GRID_0
#define ISP_LAC1_H_GRID_0                       _MK_ADDR_CONST(0x488)
#define ISP_LAC1_H_GRID_0_SELWRE                        0x0
#define ISP_LAC1_H_GRID_0_WORD_COUNT                    0x1
#define ISP_LAC1_H_GRID_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_LAC1_H_GRID_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_LAC1_H_GRID_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_LAC1_H_GRID_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_LAC1_H_GRID_0_READ_MASK                     _MK_MASK_CONST(0x1fff1fff)
#define ISP_LAC1_H_GRID_0_WRITE_MASK                    _MK_MASK_CONST(0x1fff1fff)
#define ISP_LAC1_H_GRID_0_H_START_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_LAC1_H_GRID_0_H_START_FIELD                 _MK_FIELD_CONST(0x1fff, ISP_LAC1_H_GRID_0_H_START_SHIFT)
#define ISP_LAC1_H_GRID_0_H_START_RANGE                 12:0
#define ISP_LAC1_H_GRID_0_H_START_WOFFSET                       0x0
#define ISP_LAC1_H_GRID_0_H_START_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_LAC1_H_GRID_0_H_START_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC1_H_GRID_0_H_START_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_LAC1_H_GRID_0_H_START_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_LAC1_H_GRID_0_H_INTERVAL_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_LAC1_H_GRID_0_H_INTERVAL_FIELD                      _MK_FIELD_CONST(0x1fff, ISP_LAC1_H_GRID_0_H_INTERVAL_SHIFT)
#define ISP_LAC1_H_GRID_0_H_INTERVAL_RANGE                      28:16
#define ISP_LAC1_H_GRID_0_H_INTERVAL_WOFFSET                    0x0
#define ISP_LAC1_H_GRID_0_H_INTERVAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_LAC1_H_GRID_0_H_INTERVAL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_LAC1_H_GRID_0_H_INTERVAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_LAC1_H_GRID_0_H_INTERVAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_LAC1_H_SIZE_0
#define ISP_LAC1_H_SIZE_0                       _MK_ADDR_CONST(0x489)
#define ISP_LAC1_H_SIZE_0_SELWRE                        0x0
#define ISP_LAC1_H_SIZE_0_WORD_COUNT                    0x1
#define ISP_LAC1_H_SIZE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_LAC1_H_SIZE_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_LAC1_H_SIZE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_LAC1_H_SIZE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_LAC1_H_SIZE_0_READ_MASK                     _MK_MASK_CONST(0x7003f)
#define ISP_LAC1_H_SIZE_0_WRITE_MASK                    _MK_MASK_CONST(0x7003f)
#define ISP_LAC1_H_SIZE_0_H_WNUM_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_LAC1_H_SIZE_0_H_WNUM_FIELD                  _MK_FIELD_CONST(0x3f, ISP_LAC1_H_SIZE_0_H_WNUM_SHIFT)
#define ISP_LAC1_H_SIZE_0_H_WNUM_RANGE                  5:0
#define ISP_LAC1_H_SIZE_0_H_WNUM_WOFFSET                        0x0
#define ISP_LAC1_H_SIZE_0_H_WNUM_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_LAC1_H_SIZE_0_H_WNUM_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_LAC1_H_SIZE_0_H_WNUM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_LAC1_H_SIZE_0_H_WNUM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_LAC1_H_SIZE_0_H_WIDTH_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_LAC1_H_SIZE_0_H_WIDTH_FIELD                 _MK_FIELD_CONST(0x7, ISP_LAC1_H_SIZE_0_H_WIDTH_SHIFT)
#define ISP_LAC1_H_SIZE_0_H_WIDTH_RANGE                 18:16
#define ISP_LAC1_H_SIZE_0_H_WIDTH_WOFFSET                       0x0
#define ISP_LAC1_H_SIZE_0_H_WIDTH_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_LAC1_H_SIZE_0_H_WIDTH_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC1_H_SIZE_0_H_WIDTH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_LAC1_H_SIZE_0_H_WIDTH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_LAC1_V_GRID_0
#define ISP_LAC1_V_GRID_0                       _MK_ADDR_CONST(0x48a)
#define ISP_LAC1_V_GRID_0_SELWRE                        0x0
#define ISP_LAC1_V_GRID_0_WORD_COUNT                    0x1
#define ISP_LAC1_V_GRID_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_LAC1_V_GRID_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_LAC1_V_GRID_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_LAC1_V_GRID_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_LAC1_V_GRID_0_READ_MASK                     _MK_MASK_CONST(0x1fff1fff)
#define ISP_LAC1_V_GRID_0_WRITE_MASK                    _MK_MASK_CONST(0x1fff1fff)
#define ISP_LAC1_V_GRID_0_V_START_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_LAC1_V_GRID_0_V_START_FIELD                 _MK_FIELD_CONST(0x1fff, ISP_LAC1_V_GRID_0_V_START_SHIFT)
#define ISP_LAC1_V_GRID_0_V_START_RANGE                 12:0
#define ISP_LAC1_V_GRID_0_V_START_WOFFSET                       0x0
#define ISP_LAC1_V_GRID_0_V_START_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_LAC1_V_GRID_0_V_START_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC1_V_GRID_0_V_START_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_LAC1_V_GRID_0_V_START_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_LAC1_V_GRID_0_V_INTERVAL_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_LAC1_V_GRID_0_V_INTERVAL_FIELD                      _MK_FIELD_CONST(0x1fff, ISP_LAC1_V_GRID_0_V_INTERVAL_SHIFT)
#define ISP_LAC1_V_GRID_0_V_INTERVAL_RANGE                      28:16
#define ISP_LAC1_V_GRID_0_V_INTERVAL_WOFFSET                    0x0
#define ISP_LAC1_V_GRID_0_V_INTERVAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_LAC1_V_GRID_0_V_INTERVAL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_LAC1_V_GRID_0_V_INTERVAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_LAC1_V_GRID_0_V_INTERVAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_LAC1_V_SIZE_0
#define ISP_LAC1_V_SIZE_0                       _MK_ADDR_CONST(0x48b)
#define ISP_LAC1_V_SIZE_0_SELWRE                        0x0
#define ISP_LAC1_V_SIZE_0_WORD_COUNT                    0x1
#define ISP_LAC1_V_SIZE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_LAC1_V_SIZE_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_LAC1_V_SIZE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_LAC1_V_SIZE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_LAC1_V_SIZE_0_READ_MASK                     _MK_MASK_CONST(0x7003f)
#define ISP_LAC1_V_SIZE_0_WRITE_MASK                    _MK_MASK_CONST(0x7003f)
#define ISP_LAC1_V_SIZE_0_V_WNUM_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_LAC1_V_SIZE_0_V_WNUM_FIELD                  _MK_FIELD_CONST(0x3f, ISP_LAC1_V_SIZE_0_V_WNUM_SHIFT)
#define ISP_LAC1_V_SIZE_0_V_WNUM_RANGE                  5:0
#define ISP_LAC1_V_SIZE_0_V_WNUM_WOFFSET                        0x0
#define ISP_LAC1_V_SIZE_0_V_WNUM_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_LAC1_V_SIZE_0_V_WNUM_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_LAC1_V_SIZE_0_V_WNUM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_LAC1_V_SIZE_0_V_WNUM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_LAC1_V_SIZE_0_V_HEIGHT_SHIFT                        _MK_SHIFT_CONST(16)
#define ISP_LAC1_V_SIZE_0_V_HEIGHT_FIELD                        _MK_FIELD_CONST(0x7, ISP_LAC1_V_SIZE_0_V_HEIGHT_SHIFT)
#define ISP_LAC1_V_SIZE_0_V_HEIGHT_RANGE                        18:16
#define ISP_LAC1_V_SIZE_0_V_HEIGHT_WOFFSET                      0x0
#define ISP_LAC1_V_SIZE_0_V_HEIGHT_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_LAC1_V_SIZE_0_V_HEIGHT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_LAC1_V_SIZE_0_V_HEIGHT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_LAC1_V_SIZE_0_V_HEIGHT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_OP_DS_CTRL_0
#define ISP_OP_DS_CTRL_0                        _MK_ADDR_CONST(0x500)
#define ISP_OP_DS_CTRL_0_SELWRE                         0x0
#define ISP_OP_DS_CTRL_0_WORD_COUNT                     0x1
#define ISP_OP_DS_CTRL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_OP_DS_CTRL_0_RESET_MASK                     _MK_MASK_CONST(0x3)
#define ISP_OP_DS_CTRL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_OP_DS_CTRL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_DS_CTRL_0_READ_MASK                      _MK_MASK_CONST(0x3)
#define ISP_OP_DS_CTRL_0_WRITE_MASK                     _MK_MASK_CONST(0x3)
#define ISP_OP_DS_CTRL_0_HDS_ENABLE_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_OP_DS_CTRL_0_HDS_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, ISP_OP_DS_CTRL_0_HDS_ENABLE_SHIFT)
#define ISP_OP_DS_CTRL_0_HDS_ENABLE_RANGE                       0:0
#define ISP_OP_DS_CTRL_0_HDS_ENABLE_WOFFSET                     0x0
#define ISP_OP_DS_CTRL_0_HDS_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_DS_CTRL_0_HDS_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ISP_OP_DS_CTRL_0_HDS_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_DS_CTRL_0_HDS_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_OP_DS_CTRL_0_VDS_ENABLE_SHIFT                       _MK_SHIFT_CONST(1)
#define ISP_OP_DS_CTRL_0_VDS_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, ISP_OP_DS_CTRL_0_VDS_ENABLE_SHIFT)
#define ISP_OP_DS_CTRL_0_VDS_ENABLE_RANGE                       1:1
#define ISP_OP_DS_CTRL_0_VDS_ENABLE_WOFFSET                     0x0
#define ISP_OP_DS_CTRL_0_VDS_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_DS_CTRL_0_VDS_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ISP_OP_DS_CTRL_0_VDS_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_DS_CTRL_0_VDS_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_OP_DS_H_SF_0
#define ISP_OP_DS_H_SF_0                        _MK_ADDR_CONST(0x501)
#define ISP_OP_DS_H_SF_0_SELWRE                         0x0
#define ISP_OP_DS_H_SF_0_WORD_COUNT                     0x1
#define ISP_OP_DS_H_SF_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_OP_DS_H_SF_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_DS_H_SF_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_OP_DS_H_SF_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_DS_H_SF_0_READ_MASK                      _MK_MASK_CONST(0x1fffff)
#define ISP_OP_DS_H_SF_0_WRITE_MASK                     _MK_MASK_CONST(0x1fffff)
#define ISP_OP_DS_H_SF_0_H_SF_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_OP_DS_H_SF_0_H_SF_FIELD                     _MK_FIELD_CONST(0x1fffff, ISP_OP_DS_H_SF_0_H_SF_SHIFT)
#define ISP_OP_DS_H_SF_0_H_SF_RANGE                     20:0
#define ISP_OP_DS_H_SF_0_H_SF_WOFFSET                   0x0
#define ISP_OP_DS_H_SF_0_H_SF_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_OP_DS_H_SF_0_H_SF_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_OP_DS_H_SF_0_H_SF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_OP_DS_H_SF_0_H_SF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_OP_DS_H_PI_0
#define ISP_OP_DS_H_PI_0                        _MK_ADDR_CONST(0x502)
#define ISP_OP_DS_H_PI_0_SELWRE                         0x0
#define ISP_OP_DS_H_PI_0_WORD_COUNT                     0x1
#define ISP_OP_DS_H_PI_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_OP_DS_H_PI_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_DS_H_PI_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_OP_DS_H_PI_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_DS_H_PI_0_READ_MASK                      _MK_MASK_CONST(0xffffff)
#define ISP_OP_DS_H_PI_0_WRITE_MASK                     _MK_MASK_CONST(0xffffff)
#define ISP_OP_DS_H_PI_0_H_PI_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_OP_DS_H_PI_0_H_PI_FIELD                     _MK_FIELD_CONST(0xffffff, ISP_OP_DS_H_PI_0_H_PI_SHIFT)
#define ISP_OP_DS_H_PI_0_H_PI_RANGE                     23:0
#define ISP_OP_DS_H_PI_0_H_PI_WOFFSET                   0x0
#define ISP_OP_DS_H_PI_0_H_PI_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_OP_DS_H_PI_0_H_PI_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_OP_DS_H_PI_0_H_PI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_OP_DS_H_PI_0_H_PI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_OP_DS_V_PI_0
#define ISP_OP_DS_V_PI_0                        _MK_ADDR_CONST(0x503)
#define ISP_OP_DS_V_PI_0_SELWRE                         0x0
#define ISP_OP_DS_V_PI_0_WORD_COUNT                     0x1
#define ISP_OP_DS_V_PI_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_OP_DS_V_PI_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_DS_V_PI_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_OP_DS_V_PI_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_DS_V_PI_0_READ_MASK                      _MK_MASK_CONST(0xffffff)
#define ISP_OP_DS_V_PI_0_WRITE_MASK                     _MK_MASK_CONST(0xffffff)
#define ISP_OP_DS_V_PI_0_V_PI_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_OP_DS_V_PI_0_V_PI_FIELD                     _MK_FIELD_CONST(0xffffff, ISP_OP_DS_V_PI_0_V_PI_SHIFT)
#define ISP_OP_DS_V_PI_0_V_PI_RANGE                     23:0
#define ISP_OP_DS_V_PI_0_V_PI_WOFFSET                   0x0
#define ISP_OP_DS_V_PI_0_V_PI_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_OP_DS_V_PI_0_V_PI_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_OP_DS_V_PI_0_V_PI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_OP_DS_V_PI_0_V_PI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_OP_DS_OFFSET_0
#define ISP_OP_DS_OFFSET_0                      _MK_ADDR_CONST(0x504)
#define ISP_OP_DS_OFFSET_0_SELWRE                       0x0
#define ISP_OP_DS_OFFSET_0_WORD_COUNT                   0x1
#define ISP_OP_DS_OFFSET_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_OP_DS_OFFSET_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_OP_DS_OFFSET_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_OP_DS_OFFSET_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_OP_DS_OFFSET_0_READ_MASK                    _MK_MASK_CONST(0x1fff1fff)
#define ISP_OP_DS_OFFSET_0_WRITE_MASK                   _MK_MASK_CONST(0x1fff1fff)
#define ISP_OP_DS_OFFSET_0_Y_OFFSET_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_OP_DS_OFFSET_0_Y_OFFSET_FIELD                       _MK_FIELD_CONST(0x1fff, ISP_OP_DS_OFFSET_0_Y_OFFSET_SHIFT)
#define ISP_OP_DS_OFFSET_0_Y_OFFSET_RANGE                       12:0
#define ISP_OP_DS_OFFSET_0_Y_OFFSET_WOFFSET                     0x0
#define ISP_OP_DS_OFFSET_0_Y_OFFSET_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_DS_OFFSET_0_Y_OFFSET_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_DS_OFFSET_0_Y_OFFSET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_DS_OFFSET_0_Y_OFFSET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_OP_DS_OFFSET_0_X_OFFSET_SHIFT                       _MK_SHIFT_CONST(16)
#define ISP_OP_DS_OFFSET_0_X_OFFSET_FIELD                       _MK_FIELD_CONST(0x1fff, ISP_OP_DS_OFFSET_0_X_OFFSET_SHIFT)
#define ISP_OP_DS_OFFSET_0_X_OFFSET_RANGE                       28:16
#define ISP_OP_DS_OFFSET_0_X_OFFSET_WOFFSET                     0x0
#define ISP_OP_DS_OFFSET_0_X_OFFSET_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_DS_OFFSET_0_X_OFFSET_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_DS_OFFSET_0_X_OFFSET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_DS_OFFSET_0_X_OFFSET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_OP_DS_SIZE_0
#define ISP_OP_DS_SIZE_0                        _MK_ADDR_CONST(0x505)
#define ISP_OP_DS_SIZE_0_SELWRE                         0x0
#define ISP_OP_DS_SIZE_0_WORD_COUNT                     0x1
#define ISP_OP_DS_SIZE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_OP_DS_SIZE_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_DS_SIZE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_OP_DS_SIZE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_DS_SIZE_0_READ_MASK                      _MK_MASK_CONST(0x3fff3fff)
#define ISP_OP_DS_SIZE_0_WRITE_MASK                     _MK_MASK_CONST(0x3fff3fff)
#define ISP_OP_DS_SIZE_0_DEST_WIDTH_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_OP_DS_SIZE_0_DEST_WIDTH_FIELD                       _MK_FIELD_CONST(0x3fff, ISP_OP_DS_SIZE_0_DEST_WIDTH_SHIFT)
#define ISP_OP_DS_SIZE_0_DEST_WIDTH_RANGE                       13:0
#define ISP_OP_DS_SIZE_0_DEST_WIDTH_WOFFSET                     0x0
#define ISP_OP_DS_SIZE_0_DEST_WIDTH_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_DS_SIZE_0_DEST_WIDTH_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_DS_SIZE_0_DEST_WIDTH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_DS_SIZE_0_DEST_WIDTH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_OP_DS_SIZE_0_DEST_HEIGHT_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_OP_DS_SIZE_0_DEST_HEIGHT_FIELD                      _MK_FIELD_CONST(0x3fff, ISP_OP_DS_SIZE_0_DEST_HEIGHT_SHIFT)
#define ISP_OP_DS_SIZE_0_DEST_HEIGHT_RANGE                      29:16
#define ISP_OP_DS_SIZE_0_DEST_HEIGHT_WOFFSET                    0x0
#define ISP_OP_DS_SIZE_0_DEST_HEIGHT_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_DS_SIZE_0_DEST_HEIGHT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_DS_SIZE_0_DEST_HEIGHT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_DS_SIZE_0_DEST_HEIGHT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_OP_DS_BW_BIAS_0
#define ISP_OP_DS_BW_BIAS_0                     _MK_ADDR_CONST(0x506)
#define ISP_OP_DS_BW_BIAS_0_SELWRE                      0x0
#define ISP_OP_DS_BW_BIAS_0_WORD_COUNT                  0x1
#define ISP_OP_DS_BW_BIAS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_OP_DS_BW_BIAS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_OP_DS_BW_BIAS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_OP_DS_BW_BIAS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_DS_BW_BIAS_0_READ_MASK                   _MK_MASK_CONST(0x3fffffff)
#define ISP_OP_DS_BW_BIAS_0_WRITE_MASK                  _MK_MASK_CONST(0x3fffffff)
#define ISP_OP_DS_BW_BIAS_0_RV_H_BW_BIAS_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_OP_DS_BW_BIAS_0_RV_H_BW_BIAS_FIELD                  _MK_FIELD_CONST(0x1f, ISP_OP_DS_BW_BIAS_0_RV_H_BW_BIAS_SHIFT)
#define ISP_OP_DS_BW_BIAS_0_RV_H_BW_BIAS_RANGE                  4:0
#define ISP_OP_DS_BW_BIAS_0_RV_H_BW_BIAS_WOFFSET                        0x0
#define ISP_OP_DS_BW_BIAS_0_RV_H_BW_BIAS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_OP_DS_BW_BIAS_0_RV_H_BW_BIAS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_OP_DS_BW_BIAS_0_RV_H_BW_BIAS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_DS_BW_BIAS_0_RV_H_BW_BIAS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_OP_DS_BW_BIAS_0_RV_V_BW_BIAS_SHIFT                  _MK_SHIFT_CONST(5)
#define ISP_OP_DS_BW_BIAS_0_RV_V_BW_BIAS_FIELD                  _MK_FIELD_CONST(0x1f, ISP_OP_DS_BW_BIAS_0_RV_V_BW_BIAS_SHIFT)
#define ISP_OP_DS_BW_BIAS_0_RV_V_BW_BIAS_RANGE                  9:5
#define ISP_OP_DS_BW_BIAS_0_RV_V_BW_BIAS_WOFFSET                        0x0
#define ISP_OP_DS_BW_BIAS_0_RV_V_BW_BIAS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_OP_DS_BW_BIAS_0_RV_V_BW_BIAS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_OP_DS_BW_BIAS_0_RV_V_BW_BIAS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_DS_BW_BIAS_0_RV_V_BW_BIAS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_OP_DS_BW_BIAS_0_GY_H_BW_BIAS_SHIFT                  _MK_SHIFT_CONST(10)
#define ISP_OP_DS_BW_BIAS_0_GY_H_BW_BIAS_FIELD                  _MK_FIELD_CONST(0x1f, ISP_OP_DS_BW_BIAS_0_GY_H_BW_BIAS_SHIFT)
#define ISP_OP_DS_BW_BIAS_0_GY_H_BW_BIAS_RANGE                  14:10
#define ISP_OP_DS_BW_BIAS_0_GY_H_BW_BIAS_WOFFSET                        0x0
#define ISP_OP_DS_BW_BIAS_0_GY_H_BW_BIAS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_OP_DS_BW_BIAS_0_GY_H_BW_BIAS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_OP_DS_BW_BIAS_0_GY_H_BW_BIAS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_DS_BW_BIAS_0_GY_H_BW_BIAS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_OP_DS_BW_BIAS_0_GY_V_BW_BIAS_SHIFT                  _MK_SHIFT_CONST(15)
#define ISP_OP_DS_BW_BIAS_0_GY_V_BW_BIAS_FIELD                  _MK_FIELD_CONST(0x1f, ISP_OP_DS_BW_BIAS_0_GY_V_BW_BIAS_SHIFT)
#define ISP_OP_DS_BW_BIAS_0_GY_V_BW_BIAS_RANGE                  19:15
#define ISP_OP_DS_BW_BIAS_0_GY_V_BW_BIAS_WOFFSET                        0x0
#define ISP_OP_DS_BW_BIAS_0_GY_V_BW_BIAS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_OP_DS_BW_BIAS_0_GY_V_BW_BIAS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_OP_DS_BW_BIAS_0_GY_V_BW_BIAS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_DS_BW_BIAS_0_GY_V_BW_BIAS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_OP_DS_BW_BIAS_0_BU_H_BW_BIAS_SHIFT                  _MK_SHIFT_CONST(20)
#define ISP_OP_DS_BW_BIAS_0_BU_H_BW_BIAS_FIELD                  _MK_FIELD_CONST(0x1f, ISP_OP_DS_BW_BIAS_0_BU_H_BW_BIAS_SHIFT)
#define ISP_OP_DS_BW_BIAS_0_BU_H_BW_BIAS_RANGE                  24:20
#define ISP_OP_DS_BW_BIAS_0_BU_H_BW_BIAS_WOFFSET                        0x0
#define ISP_OP_DS_BW_BIAS_0_BU_H_BW_BIAS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_OP_DS_BW_BIAS_0_BU_H_BW_BIAS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_OP_DS_BW_BIAS_0_BU_H_BW_BIAS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_DS_BW_BIAS_0_BU_H_BW_BIAS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_OP_DS_BW_BIAS_0_BU_V_BW_BIAS_SHIFT                  _MK_SHIFT_CONST(25)
#define ISP_OP_DS_BW_BIAS_0_BU_V_BW_BIAS_FIELD                  _MK_FIELD_CONST(0x1f, ISP_OP_DS_BW_BIAS_0_BU_V_BW_BIAS_SHIFT)
#define ISP_OP_DS_BW_BIAS_0_BU_V_BW_BIAS_RANGE                  29:25
#define ISP_OP_DS_BW_BIAS_0_BU_V_BW_BIAS_WOFFSET                        0x0
#define ISP_OP_DS_BW_BIAS_0_BU_V_BW_BIAS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_OP_DS_BW_BIAS_0_BU_V_BW_BIAS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_OP_DS_BW_BIAS_0_BU_V_BW_BIAS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_DS_BW_BIAS_0_BU_V_BW_BIAS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define PIXEL_BITS      14
#define SF_PRECISION    20
#define NUM_OF_FILTER_PIPES     7
#define NUM_F_COEFFS    7
#define F_PRECISION     6
#define DS_BIAS_PRECISION       3
#define F_MIX_PRECISION 4
#define FS_WIDTH        2
#define F_COEFF_BITS    7
#define H_PI_WIDTH      24
#define NUM_I_COEFFS    8
#define I_PRECISION     6
#define I_MIX_PRECISION 4
#define NUM_OF_ITP_PIPES        7
#define I_COEFF_BITS    7
#define H_PHASE_WIDTH   38
#define HDELTA_BS       24
#define HDS_SF_F_WIDTH  20
#define HDS_SF_I_WIDTH  1
#define HDS_PI_F_WIDTH  20
#define HDS_PI_I_WIDTH  4
#define X_OFFSET_WIDTH  16
#define VS_NUM_F_COEFFS 3
#define VS_NUM_I_COEFFS 2
#define VS_F_PRECISION  5
#define VS_I_PRECISION  1
#define VS_F_MIX_PRECISION      4
#define VS_I_MIX_PRECISION      4
#define NUM_VS_PIPES    7
#define VS_F_COEFF_BITS 6
#define VS_I_COEFF_BITS 1
#define V_PHASE_WIDTH   40
#define VDELTA_BS       24
#define VDS_SF_F_WIDTH  20
#define VDS_SF_I_WIDTH  1
#define VDS_PI_F_WIDTH  20
#define VDS_PI_I_WIDTH  4
#define VS_PHASE_WIDTH  24
#define Y_OFFSET_WIDTH  13
#define NUM_VS_LINE_STORES      2
#define VERTICAL_SCLR_RAM_LENGTH        1920
#define HS_FILTER_COEFF_3BY4BW_0        1
#define HS_FILTER_COEFF_3BY4BW_1        3
#define HS_FILTER_COEFF_3BY4BW_2        4
#define HS_FILTER_COEFF_3BY4BW_3        60
#define HS_FILTER_COEFF_3BY4BW_4        4
#define HS_FILTER_COEFF_3BY4BW_5        3
#define HS_FILTER_COEFF_3BY4BW_6        1
#define HS_FILTER_COEFF_1BY2BW_0        2
#define HS_FILTER_COEFF_1BY2BW_1        0
#define HS_FILTER_COEFF_1BY2BW_2        18
#define HS_FILTER_COEFF_1BY2BW_3        32
#define HS_FILTER_COEFF_1BY2BW_4        18
#define HS_FILTER_COEFF_1BY2BW_5        0
#define HS_FILTER_COEFF_1BY2BW_6        2
#define HS_FILTER_COEFF_1BY4BW_0        2
#define HS_FILTER_COEFF_1BY4BW_1        8
#define HS_FILTER_COEFF_1BY4BW_2        14
#define HS_FILTER_COEFF_1BY4BW_3        16
#define HS_FILTER_COEFF_1BY4BW_4        14
#define HS_FILTER_COEFF_1BY4BW_5        8
#define HS_FILTER_COEFF_1BY4BW_6        2
#define HS_FILTER_COEFF_SIGN_3BY4BW_0   0
#define HS_FILTER_COEFF_SIGN_3BY4BW_1   1
#define HS_FILTER_COEFF_SIGN_3BY4BW_2   0
#define HS_FILTER_COEFF_SIGN_3BY4BW_3   0
#define HS_FILTER_COEFF_SIGN_3BY4BW_4   0
#define HS_FILTER_COEFF_SIGN_3BY4BW_5   1
#define HS_FILTER_COEFF_SIGN_3BY4BW_6   0
#define HS_FILTER_COEFF_SIGN_1BY2BW_0   1
#define HS_FILTER_COEFF_SIGN_1BY2BW_1   0
#define HS_FILTER_COEFF_SIGN_1BY2BW_2   0
#define HS_FILTER_COEFF_SIGN_1BY2BW_3   0
#define HS_FILTER_COEFF_SIGN_1BY2BW_4   0
#define HS_FILTER_COEFF_SIGN_1BY2BW_5   0
#define HS_FILTER_COEFF_SIGN_1BY2BW_6   1
#define HS_FILTER_COEFF_SIGN_1BY4BW_0   0
#define HS_FILTER_COEFF_SIGN_1BY4BW_1   0
#define HS_FILTER_COEFF_SIGN_1BY4BW_2   0
#define HS_FILTER_COEFF_SIGN_1BY4BW_3   0
#define HS_FILTER_COEFF_SIGN_1BY4BW_4   0
#define HS_FILTER_COEFF_SIGN_1BY4BW_5   0
#define HS_FILTER_COEFF_SIGN_1BY4BW_6   0
#define HS_ITP_COEFF_0  1
#define HS_ITP_COEFF_1  4
#define HS_ITP_COEFF_2  12
#define HS_ITP_COEFF_3  41
#define HS_ITP_COEFF_4  41
#define HS_ITP_COEFF_5  12
#define HS_ITP_COEFF_6  4
#define HS_ITP_COEFF_7  1
#define HS_ITP_COEFF_SIGN_0     1
#define HS_ITP_COEFF_SIGN_1     0
#define HS_ITP_COEFF_SIGN_2     1
#define HS_ITP_COEFF_SIGN_3     0
#define HS_ITP_COEFF_SIGN_4     0
#define HS_ITP_COEFF_SIGN_5     1
#define HS_ITP_COEFF_SIGN_6     0
#define HS_ITP_COEFF_SIGN_7     1
#define VS_FILTER_COEFF_1BY2BW_0        5
#define VS_FILTER_COEFF_1BY2BW_1        22
#define VS_FILTER_COEFF_1BY2BW_2        5
#define VS_FILTER_COEFF_SIGN_1BY2BW_0   0
#define VS_FILTER_COEFF_SIGN_1BY2BW_1   0
#define VS_FILTER_COEFF_SIGN_1BY2BW_2   0
#define VS_ITP_COEFF_INPH_3BY4BW_0      1
#define VS_ITP_COEFF_INPH_3BY4BW_1      1
#define VS_ITP_COEFF_INPH_1BY2BW_0      1
#define VS_ITP_COEFF_INPH_1BY2BW_1      1
#define VS_ITP_COEFF_SIGN_INPH_3BY4BW_0 0
#define VS_ITP_COEFF_SIGN_INPH_3BY4BW_1 0
#define VS_ITP_COEFF_SIGN_INPH_1BY2BW_0 0
#define VS_ITP_COEFF_SIGN_INPH_1BY2BW_1 0
#define VS_ITP_COEFF_INMH_3BY4BW_1      1
#define VS_ITP_COEFF_INMH_3BY4BW_2      1
#define VS_ITP_COEFF_INMH_1BY2BW_1      1
#define VS_ITP_COEFF_INMH_1BY2BW_2      1
#define VS_ITP_COEFF_SIGN_INMH_3BY4BW_1 0
#define VS_ITP_COEFF_SIGN_INMH_3BY4BW_2 0
#define VS_ITP_COEFF_SIGN_INMH_1BY2BW_1 0
#define VS_ITP_COEFF_SIGN_INMH_1BY2BW_2 0
#define LW_AT_LINEAR_COEFF_FBITS        8

// Register ISP_GPP0_AT_CTRL_0
#define ISP_GPP0_AT_CTRL_0                      _MK_ADDR_CONST(0x600)
#define ISP_GPP0_AT_CTRL_0_SELWRE                       0x0
#define ISP_GPP0_AT_CTRL_0_WORD_COUNT                   0x1
#define ISP_GPP0_AT_CTRL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_CTRL_0_RESET_MASK                   _MK_MASK_CONST(0x7)
#define ISP_GPP0_AT_CTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_CTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_CTRL_0_READ_MASK                    _MK_MASK_CONST(0x7)
#define ISP_GPP0_AT_CTRL_0_WRITE_MASK                   _MK_MASK_CONST(0x7)
#define ISP_GPP0_AT_CTRL_0_LIN_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_GPP0_AT_CTRL_0_LIN_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, ISP_GPP0_AT_CTRL_0_LIN_ENABLE_SHIFT)
#define ISP_GPP0_AT_CTRL_0_LIN_ENABLE_RANGE                     0:0
#define ISP_GPP0_AT_CTRL_0_LIN_ENABLE_WOFFSET                   0x0
#define ISP_GPP0_AT_CTRL_0_LIN_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_CTRL_0_LIN_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ISP_GPP0_AT_CTRL_0_LIN_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_CTRL_0_LIN_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_CTRL_0_LIN_ENABLE_DIS                       _MK_ENUM_CONST(0)
#define ISP_GPP0_AT_CTRL_0_LIN_ENABLE_EN                        _MK_ENUM_CONST(1)

#define ISP_GPP0_AT_CTRL_0_OP_CTRL_SHIFT                        _MK_SHIFT_CONST(1)
#define ISP_GPP0_AT_CTRL_0_OP_CTRL_FIELD                        _MK_FIELD_CONST(0x3, ISP_GPP0_AT_CTRL_0_OP_CTRL_SHIFT)
#define ISP_GPP0_AT_CTRL_0_OP_CTRL_RANGE                        2:1
#define ISP_GPP0_AT_CTRL_0_OP_CTRL_WOFFSET                      0x0
#define ISP_GPP0_AT_CTRL_0_OP_CTRL_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_CTRL_0_OP_CTRL_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define ISP_GPP0_AT_CTRL_0_OP_CTRL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_CTRL_0_OP_CTRL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_CTRL_0_OP_CTRL_BYPASS                       _MK_ENUM_CONST(0)
#define ISP_GPP0_AT_CTRL_0_OP_CTRL_RGB                  _MK_ENUM_CONST(1)
#define ISP_GPP0_AT_CTRL_0_OP_CTRL_YUV                  _MK_ENUM_CONST(2)


// Register ISP_GPP0_AT_RVBIAS_0
#define ISP_GPP0_AT_RVBIAS_0                    _MK_ADDR_CONST(0x601)
#define ISP_GPP0_AT_RVBIAS_0_SELWRE                     0x0
#define ISP_GPP0_AT_RVBIAS_0_WORD_COUNT                         0x1
#define ISP_GPP0_AT_RVBIAS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVBIAS_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVBIAS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVBIAS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVBIAS_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define ISP_GPP0_AT_RVBIAS_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define ISP_GPP0_AT_RVBIAS_0_RVIBIAS_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_GPP0_AT_RVBIAS_0_RVIBIAS_FIELD                      _MK_FIELD_CONST(0xffff, ISP_GPP0_AT_RVBIAS_0_RVIBIAS_SHIFT)
#define ISP_GPP0_AT_RVBIAS_0_RVIBIAS_RANGE                      15:0
#define ISP_GPP0_AT_RVBIAS_0_RVIBIAS_WOFFSET                    0x0
#define ISP_GPP0_AT_RVBIAS_0_RVIBIAS_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVBIAS_0_RVIBIAS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVBIAS_0_RVIBIAS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVBIAS_0_RVIBIAS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_GPP0_AT_RVBIAS_0_RVOBIAS_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_GPP0_AT_RVBIAS_0_RVOBIAS_FIELD                      _MK_FIELD_CONST(0xffff, ISP_GPP0_AT_RVBIAS_0_RVOBIAS_SHIFT)
#define ISP_GPP0_AT_RVBIAS_0_RVOBIAS_RANGE                      31:16
#define ISP_GPP0_AT_RVBIAS_0_RVOBIAS_WOFFSET                    0x0
#define ISP_GPP0_AT_RVBIAS_0_RVOBIAS_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVBIAS_0_RVOBIAS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVBIAS_0_RVOBIAS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVBIAS_0_RVOBIAS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_GPP0_AT_GYBIAS_0
#define ISP_GPP0_AT_GYBIAS_0                    _MK_ADDR_CONST(0x602)
#define ISP_GPP0_AT_GYBIAS_0_SELWRE                     0x0
#define ISP_GPP0_AT_GYBIAS_0_WORD_COUNT                         0x1
#define ISP_GPP0_AT_GYBIAS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYBIAS_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYBIAS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYBIAS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYBIAS_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define ISP_GPP0_AT_GYBIAS_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define ISP_GPP0_AT_GYBIAS_0_GYIBIAS_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_GPP0_AT_GYBIAS_0_GYIBIAS_FIELD                      _MK_FIELD_CONST(0xffff, ISP_GPP0_AT_GYBIAS_0_GYIBIAS_SHIFT)
#define ISP_GPP0_AT_GYBIAS_0_GYIBIAS_RANGE                      15:0
#define ISP_GPP0_AT_GYBIAS_0_GYIBIAS_WOFFSET                    0x0
#define ISP_GPP0_AT_GYBIAS_0_GYIBIAS_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYBIAS_0_GYIBIAS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYBIAS_0_GYIBIAS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYBIAS_0_GYIBIAS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_GPP0_AT_GYBIAS_0_GYOBIAS_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_GPP0_AT_GYBIAS_0_GYOBIAS_FIELD                      _MK_FIELD_CONST(0xffff, ISP_GPP0_AT_GYBIAS_0_GYOBIAS_SHIFT)
#define ISP_GPP0_AT_GYBIAS_0_GYOBIAS_RANGE                      31:16
#define ISP_GPP0_AT_GYBIAS_0_GYOBIAS_WOFFSET                    0x0
#define ISP_GPP0_AT_GYBIAS_0_GYOBIAS_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYBIAS_0_GYOBIAS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYBIAS_0_GYOBIAS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYBIAS_0_GYOBIAS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_GPP0_AT_BUBIAS_0
#define ISP_GPP0_AT_BUBIAS_0                    _MK_ADDR_CONST(0x603)
#define ISP_GPP0_AT_BUBIAS_0_SELWRE                     0x0
#define ISP_GPP0_AT_BUBIAS_0_WORD_COUNT                         0x1
#define ISP_GPP0_AT_BUBIAS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUBIAS_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUBIAS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUBIAS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUBIAS_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define ISP_GPP0_AT_BUBIAS_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define ISP_GPP0_AT_BUBIAS_0_BUIBIAS_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_GPP0_AT_BUBIAS_0_BUIBIAS_FIELD                      _MK_FIELD_CONST(0xffff, ISP_GPP0_AT_BUBIAS_0_BUIBIAS_SHIFT)
#define ISP_GPP0_AT_BUBIAS_0_BUIBIAS_RANGE                      15:0
#define ISP_GPP0_AT_BUBIAS_0_BUIBIAS_WOFFSET                    0x0
#define ISP_GPP0_AT_BUBIAS_0_BUIBIAS_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUBIAS_0_BUIBIAS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUBIAS_0_BUIBIAS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUBIAS_0_BUIBIAS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_GPP0_AT_BUBIAS_0_BUOBIAS_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_GPP0_AT_BUBIAS_0_BUOBIAS_FIELD                      _MK_FIELD_CONST(0xffff, ISP_GPP0_AT_BUBIAS_0_BUOBIAS_SHIFT)
#define ISP_GPP0_AT_BUBIAS_0_BUOBIAS_RANGE                      31:16
#define ISP_GPP0_AT_BUBIAS_0_BUOBIAS_WOFFSET                    0x0
#define ISP_GPP0_AT_BUBIAS_0_BUOBIAS_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUBIAS_0_BUOBIAS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUBIAS_0_BUOBIAS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUBIAS_0_BUOBIAS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_GPP0_AT_BRBIAS_0
#define ISP_GPP0_AT_BRBIAS_0                    _MK_ADDR_CONST(0x604)
#define ISP_GPP0_AT_BRBIAS_0_SELWRE                     0x0
#define ISP_GPP0_AT_BRBIAS_0_WORD_COUNT                         0x1
#define ISP_GPP0_AT_BRBIAS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BRBIAS_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BRBIAS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BRBIAS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BRBIAS_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define ISP_GPP0_AT_BRBIAS_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define ISP_GPP0_AT_BRBIAS_0_BRIBIAS_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_GPP0_AT_BRBIAS_0_BRIBIAS_FIELD                      _MK_FIELD_CONST(0xffff, ISP_GPP0_AT_BRBIAS_0_BRIBIAS_SHIFT)
#define ISP_GPP0_AT_BRBIAS_0_BRIBIAS_RANGE                      15:0
#define ISP_GPP0_AT_BRBIAS_0_BRIBIAS_WOFFSET                    0x0
#define ISP_GPP0_AT_BRBIAS_0_BRIBIAS_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BRBIAS_0_BRIBIAS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BRBIAS_0_BRIBIAS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BRBIAS_0_BRIBIAS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_GPP0_AT_BRBIAS_0_BROBIAS_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_GPP0_AT_BRBIAS_0_BROBIAS_FIELD                      _MK_FIELD_CONST(0xffff, ISP_GPP0_AT_BRBIAS_0_BROBIAS_SHIFT)
#define ISP_GPP0_AT_BRBIAS_0_BROBIAS_RANGE                      31:16
#define ISP_GPP0_AT_BRBIAS_0_BROBIAS_WOFFSET                    0x0
#define ISP_GPP0_AT_BRBIAS_0_BROBIAS_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BRBIAS_0_BROBIAS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BRBIAS_0_BROBIAS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BRBIAS_0_BROBIAS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_GPP0_AT_RVCOEFFA_0
#define ISP_GPP0_AT_RVCOEFFA_0                  _MK_ADDR_CONST(0x605)
#define ISP_GPP0_AT_RVCOEFFA_0_SELWRE                   0x0
#define ISP_GPP0_AT_RVCOEFFA_0_WORD_COUNT                       0x1
#define ISP_GPP0_AT_RVCOEFFA_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVCOEFFA_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVCOEFFA_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVCOEFFA_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVCOEFFA_0_READ_MASK                        _MK_MASK_CONST(0xfff0fff0)
#define ISP_GPP0_AT_RVCOEFFA_0_WRITE_MASK                       _MK_MASK_CONST(0xfff0fff0)
#define ISP_GPP0_AT_RVCOEFFA_0_RV2RV_SHIFT                      _MK_SHIFT_CONST(4)
#define ISP_GPP0_AT_RVCOEFFA_0_RV2RV_FIELD                      _MK_FIELD_CONST(0xfff, ISP_GPP0_AT_RVCOEFFA_0_RV2RV_SHIFT)
#define ISP_GPP0_AT_RVCOEFFA_0_RV2RV_RANGE                      15:4
#define ISP_GPP0_AT_RVCOEFFA_0_RV2RV_WOFFSET                    0x0
#define ISP_GPP0_AT_RVCOEFFA_0_RV2RV_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVCOEFFA_0_RV2RV_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVCOEFFA_0_RV2RV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVCOEFFA_0_RV2RV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_GPP0_AT_RVCOEFFA_0_GY2RV_SHIFT                      _MK_SHIFT_CONST(20)
#define ISP_GPP0_AT_RVCOEFFA_0_GY2RV_FIELD                      _MK_FIELD_CONST(0xfff, ISP_GPP0_AT_RVCOEFFA_0_GY2RV_SHIFT)
#define ISP_GPP0_AT_RVCOEFFA_0_GY2RV_RANGE                      31:20
#define ISP_GPP0_AT_RVCOEFFA_0_GY2RV_WOFFSET                    0x0
#define ISP_GPP0_AT_RVCOEFFA_0_GY2RV_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVCOEFFA_0_GY2RV_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVCOEFFA_0_GY2RV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVCOEFFA_0_GY2RV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_GPP0_AT_RVCOEFFB_0
#define ISP_GPP0_AT_RVCOEFFB_0                  _MK_ADDR_CONST(0x606)
#define ISP_GPP0_AT_RVCOEFFB_0_SELWRE                   0x0
#define ISP_GPP0_AT_RVCOEFFB_0_WORD_COUNT                       0x1
#define ISP_GPP0_AT_RVCOEFFB_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVCOEFFB_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVCOEFFB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVCOEFFB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVCOEFFB_0_READ_MASK                        _MK_MASK_CONST(0xfff0)
#define ISP_GPP0_AT_RVCOEFFB_0_WRITE_MASK                       _MK_MASK_CONST(0xfff0)
#define ISP_GPP0_AT_RVCOEFFB_0_BU2RV_SHIFT                      _MK_SHIFT_CONST(4)
#define ISP_GPP0_AT_RVCOEFFB_0_BU2RV_FIELD                      _MK_FIELD_CONST(0xfff, ISP_GPP0_AT_RVCOEFFB_0_BU2RV_SHIFT)
#define ISP_GPP0_AT_RVCOEFFB_0_BU2RV_RANGE                      15:4
#define ISP_GPP0_AT_RVCOEFFB_0_BU2RV_WOFFSET                    0x0
#define ISP_GPP0_AT_RVCOEFFB_0_BU2RV_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVCOEFFB_0_BU2RV_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVCOEFFB_0_BU2RV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVCOEFFB_0_BU2RV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_GPP0_AT_GYCOEFFA_0
#define ISP_GPP0_AT_GYCOEFFA_0                  _MK_ADDR_CONST(0x607)
#define ISP_GPP0_AT_GYCOEFFA_0_SELWRE                   0x0
#define ISP_GPP0_AT_GYCOEFFA_0_WORD_COUNT                       0x1
#define ISP_GPP0_AT_GYCOEFFA_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYCOEFFA_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYCOEFFA_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYCOEFFA_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYCOEFFA_0_READ_MASK                        _MK_MASK_CONST(0xfff0fff0)
#define ISP_GPP0_AT_GYCOEFFA_0_WRITE_MASK                       _MK_MASK_CONST(0xfff0fff0)
#define ISP_GPP0_AT_GYCOEFFA_0_RV2GY_SHIFT                      _MK_SHIFT_CONST(4)
#define ISP_GPP0_AT_GYCOEFFA_0_RV2GY_FIELD                      _MK_FIELD_CONST(0xfff, ISP_GPP0_AT_GYCOEFFA_0_RV2GY_SHIFT)
#define ISP_GPP0_AT_GYCOEFFA_0_RV2GY_RANGE                      15:4
#define ISP_GPP0_AT_GYCOEFFA_0_RV2GY_WOFFSET                    0x0
#define ISP_GPP0_AT_GYCOEFFA_0_RV2GY_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYCOEFFA_0_RV2GY_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYCOEFFA_0_RV2GY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYCOEFFA_0_RV2GY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_GPP0_AT_GYCOEFFA_0_GY2GY_SHIFT                      _MK_SHIFT_CONST(20)
#define ISP_GPP0_AT_GYCOEFFA_0_GY2GY_FIELD                      _MK_FIELD_CONST(0xfff, ISP_GPP0_AT_GYCOEFFA_0_GY2GY_SHIFT)
#define ISP_GPP0_AT_GYCOEFFA_0_GY2GY_RANGE                      31:20
#define ISP_GPP0_AT_GYCOEFFA_0_GY2GY_WOFFSET                    0x0
#define ISP_GPP0_AT_GYCOEFFA_0_GY2GY_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYCOEFFA_0_GY2GY_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYCOEFFA_0_GY2GY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYCOEFFA_0_GY2GY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_GPP0_AT_GYCOEFFB_0
#define ISP_GPP0_AT_GYCOEFFB_0                  _MK_ADDR_CONST(0x608)
#define ISP_GPP0_AT_GYCOEFFB_0_SELWRE                   0x0
#define ISP_GPP0_AT_GYCOEFFB_0_WORD_COUNT                       0x1
#define ISP_GPP0_AT_GYCOEFFB_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYCOEFFB_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYCOEFFB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYCOEFFB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYCOEFFB_0_READ_MASK                        _MK_MASK_CONST(0xfff0)
#define ISP_GPP0_AT_GYCOEFFB_0_WRITE_MASK                       _MK_MASK_CONST(0xfff0)
#define ISP_GPP0_AT_GYCOEFFB_0_BU2GY_SHIFT                      _MK_SHIFT_CONST(4)
#define ISP_GPP0_AT_GYCOEFFB_0_BU2GY_FIELD                      _MK_FIELD_CONST(0xfff, ISP_GPP0_AT_GYCOEFFB_0_BU2GY_SHIFT)
#define ISP_GPP0_AT_GYCOEFFB_0_BU2GY_RANGE                      15:4
#define ISP_GPP0_AT_GYCOEFFB_0_BU2GY_WOFFSET                    0x0
#define ISP_GPP0_AT_GYCOEFFB_0_BU2GY_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYCOEFFB_0_BU2GY_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYCOEFFB_0_BU2GY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYCOEFFB_0_BU2GY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_GPP0_AT_BUCOEFFA_0
#define ISP_GPP0_AT_BUCOEFFA_0                  _MK_ADDR_CONST(0x609)
#define ISP_GPP0_AT_BUCOEFFA_0_SELWRE                   0x0
#define ISP_GPP0_AT_BUCOEFFA_0_WORD_COUNT                       0x1
#define ISP_GPP0_AT_BUCOEFFA_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUCOEFFA_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUCOEFFA_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUCOEFFA_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUCOEFFA_0_READ_MASK                        _MK_MASK_CONST(0xfff0fff0)
#define ISP_GPP0_AT_BUCOEFFA_0_WRITE_MASK                       _MK_MASK_CONST(0xfff0fff0)
#define ISP_GPP0_AT_BUCOEFFA_0_RV2BU_SHIFT                      _MK_SHIFT_CONST(4)
#define ISP_GPP0_AT_BUCOEFFA_0_RV2BU_FIELD                      _MK_FIELD_CONST(0xfff, ISP_GPP0_AT_BUCOEFFA_0_RV2BU_SHIFT)
#define ISP_GPP0_AT_BUCOEFFA_0_RV2BU_RANGE                      15:4
#define ISP_GPP0_AT_BUCOEFFA_0_RV2BU_WOFFSET                    0x0
#define ISP_GPP0_AT_BUCOEFFA_0_RV2BU_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUCOEFFA_0_RV2BU_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUCOEFFA_0_RV2BU_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUCOEFFA_0_RV2BU_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_GPP0_AT_BUCOEFFA_0_GY2BU_SHIFT                      _MK_SHIFT_CONST(20)
#define ISP_GPP0_AT_BUCOEFFA_0_GY2BU_FIELD                      _MK_FIELD_CONST(0xfff, ISP_GPP0_AT_BUCOEFFA_0_GY2BU_SHIFT)
#define ISP_GPP0_AT_BUCOEFFA_0_GY2BU_RANGE                      31:20
#define ISP_GPP0_AT_BUCOEFFA_0_GY2BU_WOFFSET                    0x0
#define ISP_GPP0_AT_BUCOEFFA_0_GY2BU_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUCOEFFA_0_GY2BU_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUCOEFFA_0_GY2BU_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUCOEFFA_0_GY2BU_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_GPP0_AT_BUCOEFFB_0
#define ISP_GPP0_AT_BUCOEFFB_0                  _MK_ADDR_CONST(0x60a)
#define ISP_GPP0_AT_BUCOEFFB_0_SELWRE                   0x0
#define ISP_GPP0_AT_BUCOEFFB_0_WORD_COUNT                       0x1
#define ISP_GPP0_AT_BUCOEFFB_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUCOEFFB_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUCOEFFB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUCOEFFB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUCOEFFB_0_READ_MASK                        _MK_MASK_CONST(0xfff0)
#define ISP_GPP0_AT_BUCOEFFB_0_WRITE_MASK                       _MK_MASK_CONST(0xfff0)
#define ISP_GPP0_AT_BUCOEFFB_0_BU2BU_SHIFT                      _MK_SHIFT_CONST(4)
#define ISP_GPP0_AT_BUCOEFFB_0_BU2BU_FIELD                      _MK_FIELD_CONST(0xfff, ISP_GPP0_AT_BUCOEFFB_0_BU2BU_SHIFT)
#define ISP_GPP0_AT_BUCOEFFB_0_BU2BU_RANGE                      15:4
#define ISP_GPP0_AT_BUCOEFFB_0_BU2BU_WOFFSET                    0x0
#define ISP_GPP0_AT_BUCOEFFB_0_BU2BU_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUCOEFFB_0_BU2BU_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUCOEFFB_0_BU2BU_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUCOEFFB_0_BU2BU_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_GPP0_AT_BRCOEFF_0
#define ISP_GPP0_AT_BRCOEFF_0                   _MK_ADDR_CONST(0x60b)
#define ISP_GPP0_AT_BRCOEFF_0_SELWRE                    0x0
#define ISP_GPP0_AT_BRCOEFF_0_WORD_COUNT                        0x1
#define ISP_GPP0_AT_BRCOEFF_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BRCOEFF_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BRCOEFF_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BRCOEFF_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BRCOEFF_0_READ_MASK                         _MK_MASK_CONST(0xfff0)
#define ISP_GPP0_AT_BRCOEFF_0_WRITE_MASK                        _MK_MASK_CONST(0xfff0)
#define ISP_GPP0_AT_BRCOEFF_0_BR2BR_SHIFT                       _MK_SHIFT_CONST(4)
#define ISP_GPP0_AT_BRCOEFF_0_BR2BR_FIELD                       _MK_FIELD_CONST(0xfff, ISP_GPP0_AT_BRCOEFF_0_BR2BR_SHIFT)
#define ISP_GPP0_AT_BRCOEFF_0_BR2BR_RANGE                       15:4
#define ISP_GPP0_AT_BRCOEFF_0_BR2BR_WOFFSET                     0x0
#define ISP_GPP0_AT_BRCOEFF_0_BR2BR_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BRCOEFF_0_BR2BR_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BRCOEFF_0_BR2BR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BRCOEFF_0_BR2BR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_GPP0_AT_RVOCLIP_0
#define ISP_GPP0_AT_RVOCLIP_0                   _MK_ADDR_CONST(0x60c)
#define ISP_GPP0_AT_RVOCLIP_0_SELWRE                    0x0
#define ISP_GPP0_AT_RVOCLIP_0_WORD_COUNT                        0x1
#define ISP_GPP0_AT_RVOCLIP_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVOCLIP_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVOCLIP_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVOCLIP_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVOCLIP_0_READ_MASK                         _MK_MASK_CONST(0x3fff3fff)
#define ISP_GPP0_AT_RVOCLIP_0_WRITE_MASK                        _MK_MASK_CONST(0x3fff3fff)
#define ISP_GPP0_AT_RVOCLIP_0_RVOMIN_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_GPP0_AT_RVOCLIP_0_RVOMIN_FIELD                      _MK_FIELD_CONST(0x3fff, ISP_GPP0_AT_RVOCLIP_0_RVOMIN_SHIFT)
#define ISP_GPP0_AT_RVOCLIP_0_RVOMIN_RANGE                      13:0
#define ISP_GPP0_AT_RVOCLIP_0_RVOMIN_WOFFSET                    0x0
#define ISP_GPP0_AT_RVOCLIP_0_RVOMIN_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVOCLIP_0_RVOMIN_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVOCLIP_0_RVOMIN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVOCLIP_0_RVOMIN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_GPP0_AT_RVOCLIP_0_RVOMAX_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_GPP0_AT_RVOCLIP_0_RVOMAX_FIELD                      _MK_FIELD_CONST(0x3fff, ISP_GPP0_AT_RVOCLIP_0_RVOMAX_SHIFT)
#define ISP_GPP0_AT_RVOCLIP_0_RVOMAX_RANGE                      29:16
#define ISP_GPP0_AT_RVOCLIP_0_RVOMAX_WOFFSET                    0x0
#define ISP_GPP0_AT_RVOCLIP_0_RVOMAX_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVOCLIP_0_RVOMAX_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVOCLIP_0_RVOMAX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_RVOCLIP_0_RVOMAX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_GPP0_AT_GYOCLIP_0
#define ISP_GPP0_AT_GYOCLIP_0                   _MK_ADDR_CONST(0x60d)
#define ISP_GPP0_AT_GYOCLIP_0_SELWRE                    0x0
#define ISP_GPP0_AT_GYOCLIP_0_WORD_COUNT                        0x1
#define ISP_GPP0_AT_GYOCLIP_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYOCLIP_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYOCLIP_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYOCLIP_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYOCLIP_0_READ_MASK                         _MK_MASK_CONST(0x3fff3fff)
#define ISP_GPP0_AT_GYOCLIP_0_WRITE_MASK                        _MK_MASK_CONST(0x3fff3fff)
#define ISP_GPP0_AT_GYOCLIP_0_GYOMIN_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_GPP0_AT_GYOCLIP_0_GYOMIN_FIELD                      _MK_FIELD_CONST(0x3fff, ISP_GPP0_AT_GYOCLIP_0_GYOMIN_SHIFT)
#define ISP_GPP0_AT_GYOCLIP_0_GYOMIN_RANGE                      13:0
#define ISP_GPP0_AT_GYOCLIP_0_GYOMIN_WOFFSET                    0x0
#define ISP_GPP0_AT_GYOCLIP_0_GYOMIN_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYOCLIP_0_GYOMIN_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYOCLIP_0_GYOMIN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYOCLIP_0_GYOMIN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_GPP0_AT_GYOCLIP_0_GYOMAX_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_GPP0_AT_GYOCLIP_0_GYOMAX_FIELD                      _MK_FIELD_CONST(0x3fff, ISP_GPP0_AT_GYOCLIP_0_GYOMAX_SHIFT)
#define ISP_GPP0_AT_GYOCLIP_0_GYOMAX_RANGE                      29:16
#define ISP_GPP0_AT_GYOCLIP_0_GYOMAX_WOFFSET                    0x0
#define ISP_GPP0_AT_GYOCLIP_0_GYOMAX_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYOCLIP_0_GYOMAX_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYOCLIP_0_GYOMAX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_GYOCLIP_0_GYOMAX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_GPP0_AT_BUOCLIP_0
#define ISP_GPP0_AT_BUOCLIP_0                   _MK_ADDR_CONST(0x60e)
#define ISP_GPP0_AT_BUOCLIP_0_SELWRE                    0x0
#define ISP_GPP0_AT_BUOCLIP_0_WORD_COUNT                        0x1
#define ISP_GPP0_AT_BUOCLIP_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUOCLIP_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUOCLIP_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUOCLIP_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUOCLIP_0_READ_MASK                         _MK_MASK_CONST(0x3fff3fff)
#define ISP_GPP0_AT_BUOCLIP_0_WRITE_MASK                        _MK_MASK_CONST(0x3fff3fff)
#define ISP_GPP0_AT_BUOCLIP_0_BUOMIN_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_GPP0_AT_BUOCLIP_0_BUOMIN_FIELD                      _MK_FIELD_CONST(0x3fff, ISP_GPP0_AT_BUOCLIP_0_BUOMIN_SHIFT)
#define ISP_GPP0_AT_BUOCLIP_0_BUOMIN_RANGE                      13:0
#define ISP_GPP0_AT_BUOCLIP_0_BUOMIN_WOFFSET                    0x0
#define ISP_GPP0_AT_BUOCLIP_0_BUOMIN_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUOCLIP_0_BUOMIN_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUOCLIP_0_BUOMIN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUOCLIP_0_BUOMIN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_GPP0_AT_BUOCLIP_0_BUOMAX_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_GPP0_AT_BUOCLIP_0_BUOMAX_FIELD                      _MK_FIELD_CONST(0x3fff, ISP_GPP0_AT_BUOCLIP_0_BUOMAX_SHIFT)
#define ISP_GPP0_AT_BUOCLIP_0_BUOMAX_RANGE                      29:16
#define ISP_GPP0_AT_BUOCLIP_0_BUOMAX_WOFFSET                    0x0
#define ISP_GPP0_AT_BUOCLIP_0_BUOMAX_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUOCLIP_0_BUOMAX_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUOCLIP_0_BUOMAX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BUOCLIP_0_BUOMAX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_GPP0_AT_BROCLIP_0
#define ISP_GPP0_AT_BROCLIP_0                   _MK_ADDR_CONST(0x60f)
#define ISP_GPP0_AT_BROCLIP_0_SELWRE                    0x0
#define ISP_GPP0_AT_BROCLIP_0_WORD_COUNT                        0x1
#define ISP_GPP0_AT_BROCLIP_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BROCLIP_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BROCLIP_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BROCLIP_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BROCLIP_0_READ_MASK                         _MK_MASK_CONST(0x3fff3fff)
#define ISP_GPP0_AT_BROCLIP_0_WRITE_MASK                        _MK_MASK_CONST(0x3fff3fff)
#define ISP_GPP0_AT_BROCLIP_0_BROMIN_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_GPP0_AT_BROCLIP_0_BROMIN_FIELD                      _MK_FIELD_CONST(0x3fff, ISP_GPP0_AT_BROCLIP_0_BROMIN_SHIFT)
#define ISP_GPP0_AT_BROCLIP_0_BROMIN_RANGE                      13:0
#define ISP_GPP0_AT_BROCLIP_0_BROMIN_WOFFSET                    0x0
#define ISP_GPP0_AT_BROCLIP_0_BROMIN_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BROCLIP_0_BROMIN_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BROCLIP_0_BROMIN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BROCLIP_0_BROMIN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_GPP0_AT_BROCLIP_0_BROMAX_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_GPP0_AT_BROCLIP_0_BROMAX_FIELD                      _MK_FIELD_CONST(0x3fff, ISP_GPP0_AT_BROCLIP_0_BROMAX_SHIFT)
#define ISP_GPP0_AT_BROCLIP_0_BROMAX_RANGE                      29:16
#define ISP_GPP0_AT_BROCLIP_0_BROMAX_WOFFSET                    0x0
#define ISP_GPP0_AT_BROCLIP_0_BROMAX_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BROCLIP_0_BROMAX_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BROCLIP_0_BROMAX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_GPP0_AT_BROCLIP_0_BROMAX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define LW_TF_REG_OFFSET_WIDTH  10
#define LW_TF_LUT_SIZE  257

// Register ISP_GPP0_TF_CTRL_0
#define ISP_GPP0_TF_CTRL_0                      _MK_ADDR_CONST(0x650)
#define ISP_GPP0_TF_CTRL_0_SELWRE                       0x0
#define ISP_GPP0_TF_CTRL_0_WORD_COUNT                   0x1
#define ISP_GPP0_TF_CTRL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_CTRL_0_RESET_MASK                   _MK_MASK_CONST(0x3)
#define ISP_GPP0_TF_CTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_CTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_CTRL_0_READ_MASK                    _MK_MASK_CONST(0x3)
#define ISP_GPP0_TF_CTRL_0_WRITE_MASK                   _MK_MASK_CONST(0x3)
#define ISP_GPP0_TF_CTRL_0_ENABLE_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_GPP0_TF_CTRL_0_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, ISP_GPP0_TF_CTRL_0_ENABLE_SHIFT)
#define ISP_GPP0_TF_CTRL_0_ENABLE_RANGE                 0:0
#define ISP_GPP0_TF_CTRL_0_ENABLE_WOFFSET                       0x0
#define ISP_GPP0_TF_CTRL_0_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_CTRL_0_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ISP_GPP0_TF_CTRL_0_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_CTRL_0_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_CTRL_0_ENABLE_DIS                   _MK_ENUM_CONST(0)
#define ISP_GPP0_TF_CTRL_0_ENABLE_EN                    _MK_ENUM_CONST(1)

#define ISP_GPP0_TF_CTRL_0_LUT_SEL_SHIFT                        _MK_SHIFT_CONST(1)
#define ISP_GPP0_TF_CTRL_0_LUT_SEL_FIELD                        _MK_FIELD_CONST(0x1, ISP_GPP0_TF_CTRL_0_LUT_SEL_SHIFT)
#define ISP_GPP0_TF_CTRL_0_LUT_SEL_RANGE                        1:1
#define ISP_GPP0_TF_CTRL_0_LUT_SEL_WOFFSET                      0x0
#define ISP_GPP0_TF_CTRL_0_LUT_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_CTRL_0_LUT_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ISP_GPP0_TF_CTRL_0_LUT_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_CTRL_0_LUT_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_GPP0_TF_RV_ADDR_0
#define ISP_GPP0_TF_RV_ADDR_0                   _MK_ADDR_CONST(0x651)
#define ISP_GPP0_TF_RV_ADDR_0_SELWRE                    0x0
#define ISP_GPP0_TF_RV_ADDR_0_WORD_COUNT                        0x1
#define ISP_GPP0_TF_RV_ADDR_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_RV_ADDR_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_RV_ADDR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_RV_ADDR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_RV_ADDR_0_READ_MASK                         _MK_MASK_CONST(0x1ff)
#define ISP_GPP0_TF_RV_ADDR_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_RV_ADDR_0_RV_ADDR_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_GPP0_TF_RV_ADDR_0_RV_ADDR_FIELD                     _MK_FIELD_CONST(0x1ff, ISP_GPP0_TF_RV_ADDR_0_RV_ADDR_SHIFT)
#define ISP_GPP0_TF_RV_ADDR_0_RV_ADDR_RANGE                     8:0
#define ISP_GPP0_TF_RV_ADDR_0_RV_ADDR_WOFFSET                   0x0
#define ISP_GPP0_TF_RV_ADDR_0_RV_ADDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_RV_ADDR_0_RV_ADDR_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_RV_ADDR_0_RV_ADDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_RV_ADDR_0_RV_ADDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_GPP0_TF_RV_DATA_0
#define ISP_GPP0_TF_RV_DATA_0                   _MK_ADDR_CONST(0x652)
#define ISP_GPP0_TF_RV_DATA_0_SELWRE                    0x0
#define ISP_GPP0_TF_RV_DATA_0_WORD_COUNT                        0x1
#define ISP_GPP0_TF_RV_DATA_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_RV_DATA_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_RV_DATA_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_RV_DATA_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_RV_DATA_0_READ_MASK                         _MK_MASK_CONST(0x3fff)
#define ISP_GPP0_TF_RV_DATA_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_RV_DATA_0_RV_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_GPP0_TF_RV_DATA_0_RV_DATA_FIELD                     _MK_FIELD_CONST(0x3fff, ISP_GPP0_TF_RV_DATA_0_RV_DATA_SHIFT)
#define ISP_GPP0_TF_RV_DATA_0_RV_DATA_RANGE                     13:0
#define ISP_GPP0_TF_RV_DATA_0_RV_DATA_WOFFSET                   0x0
#define ISP_GPP0_TF_RV_DATA_0_RV_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_RV_DATA_0_RV_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_RV_DATA_0_RV_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_RV_DATA_0_RV_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_GPP0_TF_GY_ADDR_0
#define ISP_GPP0_TF_GY_ADDR_0                   _MK_ADDR_CONST(0x653)
#define ISP_GPP0_TF_GY_ADDR_0_SELWRE                    0x0
#define ISP_GPP0_TF_GY_ADDR_0_WORD_COUNT                        0x1
#define ISP_GPP0_TF_GY_ADDR_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_GY_ADDR_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_GY_ADDR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_GY_ADDR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_GY_ADDR_0_READ_MASK                         _MK_MASK_CONST(0x1ff)
#define ISP_GPP0_TF_GY_ADDR_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_GY_ADDR_0_GY_ADDR_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_GPP0_TF_GY_ADDR_0_GY_ADDR_FIELD                     _MK_FIELD_CONST(0x1ff, ISP_GPP0_TF_GY_ADDR_0_GY_ADDR_SHIFT)
#define ISP_GPP0_TF_GY_ADDR_0_GY_ADDR_RANGE                     8:0
#define ISP_GPP0_TF_GY_ADDR_0_GY_ADDR_WOFFSET                   0x0
#define ISP_GPP0_TF_GY_ADDR_0_GY_ADDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_GY_ADDR_0_GY_ADDR_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_GY_ADDR_0_GY_ADDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_GY_ADDR_0_GY_ADDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_GPP0_TF_GY_DATA_0
#define ISP_GPP0_TF_GY_DATA_0                   _MK_ADDR_CONST(0x654)
#define ISP_GPP0_TF_GY_DATA_0_SELWRE                    0x0
#define ISP_GPP0_TF_GY_DATA_0_WORD_COUNT                        0x1
#define ISP_GPP0_TF_GY_DATA_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_GY_DATA_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_GY_DATA_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_GY_DATA_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_GY_DATA_0_READ_MASK                         _MK_MASK_CONST(0x3fff)
#define ISP_GPP0_TF_GY_DATA_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_GY_DATA_0_GY_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_GPP0_TF_GY_DATA_0_GY_DATA_FIELD                     _MK_FIELD_CONST(0x3fff, ISP_GPP0_TF_GY_DATA_0_GY_DATA_SHIFT)
#define ISP_GPP0_TF_GY_DATA_0_GY_DATA_RANGE                     13:0
#define ISP_GPP0_TF_GY_DATA_0_GY_DATA_WOFFSET                   0x0
#define ISP_GPP0_TF_GY_DATA_0_GY_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_GY_DATA_0_GY_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_GY_DATA_0_GY_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_GY_DATA_0_GY_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_GPP0_TF_BU_ADDR_0
#define ISP_GPP0_TF_BU_ADDR_0                   _MK_ADDR_CONST(0x655)
#define ISP_GPP0_TF_BU_ADDR_0_SELWRE                    0x0
#define ISP_GPP0_TF_BU_ADDR_0_WORD_COUNT                        0x1
#define ISP_GPP0_TF_BU_ADDR_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_BU_ADDR_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_BU_ADDR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_BU_ADDR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_BU_ADDR_0_READ_MASK                         _MK_MASK_CONST(0x1ff)
#define ISP_GPP0_TF_BU_ADDR_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_BU_ADDR_0_BU_ADDR_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_GPP0_TF_BU_ADDR_0_BU_ADDR_FIELD                     _MK_FIELD_CONST(0x1ff, ISP_GPP0_TF_BU_ADDR_0_BU_ADDR_SHIFT)
#define ISP_GPP0_TF_BU_ADDR_0_BU_ADDR_RANGE                     8:0
#define ISP_GPP0_TF_BU_ADDR_0_BU_ADDR_WOFFSET                   0x0
#define ISP_GPP0_TF_BU_ADDR_0_BU_ADDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_BU_ADDR_0_BU_ADDR_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_BU_ADDR_0_BU_ADDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_BU_ADDR_0_BU_ADDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_GPP0_TF_BU_DATA_0
#define ISP_GPP0_TF_BU_DATA_0                   _MK_ADDR_CONST(0x656)
#define ISP_GPP0_TF_BU_DATA_0_SELWRE                    0x0
#define ISP_GPP0_TF_BU_DATA_0_WORD_COUNT                        0x1
#define ISP_GPP0_TF_BU_DATA_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_BU_DATA_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_BU_DATA_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_BU_DATA_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_BU_DATA_0_READ_MASK                         _MK_MASK_CONST(0x3fff)
#define ISP_GPP0_TF_BU_DATA_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_BU_DATA_0_BU_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_GPP0_TF_BU_DATA_0_BU_DATA_FIELD                     _MK_FIELD_CONST(0x3fff, ISP_GPP0_TF_BU_DATA_0_BU_DATA_SHIFT)
#define ISP_GPP0_TF_BU_DATA_0_BU_DATA_RANGE                     13:0
#define ISP_GPP0_TF_BU_DATA_0_BU_DATA_WOFFSET                   0x0
#define ISP_GPP0_TF_BU_DATA_0_BU_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_BU_DATA_0_BU_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_BU_DATA_0_BU_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_BU_DATA_0_BU_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_GPP0_TF_BR_ADDR_0
#define ISP_GPP0_TF_BR_ADDR_0                   _MK_ADDR_CONST(0x657)
#define ISP_GPP0_TF_BR_ADDR_0_SELWRE                    0x0
#define ISP_GPP0_TF_BR_ADDR_0_WORD_COUNT                        0x1
#define ISP_GPP0_TF_BR_ADDR_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_BR_ADDR_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_BR_ADDR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_BR_ADDR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_BR_ADDR_0_READ_MASK                         _MK_MASK_CONST(0x1ff)
#define ISP_GPP0_TF_BR_ADDR_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_BR_ADDR_0_BR_ADDR_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_GPP0_TF_BR_ADDR_0_BR_ADDR_FIELD                     _MK_FIELD_CONST(0x1ff, ISP_GPP0_TF_BR_ADDR_0_BR_ADDR_SHIFT)
#define ISP_GPP0_TF_BR_ADDR_0_BR_ADDR_RANGE                     8:0
#define ISP_GPP0_TF_BR_ADDR_0_BR_ADDR_WOFFSET                   0x0
#define ISP_GPP0_TF_BR_ADDR_0_BR_ADDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_BR_ADDR_0_BR_ADDR_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_BR_ADDR_0_BR_ADDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_BR_ADDR_0_BR_ADDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_GPP0_TF_BR_DATA_0
#define ISP_GPP0_TF_BR_DATA_0                   _MK_ADDR_CONST(0x658)
#define ISP_GPP0_TF_BR_DATA_0_SELWRE                    0x0
#define ISP_GPP0_TF_BR_DATA_0_WORD_COUNT                        0x1
#define ISP_GPP0_TF_BR_DATA_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_BR_DATA_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_BR_DATA_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_BR_DATA_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_BR_DATA_0_READ_MASK                         _MK_MASK_CONST(0x3fff)
#define ISP_GPP0_TF_BR_DATA_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_BR_DATA_0_BR_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_GPP0_TF_BR_DATA_0_BR_DATA_FIELD                     _MK_FIELD_CONST(0x3fff, ISP_GPP0_TF_BR_DATA_0_BR_DATA_SHIFT)
#define ISP_GPP0_TF_BR_DATA_0_BR_DATA_RANGE                     13:0
#define ISP_GPP0_TF_BR_DATA_0_BR_DATA_WOFFSET                   0x0
#define ISP_GPP0_TF_BR_DATA_0_BR_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_BR_DATA_0_BR_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_BR_DATA_0_BR_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_GPP0_TF_BR_DATA_0_BR_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_HIST0_CTRL_0
#define ISP_HIST0_CTRL_0                        _MK_ADDR_CONST(0x800)
#define ISP_HIST0_CTRL_0_SELWRE                         0x0
#define ISP_HIST0_CTRL_0_WORD_COUNT                     0x1
#define ISP_HIST0_CTRL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_HIST0_CTRL_0_RESET_MASK                     _MK_MASK_CONST(0x80000000)
#define ISP_HIST0_CTRL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_HIST0_CTRL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_HIST0_CTRL_0_READ_MASK                      _MK_MASK_CONST(0x87003fff)
#define ISP_HIST0_CTRL_0_WRITE_MASK                     _MK_MASK_CONST(0x87003fff)
#define ISP_HIST0_CTRL_0_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_HIST0_CTRL_0_OFFSET_FIELD                   _MK_FIELD_CONST(0x3fff, ISP_HIST0_CTRL_0_OFFSET_SHIFT)
#define ISP_HIST0_CTRL_0_OFFSET_RANGE                   13:0
#define ISP_HIST0_CTRL_0_OFFSET_WOFFSET                 0x0
#define ISP_HIST0_CTRL_0_OFFSET_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_HIST0_CTRL_0_OFFSET_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_HIST0_CTRL_0_OFFSET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_HIST0_CTRL_0_OFFSET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_HIST0_CTRL_0_HIST_RANGE_SHIFT                       _MK_SHIFT_CONST(24)
#define ISP_HIST0_CTRL_0_HIST_RANGE_FIELD                       _MK_FIELD_CONST(0x7, ISP_HIST0_CTRL_0_HIST_RANGE_SHIFT)
#define ISP_HIST0_CTRL_0_HIST_RANGE_RANGE                       26:24
#define ISP_HIST0_CTRL_0_HIST_RANGE_WOFFSET                     0x0
#define ISP_HIST0_CTRL_0_HIST_RANGE_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_HIST0_CTRL_0_HIST_RANGE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_HIST0_CTRL_0_HIST_RANGE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_HIST0_CTRL_0_HIST_RANGE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_HIST0_CTRL_0_ENABLE_SHIFT                   _MK_SHIFT_CONST(31)
#define ISP_HIST0_CTRL_0_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, ISP_HIST0_CTRL_0_ENABLE_SHIFT)
#define ISP_HIST0_CTRL_0_ENABLE_RANGE                   31:31
#define ISP_HIST0_CTRL_0_ENABLE_WOFFSET                 0x0
#define ISP_HIST0_CTRL_0_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_HIST0_CTRL_0_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ISP_HIST0_CTRL_0_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_HIST0_CTRL_0_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_HIST0_WIN_START_0
#define ISP_HIST0_WIN_START_0                   _MK_ADDR_CONST(0x804)
#define ISP_HIST0_WIN_START_0_SELWRE                    0x0
#define ISP_HIST0_WIN_START_0_WORD_COUNT                        0x1
#define ISP_HIST0_WIN_START_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_HIST0_WIN_START_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_HIST0_WIN_START_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_HIST0_WIN_START_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_HIST0_WIN_START_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define ISP_HIST0_WIN_START_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define ISP_HIST0_WIN_START_0_X_START_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_HIST0_WIN_START_0_X_START_FIELD                     _MK_FIELD_CONST(0x1fff, ISP_HIST0_WIN_START_0_X_START_SHIFT)
#define ISP_HIST0_WIN_START_0_X_START_RANGE                     12:0
#define ISP_HIST0_WIN_START_0_X_START_WOFFSET                   0x0
#define ISP_HIST0_WIN_START_0_X_START_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_HIST0_WIN_START_0_X_START_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_HIST0_WIN_START_0_X_START_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_HIST0_WIN_START_0_X_START_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_HIST0_WIN_START_0_Y_START_SHIFT                     _MK_SHIFT_CONST(16)
#define ISP_HIST0_WIN_START_0_Y_START_FIELD                     _MK_FIELD_CONST(0x1fff, ISP_HIST0_WIN_START_0_Y_START_SHIFT)
#define ISP_HIST0_WIN_START_0_Y_START_RANGE                     28:16
#define ISP_HIST0_WIN_START_0_Y_START_WOFFSET                   0x0
#define ISP_HIST0_WIN_START_0_Y_START_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_HIST0_WIN_START_0_Y_START_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_HIST0_WIN_START_0_Y_START_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_HIST0_WIN_START_0_Y_START_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_HIST0_WIN_SIZE_0
#define ISP_HIST0_WIN_SIZE_0                    _MK_ADDR_CONST(0x808)
#define ISP_HIST0_WIN_SIZE_0_SELWRE                     0x0
#define ISP_HIST0_WIN_SIZE_0_WORD_COUNT                         0x1
#define ISP_HIST0_WIN_SIZE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_HIST0_WIN_SIZE_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_HIST0_WIN_SIZE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_HIST0_WIN_SIZE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_HIST0_WIN_SIZE_0_READ_MASK                  _MK_MASK_CONST(0x3fff3fff)
#define ISP_HIST0_WIN_SIZE_0_WRITE_MASK                         _MK_MASK_CONST(0x3fff3fff)
#define ISP_HIST0_WIN_SIZE_0_H_WIDTH_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_HIST0_WIN_SIZE_0_H_WIDTH_FIELD                      _MK_FIELD_CONST(0x3fff, ISP_HIST0_WIN_SIZE_0_H_WIDTH_SHIFT)
#define ISP_HIST0_WIN_SIZE_0_H_WIDTH_RANGE                      13:0
#define ISP_HIST0_WIN_SIZE_0_H_WIDTH_WOFFSET                    0x0
#define ISP_HIST0_WIN_SIZE_0_H_WIDTH_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_HIST0_WIN_SIZE_0_H_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_HIST0_WIN_SIZE_0_H_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_HIST0_WIN_SIZE_0_H_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_HIST0_WIN_SIZE_0_V_HEIGHT_SHIFT                     _MK_SHIFT_CONST(16)
#define ISP_HIST0_WIN_SIZE_0_V_HEIGHT_FIELD                     _MK_FIELD_CONST(0x3fff, ISP_HIST0_WIN_SIZE_0_V_HEIGHT_SHIFT)
#define ISP_HIST0_WIN_SIZE_0_V_HEIGHT_RANGE                     29:16
#define ISP_HIST0_WIN_SIZE_0_V_HEIGHT_WOFFSET                   0x0
#define ISP_HIST0_WIN_SIZE_0_V_HEIGHT_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_HIST0_WIN_SIZE_0_V_HEIGHT_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_HIST0_WIN_SIZE_0_V_HEIGHT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_HIST0_WIN_SIZE_0_V_HEIGHT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_HIST1_CTRL_0
#define ISP_HIST1_CTRL_0                        _MK_ADDR_CONST(0x820)
#define ISP_HIST1_CTRL_0_SELWRE                         0x0
#define ISP_HIST1_CTRL_0_WORD_COUNT                     0x1
#define ISP_HIST1_CTRL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_HIST1_CTRL_0_RESET_MASK                     _MK_MASK_CONST(0x80000000)
#define ISP_HIST1_CTRL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_HIST1_CTRL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_HIST1_CTRL_0_READ_MASK                      _MK_MASK_CONST(0x87003fff)
#define ISP_HIST1_CTRL_0_WRITE_MASK                     _MK_MASK_CONST(0x87003fff)
#define ISP_HIST1_CTRL_0_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_HIST1_CTRL_0_OFFSET_FIELD                   _MK_FIELD_CONST(0x3fff, ISP_HIST1_CTRL_0_OFFSET_SHIFT)
#define ISP_HIST1_CTRL_0_OFFSET_RANGE                   13:0
#define ISP_HIST1_CTRL_0_OFFSET_WOFFSET                 0x0
#define ISP_HIST1_CTRL_0_OFFSET_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_HIST1_CTRL_0_OFFSET_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_HIST1_CTRL_0_OFFSET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_HIST1_CTRL_0_OFFSET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_HIST1_CTRL_0_HIST_RANGE_SHIFT                       _MK_SHIFT_CONST(24)
#define ISP_HIST1_CTRL_0_HIST_RANGE_FIELD                       _MK_FIELD_CONST(0x7, ISP_HIST1_CTRL_0_HIST_RANGE_SHIFT)
#define ISP_HIST1_CTRL_0_HIST_RANGE_RANGE                       26:24
#define ISP_HIST1_CTRL_0_HIST_RANGE_WOFFSET                     0x0
#define ISP_HIST1_CTRL_0_HIST_RANGE_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_HIST1_CTRL_0_HIST_RANGE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_HIST1_CTRL_0_HIST_RANGE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_HIST1_CTRL_0_HIST_RANGE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_HIST1_CTRL_0_ENABLE_SHIFT                   _MK_SHIFT_CONST(31)
#define ISP_HIST1_CTRL_0_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, ISP_HIST1_CTRL_0_ENABLE_SHIFT)
#define ISP_HIST1_CTRL_0_ENABLE_RANGE                   31:31
#define ISP_HIST1_CTRL_0_ENABLE_WOFFSET                 0x0
#define ISP_HIST1_CTRL_0_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_HIST1_CTRL_0_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ISP_HIST1_CTRL_0_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_HIST1_CTRL_0_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_HIST1_WIN_START_0
#define ISP_HIST1_WIN_START_0                   _MK_ADDR_CONST(0x824)
#define ISP_HIST1_WIN_START_0_SELWRE                    0x0
#define ISP_HIST1_WIN_START_0_WORD_COUNT                        0x1
#define ISP_HIST1_WIN_START_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_HIST1_WIN_START_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_HIST1_WIN_START_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_HIST1_WIN_START_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_HIST1_WIN_START_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define ISP_HIST1_WIN_START_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define ISP_HIST1_WIN_START_0_X_START_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_HIST1_WIN_START_0_X_START_FIELD                     _MK_FIELD_CONST(0x1fff, ISP_HIST1_WIN_START_0_X_START_SHIFT)
#define ISP_HIST1_WIN_START_0_X_START_RANGE                     12:0
#define ISP_HIST1_WIN_START_0_X_START_WOFFSET                   0x0
#define ISP_HIST1_WIN_START_0_X_START_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_HIST1_WIN_START_0_X_START_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_HIST1_WIN_START_0_X_START_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_HIST1_WIN_START_0_X_START_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_HIST1_WIN_START_0_Y_START_SHIFT                     _MK_SHIFT_CONST(16)
#define ISP_HIST1_WIN_START_0_Y_START_FIELD                     _MK_FIELD_CONST(0x1fff, ISP_HIST1_WIN_START_0_Y_START_SHIFT)
#define ISP_HIST1_WIN_START_0_Y_START_RANGE                     28:16
#define ISP_HIST1_WIN_START_0_Y_START_WOFFSET                   0x0
#define ISP_HIST1_WIN_START_0_Y_START_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_HIST1_WIN_START_0_Y_START_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_HIST1_WIN_START_0_Y_START_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_HIST1_WIN_START_0_Y_START_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_HIST1_WIN_SIZE_0
#define ISP_HIST1_WIN_SIZE_0                    _MK_ADDR_CONST(0x828)
#define ISP_HIST1_WIN_SIZE_0_SELWRE                     0x0
#define ISP_HIST1_WIN_SIZE_0_WORD_COUNT                         0x1
#define ISP_HIST1_WIN_SIZE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_HIST1_WIN_SIZE_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_HIST1_WIN_SIZE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_HIST1_WIN_SIZE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_HIST1_WIN_SIZE_0_READ_MASK                  _MK_MASK_CONST(0x3fff3fff)
#define ISP_HIST1_WIN_SIZE_0_WRITE_MASK                         _MK_MASK_CONST(0x3fff3fff)
#define ISP_HIST1_WIN_SIZE_0_H_WIDTH_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_HIST1_WIN_SIZE_0_H_WIDTH_FIELD                      _MK_FIELD_CONST(0x3fff, ISP_HIST1_WIN_SIZE_0_H_WIDTH_SHIFT)
#define ISP_HIST1_WIN_SIZE_0_H_WIDTH_RANGE                      13:0
#define ISP_HIST1_WIN_SIZE_0_H_WIDTH_WOFFSET                    0x0
#define ISP_HIST1_WIN_SIZE_0_H_WIDTH_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_HIST1_WIN_SIZE_0_H_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_HIST1_WIN_SIZE_0_H_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_HIST1_WIN_SIZE_0_H_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_HIST1_WIN_SIZE_0_V_HEIGHT_SHIFT                     _MK_SHIFT_CONST(16)
#define ISP_HIST1_WIN_SIZE_0_V_HEIGHT_FIELD                     _MK_FIELD_CONST(0x3fff, ISP_HIST1_WIN_SIZE_0_V_HEIGHT_SHIFT)
#define ISP_HIST1_WIN_SIZE_0_V_HEIGHT_RANGE                     29:16
#define ISP_HIST1_WIN_SIZE_0_V_HEIGHT_WOFFSET                   0x0
#define ISP_HIST1_WIN_SIZE_0_V_HEIGHT_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_HIST1_WIN_SIZE_0_V_HEIGHT_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_HIST1_WIN_SIZE_0_V_HEIGHT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_HIST1_WIN_SIZE_0_V_HEIGHT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define LW_AT_LINEAR_COEFF_FBITS        8

// Register ISP_AT0_CTRL_0
#define ISP_AT0_CTRL_0                  _MK_ADDR_CONST(0x700)
#define ISP_AT0_CTRL_0_SELWRE                   0x0
#define ISP_AT0_CTRL_0_WORD_COUNT                       0x1
#define ISP_AT0_CTRL_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_AT0_CTRL_0_RESET_MASK                       _MK_MASK_CONST(0x7)
#define ISP_AT0_CTRL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_AT0_CTRL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_AT0_CTRL_0_READ_MASK                        _MK_MASK_CONST(0x7)
#define ISP_AT0_CTRL_0_WRITE_MASK                       _MK_MASK_CONST(0x7)
#define ISP_AT0_CTRL_0_LIN_ENABLE_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_AT0_CTRL_0_LIN_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, ISP_AT0_CTRL_0_LIN_ENABLE_SHIFT)
#define ISP_AT0_CTRL_0_LIN_ENABLE_RANGE                 0:0
#define ISP_AT0_CTRL_0_LIN_ENABLE_WOFFSET                       0x0
#define ISP_AT0_CTRL_0_LIN_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_AT0_CTRL_0_LIN_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ISP_AT0_CTRL_0_LIN_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_AT0_CTRL_0_LIN_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_AT0_CTRL_0_LIN_ENABLE_DIS                   _MK_ENUM_CONST(0)
#define ISP_AT0_CTRL_0_LIN_ENABLE_EN                    _MK_ENUM_CONST(1)

#define ISP_AT0_CTRL_0_OP_CTRL_SHIFT                    _MK_SHIFT_CONST(1)
#define ISP_AT0_CTRL_0_OP_CTRL_FIELD                    _MK_FIELD_CONST(0x3, ISP_AT0_CTRL_0_OP_CTRL_SHIFT)
#define ISP_AT0_CTRL_0_OP_CTRL_RANGE                    2:1
#define ISP_AT0_CTRL_0_OP_CTRL_WOFFSET                  0x0
#define ISP_AT0_CTRL_0_OP_CTRL_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_AT0_CTRL_0_OP_CTRL_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define ISP_AT0_CTRL_0_OP_CTRL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_AT0_CTRL_0_OP_CTRL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_AT0_CTRL_0_OP_CTRL_BYPASS                   _MK_ENUM_CONST(0)
#define ISP_AT0_CTRL_0_OP_CTRL_RGB                      _MK_ENUM_CONST(1)
#define ISP_AT0_CTRL_0_OP_CTRL_YUV                      _MK_ENUM_CONST(2)


// Register ISP_AT0_RVBIAS_0
#define ISP_AT0_RVBIAS_0                        _MK_ADDR_CONST(0x701)
#define ISP_AT0_RVBIAS_0_SELWRE                         0x0
#define ISP_AT0_RVBIAS_0_WORD_COUNT                     0x1
#define ISP_AT0_RVBIAS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_AT0_RVBIAS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_AT0_RVBIAS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_AT0_RVBIAS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_AT0_RVBIAS_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ISP_AT0_RVBIAS_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_AT0_RVBIAS_0_RVIBIAS_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_AT0_RVBIAS_0_RVIBIAS_FIELD                  _MK_FIELD_CONST(0xffff, ISP_AT0_RVBIAS_0_RVIBIAS_SHIFT)
#define ISP_AT0_RVBIAS_0_RVIBIAS_RANGE                  15:0
#define ISP_AT0_RVBIAS_0_RVIBIAS_WOFFSET                        0x0
#define ISP_AT0_RVBIAS_0_RVIBIAS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT0_RVBIAS_0_RVIBIAS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT0_RVBIAS_0_RVIBIAS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT0_RVBIAS_0_RVIBIAS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_AT0_RVBIAS_0_RVOBIAS_SHIFT                  _MK_SHIFT_CONST(16)
#define ISP_AT0_RVBIAS_0_RVOBIAS_FIELD                  _MK_FIELD_CONST(0xffff, ISP_AT0_RVBIAS_0_RVOBIAS_SHIFT)
#define ISP_AT0_RVBIAS_0_RVOBIAS_RANGE                  31:16
#define ISP_AT0_RVBIAS_0_RVOBIAS_WOFFSET                        0x0
#define ISP_AT0_RVBIAS_0_RVOBIAS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT0_RVBIAS_0_RVOBIAS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT0_RVBIAS_0_RVOBIAS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT0_RVBIAS_0_RVOBIAS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_AT0_GYBIAS_0
#define ISP_AT0_GYBIAS_0                        _MK_ADDR_CONST(0x702)
#define ISP_AT0_GYBIAS_0_SELWRE                         0x0
#define ISP_AT0_GYBIAS_0_WORD_COUNT                     0x1
#define ISP_AT0_GYBIAS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_AT0_GYBIAS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_AT0_GYBIAS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_AT0_GYBIAS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_AT0_GYBIAS_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ISP_AT0_GYBIAS_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_AT0_GYBIAS_0_GYIBIAS_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_AT0_GYBIAS_0_GYIBIAS_FIELD                  _MK_FIELD_CONST(0xffff, ISP_AT0_GYBIAS_0_GYIBIAS_SHIFT)
#define ISP_AT0_GYBIAS_0_GYIBIAS_RANGE                  15:0
#define ISP_AT0_GYBIAS_0_GYIBIAS_WOFFSET                        0x0
#define ISP_AT0_GYBIAS_0_GYIBIAS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT0_GYBIAS_0_GYIBIAS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT0_GYBIAS_0_GYIBIAS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT0_GYBIAS_0_GYIBIAS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_AT0_GYBIAS_0_GYOBIAS_SHIFT                  _MK_SHIFT_CONST(16)
#define ISP_AT0_GYBIAS_0_GYOBIAS_FIELD                  _MK_FIELD_CONST(0xffff, ISP_AT0_GYBIAS_0_GYOBIAS_SHIFT)
#define ISP_AT0_GYBIAS_0_GYOBIAS_RANGE                  31:16
#define ISP_AT0_GYBIAS_0_GYOBIAS_WOFFSET                        0x0
#define ISP_AT0_GYBIAS_0_GYOBIAS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT0_GYBIAS_0_GYOBIAS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT0_GYBIAS_0_GYOBIAS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT0_GYBIAS_0_GYOBIAS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_AT0_BUBIAS_0
#define ISP_AT0_BUBIAS_0                        _MK_ADDR_CONST(0x703)
#define ISP_AT0_BUBIAS_0_SELWRE                         0x0
#define ISP_AT0_BUBIAS_0_WORD_COUNT                     0x1
#define ISP_AT0_BUBIAS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_AT0_BUBIAS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_AT0_BUBIAS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_AT0_BUBIAS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_AT0_BUBIAS_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ISP_AT0_BUBIAS_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_AT0_BUBIAS_0_BUIBIAS_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_AT0_BUBIAS_0_BUIBIAS_FIELD                  _MK_FIELD_CONST(0xffff, ISP_AT0_BUBIAS_0_BUIBIAS_SHIFT)
#define ISP_AT0_BUBIAS_0_BUIBIAS_RANGE                  15:0
#define ISP_AT0_BUBIAS_0_BUIBIAS_WOFFSET                        0x0
#define ISP_AT0_BUBIAS_0_BUIBIAS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT0_BUBIAS_0_BUIBIAS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT0_BUBIAS_0_BUIBIAS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT0_BUBIAS_0_BUIBIAS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_AT0_BUBIAS_0_BUOBIAS_SHIFT                  _MK_SHIFT_CONST(16)
#define ISP_AT0_BUBIAS_0_BUOBIAS_FIELD                  _MK_FIELD_CONST(0xffff, ISP_AT0_BUBIAS_0_BUOBIAS_SHIFT)
#define ISP_AT0_BUBIAS_0_BUOBIAS_RANGE                  31:16
#define ISP_AT0_BUBIAS_0_BUOBIAS_WOFFSET                        0x0
#define ISP_AT0_BUBIAS_0_BUOBIAS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT0_BUBIAS_0_BUOBIAS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT0_BUBIAS_0_BUOBIAS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT0_BUBIAS_0_BUOBIAS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_AT0_BRBIAS_0
#define ISP_AT0_BRBIAS_0                        _MK_ADDR_CONST(0x704)
#define ISP_AT0_BRBIAS_0_SELWRE                         0x0
#define ISP_AT0_BRBIAS_0_WORD_COUNT                     0x1
#define ISP_AT0_BRBIAS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_AT0_BRBIAS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_AT0_BRBIAS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_AT0_BRBIAS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_AT0_BRBIAS_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ISP_AT0_BRBIAS_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_AT0_BRBIAS_0_BRIBIAS_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_AT0_BRBIAS_0_BRIBIAS_FIELD                  _MK_FIELD_CONST(0xffff, ISP_AT0_BRBIAS_0_BRIBIAS_SHIFT)
#define ISP_AT0_BRBIAS_0_BRIBIAS_RANGE                  15:0
#define ISP_AT0_BRBIAS_0_BRIBIAS_WOFFSET                        0x0
#define ISP_AT0_BRBIAS_0_BRIBIAS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT0_BRBIAS_0_BRIBIAS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT0_BRBIAS_0_BRIBIAS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT0_BRBIAS_0_BRIBIAS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_AT0_BRBIAS_0_BROBIAS_SHIFT                  _MK_SHIFT_CONST(16)
#define ISP_AT0_BRBIAS_0_BROBIAS_FIELD                  _MK_FIELD_CONST(0xffff, ISP_AT0_BRBIAS_0_BROBIAS_SHIFT)
#define ISP_AT0_BRBIAS_0_BROBIAS_RANGE                  31:16
#define ISP_AT0_BRBIAS_0_BROBIAS_WOFFSET                        0x0
#define ISP_AT0_BRBIAS_0_BROBIAS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT0_BRBIAS_0_BROBIAS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT0_BRBIAS_0_BROBIAS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT0_BRBIAS_0_BROBIAS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_AT0_RVCOEFFA_0
#define ISP_AT0_RVCOEFFA_0                      _MK_ADDR_CONST(0x705)
#define ISP_AT0_RVCOEFFA_0_SELWRE                       0x0
#define ISP_AT0_RVCOEFFA_0_WORD_COUNT                   0x1
#define ISP_AT0_RVCOEFFA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_AT0_RVCOEFFA_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT0_RVCOEFFA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_AT0_RVCOEFFA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_AT0_RVCOEFFA_0_READ_MASK                    _MK_MASK_CONST(0xfff0fff0)
#define ISP_AT0_RVCOEFFA_0_WRITE_MASK                   _MK_MASK_CONST(0xfff0fff0)
#define ISP_AT0_RVCOEFFA_0_RV2RV_SHIFT                  _MK_SHIFT_CONST(4)
#define ISP_AT0_RVCOEFFA_0_RV2RV_FIELD                  _MK_FIELD_CONST(0xfff, ISP_AT0_RVCOEFFA_0_RV2RV_SHIFT)
#define ISP_AT0_RVCOEFFA_0_RV2RV_RANGE                  15:4
#define ISP_AT0_RVCOEFFA_0_RV2RV_WOFFSET                        0x0
#define ISP_AT0_RVCOEFFA_0_RV2RV_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT0_RVCOEFFA_0_RV2RV_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT0_RVCOEFFA_0_RV2RV_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT0_RVCOEFFA_0_RV2RV_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_AT0_RVCOEFFA_0_GY2RV_SHIFT                  _MK_SHIFT_CONST(20)
#define ISP_AT0_RVCOEFFA_0_GY2RV_FIELD                  _MK_FIELD_CONST(0xfff, ISP_AT0_RVCOEFFA_0_GY2RV_SHIFT)
#define ISP_AT0_RVCOEFFA_0_GY2RV_RANGE                  31:20
#define ISP_AT0_RVCOEFFA_0_GY2RV_WOFFSET                        0x0
#define ISP_AT0_RVCOEFFA_0_GY2RV_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT0_RVCOEFFA_0_GY2RV_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT0_RVCOEFFA_0_GY2RV_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT0_RVCOEFFA_0_GY2RV_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_AT0_RVCOEFFB_0
#define ISP_AT0_RVCOEFFB_0                      _MK_ADDR_CONST(0x706)
#define ISP_AT0_RVCOEFFB_0_SELWRE                       0x0
#define ISP_AT0_RVCOEFFB_0_WORD_COUNT                   0x1
#define ISP_AT0_RVCOEFFB_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_AT0_RVCOEFFB_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT0_RVCOEFFB_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_AT0_RVCOEFFB_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_AT0_RVCOEFFB_0_READ_MASK                    _MK_MASK_CONST(0xfff0)
#define ISP_AT0_RVCOEFFB_0_WRITE_MASK                   _MK_MASK_CONST(0xfff0)
#define ISP_AT0_RVCOEFFB_0_BU2RV_SHIFT                  _MK_SHIFT_CONST(4)
#define ISP_AT0_RVCOEFFB_0_BU2RV_FIELD                  _MK_FIELD_CONST(0xfff, ISP_AT0_RVCOEFFB_0_BU2RV_SHIFT)
#define ISP_AT0_RVCOEFFB_0_BU2RV_RANGE                  15:4
#define ISP_AT0_RVCOEFFB_0_BU2RV_WOFFSET                        0x0
#define ISP_AT0_RVCOEFFB_0_BU2RV_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT0_RVCOEFFB_0_BU2RV_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT0_RVCOEFFB_0_BU2RV_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT0_RVCOEFFB_0_BU2RV_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_AT0_GYCOEFFA_0
#define ISP_AT0_GYCOEFFA_0                      _MK_ADDR_CONST(0x707)
#define ISP_AT0_GYCOEFFA_0_SELWRE                       0x0
#define ISP_AT0_GYCOEFFA_0_WORD_COUNT                   0x1
#define ISP_AT0_GYCOEFFA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_AT0_GYCOEFFA_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT0_GYCOEFFA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_AT0_GYCOEFFA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_AT0_GYCOEFFA_0_READ_MASK                    _MK_MASK_CONST(0xfff0fff0)
#define ISP_AT0_GYCOEFFA_0_WRITE_MASK                   _MK_MASK_CONST(0xfff0fff0)
#define ISP_AT0_GYCOEFFA_0_RV2GY_SHIFT                  _MK_SHIFT_CONST(4)
#define ISP_AT0_GYCOEFFA_0_RV2GY_FIELD                  _MK_FIELD_CONST(0xfff, ISP_AT0_GYCOEFFA_0_RV2GY_SHIFT)
#define ISP_AT0_GYCOEFFA_0_RV2GY_RANGE                  15:4
#define ISP_AT0_GYCOEFFA_0_RV2GY_WOFFSET                        0x0
#define ISP_AT0_GYCOEFFA_0_RV2GY_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT0_GYCOEFFA_0_RV2GY_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT0_GYCOEFFA_0_RV2GY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT0_GYCOEFFA_0_RV2GY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_AT0_GYCOEFFA_0_GY2GY_SHIFT                  _MK_SHIFT_CONST(20)
#define ISP_AT0_GYCOEFFA_0_GY2GY_FIELD                  _MK_FIELD_CONST(0xfff, ISP_AT0_GYCOEFFA_0_GY2GY_SHIFT)
#define ISP_AT0_GYCOEFFA_0_GY2GY_RANGE                  31:20
#define ISP_AT0_GYCOEFFA_0_GY2GY_WOFFSET                        0x0
#define ISP_AT0_GYCOEFFA_0_GY2GY_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT0_GYCOEFFA_0_GY2GY_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT0_GYCOEFFA_0_GY2GY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT0_GYCOEFFA_0_GY2GY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_AT0_GYCOEFFB_0
#define ISP_AT0_GYCOEFFB_0                      _MK_ADDR_CONST(0x708)
#define ISP_AT0_GYCOEFFB_0_SELWRE                       0x0
#define ISP_AT0_GYCOEFFB_0_WORD_COUNT                   0x1
#define ISP_AT0_GYCOEFFB_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_AT0_GYCOEFFB_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT0_GYCOEFFB_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_AT0_GYCOEFFB_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_AT0_GYCOEFFB_0_READ_MASK                    _MK_MASK_CONST(0xfff0)
#define ISP_AT0_GYCOEFFB_0_WRITE_MASK                   _MK_MASK_CONST(0xfff0)
#define ISP_AT0_GYCOEFFB_0_BU2GY_SHIFT                  _MK_SHIFT_CONST(4)
#define ISP_AT0_GYCOEFFB_0_BU2GY_FIELD                  _MK_FIELD_CONST(0xfff, ISP_AT0_GYCOEFFB_0_BU2GY_SHIFT)
#define ISP_AT0_GYCOEFFB_0_BU2GY_RANGE                  15:4
#define ISP_AT0_GYCOEFFB_0_BU2GY_WOFFSET                        0x0
#define ISP_AT0_GYCOEFFB_0_BU2GY_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT0_GYCOEFFB_0_BU2GY_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT0_GYCOEFFB_0_BU2GY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT0_GYCOEFFB_0_BU2GY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_AT0_BUCOEFFA_0
#define ISP_AT0_BUCOEFFA_0                      _MK_ADDR_CONST(0x709)
#define ISP_AT0_BUCOEFFA_0_SELWRE                       0x0
#define ISP_AT0_BUCOEFFA_0_WORD_COUNT                   0x1
#define ISP_AT0_BUCOEFFA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_AT0_BUCOEFFA_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT0_BUCOEFFA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_AT0_BUCOEFFA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_AT0_BUCOEFFA_0_READ_MASK                    _MK_MASK_CONST(0xfff0fff0)
#define ISP_AT0_BUCOEFFA_0_WRITE_MASK                   _MK_MASK_CONST(0xfff0fff0)
#define ISP_AT0_BUCOEFFA_0_RV2BU_SHIFT                  _MK_SHIFT_CONST(4)
#define ISP_AT0_BUCOEFFA_0_RV2BU_FIELD                  _MK_FIELD_CONST(0xfff, ISP_AT0_BUCOEFFA_0_RV2BU_SHIFT)
#define ISP_AT0_BUCOEFFA_0_RV2BU_RANGE                  15:4
#define ISP_AT0_BUCOEFFA_0_RV2BU_WOFFSET                        0x0
#define ISP_AT0_BUCOEFFA_0_RV2BU_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT0_BUCOEFFA_0_RV2BU_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT0_BUCOEFFA_0_RV2BU_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT0_BUCOEFFA_0_RV2BU_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_AT0_BUCOEFFA_0_GY2BU_SHIFT                  _MK_SHIFT_CONST(20)
#define ISP_AT0_BUCOEFFA_0_GY2BU_FIELD                  _MK_FIELD_CONST(0xfff, ISP_AT0_BUCOEFFA_0_GY2BU_SHIFT)
#define ISP_AT0_BUCOEFFA_0_GY2BU_RANGE                  31:20
#define ISP_AT0_BUCOEFFA_0_GY2BU_WOFFSET                        0x0
#define ISP_AT0_BUCOEFFA_0_GY2BU_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT0_BUCOEFFA_0_GY2BU_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT0_BUCOEFFA_0_GY2BU_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT0_BUCOEFFA_0_GY2BU_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_AT0_BUCOEFFB_0
#define ISP_AT0_BUCOEFFB_0                      _MK_ADDR_CONST(0x70a)
#define ISP_AT0_BUCOEFFB_0_SELWRE                       0x0
#define ISP_AT0_BUCOEFFB_0_WORD_COUNT                   0x1
#define ISP_AT0_BUCOEFFB_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_AT0_BUCOEFFB_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT0_BUCOEFFB_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_AT0_BUCOEFFB_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_AT0_BUCOEFFB_0_READ_MASK                    _MK_MASK_CONST(0xfff0)
#define ISP_AT0_BUCOEFFB_0_WRITE_MASK                   _MK_MASK_CONST(0xfff0)
#define ISP_AT0_BUCOEFFB_0_BU2BU_SHIFT                  _MK_SHIFT_CONST(4)
#define ISP_AT0_BUCOEFFB_0_BU2BU_FIELD                  _MK_FIELD_CONST(0xfff, ISP_AT0_BUCOEFFB_0_BU2BU_SHIFT)
#define ISP_AT0_BUCOEFFB_0_BU2BU_RANGE                  15:4
#define ISP_AT0_BUCOEFFB_0_BU2BU_WOFFSET                        0x0
#define ISP_AT0_BUCOEFFB_0_BU2BU_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT0_BUCOEFFB_0_BU2BU_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT0_BUCOEFFB_0_BU2BU_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT0_BUCOEFFB_0_BU2BU_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_AT0_BRCOEFF_0
#define ISP_AT0_BRCOEFF_0                       _MK_ADDR_CONST(0x70b)
#define ISP_AT0_BRCOEFF_0_SELWRE                        0x0
#define ISP_AT0_BRCOEFF_0_WORD_COUNT                    0x1
#define ISP_AT0_BRCOEFF_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_AT0_BRCOEFF_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT0_BRCOEFF_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_AT0_BRCOEFF_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_AT0_BRCOEFF_0_READ_MASK                     _MK_MASK_CONST(0xfff0)
#define ISP_AT0_BRCOEFF_0_WRITE_MASK                    _MK_MASK_CONST(0xfff0)
#define ISP_AT0_BRCOEFF_0_BR2BR_SHIFT                   _MK_SHIFT_CONST(4)
#define ISP_AT0_BRCOEFF_0_BR2BR_FIELD                   _MK_FIELD_CONST(0xfff, ISP_AT0_BRCOEFF_0_BR2BR_SHIFT)
#define ISP_AT0_BRCOEFF_0_BR2BR_RANGE                   15:4
#define ISP_AT0_BRCOEFF_0_BR2BR_WOFFSET                 0x0
#define ISP_AT0_BRCOEFF_0_BR2BR_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_AT0_BRCOEFF_0_BR2BR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT0_BRCOEFF_0_BR2BR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_AT0_BRCOEFF_0_BR2BR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_AT0_RVOCLIP_0
#define ISP_AT0_RVOCLIP_0                       _MK_ADDR_CONST(0x70c)
#define ISP_AT0_RVOCLIP_0_SELWRE                        0x0
#define ISP_AT0_RVOCLIP_0_WORD_COUNT                    0x1
#define ISP_AT0_RVOCLIP_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_AT0_RVOCLIP_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT0_RVOCLIP_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_AT0_RVOCLIP_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_AT0_RVOCLIP_0_READ_MASK                     _MK_MASK_CONST(0x3fff3fff)
#define ISP_AT0_RVOCLIP_0_WRITE_MASK                    _MK_MASK_CONST(0x3fff3fff)
#define ISP_AT0_RVOCLIP_0_RVOMIN_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_AT0_RVOCLIP_0_RVOMIN_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_AT0_RVOCLIP_0_RVOMIN_SHIFT)
#define ISP_AT0_RVOCLIP_0_RVOMIN_RANGE                  13:0
#define ISP_AT0_RVOCLIP_0_RVOMIN_WOFFSET                        0x0
#define ISP_AT0_RVOCLIP_0_RVOMIN_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT0_RVOCLIP_0_RVOMIN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT0_RVOCLIP_0_RVOMIN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT0_RVOCLIP_0_RVOMIN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_AT0_RVOCLIP_0_RVOMAX_SHIFT                  _MK_SHIFT_CONST(16)
#define ISP_AT0_RVOCLIP_0_RVOMAX_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_AT0_RVOCLIP_0_RVOMAX_SHIFT)
#define ISP_AT0_RVOCLIP_0_RVOMAX_RANGE                  29:16
#define ISP_AT0_RVOCLIP_0_RVOMAX_WOFFSET                        0x0
#define ISP_AT0_RVOCLIP_0_RVOMAX_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT0_RVOCLIP_0_RVOMAX_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT0_RVOCLIP_0_RVOMAX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT0_RVOCLIP_0_RVOMAX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_AT0_GYOCLIP_0
#define ISP_AT0_GYOCLIP_0                       _MK_ADDR_CONST(0x70d)
#define ISP_AT0_GYOCLIP_0_SELWRE                        0x0
#define ISP_AT0_GYOCLIP_0_WORD_COUNT                    0x1
#define ISP_AT0_GYOCLIP_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_AT0_GYOCLIP_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT0_GYOCLIP_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_AT0_GYOCLIP_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_AT0_GYOCLIP_0_READ_MASK                     _MK_MASK_CONST(0x3fff3fff)
#define ISP_AT0_GYOCLIP_0_WRITE_MASK                    _MK_MASK_CONST(0x3fff3fff)
#define ISP_AT0_GYOCLIP_0_GYOMIN_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_AT0_GYOCLIP_0_GYOMIN_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_AT0_GYOCLIP_0_GYOMIN_SHIFT)
#define ISP_AT0_GYOCLIP_0_GYOMIN_RANGE                  13:0
#define ISP_AT0_GYOCLIP_0_GYOMIN_WOFFSET                        0x0
#define ISP_AT0_GYOCLIP_0_GYOMIN_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT0_GYOCLIP_0_GYOMIN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT0_GYOCLIP_0_GYOMIN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT0_GYOCLIP_0_GYOMIN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_AT0_GYOCLIP_0_GYOMAX_SHIFT                  _MK_SHIFT_CONST(16)
#define ISP_AT0_GYOCLIP_0_GYOMAX_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_AT0_GYOCLIP_0_GYOMAX_SHIFT)
#define ISP_AT0_GYOCLIP_0_GYOMAX_RANGE                  29:16
#define ISP_AT0_GYOCLIP_0_GYOMAX_WOFFSET                        0x0
#define ISP_AT0_GYOCLIP_0_GYOMAX_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT0_GYOCLIP_0_GYOMAX_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT0_GYOCLIP_0_GYOMAX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT0_GYOCLIP_0_GYOMAX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_AT0_BUOCLIP_0
#define ISP_AT0_BUOCLIP_0                       _MK_ADDR_CONST(0x70e)
#define ISP_AT0_BUOCLIP_0_SELWRE                        0x0
#define ISP_AT0_BUOCLIP_0_WORD_COUNT                    0x1
#define ISP_AT0_BUOCLIP_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_AT0_BUOCLIP_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT0_BUOCLIP_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_AT0_BUOCLIP_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_AT0_BUOCLIP_0_READ_MASK                     _MK_MASK_CONST(0x3fff3fff)
#define ISP_AT0_BUOCLIP_0_WRITE_MASK                    _MK_MASK_CONST(0x3fff3fff)
#define ISP_AT0_BUOCLIP_0_BUOMIN_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_AT0_BUOCLIP_0_BUOMIN_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_AT0_BUOCLIP_0_BUOMIN_SHIFT)
#define ISP_AT0_BUOCLIP_0_BUOMIN_RANGE                  13:0
#define ISP_AT0_BUOCLIP_0_BUOMIN_WOFFSET                        0x0
#define ISP_AT0_BUOCLIP_0_BUOMIN_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT0_BUOCLIP_0_BUOMIN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT0_BUOCLIP_0_BUOMIN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT0_BUOCLIP_0_BUOMIN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_AT0_BUOCLIP_0_BUOMAX_SHIFT                  _MK_SHIFT_CONST(16)
#define ISP_AT0_BUOCLIP_0_BUOMAX_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_AT0_BUOCLIP_0_BUOMAX_SHIFT)
#define ISP_AT0_BUOCLIP_0_BUOMAX_RANGE                  29:16
#define ISP_AT0_BUOCLIP_0_BUOMAX_WOFFSET                        0x0
#define ISP_AT0_BUOCLIP_0_BUOMAX_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT0_BUOCLIP_0_BUOMAX_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT0_BUOCLIP_0_BUOMAX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT0_BUOCLIP_0_BUOMAX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_AT0_BROCLIP_0
#define ISP_AT0_BROCLIP_0                       _MK_ADDR_CONST(0x70f)
#define ISP_AT0_BROCLIP_0_SELWRE                        0x0
#define ISP_AT0_BROCLIP_0_WORD_COUNT                    0x1
#define ISP_AT0_BROCLIP_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_AT0_BROCLIP_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT0_BROCLIP_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_AT0_BROCLIP_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_AT0_BROCLIP_0_READ_MASK                     _MK_MASK_CONST(0x3fff3fff)
#define ISP_AT0_BROCLIP_0_WRITE_MASK                    _MK_MASK_CONST(0x3fff3fff)
#define ISP_AT0_BROCLIP_0_BROMIN_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_AT0_BROCLIP_0_BROMIN_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_AT0_BROCLIP_0_BROMIN_SHIFT)
#define ISP_AT0_BROCLIP_0_BROMIN_RANGE                  13:0
#define ISP_AT0_BROCLIP_0_BROMIN_WOFFSET                        0x0
#define ISP_AT0_BROCLIP_0_BROMIN_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT0_BROCLIP_0_BROMIN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT0_BROCLIP_0_BROMIN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT0_BROCLIP_0_BROMIN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_AT0_BROCLIP_0_BROMAX_SHIFT                  _MK_SHIFT_CONST(16)
#define ISP_AT0_BROCLIP_0_BROMAX_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_AT0_BROCLIP_0_BROMAX_SHIFT)
#define ISP_AT0_BROCLIP_0_BROMAX_RANGE                  29:16
#define ISP_AT0_BROCLIP_0_BROMAX_WOFFSET                        0x0
#define ISP_AT0_BROCLIP_0_BROMAX_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT0_BROCLIP_0_BROMAX_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT0_BROCLIP_0_BROMAX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT0_BROCLIP_0_BROMAX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define LW_AT_LINEAR_COEFF_FBITS        8

// Register ISP_AT1_CTRL_0
#define ISP_AT1_CTRL_0                  _MK_ADDR_CONST(0x750)
#define ISP_AT1_CTRL_0_SELWRE                   0x0
#define ISP_AT1_CTRL_0_WORD_COUNT                       0x1
#define ISP_AT1_CTRL_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_AT1_CTRL_0_RESET_MASK                       _MK_MASK_CONST(0x7)
#define ISP_AT1_CTRL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_AT1_CTRL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_AT1_CTRL_0_READ_MASK                        _MK_MASK_CONST(0x7)
#define ISP_AT1_CTRL_0_WRITE_MASK                       _MK_MASK_CONST(0x7)
#define ISP_AT1_CTRL_0_LIN_ENABLE_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_AT1_CTRL_0_LIN_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, ISP_AT1_CTRL_0_LIN_ENABLE_SHIFT)
#define ISP_AT1_CTRL_0_LIN_ENABLE_RANGE                 0:0
#define ISP_AT1_CTRL_0_LIN_ENABLE_WOFFSET                       0x0
#define ISP_AT1_CTRL_0_LIN_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_AT1_CTRL_0_LIN_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ISP_AT1_CTRL_0_LIN_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_AT1_CTRL_0_LIN_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_AT1_CTRL_0_LIN_ENABLE_DIS                   _MK_ENUM_CONST(0)
#define ISP_AT1_CTRL_0_LIN_ENABLE_EN                    _MK_ENUM_CONST(1)

#define ISP_AT1_CTRL_0_OP_CTRL_SHIFT                    _MK_SHIFT_CONST(1)
#define ISP_AT1_CTRL_0_OP_CTRL_FIELD                    _MK_FIELD_CONST(0x3, ISP_AT1_CTRL_0_OP_CTRL_SHIFT)
#define ISP_AT1_CTRL_0_OP_CTRL_RANGE                    2:1
#define ISP_AT1_CTRL_0_OP_CTRL_WOFFSET                  0x0
#define ISP_AT1_CTRL_0_OP_CTRL_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_AT1_CTRL_0_OP_CTRL_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define ISP_AT1_CTRL_0_OP_CTRL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_AT1_CTRL_0_OP_CTRL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_AT1_CTRL_0_OP_CTRL_BYPASS                   _MK_ENUM_CONST(0)
#define ISP_AT1_CTRL_0_OP_CTRL_RGB                      _MK_ENUM_CONST(1)
#define ISP_AT1_CTRL_0_OP_CTRL_YUV                      _MK_ENUM_CONST(2)


// Register ISP_AT1_RVBIAS_0
#define ISP_AT1_RVBIAS_0                        _MK_ADDR_CONST(0x751)
#define ISP_AT1_RVBIAS_0_SELWRE                         0x0
#define ISP_AT1_RVBIAS_0_WORD_COUNT                     0x1
#define ISP_AT1_RVBIAS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_AT1_RVBIAS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_AT1_RVBIAS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_AT1_RVBIAS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_AT1_RVBIAS_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ISP_AT1_RVBIAS_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_AT1_RVBIAS_0_RVIBIAS_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_AT1_RVBIAS_0_RVIBIAS_FIELD                  _MK_FIELD_CONST(0xffff, ISP_AT1_RVBIAS_0_RVIBIAS_SHIFT)
#define ISP_AT1_RVBIAS_0_RVIBIAS_RANGE                  15:0
#define ISP_AT1_RVBIAS_0_RVIBIAS_WOFFSET                        0x0
#define ISP_AT1_RVBIAS_0_RVIBIAS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT1_RVBIAS_0_RVIBIAS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT1_RVBIAS_0_RVIBIAS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT1_RVBIAS_0_RVIBIAS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_AT1_RVBIAS_0_RVOBIAS_SHIFT                  _MK_SHIFT_CONST(16)
#define ISP_AT1_RVBIAS_0_RVOBIAS_FIELD                  _MK_FIELD_CONST(0xffff, ISP_AT1_RVBIAS_0_RVOBIAS_SHIFT)
#define ISP_AT1_RVBIAS_0_RVOBIAS_RANGE                  31:16
#define ISP_AT1_RVBIAS_0_RVOBIAS_WOFFSET                        0x0
#define ISP_AT1_RVBIAS_0_RVOBIAS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT1_RVBIAS_0_RVOBIAS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT1_RVBIAS_0_RVOBIAS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT1_RVBIAS_0_RVOBIAS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_AT1_GYBIAS_0
#define ISP_AT1_GYBIAS_0                        _MK_ADDR_CONST(0x752)
#define ISP_AT1_GYBIAS_0_SELWRE                         0x0
#define ISP_AT1_GYBIAS_0_WORD_COUNT                     0x1
#define ISP_AT1_GYBIAS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_AT1_GYBIAS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_AT1_GYBIAS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_AT1_GYBIAS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_AT1_GYBIAS_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ISP_AT1_GYBIAS_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_AT1_GYBIAS_0_GYIBIAS_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_AT1_GYBIAS_0_GYIBIAS_FIELD                  _MK_FIELD_CONST(0xffff, ISP_AT1_GYBIAS_0_GYIBIAS_SHIFT)
#define ISP_AT1_GYBIAS_0_GYIBIAS_RANGE                  15:0
#define ISP_AT1_GYBIAS_0_GYIBIAS_WOFFSET                        0x0
#define ISP_AT1_GYBIAS_0_GYIBIAS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT1_GYBIAS_0_GYIBIAS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT1_GYBIAS_0_GYIBIAS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT1_GYBIAS_0_GYIBIAS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_AT1_GYBIAS_0_GYOBIAS_SHIFT                  _MK_SHIFT_CONST(16)
#define ISP_AT1_GYBIAS_0_GYOBIAS_FIELD                  _MK_FIELD_CONST(0xffff, ISP_AT1_GYBIAS_0_GYOBIAS_SHIFT)
#define ISP_AT1_GYBIAS_0_GYOBIAS_RANGE                  31:16
#define ISP_AT1_GYBIAS_0_GYOBIAS_WOFFSET                        0x0
#define ISP_AT1_GYBIAS_0_GYOBIAS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT1_GYBIAS_0_GYOBIAS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT1_GYBIAS_0_GYOBIAS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT1_GYBIAS_0_GYOBIAS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_AT1_BUBIAS_0
#define ISP_AT1_BUBIAS_0                        _MK_ADDR_CONST(0x753)
#define ISP_AT1_BUBIAS_0_SELWRE                         0x0
#define ISP_AT1_BUBIAS_0_WORD_COUNT                     0x1
#define ISP_AT1_BUBIAS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_AT1_BUBIAS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_AT1_BUBIAS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_AT1_BUBIAS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_AT1_BUBIAS_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ISP_AT1_BUBIAS_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_AT1_BUBIAS_0_BUIBIAS_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_AT1_BUBIAS_0_BUIBIAS_FIELD                  _MK_FIELD_CONST(0xffff, ISP_AT1_BUBIAS_0_BUIBIAS_SHIFT)
#define ISP_AT1_BUBIAS_0_BUIBIAS_RANGE                  15:0
#define ISP_AT1_BUBIAS_0_BUIBIAS_WOFFSET                        0x0
#define ISP_AT1_BUBIAS_0_BUIBIAS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT1_BUBIAS_0_BUIBIAS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT1_BUBIAS_0_BUIBIAS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT1_BUBIAS_0_BUIBIAS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_AT1_BUBIAS_0_BUOBIAS_SHIFT                  _MK_SHIFT_CONST(16)
#define ISP_AT1_BUBIAS_0_BUOBIAS_FIELD                  _MK_FIELD_CONST(0xffff, ISP_AT1_BUBIAS_0_BUOBIAS_SHIFT)
#define ISP_AT1_BUBIAS_0_BUOBIAS_RANGE                  31:16
#define ISP_AT1_BUBIAS_0_BUOBIAS_WOFFSET                        0x0
#define ISP_AT1_BUBIAS_0_BUOBIAS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT1_BUBIAS_0_BUOBIAS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT1_BUBIAS_0_BUOBIAS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT1_BUBIAS_0_BUOBIAS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_AT1_BRBIAS_0
#define ISP_AT1_BRBIAS_0                        _MK_ADDR_CONST(0x754)
#define ISP_AT1_BRBIAS_0_SELWRE                         0x0
#define ISP_AT1_BRBIAS_0_WORD_COUNT                     0x1
#define ISP_AT1_BRBIAS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_AT1_BRBIAS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_AT1_BRBIAS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_AT1_BRBIAS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_AT1_BRBIAS_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ISP_AT1_BRBIAS_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_AT1_BRBIAS_0_BRIBIAS_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_AT1_BRBIAS_0_BRIBIAS_FIELD                  _MK_FIELD_CONST(0xffff, ISP_AT1_BRBIAS_0_BRIBIAS_SHIFT)
#define ISP_AT1_BRBIAS_0_BRIBIAS_RANGE                  15:0
#define ISP_AT1_BRBIAS_0_BRIBIAS_WOFFSET                        0x0
#define ISP_AT1_BRBIAS_0_BRIBIAS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT1_BRBIAS_0_BRIBIAS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT1_BRBIAS_0_BRIBIAS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT1_BRBIAS_0_BRIBIAS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_AT1_BRBIAS_0_BROBIAS_SHIFT                  _MK_SHIFT_CONST(16)
#define ISP_AT1_BRBIAS_0_BROBIAS_FIELD                  _MK_FIELD_CONST(0xffff, ISP_AT1_BRBIAS_0_BROBIAS_SHIFT)
#define ISP_AT1_BRBIAS_0_BROBIAS_RANGE                  31:16
#define ISP_AT1_BRBIAS_0_BROBIAS_WOFFSET                        0x0
#define ISP_AT1_BRBIAS_0_BROBIAS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT1_BRBIAS_0_BROBIAS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT1_BRBIAS_0_BROBIAS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT1_BRBIAS_0_BROBIAS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_AT1_RVCOEFFA_0
#define ISP_AT1_RVCOEFFA_0                      _MK_ADDR_CONST(0x755)
#define ISP_AT1_RVCOEFFA_0_SELWRE                       0x0
#define ISP_AT1_RVCOEFFA_0_WORD_COUNT                   0x1
#define ISP_AT1_RVCOEFFA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_AT1_RVCOEFFA_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT1_RVCOEFFA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_AT1_RVCOEFFA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_AT1_RVCOEFFA_0_READ_MASK                    _MK_MASK_CONST(0xfff0fff0)
#define ISP_AT1_RVCOEFFA_0_WRITE_MASK                   _MK_MASK_CONST(0xfff0fff0)
#define ISP_AT1_RVCOEFFA_0_RV2RV_SHIFT                  _MK_SHIFT_CONST(4)
#define ISP_AT1_RVCOEFFA_0_RV2RV_FIELD                  _MK_FIELD_CONST(0xfff, ISP_AT1_RVCOEFFA_0_RV2RV_SHIFT)
#define ISP_AT1_RVCOEFFA_0_RV2RV_RANGE                  15:4
#define ISP_AT1_RVCOEFFA_0_RV2RV_WOFFSET                        0x0
#define ISP_AT1_RVCOEFFA_0_RV2RV_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT1_RVCOEFFA_0_RV2RV_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT1_RVCOEFFA_0_RV2RV_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT1_RVCOEFFA_0_RV2RV_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_AT1_RVCOEFFA_0_GY2RV_SHIFT                  _MK_SHIFT_CONST(20)
#define ISP_AT1_RVCOEFFA_0_GY2RV_FIELD                  _MK_FIELD_CONST(0xfff, ISP_AT1_RVCOEFFA_0_GY2RV_SHIFT)
#define ISP_AT1_RVCOEFFA_0_GY2RV_RANGE                  31:20
#define ISP_AT1_RVCOEFFA_0_GY2RV_WOFFSET                        0x0
#define ISP_AT1_RVCOEFFA_0_GY2RV_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT1_RVCOEFFA_0_GY2RV_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT1_RVCOEFFA_0_GY2RV_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT1_RVCOEFFA_0_GY2RV_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_AT1_RVCOEFFB_0
#define ISP_AT1_RVCOEFFB_0                      _MK_ADDR_CONST(0x756)
#define ISP_AT1_RVCOEFFB_0_SELWRE                       0x0
#define ISP_AT1_RVCOEFFB_0_WORD_COUNT                   0x1
#define ISP_AT1_RVCOEFFB_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_AT1_RVCOEFFB_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT1_RVCOEFFB_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_AT1_RVCOEFFB_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_AT1_RVCOEFFB_0_READ_MASK                    _MK_MASK_CONST(0xfff0)
#define ISP_AT1_RVCOEFFB_0_WRITE_MASK                   _MK_MASK_CONST(0xfff0)
#define ISP_AT1_RVCOEFFB_0_BU2RV_SHIFT                  _MK_SHIFT_CONST(4)
#define ISP_AT1_RVCOEFFB_0_BU2RV_FIELD                  _MK_FIELD_CONST(0xfff, ISP_AT1_RVCOEFFB_0_BU2RV_SHIFT)
#define ISP_AT1_RVCOEFFB_0_BU2RV_RANGE                  15:4
#define ISP_AT1_RVCOEFFB_0_BU2RV_WOFFSET                        0x0
#define ISP_AT1_RVCOEFFB_0_BU2RV_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT1_RVCOEFFB_0_BU2RV_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT1_RVCOEFFB_0_BU2RV_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT1_RVCOEFFB_0_BU2RV_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_AT1_GYCOEFFA_0
#define ISP_AT1_GYCOEFFA_0                      _MK_ADDR_CONST(0x757)
#define ISP_AT1_GYCOEFFA_0_SELWRE                       0x0
#define ISP_AT1_GYCOEFFA_0_WORD_COUNT                   0x1
#define ISP_AT1_GYCOEFFA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_AT1_GYCOEFFA_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT1_GYCOEFFA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_AT1_GYCOEFFA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_AT1_GYCOEFFA_0_READ_MASK                    _MK_MASK_CONST(0xfff0fff0)
#define ISP_AT1_GYCOEFFA_0_WRITE_MASK                   _MK_MASK_CONST(0xfff0fff0)
#define ISP_AT1_GYCOEFFA_0_RV2GY_SHIFT                  _MK_SHIFT_CONST(4)
#define ISP_AT1_GYCOEFFA_0_RV2GY_FIELD                  _MK_FIELD_CONST(0xfff, ISP_AT1_GYCOEFFA_0_RV2GY_SHIFT)
#define ISP_AT1_GYCOEFFA_0_RV2GY_RANGE                  15:4
#define ISP_AT1_GYCOEFFA_0_RV2GY_WOFFSET                        0x0
#define ISP_AT1_GYCOEFFA_0_RV2GY_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT1_GYCOEFFA_0_RV2GY_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT1_GYCOEFFA_0_RV2GY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT1_GYCOEFFA_0_RV2GY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_AT1_GYCOEFFA_0_GY2GY_SHIFT                  _MK_SHIFT_CONST(20)
#define ISP_AT1_GYCOEFFA_0_GY2GY_FIELD                  _MK_FIELD_CONST(0xfff, ISP_AT1_GYCOEFFA_0_GY2GY_SHIFT)
#define ISP_AT1_GYCOEFFA_0_GY2GY_RANGE                  31:20
#define ISP_AT1_GYCOEFFA_0_GY2GY_WOFFSET                        0x0
#define ISP_AT1_GYCOEFFA_0_GY2GY_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT1_GYCOEFFA_0_GY2GY_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT1_GYCOEFFA_0_GY2GY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT1_GYCOEFFA_0_GY2GY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_AT1_GYCOEFFB_0
#define ISP_AT1_GYCOEFFB_0                      _MK_ADDR_CONST(0x758)
#define ISP_AT1_GYCOEFFB_0_SELWRE                       0x0
#define ISP_AT1_GYCOEFFB_0_WORD_COUNT                   0x1
#define ISP_AT1_GYCOEFFB_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_AT1_GYCOEFFB_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT1_GYCOEFFB_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_AT1_GYCOEFFB_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_AT1_GYCOEFFB_0_READ_MASK                    _MK_MASK_CONST(0xfff0)
#define ISP_AT1_GYCOEFFB_0_WRITE_MASK                   _MK_MASK_CONST(0xfff0)
#define ISP_AT1_GYCOEFFB_0_BU2GY_SHIFT                  _MK_SHIFT_CONST(4)
#define ISP_AT1_GYCOEFFB_0_BU2GY_FIELD                  _MK_FIELD_CONST(0xfff, ISP_AT1_GYCOEFFB_0_BU2GY_SHIFT)
#define ISP_AT1_GYCOEFFB_0_BU2GY_RANGE                  15:4
#define ISP_AT1_GYCOEFFB_0_BU2GY_WOFFSET                        0x0
#define ISP_AT1_GYCOEFFB_0_BU2GY_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT1_GYCOEFFB_0_BU2GY_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT1_GYCOEFFB_0_BU2GY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT1_GYCOEFFB_0_BU2GY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_AT1_BUCOEFFA_0
#define ISP_AT1_BUCOEFFA_0                      _MK_ADDR_CONST(0x759)
#define ISP_AT1_BUCOEFFA_0_SELWRE                       0x0
#define ISP_AT1_BUCOEFFA_0_WORD_COUNT                   0x1
#define ISP_AT1_BUCOEFFA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_AT1_BUCOEFFA_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT1_BUCOEFFA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_AT1_BUCOEFFA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_AT1_BUCOEFFA_0_READ_MASK                    _MK_MASK_CONST(0xfff0fff0)
#define ISP_AT1_BUCOEFFA_0_WRITE_MASK                   _MK_MASK_CONST(0xfff0fff0)
#define ISP_AT1_BUCOEFFA_0_RV2BU_SHIFT                  _MK_SHIFT_CONST(4)
#define ISP_AT1_BUCOEFFA_0_RV2BU_FIELD                  _MK_FIELD_CONST(0xfff, ISP_AT1_BUCOEFFA_0_RV2BU_SHIFT)
#define ISP_AT1_BUCOEFFA_0_RV2BU_RANGE                  15:4
#define ISP_AT1_BUCOEFFA_0_RV2BU_WOFFSET                        0x0
#define ISP_AT1_BUCOEFFA_0_RV2BU_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT1_BUCOEFFA_0_RV2BU_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT1_BUCOEFFA_0_RV2BU_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT1_BUCOEFFA_0_RV2BU_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_AT1_BUCOEFFA_0_GY2BU_SHIFT                  _MK_SHIFT_CONST(20)
#define ISP_AT1_BUCOEFFA_0_GY2BU_FIELD                  _MK_FIELD_CONST(0xfff, ISP_AT1_BUCOEFFA_0_GY2BU_SHIFT)
#define ISP_AT1_BUCOEFFA_0_GY2BU_RANGE                  31:20
#define ISP_AT1_BUCOEFFA_0_GY2BU_WOFFSET                        0x0
#define ISP_AT1_BUCOEFFA_0_GY2BU_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT1_BUCOEFFA_0_GY2BU_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT1_BUCOEFFA_0_GY2BU_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT1_BUCOEFFA_0_GY2BU_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_AT1_BUCOEFFB_0
#define ISP_AT1_BUCOEFFB_0                      _MK_ADDR_CONST(0x75a)
#define ISP_AT1_BUCOEFFB_0_SELWRE                       0x0
#define ISP_AT1_BUCOEFFB_0_WORD_COUNT                   0x1
#define ISP_AT1_BUCOEFFB_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_AT1_BUCOEFFB_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT1_BUCOEFFB_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_AT1_BUCOEFFB_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_AT1_BUCOEFFB_0_READ_MASK                    _MK_MASK_CONST(0xfff0)
#define ISP_AT1_BUCOEFFB_0_WRITE_MASK                   _MK_MASK_CONST(0xfff0)
#define ISP_AT1_BUCOEFFB_0_BU2BU_SHIFT                  _MK_SHIFT_CONST(4)
#define ISP_AT1_BUCOEFFB_0_BU2BU_FIELD                  _MK_FIELD_CONST(0xfff, ISP_AT1_BUCOEFFB_0_BU2BU_SHIFT)
#define ISP_AT1_BUCOEFFB_0_BU2BU_RANGE                  15:4
#define ISP_AT1_BUCOEFFB_0_BU2BU_WOFFSET                        0x0
#define ISP_AT1_BUCOEFFB_0_BU2BU_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT1_BUCOEFFB_0_BU2BU_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT1_BUCOEFFB_0_BU2BU_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT1_BUCOEFFB_0_BU2BU_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_AT1_BRCOEFF_0
#define ISP_AT1_BRCOEFF_0                       _MK_ADDR_CONST(0x75b)
#define ISP_AT1_BRCOEFF_0_SELWRE                        0x0
#define ISP_AT1_BRCOEFF_0_WORD_COUNT                    0x1
#define ISP_AT1_BRCOEFF_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_AT1_BRCOEFF_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT1_BRCOEFF_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_AT1_BRCOEFF_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_AT1_BRCOEFF_0_READ_MASK                     _MK_MASK_CONST(0xfff0)
#define ISP_AT1_BRCOEFF_0_WRITE_MASK                    _MK_MASK_CONST(0xfff0)
#define ISP_AT1_BRCOEFF_0_BR2BR_SHIFT                   _MK_SHIFT_CONST(4)
#define ISP_AT1_BRCOEFF_0_BR2BR_FIELD                   _MK_FIELD_CONST(0xfff, ISP_AT1_BRCOEFF_0_BR2BR_SHIFT)
#define ISP_AT1_BRCOEFF_0_BR2BR_RANGE                   15:4
#define ISP_AT1_BRCOEFF_0_BR2BR_WOFFSET                 0x0
#define ISP_AT1_BRCOEFF_0_BR2BR_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_AT1_BRCOEFF_0_BR2BR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT1_BRCOEFF_0_BR2BR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_AT1_BRCOEFF_0_BR2BR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_AT1_RVOCLIP_0
#define ISP_AT1_RVOCLIP_0                       _MK_ADDR_CONST(0x75c)
#define ISP_AT1_RVOCLIP_0_SELWRE                        0x0
#define ISP_AT1_RVOCLIP_0_WORD_COUNT                    0x1
#define ISP_AT1_RVOCLIP_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_AT1_RVOCLIP_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT1_RVOCLIP_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_AT1_RVOCLIP_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_AT1_RVOCLIP_0_READ_MASK                     _MK_MASK_CONST(0x3fff3fff)
#define ISP_AT1_RVOCLIP_0_WRITE_MASK                    _MK_MASK_CONST(0x3fff3fff)
#define ISP_AT1_RVOCLIP_0_RVOMIN_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_AT1_RVOCLIP_0_RVOMIN_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_AT1_RVOCLIP_0_RVOMIN_SHIFT)
#define ISP_AT1_RVOCLIP_0_RVOMIN_RANGE                  13:0
#define ISP_AT1_RVOCLIP_0_RVOMIN_WOFFSET                        0x0
#define ISP_AT1_RVOCLIP_0_RVOMIN_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT1_RVOCLIP_0_RVOMIN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT1_RVOCLIP_0_RVOMIN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT1_RVOCLIP_0_RVOMIN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_AT1_RVOCLIP_0_RVOMAX_SHIFT                  _MK_SHIFT_CONST(16)
#define ISP_AT1_RVOCLIP_0_RVOMAX_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_AT1_RVOCLIP_0_RVOMAX_SHIFT)
#define ISP_AT1_RVOCLIP_0_RVOMAX_RANGE                  29:16
#define ISP_AT1_RVOCLIP_0_RVOMAX_WOFFSET                        0x0
#define ISP_AT1_RVOCLIP_0_RVOMAX_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT1_RVOCLIP_0_RVOMAX_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT1_RVOCLIP_0_RVOMAX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT1_RVOCLIP_0_RVOMAX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_AT1_GYOCLIP_0
#define ISP_AT1_GYOCLIP_0                       _MK_ADDR_CONST(0x75d)
#define ISP_AT1_GYOCLIP_0_SELWRE                        0x0
#define ISP_AT1_GYOCLIP_0_WORD_COUNT                    0x1
#define ISP_AT1_GYOCLIP_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_AT1_GYOCLIP_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT1_GYOCLIP_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_AT1_GYOCLIP_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_AT1_GYOCLIP_0_READ_MASK                     _MK_MASK_CONST(0x3fff3fff)
#define ISP_AT1_GYOCLIP_0_WRITE_MASK                    _MK_MASK_CONST(0x3fff3fff)
#define ISP_AT1_GYOCLIP_0_GYOMIN_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_AT1_GYOCLIP_0_GYOMIN_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_AT1_GYOCLIP_0_GYOMIN_SHIFT)
#define ISP_AT1_GYOCLIP_0_GYOMIN_RANGE                  13:0
#define ISP_AT1_GYOCLIP_0_GYOMIN_WOFFSET                        0x0
#define ISP_AT1_GYOCLIP_0_GYOMIN_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT1_GYOCLIP_0_GYOMIN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT1_GYOCLIP_0_GYOMIN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT1_GYOCLIP_0_GYOMIN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_AT1_GYOCLIP_0_GYOMAX_SHIFT                  _MK_SHIFT_CONST(16)
#define ISP_AT1_GYOCLIP_0_GYOMAX_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_AT1_GYOCLIP_0_GYOMAX_SHIFT)
#define ISP_AT1_GYOCLIP_0_GYOMAX_RANGE                  29:16
#define ISP_AT1_GYOCLIP_0_GYOMAX_WOFFSET                        0x0
#define ISP_AT1_GYOCLIP_0_GYOMAX_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT1_GYOCLIP_0_GYOMAX_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT1_GYOCLIP_0_GYOMAX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT1_GYOCLIP_0_GYOMAX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_AT1_BUOCLIP_0
#define ISP_AT1_BUOCLIP_0                       _MK_ADDR_CONST(0x75e)
#define ISP_AT1_BUOCLIP_0_SELWRE                        0x0
#define ISP_AT1_BUOCLIP_0_WORD_COUNT                    0x1
#define ISP_AT1_BUOCLIP_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_AT1_BUOCLIP_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT1_BUOCLIP_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_AT1_BUOCLIP_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_AT1_BUOCLIP_0_READ_MASK                     _MK_MASK_CONST(0x3fff3fff)
#define ISP_AT1_BUOCLIP_0_WRITE_MASK                    _MK_MASK_CONST(0x3fff3fff)
#define ISP_AT1_BUOCLIP_0_BUOMIN_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_AT1_BUOCLIP_0_BUOMIN_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_AT1_BUOCLIP_0_BUOMIN_SHIFT)
#define ISP_AT1_BUOCLIP_0_BUOMIN_RANGE                  13:0
#define ISP_AT1_BUOCLIP_0_BUOMIN_WOFFSET                        0x0
#define ISP_AT1_BUOCLIP_0_BUOMIN_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT1_BUOCLIP_0_BUOMIN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT1_BUOCLIP_0_BUOMIN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT1_BUOCLIP_0_BUOMIN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_AT1_BUOCLIP_0_BUOMAX_SHIFT                  _MK_SHIFT_CONST(16)
#define ISP_AT1_BUOCLIP_0_BUOMAX_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_AT1_BUOCLIP_0_BUOMAX_SHIFT)
#define ISP_AT1_BUOCLIP_0_BUOMAX_RANGE                  29:16
#define ISP_AT1_BUOCLIP_0_BUOMAX_WOFFSET                        0x0
#define ISP_AT1_BUOCLIP_0_BUOMAX_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT1_BUOCLIP_0_BUOMAX_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT1_BUOCLIP_0_BUOMAX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT1_BUOCLIP_0_BUOMAX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_AT1_BROCLIP_0
#define ISP_AT1_BROCLIP_0                       _MK_ADDR_CONST(0x75f)
#define ISP_AT1_BROCLIP_0_SELWRE                        0x0
#define ISP_AT1_BROCLIP_0_WORD_COUNT                    0x1
#define ISP_AT1_BROCLIP_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_AT1_BROCLIP_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT1_BROCLIP_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_AT1_BROCLIP_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_AT1_BROCLIP_0_READ_MASK                     _MK_MASK_CONST(0x3fff3fff)
#define ISP_AT1_BROCLIP_0_WRITE_MASK                    _MK_MASK_CONST(0x3fff3fff)
#define ISP_AT1_BROCLIP_0_BROMIN_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_AT1_BROCLIP_0_BROMIN_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_AT1_BROCLIP_0_BROMIN_SHIFT)
#define ISP_AT1_BROCLIP_0_BROMIN_RANGE                  13:0
#define ISP_AT1_BROCLIP_0_BROMIN_WOFFSET                        0x0
#define ISP_AT1_BROCLIP_0_BROMIN_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT1_BROCLIP_0_BROMIN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT1_BROCLIP_0_BROMIN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT1_BROCLIP_0_BROMIN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_AT1_BROCLIP_0_BROMAX_SHIFT                  _MK_SHIFT_CONST(16)
#define ISP_AT1_BROCLIP_0_BROMAX_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_AT1_BROCLIP_0_BROMAX_SHIFT)
#define ISP_AT1_BROCLIP_0_BROMAX_RANGE                  29:16
#define ISP_AT1_BROCLIP_0_BROMAX_WOFFSET                        0x0
#define ISP_AT1_BROCLIP_0_BROMAX_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT1_BROCLIP_0_BROMAX_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT1_BROCLIP_0_BROMAX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT1_BROCLIP_0_BROMAX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define LW_ISP_AP_HAS_BP        0
#define LW_ISP_AP_HAS_BF        0
#define LW_ISP_AP_HAS_FM        1
#define LW_ISP_BP_KRNL_SZ       5
#define LW_ISP_DM_KRNL_SZ       9
#define LW_ISP_CAR_KRNL_SZ      7
#define LW_ISP_ENH_KRNL_SZ      9
#define LW_ISP_BF_KRNL_SZ       7
#define LW_ISP_BF_H_KRNL_SZ     9
#define LW_ISP_DM_SIGN_CBIT     1
#define LW_ISP_DM_INT_CBIT      3
#define LW_ISP_DM_FRAC_CBIT     7
#define LW_ISP_DM_CBIT  11
#define LW_ISP_YC_SIGN_CBIT     1
#define LW_ISP_YC_INT_CBIT      2
#define LW_ISP_YC_FRAC_CBIT     9
#define LW_ISP_YC_CBIT  12
#define LW_ISP_DM_SCALEBIT      3
#define LW_ISP_DM_SCALE_MAX     5
#define LW_ISP_CAR_HF_CBIT      4
#define LW_ISP_CAR_G_CBIT       4
#define LW_ISP_CAR_C_CBIT       2
#define LW_ISP_CAR_SIGN_CBIT    1
#define LW_ISP_CAR_INT_CBIT     2
#define LW_ISP_CAR_FRAC_CBIT    7
#define LW_ISP_CAR_CBIT 10
#define LW_ISP_YS_SIGN_CBIT     1
#define LW_ISP_YS_INT_CBIT      0
#define LW_ISP_YS_FRAC_CBIT     7
#define LW_ISP_YS_CBIT  8
#define LW_ISP_YS_SCALEBIT      2
#define LW_ISP_YS_TOTAL_COEFFS  25
#define LW_ISP_EE_GAIN_CBIT     6
#define LW_ISP_EE_GAIN_FRAC_CBIT        4
#define LW_ISP_EE_YGAIN_CBIT    4
#define LW_ISP_EE_YGAIN_FRAC_CBIT       4
#define LW_ISP_EE_HF_GAIN_FRAC_CBIT     8
#define LW_ISP_EE_HF_GAIN_CBIT  10

// Register ISP_OP_AP_CAR_CTRL_0
#define ISP_OP_AP_CAR_CTRL_0                    _MK_ADDR_CONST(0x900)
#define ISP_OP_AP_CAR_CTRL_0_SELWRE                     0x0
#define ISP_OP_AP_CAR_CTRL_0_WORD_COUNT                         0x1
#define ISP_OP_AP_CAR_CTRL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_OP_AP_CAR_CTRL_0_RESET_MASK                         _MK_MASK_CONST(0x1)
#define ISP_OP_AP_CAR_CTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_CAR_CTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_CAR_CTRL_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define ISP_OP_AP_CAR_CTRL_0_WRITE_MASK                         _MK_MASK_CONST(0x1)
#define ISP_OP_AP_CAR_CTRL_0_CAR_EN_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_OP_AP_CAR_CTRL_0_CAR_EN_FIELD                       _MK_FIELD_CONST(0x1, ISP_OP_AP_CAR_CTRL_0_CAR_EN_SHIFT)
#define ISP_OP_AP_CAR_CTRL_0_CAR_EN_RANGE                       0:0
#define ISP_OP_AP_CAR_CTRL_0_CAR_EN_WOFFSET                     0x0
#define ISP_OP_AP_CAR_CTRL_0_CAR_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_CAR_CTRL_0_CAR_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ISP_OP_AP_CAR_CTRL_0_CAR_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_AP_CAR_CTRL_0_CAR_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_CAR_GAIN_0
#define ISP_OP_AP_CAR_GAIN_0                    _MK_ADDR_CONST(0x901)
#define ISP_OP_AP_CAR_GAIN_0_SELWRE                     0x0
#define ISP_OP_AP_CAR_GAIN_0_WORD_COUNT                         0x1
#define ISP_OP_AP_CAR_GAIN_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_OP_AP_CAR_GAIN_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_OP_AP_CAR_GAIN_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_CAR_GAIN_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_CAR_GAIN_0_READ_MASK                  _MK_MASK_CONST(0x3f0f0)
#define ISP_OP_AP_CAR_GAIN_0_WRITE_MASK                         _MK_MASK_CONST(0x3f0f0)
#define ISP_OP_AP_CAR_GAIN_0_CAR_HF_GAIN_SHIFT                  _MK_SHIFT_CONST(4)
#define ISP_OP_AP_CAR_GAIN_0_CAR_HF_GAIN_FIELD                  _MK_FIELD_CONST(0xf, ISP_OP_AP_CAR_GAIN_0_CAR_HF_GAIN_SHIFT)
#define ISP_OP_AP_CAR_GAIN_0_CAR_HF_GAIN_RANGE                  7:4
#define ISP_OP_AP_CAR_GAIN_0_CAR_HF_GAIN_WOFFSET                        0x0
#define ISP_OP_AP_CAR_GAIN_0_CAR_HF_GAIN_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_CAR_GAIN_0_CAR_HF_GAIN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_OP_AP_CAR_GAIN_0_CAR_HF_GAIN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_CAR_GAIN_0_CAR_HF_GAIN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_OP_AP_CAR_GAIN_0_CAR_G_GAIN_SHIFT                   _MK_SHIFT_CONST(12)
#define ISP_OP_AP_CAR_GAIN_0_CAR_G_GAIN_FIELD                   _MK_FIELD_CONST(0xf, ISP_OP_AP_CAR_GAIN_0_CAR_G_GAIN_SHIFT)
#define ISP_OP_AP_CAR_GAIN_0_CAR_G_GAIN_RANGE                   15:12
#define ISP_OP_AP_CAR_GAIN_0_CAR_G_GAIN_WOFFSET                 0x0
#define ISP_OP_AP_CAR_GAIN_0_CAR_G_GAIN_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_CAR_GAIN_0_CAR_G_GAIN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_CAR_GAIN_0_CAR_G_GAIN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_OP_AP_CAR_GAIN_0_CAR_G_GAIN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_OP_AP_CAR_GAIN_0_CAR_C_GAIN_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_OP_AP_CAR_GAIN_0_CAR_C_GAIN_FIELD                   _MK_FIELD_CONST(0x3, ISP_OP_AP_CAR_GAIN_0_CAR_C_GAIN_SHIFT)
#define ISP_OP_AP_CAR_GAIN_0_CAR_C_GAIN_RANGE                   17:16
#define ISP_OP_AP_CAR_GAIN_0_CAR_C_GAIN_WOFFSET                 0x0
#define ISP_OP_AP_CAR_GAIN_0_CAR_C_GAIN_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_CAR_GAIN_0_CAR_C_GAIN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_CAR_GAIN_0_CAR_C_GAIN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_OP_AP_CAR_GAIN_0_CAR_C_GAIN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_CAR_C_OFFSET_0
#define ISP_OP_AP_CAR_C_OFFSET_0                        _MK_ADDR_CONST(0x902)
#define ISP_OP_AP_CAR_C_OFFSET_0_SELWRE                         0x0
#define ISP_OP_AP_CAR_C_OFFSET_0_WORD_COUNT                     0x1
#define ISP_OP_AP_CAR_C_OFFSET_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_OP_AP_CAR_C_OFFSET_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_CAR_C_OFFSET_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_OP_AP_CAR_C_OFFSET_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_CAR_C_OFFSET_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define ISP_OP_AP_CAR_C_OFFSET_0_WRITE_MASK                     _MK_MASK_CONST(0xff)
#define ISP_OP_AP_CAR_C_OFFSET_0_C_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_OP_AP_CAR_C_OFFSET_0_C_OFFSET_FIELD                 _MK_FIELD_CONST(0xff, ISP_OP_AP_CAR_C_OFFSET_0_C_OFFSET_SHIFT)
#define ISP_OP_AP_CAR_C_OFFSET_0_C_OFFSET_RANGE                 7:0
#define ISP_OP_AP_CAR_C_OFFSET_0_C_OFFSET_WOFFSET                       0x0
#define ISP_OP_AP_CAR_C_OFFSET_0_C_OFFSET_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_CAR_C_OFFSET_0_C_OFFSET_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_OP_AP_CAR_C_OFFSET_0_C_OFFSET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_CAR_C_OFFSET_0_C_OFFSET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_CAR_C_COEFFS_0
#define ISP_OP_AP_CAR_C_COEFFS_0                        _MK_ADDR_CONST(0x903)
#define ISP_OP_AP_CAR_C_COEFFS_0_SELWRE                         0x0
#define ISP_OP_AP_CAR_C_COEFFS_0_WORD_COUNT                     0x1
#define ISP_OP_AP_CAR_C_COEFFS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_OP_AP_CAR_C_COEFFS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_CAR_C_COEFFS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_OP_AP_CAR_C_COEFFS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_CAR_C_COEFFS_0_READ_MASK                      _MK_MASK_CONST(0x3ff03ff)
#define ISP_OP_AP_CAR_C_COEFFS_0_WRITE_MASK                     _MK_MASK_CONST(0x3ff03ff)
#define ISP_OP_AP_CAR_C_COEFFS_0_V_COEFF_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_OP_AP_CAR_C_COEFFS_0_V_COEFF_FIELD                  _MK_FIELD_CONST(0x3ff, ISP_OP_AP_CAR_C_COEFFS_0_V_COEFF_SHIFT)
#define ISP_OP_AP_CAR_C_COEFFS_0_V_COEFF_RANGE                  9:0
#define ISP_OP_AP_CAR_C_COEFFS_0_V_COEFF_WOFFSET                        0x0
#define ISP_OP_AP_CAR_C_COEFFS_0_V_COEFF_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_CAR_C_COEFFS_0_V_COEFF_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_OP_AP_CAR_C_COEFFS_0_V_COEFF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_CAR_C_COEFFS_0_V_COEFF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_OP_AP_CAR_C_COEFFS_0_U_COEFF_SHIFT                  _MK_SHIFT_CONST(16)
#define ISP_OP_AP_CAR_C_COEFFS_0_U_COEFF_FIELD                  _MK_FIELD_CONST(0x3ff, ISP_OP_AP_CAR_C_COEFFS_0_U_COEFF_SHIFT)
#define ISP_OP_AP_CAR_C_COEFFS_0_U_COEFF_RANGE                  25:16
#define ISP_OP_AP_CAR_C_COEFFS_0_U_COEFF_WOFFSET                        0x0
#define ISP_OP_AP_CAR_C_COEFFS_0_U_COEFF_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_CAR_C_COEFFS_0_U_COEFF_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_OP_AP_CAR_C_COEFFS_0_U_COEFF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_CAR_C_COEFFS_0_U_COEFF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_EE_CTRL_0
#define ISP_OP_AP_EE_CTRL_0                     _MK_ADDR_CONST(0x904)
#define ISP_OP_AP_EE_CTRL_0_SELWRE                      0x0
#define ISP_OP_AP_EE_CTRL_0_WORD_COUNT                  0x1
#define ISP_OP_AP_EE_CTRL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_OP_AP_EE_CTRL_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define ISP_OP_AP_EE_CTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_OP_AP_EE_CTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_EE_CTRL_0_READ_MASK                   _MK_MASK_CONST(0xf3f01)
#define ISP_OP_AP_EE_CTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf3f01)
#define ISP_OP_AP_EE_CTRL_0_EE_EN_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_OP_AP_EE_CTRL_0_EE_EN_FIELD                 _MK_FIELD_CONST(0x1, ISP_OP_AP_EE_CTRL_0_EE_EN_SHIFT)
#define ISP_OP_AP_EE_CTRL_0_EE_EN_RANGE                 0:0
#define ISP_OP_AP_EE_CTRL_0_EE_EN_WOFFSET                       0x0
#define ISP_OP_AP_EE_CTRL_0_EE_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_EE_CTRL_0_EE_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ISP_OP_AP_EE_CTRL_0_EE_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_EE_CTRL_0_EE_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_OP_AP_EE_CTRL_0_EE_GAIN_SHIFT                       _MK_SHIFT_CONST(8)
#define ISP_OP_AP_EE_CTRL_0_EE_GAIN_FIELD                       _MK_FIELD_CONST(0x3f, ISP_OP_AP_EE_CTRL_0_EE_GAIN_SHIFT)
#define ISP_OP_AP_EE_CTRL_0_EE_GAIN_RANGE                       13:8
#define ISP_OP_AP_EE_CTRL_0_EE_GAIN_WOFFSET                     0x0
#define ISP_OP_AP_EE_CTRL_0_EE_GAIN_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_EE_CTRL_0_EE_GAIN_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_EE_CTRL_0_EE_GAIN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_AP_EE_CTRL_0_EE_GAIN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_OP_AP_EE_CTRL_0_EE_YGAIN_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_OP_AP_EE_CTRL_0_EE_YGAIN_FIELD                      _MK_FIELD_CONST(0xf, ISP_OP_AP_EE_CTRL_0_EE_YGAIN_SHIFT)
#define ISP_OP_AP_EE_CTRL_0_EE_YGAIN_RANGE                      19:16
#define ISP_OP_AP_EE_CTRL_0_EE_YGAIN_WOFFSET                    0x0
#define ISP_OP_AP_EE_CTRL_0_EE_YGAIN_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_EE_CTRL_0_EE_YGAIN_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_EE_CTRL_0_EE_YGAIN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_EE_CTRL_0_EE_YGAIN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_DM_CTRL_0
#define ISP_OP_AP_DM_CTRL_0                     _MK_ADDR_CONST(0x905)
#define ISP_OP_AP_DM_CTRL_0_SELWRE                      0x0
#define ISP_OP_AP_DM_CTRL_0_WORD_COUNT                  0x1
#define ISP_OP_AP_DM_CTRL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_CTRL_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define ISP_OP_AP_DM_CTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_CTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_CTRL_0_READ_MASK                   _MK_MASK_CONST(0x33)
#define ISP_OP_AP_DM_CTRL_0_WRITE_MASK                  _MK_MASK_CONST(0x33)
#define ISP_OP_AP_DM_CTRL_0_DM_EN_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_OP_AP_DM_CTRL_0_DM_EN_FIELD                 _MK_FIELD_CONST(0x1, ISP_OP_AP_DM_CTRL_0_DM_EN_SHIFT)
#define ISP_OP_AP_DM_CTRL_0_DM_EN_RANGE                 0:0
#define ISP_OP_AP_DM_CTRL_0_DM_EN_WOFFSET                       0x0
#define ISP_OP_AP_DM_CTRL_0_DM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_CTRL_0_DM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ISP_OP_AP_DM_CTRL_0_DM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_CTRL_0_DM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_OP_AP_DM_CTRL_0_CAR_MODE_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_OP_AP_DM_CTRL_0_CAR_MODE_FIELD                      _MK_FIELD_CONST(0x1, ISP_OP_AP_DM_CTRL_0_CAR_MODE_SHIFT)
#define ISP_OP_AP_DM_CTRL_0_CAR_MODE_RANGE                      1:1
#define ISP_OP_AP_DM_CTRL_0_CAR_MODE_WOFFSET                    0x0
#define ISP_OP_AP_DM_CTRL_0_CAR_MODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_CTRL_0_CAR_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ISP_OP_AP_DM_CTRL_0_CAR_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_CTRL_0_CAR_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_CTRL_0_CAR_MODE_NORMAL                     _MK_ENUM_CONST(0)
#define ISP_OP_AP_DM_CTRL_0_CAR_MODE_HQ_Y                       _MK_ENUM_CONST(1)

#define ISP_OP_AP_DM_CTRL_0_CFA_PATTERN_SHIFT                   _MK_SHIFT_CONST(4)
#define ISP_OP_AP_DM_CTRL_0_CFA_PATTERN_FIELD                   _MK_FIELD_CONST(0x3, ISP_OP_AP_DM_CTRL_0_CFA_PATTERN_SHIFT)
#define ISP_OP_AP_DM_CTRL_0_CFA_PATTERN_RANGE                   5:4
#define ISP_OP_AP_DM_CTRL_0_CFA_PATTERN_WOFFSET                 0x0
#define ISP_OP_AP_DM_CTRL_0_CFA_PATTERN_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_CTRL_0_CFA_PATTERN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_CTRL_0_CFA_PATTERN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_CTRL_0_CFA_PATTERN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_CTRL_0_CFA_PATTERN_RGGB                    _MK_ENUM_CONST(0)
#define ISP_OP_AP_DM_CTRL_0_CFA_PATTERN_GRBG                    _MK_ENUM_CONST(1)
#define ISP_OP_AP_DM_CTRL_0_CFA_PATTERN_GBRG                    _MK_ENUM_CONST(2)
#define ISP_OP_AP_DM_CTRL_0_CFA_PATTERN_BGGR                    _MK_ENUM_CONST(3)


// Register ISP_OP_AP_DM_SCALES_0
#define ISP_OP_AP_DM_SCALES_0                   _MK_ADDR_CONST(0x906)
#define ISP_OP_AP_DM_SCALES_0_SELWRE                    0x0
#define ISP_OP_AP_DM_SCALES_0_WORD_COUNT                        0x1
#define ISP_OP_AP_DM_SCALES_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_SCALES_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_SCALES_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_SCALES_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_SCALES_0_READ_MASK                         _MK_MASK_CONST(0x7777)
#define ISP_OP_AP_DM_SCALES_0_WRITE_MASK                        _MK_MASK_CONST(0x7777)
#define ISP_OP_AP_DM_SCALES_0_TL_SCALE_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_OP_AP_DM_SCALES_0_TL_SCALE_FIELD                    _MK_FIELD_CONST(0x7, ISP_OP_AP_DM_SCALES_0_TL_SCALE_SHIFT)
#define ISP_OP_AP_DM_SCALES_0_TL_SCALE_RANGE                    2:0
#define ISP_OP_AP_DM_SCALES_0_TL_SCALE_WOFFSET                  0x0
#define ISP_OP_AP_DM_SCALES_0_TL_SCALE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_SCALES_0_TL_SCALE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_SCALES_0_TL_SCALE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_SCALES_0_TL_SCALE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_OP_AP_DM_SCALES_0_TR_SCALE_SHIFT                    _MK_SHIFT_CONST(4)
#define ISP_OP_AP_DM_SCALES_0_TR_SCALE_FIELD                    _MK_FIELD_CONST(0x7, ISP_OP_AP_DM_SCALES_0_TR_SCALE_SHIFT)
#define ISP_OP_AP_DM_SCALES_0_TR_SCALE_RANGE                    6:4
#define ISP_OP_AP_DM_SCALES_0_TR_SCALE_WOFFSET                  0x0
#define ISP_OP_AP_DM_SCALES_0_TR_SCALE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_SCALES_0_TR_SCALE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_SCALES_0_TR_SCALE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_SCALES_0_TR_SCALE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_OP_AP_DM_SCALES_0_BL_SCALE_SHIFT                    _MK_SHIFT_CONST(8)
#define ISP_OP_AP_DM_SCALES_0_BL_SCALE_FIELD                    _MK_FIELD_CONST(0x7, ISP_OP_AP_DM_SCALES_0_BL_SCALE_SHIFT)
#define ISP_OP_AP_DM_SCALES_0_BL_SCALE_RANGE                    10:8
#define ISP_OP_AP_DM_SCALES_0_BL_SCALE_WOFFSET                  0x0
#define ISP_OP_AP_DM_SCALES_0_BL_SCALE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_SCALES_0_BL_SCALE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_SCALES_0_BL_SCALE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_SCALES_0_BL_SCALE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_OP_AP_DM_SCALES_0_BR_SCALE_SHIFT                    _MK_SHIFT_CONST(12)
#define ISP_OP_AP_DM_SCALES_0_BR_SCALE_FIELD                    _MK_FIELD_CONST(0x7, ISP_OP_AP_DM_SCALES_0_BR_SCALE_SHIFT)
#define ISP_OP_AP_DM_SCALES_0_BR_SCALE_RANGE                    14:12
#define ISP_OP_AP_DM_SCALES_0_BR_SCALE_WOFFSET                  0x0
#define ISP_OP_AP_DM_SCALES_0_BR_SCALE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_SCALES_0_BR_SCALE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_SCALES_0_BR_SCALE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_SCALES_0_BR_SCALE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_DM_TL_OFFSET_0
#define ISP_OP_AP_DM_TL_OFFSET_0                        _MK_ADDR_CONST(0x907)
#define ISP_OP_AP_DM_TL_OFFSET_0_SELWRE                         0x0
#define ISP_OP_AP_DM_TL_OFFSET_0_WORD_COUNT                     0x1
#define ISP_OP_AP_DM_TL_OFFSET_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_TL_OFFSET_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_TL_OFFSET_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_TL_OFFSET_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_TL_OFFSET_0_READ_MASK                      _MK_MASK_CONST(0x7f)
#define ISP_OP_AP_DM_TL_OFFSET_0_WRITE_MASK                     _MK_MASK_CONST(0x7f)
#define ISP_OP_AP_DM_TL_OFFSET_0_TL_OFFSET_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_OP_AP_DM_TL_OFFSET_0_TL_OFFSET_FIELD                        _MK_FIELD_CONST(0x7f, ISP_OP_AP_DM_TL_OFFSET_0_TL_OFFSET_SHIFT)
#define ISP_OP_AP_DM_TL_OFFSET_0_TL_OFFSET_RANGE                        6:0
#define ISP_OP_AP_DM_TL_OFFSET_0_TL_OFFSET_WOFFSET                      0x0
#define ISP_OP_AP_DM_TL_OFFSET_0_TL_OFFSET_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_TL_OFFSET_0_TL_OFFSET_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_TL_OFFSET_0_TL_OFFSET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_TL_OFFSET_0_TL_OFFSET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_DM_TL_COEFFS_0
#define ISP_OP_AP_DM_TL_COEFFS_0                        _MK_ADDR_CONST(0x908)
#define ISP_OP_AP_DM_TL_COEFFS_0_SELWRE                         0x0
#define ISP_OP_AP_DM_TL_COEFFS_0_WORD_COUNT                     0x1
#define ISP_OP_AP_DM_TL_COEFFS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_TL_COEFFS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_TL_COEFFS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_TL_COEFFS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_TL_COEFFS_0_READ_MASK                      _MK_MASK_CONST(0x7ff)
#define ISP_OP_AP_DM_TL_COEFFS_0_WRITE_MASK                     _MK_MASK_CONST(0x7ff)
#define ISP_OP_AP_DM_TL_COEFFS_0_TL_COEFF_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_OP_AP_DM_TL_COEFFS_0_TL_COEFF_FIELD                 _MK_FIELD_CONST(0x7ff, ISP_OP_AP_DM_TL_COEFFS_0_TL_COEFF_SHIFT)
#define ISP_OP_AP_DM_TL_COEFFS_0_TL_COEFF_RANGE                 10:0
#define ISP_OP_AP_DM_TL_COEFFS_0_TL_COEFF_WOFFSET                       0x0
#define ISP_OP_AP_DM_TL_COEFFS_0_TL_COEFF_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_TL_COEFFS_0_TL_COEFF_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_TL_COEFFS_0_TL_COEFF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_TL_COEFFS_0_TL_COEFF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_DM_TR_OFFSET_0
#define ISP_OP_AP_DM_TR_OFFSET_0                        _MK_ADDR_CONST(0x909)
#define ISP_OP_AP_DM_TR_OFFSET_0_SELWRE                         0x0
#define ISP_OP_AP_DM_TR_OFFSET_0_WORD_COUNT                     0x1
#define ISP_OP_AP_DM_TR_OFFSET_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_TR_OFFSET_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_TR_OFFSET_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_TR_OFFSET_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_TR_OFFSET_0_READ_MASK                      _MK_MASK_CONST(0x7f)
#define ISP_OP_AP_DM_TR_OFFSET_0_WRITE_MASK                     _MK_MASK_CONST(0x7f)
#define ISP_OP_AP_DM_TR_OFFSET_0_TR_OFFSET_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_OP_AP_DM_TR_OFFSET_0_TR_OFFSET_FIELD                        _MK_FIELD_CONST(0x7f, ISP_OP_AP_DM_TR_OFFSET_0_TR_OFFSET_SHIFT)
#define ISP_OP_AP_DM_TR_OFFSET_0_TR_OFFSET_RANGE                        6:0
#define ISP_OP_AP_DM_TR_OFFSET_0_TR_OFFSET_WOFFSET                      0x0
#define ISP_OP_AP_DM_TR_OFFSET_0_TR_OFFSET_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_TR_OFFSET_0_TR_OFFSET_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_TR_OFFSET_0_TR_OFFSET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_TR_OFFSET_0_TR_OFFSET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_DM_TR_COEFFS_0
#define ISP_OP_AP_DM_TR_COEFFS_0                        _MK_ADDR_CONST(0x90a)
#define ISP_OP_AP_DM_TR_COEFFS_0_SELWRE                         0x0
#define ISP_OP_AP_DM_TR_COEFFS_0_WORD_COUNT                     0x1
#define ISP_OP_AP_DM_TR_COEFFS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_TR_COEFFS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_TR_COEFFS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_TR_COEFFS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_TR_COEFFS_0_READ_MASK                      _MK_MASK_CONST(0x7ff)
#define ISP_OP_AP_DM_TR_COEFFS_0_WRITE_MASK                     _MK_MASK_CONST(0x7ff)
#define ISP_OP_AP_DM_TR_COEFFS_0_TR_COEFF_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_OP_AP_DM_TR_COEFFS_0_TR_COEFF_FIELD                 _MK_FIELD_CONST(0x7ff, ISP_OP_AP_DM_TR_COEFFS_0_TR_COEFF_SHIFT)
#define ISP_OP_AP_DM_TR_COEFFS_0_TR_COEFF_RANGE                 10:0
#define ISP_OP_AP_DM_TR_COEFFS_0_TR_COEFF_WOFFSET                       0x0
#define ISP_OP_AP_DM_TR_COEFFS_0_TR_COEFF_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_TR_COEFFS_0_TR_COEFF_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_TR_COEFFS_0_TR_COEFF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_TR_COEFFS_0_TR_COEFF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_DM_BL_OFFSET_0
#define ISP_OP_AP_DM_BL_OFFSET_0                        _MK_ADDR_CONST(0x90b)
#define ISP_OP_AP_DM_BL_OFFSET_0_SELWRE                         0x0
#define ISP_OP_AP_DM_BL_OFFSET_0_WORD_COUNT                     0x1
#define ISP_OP_AP_DM_BL_OFFSET_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_BL_OFFSET_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_BL_OFFSET_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_BL_OFFSET_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_BL_OFFSET_0_READ_MASK                      _MK_MASK_CONST(0x7f)
#define ISP_OP_AP_DM_BL_OFFSET_0_WRITE_MASK                     _MK_MASK_CONST(0x7f)
#define ISP_OP_AP_DM_BL_OFFSET_0_BL_OFFSET_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_OP_AP_DM_BL_OFFSET_0_BL_OFFSET_FIELD                        _MK_FIELD_CONST(0x7f, ISP_OP_AP_DM_BL_OFFSET_0_BL_OFFSET_SHIFT)
#define ISP_OP_AP_DM_BL_OFFSET_0_BL_OFFSET_RANGE                        6:0
#define ISP_OP_AP_DM_BL_OFFSET_0_BL_OFFSET_WOFFSET                      0x0
#define ISP_OP_AP_DM_BL_OFFSET_0_BL_OFFSET_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_BL_OFFSET_0_BL_OFFSET_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_BL_OFFSET_0_BL_OFFSET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_BL_OFFSET_0_BL_OFFSET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_DM_BL_COEFFS_0
#define ISP_OP_AP_DM_BL_COEFFS_0                        _MK_ADDR_CONST(0x90c)
#define ISP_OP_AP_DM_BL_COEFFS_0_SELWRE                         0x0
#define ISP_OP_AP_DM_BL_COEFFS_0_WORD_COUNT                     0x1
#define ISP_OP_AP_DM_BL_COEFFS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_BL_COEFFS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_BL_COEFFS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_BL_COEFFS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_BL_COEFFS_0_READ_MASK                      _MK_MASK_CONST(0x7ff)
#define ISP_OP_AP_DM_BL_COEFFS_0_WRITE_MASK                     _MK_MASK_CONST(0x7ff)
#define ISP_OP_AP_DM_BL_COEFFS_0_BL_COEFF_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_OP_AP_DM_BL_COEFFS_0_BL_COEFF_FIELD                 _MK_FIELD_CONST(0x7ff, ISP_OP_AP_DM_BL_COEFFS_0_BL_COEFF_SHIFT)
#define ISP_OP_AP_DM_BL_COEFFS_0_BL_COEFF_RANGE                 10:0
#define ISP_OP_AP_DM_BL_COEFFS_0_BL_COEFF_WOFFSET                       0x0
#define ISP_OP_AP_DM_BL_COEFFS_0_BL_COEFF_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_BL_COEFFS_0_BL_COEFF_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_BL_COEFFS_0_BL_COEFF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_BL_COEFFS_0_BL_COEFF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_DM_BR_OFFSET_0
#define ISP_OP_AP_DM_BR_OFFSET_0                        _MK_ADDR_CONST(0x90d)
#define ISP_OP_AP_DM_BR_OFFSET_0_SELWRE                         0x0
#define ISP_OP_AP_DM_BR_OFFSET_0_WORD_COUNT                     0x1
#define ISP_OP_AP_DM_BR_OFFSET_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_BR_OFFSET_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_BR_OFFSET_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_BR_OFFSET_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_BR_OFFSET_0_READ_MASK                      _MK_MASK_CONST(0x7f)
#define ISP_OP_AP_DM_BR_OFFSET_0_WRITE_MASK                     _MK_MASK_CONST(0x7f)
#define ISP_OP_AP_DM_BR_OFFSET_0_BR_OFFSET_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_OP_AP_DM_BR_OFFSET_0_BR_OFFSET_FIELD                        _MK_FIELD_CONST(0x7f, ISP_OP_AP_DM_BR_OFFSET_0_BR_OFFSET_SHIFT)
#define ISP_OP_AP_DM_BR_OFFSET_0_BR_OFFSET_RANGE                        6:0
#define ISP_OP_AP_DM_BR_OFFSET_0_BR_OFFSET_WOFFSET                      0x0
#define ISP_OP_AP_DM_BR_OFFSET_0_BR_OFFSET_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_BR_OFFSET_0_BR_OFFSET_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_BR_OFFSET_0_BR_OFFSET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_BR_OFFSET_0_BR_OFFSET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_DM_BR_COEFFS_0
#define ISP_OP_AP_DM_BR_COEFFS_0                        _MK_ADDR_CONST(0x90e)
#define ISP_OP_AP_DM_BR_COEFFS_0_SELWRE                         0x0
#define ISP_OP_AP_DM_BR_COEFFS_0_WORD_COUNT                     0x1
#define ISP_OP_AP_DM_BR_COEFFS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_BR_COEFFS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_BR_COEFFS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_BR_COEFFS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_BR_COEFFS_0_READ_MASK                      _MK_MASK_CONST(0x7ff)
#define ISP_OP_AP_DM_BR_COEFFS_0_WRITE_MASK                     _MK_MASK_CONST(0x7ff)
#define ISP_OP_AP_DM_BR_COEFFS_0_BR_COEFF_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_OP_AP_DM_BR_COEFFS_0_BR_COEFF_FIELD                 _MK_FIELD_CONST(0x7ff, ISP_OP_AP_DM_BR_COEFFS_0_BR_COEFF_SHIFT)
#define ISP_OP_AP_DM_BR_COEFFS_0_BR_COEFF_RANGE                 10:0
#define ISP_OP_AP_DM_BR_COEFFS_0_BR_COEFF_WOFFSET                       0x0
#define ISP_OP_AP_DM_BR_COEFFS_0_BR_COEFF_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_BR_COEFFS_0_BR_COEFF_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_BR_COEFFS_0_BR_COEFF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_DM_BR_COEFFS_0_BR_COEFF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_YC_TOP2Y_0
#define ISP_OP_AP_YC_TOP2Y_0                    _MK_ADDR_CONST(0x90f)
#define ISP_OP_AP_YC_TOP2Y_0_SELWRE                     0x0
#define ISP_OP_AP_YC_TOP2Y_0_WORD_COUNT                         0x1
#define ISP_OP_AP_YC_TOP2Y_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_TOP2Y_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_TOP2Y_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_TOP2Y_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_TOP2Y_0_READ_MASK                  _MK_MASK_CONST(0xfff0fff)
#define ISP_OP_AP_YC_TOP2Y_0_WRITE_MASK                         _MK_MASK_CONST(0xfff0fff)
#define ISP_OP_AP_YC_TOP2Y_0_YC_TL2Y_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_OP_AP_YC_TOP2Y_0_YC_TL2Y_FIELD                      _MK_FIELD_CONST(0xfff, ISP_OP_AP_YC_TOP2Y_0_YC_TL2Y_SHIFT)
#define ISP_OP_AP_YC_TOP2Y_0_YC_TL2Y_RANGE                      11:0
#define ISP_OP_AP_YC_TOP2Y_0_YC_TL2Y_WOFFSET                    0x0
#define ISP_OP_AP_YC_TOP2Y_0_YC_TL2Y_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_TOP2Y_0_YC_TL2Y_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_TOP2Y_0_YC_TL2Y_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_TOP2Y_0_YC_TL2Y_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_OP_AP_YC_TOP2Y_0_YC_TR2Y_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_OP_AP_YC_TOP2Y_0_YC_TR2Y_FIELD                      _MK_FIELD_CONST(0xfff, ISP_OP_AP_YC_TOP2Y_0_YC_TR2Y_SHIFT)
#define ISP_OP_AP_YC_TOP2Y_0_YC_TR2Y_RANGE                      27:16
#define ISP_OP_AP_YC_TOP2Y_0_YC_TR2Y_WOFFSET                    0x0
#define ISP_OP_AP_YC_TOP2Y_0_YC_TR2Y_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_TOP2Y_0_YC_TR2Y_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_TOP2Y_0_YC_TR2Y_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_TOP2Y_0_YC_TR2Y_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_YC_BOT2Y_0
#define ISP_OP_AP_YC_BOT2Y_0                    _MK_ADDR_CONST(0x910)
#define ISP_OP_AP_YC_BOT2Y_0_SELWRE                     0x0
#define ISP_OP_AP_YC_BOT2Y_0_WORD_COUNT                         0x1
#define ISP_OP_AP_YC_BOT2Y_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_BOT2Y_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_BOT2Y_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_BOT2Y_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_BOT2Y_0_READ_MASK                  _MK_MASK_CONST(0xfff0fff)
#define ISP_OP_AP_YC_BOT2Y_0_WRITE_MASK                         _MK_MASK_CONST(0xfff0fff)
#define ISP_OP_AP_YC_BOT2Y_0_YC_BL2Y_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_OP_AP_YC_BOT2Y_0_YC_BL2Y_FIELD                      _MK_FIELD_CONST(0xfff, ISP_OP_AP_YC_BOT2Y_0_YC_BL2Y_SHIFT)
#define ISP_OP_AP_YC_BOT2Y_0_YC_BL2Y_RANGE                      11:0
#define ISP_OP_AP_YC_BOT2Y_0_YC_BL2Y_WOFFSET                    0x0
#define ISP_OP_AP_YC_BOT2Y_0_YC_BL2Y_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_BOT2Y_0_YC_BL2Y_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_BOT2Y_0_YC_BL2Y_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_BOT2Y_0_YC_BL2Y_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_OP_AP_YC_BOT2Y_0_YC_BR2Y_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_OP_AP_YC_BOT2Y_0_YC_BR2Y_FIELD                      _MK_FIELD_CONST(0xfff, ISP_OP_AP_YC_BOT2Y_0_YC_BR2Y_SHIFT)
#define ISP_OP_AP_YC_BOT2Y_0_YC_BR2Y_RANGE                      27:16
#define ISP_OP_AP_YC_BOT2Y_0_YC_BR2Y_WOFFSET                    0x0
#define ISP_OP_AP_YC_BOT2Y_0_YC_BR2Y_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_BOT2Y_0_YC_BR2Y_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_BOT2Y_0_YC_BR2Y_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_BOT2Y_0_YC_BR2Y_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_YC_TOP2U_0
#define ISP_OP_AP_YC_TOP2U_0                    _MK_ADDR_CONST(0x911)
#define ISP_OP_AP_YC_TOP2U_0_SELWRE                     0x0
#define ISP_OP_AP_YC_TOP2U_0_WORD_COUNT                         0x1
#define ISP_OP_AP_YC_TOP2U_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_TOP2U_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_TOP2U_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_TOP2U_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_TOP2U_0_READ_MASK                  _MK_MASK_CONST(0xfff0fff)
#define ISP_OP_AP_YC_TOP2U_0_WRITE_MASK                         _MK_MASK_CONST(0xfff0fff)
#define ISP_OP_AP_YC_TOP2U_0_YC_TL2U_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_OP_AP_YC_TOP2U_0_YC_TL2U_FIELD                      _MK_FIELD_CONST(0xfff, ISP_OP_AP_YC_TOP2U_0_YC_TL2U_SHIFT)
#define ISP_OP_AP_YC_TOP2U_0_YC_TL2U_RANGE                      11:0
#define ISP_OP_AP_YC_TOP2U_0_YC_TL2U_WOFFSET                    0x0
#define ISP_OP_AP_YC_TOP2U_0_YC_TL2U_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_TOP2U_0_YC_TL2U_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_TOP2U_0_YC_TL2U_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_TOP2U_0_YC_TL2U_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_OP_AP_YC_TOP2U_0_YC_TR2U_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_OP_AP_YC_TOP2U_0_YC_TR2U_FIELD                      _MK_FIELD_CONST(0xfff, ISP_OP_AP_YC_TOP2U_0_YC_TR2U_SHIFT)
#define ISP_OP_AP_YC_TOP2U_0_YC_TR2U_RANGE                      27:16
#define ISP_OP_AP_YC_TOP2U_0_YC_TR2U_WOFFSET                    0x0
#define ISP_OP_AP_YC_TOP2U_0_YC_TR2U_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_TOP2U_0_YC_TR2U_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_TOP2U_0_YC_TR2U_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_TOP2U_0_YC_TR2U_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_YC_BOT2U_0
#define ISP_OP_AP_YC_BOT2U_0                    _MK_ADDR_CONST(0x912)
#define ISP_OP_AP_YC_BOT2U_0_SELWRE                     0x0
#define ISP_OP_AP_YC_BOT2U_0_WORD_COUNT                         0x1
#define ISP_OP_AP_YC_BOT2U_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_BOT2U_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_BOT2U_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_BOT2U_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_BOT2U_0_READ_MASK                  _MK_MASK_CONST(0xfff0fff)
#define ISP_OP_AP_YC_BOT2U_0_WRITE_MASK                         _MK_MASK_CONST(0xfff0fff)
#define ISP_OP_AP_YC_BOT2U_0_YC_BL2U_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_OP_AP_YC_BOT2U_0_YC_BL2U_FIELD                      _MK_FIELD_CONST(0xfff, ISP_OP_AP_YC_BOT2U_0_YC_BL2U_SHIFT)
#define ISP_OP_AP_YC_BOT2U_0_YC_BL2U_RANGE                      11:0
#define ISP_OP_AP_YC_BOT2U_0_YC_BL2U_WOFFSET                    0x0
#define ISP_OP_AP_YC_BOT2U_0_YC_BL2U_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_BOT2U_0_YC_BL2U_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_BOT2U_0_YC_BL2U_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_BOT2U_0_YC_BL2U_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_OP_AP_YC_BOT2U_0_YC_BR2U_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_OP_AP_YC_BOT2U_0_YC_BR2U_FIELD                      _MK_FIELD_CONST(0xfff, ISP_OP_AP_YC_BOT2U_0_YC_BR2U_SHIFT)
#define ISP_OP_AP_YC_BOT2U_0_YC_BR2U_RANGE                      27:16
#define ISP_OP_AP_YC_BOT2U_0_YC_BR2U_WOFFSET                    0x0
#define ISP_OP_AP_YC_BOT2U_0_YC_BR2U_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_BOT2U_0_YC_BR2U_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_BOT2U_0_YC_BR2U_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_BOT2U_0_YC_BR2U_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_YC_TOP2V_0
#define ISP_OP_AP_YC_TOP2V_0                    _MK_ADDR_CONST(0x913)
#define ISP_OP_AP_YC_TOP2V_0_SELWRE                     0x0
#define ISP_OP_AP_YC_TOP2V_0_WORD_COUNT                         0x1
#define ISP_OP_AP_YC_TOP2V_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_TOP2V_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_TOP2V_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_TOP2V_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_TOP2V_0_READ_MASK                  _MK_MASK_CONST(0xfff0fff)
#define ISP_OP_AP_YC_TOP2V_0_WRITE_MASK                         _MK_MASK_CONST(0xfff0fff)
#define ISP_OP_AP_YC_TOP2V_0_YC_TL2V_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_OP_AP_YC_TOP2V_0_YC_TL2V_FIELD                      _MK_FIELD_CONST(0xfff, ISP_OP_AP_YC_TOP2V_0_YC_TL2V_SHIFT)
#define ISP_OP_AP_YC_TOP2V_0_YC_TL2V_RANGE                      11:0
#define ISP_OP_AP_YC_TOP2V_0_YC_TL2V_WOFFSET                    0x0
#define ISP_OP_AP_YC_TOP2V_0_YC_TL2V_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_TOP2V_0_YC_TL2V_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_TOP2V_0_YC_TL2V_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_TOP2V_0_YC_TL2V_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_OP_AP_YC_TOP2V_0_YC_TR2V_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_OP_AP_YC_TOP2V_0_YC_TR2V_FIELD                      _MK_FIELD_CONST(0xfff, ISP_OP_AP_YC_TOP2V_0_YC_TR2V_SHIFT)
#define ISP_OP_AP_YC_TOP2V_0_YC_TR2V_RANGE                      27:16
#define ISP_OP_AP_YC_TOP2V_0_YC_TR2V_WOFFSET                    0x0
#define ISP_OP_AP_YC_TOP2V_0_YC_TR2V_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_TOP2V_0_YC_TR2V_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_TOP2V_0_YC_TR2V_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_TOP2V_0_YC_TR2V_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_YC_BOT2V_0
#define ISP_OP_AP_YC_BOT2V_0                    _MK_ADDR_CONST(0x914)
#define ISP_OP_AP_YC_BOT2V_0_SELWRE                     0x0
#define ISP_OP_AP_YC_BOT2V_0_WORD_COUNT                         0x1
#define ISP_OP_AP_YC_BOT2V_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_BOT2V_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_BOT2V_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_BOT2V_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_BOT2V_0_READ_MASK                  _MK_MASK_CONST(0xfff0fff)
#define ISP_OP_AP_YC_BOT2V_0_WRITE_MASK                         _MK_MASK_CONST(0xfff0fff)
#define ISP_OP_AP_YC_BOT2V_0_YC_BL2V_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_OP_AP_YC_BOT2V_0_YC_BL2V_FIELD                      _MK_FIELD_CONST(0xfff, ISP_OP_AP_YC_BOT2V_0_YC_BL2V_SHIFT)
#define ISP_OP_AP_YC_BOT2V_0_YC_BL2V_RANGE                      11:0
#define ISP_OP_AP_YC_BOT2V_0_YC_BL2V_WOFFSET                    0x0
#define ISP_OP_AP_YC_BOT2V_0_YC_BL2V_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_BOT2V_0_YC_BL2V_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_BOT2V_0_YC_BL2V_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_BOT2V_0_YC_BL2V_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_OP_AP_YC_BOT2V_0_YC_BR2V_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_OP_AP_YC_BOT2V_0_YC_BR2V_FIELD                      _MK_FIELD_CONST(0xfff, ISP_OP_AP_YC_BOT2V_0_YC_BR2V_SHIFT)
#define ISP_OP_AP_YC_BOT2V_0_YC_BR2V_RANGE                      27:16
#define ISP_OP_AP_YC_BOT2V_0_YC_BR2V_WOFFSET                    0x0
#define ISP_OP_AP_YC_BOT2V_0_YC_BR2V_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_BOT2V_0_YC_BR2V_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_BOT2V_0_YC_BR2V_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YC_BOT2V_0_YC_BR2V_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_YS_CTRL_0
#define ISP_OP_AP_YS_CTRL_0                     _MK_ADDR_CONST(0x915)
#define ISP_OP_AP_YS_CTRL_0_SELWRE                      0x0
#define ISP_OP_AP_YS_CTRL_0_WORD_COUNT                  0x1
#define ISP_OP_AP_YS_CTRL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YS_CTRL_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YS_CTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YS_CTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YS_CTRL_0_READ_MASK                   _MK_MASK_CONST(0x3)
#define ISP_OP_AP_YS_CTRL_0_WRITE_MASK                  _MK_MASK_CONST(0x3)
#define ISP_OP_AP_YS_CTRL_0_YS_SCALE_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_OP_AP_YS_CTRL_0_YS_SCALE_FIELD                      _MK_FIELD_CONST(0x3, ISP_OP_AP_YS_CTRL_0_YS_SCALE_SHIFT)
#define ISP_OP_AP_YS_CTRL_0_YS_SCALE_RANGE                      1:0
#define ISP_OP_AP_YS_CTRL_0_YS_SCALE_WOFFSET                    0x0
#define ISP_OP_AP_YS_CTRL_0_YS_SCALE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YS_CTRL_0_YS_SCALE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YS_CTRL_0_YS_SCALE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YS_CTRL_0_YS_SCALE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_YS_C_OFFSET_0
#define ISP_OP_AP_YS_C_OFFSET_0                 _MK_ADDR_CONST(0x916)
#define ISP_OP_AP_YS_C_OFFSET_0_SELWRE                  0x0
#define ISP_OP_AP_YS_C_OFFSET_0_WORD_COUNT                      0x1
#define ISP_OP_AP_YS_C_OFFSET_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YS_C_OFFSET_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YS_C_OFFSET_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YS_C_OFFSET_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YS_C_OFFSET_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define ISP_OP_AP_YS_C_OFFSET_0_WRITE_MASK                      _MK_MASK_CONST(0xff)
#define ISP_OP_AP_YS_C_OFFSET_0_OFFSET_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_OP_AP_YS_C_OFFSET_0_OFFSET_FIELD                    _MK_FIELD_CONST(0xff, ISP_OP_AP_YS_C_OFFSET_0_OFFSET_SHIFT)
#define ISP_OP_AP_YS_C_OFFSET_0_OFFSET_RANGE                    7:0
#define ISP_OP_AP_YS_C_OFFSET_0_OFFSET_WOFFSET                  0x0
#define ISP_OP_AP_YS_C_OFFSET_0_OFFSET_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YS_C_OFFSET_0_OFFSET_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YS_C_OFFSET_0_OFFSET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YS_C_OFFSET_0_OFFSET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_YS_C_COEFFS_0
#define ISP_OP_AP_YS_C_COEFFS_0                 _MK_ADDR_CONST(0x917)
#define ISP_OP_AP_YS_C_COEFFS_0_SELWRE                  0x0
#define ISP_OP_AP_YS_C_COEFFS_0_WORD_COUNT                      0x1
#define ISP_OP_AP_YS_C_COEFFS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YS_C_COEFFS_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YS_C_COEFFS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YS_C_COEFFS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YS_C_COEFFS_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define ISP_OP_AP_YS_C_COEFFS_0_WRITE_MASK                      _MK_MASK_CONST(0xff)
#define ISP_OP_AP_YS_C_COEFFS_0_C_COEFF_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_OP_AP_YS_C_COEFFS_0_C_COEFF_FIELD                   _MK_FIELD_CONST(0xff, ISP_OP_AP_YS_C_COEFFS_0_C_COEFF_SHIFT)
#define ISP_OP_AP_YS_C_COEFFS_0_C_COEFF_RANGE                   7:0
#define ISP_OP_AP_YS_C_COEFFS_0_C_COEFF_WOFFSET                 0x0
#define ISP_OP_AP_YS_C_COEFFS_0_C_COEFF_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YS_C_COEFFS_0_C_COEFF_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YS_C_COEFFS_0_C_COEFF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_OP_AP_YS_C_COEFFS_0_C_COEFF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_APO_CTRL_0
#define ISP_OP_AP_APO_CTRL_0                    _MK_ADDR_CONST(0x918)
#define ISP_OP_AP_APO_CTRL_0_SELWRE                     0x0
#define ISP_OP_AP_APO_CTRL_0_WORD_COUNT                         0x1
#define ISP_OP_AP_APO_CTRL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_OP_AP_APO_CTRL_0_RESET_MASK                         _MK_MASK_CONST(0x2)
#define ISP_OP_AP_APO_CTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_APO_CTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_APO_CTRL_0_READ_MASK                  _MK_MASK_CONST(0x2)
#define ISP_OP_AP_APO_CTRL_0_WRITE_MASK                         _MK_MASK_CONST(0x2)
#define ISP_OP_AP_APO_CTRL_0_CSC_ENABLE_SHIFT                   _MK_SHIFT_CONST(1)
#define ISP_OP_AP_APO_CTRL_0_CSC_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, ISP_OP_AP_APO_CTRL_0_CSC_ENABLE_SHIFT)
#define ISP_OP_AP_APO_CTRL_0_CSC_ENABLE_RANGE                   1:1
#define ISP_OP_AP_APO_CTRL_0_CSC_ENABLE_WOFFSET                 0x0
#define ISP_OP_AP_APO_CTRL_0_CSC_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_APO_CTRL_0_CSC_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ISP_OP_AP_APO_CTRL_0_CSC_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_OP_AP_APO_CTRL_0_CSC_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_AP_CTRL_0
#define ISP_OP_AP_AP_CTRL_0                     _MK_ADDR_CONST(0x919)
#define ISP_OP_AP_AP_CTRL_0_SELWRE                      0x0
#define ISP_OP_AP_AP_CTRL_0_WORD_COUNT                  0x1
#define ISP_OP_AP_AP_CTRL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_OP_AP_AP_CTRL_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define ISP_OP_AP_AP_CTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_OP_AP_AP_CTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_AP_CTRL_0_READ_MASK                   _MK_MASK_CONST(0x3)
#define ISP_OP_AP_AP_CTRL_0_WRITE_MASK                  _MK_MASK_CONST(0x3)
#define ISP_OP_AP_AP_CTRL_0_OP_CTRL_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_OP_AP_AP_CTRL_0_OP_CTRL_FIELD                       _MK_FIELD_CONST(0x3, ISP_OP_AP_AP_CTRL_0_OP_CTRL_SHIFT)
#define ISP_OP_AP_AP_CTRL_0_OP_CTRL_RANGE                       1:0
#define ISP_OP_AP_AP_CTRL_0_OP_CTRL_WOFFSET                     0x0
#define ISP_OP_AP_AP_CTRL_0_OP_CTRL_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_AP_CTRL_0_OP_CTRL_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define ISP_OP_AP_AP_CTRL_0_OP_CTRL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_AP_AP_CTRL_0_OP_CTRL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define LW_ISP_FM_THRESH_BIT    8
#define LW_ISP_FM_COEFF_PRECISION       4
#define LW_ISP_FM_NC_PRECISION  6
#define LW_ISP_NUM_FM_COEFFS    9
#define LW_ISP_NC_GAIN_PRECISION        2
#define LW_ISP_FM_MAX_HWIN      64
#define LW_ISP_FM_MAX_VWIN      64

// Register ISP_OP_AP_FM_CTRL_0
#define ISP_OP_AP_FM_CTRL_0                     _MK_ADDR_CONST(0x91a)
#define ISP_OP_AP_FM_CTRL_0_SELWRE                      0x0
#define ISP_OP_AP_FM_CTRL_0_WORD_COUNT                  0x1
#define ISP_OP_AP_FM_CTRL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_CTRL_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define ISP_OP_AP_FM_CTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_CTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_CTRL_0_READ_MASK                   _MK_MASK_CONST(0x31f)
#define ISP_OP_AP_FM_CTRL_0_WRITE_MASK                  _MK_MASK_CONST(0x31f)
#define ISP_OP_AP_FM_CTRL_0_ENABLE_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_OP_AP_FM_CTRL_0_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, ISP_OP_AP_FM_CTRL_0_ENABLE_SHIFT)
#define ISP_OP_AP_FM_CTRL_0_ENABLE_RANGE                        0:0
#define ISP_OP_AP_FM_CTRL_0_ENABLE_WOFFSET                      0x0
#define ISP_OP_AP_FM_CTRL_0_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_CTRL_0_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ISP_OP_AP_FM_CTRL_0_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_CTRL_0_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_OP_AP_FM_CTRL_0_NC_ENABLE_SHIFT                     _MK_SHIFT_CONST(1)
#define ISP_OP_AP_FM_CTRL_0_NC_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, ISP_OP_AP_FM_CTRL_0_NC_ENABLE_SHIFT)
#define ISP_OP_AP_FM_CTRL_0_NC_ENABLE_RANGE                     1:1
#define ISP_OP_AP_FM_CTRL_0_NC_ENABLE_WOFFSET                   0x0
#define ISP_OP_AP_FM_CTRL_0_NC_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_CTRL_0_NC_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ISP_OP_AP_FM_CTRL_0_NC_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_CTRL_0_NC_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_OP_AP_FM_CTRL_0_NC_GAIN_SHIFT                       _MK_SHIFT_CONST(2)
#define ISP_OP_AP_FM_CTRL_0_NC_GAIN_FIELD                       _MK_FIELD_CONST(0x7, ISP_OP_AP_FM_CTRL_0_NC_GAIN_SHIFT)
#define ISP_OP_AP_FM_CTRL_0_NC_GAIN_RANGE                       4:2
#define ISP_OP_AP_FM_CTRL_0_NC_GAIN_WOFFSET                     0x0
#define ISP_OP_AP_FM_CTRL_0_NC_GAIN_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_CTRL_0_NC_GAIN_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_CTRL_0_NC_GAIN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_CTRL_0_NC_GAIN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_OP_AP_FM_CTRL_0_COEFF_GAIN_SHIFT                    _MK_SHIFT_CONST(8)
#define ISP_OP_AP_FM_CTRL_0_COEFF_GAIN_FIELD                    _MK_FIELD_CONST(0x3, ISP_OP_AP_FM_CTRL_0_COEFF_GAIN_SHIFT)
#define ISP_OP_AP_FM_CTRL_0_COEFF_GAIN_RANGE                    9:8
#define ISP_OP_AP_FM_CTRL_0_COEFF_GAIN_WOFFSET                  0x0
#define ISP_OP_AP_FM_CTRL_0_COEFF_GAIN_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_CTRL_0_COEFF_GAIN_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_CTRL_0_COEFF_GAIN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_CTRL_0_COEFF_GAIN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_FM_TL_COEFFSA_0
#define ISP_OP_AP_FM_TL_COEFFSA_0                       _MK_ADDR_CONST(0x91b)
#define ISP_OP_AP_FM_TL_COEFFSA_0_SELWRE                        0x0
#define ISP_OP_AP_FM_TL_COEFFSA_0_WORD_COUNT                    0x1
#define ISP_OP_AP_FM_TL_COEFFSA_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSA_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSA_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSA_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSA_0_READ_MASK                     _MK_MASK_CONST(0xf8f8f8f8)
#define ISP_OP_AP_FM_TL_COEFFSA_0_WRITE_MASK                    _MK_MASK_CONST(0xf8f8f8f8)
#define ISP_OP_AP_FM_TL_COEFFSA_0_TL_COEFF_0_SHIFT                      _MK_SHIFT_CONST(3)
#define ISP_OP_AP_FM_TL_COEFFSA_0_TL_COEFF_0_FIELD                      _MK_FIELD_CONST(0x1f, ISP_OP_AP_FM_TL_COEFFSA_0_TL_COEFF_0_SHIFT)
#define ISP_OP_AP_FM_TL_COEFFSA_0_TL_COEFF_0_RANGE                      7:3
#define ISP_OP_AP_FM_TL_COEFFSA_0_TL_COEFF_0_WOFFSET                    0x0
#define ISP_OP_AP_FM_TL_COEFFSA_0_TL_COEFF_0_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSA_0_TL_COEFF_0_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSA_0_TL_COEFF_0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSA_0_TL_COEFF_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_OP_AP_FM_TL_COEFFSA_0_TL_COEFF_1_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_OP_AP_FM_TL_COEFFSA_0_TL_COEFF_1_FIELD                      _MK_FIELD_CONST(0x1f, ISP_OP_AP_FM_TL_COEFFSA_0_TL_COEFF_1_SHIFT)
#define ISP_OP_AP_FM_TL_COEFFSA_0_TL_COEFF_1_RANGE                      15:11
#define ISP_OP_AP_FM_TL_COEFFSA_0_TL_COEFF_1_WOFFSET                    0x0
#define ISP_OP_AP_FM_TL_COEFFSA_0_TL_COEFF_1_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSA_0_TL_COEFF_1_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSA_0_TL_COEFF_1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSA_0_TL_COEFF_1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_OP_AP_FM_TL_COEFFSA_0_TL_COEFF_2_SHIFT                      _MK_SHIFT_CONST(19)
#define ISP_OP_AP_FM_TL_COEFFSA_0_TL_COEFF_2_FIELD                      _MK_FIELD_CONST(0x1f, ISP_OP_AP_FM_TL_COEFFSA_0_TL_COEFF_2_SHIFT)
#define ISP_OP_AP_FM_TL_COEFFSA_0_TL_COEFF_2_RANGE                      23:19
#define ISP_OP_AP_FM_TL_COEFFSA_0_TL_COEFF_2_WOFFSET                    0x0
#define ISP_OP_AP_FM_TL_COEFFSA_0_TL_COEFF_2_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSA_0_TL_COEFF_2_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSA_0_TL_COEFF_2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSA_0_TL_COEFF_2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_OP_AP_FM_TL_COEFFSA_0_TL_COEFF_3_SHIFT                      _MK_SHIFT_CONST(27)
#define ISP_OP_AP_FM_TL_COEFFSA_0_TL_COEFF_3_FIELD                      _MK_FIELD_CONST(0x1f, ISP_OP_AP_FM_TL_COEFFSA_0_TL_COEFF_3_SHIFT)
#define ISP_OP_AP_FM_TL_COEFFSA_0_TL_COEFF_3_RANGE                      31:27
#define ISP_OP_AP_FM_TL_COEFFSA_0_TL_COEFF_3_WOFFSET                    0x0
#define ISP_OP_AP_FM_TL_COEFFSA_0_TL_COEFF_3_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSA_0_TL_COEFF_3_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSA_0_TL_COEFF_3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSA_0_TL_COEFF_3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_FM_TL_COEFFSB_0
#define ISP_OP_AP_FM_TL_COEFFSB_0                       _MK_ADDR_CONST(0x91c)
#define ISP_OP_AP_FM_TL_COEFFSB_0_SELWRE                        0x0
#define ISP_OP_AP_FM_TL_COEFFSB_0_WORD_COUNT                    0x1
#define ISP_OP_AP_FM_TL_COEFFSB_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSB_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSB_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSB_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSB_0_READ_MASK                     _MK_MASK_CONST(0xf8f8f8f8)
#define ISP_OP_AP_FM_TL_COEFFSB_0_WRITE_MASK                    _MK_MASK_CONST(0xf8f8f8f8)
#define ISP_OP_AP_FM_TL_COEFFSB_0_TL_COEFF_4_SHIFT                      _MK_SHIFT_CONST(3)
#define ISP_OP_AP_FM_TL_COEFFSB_0_TL_COEFF_4_FIELD                      _MK_FIELD_CONST(0x1f, ISP_OP_AP_FM_TL_COEFFSB_0_TL_COEFF_4_SHIFT)
#define ISP_OP_AP_FM_TL_COEFFSB_0_TL_COEFF_4_RANGE                      7:3
#define ISP_OP_AP_FM_TL_COEFFSB_0_TL_COEFF_4_WOFFSET                    0x0
#define ISP_OP_AP_FM_TL_COEFFSB_0_TL_COEFF_4_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSB_0_TL_COEFF_4_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSB_0_TL_COEFF_4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSB_0_TL_COEFF_4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_OP_AP_FM_TL_COEFFSB_0_TL_COEFF_5_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_OP_AP_FM_TL_COEFFSB_0_TL_COEFF_5_FIELD                      _MK_FIELD_CONST(0x1f, ISP_OP_AP_FM_TL_COEFFSB_0_TL_COEFF_5_SHIFT)
#define ISP_OP_AP_FM_TL_COEFFSB_0_TL_COEFF_5_RANGE                      15:11
#define ISP_OP_AP_FM_TL_COEFFSB_0_TL_COEFF_5_WOFFSET                    0x0
#define ISP_OP_AP_FM_TL_COEFFSB_0_TL_COEFF_5_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSB_0_TL_COEFF_5_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSB_0_TL_COEFF_5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSB_0_TL_COEFF_5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_OP_AP_FM_TL_COEFFSB_0_TL_COEFF_6_SHIFT                      _MK_SHIFT_CONST(19)
#define ISP_OP_AP_FM_TL_COEFFSB_0_TL_COEFF_6_FIELD                      _MK_FIELD_CONST(0x1f, ISP_OP_AP_FM_TL_COEFFSB_0_TL_COEFF_6_SHIFT)
#define ISP_OP_AP_FM_TL_COEFFSB_0_TL_COEFF_6_RANGE                      23:19
#define ISP_OP_AP_FM_TL_COEFFSB_0_TL_COEFF_6_WOFFSET                    0x0
#define ISP_OP_AP_FM_TL_COEFFSB_0_TL_COEFF_6_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSB_0_TL_COEFF_6_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSB_0_TL_COEFF_6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSB_0_TL_COEFF_6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_OP_AP_FM_TL_COEFFSB_0_TL_COEFF_7_SHIFT                      _MK_SHIFT_CONST(27)
#define ISP_OP_AP_FM_TL_COEFFSB_0_TL_COEFF_7_FIELD                      _MK_FIELD_CONST(0x1f, ISP_OP_AP_FM_TL_COEFFSB_0_TL_COEFF_7_SHIFT)
#define ISP_OP_AP_FM_TL_COEFFSB_0_TL_COEFF_7_RANGE                      31:27
#define ISP_OP_AP_FM_TL_COEFFSB_0_TL_COEFF_7_WOFFSET                    0x0
#define ISP_OP_AP_FM_TL_COEFFSB_0_TL_COEFF_7_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSB_0_TL_COEFF_7_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSB_0_TL_COEFF_7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSB_0_TL_COEFF_7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_FM_TL_COEFFSC_0
#define ISP_OP_AP_FM_TL_COEFFSC_0                       _MK_ADDR_CONST(0x91d)
#define ISP_OP_AP_FM_TL_COEFFSC_0_SELWRE                        0x0
#define ISP_OP_AP_FM_TL_COEFFSC_0_WORD_COUNT                    0x1
#define ISP_OP_AP_FM_TL_COEFFSC_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSC_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSC_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSC_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSC_0_READ_MASK                     _MK_MASK_CONST(0xf8)
#define ISP_OP_AP_FM_TL_COEFFSC_0_WRITE_MASK                    _MK_MASK_CONST(0xf8)
#define ISP_OP_AP_FM_TL_COEFFSC_0_TL_COEFF_8_SHIFT                      _MK_SHIFT_CONST(3)
#define ISP_OP_AP_FM_TL_COEFFSC_0_TL_COEFF_8_FIELD                      _MK_FIELD_CONST(0x1f, ISP_OP_AP_FM_TL_COEFFSC_0_TL_COEFF_8_SHIFT)
#define ISP_OP_AP_FM_TL_COEFFSC_0_TL_COEFF_8_RANGE                      7:3
#define ISP_OP_AP_FM_TL_COEFFSC_0_TL_COEFF_8_WOFFSET                    0x0
#define ISP_OP_AP_FM_TL_COEFFSC_0_TL_COEFF_8_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSC_0_TL_COEFF_8_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSC_0_TL_COEFF_8_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TL_COEFFSC_0_TL_COEFF_8_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_FM_TR_COEFFSA_0
#define ISP_OP_AP_FM_TR_COEFFSA_0                       _MK_ADDR_CONST(0x91e)
#define ISP_OP_AP_FM_TR_COEFFSA_0_SELWRE                        0x0
#define ISP_OP_AP_FM_TR_COEFFSA_0_WORD_COUNT                    0x1
#define ISP_OP_AP_FM_TR_COEFFSA_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSA_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSA_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSA_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSA_0_READ_MASK                     _MK_MASK_CONST(0xf8f8f8f8)
#define ISP_OP_AP_FM_TR_COEFFSA_0_WRITE_MASK                    _MK_MASK_CONST(0xf8f8f8f8)
#define ISP_OP_AP_FM_TR_COEFFSA_0_TR_COEFF_0_SHIFT                      _MK_SHIFT_CONST(3)
#define ISP_OP_AP_FM_TR_COEFFSA_0_TR_COEFF_0_FIELD                      _MK_FIELD_CONST(0x1f, ISP_OP_AP_FM_TR_COEFFSA_0_TR_COEFF_0_SHIFT)
#define ISP_OP_AP_FM_TR_COEFFSA_0_TR_COEFF_0_RANGE                      7:3
#define ISP_OP_AP_FM_TR_COEFFSA_0_TR_COEFF_0_WOFFSET                    0x0
#define ISP_OP_AP_FM_TR_COEFFSA_0_TR_COEFF_0_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSA_0_TR_COEFF_0_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSA_0_TR_COEFF_0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSA_0_TR_COEFF_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_OP_AP_FM_TR_COEFFSA_0_TR_COEFF_1_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_OP_AP_FM_TR_COEFFSA_0_TR_COEFF_1_FIELD                      _MK_FIELD_CONST(0x1f, ISP_OP_AP_FM_TR_COEFFSA_0_TR_COEFF_1_SHIFT)
#define ISP_OP_AP_FM_TR_COEFFSA_0_TR_COEFF_1_RANGE                      15:11
#define ISP_OP_AP_FM_TR_COEFFSA_0_TR_COEFF_1_WOFFSET                    0x0
#define ISP_OP_AP_FM_TR_COEFFSA_0_TR_COEFF_1_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSA_0_TR_COEFF_1_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSA_0_TR_COEFF_1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSA_0_TR_COEFF_1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_OP_AP_FM_TR_COEFFSA_0_TR_COEFF_2_SHIFT                      _MK_SHIFT_CONST(19)
#define ISP_OP_AP_FM_TR_COEFFSA_0_TR_COEFF_2_FIELD                      _MK_FIELD_CONST(0x1f, ISP_OP_AP_FM_TR_COEFFSA_0_TR_COEFF_2_SHIFT)
#define ISP_OP_AP_FM_TR_COEFFSA_0_TR_COEFF_2_RANGE                      23:19
#define ISP_OP_AP_FM_TR_COEFFSA_0_TR_COEFF_2_WOFFSET                    0x0
#define ISP_OP_AP_FM_TR_COEFFSA_0_TR_COEFF_2_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSA_0_TR_COEFF_2_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSA_0_TR_COEFF_2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSA_0_TR_COEFF_2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_OP_AP_FM_TR_COEFFSA_0_TR_COEFF_3_SHIFT                      _MK_SHIFT_CONST(27)
#define ISP_OP_AP_FM_TR_COEFFSA_0_TR_COEFF_3_FIELD                      _MK_FIELD_CONST(0x1f, ISP_OP_AP_FM_TR_COEFFSA_0_TR_COEFF_3_SHIFT)
#define ISP_OP_AP_FM_TR_COEFFSA_0_TR_COEFF_3_RANGE                      31:27
#define ISP_OP_AP_FM_TR_COEFFSA_0_TR_COEFF_3_WOFFSET                    0x0
#define ISP_OP_AP_FM_TR_COEFFSA_0_TR_COEFF_3_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSA_0_TR_COEFF_3_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSA_0_TR_COEFF_3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSA_0_TR_COEFF_3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_FM_TR_COEFFSB_0
#define ISP_OP_AP_FM_TR_COEFFSB_0                       _MK_ADDR_CONST(0x91f)
#define ISP_OP_AP_FM_TR_COEFFSB_0_SELWRE                        0x0
#define ISP_OP_AP_FM_TR_COEFFSB_0_WORD_COUNT                    0x1
#define ISP_OP_AP_FM_TR_COEFFSB_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSB_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSB_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSB_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSB_0_READ_MASK                     _MK_MASK_CONST(0xf8f8f8f8)
#define ISP_OP_AP_FM_TR_COEFFSB_0_WRITE_MASK                    _MK_MASK_CONST(0xf8f8f8f8)
#define ISP_OP_AP_FM_TR_COEFFSB_0_TR_COEFF_4_SHIFT                      _MK_SHIFT_CONST(3)
#define ISP_OP_AP_FM_TR_COEFFSB_0_TR_COEFF_4_FIELD                      _MK_FIELD_CONST(0x1f, ISP_OP_AP_FM_TR_COEFFSB_0_TR_COEFF_4_SHIFT)
#define ISP_OP_AP_FM_TR_COEFFSB_0_TR_COEFF_4_RANGE                      7:3
#define ISP_OP_AP_FM_TR_COEFFSB_0_TR_COEFF_4_WOFFSET                    0x0
#define ISP_OP_AP_FM_TR_COEFFSB_0_TR_COEFF_4_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSB_0_TR_COEFF_4_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSB_0_TR_COEFF_4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSB_0_TR_COEFF_4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_OP_AP_FM_TR_COEFFSB_0_TR_COEFF_5_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_OP_AP_FM_TR_COEFFSB_0_TR_COEFF_5_FIELD                      _MK_FIELD_CONST(0x1f, ISP_OP_AP_FM_TR_COEFFSB_0_TR_COEFF_5_SHIFT)
#define ISP_OP_AP_FM_TR_COEFFSB_0_TR_COEFF_5_RANGE                      15:11
#define ISP_OP_AP_FM_TR_COEFFSB_0_TR_COEFF_5_WOFFSET                    0x0
#define ISP_OP_AP_FM_TR_COEFFSB_0_TR_COEFF_5_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSB_0_TR_COEFF_5_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSB_0_TR_COEFF_5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSB_0_TR_COEFF_5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_OP_AP_FM_TR_COEFFSB_0_TR_COEFF_6_SHIFT                      _MK_SHIFT_CONST(19)
#define ISP_OP_AP_FM_TR_COEFFSB_0_TR_COEFF_6_FIELD                      _MK_FIELD_CONST(0x1f, ISP_OP_AP_FM_TR_COEFFSB_0_TR_COEFF_6_SHIFT)
#define ISP_OP_AP_FM_TR_COEFFSB_0_TR_COEFF_6_RANGE                      23:19
#define ISP_OP_AP_FM_TR_COEFFSB_0_TR_COEFF_6_WOFFSET                    0x0
#define ISP_OP_AP_FM_TR_COEFFSB_0_TR_COEFF_6_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSB_0_TR_COEFF_6_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSB_0_TR_COEFF_6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSB_0_TR_COEFF_6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_OP_AP_FM_TR_COEFFSB_0_TR_COEFF_7_SHIFT                      _MK_SHIFT_CONST(27)
#define ISP_OP_AP_FM_TR_COEFFSB_0_TR_COEFF_7_FIELD                      _MK_FIELD_CONST(0x1f, ISP_OP_AP_FM_TR_COEFFSB_0_TR_COEFF_7_SHIFT)
#define ISP_OP_AP_FM_TR_COEFFSB_0_TR_COEFF_7_RANGE                      31:27
#define ISP_OP_AP_FM_TR_COEFFSB_0_TR_COEFF_7_WOFFSET                    0x0
#define ISP_OP_AP_FM_TR_COEFFSB_0_TR_COEFF_7_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSB_0_TR_COEFF_7_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSB_0_TR_COEFF_7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSB_0_TR_COEFF_7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_FM_TR_COEFFSC_0
#define ISP_OP_AP_FM_TR_COEFFSC_0                       _MK_ADDR_CONST(0x920)
#define ISP_OP_AP_FM_TR_COEFFSC_0_SELWRE                        0x0
#define ISP_OP_AP_FM_TR_COEFFSC_0_WORD_COUNT                    0x1
#define ISP_OP_AP_FM_TR_COEFFSC_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSC_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSC_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSC_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSC_0_READ_MASK                     _MK_MASK_CONST(0xf8)
#define ISP_OP_AP_FM_TR_COEFFSC_0_WRITE_MASK                    _MK_MASK_CONST(0xf8)
#define ISP_OP_AP_FM_TR_COEFFSC_0_TR_COEFF_8_SHIFT                      _MK_SHIFT_CONST(3)
#define ISP_OP_AP_FM_TR_COEFFSC_0_TR_COEFF_8_FIELD                      _MK_FIELD_CONST(0x1f, ISP_OP_AP_FM_TR_COEFFSC_0_TR_COEFF_8_SHIFT)
#define ISP_OP_AP_FM_TR_COEFFSC_0_TR_COEFF_8_RANGE                      7:3
#define ISP_OP_AP_FM_TR_COEFFSC_0_TR_COEFF_8_WOFFSET                    0x0
#define ISP_OP_AP_FM_TR_COEFFSC_0_TR_COEFF_8_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSC_0_TR_COEFF_8_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSC_0_TR_COEFF_8_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_TR_COEFFSC_0_TR_COEFF_8_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_FM_BL_COEFFSA_0
#define ISP_OP_AP_FM_BL_COEFFSA_0                       _MK_ADDR_CONST(0x921)
#define ISP_OP_AP_FM_BL_COEFFSA_0_SELWRE                        0x0
#define ISP_OP_AP_FM_BL_COEFFSA_0_WORD_COUNT                    0x1
#define ISP_OP_AP_FM_BL_COEFFSA_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSA_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSA_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSA_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSA_0_READ_MASK                     _MK_MASK_CONST(0xf8f8f8f8)
#define ISP_OP_AP_FM_BL_COEFFSA_0_WRITE_MASK                    _MK_MASK_CONST(0xf8f8f8f8)
#define ISP_OP_AP_FM_BL_COEFFSA_0_BL_COEFF_0_SHIFT                      _MK_SHIFT_CONST(3)
#define ISP_OP_AP_FM_BL_COEFFSA_0_BL_COEFF_0_FIELD                      _MK_FIELD_CONST(0x1f, ISP_OP_AP_FM_BL_COEFFSA_0_BL_COEFF_0_SHIFT)
#define ISP_OP_AP_FM_BL_COEFFSA_0_BL_COEFF_0_RANGE                      7:3
#define ISP_OP_AP_FM_BL_COEFFSA_0_BL_COEFF_0_WOFFSET                    0x0
#define ISP_OP_AP_FM_BL_COEFFSA_0_BL_COEFF_0_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSA_0_BL_COEFF_0_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSA_0_BL_COEFF_0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSA_0_BL_COEFF_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_OP_AP_FM_BL_COEFFSA_0_BL_COEFF_1_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_OP_AP_FM_BL_COEFFSA_0_BL_COEFF_1_FIELD                      _MK_FIELD_CONST(0x1f, ISP_OP_AP_FM_BL_COEFFSA_0_BL_COEFF_1_SHIFT)
#define ISP_OP_AP_FM_BL_COEFFSA_0_BL_COEFF_1_RANGE                      15:11
#define ISP_OP_AP_FM_BL_COEFFSA_0_BL_COEFF_1_WOFFSET                    0x0
#define ISP_OP_AP_FM_BL_COEFFSA_0_BL_COEFF_1_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSA_0_BL_COEFF_1_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSA_0_BL_COEFF_1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSA_0_BL_COEFF_1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_OP_AP_FM_BL_COEFFSA_0_BL_COEFF_2_SHIFT                      _MK_SHIFT_CONST(19)
#define ISP_OP_AP_FM_BL_COEFFSA_0_BL_COEFF_2_FIELD                      _MK_FIELD_CONST(0x1f, ISP_OP_AP_FM_BL_COEFFSA_0_BL_COEFF_2_SHIFT)
#define ISP_OP_AP_FM_BL_COEFFSA_0_BL_COEFF_2_RANGE                      23:19
#define ISP_OP_AP_FM_BL_COEFFSA_0_BL_COEFF_2_WOFFSET                    0x0
#define ISP_OP_AP_FM_BL_COEFFSA_0_BL_COEFF_2_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSA_0_BL_COEFF_2_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSA_0_BL_COEFF_2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSA_0_BL_COEFF_2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_OP_AP_FM_BL_COEFFSA_0_BL_COEFF_3_SHIFT                      _MK_SHIFT_CONST(27)
#define ISP_OP_AP_FM_BL_COEFFSA_0_BL_COEFF_3_FIELD                      _MK_FIELD_CONST(0x1f, ISP_OP_AP_FM_BL_COEFFSA_0_BL_COEFF_3_SHIFT)
#define ISP_OP_AP_FM_BL_COEFFSA_0_BL_COEFF_3_RANGE                      31:27
#define ISP_OP_AP_FM_BL_COEFFSA_0_BL_COEFF_3_WOFFSET                    0x0
#define ISP_OP_AP_FM_BL_COEFFSA_0_BL_COEFF_3_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSA_0_BL_COEFF_3_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSA_0_BL_COEFF_3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSA_0_BL_COEFF_3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_FM_BL_COEFFSB_0
#define ISP_OP_AP_FM_BL_COEFFSB_0                       _MK_ADDR_CONST(0x922)
#define ISP_OP_AP_FM_BL_COEFFSB_0_SELWRE                        0x0
#define ISP_OP_AP_FM_BL_COEFFSB_0_WORD_COUNT                    0x1
#define ISP_OP_AP_FM_BL_COEFFSB_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSB_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSB_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSB_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSB_0_READ_MASK                     _MK_MASK_CONST(0xf8f8f8f8)
#define ISP_OP_AP_FM_BL_COEFFSB_0_WRITE_MASK                    _MK_MASK_CONST(0xf8f8f8f8)
#define ISP_OP_AP_FM_BL_COEFFSB_0_BL_COEFF_4_SHIFT                      _MK_SHIFT_CONST(3)
#define ISP_OP_AP_FM_BL_COEFFSB_0_BL_COEFF_4_FIELD                      _MK_FIELD_CONST(0x1f, ISP_OP_AP_FM_BL_COEFFSB_0_BL_COEFF_4_SHIFT)
#define ISP_OP_AP_FM_BL_COEFFSB_0_BL_COEFF_4_RANGE                      7:3
#define ISP_OP_AP_FM_BL_COEFFSB_0_BL_COEFF_4_WOFFSET                    0x0
#define ISP_OP_AP_FM_BL_COEFFSB_0_BL_COEFF_4_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSB_0_BL_COEFF_4_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSB_0_BL_COEFF_4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSB_0_BL_COEFF_4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_OP_AP_FM_BL_COEFFSB_0_BL_COEFF_5_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_OP_AP_FM_BL_COEFFSB_0_BL_COEFF_5_FIELD                      _MK_FIELD_CONST(0x1f, ISP_OP_AP_FM_BL_COEFFSB_0_BL_COEFF_5_SHIFT)
#define ISP_OP_AP_FM_BL_COEFFSB_0_BL_COEFF_5_RANGE                      15:11
#define ISP_OP_AP_FM_BL_COEFFSB_0_BL_COEFF_5_WOFFSET                    0x0
#define ISP_OP_AP_FM_BL_COEFFSB_0_BL_COEFF_5_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSB_0_BL_COEFF_5_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSB_0_BL_COEFF_5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSB_0_BL_COEFF_5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_OP_AP_FM_BL_COEFFSB_0_BL_COEFF_6_SHIFT                      _MK_SHIFT_CONST(19)
#define ISP_OP_AP_FM_BL_COEFFSB_0_BL_COEFF_6_FIELD                      _MK_FIELD_CONST(0x1f, ISP_OP_AP_FM_BL_COEFFSB_0_BL_COEFF_6_SHIFT)
#define ISP_OP_AP_FM_BL_COEFFSB_0_BL_COEFF_6_RANGE                      23:19
#define ISP_OP_AP_FM_BL_COEFFSB_0_BL_COEFF_6_WOFFSET                    0x0
#define ISP_OP_AP_FM_BL_COEFFSB_0_BL_COEFF_6_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSB_0_BL_COEFF_6_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSB_0_BL_COEFF_6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSB_0_BL_COEFF_6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_OP_AP_FM_BL_COEFFSB_0_BL_COEFF_7_SHIFT                      _MK_SHIFT_CONST(27)
#define ISP_OP_AP_FM_BL_COEFFSB_0_BL_COEFF_7_FIELD                      _MK_FIELD_CONST(0x1f, ISP_OP_AP_FM_BL_COEFFSB_0_BL_COEFF_7_SHIFT)
#define ISP_OP_AP_FM_BL_COEFFSB_0_BL_COEFF_7_RANGE                      31:27
#define ISP_OP_AP_FM_BL_COEFFSB_0_BL_COEFF_7_WOFFSET                    0x0
#define ISP_OP_AP_FM_BL_COEFFSB_0_BL_COEFF_7_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSB_0_BL_COEFF_7_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSB_0_BL_COEFF_7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSB_0_BL_COEFF_7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_FM_BL_COEFFSC_0
#define ISP_OP_AP_FM_BL_COEFFSC_0                       _MK_ADDR_CONST(0x923)
#define ISP_OP_AP_FM_BL_COEFFSC_0_SELWRE                        0x0
#define ISP_OP_AP_FM_BL_COEFFSC_0_WORD_COUNT                    0x1
#define ISP_OP_AP_FM_BL_COEFFSC_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSC_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSC_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSC_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSC_0_READ_MASK                     _MK_MASK_CONST(0xf8)
#define ISP_OP_AP_FM_BL_COEFFSC_0_WRITE_MASK                    _MK_MASK_CONST(0xf8)
#define ISP_OP_AP_FM_BL_COEFFSC_0_BL_COEFF_8_SHIFT                      _MK_SHIFT_CONST(3)
#define ISP_OP_AP_FM_BL_COEFFSC_0_BL_COEFF_8_FIELD                      _MK_FIELD_CONST(0x1f, ISP_OP_AP_FM_BL_COEFFSC_0_BL_COEFF_8_SHIFT)
#define ISP_OP_AP_FM_BL_COEFFSC_0_BL_COEFF_8_RANGE                      7:3
#define ISP_OP_AP_FM_BL_COEFFSC_0_BL_COEFF_8_WOFFSET                    0x0
#define ISP_OP_AP_FM_BL_COEFFSC_0_BL_COEFF_8_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSC_0_BL_COEFF_8_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSC_0_BL_COEFF_8_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BL_COEFFSC_0_BL_COEFF_8_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_FM_BR_COEFFSA_0
#define ISP_OP_AP_FM_BR_COEFFSA_0                       _MK_ADDR_CONST(0x924)
#define ISP_OP_AP_FM_BR_COEFFSA_0_SELWRE                        0x0
#define ISP_OP_AP_FM_BR_COEFFSA_0_WORD_COUNT                    0x1
#define ISP_OP_AP_FM_BR_COEFFSA_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSA_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSA_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSA_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSA_0_READ_MASK                     _MK_MASK_CONST(0xf8f8f8f8)
#define ISP_OP_AP_FM_BR_COEFFSA_0_WRITE_MASK                    _MK_MASK_CONST(0xf8f8f8f8)
#define ISP_OP_AP_FM_BR_COEFFSA_0_BR_COEFF_0_SHIFT                      _MK_SHIFT_CONST(3)
#define ISP_OP_AP_FM_BR_COEFFSA_0_BR_COEFF_0_FIELD                      _MK_FIELD_CONST(0x1f, ISP_OP_AP_FM_BR_COEFFSA_0_BR_COEFF_0_SHIFT)
#define ISP_OP_AP_FM_BR_COEFFSA_0_BR_COEFF_0_RANGE                      7:3
#define ISP_OP_AP_FM_BR_COEFFSA_0_BR_COEFF_0_WOFFSET                    0x0
#define ISP_OP_AP_FM_BR_COEFFSA_0_BR_COEFF_0_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSA_0_BR_COEFF_0_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSA_0_BR_COEFF_0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSA_0_BR_COEFF_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_OP_AP_FM_BR_COEFFSA_0_BR_COEFF_1_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_OP_AP_FM_BR_COEFFSA_0_BR_COEFF_1_FIELD                      _MK_FIELD_CONST(0x1f, ISP_OP_AP_FM_BR_COEFFSA_0_BR_COEFF_1_SHIFT)
#define ISP_OP_AP_FM_BR_COEFFSA_0_BR_COEFF_1_RANGE                      15:11
#define ISP_OP_AP_FM_BR_COEFFSA_0_BR_COEFF_1_WOFFSET                    0x0
#define ISP_OP_AP_FM_BR_COEFFSA_0_BR_COEFF_1_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSA_0_BR_COEFF_1_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSA_0_BR_COEFF_1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSA_0_BR_COEFF_1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_OP_AP_FM_BR_COEFFSA_0_BR_COEFF_2_SHIFT                      _MK_SHIFT_CONST(19)
#define ISP_OP_AP_FM_BR_COEFFSA_0_BR_COEFF_2_FIELD                      _MK_FIELD_CONST(0x1f, ISP_OP_AP_FM_BR_COEFFSA_0_BR_COEFF_2_SHIFT)
#define ISP_OP_AP_FM_BR_COEFFSA_0_BR_COEFF_2_RANGE                      23:19
#define ISP_OP_AP_FM_BR_COEFFSA_0_BR_COEFF_2_WOFFSET                    0x0
#define ISP_OP_AP_FM_BR_COEFFSA_0_BR_COEFF_2_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSA_0_BR_COEFF_2_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSA_0_BR_COEFF_2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSA_0_BR_COEFF_2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_OP_AP_FM_BR_COEFFSA_0_BR_COEFF_3_SHIFT                      _MK_SHIFT_CONST(27)
#define ISP_OP_AP_FM_BR_COEFFSA_0_BR_COEFF_3_FIELD                      _MK_FIELD_CONST(0x1f, ISP_OP_AP_FM_BR_COEFFSA_0_BR_COEFF_3_SHIFT)
#define ISP_OP_AP_FM_BR_COEFFSA_0_BR_COEFF_3_RANGE                      31:27
#define ISP_OP_AP_FM_BR_COEFFSA_0_BR_COEFF_3_WOFFSET                    0x0
#define ISP_OP_AP_FM_BR_COEFFSA_0_BR_COEFF_3_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSA_0_BR_COEFF_3_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSA_0_BR_COEFF_3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSA_0_BR_COEFF_3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_FM_BR_COEFFSB_0
#define ISP_OP_AP_FM_BR_COEFFSB_0                       _MK_ADDR_CONST(0x925)
#define ISP_OP_AP_FM_BR_COEFFSB_0_SELWRE                        0x0
#define ISP_OP_AP_FM_BR_COEFFSB_0_WORD_COUNT                    0x1
#define ISP_OP_AP_FM_BR_COEFFSB_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSB_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSB_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSB_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSB_0_READ_MASK                     _MK_MASK_CONST(0xf8f8f8f8)
#define ISP_OP_AP_FM_BR_COEFFSB_0_WRITE_MASK                    _MK_MASK_CONST(0xf8f8f8f8)
#define ISP_OP_AP_FM_BR_COEFFSB_0_BR_COEFF_4_SHIFT                      _MK_SHIFT_CONST(3)
#define ISP_OP_AP_FM_BR_COEFFSB_0_BR_COEFF_4_FIELD                      _MK_FIELD_CONST(0x1f, ISP_OP_AP_FM_BR_COEFFSB_0_BR_COEFF_4_SHIFT)
#define ISP_OP_AP_FM_BR_COEFFSB_0_BR_COEFF_4_RANGE                      7:3
#define ISP_OP_AP_FM_BR_COEFFSB_0_BR_COEFF_4_WOFFSET                    0x0
#define ISP_OP_AP_FM_BR_COEFFSB_0_BR_COEFF_4_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSB_0_BR_COEFF_4_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSB_0_BR_COEFF_4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSB_0_BR_COEFF_4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_OP_AP_FM_BR_COEFFSB_0_BR_COEFF_5_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_OP_AP_FM_BR_COEFFSB_0_BR_COEFF_5_FIELD                      _MK_FIELD_CONST(0x1f, ISP_OP_AP_FM_BR_COEFFSB_0_BR_COEFF_5_SHIFT)
#define ISP_OP_AP_FM_BR_COEFFSB_0_BR_COEFF_5_RANGE                      15:11
#define ISP_OP_AP_FM_BR_COEFFSB_0_BR_COEFF_5_WOFFSET                    0x0
#define ISP_OP_AP_FM_BR_COEFFSB_0_BR_COEFF_5_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSB_0_BR_COEFF_5_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSB_0_BR_COEFF_5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSB_0_BR_COEFF_5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_OP_AP_FM_BR_COEFFSB_0_BR_COEFF_6_SHIFT                      _MK_SHIFT_CONST(19)
#define ISP_OP_AP_FM_BR_COEFFSB_0_BR_COEFF_6_FIELD                      _MK_FIELD_CONST(0x1f, ISP_OP_AP_FM_BR_COEFFSB_0_BR_COEFF_6_SHIFT)
#define ISP_OP_AP_FM_BR_COEFFSB_0_BR_COEFF_6_RANGE                      23:19
#define ISP_OP_AP_FM_BR_COEFFSB_0_BR_COEFF_6_WOFFSET                    0x0
#define ISP_OP_AP_FM_BR_COEFFSB_0_BR_COEFF_6_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSB_0_BR_COEFF_6_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSB_0_BR_COEFF_6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSB_0_BR_COEFF_6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_OP_AP_FM_BR_COEFFSB_0_BR_COEFF_7_SHIFT                      _MK_SHIFT_CONST(27)
#define ISP_OP_AP_FM_BR_COEFFSB_0_BR_COEFF_7_FIELD                      _MK_FIELD_CONST(0x1f, ISP_OP_AP_FM_BR_COEFFSB_0_BR_COEFF_7_SHIFT)
#define ISP_OP_AP_FM_BR_COEFFSB_0_BR_COEFF_7_RANGE                      31:27
#define ISP_OP_AP_FM_BR_COEFFSB_0_BR_COEFF_7_WOFFSET                    0x0
#define ISP_OP_AP_FM_BR_COEFFSB_0_BR_COEFF_7_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSB_0_BR_COEFF_7_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSB_0_BR_COEFF_7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSB_0_BR_COEFF_7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_FM_BR_COEFFSC_0
#define ISP_OP_AP_FM_BR_COEFFSC_0                       _MK_ADDR_CONST(0x926)
#define ISP_OP_AP_FM_BR_COEFFSC_0_SELWRE                        0x0
#define ISP_OP_AP_FM_BR_COEFFSC_0_WORD_COUNT                    0x1
#define ISP_OP_AP_FM_BR_COEFFSC_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSC_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSC_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSC_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSC_0_READ_MASK                     _MK_MASK_CONST(0xf8)
#define ISP_OP_AP_FM_BR_COEFFSC_0_WRITE_MASK                    _MK_MASK_CONST(0xf8)
#define ISP_OP_AP_FM_BR_COEFFSC_0_BR_COEFF_8_SHIFT                      _MK_SHIFT_CONST(3)
#define ISP_OP_AP_FM_BR_COEFFSC_0_BR_COEFF_8_FIELD                      _MK_FIELD_CONST(0x1f, ISP_OP_AP_FM_BR_COEFFSC_0_BR_COEFF_8_SHIFT)
#define ISP_OP_AP_FM_BR_COEFFSC_0_BR_COEFF_8_RANGE                      7:3
#define ISP_OP_AP_FM_BR_COEFFSC_0_BR_COEFF_8_WOFFSET                    0x0
#define ISP_OP_AP_FM_BR_COEFFSC_0_BR_COEFF_8_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSC_0_BR_COEFF_8_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSC_0_BR_COEFF_8_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_BR_COEFFSC_0_BR_COEFF_8_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_FM_LIMITS_0
#define ISP_OP_AP_FM_LIMITS_0                   _MK_ADDR_CONST(0x927)
#define ISP_OP_AP_FM_LIMITS_0_SELWRE                    0x0
#define ISP_OP_AP_FM_LIMITS_0_WORD_COUNT                        0x1
#define ISP_OP_AP_FM_LIMITS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_LIMITS_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_LIMITS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_LIMITS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_LIMITS_0_READ_MASK                         _MK_MASK_CONST(0x3fc0ffff)
#define ISP_OP_AP_FM_LIMITS_0_WRITE_MASK                        _MK_MASK_CONST(0x3fc0ffff)
#define ISP_OP_AP_FM_LIMITS_0_CLAMP_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_OP_AP_FM_LIMITS_0_CLAMP_FIELD                       _MK_FIELD_CONST(0xffff, ISP_OP_AP_FM_LIMITS_0_CLAMP_SHIFT)
#define ISP_OP_AP_FM_LIMITS_0_CLAMP_RANGE                       15:0
#define ISP_OP_AP_FM_LIMITS_0_CLAMP_WOFFSET                     0x0
#define ISP_OP_AP_FM_LIMITS_0_CLAMP_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_LIMITS_0_CLAMP_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_LIMITS_0_CLAMP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_LIMITS_0_CLAMP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_OP_AP_FM_LIMITS_0_THRESH_SHIFT                      _MK_SHIFT_CONST(22)
#define ISP_OP_AP_FM_LIMITS_0_THRESH_FIELD                      _MK_FIELD_CONST(0xff, ISP_OP_AP_FM_LIMITS_0_THRESH_SHIFT)
#define ISP_OP_AP_FM_LIMITS_0_THRESH_RANGE                      29:22
#define ISP_OP_AP_FM_LIMITS_0_THRESH_WOFFSET                    0x0
#define ISP_OP_AP_FM_LIMITS_0_THRESH_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_LIMITS_0_THRESH_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_LIMITS_0_THRESH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_LIMITS_0_THRESH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_FM_H_GRID_0
#define ISP_OP_AP_FM_H_GRID_0                   _MK_ADDR_CONST(0x928)
#define ISP_OP_AP_FM_H_GRID_0_SELWRE                    0x0
#define ISP_OP_AP_FM_H_GRID_0_WORD_COUNT                        0x1
#define ISP_OP_AP_FM_H_GRID_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_H_GRID_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_H_GRID_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_H_GRID_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_H_GRID_0_READ_MASK                         _MK_MASK_CONST(0x3fff1fff)
#define ISP_OP_AP_FM_H_GRID_0_WRITE_MASK                        _MK_MASK_CONST(0x3fff1fff)
#define ISP_OP_AP_FM_H_GRID_0_H_START_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_OP_AP_FM_H_GRID_0_H_START_FIELD                     _MK_FIELD_CONST(0x1fff, ISP_OP_AP_FM_H_GRID_0_H_START_SHIFT)
#define ISP_OP_AP_FM_H_GRID_0_H_START_RANGE                     12:0
#define ISP_OP_AP_FM_H_GRID_0_H_START_WOFFSET                   0x0
#define ISP_OP_AP_FM_H_GRID_0_H_START_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_H_GRID_0_H_START_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_H_GRID_0_H_START_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_H_GRID_0_H_START_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_OP_AP_FM_H_GRID_0_H_INTERVAL_SHIFT                  _MK_SHIFT_CONST(16)
#define ISP_OP_AP_FM_H_GRID_0_H_INTERVAL_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_OP_AP_FM_H_GRID_0_H_INTERVAL_SHIFT)
#define ISP_OP_AP_FM_H_GRID_0_H_INTERVAL_RANGE                  29:16
#define ISP_OP_AP_FM_H_GRID_0_H_INTERVAL_WOFFSET                        0x0
#define ISP_OP_AP_FM_H_GRID_0_H_INTERVAL_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_H_GRID_0_H_INTERVAL_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_H_GRID_0_H_INTERVAL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_H_GRID_0_H_INTERVAL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_FM_H_SIZE_0
#define ISP_OP_AP_FM_H_SIZE_0                   _MK_ADDR_CONST(0x929)
#define ISP_OP_AP_FM_H_SIZE_0_SELWRE                    0x0
#define ISP_OP_AP_FM_H_SIZE_0_WORD_COUNT                        0x1
#define ISP_OP_AP_FM_H_SIZE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_H_SIZE_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_H_SIZE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_H_SIZE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_H_SIZE_0_READ_MASK                         _MK_MASK_CONST(0x7003f)
#define ISP_OP_AP_FM_H_SIZE_0_WRITE_MASK                        _MK_MASK_CONST(0x7003f)
#define ISP_OP_AP_FM_H_SIZE_0_H_WNUM_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_OP_AP_FM_H_SIZE_0_H_WNUM_FIELD                      _MK_FIELD_CONST(0x3f, ISP_OP_AP_FM_H_SIZE_0_H_WNUM_SHIFT)
#define ISP_OP_AP_FM_H_SIZE_0_H_WNUM_RANGE                      5:0
#define ISP_OP_AP_FM_H_SIZE_0_H_WNUM_WOFFSET                    0x0
#define ISP_OP_AP_FM_H_SIZE_0_H_WNUM_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_H_SIZE_0_H_WNUM_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_H_SIZE_0_H_WNUM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_H_SIZE_0_H_WNUM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_OP_AP_FM_H_SIZE_0_H_WIDTH_SHIFT                     _MK_SHIFT_CONST(16)
#define ISP_OP_AP_FM_H_SIZE_0_H_WIDTH_FIELD                     _MK_FIELD_CONST(0x7, ISP_OP_AP_FM_H_SIZE_0_H_WIDTH_SHIFT)
#define ISP_OP_AP_FM_H_SIZE_0_H_WIDTH_RANGE                     18:16
#define ISP_OP_AP_FM_H_SIZE_0_H_WIDTH_WOFFSET                   0x0
#define ISP_OP_AP_FM_H_SIZE_0_H_WIDTH_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_H_SIZE_0_H_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_H_SIZE_0_H_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_H_SIZE_0_H_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_FM_V_GRID_0
#define ISP_OP_AP_FM_V_GRID_0                   _MK_ADDR_CONST(0x92a)
#define ISP_OP_AP_FM_V_GRID_0_SELWRE                    0x0
#define ISP_OP_AP_FM_V_GRID_0_WORD_COUNT                        0x1
#define ISP_OP_AP_FM_V_GRID_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_V_GRID_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_V_GRID_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_V_GRID_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_V_GRID_0_READ_MASK                         _MK_MASK_CONST(0x3fff1fff)
#define ISP_OP_AP_FM_V_GRID_0_WRITE_MASK                        _MK_MASK_CONST(0x3fff1fff)
#define ISP_OP_AP_FM_V_GRID_0_V_START_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_OP_AP_FM_V_GRID_0_V_START_FIELD                     _MK_FIELD_CONST(0x1fff, ISP_OP_AP_FM_V_GRID_0_V_START_SHIFT)
#define ISP_OP_AP_FM_V_GRID_0_V_START_RANGE                     12:0
#define ISP_OP_AP_FM_V_GRID_0_V_START_WOFFSET                   0x0
#define ISP_OP_AP_FM_V_GRID_0_V_START_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_V_GRID_0_V_START_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_V_GRID_0_V_START_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_V_GRID_0_V_START_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_OP_AP_FM_V_GRID_0_V_INTERVAL_SHIFT                  _MK_SHIFT_CONST(16)
#define ISP_OP_AP_FM_V_GRID_0_V_INTERVAL_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_OP_AP_FM_V_GRID_0_V_INTERVAL_SHIFT)
#define ISP_OP_AP_FM_V_GRID_0_V_INTERVAL_RANGE                  29:16
#define ISP_OP_AP_FM_V_GRID_0_V_INTERVAL_WOFFSET                        0x0
#define ISP_OP_AP_FM_V_GRID_0_V_INTERVAL_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_V_GRID_0_V_INTERVAL_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_V_GRID_0_V_INTERVAL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_V_GRID_0_V_INTERVAL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_OP_AP_FM_V_SIZE_0
#define ISP_OP_AP_FM_V_SIZE_0                   _MK_ADDR_CONST(0x92b)
#define ISP_OP_AP_FM_V_SIZE_0_SELWRE                    0x0
#define ISP_OP_AP_FM_V_SIZE_0_WORD_COUNT                        0x1
#define ISP_OP_AP_FM_V_SIZE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_V_SIZE_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_V_SIZE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_V_SIZE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_V_SIZE_0_READ_MASK                         _MK_MASK_CONST(0x7003f)
#define ISP_OP_AP_FM_V_SIZE_0_WRITE_MASK                        _MK_MASK_CONST(0x7003f)
#define ISP_OP_AP_FM_V_SIZE_0_V_WNUM_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_OP_AP_FM_V_SIZE_0_V_WNUM_FIELD                      _MK_FIELD_CONST(0x3f, ISP_OP_AP_FM_V_SIZE_0_V_WNUM_SHIFT)
#define ISP_OP_AP_FM_V_SIZE_0_V_WNUM_RANGE                      5:0
#define ISP_OP_AP_FM_V_SIZE_0_V_WNUM_WOFFSET                    0x0
#define ISP_OP_AP_FM_V_SIZE_0_V_WNUM_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_V_SIZE_0_V_WNUM_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_V_SIZE_0_V_WNUM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_V_SIZE_0_V_WNUM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_OP_AP_FM_V_SIZE_0_V_HEIGHT_SHIFT                    _MK_SHIFT_CONST(16)
#define ISP_OP_AP_FM_V_SIZE_0_V_HEIGHT_FIELD                    _MK_FIELD_CONST(0x7, ISP_OP_AP_FM_V_SIZE_0_V_HEIGHT_SHIFT)
#define ISP_OP_AP_FM_V_SIZE_0_V_HEIGHT_RANGE                    18:16
#define ISP_OP_AP_FM_V_SIZE_0_V_HEIGHT_WOFFSET                  0x0
#define ISP_OP_AP_FM_V_SIZE_0_V_HEIGHT_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_V_SIZE_0_V_HEIGHT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_V_SIZE_0_V_HEIGHT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OP_AP_FM_V_SIZE_0_V_HEIGHT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 2348 [0x92c]

// Reserved address 2349 [0x92d]

// Reserved address 2350 [0x92e]

// Register ISP_OP_FB_CTRL_0
#define ISP_OP_FB_CTRL_0                        _MK_ADDR_CONST(0xc00)
#define ISP_OP_FB_CTRL_0_SELWRE                         0x0
#define ISP_OP_FB_CTRL_0_WORD_COUNT                     0x1
#define ISP_OP_FB_CTRL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_OP_FB_CTRL_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define ISP_OP_FB_CTRL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_OP_FB_CTRL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_FB_CTRL_0_READ_MASK                      _MK_MASK_CONST(0xff01)
#define ISP_OP_FB_CTRL_0_WRITE_MASK                     _MK_MASK_CONST(0xff01)
#define ISP_OP_FB_CTRL_0_MODE_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_OP_FB_CTRL_0_MODE_FIELD                     _MK_FIELD_CONST(0x1, ISP_OP_FB_CTRL_0_MODE_SHIFT)
#define ISP_OP_FB_CTRL_0_MODE_RANGE                     0:0
#define ISP_OP_FB_CTRL_0_MODE_WOFFSET                   0x0
#define ISP_OP_FB_CTRL_0_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_OP_FB_CTRL_0_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ISP_OP_FB_CTRL_0_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_OP_FB_CTRL_0_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_OP_FB_CTRL_0_COUNT_SHIFT                    _MK_SHIFT_CONST(8)
#define ISP_OP_FB_CTRL_0_COUNT_FIELD                    _MK_FIELD_CONST(0xff, ISP_OP_FB_CTRL_0_COUNT_SHIFT)
#define ISP_OP_FB_CTRL_0_COUNT_RANGE                    15:8
#define ISP_OP_FB_CTRL_0_COUNT_WOFFSET                  0x0
#define ISP_OP_FB_CTRL_0_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FB_CTRL_0_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_FB_CTRL_0_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OP_FB_CTRL_0_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_OP_FB_POSITION_0
#define ISP_OP_FB_POSITION_0                    _MK_ADDR_CONST(0xc01)
#define ISP_OP_FB_POSITION_0_SELWRE                     0x0
#define ISP_OP_FB_POSITION_0_WORD_COUNT                         0x1
#define ISP_OP_FB_POSITION_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_OP_FB_POSITION_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_OP_FB_POSITION_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_FB_POSITION_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_FB_POSITION_0_READ_MASK                  _MK_MASK_CONST(0x1fff1fff)
#define ISP_OP_FB_POSITION_0_WRITE_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define ISP_OP_FB_POSITION_0_Y_OFFSET_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_OP_FB_POSITION_0_Y_OFFSET_FIELD                     _MK_FIELD_CONST(0x1fff, ISP_OP_FB_POSITION_0_Y_OFFSET_SHIFT)
#define ISP_OP_FB_POSITION_0_Y_OFFSET_RANGE                     12:0
#define ISP_OP_FB_POSITION_0_Y_OFFSET_WOFFSET                   0x0
#define ISP_OP_FB_POSITION_0_Y_OFFSET_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_OP_FB_POSITION_0_Y_OFFSET_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_OP_FB_POSITION_0_Y_OFFSET_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_OP_FB_POSITION_0_Y_OFFSET_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_OP_FB_POSITION_0_X_OFFSET_SHIFT                     _MK_SHIFT_CONST(16)
#define ISP_OP_FB_POSITION_0_X_OFFSET_FIELD                     _MK_FIELD_CONST(0x1fff, ISP_OP_FB_POSITION_0_X_OFFSET_SHIFT)
#define ISP_OP_FB_POSITION_0_X_OFFSET_RANGE                     28:16
#define ISP_OP_FB_POSITION_0_X_OFFSET_WOFFSET                   0x0
#define ISP_OP_FB_POSITION_0_X_OFFSET_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_OP_FB_POSITION_0_X_OFFSET_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_OP_FB_POSITION_0_X_OFFSET_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_OP_FB_POSITION_0_X_OFFSET_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_OP_FB_SIZE_0
#define ISP_OP_FB_SIZE_0                        _MK_ADDR_CONST(0xc02)
#define ISP_OP_FB_SIZE_0_SELWRE                         0x0
#define ISP_OP_FB_SIZE_0_WORD_COUNT                     0x1
#define ISP_OP_FB_SIZE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_OP_FB_SIZE_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_FB_SIZE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_OP_FB_SIZE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_FB_SIZE_0_READ_MASK                      _MK_MASK_CONST(0xffff3fff)
#define ISP_OP_FB_SIZE_0_WRITE_MASK                     _MK_MASK_CONST(0xffff3fff)
#define ISP_OP_FB_SIZE_0_WIDTH_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_OP_FB_SIZE_0_WIDTH_FIELD                    _MK_FIELD_CONST(0x3fff, ISP_OP_FB_SIZE_0_WIDTH_SHIFT)
#define ISP_OP_FB_SIZE_0_WIDTH_RANGE                    13:0
#define ISP_OP_FB_SIZE_0_WIDTH_WOFFSET                  0x0
#define ISP_OP_FB_SIZE_0_WIDTH_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_FB_SIZE_0_WIDTH_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_FB_SIZE_0_WIDTH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OP_FB_SIZE_0_WIDTH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_OP_FB_SIZE_0_HEIGHT_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_OP_FB_SIZE_0_HEIGHT_FIELD                   _MK_FIELD_CONST(0xf, ISP_OP_FB_SIZE_0_HEIGHT_SHIFT)
#define ISP_OP_FB_SIZE_0_HEIGHT_RANGE                   19:16
#define ISP_OP_FB_SIZE_0_HEIGHT_WOFFSET                 0x0
#define ISP_OP_FB_SIZE_0_HEIGHT_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_FB_SIZE_0_HEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_FB_SIZE_0_HEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_OP_FB_SIZE_0_HEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_OP_FB_SIZE_0_INTERVAL_SHIFT                 _MK_SHIFT_CONST(20)
#define ISP_OP_FB_SIZE_0_INTERVAL_FIELD                 _MK_FIELD_CONST(0xfff, ISP_OP_FB_SIZE_0_INTERVAL_SHIFT)
#define ISP_OP_FB_SIZE_0_INTERVAL_RANGE                 31:20
#define ISP_OP_FB_SIZE_0_INTERVAL_WOFFSET                       0x0
#define ISP_OP_FB_SIZE_0_INTERVAL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OP_FB_SIZE_0_INTERVAL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_OP_FB_SIZE_0_INTERVAL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_FB_SIZE_0_INTERVAL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 3075 [0xc03]

// Reserved address 3076 [0xc04]

// Reserved address 3077 [0xc05]
#define LW_ISP_LS_FRAC_CBIT     13
#define LW_ISP_LS_CBIT  17
#define LW_ISP_P_WIDTH  17
#define LW_ISP_UV_WIDTH 27
#define LW_ISP_OUT_WIDTH        16
#define LW_ISP_T_WIDTH  15
#define LW_ISP_LS_PATCH_PER_ROW 3
#define LW_ISP_LS_PATCH_PER_COLUMN      3
#define LW_ISP_LS_NUM_ST_CTRL_PT        480
#define LW_ISP_LS_CTRL_PT_PER_PATCH_COLUMN      4
#define LW_ISP_LS_CTRL_PT_PER_PATCH_ROW 4
#define LW_ISP_BAYER_COLOR_PER_LINE     2
#define LW_ISP_LS_H_IN  14
#define LW_ISP_LS_V_IN  14
#define LW_ISP_LS_SIGN_QBIT     1
#define LW_ISP_LS_INT_QBIT      3
#define LW_ISP_LS_FRAC_QBIT     12
#define LW_ISP_LS_QBIT  16
#define LW_ISP_LS_SIGN_CITPBIT  0
#define LW_ISP_LS_INT_CITPBIT   1
#define LW_ISP_LS_FRAC_CITPBIT  5
#define LW_ISP_LS_CITPBIT       6

// Register ISP_OP_LS_CTRL_0
#define ISP_OP_LS_CTRL_0                        _MK_ADDR_CONST(0xd00)
#define ISP_OP_LS_CTRL_0_SELWRE                         0x0
#define ISP_OP_LS_CTRL_0_WORD_COUNT                     0x1
#define ISP_OP_LS_CTRL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CTRL_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define ISP_OP_LS_CTRL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CTRL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CTRL_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define ISP_OP_LS_CTRL_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define ISP_OP_LS_CTRL_0_ENABLE_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_OP_LS_CTRL_0_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, ISP_OP_LS_CTRL_0_ENABLE_SHIFT)
#define ISP_OP_LS_CTRL_0_ENABLE_RANGE                   0:0
#define ISP_OP_LS_CTRL_0_ENABLE_WOFFSET                 0x0
#define ISP_OP_LS_CTRL_0_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CTRL_0_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ISP_OP_LS_CTRL_0_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CTRL_0_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_OP_LS_LEFT_DELTA_U_0
#define ISP_OP_LS_LEFT_DELTA_U_0                        _MK_ADDR_CONST(0xd01)
#define ISP_OP_LS_LEFT_DELTA_U_0_SELWRE                         0x0
#define ISP_OP_LS_LEFT_DELTA_U_0_WORD_COUNT                     0x1
#define ISP_OP_LS_LEFT_DELTA_U_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_OP_LS_LEFT_DELTA_U_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_LS_LEFT_DELTA_U_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_OP_LS_LEFT_DELTA_U_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_LS_LEFT_DELTA_U_0_READ_MASK                      _MK_MASK_CONST(0xffffffe0)
#define ISP_OP_LS_LEFT_DELTA_U_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffe0)
#define ISP_OP_LS_LEFT_DELTA_U_0_LEFT_DELTA_U_SHIFT                     _MK_SHIFT_CONST(5)
#define ISP_OP_LS_LEFT_DELTA_U_0_LEFT_DELTA_U_FIELD                     _MK_FIELD_CONST(0x7ffffff, ISP_OP_LS_LEFT_DELTA_U_0_LEFT_DELTA_U_SHIFT)
#define ISP_OP_LS_LEFT_DELTA_U_0_LEFT_DELTA_U_RANGE                     31:5
#define ISP_OP_LS_LEFT_DELTA_U_0_LEFT_DELTA_U_WOFFSET                   0x0
#define ISP_OP_LS_LEFT_DELTA_U_0_LEFT_DELTA_U_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_OP_LS_LEFT_DELTA_U_0_LEFT_DELTA_U_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_OP_LS_LEFT_DELTA_U_0_LEFT_DELTA_U_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_OP_LS_LEFT_DELTA_U_0_LEFT_DELTA_U_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_OP_LS_CENTER_DELTA_U_0
#define ISP_OP_LS_CENTER_DELTA_U_0                      _MK_ADDR_CONST(0xd02)
#define ISP_OP_LS_CENTER_DELTA_U_0_SELWRE                       0x0
#define ISP_OP_LS_CENTER_DELTA_U_0_WORD_COUNT                   0x1
#define ISP_OP_LS_CENTER_DELTA_U_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CENTER_DELTA_U_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CENTER_DELTA_U_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CENTER_DELTA_U_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CENTER_DELTA_U_0_READ_MASK                    _MK_MASK_CONST(0xffffffe0)
#define ISP_OP_LS_CENTER_DELTA_U_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffe0)
#define ISP_OP_LS_CENTER_DELTA_U_0_CENTER_DELTA_U_SHIFT                 _MK_SHIFT_CONST(5)
#define ISP_OP_LS_CENTER_DELTA_U_0_CENTER_DELTA_U_FIELD                 _MK_FIELD_CONST(0x7ffffff, ISP_OP_LS_CENTER_DELTA_U_0_CENTER_DELTA_U_SHIFT)
#define ISP_OP_LS_CENTER_DELTA_U_0_CENTER_DELTA_U_RANGE                 31:5
#define ISP_OP_LS_CENTER_DELTA_U_0_CENTER_DELTA_U_WOFFSET                       0x0
#define ISP_OP_LS_CENTER_DELTA_U_0_CENTER_DELTA_U_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CENTER_DELTA_U_0_CENTER_DELTA_U_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CENTER_DELTA_U_0_CENTER_DELTA_U_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CENTER_DELTA_U_0_CENTER_DELTA_U_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_OP_LS_RIGHT_DELTA_U_0
#define ISP_OP_LS_RIGHT_DELTA_U_0                       _MK_ADDR_CONST(0xd03)
#define ISP_OP_LS_RIGHT_DELTA_U_0_SELWRE                        0x0
#define ISP_OP_LS_RIGHT_DELTA_U_0_WORD_COUNT                    0x1
#define ISP_OP_LS_RIGHT_DELTA_U_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_LS_RIGHT_DELTA_U_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_LS_RIGHT_DELTA_U_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_OP_LS_RIGHT_DELTA_U_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_LS_RIGHT_DELTA_U_0_READ_MASK                     _MK_MASK_CONST(0xffffffe0)
#define ISP_OP_LS_RIGHT_DELTA_U_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffe0)
#define ISP_OP_LS_RIGHT_DELTA_U_0_RIGHT_DELTA_U_SHIFT                   _MK_SHIFT_CONST(5)
#define ISP_OP_LS_RIGHT_DELTA_U_0_RIGHT_DELTA_U_FIELD                   _MK_FIELD_CONST(0x7ffffff, ISP_OP_LS_RIGHT_DELTA_U_0_RIGHT_DELTA_U_SHIFT)
#define ISP_OP_LS_RIGHT_DELTA_U_0_RIGHT_DELTA_U_RANGE                   31:5
#define ISP_OP_LS_RIGHT_DELTA_U_0_RIGHT_DELTA_U_WOFFSET                 0x0
#define ISP_OP_LS_RIGHT_DELTA_U_0_RIGHT_DELTA_U_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_LS_RIGHT_DELTA_U_0_RIGHT_DELTA_U_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_LS_RIGHT_DELTA_U_0_RIGHT_DELTA_U_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_OP_LS_RIGHT_DELTA_U_0_RIGHT_DELTA_U_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_OP_LS_TOP_DELTA_V_0
#define ISP_OP_LS_TOP_DELTA_V_0                 _MK_ADDR_CONST(0xd04)
#define ISP_OP_LS_TOP_DELTA_V_0_SELWRE                  0x0
#define ISP_OP_LS_TOP_DELTA_V_0_WORD_COUNT                      0x1
#define ISP_OP_LS_TOP_DELTA_V_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_OP_LS_TOP_DELTA_V_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ISP_OP_LS_TOP_DELTA_V_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_OP_LS_TOP_DELTA_V_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_OP_LS_TOP_DELTA_V_0_READ_MASK                       _MK_MASK_CONST(0xffffffe0)
#define ISP_OP_LS_TOP_DELTA_V_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffe0)
#define ISP_OP_LS_TOP_DELTA_V_0_TOP_DELTA_V_SHIFT                       _MK_SHIFT_CONST(5)
#define ISP_OP_LS_TOP_DELTA_V_0_TOP_DELTA_V_FIELD                       _MK_FIELD_CONST(0x7ffffff, ISP_OP_LS_TOP_DELTA_V_0_TOP_DELTA_V_SHIFT)
#define ISP_OP_LS_TOP_DELTA_V_0_TOP_DELTA_V_RANGE                       31:5
#define ISP_OP_LS_TOP_DELTA_V_0_TOP_DELTA_V_WOFFSET                     0x0
#define ISP_OP_LS_TOP_DELTA_V_0_TOP_DELTA_V_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_LS_TOP_DELTA_V_0_TOP_DELTA_V_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_LS_TOP_DELTA_V_0_TOP_DELTA_V_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_LS_TOP_DELTA_V_0_TOP_DELTA_V_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_OP_LS_MID_DELTA_V_0
#define ISP_OP_LS_MID_DELTA_V_0                 _MK_ADDR_CONST(0xd05)
#define ISP_OP_LS_MID_DELTA_V_0_SELWRE                  0x0
#define ISP_OP_LS_MID_DELTA_V_0_WORD_COUNT                      0x1
#define ISP_OP_LS_MID_DELTA_V_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_OP_LS_MID_DELTA_V_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ISP_OP_LS_MID_DELTA_V_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_OP_LS_MID_DELTA_V_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_OP_LS_MID_DELTA_V_0_READ_MASK                       _MK_MASK_CONST(0xffffffe0)
#define ISP_OP_LS_MID_DELTA_V_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffe0)
#define ISP_OP_LS_MID_DELTA_V_0_MID_DELTA_V_SHIFT                       _MK_SHIFT_CONST(5)
#define ISP_OP_LS_MID_DELTA_V_0_MID_DELTA_V_FIELD                       _MK_FIELD_CONST(0x7ffffff, ISP_OP_LS_MID_DELTA_V_0_MID_DELTA_V_SHIFT)
#define ISP_OP_LS_MID_DELTA_V_0_MID_DELTA_V_RANGE                       31:5
#define ISP_OP_LS_MID_DELTA_V_0_MID_DELTA_V_WOFFSET                     0x0
#define ISP_OP_LS_MID_DELTA_V_0_MID_DELTA_V_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_LS_MID_DELTA_V_0_MID_DELTA_V_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_LS_MID_DELTA_V_0_MID_DELTA_V_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_LS_MID_DELTA_V_0_MID_DELTA_V_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_OP_LS_BOT_DELTA_V_0
#define ISP_OP_LS_BOT_DELTA_V_0                 _MK_ADDR_CONST(0xd06)
#define ISP_OP_LS_BOT_DELTA_V_0_SELWRE                  0x0
#define ISP_OP_LS_BOT_DELTA_V_0_WORD_COUNT                      0x1
#define ISP_OP_LS_BOT_DELTA_V_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_OP_LS_BOT_DELTA_V_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ISP_OP_LS_BOT_DELTA_V_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_OP_LS_BOT_DELTA_V_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_OP_LS_BOT_DELTA_V_0_READ_MASK                       _MK_MASK_CONST(0xffffffe0)
#define ISP_OP_LS_BOT_DELTA_V_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffe0)
#define ISP_OP_LS_BOT_DELTA_V_0_BOT_DELTA_V_SHIFT                       _MK_SHIFT_CONST(5)
#define ISP_OP_LS_BOT_DELTA_V_0_BOT_DELTA_V_FIELD                       _MK_FIELD_CONST(0x7ffffff, ISP_OP_LS_BOT_DELTA_V_0_BOT_DELTA_V_SHIFT)
#define ISP_OP_LS_BOT_DELTA_V_0_BOT_DELTA_V_RANGE                       31:5
#define ISP_OP_LS_BOT_DELTA_V_0_BOT_DELTA_V_WOFFSET                     0x0
#define ISP_OP_LS_BOT_DELTA_V_0_BOT_DELTA_V_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_LS_BOT_DELTA_V_0_BOT_DELTA_V_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_LS_BOT_DELTA_V_0_BOT_DELTA_V_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_LS_BOT_DELTA_V_0_BOT_DELTA_V_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_OP_LS_WIDTHS_0
#define ISP_OP_LS_WIDTHS_0                      _MK_ADDR_CONST(0xd07)
#define ISP_OP_LS_WIDTHS_0_SELWRE                       0x0
#define ISP_OP_LS_WIDTHS_0_WORD_COUNT                   0x1
#define ISP_OP_LS_WIDTHS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_OP_LS_WIDTHS_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_OP_LS_WIDTHS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_OP_LS_WIDTHS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_OP_LS_WIDTHS_0_READ_MASK                    _MK_MASK_CONST(0x3fff3fff)
#define ISP_OP_LS_WIDTHS_0_WRITE_MASK                   _MK_MASK_CONST(0x3fff3fff)
#define ISP_OP_LS_WIDTHS_0_LEFT_WIDTH_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_OP_LS_WIDTHS_0_LEFT_WIDTH_FIELD                     _MK_FIELD_CONST(0x3fff, ISP_OP_LS_WIDTHS_0_LEFT_WIDTH_SHIFT)
#define ISP_OP_LS_WIDTHS_0_LEFT_WIDTH_RANGE                     13:0
#define ISP_OP_LS_WIDTHS_0_LEFT_WIDTH_WOFFSET                   0x0
#define ISP_OP_LS_WIDTHS_0_LEFT_WIDTH_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_OP_LS_WIDTHS_0_LEFT_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_OP_LS_WIDTHS_0_LEFT_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_OP_LS_WIDTHS_0_LEFT_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_OP_LS_WIDTHS_0_CENTER_WIDTH_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_OP_LS_WIDTHS_0_CENTER_WIDTH_FIELD                   _MK_FIELD_CONST(0x3fff, ISP_OP_LS_WIDTHS_0_CENTER_WIDTH_SHIFT)
#define ISP_OP_LS_WIDTHS_0_CENTER_WIDTH_RANGE                   29:16
#define ISP_OP_LS_WIDTHS_0_CENTER_WIDTH_WOFFSET                 0x0
#define ISP_OP_LS_WIDTHS_0_CENTER_WIDTH_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_LS_WIDTHS_0_CENTER_WIDTH_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_LS_WIDTHS_0_CENTER_WIDTH_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_OP_LS_WIDTHS_0_CENTER_WIDTH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_OP_LS_HEIGHTS_0
#define ISP_OP_LS_HEIGHTS_0                     _MK_ADDR_CONST(0xd08)
#define ISP_OP_LS_HEIGHTS_0_SELWRE                      0x0
#define ISP_OP_LS_HEIGHTS_0_WORD_COUNT                  0x1
#define ISP_OP_LS_HEIGHTS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_OP_LS_HEIGHTS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_OP_LS_HEIGHTS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_OP_LS_HEIGHTS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_LS_HEIGHTS_0_READ_MASK                   _MK_MASK_CONST(0x3fff3fff)
#define ISP_OP_LS_HEIGHTS_0_WRITE_MASK                  _MK_MASK_CONST(0x3fff3fff)
#define ISP_OP_LS_HEIGHTS_0_TOP_HEIGHT_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_OP_LS_HEIGHTS_0_TOP_HEIGHT_FIELD                    _MK_FIELD_CONST(0x3fff, ISP_OP_LS_HEIGHTS_0_TOP_HEIGHT_SHIFT)
#define ISP_OP_LS_HEIGHTS_0_TOP_HEIGHT_RANGE                    13:0
#define ISP_OP_LS_HEIGHTS_0_TOP_HEIGHT_WOFFSET                  0x0
#define ISP_OP_LS_HEIGHTS_0_TOP_HEIGHT_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_LS_HEIGHTS_0_TOP_HEIGHT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_LS_HEIGHTS_0_TOP_HEIGHT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OP_LS_HEIGHTS_0_TOP_HEIGHT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_OP_LS_HEIGHTS_0_MIDDLE_HEIGHT_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_OP_LS_HEIGHTS_0_MIDDLE_HEIGHT_FIELD                 _MK_FIELD_CONST(0x3fff, ISP_OP_LS_HEIGHTS_0_MIDDLE_HEIGHT_SHIFT)
#define ISP_OP_LS_HEIGHTS_0_MIDDLE_HEIGHT_RANGE                 29:16
#define ISP_OP_LS_HEIGHTS_0_MIDDLE_HEIGHT_WOFFSET                       0x0
#define ISP_OP_LS_HEIGHTS_0_MIDDLE_HEIGHT_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OP_LS_HEIGHTS_0_MIDDLE_HEIGHT_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_OP_LS_HEIGHTS_0_MIDDLE_HEIGHT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_LS_HEIGHTS_0_MIDDLE_HEIGHT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_OP_LS_CTRL_PT_BUFFER_0
#define ISP_OP_LS_CTRL_PT_BUFFER_0                      _MK_ADDR_CONST(0xd09)
#define ISP_OP_LS_CTRL_PT_BUFFER_0_SELWRE                       0x0
#define ISP_OP_LS_CTRL_PT_BUFFER_0_WORD_COUNT                   0x1
#define ISP_OP_LS_CTRL_PT_BUFFER_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CTRL_PT_BUFFER_0_RESET_MASK                   _MK_MASK_CONST(0x3f3f)
#define ISP_OP_LS_CTRL_PT_BUFFER_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CTRL_PT_BUFFER_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CTRL_PT_BUFFER_0_READ_MASK                    _MK_MASK_CONST(0x3f3f)
#define ISP_OP_LS_CTRL_PT_BUFFER_0_WRITE_MASK                   _MK_MASK_CONST(0x3f3f)
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_CP_BUFFER_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_CP_BUFFER_FIELD                   _MK_FIELD_CONST(0x3, ISP_OP_LS_CTRL_PT_BUFFER_0_LS_CP_BUFFER_SHIFT)
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_CP_BUFFER_RANGE                   1:0
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_CP_BUFFER_WOFFSET                 0x0
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_CP_BUFFER_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_CP_BUFFER_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_CP_BUFFER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_CP_BUFFER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_CP_BUFFER_A                       _MK_ENUM_CONST(0)
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_CP_BUFFER_B                       _MK_ENUM_CONST(1)
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_CP_BUFFER_C                       _MK_ENUM_CONST(2)

#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_0_SHIFT                    _MK_SHIFT_CONST(2)
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_0_FIELD                    _MK_FIELD_CONST(0x3, ISP_OP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_0_SHIFT)
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_0_RANGE                    3:2
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_0_WOFFSET                  0x0
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_0_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_0_HWBUF0_A                 _MK_ENUM_CONST(0)
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_0_HWBUF0_B                 _MK_ENUM_CONST(1)
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_0_HWBUF0_C                 _MK_ENUM_CONST(2)

#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_1_SHIFT                    _MK_SHIFT_CONST(4)
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_1_FIELD                    _MK_FIELD_CONST(0x3, ISP_OP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_1_SHIFT)
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_1_RANGE                    5:4
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_1_WOFFSET                  0x0
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_1_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_1_HWBUF1_A                 _MK_ENUM_CONST(0)
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_1_HWBUF1_B                 _MK_ENUM_CONST(1)
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_1_HWBUF1_C                 _MK_ENUM_CONST(2)

#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_COEFF_LIRP_SHIFT                  _MK_SHIFT_CONST(8)
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_COEFF_LIRP_FIELD                  _MK_FIELD_CONST(0x3f, ISP_OP_LS_CTRL_PT_BUFFER_0_LS_COEFF_LIRP_SHIFT)
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_COEFF_LIRP_RANGE                  13:8
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_COEFF_LIRP_WOFFSET                        0x0
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_COEFF_LIRP_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_COEFF_LIRP_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_COEFF_LIRP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CTRL_PT_BUFFER_0_LS_COEFF_LIRP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_OP_LS_CTRL_PT_OFFSET_0
#define ISP_OP_LS_CTRL_PT_OFFSET_0                      _MK_ADDR_CONST(0xd0a)
#define ISP_OP_LS_CTRL_PT_OFFSET_0_SELWRE                       0x0
#define ISP_OP_LS_CTRL_PT_OFFSET_0_WORD_COUNT                   0x1
#define ISP_OP_LS_CTRL_PT_OFFSET_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CTRL_PT_OFFSET_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CTRL_PT_OFFSET_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CTRL_PT_OFFSET_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CTRL_PT_OFFSET_0_READ_MASK                    _MK_MASK_CONST(0x1ff)
#define ISP_OP_LS_CTRL_PT_OFFSET_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CTRL_PT_OFFSET_0_LS_CP_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_OP_LS_CTRL_PT_OFFSET_0_LS_CP_OFFSET_FIELD                   _MK_FIELD_CONST(0x1ff, ISP_OP_LS_CTRL_PT_OFFSET_0_LS_CP_OFFSET_SHIFT)
#define ISP_OP_LS_CTRL_PT_OFFSET_0_LS_CP_OFFSET_RANGE                   8:0
#define ISP_OP_LS_CTRL_PT_OFFSET_0_LS_CP_OFFSET_WOFFSET                 0x0
#define ISP_OP_LS_CTRL_PT_OFFSET_0_LS_CP_OFFSET_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CTRL_PT_OFFSET_0_LS_CP_OFFSET_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CTRL_PT_OFFSET_0_LS_CP_OFFSET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CTRL_PT_OFFSET_0_LS_CP_OFFSET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_OP_LS_CTRL_PT_DATA_0
#define ISP_OP_LS_CTRL_PT_DATA_0                        _MK_ADDR_CONST(0xd0b)
#define ISP_OP_LS_CTRL_PT_DATA_0_SELWRE                         0x0
#define ISP_OP_LS_CTRL_PT_DATA_0_WORD_COUNT                     0x1
#define ISP_OP_LS_CTRL_PT_DATA_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CTRL_PT_DATA_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CTRL_PT_DATA_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CTRL_PT_DATA_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CTRL_PT_DATA_0_READ_MASK                      _MK_MASK_CONST(0xffff8)
#define ISP_OP_LS_CTRL_PT_DATA_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CTRL_PT_DATA_0_LS_CP_DATA_SHIFT                       _MK_SHIFT_CONST(3)
#define ISP_OP_LS_CTRL_PT_DATA_0_LS_CP_DATA_FIELD                       _MK_FIELD_CONST(0x1ffff, ISP_OP_LS_CTRL_PT_DATA_0_LS_CP_DATA_SHIFT)
#define ISP_OP_LS_CTRL_PT_DATA_0_LS_CP_DATA_RANGE                       19:3
#define ISP_OP_LS_CTRL_PT_DATA_0_LS_CP_DATA_WOFFSET                     0x0
#define ISP_OP_LS_CTRL_PT_DATA_0_LS_CP_DATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CTRL_PT_DATA_0_LS_CP_DATA_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CTRL_PT_DATA_0_LS_CP_DATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CTRL_PT_DATA_0_LS_CP_DATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_OP_LS_CROP_H_OFFSET_0
#define ISP_OP_LS_CROP_H_OFFSET_0                       _MK_ADDR_CONST(0xd0c)
#define ISP_OP_LS_CROP_H_OFFSET_0_SELWRE                        0x0
#define ISP_OP_LS_CROP_H_OFFSET_0_WORD_COUNT                    0x1
#define ISP_OP_LS_CROP_H_OFFSET_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CROP_H_OFFSET_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CROP_H_OFFSET_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CROP_H_OFFSET_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CROP_H_OFFSET_0_READ_MASK                     _MK_MASK_CONST(0x3fff)
#define ISP_OP_LS_CROP_H_OFFSET_0_WRITE_MASK                    _MK_MASK_CONST(0x3fff)
#define ISP_OP_LS_CROP_H_OFFSET_0_H_OFS_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_OP_LS_CROP_H_OFFSET_0_H_OFS_FIELD                   _MK_FIELD_CONST(0x3fff, ISP_OP_LS_CROP_H_OFFSET_0_H_OFS_SHIFT)
#define ISP_OP_LS_CROP_H_OFFSET_0_H_OFS_RANGE                   13:0
#define ISP_OP_LS_CROP_H_OFFSET_0_H_OFS_WOFFSET                 0x0
#define ISP_OP_LS_CROP_H_OFFSET_0_H_OFS_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CROP_H_OFFSET_0_H_OFS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CROP_H_OFFSET_0_H_OFS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CROP_H_OFFSET_0_H_OFS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_OP_LS_CROP_V_OFFSET_0
#define ISP_OP_LS_CROP_V_OFFSET_0                       _MK_ADDR_CONST(0xd0d)
#define ISP_OP_LS_CROP_V_OFFSET_0_SELWRE                        0x0
#define ISP_OP_LS_CROP_V_OFFSET_0_WORD_COUNT                    0x1
#define ISP_OP_LS_CROP_V_OFFSET_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CROP_V_OFFSET_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CROP_V_OFFSET_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CROP_V_OFFSET_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CROP_V_OFFSET_0_READ_MASK                     _MK_MASK_CONST(0x3fff)
#define ISP_OP_LS_CROP_V_OFFSET_0_WRITE_MASK                    _MK_MASK_CONST(0x3fff)
#define ISP_OP_LS_CROP_V_OFFSET_0_V_OFS_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_OP_LS_CROP_V_OFFSET_0_V_OFS_FIELD                   _MK_FIELD_CONST(0x3fff, ISP_OP_LS_CROP_V_OFFSET_0_V_OFS_SHIFT)
#define ISP_OP_LS_CROP_V_OFFSET_0_V_OFS_RANGE                   13:0
#define ISP_OP_LS_CROP_V_OFFSET_0_V_OFS_WOFFSET                 0x0
#define ISP_OP_LS_CROP_V_OFFSET_0_V_OFS_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CROP_V_OFFSET_0_V_OFS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CROP_V_OFFSET_0_V_OFS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_OP_LS_CROP_V_OFFSET_0_V_OFS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Reserved address 3342 [0xd0e]

// Reserved address 3343 [0xd0f]

// Reserved address 3344 [0xd10]
#define LW_ISP_NRLPF_H_KRNL_SZ  17
#define LW_ISP_NRLPF_V_KRNL_SZ  9

// Register ISP_OP_NRLPF_CTRL_0
#define ISP_OP_NRLPF_CTRL_0                     _MK_ADDR_CONST(0xd20)
#define ISP_OP_NRLPF_CTRL_0_SELWRE                      0x0
#define ISP_OP_NRLPF_CTRL_0_WORD_COUNT                  0x1
#define ISP_OP_NRLPF_CTRL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_CTRL_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define ISP_OP_NRLPF_CTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_CTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_CTRL_0_READ_MASK                   _MK_MASK_CONST(0x3ff01)
#define ISP_OP_NRLPF_CTRL_0_WRITE_MASK                  _MK_MASK_CONST(0x3ff01)
#define ISP_OP_NRLPF_CTRL_0_ENABLE_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_OP_NRLPF_CTRL_0_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, ISP_OP_NRLPF_CTRL_0_ENABLE_SHIFT)
#define ISP_OP_NRLPF_CTRL_0_ENABLE_RANGE                        0:0
#define ISP_OP_NRLPF_CTRL_0_ENABLE_WOFFSET                      0x0
#define ISP_OP_NRLPF_CTRL_0_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_CTRL_0_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ISP_OP_NRLPF_CTRL_0_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_CTRL_0_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_OP_NRLPF_CTRL_0_LPF_VRADIUS_SHIFT                   _MK_SHIFT_CONST(8)
#define ISP_OP_NRLPF_CTRL_0_LPF_VRADIUS_FIELD                   _MK_FIELD_CONST(0xf, ISP_OP_NRLPF_CTRL_0_LPF_VRADIUS_SHIFT)
#define ISP_OP_NRLPF_CTRL_0_LPF_VRADIUS_RANGE                   11:8
#define ISP_OP_NRLPF_CTRL_0_LPF_VRADIUS_WOFFSET                 0x0
#define ISP_OP_NRLPF_CTRL_0_LPF_VRADIUS_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_CTRL_0_LPF_VRADIUS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_CTRL_0_LPF_VRADIUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_CTRL_0_LPF_VRADIUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_OP_NRLPF_CTRL_0_LPF_HRADIUS_SHIFT                   _MK_SHIFT_CONST(12)
#define ISP_OP_NRLPF_CTRL_0_LPF_HRADIUS_FIELD                   _MK_FIELD_CONST(0xf, ISP_OP_NRLPF_CTRL_0_LPF_HRADIUS_SHIFT)
#define ISP_OP_NRLPF_CTRL_0_LPF_HRADIUS_RANGE                   15:12
#define ISP_OP_NRLPF_CTRL_0_LPF_HRADIUS_WOFFSET                 0x0
#define ISP_OP_NRLPF_CTRL_0_LPF_HRADIUS_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_CTRL_0_LPF_HRADIUS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_CTRL_0_LPF_HRADIUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_CTRL_0_LPF_HRADIUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_OP_NRLPF_CTRL_0_LPF_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_OP_NRLPF_CTRL_0_LPF_THRESHOLD_FIELD                 _MK_FIELD_CONST(0x3, ISP_OP_NRLPF_CTRL_0_LPF_THRESHOLD_SHIFT)
#define ISP_OP_NRLPF_CTRL_0_LPF_THRESHOLD_RANGE                 17:16
#define ISP_OP_NRLPF_CTRL_0_LPF_THRESHOLD_WOFFSET                       0x0
#define ISP_OP_NRLPF_CTRL_0_LPF_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_CTRL_0_LPF_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_CTRL_0_LPF_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_CTRL_0_LPF_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_OP_NRLPF_CTRL2_0
#define ISP_OP_NRLPF_CTRL2_0                    _MK_ADDR_CONST(0xd21)
#define ISP_OP_NRLPF_CTRL2_0_SELWRE                     0x0
#define ISP_OP_NRLPF_CTRL2_0_WORD_COUNT                         0x1
#define ISP_OP_NRLPF_CTRL2_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_CTRL2_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_CTRL2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_CTRL2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_CTRL2_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_OP_NRLPF_CTRL2_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_OP_NRLPF_CTRL2_0_LPF_THR_MIN_RADIUS_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_OP_NRLPF_CTRL2_0_LPF_THR_MIN_RADIUS_FIELD                   _MK_FIELD_CONST(0xfff, ISP_OP_NRLPF_CTRL2_0_LPF_THR_MIN_RADIUS_SHIFT)
#define ISP_OP_NRLPF_CTRL2_0_LPF_THR_MIN_RADIUS_RANGE                   11:0
#define ISP_OP_NRLPF_CTRL2_0_LPF_THR_MIN_RADIUS_WOFFSET                 0x0
#define ISP_OP_NRLPF_CTRL2_0_LPF_THR_MIN_RADIUS_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_CTRL2_0_LPF_THR_MIN_RADIUS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_CTRL2_0_LPF_THR_MIN_RADIUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_CTRL2_0_LPF_THR_MIN_RADIUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_OP_NRLPF_BACKOFF_0
#define ISP_OP_NRLPF_BACKOFF_0                  _MK_ADDR_CONST(0xd22)
#define ISP_OP_NRLPF_BACKOFF_0_SELWRE                   0x0
#define ISP_OP_NRLPF_BACKOFF_0_WORD_COUNT                       0x1
#define ISP_OP_NRLPF_BACKOFF_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define ISP_OP_NRLPF_BACKOFF_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define ISP_OP_NRLPF_BACKOFF_0_BIAS_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_OP_NRLPF_BACKOFF_0_BIAS_FIELD                       _MK_FIELD_CONST(0xffff, ISP_OP_NRLPF_BACKOFF_0_BIAS_SHIFT)
#define ISP_OP_NRLPF_BACKOFF_0_BIAS_RANGE                       15:0
#define ISP_OP_NRLPF_BACKOFF_0_BIAS_WOFFSET                     0x0
#define ISP_OP_NRLPF_BACKOFF_0_BIAS_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_0_BIAS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_0_BIAS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_0_BIAS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_OP_NRLPF_BACKOFF_0_SCALE_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_OP_NRLPF_BACKOFF_0_SCALE_FIELD                      _MK_FIELD_CONST(0xffff, ISP_OP_NRLPF_BACKOFF_0_SCALE_SHIFT)
#define ISP_OP_NRLPF_BACKOFF_0_SCALE_RANGE                      31:16
#define ISP_OP_NRLPF_BACKOFF_0_SCALE_WOFFSET                    0x0
#define ISP_OP_NRLPF_BACKOFF_0_SCALE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_0_SCALE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_0_SCALE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_0_SCALE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_OP_NRLPF_BACKOFF
#define ISP_OP_NRLPF_BACKOFF                    _MK_ADDR_CONST(0xd22)
#define ISP_OP_NRLPF_BACKOFF_SELWRE                     0x0
#define ISP_OP_NRLPF_BACKOFF_WORD_COUNT                         0x1
#define ISP_OP_NRLPF_BACKOFF_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define ISP_OP_NRLPF_BACKOFF_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define ISP_OP_NRLPF_BACKOFF_BIAS_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_OP_NRLPF_BACKOFF_BIAS_FIELD                 _MK_FIELD_CONST(0xffff, ISP_OP_NRLPF_BACKOFF_BIAS_SHIFT)
#define ISP_OP_NRLPF_BACKOFF_BIAS_RANGE                 15:0
#define ISP_OP_NRLPF_BACKOFF_BIAS_WOFFSET                       0x0
#define ISP_OP_NRLPF_BACKOFF_BIAS_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_BIAS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_BIAS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_BIAS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_OP_NRLPF_BACKOFF_SCALE_SHIFT                        _MK_SHIFT_CONST(16)
#define ISP_OP_NRLPF_BACKOFF_SCALE_FIELD                        _MK_FIELD_CONST(0xffff, ISP_OP_NRLPF_BACKOFF_SCALE_SHIFT)
#define ISP_OP_NRLPF_BACKOFF_SCALE_RANGE                        31:16
#define ISP_OP_NRLPF_BACKOFF_SCALE_WOFFSET                      0x0
#define ISP_OP_NRLPF_BACKOFF_SCALE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_SCALE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_SCALE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_SCALE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_OP_NRLPF_BACKOFF_1
#define ISP_OP_NRLPF_BACKOFF_1                  _MK_ADDR_CONST(0xd23)
#define ISP_OP_NRLPF_BACKOFF_1_SELWRE                   0x0
#define ISP_OP_NRLPF_BACKOFF_1_WORD_COUNT                       0x1
#define ISP_OP_NRLPF_BACKOFF_1_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_1_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_1_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_1_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define ISP_OP_NRLPF_BACKOFF_1_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define ISP_OP_NRLPF_BACKOFF_1_BIAS_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_OP_NRLPF_BACKOFF_1_BIAS_FIELD                       _MK_FIELD_CONST(0xffff, ISP_OP_NRLPF_BACKOFF_1_BIAS_SHIFT)
#define ISP_OP_NRLPF_BACKOFF_1_BIAS_RANGE                       15:0
#define ISP_OP_NRLPF_BACKOFF_1_BIAS_WOFFSET                     0x0
#define ISP_OP_NRLPF_BACKOFF_1_BIAS_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_1_BIAS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_1_BIAS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_1_BIAS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_OP_NRLPF_BACKOFF_1_SCALE_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_OP_NRLPF_BACKOFF_1_SCALE_FIELD                      _MK_FIELD_CONST(0xffff, ISP_OP_NRLPF_BACKOFF_1_SCALE_SHIFT)
#define ISP_OP_NRLPF_BACKOFF_1_SCALE_RANGE                      31:16
#define ISP_OP_NRLPF_BACKOFF_1_SCALE_WOFFSET                    0x0
#define ISP_OP_NRLPF_BACKOFF_1_SCALE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_1_SCALE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_1_SCALE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_1_SCALE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_OP_NRLPF_BACKOFF_2
#define ISP_OP_NRLPF_BACKOFF_2                  _MK_ADDR_CONST(0xd24)
#define ISP_OP_NRLPF_BACKOFF_2_SELWRE                   0x0
#define ISP_OP_NRLPF_BACKOFF_2_WORD_COUNT                       0x1
#define ISP_OP_NRLPF_BACKOFF_2_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_2_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_2_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_2_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define ISP_OP_NRLPF_BACKOFF_2_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define ISP_OP_NRLPF_BACKOFF_2_BIAS_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_OP_NRLPF_BACKOFF_2_BIAS_FIELD                       _MK_FIELD_CONST(0xffff, ISP_OP_NRLPF_BACKOFF_2_BIAS_SHIFT)
#define ISP_OP_NRLPF_BACKOFF_2_BIAS_RANGE                       15:0
#define ISP_OP_NRLPF_BACKOFF_2_BIAS_WOFFSET                     0x0
#define ISP_OP_NRLPF_BACKOFF_2_BIAS_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_2_BIAS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_2_BIAS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_2_BIAS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_OP_NRLPF_BACKOFF_2_SCALE_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_OP_NRLPF_BACKOFF_2_SCALE_FIELD                      _MK_FIELD_CONST(0xffff, ISP_OP_NRLPF_BACKOFF_2_SCALE_SHIFT)
#define ISP_OP_NRLPF_BACKOFF_2_SCALE_RANGE                      31:16
#define ISP_OP_NRLPF_BACKOFF_2_SCALE_WOFFSET                    0x0
#define ISP_OP_NRLPF_BACKOFF_2_SCALE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_2_SCALE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_2_SCALE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_2_SCALE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_OP_NRLPF_BACKOFF_3
#define ISP_OP_NRLPF_BACKOFF_3                  _MK_ADDR_CONST(0xd25)
#define ISP_OP_NRLPF_BACKOFF_3_SELWRE                   0x0
#define ISP_OP_NRLPF_BACKOFF_3_WORD_COUNT                       0x1
#define ISP_OP_NRLPF_BACKOFF_3_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_3_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_3_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_3_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define ISP_OP_NRLPF_BACKOFF_3_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define ISP_OP_NRLPF_BACKOFF_3_BIAS_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_OP_NRLPF_BACKOFF_3_BIAS_FIELD                       _MK_FIELD_CONST(0xffff, ISP_OP_NRLPF_BACKOFF_3_BIAS_SHIFT)
#define ISP_OP_NRLPF_BACKOFF_3_BIAS_RANGE                       15:0
#define ISP_OP_NRLPF_BACKOFF_3_BIAS_WOFFSET                     0x0
#define ISP_OP_NRLPF_BACKOFF_3_BIAS_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_3_BIAS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_3_BIAS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_3_BIAS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_OP_NRLPF_BACKOFF_3_SCALE_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_OP_NRLPF_BACKOFF_3_SCALE_FIELD                      _MK_FIELD_CONST(0xffff, ISP_OP_NRLPF_BACKOFF_3_SCALE_SHIFT)
#define ISP_OP_NRLPF_BACKOFF_3_SCALE_RANGE                      31:16
#define ISP_OP_NRLPF_BACKOFF_3_SCALE_WOFFSET                    0x0
#define ISP_OP_NRLPF_BACKOFF_3_SCALE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_3_SCALE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_3_SCALE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OP_NRLPF_BACKOFF_3_SCALE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Reserved address 3366 [0xd26]

// Reserved address 3367 [0xd27]

// Reserved address 3368 [0xd28]
#define LW_ISP_SM_R16_I_SIZE    1
#define LW_ISP_SM_R16_F_SIZE    14
#define LW_ISP_SM_R16_HALF      8192
#define LW_ISP_SM_R16_MAX       32767
#define LW_ISP_SM_NUM_MW_PORTS  1
#define LW_ISP_SM_NUM_MR_PORTS  1
#define LW_ISP_SM_PIPE_BREAKOUT 0
#define LW_ISP_SM_MPP_HAS_420_SUPPORT   0
#define LW_ISP_SM_PPM_HAS_BLOCK_LINEAR_SUPPORT  1

// Register ISP_SM_ACTIVE_WINDOW_H_MW_0
#define ISP_SM_ACTIVE_WINDOW_H_MW_0                     _MK_ADDR_CONST(0xe00)
#define ISP_SM_ACTIVE_WINDOW_H_MW_0_SELWRE                      0x0
#define ISP_SM_ACTIVE_WINDOW_H_MW_0_WORD_COUNT                  0x1
#define ISP_SM_ACTIVE_WINDOW_H_MW_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_SM_ACTIVE_WINDOW_H_MW_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_SM_ACTIVE_WINDOW_H_MW_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_SM_ACTIVE_WINDOW_H_MW_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_SM_ACTIVE_WINDOW_H_MW_0_READ_MASK                   _MK_MASK_CONST(0x1fff1fff)
#define ISP_SM_ACTIVE_WINDOW_H_MW_0_WRITE_MASK                  _MK_MASK_CONST(0x1fff1fff)
#define ISP_SM_ACTIVE_WINDOW_H_MW_0_H_START_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_SM_ACTIVE_WINDOW_H_MW_0_H_START_FIELD                       _MK_FIELD_CONST(0x1fff, ISP_SM_ACTIVE_WINDOW_H_MW_0_H_START_SHIFT)
#define ISP_SM_ACTIVE_WINDOW_H_MW_0_H_START_RANGE                       12:0
#define ISP_SM_ACTIVE_WINDOW_H_MW_0_H_START_WOFFSET                     0x0
#define ISP_SM_ACTIVE_WINDOW_H_MW_0_H_START_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_SM_ACTIVE_WINDOW_H_MW_0_H_START_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_SM_ACTIVE_WINDOW_H_MW_0_H_START_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_SM_ACTIVE_WINDOW_H_MW_0_H_START_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_SM_ACTIVE_WINDOW_H_MW_0_H_END_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_SM_ACTIVE_WINDOW_H_MW_0_H_END_FIELD                 _MK_FIELD_CONST(0x1fff, ISP_SM_ACTIVE_WINDOW_H_MW_0_H_END_SHIFT)
#define ISP_SM_ACTIVE_WINDOW_H_MW_0_H_END_RANGE                 28:16
#define ISP_SM_ACTIVE_WINDOW_H_MW_0_H_END_WOFFSET                       0x0
#define ISP_SM_ACTIVE_WINDOW_H_MW_0_H_END_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_SM_ACTIVE_WINDOW_H_MW_0_H_END_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_SM_ACTIVE_WINDOW_H_MW_0_H_END_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_SM_ACTIVE_WINDOW_H_MW_0_H_END_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_SM_ACTIVE_WINDOW_V_MW_0
#define ISP_SM_ACTIVE_WINDOW_V_MW_0                     _MK_ADDR_CONST(0xe04)
#define ISP_SM_ACTIVE_WINDOW_V_MW_0_SELWRE                      0x0
#define ISP_SM_ACTIVE_WINDOW_V_MW_0_WORD_COUNT                  0x1
#define ISP_SM_ACTIVE_WINDOW_V_MW_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_SM_ACTIVE_WINDOW_V_MW_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_SM_ACTIVE_WINDOW_V_MW_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_SM_ACTIVE_WINDOW_V_MW_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_SM_ACTIVE_WINDOW_V_MW_0_READ_MASK                   _MK_MASK_CONST(0x1fff1fff)
#define ISP_SM_ACTIVE_WINDOW_V_MW_0_WRITE_MASK                  _MK_MASK_CONST(0x1fff1fff)
#define ISP_SM_ACTIVE_WINDOW_V_MW_0_V_START_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_SM_ACTIVE_WINDOW_V_MW_0_V_START_FIELD                       _MK_FIELD_CONST(0x1fff, ISP_SM_ACTIVE_WINDOW_V_MW_0_V_START_SHIFT)
#define ISP_SM_ACTIVE_WINDOW_V_MW_0_V_START_RANGE                       12:0
#define ISP_SM_ACTIVE_WINDOW_V_MW_0_V_START_WOFFSET                     0x0
#define ISP_SM_ACTIVE_WINDOW_V_MW_0_V_START_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_SM_ACTIVE_WINDOW_V_MW_0_V_START_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_SM_ACTIVE_WINDOW_V_MW_0_V_START_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_SM_ACTIVE_WINDOW_V_MW_0_V_START_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_SM_ACTIVE_WINDOW_V_MW_0_V_END_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_SM_ACTIVE_WINDOW_V_MW_0_V_END_FIELD                 _MK_FIELD_CONST(0x1fff, ISP_SM_ACTIVE_WINDOW_V_MW_0_V_END_SHIFT)
#define ISP_SM_ACTIVE_WINDOW_V_MW_0_V_END_RANGE                 28:16
#define ISP_SM_ACTIVE_WINDOW_V_MW_0_V_END_WOFFSET                       0x0
#define ISP_SM_ACTIVE_WINDOW_V_MW_0_V_END_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_SM_ACTIVE_WINDOW_V_MW_0_V_END_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_SM_ACTIVE_WINDOW_V_MW_0_V_END_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_SM_ACTIVE_WINDOW_V_MW_0_V_END_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_SM_IMAGE_DEF_MW_0
#define ISP_SM_IMAGE_DEF_MW_0                   _MK_ADDR_CONST(0xe08)
#define ISP_SM_IMAGE_DEF_MW_0_SELWRE                    0x0
#define ISP_SM_IMAGE_DEF_MW_0_WORD_COUNT                        0x1
#define ISP_SM_IMAGE_DEF_MW_0_RESET_VAL                         _MK_MASK_CONST(0x1fe0000)
#define ISP_SM_IMAGE_DEF_MW_0_RESET_MASK                        _MK_MASK_CONST(0xfff03ff)
#define ISP_SM_IMAGE_DEF_MW_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_DEF_MW_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_DEF_MW_0_READ_MASK                         _MK_MASK_CONST(0xfff03ff)
#define ISP_SM_IMAGE_DEF_MW_0_WRITE_MASK                        _MK_MASK_CONST(0xfff03ff)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_FIELD                      _MK_FIELD_CONST(0xff, ISP_SM_IMAGE_DEF_MW_0_FORMAT_SHIFT)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_RANGE                      7:0
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_WOFFSET                    0x0
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_L8                       _MK_ENUM_CONST(16)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_R16_I                    _MK_ENUM_CONST(32)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_B5G6R5                   _MK_ENUM_CONST(33)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_R5G6B5                   _MK_ENUM_CONST(34)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_A1B5G5R5                 _MK_ENUM_CONST(35)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_A1R5G5B5                 _MK_ENUM_CONST(36)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_B5G5R5A1                 _MK_ENUM_CONST(37)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_R5G5B5A1                 _MK_ENUM_CONST(38)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_A4B4G4R4                 _MK_ENUM_CONST(39)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_A4R4G4B4                 _MK_ENUM_CONST(40)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_B4G4R4A4                 _MK_ENUM_CONST(41)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_R4G4B4A4                 _MK_ENUM_CONST(42)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_A8B8G8R8                 _MK_ENUM_CONST(64)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_A8R8G8B8                 _MK_ENUM_CONST(65)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_B8G8R8A8                 _MK_ENUM_CONST(66)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_R8G8B8A8                 _MK_ENUM_CONST(67)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_A2B10G10R10                      _MK_ENUM_CONST(68)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_A2R10G10B10                      _MK_ENUM_CONST(69)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_B10G10R10A2                      _MK_ENUM_CONST(70)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_R10G10B10A2                      _MK_ENUM_CONST(71)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_A8Y8U8V8                 _MK_ENUM_CONST(193)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_V8U8Y8A8                 _MK_ENUM_CONST(194)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_A2Y10U10V10                      _MK_ENUM_CONST(197)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_V10U10Y10A2                      _MK_ENUM_CONST(198)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_Y8_U8__Y8_V8                     _MK_ENUM_CONST(200)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_Y8_V8__Y8_U8                     _MK_ENUM_CONST(201)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_U8_Y8__V8_Y8                     _MK_ENUM_CONST(202)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_V8_Y8__U8_Y8                     _MK_ENUM_CONST(203)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_Y8__U8__V8_N444                  _MK_ENUM_CONST(224)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_Y8__U8V8_N444                    _MK_ENUM_CONST(225)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_Y8__V8U8_N444                    _MK_ENUM_CONST(226)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_Y8__U8__V8_N422                  _MK_ENUM_CONST(227)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_Y8__U8V8_N422                    _MK_ENUM_CONST(228)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_Y8__V8U8_N422                    _MK_ENUM_CONST(229)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_Y8__U8__V8_N420                  _MK_ENUM_CONST(230)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_Y8__U8V8_N420                    _MK_ENUM_CONST(231)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_Y8__V8U8_N420                    _MK_ENUM_CONST(232)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_X2Lc10Lb10La10                   _MK_ENUM_CONST(233)
#define ISP_SM_IMAGE_DEF_MW_0_FORMAT_T_X16B16G16R16_I                   _MK_ENUM_CONST(234)

#define ISP_SM_IMAGE_DEF_MW_0_CHROMA_POS_SHIFT                  _MK_SHIFT_CONST(8)
#define ISP_SM_IMAGE_DEF_MW_0_CHROMA_POS_FIELD                  _MK_FIELD_CONST(0x3, ISP_SM_IMAGE_DEF_MW_0_CHROMA_POS_SHIFT)
#define ISP_SM_IMAGE_DEF_MW_0_CHROMA_POS_RANGE                  9:8
#define ISP_SM_IMAGE_DEF_MW_0_CHROMA_POS_WOFFSET                        0x0
#define ISP_SM_IMAGE_DEF_MW_0_CHROMA_POS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_DEF_MW_0_CHROMA_POS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define ISP_SM_IMAGE_DEF_MW_0_CHROMA_POS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_DEF_MW_0_CHROMA_POS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_DEF_MW_0_CHROMA_POS_MPEG1                  _MK_ENUM_CONST(0)
#define ISP_SM_IMAGE_DEF_MW_0_CHROMA_POS_MPEG2                  _MK_ENUM_CONST(1)

#define ISP_SM_IMAGE_DEF_MW_0_KIND_SHIFT                        _MK_SHIFT_CONST(16)
#define ISP_SM_IMAGE_DEF_MW_0_KIND_FIELD                        _MK_FIELD_CONST(0xff, ISP_SM_IMAGE_DEF_MW_0_KIND_SHIFT)
#define ISP_SM_IMAGE_DEF_MW_0_KIND_RANGE                        23:16
#define ISP_SM_IMAGE_DEF_MW_0_KIND_WOFFSET                      0x0
#define ISP_SM_IMAGE_DEF_MW_0_KIND_DEFAULT                      _MK_MASK_CONST(0xfe)
#define ISP_SM_IMAGE_DEF_MW_0_KIND_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define ISP_SM_IMAGE_DEF_MW_0_KIND_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_DEF_MW_0_KIND_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_DEF_MW_0_KIND_PITCH                        _MK_ENUM_CONST(0)
#define ISP_SM_IMAGE_DEF_MW_0_KIND_GENERIC_16BX2                        _MK_ENUM_CONST(254)

#define ISP_SM_IMAGE_DEF_MW_0_BLOCKHEIGHT_LOG2_SHIFT                    _MK_SHIFT_CONST(24)
#define ISP_SM_IMAGE_DEF_MW_0_BLOCKHEIGHT_LOG2_FIELD                    _MK_FIELD_CONST(0xf, ISP_SM_IMAGE_DEF_MW_0_BLOCKHEIGHT_LOG2_SHIFT)
#define ISP_SM_IMAGE_DEF_MW_0_BLOCKHEIGHT_LOG2_RANGE                    27:24
#define ISP_SM_IMAGE_DEF_MW_0_BLOCKHEIGHT_LOG2_WOFFSET                  0x0
#define ISP_SM_IMAGE_DEF_MW_0_BLOCKHEIGHT_LOG2_DEFAULT                  _MK_MASK_CONST(0x1)
#define ISP_SM_IMAGE_DEF_MW_0_BLOCKHEIGHT_LOG2_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define ISP_SM_IMAGE_DEF_MW_0_BLOCKHEIGHT_LOG2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_DEF_MW_0_BLOCKHEIGHT_LOG2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_SM_Y_CTRL_MW_0
#define ISP_SM_Y_CTRL_MW_0                      _MK_ADDR_CONST(0xe0c)
#define ISP_SM_Y_CTRL_MW_0_SELWRE                       0x0
#define ISP_SM_Y_CTRL_MW_0_WORD_COUNT                   0x1
#define ISP_SM_Y_CTRL_MW_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_SM_Y_CTRL_MW_0_RESET_MASK                   _MK_MASK_CONST(0x1000000)
#define ISP_SM_Y_CTRL_MW_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_SM_Y_CTRL_MW_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_SM_Y_CTRL_MW_0_READ_MASK                    _MK_MASK_CONST(0x1fcfcfc)
#define ISP_SM_Y_CTRL_MW_0_WRITE_MASK                   _MK_MASK_CONST(0x1fcfcfc)
#define ISP_SM_Y_CTRL_MW_0_R2Y_COEFF_SHIFT                      _MK_SHIFT_CONST(2)
#define ISP_SM_Y_CTRL_MW_0_R2Y_COEFF_FIELD                      _MK_FIELD_CONST(0x3f, ISP_SM_Y_CTRL_MW_0_R2Y_COEFF_SHIFT)
#define ISP_SM_Y_CTRL_MW_0_R2Y_COEFF_RANGE                      7:2
#define ISP_SM_Y_CTRL_MW_0_R2Y_COEFF_WOFFSET                    0x0
#define ISP_SM_Y_CTRL_MW_0_R2Y_COEFF_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_SM_Y_CTRL_MW_0_R2Y_COEFF_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_SM_Y_CTRL_MW_0_R2Y_COEFF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_SM_Y_CTRL_MW_0_R2Y_COEFF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_SM_Y_CTRL_MW_0_G2Y_COEFF_SHIFT                      _MK_SHIFT_CONST(10)
#define ISP_SM_Y_CTRL_MW_0_G2Y_COEFF_FIELD                      _MK_FIELD_CONST(0x3f, ISP_SM_Y_CTRL_MW_0_G2Y_COEFF_SHIFT)
#define ISP_SM_Y_CTRL_MW_0_G2Y_COEFF_RANGE                      15:10
#define ISP_SM_Y_CTRL_MW_0_G2Y_COEFF_WOFFSET                    0x0
#define ISP_SM_Y_CTRL_MW_0_G2Y_COEFF_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_SM_Y_CTRL_MW_0_G2Y_COEFF_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_SM_Y_CTRL_MW_0_G2Y_COEFF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_SM_Y_CTRL_MW_0_G2Y_COEFF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_SM_Y_CTRL_MW_0_B2Y_COEFF_SHIFT                      _MK_SHIFT_CONST(18)
#define ISP_SM_Y_CTRL_MW_0_B2Y_COEFF_FIELD                      _MK_FIELD_CONST(0x3f, ISP_SM_Y_CTRL_MW_0_B2Y_COEFF_SHIFT)
#define ISP_SM_Y_CTRL_MW_0_B2Y_COEFF_RANGE                      23:18
#define ISP_SM_Y_CTRL_MW_0_B2Y_COEFF_WOFFSET                    0x0
#define ISP_SM_Y_CTRL_MW_0_B2Y_COEFF_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_SM_Y_CTRL_MW_0_B2Y_COEFF_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_SM_Y_CTRL_MW_0_B2Y_COEFF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_SM_Y_CTRL_MW_0_B2Y_COEFF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_SM_Y_CTRL_MW_0_RGB2Y_ENABLE_SHIFT                   _MK_SHIFT_CONST(24)
#define ISP_SM_Y_CTRL_MW_0_RGB2Y_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, ISP_SM_Y_CTRL_MW_0_RGB2Y_ENABLE_SHIFT)
#define ISP_SM_Y_CTRL_MW_0_RGB2Y_ENABLE_RANGE                   24:24
#define ISP_SM_Y_CTRL_MW_0_RGB2Y_ENABLE_WOFFSET                 0x0
#define ISP_SM_Y_CTRL_MW_0_RGB2Y_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_SM_Y_CTRL_MW_0_RGB2Y_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ISP_SM_Y_CTRL_MW_0_RGB2Y_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_SM_Y_CTRL_MW_0_RGB2Y_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_SM_SURFACE_OFFSET0_MW_0
#define ISP_SM_SURFACE_OFFSET0_MW_0                     _MK_ADDR_CONST(0xe10)
#define ISP_SM_SURFACE_OFFSET0_MW_0_SELWRE                      0x0
#define ISP_SM_SURFACE_OFFSET0_MW_0_WORD_COUNT                  0x1
#define ISP_SM_SURFACE_OFFSET0_MW_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET0_MW_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET0_MW_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET0_MW_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET0_MW_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define ISP_SM_SURFACE_OFFSET0_MW_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define ISP_SM_SURFACE_OFFSET0_MW_0_OFFSET0_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_SM_SURFACE_OFFSET0_MW_0_OFFSET0_FIELD                       _MK_FIELD_CONST(0xffffffff, ISP_SM_SURFACE_OFFSET0_MW_0_OFFSET0_SHIFT)
#define ISP_SM_SURFACE_OFFSET0_MW_0_OFFSET0_RANGE                       31:0
#define ISP_SM_SURFACE_OFFSET0_MW_0_OFFSET0_WOFFSET                     0x0
#define ISP_SM_SURFACE_OFFSET0_MW_0_OFFSET0_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET0_MW_0_OFFSET0_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET0_MW_0_OFFSET0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET0_MW_0_OFFSET0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_SM_SURFACE_STRIDE0_MW_0
#define ISP_SM_SURFACE_STRIDE0_MW_0                     _MK_ADDR_CONST(0xe14)
#define ISP_SM_SURFACE_STRIDE0_MW_0_SELWRE                      0x0
#define ISP_SM_SURFACE_STRIDE0_MW_0_WORD_COUNT                  0x1
#define ISP_SM_SURFACE_STRIDE0_MW_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE0_MW_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE0_MW_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE0_MW_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE0_MW_0_READ_MASK                   _MK_MASK_CONST(0x7fff)
#define ISP_SM_SURFACE_STRIDE0_MW_0_WRITE_MASK                  _MK_MASK_CONST(0x7fff)
#define ISP_SM_SURFACE_STRIDE0_MW_0_STRIDE0_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_SM_SURFACE_STRIDE0_MW_0_STRIDE0_FIELD                       _MK_FIELD_CONST(0x7fff, ISP_SM_SURFACE_STRIDE0_MW_0_STRIDE0_SHIFT)
#define ISP_SM_SURFACE_STRIDE0_MW_0_STRIDE0_RANGE                       14:0
#define ISP_SM_SURFACE_STRIDE0_MW_0_STRIDE0_WOFFSET                     0x0
#define ISP_SM_SURFACE_STRIDE0_MW_0_STRIDE0_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE0_MW_0_STRIDE0_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE0_MW_0_STRIDE0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE0_MW_0_STRIDE0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_SM_SURFACE_OFFSET1_MW_0
#define ISP_SM_SURFACE_OFFSET1_MW_0                     _MK_ADDR_CONST(0xe18)
#define ISP_SM_SURFACE_OFFSET1_MW_0_SELWRE                      0x0
#define ISP_SM_SURFACE_OFFSET1_MW_0_WORD_COUNT                  0x1
#define ISP_SM_SURFACE_OFFSET1_MW_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET1_MW_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET1_MW_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET1_MW_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET1_MW_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define ISP_SM_SURFACE_OFFSET1_MW_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define ISP_SM_SURFACE_OFFSET1_MW_0_OFFSET1_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_SM_SURFACE_OFFSET1_MW_0_OFFSET1_FIELD                       _MK_FIELD_CONST(0xffffffff, ISP_SM_SURFACE_OFFSET1_MW_0_OFFSET1_SHIFT)
#define ISP_SM_SURFACE_OFFSET1_MW_0_OFFSET1_RANGE                       31:0
#define ISP_SM_SURFACE_OFFSET1_MW_0_OFFSET1_WOFFSET                     0x0
#define ISP_SM_SURFACE_OFFSET1_MW_0_OFFSET1_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET1_MW_0_OFFSET1_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET1_MW_0_OFFSET1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET1_MW_0_OFFSET1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_SM_SURFACE_STRIDE1_MW_0
#define ISP_SM_SURFACE_STRIDE1_MW_0                     _MK_ADDR_CONST(0xe1c)
#define ISP_SM_SURFACE_STRIDE1_MW_0_SELWRE                      0x0
#define ISP_SM_SURFACE_STRIDE1_MW_0_WORD_COUNT                  0x1
#define ISP_SM_SURFACE_STRIDE1_MW_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE1_MW_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE1_MW_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE1_MW_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE1_MW_0_READ_MASK                   _MK_MASK_CONST(0x7fff)
#define ISP_SM_SURFACE_STRIDE1_MW_0_WRITE_MASK                  _MK_MASK_CONST(0x7fff)
#define ISP_SM_SURFACE_STRIDE1_MW_0_STRIDE1_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_SM_SURFACE_STRIDE1_MW_0_STRIDE1_FIELD                       _MK_FIELD_CONST(0x7fff, ISP_SM_SURFACE_STRIDE1_MW_0_STRIDE1_SHIFT)
#define ISP_SM_SURFACE_STRIDE1_MW_0_STRIDE1_RANGE                       14:0
#define ISP_SM_SURFACE_STRIDE1_MW_0_STRIDE1_WOFFSET                     0x0
#define ISP_SM_SURFACE_STRIDE1_MW_0_STRIDE1_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE1_MW_0_STRIDE1_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE1_MW_0_STRIDE1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE1_MW_0_STRIDE1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_SM_SURFACE_OFFSET2_MW_0
#define ISP_SM_SURFACE_OFFSET2_MW_0                     _MK_ADDR_CONST(0xe20)
#define ISP_SM_SURFACE_OFFSET2_MW_0_SELWRE                      0x0
#define ISP_SM_SURFACE_OFFSET2_MW_0_WORD_COUNT                  0x1
#define ISP_SM_SURFACE_OFFSET2_MW_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET2_MW_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET2_MW_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET2_MW_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET2_MW_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define ISP_SM_SURFACE_OFFSET2_MW_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define ISP_SM_SURFACE_OFFSET2_MW_0_OFFSET2_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_SM_SURFACE_OFFSET2_MW_0_OFFSET2_FIELD                       _MK_FIELD_CONST(0xffffffff, ISP_SM_SURFACE_OFFSET2_MW_0_OFFSET2_SHIFT)
#define ISP_SM_SURFACE_OFFSET2_MW_0_OFFSET2_RANGE                       31:0
#define ISP_SM_SURFACE_OFFSET2_MW_0_OFFSET2_WOFFSET                     0x0
#define ISP_SM_SURFACE_OFFSET2_MW_0_OFFSET2_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET2_MW_0_OFFSET2_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET2_MW_0_OFFSET2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET2_MW_0_OFFSET2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_SM_SURFACE_STRIDE2_MW_0
#define ISP_SM_SURFACE_STRIDE2_MW_0                     _MK_ADDR_CONST(0xe24)
#define ISP_SM_SURFACE_STRIDE2_MW_0_SELWRE                      0x0
#define ISP_SM_SURFACE_STRIDE2_MW_0_WORD_COUNT                  0x1
#define ISP_SM_SURFACE_STRIDE2_MW_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE2_MW_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE2_MW_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE2_MW_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE2_MW_0_READ_MASK                   _MK_MASK_CONST(0x7fff)
#define ISP_SM_SURFACE_STRIDE2_MW_0_WRITE_MASK                  _MK_MASK_CONST(0x7fff)
#define ISP_SM_SURFACE_STRIDE2_MW_0_STRIDE2_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_SM_SURFACE_STRIDE2_MW_0_STRIDE2_FIELD                       _MK_FIELD_CONST(0x7fff, ISP_SM_SURFACE_STRIDE2_MW_0_STRIDE2_SHIFT)
#define ISP_SM_SURFACE_STRIDE2_MW_0_STRIDE2_RANGE                       14:0
#define ISP_SM_SURFACE_STRIDE2_MW_0_STRIDE2_WOFFSET                     0x0
#define ISP_SM_SURFACE_STRIDE2_MW_0_STRIDE2_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE2_MW_0_STRIDE2_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE2_MW_0_STRIDE2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE2_MW_0_STRIDE2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_SM_CTRL_MR_0
#define ISP_SM_CTRL_MR_0                        _MK_ADDR_CONST(0xe30)
#define ISP_SM_CTRL_MR_0_SELWRE                         0x0
#define ISP_SM_CTRL_MR_0_WORD_COUNT                     0x1
#define ISP_SM_CTRL_MR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_SM_CTRL_MR_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define ISP_SM_CTRL_MR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_SM_CTRL_MR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_SM_CTRL_MR_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define ISP_SM_CTRL_MR_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define ISP_SM_CTRL_MR_0_FETCH_REQ_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_SM_CTRL_MR_0_FETCH_REQ_FIELD                        _MK_FIELD_CONST(0x1, ISP_SM_CTRL_MR_0_FETCH_REQ_SHIFT)
#define ISP_SM_CTRL_MR_0_FETCH_REQ_RANGE                        0:0
#define ISP_SM_CTRL_MR_0_FETCH_REQ_WOFFSET                      0x0
#define ISP_SM_CTRL_MR_0_FETCH_REQ_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_SM_CTRL_MR_0_FETCH_REQ_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ISP_SM_CTRL_MR_0_FETCH_REQ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_SM_CTRL_MR_0_FETCH_REQ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_SM_CTRL_MR_0_FETCH_REQ_NOP                  _MK_ENUM_CONST(0)
#define ISP_SM_CTRL_MR_0_FETCH_REQ_START                        _MK_ENUM_CONST(1)


// Register ISP_SM_IMAGE_SIZE_MR_0
#define ISP_SM_IMAGE_SIZE_MR_0                  _MK_ADDR_CONST(0xe34)
#define ISP_SM_IMAGE_SIZE_MR_0_SELWRE                   0x0
#define ISP_SM_IMAGE_SIZE_MR_0_WORD_COUNT                       0x1
#define ISP_SM_IMAGE_SIZE_MR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_SIZE_MR_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_SIZE_MR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_SIZE_MR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_SIZE_MR_0_READ_MASK                        _MK_MASK_CONST(0x3fff3fff)
#define ISP_SM_IMAGE_SIZE_MR_0_WRITE_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define ISP_SM_IMAGE_SIZE_MR_0_WIDTH_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_SM_IMAGE_SIZE_MR_0_WIDTH_FIELD                      _MK_FIELD_CONST(0x3fff, ISP_SM_IMAGE_SIZE_MR_0_WIDTH_SHIFT)
#define ISP_SM_IMAGE_SIZE_MR_0_WIDTH_RANGE                      13:0
#define ISP_SM_IMAGE_SIZE_MR_0_WIDTH_WOFFSET                    0x0
#define ISP_SM_IMAGE_SIZE_MR_0_WIDTH_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_SIZE_MR_0_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_SIZE_MR_0_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_SIZE_MR_0_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_SM_IMAGE_SIZE_MR_0_HEIGHT_SHIFT                     _MK_SHIFT_CONST(16)
#define ISP_SM_IMAGE_SIZE_MR_0_HEIGHT_FIELD                     _MK_FIELD_CONST(0x3fff, ISP_SM_IMAGE_SIZE_MR_0_HEIGHT_SHIFT)
#define ISP_SM_IMAGE_SIZE_MR_0_HEIGHT_RANGE                     29:16
#define ISP_SM_IMAGE_SIZE_MR_0_HEIGHT_WOFFSET                   0x0
#define ISP_SM_IMAGE_SIZE_MR_0_HEIGHT_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_SIZE_MR_0_HEIGHT_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_SIZE_MR_0_HEIGHT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_SIZE_MR_0_HEIGHT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_SM_STRIP_DEF_MR_0
#define ISP_SM_STRIP_DEF_MR_0                   _MK_ADDR_CONST(0xe38)
#define ISP_SM_STRIP_DEF_MR_0_SELWRE                    0x0
#define ISP_SM_STRIP_DEF_MR_0_WORD_COUNT                        0x1
#define ISP_SM_STRIP_DEF_MR_0_RESET_VAL                         _MK_MASK_CONST(0x180758)
#define ISP_SM_STRIP_DEF_MR_0_RESET_MASK                        _MK_MASK_CONST(0xff1fff)
#define ISP_SM_STRIP_DEF_MR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_SM_STRIP_DEF_MR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_SM_STRIP_DEF_MR_0_READ_MASK                         _MK_MASK_CONST(0xff1fff)
#define ISP_SM_STRIP_DEF_MR_0_WRITE_MASK                        _MK_MASK_CONST(0xff1fff)
#define ISP_SM_STRIP_DEF_MR_0_STRIP_WIDTH_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_SM_STRIP_DEF_MR_0_STRIP_WIDTH_FIELD                 _MK_FIELD_CONST(0x1fff, ISP_SM_STRIP_DEF_MR_0_STRIP_WIDTH_SHIFT)
#define ISP_SM_STRIP_DEF_MR_0_STRIP_WIDTH_RANGE                 12:0
#define ISP_SM_STRIP_DEF_MR_0_STRIP_WIDTH_WOFFSET                       0x0
#define ISP_SM_STRIP_DEF_MR_0_STRIP_WIDTH_DEFAULT                       _MK_MASK_CONST(0x758)
#define ISP_SM_STRIP_DEF_MR_0_STRIP_WIDTH_DEFAULT_MASK                  _MK_MASK_CONST(0x1fff)
#define ISP_SM_STRIP_DEF_MR_0_STRIP_WIDTH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_SM_STRIP_DEF_MR_0_STRIP_WIDTH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_SM_STRIP_DEF_MR_0_OVERFETCH_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_SM_STRIP_DEF_MR_0_OVERFETCH_FIELD                   _MK_FIELD_CONST(0xff, ISP_SM_STRIP_DEF_MR_0_OVERFETCH_SHIFT)
#define ISP_SM_STRIP_DEF_MR_0_OVERFETCH_RANGE                   23:16
#define ISP_SM_STRIP_DEF_MR_0_OVERFETCH_WOFFSET                 0x0
#define ISP_SM_STRIP_DEF_MR_0_OVERFETCH_DEFAULT                 _MK_MASK_CONST(0x18)
#define ISP_SM_STRIP_DEF_MR_0_OVERFETCH_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define ISP_SM_STRIP_DEF_MR_0_OVERFETCH_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_SM_STRIP_DEF_MR_0_OVERFETCH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_SM_IMAGE_DEF_MR_0
#define ISP_SM_IMAGE_DEF_MR_0                   _MK_ADDR_CONST(0xe3c)
#define ISP_SM_IMAGE_DEF_MR_0_SELWRE                    0x0
#define ISP_SM_IMAGE_DEF_MR_0_WORD_COUNT                        0x1
#define ISP_SM_IMAGE_DEF_MR_0_RESET_VAL                         _MK_MASK_CONST(0x11000000)
#define ISP_SM_IMAGE_DEF_MR_0_RESET_MASK                        _MK_MASK_CONST(0xffff03ff)
#define ISP_SM_IMAGE_DEF_MR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_DEF_MR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_DEF_MR_0_READ_MASK                         _MK_MASK_CONST(0xff0003ff)
#define ISP_SM_IMAGE_DEF_MR_0_WRITE_MASK                        _MK_MASK_CONST(0xff0003ff)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_FIELD                      _MK_FIELD_CONST(0xff, ISP_SM_IMAGE_DEF_MR_0_FORMAT_SHIFT)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_RANGE                      7:0
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_WOFFSET                    0x0
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_L8                       _MK_ENUM_CONST(16)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_R16_I                    _MK_ENUM_CONST(32)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_B5G6R5                   _MK_ENUM_CONST(33)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_R5G6B5                   _MK_ENUM_CONST(34)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_A1B5G5R5                 _MK_ENUM_CONST(35)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_A1R5G5B5                 _MK_ENUM_CONST(36)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_B5G5R5A1                 _MK_ENUM_CONST(37)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_R5G5B5A1                 _MK_ENUM_CONST(38)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_A4B4G4R4                 _MK_ENUM_CONST(39)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_A4R4G4B4                 _MK_ENUM_CONST(40)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_B4G4R4A4                 _MK_ENUM_CONST(41)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_R4G4B4A4                 _MK_ENUM_CONST(42)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_A8B8G8R8                 _MK_ENUM_CONST(64)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_A8R8G8B8                 _MK_ENUM_CONST(65)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_B8G8R8A8                 _MK_ENUM_CONST(66)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_R8G8B8A8                 _MK_ENUM_CONST(67)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_A2B10G10R10                      _MK_ENUM_CONST(68)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_A2R10G10B10                      _MK_ENUM_CONST(69)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_B10G10R10A2                      _MK_ENUM_CONST(70)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_R10G10B10A2                      _MK_ENUM_CONST(71)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_A8Y8U8V8                 _MK_ENUM_CONST(193)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_V8U8Y8A8                 _MK_ENUM_CONST(194)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_A2Y10U10V10                      _MK_ENUM_CONST(197)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_V10U10Y10A2                      _MK_ENUM_CONST(198)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_Y8_U8__Y8_V8                     _MK_ENUM_CONST(200)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_Y8_V8__Y8_U8                     _MK_ENUM_CONST(201)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_U8_Y8__V8_Y8                     _MK_ENUM_CONST(202)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_V8_Y8__U8_Y8                     _MK_ENUM_CONST(203)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_Y8__U8__V8_N444                  _MK_ENUM_CONST(224)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_Y8__U8V8_N444                    _MK_ENUM_CONST(225)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_Y8__V8U8_N444                    _MK_ENUM_CONST(226)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_Y8__U8__V8_N422                  _MK_ENUM_CONST(227)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_Y8__U8V8_N422                    _MK_ENUM_CONST(228)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_Y8__V8U8_N422                    _MK_ENUM_CONST(229)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_Y8__U8__V8_N420                  _MK_ENUM_CONST(230)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_Y8__U8V8_N420                    _MK_ENUM_CONST(231)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_Y8__V8U8_N420                    _MK_ENUM_CONST(232)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_X2Lc10Lb10La10                   _MK_ENUM_CONST(233)
#define ISP_SM_IMAGE_DEF_MR_0_FORMAT_T_X16B16G16R16_I                   _MK_ENUM_CONST(234)

#define ISP_SM_IMAGE_DEF_MR_0_CHROMA_POS_SHIFT                  _MK_SHIFT_CONST(8)
#define ISP_SM_IMAGE_DEF_MR_0_CHROMA_POS_FIELD                  _MK_FIELD_CONST(0x3, ISP_SM_IMAGE_DEF_MR_0_CHROMA_POS_SHIFT)
#define ISP_SM_IMAGE_DEF_MR_0_CHROMA_POS_RANGE                  9:8
#define ISP_SM_IMAGE_DEF_MR_0_CHROMA_POS_WOFFSET                        0x0
#define ISP_SM_IMAGE_DEF_MR_0_CHROMA_POS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_DEF_MR_0_CHROMA_POS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define ISP_SM_IMAGE_DEF_MR_0_CHROMA_POS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_DEF_MR_0_CHROMA_POS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_DEF_MR_0_CHROMA_POS_MPEG1                  _MK_ENUM_CONST(0)
#define ISP_SM_IMAGE_DEF_MR_0_CHROMA_POS_MPEG2                  _MK_ENUM_CONST(1)

#define ISP_SM_IMAGE_DEF_MR_0_KIND_SHIFT                        _MK_SHIFT_CONST(16)
#define ISP_SM_IMAGE_DEF_MR_0_KIND_FIELD                        _MK_FIELD_CONST(0xff, ISP_SM_IMAGE_DEF_MR_0_KIND_SHIFT)
#define ISP_SM_IMAGE_DEF_MR_0_KIND_RANGE                        23:16
#define ISP_SM_IMAGE_DEF_MR_0_KIND_WOFFSET                      0x0
#define ISP_SM_IMAGE_DEF_MR_0_KIND_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_DEF_MR_0_KIND_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define ISP_SM_IMAGE_DEF_MR_0_KIND_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_DEF_MR_0_KIND_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_DEF_MR_0_KIND_PITCH                        _MK_ENUM_CONST(0)
#define ISP_SM_IMAGE_DEF_MR_0_KIND_GENERIC_16BX2                        _MK_ENUM_CONST(254)

#define ISP_SM_IMAGE_DEF_MR_0_BLOCKHEIGHT_LOG2_SHIFT                    _MK_SHIFT_CONST(24)
#define ISP_SM_IMAGE_DEF_MR_0_BLOCKHEIGHT_LOG2_FIELD                    _MK_FIELD_CONST(0xf, ISP_SM_IMAGE_DEF_MR_0_BLOCKHEIGHT_LOG2_SHIFT)
#define ISP_SM_IMAGE_DEF_MR_0_BLOCKHEIGHT_LOG2_RANGE                    27:24
#define ISP_SM_IMAGE_DEF_MR_0_BLOCKHEIGHT_LOG2_WOFFSET                  0x0
#define ISP_SM_IMAGE_DEF_MR_0_BLOCKHEIGHT_LOG2_DEFAULT                  _MK_MASK_CONST(0x1)
#define ISP_SM_IMAGE_DEF_MR_0_BLOCKHEIGHT_LOG2_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define ISP_SM_IMAGE_DEF_MR_0_BLOCKHEIGHT_LOG2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_DEF_MR_0_BLOCKHEIGHT_LOG2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_SM_IMAGE_DEF_MR_0_OP_CTRL_SHIFT                     _MK_SHIFT_CONST(28)
#define ISP_SM_IMAGE_DEF_MR_0_OP_CTRL_FIELD                     _MK_FIELD_CONST(0x3, ISP_SM_IMAGE_DEF_MR_0_OP_CTRL_SHIFT)
#define ISP_SM_IMAGE_DEF_MR_0_OP_CTRL_RANGE                     29:28
#define ISP_SM_IMAGE_DEF_MR_0_OP_CTRL_WOFFSET                   0x0
#define ISP_SM_IMAGE_DEF_MR_0_OP_CTRL_DEFAULT                   _MK_MASK_CONST(0x1)
#define ISP_SM_IMAGE_DEF_MR_0_OP_CTRL_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define ISP_SM_IMAGE_DEF_MR_0_OP_CTRL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_DEF_MR_0_OP_CTRL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_DEF_MR_0_OP_CTRL_RESERVED                  _MK_ENUM_CONST(0)
#define ISP_SM_IMAGE_DEF_MR_0_OP_CTRL_QUAD                      _MK_ENUM_CONST(1)
#define ISP_SM_IMAGE_DEF_MR_0_OP_CTRL_RGB                       _MK_ENUM_CONST(2)
#define ISP_SM_IMAGE_DEF_MR_0_OP_CTRL_YUV                       _MK_ENUM_CONST(3)

#define ISP_SM_IMAGE_DEF_MR_0_QUAD_XOR_SHIFT                    _MK_SHIFT_CONST(30)
#define ISP_SM_IMAGE_DEF_MR_0_QUAD_XOR_FIELD                    _MK_FIELD_CONST(0x3, ISP_SM_IMAGE_DEF_MR_0_QUAD_XOR_SHIFT)
#define ISP_SM_IMAGE_DEF_MR_0_QUAD_XOR_RANGE                    31:30
#define ISP_SM_IMAGE_DEF_MR_0_QUAD_XOR_WOFFSET                  0x0
#define ISP_SM_IMAGE_DEF_MR_0_QUAD_XOR_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_DEF_MR_0_QUAD_XOR_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define ISP_SM_IMAGE_DEF_MR_0_QUAD_XOR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_SM_IMAGE_DEF_MR_0_QUAD_XOR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_SM_SURFACE_OFFSET0_MR_0
#define ISP_SM_SURFACE_OFFSET0_MR_0                     _MK_ADDR_CONST(0xe40)
#define ISP_SM_SURFACE_OFFSET0_MR_0_SELWRE                      0x0
#define ISP_SM_SURFACE_OFFSET0_MR_0_WORD_COUNT                  0x1
#define ISP_SM_SURFACE_OFFSET0_MR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET0_MR_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET0_MR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET0_MR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET0_MR_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define ISP_SM_SURFACE_OFFSET0_MR_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define ISP_SM_SURFACE_OFFSET0_MR_0_OFFSET0_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_SM_SURFACE_OFFSET0_MR_0_OFFSET0_FIELD                       _MK_FIELD_CONST(0xffffffff, ISP_SM_SURFACE_OFFSET0_MR_0_OFFSET0_SHIFT)
#define ISP_SM_SURFACE_OFFSET0_MR_0_OFFSET0_RANGE                       31:0
#define ISP_SM_SURFACE_OFFSET0_MR_0_OFFSET0_WOFFSET                     0x0
#define ISP_SM_SURFACE_OFFSET0_MR_0_OFFSET0_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET0_MR_0_OFFSET0_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET0_MR_0_OFFSET0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET0_MR_0_OFFSET0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_SM_SURFACE_STRIDE0_MR_0
#define ISP_SM_SURFACE_STRIDE0_MR_0                     _MK_ADDR_CONST(0xe44)
#define ISP_SM_SURFACE_STRIDE0_MR_0_SELWRE                      0x0
#define ISP_SM_SURFACE_STRIDE0_MR_0_WORD_COUNT                  0x1
#define ISP_SM_SURFACE_STRIDE0_MR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE0_MR_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE0_MR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE0_MR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE0_MR_0_READ_MASK                   _MK_MASK_CONST(0x7fff)
#define ISP_SM_SURFACE_STRIDE0_MR_0_WRITE_MASK                  _MK_MASK_CONST(0x7fff)
#define ISP_SM_SURFACE_STRIDE0_MR_0_STRIDE0_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_SM_SURFACE_STRIDE0_MR_0_STRIDE0_FIELD                       _MK_FIELD_CONST(0x7fff, ISP_SM_SURFACE_STRIDE0_MR_0_STRIDE0_SHIFT)
#define ISP_SM_SURFACE_STRIDE0_MR_0_STRIDE0_RANGE                       14:0
#define ISP_SM_SURFACE_STRIDE0_MR_0_STRIDE0_WOFFSET                     0x0
#define ISP_SM_SURFACE_STRIDE0_MR_0_STRIDE0_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE0_MR_0_STRIDE0_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE0_MR_0_STRIDE0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE0_MR_0_STRIDE0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_SM_SURFACE_OFFSET1_MR_0
#define ISP_SM_SURFACE_OFFSET1_MR_0                     _MK_ADDR_CONST(0xe48)
#define ISP_SM_SURFACE_OFFSET1_MR_0_SELWRE                      0x0
#define ISP_SM_SURFACE_OFFSET1_MR_0_WORD_COUNT                  0x1
#define ISP_SM_SURFACE_OFFSET1_MR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET1_MR_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET1_MR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET1_MR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET1_MR_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define ISP_SM_SURFACE_OFFSET1_MR_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define ISP_SM_SURFACE_OFFSET1_MR_0_OFFSET1_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_SM_SURFACE_OFFSET1_MR_0_OFFSET1_FIELD                       _MK_FIELD_CONST(0xffffffff, ISP_SM_SURFACE_OFFSET1_MR_0_OFFSET1_SHIFT)
#define ISP_SM_SURFACE_OFFSET1_MR_0_OFFSET1_RANGE                       31:0
#define ISP_SM_SURFACE_OFFSET1_MR_0_OFFSET1_WOFFSET                     0x0
#define ISP_SM_SURFACE_OFFSET1_MR_0_OFFSET1_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET1_MR_0_OFFSET1_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET1_MR_0_OFFSET1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET1_MR_0_OFFSET1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_SM_SURFACE_STRIDE1_MR_0
#define ISP_SM_SURFACE_STRIDE1_MR_0                     _MK_ADDR_CONST(0xe4c)
#define ISP_SM_SURFACE_STRIDE1_MR_0_SELWRE                      0x0
#define ISP_SM_SURFACE_STRIDE1_MR_0_WORD_COUNT                  0x1
#define ISP_SM_SURFACE_STRIDE1_MR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE1_MR_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE1_MR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE1_MR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE1_MR_0_READ_MASK                   _MK_MASK_CONST(0x7fff)
#define ISP_SM_SURFACE_STRIDE1_MR_0_WRITE_MASK                  _MK_MASK_CONST(0x7fff)
#define ISP_SM_SURFACE_STRIDE1_MR_0_STRIDE1_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_SM_SURFACE_STRIDE1_MR_0_STRIDE1_FIELD                       _MK_FIELD_CONST(0x7fff, ISP_SM_SURFACE_STRIDE1_MR_0_STRIDE1_SHIFT)
#define ISP_SM_SURFACE_STRIDE1_MR_0_STRIDE1_RANGE                       14:0
#define ISP_SM_SURFACE_STRIDE1_MR_0_STRIDE1_WOFFSET                     0x0
#define ISP_SM_SURFACE_STRIDE1_MR_0_STRIDE1_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE1_MR_0_STRIDE1_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE1_MR_0_STRIDE1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE1_MR_0_STRIDE1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_SM_SURFACE_OFFSET2_MR_0
#define ISP_SM_SURFACE_OFFSET2_MR_0                     _MK_ADDR_CONST(0xe50)
#define ISP_SM_SURFACE_OFFSET2_MR_0_SELWRE                      0x0
#define ISP_SM_SURFACE_OFFSET2_MR_0_WORD_COUNT                  0x1
#define ISP_SM_SURFACE_OFFSET2_MR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET2_MR_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET2_MR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET2_MR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET2_MR_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define ISP_SM_SURFACE_OFFSET2_MR_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define ISP_SM_SURFACE_OFFSET2_MR_0_OFFSET2_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_SM_SURFACE_OFFSET2_MR_0_OFFSET2_FIELD                       _MK_FIELD_CONST(0xffffffff, ISP_SM_SURFACE_OFFSET2_MR_0_OFFSET2_SHIFT)
#define ISP_SM_SURFACE_OFFSET2_MR_0_OFFSET2_RANGE                       31:0
#define ISP_SM_SURFACE_OFFSET2_MR_0_OFFSET2_WOFFSET                     0x0
#define ISP_SM_SURFACE_OFFSET2_MR_0_OFFSET2_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET2_MR_0_OFFSET2_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET2_MR_0_OFFSET2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_OFFSET2_MR_0_OFFSET2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_SM_SURFACE_STRIDE2_MR_0
#define ISP_SM_SURFACE_STRIDE2_MR_0                     _MK_ADDR_CONST(0xe54)
#define ISP_SM_SURFACE_STRIDE2_MR_0_SELWRE                      0x0
#define ISP_SM_SURFACE_STRIDE2_MR_0_WORD_COUNT                  0x1
#define ISP_SM_SURFACE_STRIDE2_MR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE2_MR_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE2_MR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE2_MR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE2_MR_0_READ_MASK                   _MK_MASK_CONST(0x7fff)
#define ISP_SM_SURFACE_STRIDE2_MR_0_WRITE_MASK                  _MK_MASK_CONST(0x7fff)
#define ISP_SM_SURFACE_STRIDE2_MR_0_STRIDE2_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_SM_SURFACE_STRIDE2_MR_0_STRIDE2_FIELD                       _MK_FIELD_CONST(0x7fff, ISP_SM_SURFACE_STRIDE2_MR_0_STRIDE2_SHIFT)
#define ISP_SM_SURFACE_STRIDE2_MR_0_STRIDE2_RANGE                       14:0
#define ISP_SM_SURFACE_STRIDE2_MR_0_STRIDE2_WOFFSET                     0x0
#define ISP_SM_SURFACE_STRIDE2_MR_0_STRIDE2_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE2_MR_0_STRIDE2_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE2_MR_0_STRIDE2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_SM_SURFACE_STRIDE2_MR_0_STRIDE2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define LW_ISP_SM_CHROMA_DEC_NUM_COEFFS 9
#define LW_ISP_SM_CHROMA_DEC_COEFF_BITS 8
#define LW_ISP_SM_CHROMA_DEC_MPEG2_COEFF_1      5
#define LW_ISP_SM_CHROMA_DEC_MPEG2_COEFF_2      -7
#define LW_ISP_SM_CHROMA_DEC_MPEG2_COEFF_3      -11
#define LW_ISP_SM_CHROMA_DEC_MPEG2_COEFF_4      39
#define LW_ISP_SM_CHROMA_DEC_MPEG2_COEFF_5      76
#define LW_ISP_SM_CHROMA_DEC_MPEG2_COEFF_6      39
#define LW_ISP_SM_CHROMA_DEC_MPEG2_COEFF_7      -11
#define LW_ISP_SM_CHROMA_DEC_MPEG2_COEFF_8      -7
#define LW_ISP_SM_CHROMA_DEC_MPEG2_COEFF_9      5
#define LW_ISP_SM_CHROMA_DEC_MPEG1_COEFF_1      0
#define LW_ISP_SM_CHROMA_DEC_MPEG1_COEFF_2      1
#define LW_ISP_SM_CHROMA_DEC_MPEG1_COEFF_3      -8
#define LW_ISP_SM_CHROMA_DEC_MPEG1_COEFF_4      7
#define LW_ISP_SM_CHROMA_DEC_MPEG1_COEFF_5      64
#define LW_ISP_SM_CHROMA_DEC_MPEG1_COEFF_6      64
#define LW_ISP_SM_CHROMA_DEC_MPEG1_COEFF_7      7
#define LW_ISP_SM_CHROMA_DEC_MPEG1_COEFF_8      -8
#define LW_ISP_SM_CHROMA_DEC_MPEG1_COEFF_9      1
#define LW_ISP_SM_CHROMA_INTERP_NUM_COEFFS      8
#define LW_ISP_SM_CHROMA_INTERP_COEFF_BITS      8
#define LW_ISP_SM_CHROMA_INTERP_MPEG1_EVEN_COEFF_1      -1
#define LW_ISP_SM_CHROMA_INTERP_MPEG1_EVEN_COEFF_2      4
#define LW_ISP_SM_CHROMA_INTERP_MPEG1_EVEN_COEFF_3      -12
#define LW_ISP_SM_CHROMA_INTERP_MPEG1_EVEN_COEFF_4      36
#define LW_ISP_SM_CHROMA_INTERP_MPEG1_EVEN_COEFF_5      115
#define LW_ISP_SM_CHROMA_INTERP_MPEG1_EVEN_COEFF_6      -19
#define LW_ISP_SM_CHROMA_INTERP_MPEG1_EVEN_COEFF_7      7
#define LW_ISP_SM_CHROMA_INTERP_MPEG1_EVEN_COEFF_8      -2
#define LW_ISP_SM_CHROMA_INTERP_MPEG1_ODD_COEFF_1       -2
#define LW_ISP_SM_CHROMA_INTERP_MPEG1_ODD_COEFF_2       7
#define LW_ISP_SM_CHROMA_INTERP_MPEG1_ODD_COEFF_3       -19
#define LW_ISP_SM_CHROMA_INTERP_MPEG1_ODD_COEFF_4       115
#define LW_ISP_SM_CHROMA_INTERP_MPEG1_ODD_COEFF_5       36
#define LW_ISP_SM_CHROMA_INTERP_MPEG1_ODD_COEFF_6       -12
#define LW_ISP_SM_CHROMA_INTERP_MPEG1_ODD_COEFF_7       4
#define LW_ISP_SM_CHROMA_INTERP_MPEG1_ODD_COEFF_8       -1
#define LW_ISP_SM_CHROMA_INTERP_MPEG2_COEFF_1   -2
#define LW_ISP_SM_CHROMA_INTERP_MPEG2_COEFF_2   8
#define LW_ISP_SM_CHROMA_INTERP_MPEG2_COEFF_3   -22
#define LW_ISP_SM_CHROMA_INTERP_MPEG2_COEFF_4   80
#define LW_ISP_SM_CHROMA_INTERP_MPEG2_COEFF_5   80
#define LW_ISP_SM_CHROMA_INTERP_MPEG2_COEFF_6   -22
#define LW_ISP_SM_CHROMA_INTERP_MPEG2_COEFF_7   8
#define LW_ISP_SM_CHROMA_INTERP_MPEG2_COEFF_8   -2

// Packet ISP_SM_PF_PIX_DATA
#define ISP_SM_PF_PIX_DATA_SIZE 51

#define ISP_SM_PF_PIX_DATA_PXL_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_SM_PF_PIX_DATA_PXL_FIELD                    _MK_FIELD_CONST(0xffffffff, ISP_SM_PF_PIX_DATA_PXL_SHIFT)
#define ISP_SM_PF_PIX_DATA_PXL_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define ISP_SM_PF_PIX_DATA_PXL_ROW                      0

#define ISP_SM_PF_PIX_DATA_SZ_SHIFT                     _MK_SHIFT_CONST(42)
#define ISP_SM_PF_PIX_DATA_SZ_FIELD                     _MK_FIELD_CONST(0x7, ISP_SM_PF_PIX_DATA_SZ_SHIFT)
#define ISP_SM_PF_PIX_DATA_SZ_RANGE                     _MK_SHIFT_CONST(44):_MK_SHIFT_CONST(42)
#define ISP_SM_PF_PIX_DATA_SZ_ROW                       0

#define ISP_SM_PF_PIX_DATA_FLAGS_SHIFT                  _MK_SHIFT_CONST(45)
#define ISP_SM_PF_PIX_DATA_FLAGS_FIELD                  _MK_FIELD_CONST(0xf, ISP_SM_PF_PIX_DATA_FLAGS_SHIFT)
#define ISP_SM_PF_PIX_DATA_FLAGS_RANGE                  _MK_SHIFT_CONST(48):_MK_SHIFT_CONST(45)
#define ISP_SM_PF_PIX_DATA_FLAGS_ROW                    0

#define ISP_SM_PF_PIX_DATA_ID_SHIFT                     _MK_SHIFT_CONST(49)
#define ISP_SM_PF_PIX_DATA_ID_FIELD                     _MK_FIELD_CONST(0x3, ISP_SM_PF_PIX_DATA_ID_SHIFT)
#define ISP_SM_PF_PIX_DATA_ID_RANGE                     _MK_SHIFT_CONST(50):_MK_SHIFT_CONST(49)
#define ISP_SM_PF_PIX_DATA_ID_ROW                       0


// Packet ISP_SM_LS2PF_PIX_DATA
#define ISP_SM_LS2PF_PIX_DATA_SIZE 120

#define ISP_SM_LS2PF_PIX_DATA_LINE0_RV_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_SM_LS2PF_PIX_DATA_LINE0_RV_FIELD                    _MK_FIELD_CONST(0x3fff, ISP_SM_LS2PF_PIX_DATA_LINE0_RV_SHIFT)
#define ISP_SM_LS2PF_PIX_DATA_LINE0_RV_RANGE                    _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(0)
#define ISP_SM_LS2PF_PIX_DATA_LINE0_RV_ROW                      0

#define ISP_SM_LS2PF_PIX_DATA_LINE0_GY_SHIFT                    _MK_SHIFT_CONST(14)
#define ISP_SM_LS2PF_PIX_DATA_LINE0_GY_FIELD                    _MK_FIELD_CONST(0x3fff, ISP_SM_LS2PF_PIX_DATA_LINE0_GY_SHIFT)
#define ISP_SM_LS2PF_PIX_DATA_LINE0_GY_RANGE                    _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(14)
#define ISP_SM_LS2PF_PIX_DATA_LINE0_GY_ROW                      0

#define ISP_SM_LS2PF_PIX_DATA_LINE0_BU_SHIFT                    _MK_SHIFT_CONST(28)
#define ISP_SM_LS2PF_PIX_DATA_LINE0_BU_FIELD                    _MK_FIELD_CONST(0x3fff, ISP_SM_LS2PF_PIX_DATA_LINE0_BU_SHIFT)
#define ISP_SM_LS2PF_PIX_DATA_LINE0_BU_RANGE                    _MK_SHIFT_CONST(41):_MK_SHIFT_CONST(28)
#define ISP_SM_LS2PF_PIX_DATA_LINE0_BU_ROW                      0

#define ISP_SM_LS2PF_PIX_DATA_LINE1_RV_SHIFT                    _MK_SHIFT_CONST(42)
#define ISP_SM_LS2PF_PIX_DATA_LINE1_RV_FIELD                    _MK_FIELD_CONST(0x3fff, ISP_SM_LS2PF_PIX_DATA_LINE1_RV_SHIFT)
#define ISP_SM_LS2PF_PIX_DATA_LINE1_RV_RANGE                    _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(42)
#define ISP_SM_LS2PF_PIX_DATA_LINE1_RV_ROW                      0

#define ISP_SM_LS2PF_PIX_DATA_LINE1_GY_SHIFT                    _MK_SHIFT_CONST(56)
#define ISP_SM_LS2PF_PIX_DATA_LINE1_GY_FIELD                    _MK_FIELD_CONST(0x3fff, ISP_SM_LS2PF_PIX_DATA_LINE1_GY_SHIFT)
#define ISP_SM_LS2PF_PIX_DATA_LINE1_GY_RANGE                    _MK_SHIFT_CONST(69):_MK_SHIFT_CONST(56)
#define ISP_SM_LS2PF_PIX_DATA_LINE1_GY_ROW                      0

#define ISP_SM_LS2PF_PIX_DATA_LINE1_BU_SHIFT                    _MK_SHIFT_CONST(70)
#define ISP_SM_LS2PF_PIX_DATA_LINE1_BU_FIELD                    _MK_FIELD_CONST(0x3fff, ISP_SM_LS2PF_PIX_DATA_LINE1_BU_SHIFT)
#define ISP_SM_LS2PF_PIX_DATA_LINE1_BU_RANGE                    _MK_SHIFT_CONST(83):_MK_SHIFT_CONST(70)
#define ISP_SM_LS2PF_PIX_DATA_LINE1_BU_ROW                      0

#define ISP_SM_LS2PF_PIX_DATA_X_SHIFT                   _MK_SHIFT_CONST(84)
#define ISP_SM_LS2PF_PIX_DATA_X_FIELD                   _MK_FIELD_CONST(0x1fff, ISP_SM_LS2PF_PIX_DATA_X_SHIFT)
#define ISP_SM_LS2PF_PIX_DATA_X_RANGE                   _MK_SHIFT_CONST(96):_MK_SHIFT_CONST(84)
#define ISP_SM_LS2PF_PIX_DATA_X_ROW                     0

#define ISP_SM_LS2PF_PIX_DATA_Y_SHIFT                   _MK_SHIFT_CONST(97)
#define ISP_SM_LS2PF_PIX_DATA_Y_FIELD                   _MK_FIELD_CONST(0x1fff, ISP_SM_LS2PF_PIX_DATA_Y_SHIFT)
#define ISP_SM_LS2PF_PIX_DATA_Y_RANGE                   _MK_SHIFT_CONST(109):_MK_SHIFT_CONST(97)
#define ISP_SM_LS2PF_PIX_DATA_Y_ROW                     0

#define ISP_SM_LS2PF_PIX_DATA_PXL_OFFSET_SHIFT                  _MK_SHIFT_CONST(110)
#define ISP_SM_LS2PF_PIX_DATA_PXL_OFFSET_FIELD                  _MK_FIELD_CONST(0xf, ISP_SM_LS2PF_PIX_DATA_PXL_OFFSET_SHIFT)
#define ISP_SM_LS2PF_PIX_DATA_PXL_OFFSET_RANGE                  _MK_SHIFT_CONST(113):_MK_SHIFT_CONST(110)
#define ISP_SM_LS2PF_PIX_DATA_PXL_OFFSET_ROW                    0

#define ISP_SM_LS2PF_PIX_DATA_FLAGS_SHIFT                       _MK_SHIFT_CONST(114)
#define ISP_SM_LS2PF_PIX_DATA_FLAGS_FIELD                       _MK_FIELD_CONST(0xf, ISP_SM_LS2PF_PIX_DATA_FLAGS_SHIFT)
#define ISP_SM_LS2PF_PIX_DATA_FLAGS_RANGE                       _MK_SHIFT_CONST(117):_MK_SHIFT_CONST(114)
#define ISP_SM_LS2PF_PIX_DATA_FLAGS_ROW                 0

#define ISP_SM_LS2PF_PIX_DATA_LINE1_VALID_SHIFT                 _MK_SHIFT_CONST(118)
#define ISP_SM_LS2PF_PIX_DATA_LINE1_VALID_FIELD                 _MK_FIELD_CONST(0x1, ISP_SM_LS2PF_PIX_DATA_LINE1_VALID_SHIFT)
#define ISP_SM_LS2PF_PIX_DATA_LINE1_VALID_RANGE                 _MK_SHIFT_CONST(118):_MK_SHIFT_CONST(118)
#define ISP_SM_LS2PF_PIX_DATA_LINE1_VALID_ROW                   0

#define ISP_SM_LS2PF_PIX_DATA_EOF_SHIFT                 _MK_SHIFT_CONST(119)
#define ISP_SM_LS2PF_PIX_DATA_EOF_FIELD                 _MK_FIELD_CONST(0x1, ISP_SM_LS2PF_PIX_DATA_EOF_SHIFT)
#define ISP_SM_LS2PF_PIX_DATA_EOF_RANGE                 _MK_SHIFT_CONST(119):_MK_SHIFT_CONST(119)
#define ISP_SM_LS2PF_PIX_DATA_EOF_ROW                   0


// Packet ISP_SM_PF2PACK_PIX_DATA
#define ISP_SM_PF2PACK_PIX_DATA_SIZE 106

#define ISP_SM_PF2PACK_PIX_DATA_LINE0_PXL_DW_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_SM_PF2PACK_PIX_DATA_LINE0_PXL_DW_FIELD                      _MK_FIELD_CONST(0xffffffff, ISP_SM_PF2PACK_PIX_DATA_LINE0_PXL_DW_SHIFT)
#define ISP_SM_PF2PACK_PIX_DATA_LINE0_PXL_DW_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define ISP_SM_PF2PACK_PIX_DATA_LINE0_PXL_DW_ROW                        0

#define ISP_SM_PF2PACK_PIX_DATA_LINE1_PXL_DW_SHIFT                      _MK_SHIFT_CONST(32)
#define ISP_SM_PF2PACK_PIX_DATA_LINE1_PXL_DW_FIELD                      _MK_FIELD_CONST(0xffffffff, ISP_SM_PF2PACK_PIX_DATA_LINE1_PXL_DW_SHIFT)
#define ISP_SM_PF2PACK_PIX_DATA_LINE1_PXL_DW_RANGE                      _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define ISP_SM_PF2PACK_PIX_DATA_LINE1_PXL_DW_ROW                        0

#define ISP_SM_PF2PACK_PIX_DATA_X_BYTE_SHIFT                    _MK_SHIFT_CONST(64)
#define ISP_SM_PF2PACK_PIX_DATA_X_BYTE_FIELD                    _MK_FIELD_CONST(0x7fff, ISP_SM_PF2PACK_PIX_DATA_X_BYTE_SHIFT)
#define ISP_SM_PF2PACK_PIX_DATA_X_BYTE_RANGE                    _MK_SHIFT_CONST(78):_MK_SHIFT_CONST(64)
#define ISP_SM_PF2PACK_PIX_DATA_X_BYTE_ROW                      0

#define ISP_SM_PF2PACK_PIX_DATA_Y_SHIFT                 _MK_SHIFT_CONST(79)
#define ISP_SM_PF2PACK_PIX_DATA_Y_FIELD                 _MK_FIELD_CONST(0x1fff, ISP_SM_PF2PACK_PIX_DATA_Y_SHIFT)
#define ISP_SM_PF2PACK_PIX_DATA_Y_RANGE                 _MK_SHIFT_CONST(91):_MK_SHIFT_CONST(79)
#define ISP_SM_PF2PACK_PIX_DATA_Y_ROW                   0

#define ISP_SM_PF2PACK_PIX_DATA_BYTE_OFFSET_SHIFT                       _MK_SHIFT_CONST(92)
#define ISP_SM_PF2PACK_PIX_DATA_BYTE_OFFSET_FIELD                       _MK_FIELD_CONST(0xf, ISP_SM_PF2PACK_PIX_DATA_BYTE_OFFSET_SHIFT)
#define ISP_SM_PF2PACK_PIX_DATA_BYTE_OFFSET_RANGE                       _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(92)
#define ISP_SM_PF2PACK_PIX_DATA_BYTE_OFFSET_ROW                 0

#define ISP_SM_PF2PACK_PIX_DATA_FLAGS_SHIFT                     _MK_SHIFT_CONST(96)
#define ISP_SM_PF2PACK_PIX_DATA_FLAGS_FIELD                     _MK_FIELD_CONST(0xf, ISP_SM_PF2PACK_PIX_DATA_FLAGS_SHIFT)
#define ISP_SM_PF2PACK_PIX_DATA_FLAGS_RANGE                     _MK_SHIFT_CONST(99):_MK_SHIFT_CONST(96)
#define ISP_SM_PF2PACK_PIX_DATA_FLAGS_ROW                       0

#define ISP_SM_PF2PACK_PIX_DATA_BE_SHIFT                        _MK_SHIFT_CONST(100)
#define ISP_SM_PF2PACK_PIX_DATA_BE_FIELD                        _MK_FIELD_CONST(0xf, ISP_SM_PF2PACK_PIX_DATA_BE_SHIFT)
#define ISP_SM_PF2PACK_PIX_DATA_BE_RANGE                        _MK_SHIFT_CONST(103):_MK_SHIFT_CONST(100)
#define ISP_SM_PF2PACK_PIX_DATA_BE_ROW                  0

#define ISP_SM_PF2PACK_PIX_DATA_LINE1_VALID_SHIFT                       _MK_SHIFT_CONST(104)
#define ISP_SM_PF2PACK_PIX_DATA_LINE1_VALID_FIELD                       _MK_FIELD_CONST(0x1, ISP_SM_PF2PACK_PIX_DATA_LINE1_VALID_SHIFT)
#define ISP_SM_PF2PACK_PIX_DATA_LINE1_VALID_RANGE                       _MK_SHIFT_CONST(104):_MK_SHIFT_CONST(104)
#define ISP_SM_PF2PACK_PIX_DATA_LINE1_VALID_ROW                 0

#define ISP_SM_PF2PACK_PIX_DATA_EOF_SHIFT                       _MK_SHIFT_CONST(105)
#define ISP_SM_PF2PACK_PIX_DATA_EOF_FIELD                       _MK_FIELD_CONST(0x1, ISP_SM_PF2PACK_PIX_DATA_EOF_SHIFT)
#define ISP_SM_PF2PACK_PIX_DATA_EOF_RANGE                       _MK_SHIFT_CONST(105):_MK_SHIFT_CONST(105)
#define ISP_SM_PF2PACK_PIX_DATA_EOF_ROW                 0

#define LW_ISP_USE_TILE_ADDR    0
#define LW_ISP_SM_ATOM_WIDTH    16
#define LW_ISP_SM_ATOM_HEIGHT   1
#define LW_ISP_SM_TILE_WIDTH    16
#define LW_ISP_SM_TILE_HEIGHT   1

// Packet ISP_SM_PPM_PACK_FIFO_CMD_PKT
#define ISP_SM_PPM_PACK_FIFO_CMD_PKT_SIZE 33

#define ISP_SM_PPM_PACK_FIFO_CMD_PKT_ADR_PAD_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_SM_PPM_PACK_FIFO_CMD_PKT_ADR_PAD_FIELD                      _MK_FIELD_CONST(0xf, ISP_SM_PPM_PACK_FIFO_CMD_PKT_ADR_PAD_SHIFT)
#define ISP_SM_PPM_PACK_FIFO_CMD_PKT_ADR_PAD_RANGE                      _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(0)
#define ISP_SM_PPM_PACK_FIFO_CMD_PKT_ADR_PAD_ROW                        0

#define ISP_SM_PPM_PACK_FIFO_CMD_PKT_ADR_SHIFT                  _MK_SHIFT_CONST(4)
#define ISP_SM_PPM_PACK_FIFO_CMD_PKT_ADR_FIELD                  _MK_FIELD_CONST(0xfffffff, ISP_SM_PPM_PACK_FIFO_CMD_PKT_ADR_SHIFT)
#define ISP_SM_PPM_PACK_FIFO_CMD_PKT_ADR_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(4)
#define ISP_SM_PPM_PACK_FIFO_CMD_PKT_ADR_ROW                    0

#define ISP_SM_PPM_PACK_FIFO_CMD_PKT_LAST_REQ_SHIFT                     _MK_SHIFT_CONST(32)
#define ISP_SM_PPM_PACK_FIFO_CMD_PKT_LAST_REQ_FIELD                     _MK_FIELD_CONST(0x1, ISP_SM_PPM_PACK_FIFO_CMD_PKT_LAST_REQ_SHIFT)
#define ISP_SM_PPM_PACK_FIFO_CMD_PKT_LAST_REQ_RANGE                     _MK_SHIFT_CONST(32):_MK_SHIFT_CONST(32)
#define ISP_SM_PPM_PACK_FIFO_CMD_PKT_LAST_REQ_ROW                       0


// Packet ISP_SM_PPM_PACK_FIFO_DATA_PKT
#define ISP_SM_PPM_PACK_FIFO_DATA_PKT_SIZE 256

#define ISP_SM_PPM_PACK_FIFO_DATA_PKT_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_SM_PPM_PACK_FIFO_DATA_PKT_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, ISP_SM_PPM_PACK_FIFO_DATA_PKT_DATA_SHIFT)
#define ISP_SM_PPM_PACK_FIFO_DATA_PKT_DATA_RANGE                        _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(0)
#define ISP_SM_PPM_PACK_FIFO_DATA_PKT_DATA_ROW                  0


// Packet ISP_SM_MPP_UNPACK_CMDFIFO_PKT
#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_SIZE 36

#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_X_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_X_FIELD                   _MK_FIELD_CONST(0x1fff, ISP_SM_MPP_UNPACK_CMDFIFO_PKT_X_SHIFT)
#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_X_RANGE                   _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(0)
#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_X_ROW                     0

#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_WIDTH_SHIFT                       _MK_SHIFT_CONST(13)
#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_WIDTH_FIELD                       _MK_FIELD_CONST(0x1fff, ISP_SM_MPP_UNPACK_CMDFIFO_PKT_WIDTH_SHIFT)
#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_WIDTH_RANGE                       _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(13)
#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_WIDTH_ROW                 0

#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_FPO_SHIFT                 _MK_SHIFT_CONST(26)
#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_FPO_FIELD                 _MK_FIELD_CONST(0xf, ISP_SM_MPP_UNPACK_CMDFIFO_PKT_FPO_SHIFT)
#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_FPO_RANGE                 _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(26)
#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_FPO_ROW                   0

#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_LS_SHIFT                  _MK_SHIFT_CONST(30)
#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_LS_FIELD                  _MK_FIELD_CONST(0x1, ISP_SM_MPP_UNPACK_CMDFIFO_PKT_LS_SHIFT)
#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_LS_RANGE                  _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_LS_ROW                    0

#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_FIRST_H_SHIFT                     _MK_SHIFT_CONST(31)
#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_FIRST_H_FIELD                     _MK_FIELD_CONST(0x1, ISP_SM_MPP_UNPACK_CMDFIFO_PKT_FIRST_H_SHIFT)
#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_FIRST_H_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_FIRST_H_ROW                       0

#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_LAST_H_SHIFT                      _MK_SHIFT_CONST(32)
#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_LAST_H_FIELD                      _MK_FIELD_CONST(0x1, ISP_SM_MPP_UNPACK_CMDFIFO_PKT_LAST_H_SHIFT)
#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_LAST_H_RANGE                      _MK_SHIFT_CONST(32):_MK_SHIFT_CONST(32)
#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_LAST_H_ROW                        0

#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_LAST_V_SHIFT                      _MK_SHIFT_CONST(33)
#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_LAST_V_FIELD                      _MK_FIELD_CONST(0x1, ISP_SM_MPP_UNPACK_CMDFIFO_PKT_LAST_V_SHIFT)
#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_LAST_V_RANGE                      _MK_SHIFT_CONST(33):_MK_SHIFT_CONST(33)
#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_LAST_V_ROW                        0

#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_ID_SHIFT                  _MK_SHIFT_CONST(34)
#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_ID_FIELD                  _MK_FIELD_CONST(0x3, ISP_SM_MPP_UNPACK_CMDFIFO_PKT_ID_SHIFT)
#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_ID_RANGE                  _MK_SHIFT_CONST(35):_MK_SHIFT_CONST(34)
#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_ID_ROW                    0
#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_ID_BNDL                   _MK_ENUM_CONST(0)
#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_ID_S0                     _MK_ENUM_CONST(1)
#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_ID_S1                     _MK_ENUM_CONST(2)
#define ISP_SM_MPP_UNPACK_CMDFIFO_PKT_ID_S2                     _MK_ENUM_CONST(3)

#define LW_AT_LINEAR_COEFF_FBITS        8

// Register ISP_AT_CTRL_0
#define ISP_AT_CTRL_0                   _MK_ADDR_CONST(0xf00)
#define ISP_AT_CTRL_0_SELWRE                    0x0
#define ISP_AT_CTRL_0_WORD_COUNT                        0x1
#define ISP_AT_CTRL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_AT_CTRL_0_RESET_MASK                        _MK_MASK_CONST(0x7)
#define ISP_AT_CTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_AT_CTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT_CTRL_0_READ_MASK                         _MK_MASK_CONST(0x7)
#define ISP_AT_CTRL_0_WRITE_MASK                        _MK_MASK_CONST(0x7)
#define ISP_AT_CTRL_0_LIN_ENABLE_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_AT_CTRL_0_LIN_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, ISP_AT_CTRL_0_LIN_ENABLE_SHIFT)
#define ISP_AT_CTRL_0_LIN_ENABLE_RANGE                  0:0
#define ISP_AT_CTRL_0_LIN_ENABLE_WOFFSET                        0x0
#define ISP_AT_CTRL_0_LIN_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT_CTRL_0_LIN_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ISP_AT_CTRL_0_LIN_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_AT_CTRL_0_LIN_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_AT_CTRL_0_LIN_ENABLE_DIS                    _MK_ENUM_CONST(0)
#define ISP_AT_CTRL_0_LIN_ENABLE_EN                     _MK_ENUM_CONST(1)

#define ISP_AT_CTRL_0_OP_CTRL_SHIFT                     _MK_SHIFT_CONST(1)
#define ISP_AT_CTRL_0_OP_CTRL_FIELD                     _MK_FIELD_CONST(0x3, ISP_AT_CTRL_0_OP_CTRL_SHIFT)
#define ISP_AT_CTRL_0_OP_CTRL_RANGE                     2:1
#define ISP_AT_CTRL_0_OP_CTRL_WOFFSET                   0x0
#define ISP_AT_CTRL_0_OP_CTRL_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_AT_CTRL_0_OP_CTRL_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define ISP_AT_CTRL_0_OP_CTRL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_AT_CTRL_0_OP_CTRL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_AT_CTRL_0_OP_CTRL_BYPASS                    _MK_ENUM_CONST(0)
#define ISP_AT_CTRL_0_OP_CTRL_RGB                       _MK_ENUM_CONST(1)
#define ISP_AT_CTRL_0_OP_CTRL_YUV                       _MK_ENUM_CONST(2)


// Register ISP_AT_RVBIAS_0
#define ISP_AT_RVBIAS_0                 _MK_ADDR_CONST(0xf01)
#define ISP_AT_RVBIAS_0_SELWRE                  0x0
#define ISP_AT_RVBIAS_0_WORD_COUNT                      0x1
#define ISP_AT_RVBIAS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_AT_RVBIAS_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ISP_AT_RVBIAS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_AT_RVBIAS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_AT_RVBIAS_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define ISP_AT_RVBIAS_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define ISP_AT_RVBIAS_0_RVIBIAS_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_AT_RVBIAS_0_RVIBIAS_FIELD                   _MK_FIELD_CONST(0xffff, ISP_AT_RVBIAS_0_RVIBIAS_SHIFT)
#define ISP_AT_RVBIAS_0_RVIBIAS_RANGE                   15:0
#define ISP_AT_RVBIAS_0_RVIBIAS_WOFFSET                 0x0
#define ISP_AT_RVBIAS_0_RVIBIAS_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_AT_RVBIAS_0_RVIBIAS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT_RVBIAS_0_RVIBIAS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_AT_RVBIAS_0_RVIBIAS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_AT_RVBIAS_0_RVOBIAS_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_AT_RVBIAS_0_RVOBIAS_FIELD                   _MK_FIELD_CONST(0xffff, ISP_AT_RVBIAS_0_RVOBIAS_SHIFT)
#define ISP_AT_RVBIAS_0_RVOBIAS_RANGE                   31:16
#define ISP_AT_RVBIAS_0_RVOBIAS_WOFFSET                 0x0
#define ISP_AT_RVBIAS_0_RVOBIAS_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_AT_RVBIAS_0_RVOBIAS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT_RVBIAS_0_RVOBIAS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_AT_RVBIAS_0_RVOBIAS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_AT_GYBIAS_0
#define ISP_AT_GYBIAS_0                 _MK_ADDR_CONST(0xf02)
#define ISP_AT_GYBIAS_0_SELWRE                  0x0
#define ISP_AT_GYBIAS_0_WORD_COUNT                      0x1
#define ISP_AT_GYBIAS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_AT_GYBIAS_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ISP_AT_GYBIAS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_AT_GYBIAS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_AT_GYBIAS_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define ISP_AT_GYBIAS_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define ISP_AT_GYBIAS_0_GYIBIAS_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_AT_GYBIAS_0_GYIBIAS_FIELD                   _MK_FIELD_CONST(0xffff, ISP_AT_GYBIAS_0_GYIBIAS_SHIFT)
#define ISP_AT_GYBIAS_0_GYIBIAS_RANGE                   15:0
#define ISP_AT_GYBIAS_0_GYIBIAS_WOFFSET                 0x0
#define ISP_AT_GYBIAS_0_GYIBIAS_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_AT_GYBIAS_0_GYIBIAS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT_GYBIAS_0_GYIBIAS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_AT_GYBIAS_0_GYIBIAS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_AT_GYBIAS_0_GYOBIAS_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_AT_GYBIAS_0_GYOBIAS_FIELD                   _MK_FIELD_CONST(0xffff, ISP_AT_GYBIAS_0_GYOBIAS_SHIFT)
#define ISP_AT_GYBIAS_0_GYOBIAS_RANGE                   31:16
#define ISP_AT_GYBIAS_0_GYOBIAS_WOFFSET                 0x0
#define ISP_AT_GYBIAS_0_GYOBIAS_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_AT_GYBIAS_0_GYOBIAS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT_GYBIAS_0_GYOBIAS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_AT_GYBIAS_0_GYOBIAS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_AT_BUBIAS_0
#define ISP_AT_BUBIAS_0                 _MK_ADDR_CONST(0xf03)
#define ISP_AT_BUBIAS_0_SELWRE                  0x0
#define ISP_AT_BUBIAS_0_WORD_COUNT                      0x1
#define ISP_AT_BUBIAS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_AT_BUBIAS_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ISP_AT_BUBIAS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_AT_BUBIAS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_AT_BUBIAS_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define ISP_AT_BUBIAS_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define ISP_AT_BUBIAS_0_BUIBIAS_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_AT_BUBIAS_0_BUIBIAS_FIELD                   _MK_FIELD_CONST(0xffff, ISP_AT_BUBIAS_0_BUIBIAS_SHIFT)
#define ISP_AT_BUBIAS_0_BUIBIAS_RANGE                   15:0
#define ISP_AT_BUBIAS_0_BUIBIAS_WOFFSET                 0x0
#define ISP_AT_BUBIAS_0_BUIBIAS_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_AT_BUBIAS_0_BUIBIAS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT_BUBIAS_0_BUIBIAS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_AT_BUBIAS_0_BUIBIAS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_AT_BUBIAS_0_BUOBIAS_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_AT_BUBIAS_0_BUOBIAS_FIELD                   _MK_FIELD_CONST(0xffff, ISP_AT_BUBIAS_0_BUOBIAS_SHIFT)
#define ISP_AT_BUBIAS_0_BUOBIAS_RANGE                   31:16
#define ISP_AT_BUBIAS_0_BUOBIAS_WOFFSET                 0x0
#define ISP_AT_BUBIAS_0_BUOBIAS_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_AT_BUBIAS_0_BUOBIAS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT_BUBIAS_0_BUOBIAS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_AT_BUBIAS_0_BUOBIAS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_AT_BRBIAS_0
#define ISP_AT_BRBIAS_0                 _MK_ADDR_CONST(0xf04)
#define ISP_AT_BRBIAS_0_SELWRE                  0x0
#define ISP_AT_BRBIAS_0_WORD_COUNT                      0x1
#define ISP_AT_BRBIAS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_AT_BRBIAS_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ISP_AT_BRBIAS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_AT_BRBIAS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_AT_BRBIAS_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define ISP_AT_BRBIAS_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define ISP_AT_BRBIAS_0_BRIBIAS_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_AT_BRBIAS_0_BRIBIAS_FIELD                   _MK_FIELD_CONST(0xffff, ISP_AT_BRBIAS_0_BRIBIAS_SHIFT)
#define ISP_AT_BRBIAS_0_BRIBIAS_RANGE                   15:0
#define ISP_AT_BRBIAS_0_BRIBIAS_WOFFSET                 0x0
#define ISP_AT_BRBIAS_0_BRIBIAS_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_AT_BRBIAS_0_BRIBIAS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT_BRBIAS_0_BRIBIAS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_AT_BRBIAS_0_BRIBIAS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_AT_BRBIAS_0_BROBIAS_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_AT_BRBIAS_0_BROBIAS_FIELD                   _MK_FIELD_CONST(0xffff, ISP_AT_BRBIAS_0_BROBIAS_SHIFT)
#define ISP_AT_BRBIAS_0_BROBIAS_RANGE                   31:16
#define ISP_AT_BRBIAS_0_BROBIAS_WOFFSET                 0x0
#define ISP_AT_BRBIAS_0_BROBIAS_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_AT_BRBIAS_0_BROBIAS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT_BRBIAS_0_BROBIAS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_AT_BRBIAS_0_BROBIAS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_AT_RVCOEFFA_0
#define ISP_AT_RVCOEFFA_0                       _MK_ADDR_CONST(0xf05)
#define ISP_AT_RVCOEFFA_0_SELWRE                        0x0
#define ISP_AT_RVCOEFFA_0_WORD_COUNT                    0x1
#define ISP_AT_RVCOEFFA_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_AT_RVCOEFFA_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT_RVCOEFFA_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_AT_RVCOEFFA_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_AT_RVCOEFFA_0_READ_MASK                     _MK_MASK_CONST(0xfff0fff0)
#define ISP_AT_RVCOEFFA_0_WRITE_MASK                    _MK_MASK_CONST(0xfff0fff0)
#define ISP_AT_RVCOEFFA_0_RV2RV_SHIFT                   _MK_SHIFT_CONST(4)
#define ISP_AT_RVCOEFFA_0_RV2RV_FIELD                   _MK_FIELD_CONST(0xfff, ISP_AT_RVCOEFFA_0_RV2RV_SHIFT)
#define ISP_AT_RVCOEFFA_0_RV2RV_RANGE                   15:4
#define ISP_AT_RVCOEFFA_0_RV2RV_WOFFSET                 0x0
#define ISP_AT_RVCOEFFA_0_RV2RV_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_AT_RVCOEFFA_0_RV2RV_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT_RVCOEFFA_0_RV2RV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_AT_RVCOEFFA_0_RV2RV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_AT_RVCOEFFA_0_GY2RV_SHIFT                   _MK_SHIFT_CONST(20)
#define ISP_AT_RVCOEFFA_0_GY2RV_FIELD                   _MK_FIELD_CONST(0xfff, ISP_AT_RVCOEFFA_0_GY2RV_SHIFT)
#define ISP_AT_RVCOEFFA_0_GY2RV_RANGE                   31:20
#define ISP_AT_RVCOEFFA_0_GY2RV_WOFFSET                 0x0
#define ISP_AT_RVCOEFFA_0_GY2RV_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_AT_RVCOEFFA_0_GY2RV_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT_RVCOEFFA_0_GY2RV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_AT_RVCOEFFA_0_GY2RV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_AT_RVCOEFFB_0
#define ISP_AT_RVCOEFFB_0                       _MK_ADDR_CONST(0xf06)
#define ISP_AT_RVCOEFFB_0_SELWRE                        0x0
#define ISP_AT_RVCOEFFB_0_WORD_COUNT                    0x1
#define ISP_AT_RVCOEFFB_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_AT_RVCOEFFB_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT_RVCOEFFB_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_AT_RVCOEFFB_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_AT_RVCOEFFB_0_READ_MASK                     _MK_MASK_CONST(0xfff0)
#define ISP_AT_RVCOEFFB_0_WRITE_MASK                    _MK_MASK_CONST(0xfff0)
#define ISP_AT_RVCOEFFB_0_BU2RV_SHIFT                   _MK_SHIFT_CONST(4)
#define ISP_AT_RVCOEFFB_0_BU2RV_FIELD                   _MK_FIELD_CONST(0xfff, ISP_AT_RVCOEFFB_0_BU2RV_SHIFT)
#define ISP_AT_RVCOEFFB_0_BU2RV_RANGE                   15:4
#define ISP_AT_RVCOEFFB_0_BU2RV_WOFFSET                 0x0
#define ISP_AT_RVCOEFFB_0_BU2RV_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_AT_RVCOEFFB_0_BU2RV_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT_RVCOEFFB_0_BU2RV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_AT_RVCOEFFB_0_BU2RV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_AT_GYCOEFFA_0
#define ISP_AT_GYCOEFFA_0                       _MK_ADDR_CONST(0xf07)
#define ISP_AT_GYCOEFFA_0_SELWRE                        0x0
#define ISP_AT_GYCOEFFA_0_WORD_COUNT                    0x1
#define ISP_AT_GYCOEFFA_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_AT_GYCOEFFA_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT_GYCOEFFA_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_AT_GYCOEFFA_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_AT_GYCOEFFA_0_READ_MASK                     _MK_MASK_CONST(0xfff0fff0)
#define ISP_AT_GYCOEFFA_0_WRITE_MASK                    _MK_MASK_CONST(0xfff0fff0)
#define ISP_AT_GYCOEFFA_0_RV2GY_SHIFT                   _MK_SHIFT_CONST(4)
#define ISP_AT_GYCOEFFA_0_RV2GY_FIELD                   _MK_FIELD_CONST(0xfff, ISP_AT_GYCOEFFA_0_RV2GY_SHIFT)
#define ISP_AT_GYCOEFFA_0_RV2GY_RANGE                   15:4
#define ISP_AT_GYCOEFFA_0_RV2GY_WOFFSET                 0x0
#define ISP_AT_GYCOEFFA_0_RV2GY_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_AT_GYCOEFFA_0_RV2GY_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT_GYCOEFFA_0_RV2GY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_AT_GYCOEFFA_0_RV2GY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_AT_GYCOEFFA_0_GY2GY_SHIFT                   _MK_SHIFT_CONST(20)
#define ISP_AT_GYCOEFFA_0_GY2GY_FIELD                   _MK_FIELD_CONST(0xfff, ISP_AT_GYCOEFFA_0_GY2GY_SHIFT)
#define ISP_AT_GYCOEFFA_0_GY2GY_RANGE                   31:20
#define ISP_AT_GYCOEFFA_0_GY2GY_WOFFSET                 0x0
#define ISP_AT_GYCOEFFA_0_GY2GY_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_AT_GYCOEFFA_0_GY2GY_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT_GYCOEFFA_0_GY2GY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_AT_GYCOEFFA_0_GY2GY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_AT_GYCOEFFB_0
#define ISP_AT_GYCOEFFB_0                       _MK_ADDR_CONST(0xf08)
#define ISP_AT_GYCOEFFB_0_SELWRE                        0x0
#define ISP_AT_GYCOEFFB_0_WORD_COUNT                    0x1
#define ISP_AT_GYCOEFFB_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_AT_GYCOEFFB_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT_GYCOEFFB_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_AT_GYCOEFFB_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_AT_GYCOEFFB_0_READ_MASK                     _MK_MASK_CONST(0xfff0)
#define ISP_AT_GYCOEFFB_0_WRITE_MASK                    _MK_MASK_CONST(0xfff0)
#define ISP_AT_GYCOEFFB_0_BU2GY_SHIFT                   _MK_SHIFT_CONST(4)
#define ISP_AT_GYCOEFFB_0_BU2GY_FIELD                   _MK_FIELD_CONST(0xfff, ISP_AT_GYCOEFFB_0_BU2GY_SHIFT)
#define ISP_AT_GYCOEFFB_0_BU2GY_RANGE                   15:4
#define ISP_AT_GYCOEFFB_0_BU2GY_WOFFSET                 0x0
#define ISP_AT_GYCOEFFB_0_BU2GY_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_AT_GYCOEFFB_0_BU2GY_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT_GYCOEFFB_0_BU2GY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_AT_GYCOEFFB_0_BU2GY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_AT_BUCOEFFA_0
#define ISP_AT_BUCOEFFA_0                       _MK_ADDR_CONST(0xf09)
#define ISP_AT_BUCOEFFA_0_SELWRE                        0x0
#define ISP_AT_BUCOEFFA_0_WORD_COUNT                    0x1
#define ISP_AT_BUCOEFFA_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_AT_BUCOEFFA_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT_BUCOEFFA_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_AT_BUCOEFFA_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_AT_BUCOEFFA_0_READ_MASK                     _MK_MASK_CONST(0xfff0fff0)
#define ISP_AT_BUCOEFFA_0_WRITE_MASK                    _MK_MASK_CONST(0xfff0fff0)
#define ISP_AT_BUCOEFFA_0_RV2BU_SHIFT                   _MK_SHIFT_CONST(4)
#define ISP_AT_BUCOEFFA_0_RV2BU_FIELD                   _MK_FIELD_CONST(0xfff, ISP_AT_BUCOEFFA_0_RV2BU_SHIFT)
#define ISP_AT_BUCOEFFA_0_RV2BU_RANGE                   15:4
#define ISP_AT_BUCOEFFA_0_RV2BU_WOFFSET                 0x0
#define ISP_AT_BUCOEFFA_0_RV2BU_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_AT_BUCOEFFA_0_RV2BU_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT_BUCOEFFA_0_RV2BU_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_AT_BUCOEFFA_0_RV2BU_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_AT_BUCOEFFA_0_GY2BU_SHIFT                   _MK_SHIFT_CONST(20)
#define ISP_AT_BUCOEFFA_0_GY2BU_FIELD                   _MK_FIELD_CONST(0xfff, ISP_AT_BUCOEFFA_0_GY2BU_SHIFT)
#define ISP_AT_BUCOEFFA_0_GY2BU_RANGE                   31:20
#define ISP_AT_BUCOEFFA_0_GY2BU_WOFFSET                 0x0
#define ISP_AT_BUCOEFFA_0_GY2BU_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_AT_BUCOEFFA_0_GY2BU_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT_BUCOEFFA_0_GY2BU_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_AT_BUCOEFFA_0_GY2BU_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_AT_BUCOEFFB_0
#define ISP_AT_BUCOEFFB_0                       _MK_ADDR_CONST(0xf0a)
#define ISP_AT_BUCOEFFB_0_SELWRE                        0x0
#define ISP_AT_BUCOEFFB_0_WORD_COUNT                    0x1
#define ISP_AT_BUCOEFFB_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_AT_BUCOEFFB_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT_BUCOEFFB_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_AT_BUCOEFFB_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_AT_BUCOEFFB_0_READ_MASK                     _MK_MASK_CONST(0xfff0)
#define ISP_AT_BUCOEFFB_0_WRITE_MASK                    _MK_MASK_CONST(0xfff0)
#define ISP_AT_BUCOEFFB_0_BU2BU_SHIFT                   _MK_SHIFT_CONST(4)
#define ISP_AT_BUCOEFFB_0_BU2BU_FIELD                   _MK_FIELD_CONST(0xfff, ISP_AT_BUCOEFFB_0_BU2BU_SHIFT)
#define ISP_AT_BUCOEFFB_0_BU2BU_RANGE                   15:4
#define ISP_AT_BUCOEFFB_0_BU2BU_WOFFSET                 0x0
#define ISP_AT_BUCOEFFB_0_BU2BU_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_AT_BUCOEFFB_0_BU2BU_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT_BUCOEFFB_0_BU2BU_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_AT_BUCOEFFB_0_BU2BU_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_AT_BRCOEFF_0
#define ISP_AT_BRCOEFF_0                        _MK_ADDR_CONST(0xf0b)
#define ISP_AT_BRCOEFF_0_SELWRE                         0x0
#define ISP_AT_BRCOEFF_0_WORD_COUNT                     0x1
#define ISP_AT_BRCOEFF_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_AT_BRCOEFF_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_AT_BRCOEFF_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_AT_BRCOEFF_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_AT_BRCOEFF_0_READ_MASK                      _MK_MASK_CONST(0xfff0)
#define ISP_AT_BRCOEFF_0_WRITE_MASK                     _MK_MASK_CONST(0xfff0)
#define ISP_AT_BRCOEFF_0_BR2BR_SHIFT                    _MK_SHIFT_CONST(4)
#define ISP_AT_BRCOEFF_0_BR2BR_FIELD                    _MK_FIELD_CONST(0xfff, ISP_AT_BRCOEFF_0_BR2BR_SHIFT)
#define ISP_AT_BRCOEFF_0_BR2BR_RANGE                    15:4
#define ISP_AT_BRCOEFF_0_BR2BR_WOFFSET                  0x0
#define ISP_AT_BRCOEFF_0_BR2BR_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_AT_BRCOEFF_0_BR2BR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_AT_BRCOEFF_0_BR2BR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_AT_BRCOEFF_0_BR2BR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_AT_RVOCLIP_0
#define ISP_AT_RVOCLIP_0                        _MK_ADDR_CONST(0xf0c)
#define ISP_AT_RVOCLIP_0_SELWRE                         0x0
#define ISP_AT_RVOCLIP_0_WORD_COUNT                     0x1
#define ISP_AT_RVOCLIP_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_AT_RVOCLIP_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_AT_RVOCLIP_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_AT_RVOCLIP_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_AT_RVOCLIP_0_READ_MASK                      _MK_MASK_CONST(0x3fff3fff)
#define ISP_AT_RVOCLIP_0_WRITE_MASK                     _MK_MASK_CONST(0x3fff3fff)
#define ISP_AT_RVOCLIP_0_RVOMIN_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_AT_RVOCLIP_0_RVOMIN_FIELD                   _MK_FIELD_CONST(0x3fff, ISP_AT_RVOCLIP_0_RVOMIN_SHIFT)
#define ISP_AT_RVOCLIP_0_RVOMIN_RANGE                   13:0
#define ISP_AT_RVOCLIP_0_RVOMIN_WOFFSET                 0x0
#define ISP_AT_RVOCLIP_0_RVOMIN_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_AT_RVOCLIP_0_RVOMIN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT_RVOCLIP_0_RVOMIN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_AT_RVOCLIP_0_RVOMIN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_AT_RVOCLIP_0_RVOMAX_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_AT_RVOCLIP_0_RVOMAX_FIELD                   _MK_FIELD_CONST(0x3fff, ISP_AT_RVOCLIP_0_RVOMAX_SHIFT)
#define ISP_AT_RVOCLIP_0_RVOMAX_RANGE                   29:16
#define ISP_AT_RVOCLIP_0_RVOMAX_WOFFSET                 0x0
#define ISP_AT_RVOCLIP_0_RVOMAX_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_AT_RVOCLIP_0_RVOMAX_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT_RVOCLIP_0_RVOMAX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_AT_RVOCLIP_0_RVOMAX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_AT_GYOCLIP_0
#define ISP_AT_GYOCLIP_0                        _MK_ADDR_CONST(0xf0d)
#define ISP_AT_GYOCLIP_0_SELWRE                         0x0
#define ISP_AT_GYOCLIP_0_WORD_COUNT                     0x1
#define ISP_AT_GYOCLIP_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_AT_GYOCLIP_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_AT_GYOCLIP_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_AT_GYOCLIP_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_AT_GYOCLIP_0_READ_MASK                      _MK_MASK_CONST(0x3fff3fff)
#define ISP_AT_GYOCLIP_0_WRITE_MASK                     _MK_MASK_CONST(0x3fff3fff)
#define ISP_AT_GYOCLIP_0_GYOMIN_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_AT_GYOCLIP_0_GYOMIN_FIELD                   _MK_FIELD_CONST(0x3fff, ISP_AT_GYOCLIP_0_GYOMIN_SHIFT)
#define ISP_AT_GYOCLIP_0_GYOMIN_RANGE                   13:0
#define ISP_AT_GYOCLIP_0_GYOMIN_WOFFSET                 0x0
#define ISP_AT_GYOCLIP_0_GYOMIN_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_AT_GYOCLIP_0_GYOMIN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT_GYOCLIP_0_GYOMIN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_AT_GYOCLIP_0_GYOMIN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_AT_GYOCLIP_0_GYOMAX_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_AT_GYOCLIP_0_GYOMAX_FIELD                   _MK_FIELD_CONST(0x3fff, ISP_AT_GYOCLIP_0_GYOMAX_SHIFT)
#define ISP_AT_GYOCLIP_0_GYOMAX_RANGE                   29:16
#define ISP_AT_GYOCLIP_0_GYOMAX_WOFFSET                 0x0
#define ISP_AT_GYOCLIP_0_GYOMAX_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_AT_GYOCLIP_0_GYOMAX_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT_GYOCLIP_0_GYOMAX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_AT_GYOCLIP_0_GYOMAX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_AT_BUOCLIP_0
#define ISP_AT_BUOCLIP_0                        _MK_ADDR_CONST(0xf0e)
#define ISP_AT_BUOCLIP_0_SELWRE                         0x0
#define ISP_AT_BUOCLIP_0_WORD_COUNT                     0x1
#define ISP_AT_BUOCLIP_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_AT_BUOCLIP_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_AT_BUOCLIP_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_AT_BUOCLIP_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_AT_BUOCLIP_0_READ_MASK                      _MK_MASK_CONST(0x3fff3fff)
#define ISP_AT_BUOCLIP_0_WRITE_MASK                     _MK_MASK_CONST(0x3fff3fff)
#define ISP_AT_BUOCLIP_0_BUOMIN_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_AT_BUOCLIP_0_BUOMIN_FIELD                   _MK_FIELD_CONST(0x3fff, ISP_AT_BUOCLIP_0_BUOMIN_SHIFT)
#define ISP_AT_BUOCLIP_0_BUOMIN_RANGE                   13:0
#define ISP_AT_BUOCLIP_0_BUOMIN_WOFFSET                 0x0
#define ISP_AT_BUOCLIP_0_BUOMIN_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_AT_BUOCLIP_0_BUOMIN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT_BUOCLIP_0_BUOMIN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_AT_BUOCLIP_0_BUOMIN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_AT_BUOCLIP_0_BUOMAX_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_AT_BUOCLIP_0_BUOMAX_FIELD                   _MK_FIELD_CONST(0x3fff, ISP_AT_BUOCLIP_0_BUOMAX_SHIFT)
#define ISP_AT_BUOCLIP_0_BUOMAX_RANGE                   29:16
#define ISP_AT_BUOCLIP_0_BUOMAX_WOFFSET                 0x0
#define ISP_AT_BUOCLIP_0_BUOMAX_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_AT_BUOCLIP_0_BUOMAX_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT_BUOCLIP_0_BUOMAX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_AT_BUOCLIP_0_BUOMAX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_AT_BROCLIP_0
#define ISP_AT_BROCLIP_0                        _MK_ADDR_CONST(0xf0f)
#define ISP_AT_BROCLIP_0_SELWRE                         0x0
#define ISP_AT_BROCLIP_0_WORD_COUNT                     0x1
#define ISP_AT_BROCLIP_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_AT_BROCLIP_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_AT_BROCLIP_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_AT_BROCLIP_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_AT_BROCLIP_0_READ_MASK                      _MK_MASK_CONST(0x3fff3fff)
#define ISP_AT_BROCLIP_0_WRITE_MASK                     _MK_MASK_CONST(0x3fff3fff)
#define ISP_AT_BROCLIP_0_BROMIN_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_AT_BROCLIP_0_BROMIN_FIELD                   _MK_FIELD_CONST(0x3fff, ISP_AT_BROCLIP_0_BROMIN_SHIFT)
#define ISP_AT_BROCLIP_0_BROMIN_RANGE                   13:0
#define ISP_AT_BROCLIP_0_BROMIN_WOFFSET                 0x0
#define ISP_AT_BROCLIP_0_BROMIN_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_AT_BROCLIP_0_BROMIN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT_BROCLIP_0_BROMIN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_AT_BROCLIP_0_BROMIN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_AT_BROCLIP_0_BROMAX_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_AT_BROCLIP_0_BROMAX_FIELD                   _MK_FIELD_CONST(0x3fff, ISP_AT_BROCLIP_0_BROMAX_SHIFT)
#define ISP_AT_BROCLIP_0_BROMAX_RANGE                   29:16
#define ISP_AT_BROCLIP_0_BROMAX_WOFFSET                 0x0
#define ISP_AT_BROCLIP_0_BROMAX_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_AT_BROCLIP_0_BROMAX_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_AT_BROCLIP_0_BROMAX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_AT_BROCLIP_0_BROMAX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define LW_TF_REG_OFFSET_WIDTH  10
#define LW_TF_LUT_SIZE  257

// Register ISP_TF_CTRL_0
#define ISP_TF_CTRL_0                   _MK_ADDR_CONST(0xf50)
#define ISP_TF_CTRL_0_SELWRE                    0x0
#define ISP_TF_CTRL_0_WORD_COUNT                        0x1
#define ISP_TF_CTRL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_TF_CTRL_0_RESET_MASK                        _MK_MASK_CONST(0x3)
#define ISP_TF_CTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_TF_CTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_TF_CTRL_0_READ_MASK                         _MK_MASK_CONST(0x3)
#define ISP_TF_CTRL_0_WRITE_MASK                        _MK_MASK_CONST(0x3)
#define ISP_TF_CTRL_0_ENABLE_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_TF_CTRL_0_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, ISP_TF_CTRL_0_ENABLE_SHIFT)
#define ISP_TF_CTRL_0_ENABLE_RANGE                      0:0
#define ISP_TF_CTRL_0_ENABLE_WOFFSET                    0x0
#define ISP_TF_CTRL_0_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_TF_CTRL_0_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ISP_TF_CTRL_0_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_TF_CTRL_0_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_TF_CTRL_0_ENABLE_DIS                        _MK_ENUM_CONST(0)
#define ISP_TF_CTRL_0_ENABLE_EN                 _MK_ENUM_CONST(1)

#define ISP_TF_CTRL_0_LUT_SEL_SHIFT                     _MK_SHIFT_CONST(1)
#define ISP_TF_CTRL_0_LUT_SEL_FIELD                     _MK_FIELD_CONST(0x1, ISP_TF_CTRL_0_LUT_SEL_SHIFT)
#define ISP_TF_CTRL_0_LUT_SEL_RANGE                     1:1
#define ISP_TF_CTRL_0_LUT_SEL_WOFFSET                   0x0
#define ISP_TF_CTRL_0_LUT_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_TF_CTRL_0_LUT_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ISP_TF_CTRL_0_LUT_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_TF_CTRL_0_LUT_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_TF_RV_ADDR_0
#define ISP_TF_RV_ADDR_0                        _MK_ADDR_CONST(0xf51)
#define ISP_TF_RV_ADDR_0_SELWRE                         0x0
#define ISP_TF_RV_ADDR_0_WORD_COUNT                     0x1
#define ISP_TF_RV_ADDR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_TF_RV_ADDR_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_TF_RV_ADDR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_TF_RV_ADDR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_TF_RV_ADDR_0_READ_MASK                      _MK_MASK_CONST(0x1ff)
#define ISP_TF_RV_ADDR_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define ISP_TF_RV_ADDR_0_RV_ADDR_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_TF_RV_ADDR_0_RV_ADDR_FIELD                  _MK_FIELD_CONST(0x1ff, ISP_TF_RV_ADDR_0_RV_ADDR_SHIFT)
#define ISP_TF_RV_ADDR_0_RV_ADDR_RANGE                  8:0
#define ISP_TF_RV_ADDR_0_RV_ADDR_WOFFSET                        0x0
#define ISP_TF_RV_ADDR_0_RV_ADDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_TF_RV_ADDR_0_RV_ADDR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_TF_RV_ADDR_0_RV_ADDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_TF_RV_ADDR_0_RV_ADDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_TF_RV_DATA_0
#define ISP_TF_RV_DATA_0                        _MK_ADDR_CONST(0xf52)
#define ISP_TF_RV_DATA_0_SELWRE                         0x0
#define ISP_TF_RV_DATA_0_WORD_COUNT                     0x1
#define ISP_TF_RV_DATA_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_TF_RV_DATA_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_TF_RV_DATA_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_TF_RV_DATA_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_TF_RV_DATA_0_READ_MASK                      _MK_MASK_CONST(0x3fff)
#define ISP_TF_RV_DATA_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define ISP_TF_RV_DATA_0_RV_DATA_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_TF_RV_DATA_0_RV_DATA_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_TF_RV_DATA_0_RV_DATA_SHIFT)
#define ISP_TF_RV_DATA_0_RV_DATA_RANGE                  13:0
#define ISP_TF_RV_DATA_0_RV_DATA_WOFFSET                        0x0
#define ISP_TF_RV_DATA_0_RV_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_TF_RV_DATA_0_RV_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_TF_RV_DATA_0_RV_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_TF_RV_DATA_0_RV_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_TF_GY_ADDR_0
#define ISP_TF_GY_ADDR_0                        _MK_ADDR_CONST(0xf53)
#define ISP_TF_GY_ADDR_0_SELWRE                         0x0
#define ISP_TF_GY_ADDR_0_WORD_COUNT                     0x1
#define ISP_TF_GY_ADDR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_TF_GY_ADDR_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_TF_GY_ADDR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_TF_GY_ADDR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_TF_GY_ADDR_0_READ_MASK                      _MK_MASK_CONST(0x1ff)
#define ISP_TF_GY_ADDR_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define ISP_TF_GY_ADDR_0_GY_ADDR_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_TF_GY_ADDR_0_GY_ADDR_FIELD                  _MK_FIELD_CONST(0x1ff, ISP_TF_GY_ADDR_0_GY_ADDR_SHIFT)
#define ISP_TF_GY_ADDR_0_GY_ADDR_RANGE                  8:0
#define ISP_TF_GY_ADDR_0_GY_ADDR_WOFFSET                        0x0
#define ISP_TF_GY_ADDR_0_GY_ADDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_TF_GY_ADDR_0_GY_ADDR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_TF_GY_ADDR_0_GY_ADDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_TF_GY_ADDR_0_GY_ADDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_TF_GY_DATA_0
#define ISP_TF_GY_DATA_0                        _MK_ADDR_CONST(0xf54)
#define ISP_TF_GY_DATA_0_SELWRE                         0x0
#define ISP_TF_GY_DATA_0_WORD_COUNT                     0x1
#define ISP_TF_GY_DATA_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_TF_GY_DATA_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_TF_GY_DATA_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_TF_GY_DATA_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_TF_GY_DATA_0_READ_MASK                      _MK_MASK_CONST(0x3fff)
#define ISP_TF_GY_DATA_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define ISP_TF_GY_DATA_0_GY_DATA_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_TF_GY_DATA_0_GY_DATA_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_TF_GY_DATA_0_GY_DATA_SHIFT)
#define ISP_TF_GY_DATA_0_GY_DATA_RANGE                  13:0
#define ISP_TF_GY_DATA_0_GY_DATA_WOFFSET                        0x0
#define ISP_TF_GY_DATA_0_GY_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_TF_GY_DATA_0_GY_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_TF_GY_DATA_0_GY_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_TF_GY_DATA_0_GY_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_TF_BU_ADDR_0
#define ISP_TF_BU_ADDR_0                        _MK_ADDR_CONST(0xf55)
#define ISP_TF_BU_ADDR_0_SELWRE                         0x0
#define ISP_TF_BU_ADDR_0_WORD_COUNT                     0x1
#define ISP_TF_BU_ADDR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_TF_BU_ADDR_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_TF_BU_ADDR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_TF_BU_ADDR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_TF_BU_ADDR_0_READ_MASK                      _MK_MASK_CONST(0x1ff)
#define ISP_TF_BU_ADDR_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define ISP_TF_BU_ADDR_0_BU_ADDR_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_TF_BU_ADDR_0_BU_ADDR_FIELD                  _MK_FIELD_CONST(0x1ff, ISP_TF_BU_ADDR_0_BU_ADDR_SHIFT)
#define ISP_TF_BU_ADDR_0_BU_ADDR_RANGE                  8:0
#define ISP_TF_BU_ADDR_0_BU_ADDR_WOFFSET                        0x0
#define ISP_TF_BU_ADDR_0_BU_ADDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_TF_BU_ADDR_0_BU_ADDR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_TF_BU_ADDR_0_BU_ADDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_TF_BU_ADDR_0_BU_ADDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_TF_BU_DATA_0
#define ISP_TF_BU_DATA_0                        _MK_ADDR_CONST(0xf56)
#define ISP_TF_BU_DATA_0_SELWRE                         0x0
#define ISP_TF_BU_DATA_0_WORD_COUNT                     0x1
#define ISP_TF_BU_DATA_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_TF_BU_DATA_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_TF_BU_DATA_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_TF_BU_DATA_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_TF_BU_DATA_0_READ_MASK                      _MK_MASK_CONST(0x3fff)
#define ISP_TF_BU_DATA_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define ISP_TF_BU_DATA_0_BU_DATA_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_TF_BU_DATA_0_BU_DATA_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_TF_BU_DATA_0_BU_DATA_SHIFT)
#define ISP_TF_BU_DATA_0_BU_DATA_RANGE                  13:0
#define ISP_TF_BU_DATA_0_BU_DATA_WOFFSET                        0x0
#define ISP_TF_BU_DATA_0_BU_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_TF_BU_DATA_0_BU_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_TF_BU_DATA_0_BU_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_TF_BU_DATA_0_BU_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_TF_BR_ADDR_0
#define ISP_TF_BR_ADDR_0                        _MK_ADDR_CONST(0xf57)
#define ISP_TF_BR_ADDR_0_SELWRE                         0x0
#define ISP_TF_BR_ADDR_0_WORD_COUNT                     0x1
#define ISP_TF_BR_ADDR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_TF_BR_ADDR_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_TF_BR_ADDR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_TF_BR_ADDR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_TF_BR_ADDR_0_READ_MASK                      _MK_MASK_CONST(0x1ff)
#define ISP_TF_BR_ADDR_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define ISP_TF_BR_ADDR_0_BR_ADDR_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_TF_BR_ADDR_0_BR_ADDR_FIELD                  _MK_FIELD_CONST(0x1ff, ISP_TF_BR_ADDR_0_BR_ADDR_SHIFT)
#define ISP_TF_BR_ADDR_0_BR_ADDR_RANGE                  8:0
#define ISP_TF_BR_ADDR_0_BR_ADDR_WOFFSET                        0x0
#define ISP_TF_BR_ADDR_0_BR_ADDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_TF_BR_ADDR_0_BR_ADDR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_TF_BR_ADDR_0_BR_ADDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_TF_BR_ADDR_0_BR_ADDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_TF_BR_DATA_0
#define ISP_TF_BR_DATA_0                        _MK_ADDR_CONST(0xf58)
#define ISP_TF_BR_DATA_0_SELWRE                         0x0
#define ISP_TF_BR_DATA_0_WORD_COUNT                     0x1
#define ISP_TF_BR_DATA_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_TF_BR_DATA_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_TF_BR_DATA_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_TF_BR_DATA_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_TF_BR_DATA_0_READ_MASK                      _MK_MASK_CONST(0x3fff)
#define ISP_TF_BR_DATA_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define ISP_TF_BR_DATA_0_BR_DATA_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_TF_BR_DATA_0_BR_DATA_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_TF_BR_DATA_0_BR_DATA_SHIFT)
#define ISP_TF_BR_DATA_0_BR_DATA_RANGE                  13:0
#define ISP_TF_BR_DATA_0_BR_DATA_WOFFSET                        0x0
#define ISP_TF_BR_DATA_0_BR_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_TF_BR_DATA_0_BR_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_TF_BR_DATA_0_BR_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_TF_BR_DATA_0_BR_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_HIST_CTRL_0
#define ISP_HIST_CTRL_0                 _MK_ADDR_CONST(0x800)
#define ISP_HIST_CTRL_0_SELWRE                  0x0
#define ISP_HIST_CTRL_0_WORD_COUNT                      0x1
#define ISP_HIST_CTRL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_HIST_CTRL_0_RESET_MASK                      _MK_MASK_CONST(0x80000000)
#define ISP_HIST_CTRL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_HIST_CTRL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_HIST_CTRL_0_READ_MASK                       _MK_MASK_CONST(0x87003fff)
#define ISP_HIST_CTRL_0_WRITE_MASK                      _MK_MASK_CONST(0x87003fff)
#define ISP_HIST_CTRL_0_OFFSET_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_HIST_CTRL_0_OFFSET_FIELD                    _MK_FIELD_CONST(0x3fff, ISP_HIST_CTRL_0_OFFSET_SHIFT)
#define ISP_HIST_CTRL_0_OFFSET_RANGE                    13:0
#define ISP_HIST_CTRL_0_OFFSET_WOFFSET                  0x0
#define ISP_HIST_CTRL_0_OFFSET_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_HIST_CTRL_0_OFFSET_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_HIST_CTRL_0_OFFSET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_HIST_CTRL_0_OFFSET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_HIST_CTRL_0_HIST_RANGE_SHIFT                        _MK_SHIFT_CONST(24)
#define ISP_HIST_CTRL_0_HIST_RANGE_FIELD                        _MK_FIELD_CONST(0x7, ISP_HIST_CTRL_0_HIST_RANGE_SHIFT)
#define ISP_HIST_CTRL_0_HIST_RANGE_RANGE                        26:24
#define ISP_HIST_CTRL_0_HIST_RANGE_WOFFSET                      0x0
#define ISP_HIST_CTRL_0_HIST_RANGE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_HIST_CTRL_0_HIST_RANGE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_HIST_CTRL_0_HIST_RANGE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_HIST_CTRL_0_HIST_RANGE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_HIST_CTRL_0_ENABLE_SHIFT                    _MK_SHIFT_CONST(31)
#define ISP_HIST_CTRL_0_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, ISP_HIST_CTRL_0_ENABLE_SHIFT)
#define ISP_HIST_CTRL_0_ENABLE_RANGE                    31:31
#define ISP_HIST_CTRL_0_ENABLE_WOFFSET                  0x0
#define ISP_HIST_CTRL_0_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_HIST_CTRL_0_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ISP_HIST_CTRL_0_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_HIST_CTRL_0_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_HIST_WIN_START_0
#define ISP_HIST_WIN_START_0                    _MK_ADDR_CONST(0x804)
#define ISP_HIST_WIN_START_0_SELWRE                     0x0
#define ISP_HIST_WIN_START_0_WORD_COUNT                         0x1
#define ISP_HIST_WIN_START_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_HIST_WIN_START_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_HIST_WIN_START_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_HIST_WIN_START_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_HIST_WIN_START_0_READ_MASK                  _MK_MASK_CONST(0x1fff1fff)
#define ISP_HIST_WIN_START_0_WRITE_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define ISP_HIST_WIN_START_0_X_START_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_HIST_WIN_START_0_X_START_FIELD                      _MK_FIELD_CONST(0x1fff, ISP_HIST_WIN_START_0_X_START_SHIFT)
#define ISP_HIST_WIN_START_0_X_START_RANGE                      12:0
#define ISP_HIST_WIN_START_0_X_START_WOFFSET                    0x0
#define ISP_HIST_WIN_START_0_X_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_HIST_WIN_START_0_X_START_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_HIST_WIN_START_0_X_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_HIST_WIN_START_0_X_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_HIST_WIN_START_0_Y_START_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_HIST_WIN_START_0_Y_START_FIELD                      _MK_FIELD_CONST(0x1fff, ISP_HIST_WIN_START_0_Y_START_SHIFT)
#define ISP_HIST_WIN_START_0_Y_START_RANGE                      28:16
#define ISP_HIST_WIN_START_0_Y_START_WOFFSET                    0x0
#define ISP_HIST_WIN_START_0_Y_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_HIST_WIN_START_0_Y_START_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_HIST_WIN_START_0_Y_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_HIST_WIN_START_0_Y_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_HIST_WIN_SIZE_0
#define ISP_HIST_WIN_SIZE_0                     _MK_ADDR_CONST(0x808)
#define ISP_HIST_WIN_SIZE_0_SELWRE                      0x0
#define ISP_HIST_WIN_SIZE_0_WORD_COUNT                  0x1
#define ISP_HIST_WIN_SIZE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_HIST_WIN_SIZE_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_HIST_WIN_SIZE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_HIST_WIN_SIZE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_HIST_WIN_SIZE_0_READ_MASK                   _MK_MASK_CONST(0x3fff3fff)
#define ISP_HIST_WIN_SIZE_0_WRITE_MASK                  _MK_MASK_CONST(0x3fff3fff)
#define ISP_HIST_WIN_SIZE_0_H_WIDTH_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_HIST_WIN_SIZE_0_H_WIDTH_FIELD                       _MK_FIELD_CONST(0x3fff, ISP_HIST_WIN_SIZE_0_H_WIDTH_SHIFT)
#define ISP_HIST_WIN_SIZE_0_H_WIDTH_RANGE                       13:0
#define ISP_HIST_WIN_SIZE_0_H_WIDTH_WOFFSET                     0x0
#define ISP_HIST_WIN_SIZE_0_H_WIDTH_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_HIST_WIN_SIZE_0_H_WIDTH_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_HIST_WIN_SIZE_0_H_WIDTH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_HIST_WIN_SIZE_0_H_WIDTH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_HIST_WIN_SIZE_0_V_HEIGHT_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_HIST_WIN_SIZE_0_V_HEIGHT_FIELD                      _MK_FIELD_CONST(0x3fff, ISP_HIST_WIN_SIZE_0_V_HEIGHT_SHIFT)
#define ISP_HIST_WIN_SIZE_0_V_HEIGHT_RANGE                      29:16
#define ISP_HIST_WIN_SIZE_0_V_HEIGHT_WOFFSET                    0x0
#define ISP_HIST_WIN_SIZE_0_V_HEIGHT_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_HIST_WIN_SIZE_0_V_HEIGHT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_HIST_WIN_SIZE_0_V_HEIGHT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_HIST_WIN_SIZE_0_V_HEIGHT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define LAC_ADDR_WIDTH  6
#define LAC_DATA_WIDTH  16
#define LAC_COUNT_DATA_WIDTH    16
#define LAC_OUTPUT_WIDTH        32
#define MAX_NUM_OF_LAC_HWIN     64
#define LAC_GAIN_PRECISION      8

// Register ISP_LAC_CTRL_0
#define ISP_LAC_CTRL_0                  _MK_ADDR_CONST(0x400)
#define ISP_LAC_CTRL_0_SELWRE                   0x0
#define ISP_LAC_CTRL_0_WORD_COUNT                       0x1
#define ISP_LAC_CTRL_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_LAC_CTRL_0_RESET_MASK                       _MK_MASK_CONST(0x3)
#define ISP_LAC_CTRL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_LAC_CTRL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC_CTRL_0_READ_MASK                        _MK_MASK_CONST(0x3)
#define ISP_LAC_CTRL_0_WRITE_MASK                       _MK_MASK_CONST(0x3)
#define ISP_LAC_CTRL_0_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_LAC_CTRL_0_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, ISP_LAC_CTRL_0_ENABLE_SHIFT)
#define ISP_LAC_CTRL_0_ENABLE_RANGE                     0:0
#define ISP_LAC_CTRL_0_ENABLE_WOFFSET                   0x0
#define ISP_LAC_CTRL_0_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_LAC_CTRL_0_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ISP_LAC_CTRL_0_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_LAC_CTRL_0_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_LAC_CTRL_0_MODE_SHIFT                       _MK_SHIFT_CONST(1)
#define ISP_LAC_CTRL_0_MODE_FIELD                       _MK_FIELD_CONST(0x1, ISP_LAC_CTRL_0_MODE_SHIFT)
#define ISP_LAC_CTRL_0_MODE_RANGE                       1:1
#define ISP_LAC_CTRL_0_MODE_WOFFSET                     0x0
#define ISP_LAC_CTRL_0_MODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_LAC_CTRL_0_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ISP_LAC_CTRL_0_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_LAC_CTRL_0_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_LAC_R2Y_0
#define ISP_LAC_R2Y_0                   _MK_ADDR_CONST(0x401)
#define ISP_LAC_R2Y_0_SELWRE                    0x0
#define ISP_LAC_R2Y_0_WORD_COUNT                        0x1
#define ISP_LAC_R2Y_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_LAC_R2Y_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_LAC_R2Y_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_LAC_R2Y_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_LAC_R2Y_0_READ_MASK                         _MK_MASK_CONST(0xff3fff)
#define ISP_LAC_R2Y_0_WRITE_MASK                        _MK_MASK_CONST(0xff3fff)
#define ISP_LAC_R2Y_0_R2Y_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_LAC_R2Y_0_R2Y_OFFSET_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_LAC_R2Y_0_R2Y_OFFSET_SHIFT)
#define ISP_LAC_R2Y_0_R2Y_OFFSET_RANGE                  13:0
#define ISP_LAC_R2Y_0_R2Y_OFFSET_WOFFSET                        0x0
#define ISP_LAC_R2Y_0_R2Y_OFFSET_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_LAC_R2Y_0_R2Y_OFFSET_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_LAC_R2Y_0_R2Y_OFFSET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_LAC_R2Y_0_R2Y_OFFSET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_LAC_R2Y_0_R2Y_GAIN_SHIFT                    _MK_SHIFT_CONST(16)
#define ISP_LAC_R2Y_0_R2Y_GAIN_FIELD                    _MK_FIELD_CONST(0xff, ISP_LAC_R2Y_0_R2Y_GAIN_SHIFT)
#define ISP_LAC_R2Y_0_R2Y_GAIN_RANGE                    23:16
#define ISP_LAC_R2Y_0_R2Y_GAIN_WOFFSET                  0x0
#define ISP_LAC_R2Y_0_R2Y_GAIN_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_LAC_R2Y_0_R2Y_GAIN_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_LAC_R2Y_0_R2Y_GAIN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_LAC_R2Y_0_R2Y_GAIN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_LAC_G2Y_0
#define ISP_LAC_G2Y_0                   _MK_ADDR_CONST(0x402)
#define ISP_LAC_G2Y_0_SELWRE                    0x0
#define ISP_LAC_G2Y_0_WORD_COUNT                        0x1
#define ISP_LAC_G2Y_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_LAC_G2Y_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_LAC_G2Y_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_LAC_G2Y_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_LAC_G2Y_0_READ_MASK                         _MK_MASK_CONST(0xff3fff)
#define ISP_LAC_G2Y_0_WRITE_MASK                        _MK_MASK_CONST(0xff3fff)
#define ISP_LAC_G2Y_0_G2Y_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_LAC_G2Y_0_G2Y_OFFSET_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_LAC_G2Y_0_G2Y_OFFSET_SHIFT)
#define ISP_LAC_G2Y_0_G2Y_OFFSET_RANGE                  13:0
#define ISP_LAC_G2Y_0_G2Y_OFFSET_WOFFSET                        0x0
#define ISP_LAC_G2Y_0_G2Y_OFFSET_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_LAC_G2Y_0_G2Y_OFFSET_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_LAC_G2Y_0_G2Y_OFFSET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_LAC_G2Y_0_G2Y_OFFSET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_LAC_G2Y_0_G2Y_GAIN_SHIFT                    _MK_SHIFT_CONST(16)
#define ISP_LAC_G2Y_0_G2Y_GAIN_FIELD                    _MK_FIELD_CONST(0xff, ISP_LAC_G2Y_0_G2Y_GAIN_SHIFT)
#define ISP_LAC_G2Y_0_G2Y_GAIN_RANGE                    23:16
#define ISP_LAC_G2Y_0_G2Y_GAIN_WOFFSET                  0x0
#define ISP_LAC_G2Y_0_G2Y_GAIN_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_LAC_G2Y_0_G2Y_GAIN_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_LAC_G2Y_0_G2Y_GAIN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_LAC_G2Y_0_G2Y_GAIN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_LAC_B2Y_0
#define ISP_LAC_B2Y_0                   _MK_ADDR_CONST(0x403)
#define ISP_LAC_B2Y_0_SELWRE                    0x0
#define ISP_LAC_B2Y_0_WORD_COUNT                        0x1
#define ISP_LAC_B2Y_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_LAC_B2Y_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_LAC_B2Y_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_LAC_B2Y_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_LAC_B2Y_0_READ_MASK                         _MK_MASK_CONST(0xff3fff)
#define ISP_LAC_B2Y_0_WRITE_MASK                        _MK_MASK_CONST(0xff3fff)
#define ISP_LAC_B2Y_0_B2Y_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_LAC_B2Y_0_B2Y_OFFSET_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_LAC_B2Y_0_B2Y_OFFSET_SHIFT)
#define ISP_LAC_B2Y_0_B2Y_OFFSET_RANGE                  13:0
#define ISP_LAC_B2Y_0_B2Y_OFFSET_WOFFSET                        0x0
#define ISP_LAC_B2Y_0_B2Y_OFFSET_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_LAC_B2Y_0_B2Y_OFFSET_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_LAC_B2Y_0_B2Y_OFFSET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_LAC_B2Y_0_B2Y_OFFSET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_LAC_B2Y_0_B2Y_GAIN_SHIFT                    _MK_SHIFT_CONST(16)
#define ISP_LAC_B2Y_0_B2Y_GAIN_FIELD                    _MK_FIELD_CONST(0xff, ISP_LAC_B2Y_0_B2Y_GAIN_SHIFT)
#define ISP_LAC_B2Y_0_B2Y_GAIN_RANGE                    23:16
#define ISP_LAC_B2Y_0_B2Y_GAIN_WOFFSET                  0x0
#define ISP_LAC_B2Y_0_B2Y_GAIN_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_LAC_B2Y_0_B2Y_GAIN_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_LAC_B2Y_0_B2Y_GAIN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_LAC_B2Y_0_B2Y_GAIN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_LAC_TL_LIMITS_0
#define ISP_LAC_TL_LIMITS_0                     _MK_ADDR_CONST(0x404)
#define ISP_LAC_TL_LIMITS_0_SELWRE                      0x0
#define ISP_LAC_TL_LIMITS_0_WORD_COUNT                  0x1
#define ISP_LAC_TL_LIMITS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_LAC_TL_LIMITS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC_TL_LIMITS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_LAC_TL_LIMITS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_LAC_TL_LIMITS_0_READ_MASK                   _MK_MASK_CONST(0x3fff3fff)
#define ISP_LAC_TL_LIMITS_0_WRITE_MASK                  _MK_MASK_CONST(0x3fff3fff)
#define ISP_LAC_TL_LIMITS_0_MIN_TL_LEVEL_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_LAC_TL_LIMITS_0_MIN_TL_LEVEL_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_LAC_TL_LIMITS_0_MIN_TL_LEVEL_SHIFT)
#define ISP_LAC_TL_LIMITS_0_MIN_TL_LEVEL_RANGE                  13:0
#define ISP_LAC_TL_LIMITS_0_MIN_TL_LEVEL_WOFFSET                        0x0
#define ISP_LAC_TL_LIMITS_0_MIN_TL_LEVEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_LAC_TL_LIMITS_0_MIN_TL_LEVEL_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_LAC_TL_LIMITS_0_MIN_TL_LEVEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_LAC_TL_LIMITS_0_MIN_TL_LEVEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_LAC_TL_LIMITS_0_MAX_TL_LEVEL_SHIFT                  _MK_SHIFT_CONST(16)
#define ISP_LAC_TL_LIMITS_0_MAX_TL_LEVEL_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_LAC_TL_LIMITS_0_MAX_TL_LEVEL_SHIFT)
#define ISP_LAC_TL_LIMITS_0_MAX_TL_LEVEL_RANGE                  29:16
#define ISP_LAC_TL_LIMITS_0_MAX_TL_LEVEL_WOFFSET                        0x0
#define ISP_LAC_TL_LIMITS_0_MAX_TL_LEVEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_LAC_TL_LIMITS_0_MAX_TL_LEVEL_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_LAC_TL_LIMITS_0_MAX_TL_LEVEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_LAC_TL_LIMITS_0_MAX_TL_LEVEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_LAC_TR_LIMITS_0
#define ISP_LAC_TR_LIMITS_0                     _MK_ADDR_CONST(0x405)
#define ISP_LAC_TR_LIMITS_0_SELWRE                      0x0
#define ISP_LAC_TR_LIMITS_0_WORD_COUNT                  0x1
#define ISP_LAC_TR_LIMITS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_LAC_TR_LIMITS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC_TR_LIMITS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_LAC_TR_LIMITS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_LAC_TR_LIMITS_0_READ_MASK                   _MK_MASK_CONST(0x3fff3fff)
#define ISP_LAC_TR_LIMITS_0_WRITE_MASK                  _MK_MASK_CONST(0x3fff3fff)
#define ISP_LAC_TR_LIMITS_0_MIN_TR_LEVEL_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_LAC_TR_LIMITS_0_MIN_TR_LEVEL_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_LAC_TR_LIMITS_0_MIN_TR_LEVEL_SHIFT)
#define ISP_LAC_TR_LIMITS_0_MIN_TR_LEVEL_RANGE                  13:0
#define ISP_LAC_TR_LIMITS_0_MIN_TR_LEVEL_WOFFSET                        0x0
#define ISP_LAC_TR_LIMITS_0_MIN_TR_LEVEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_LAC_TR_LIMITS_0_MIN_TR_LEVEL_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_LAC_TR_LIMITS_0_MIN_TR_LEVEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_LAC_TR_LIMITS_0_MIN_TR_LEVEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_LAC_TR_LIMITS_0_MAX_TR_LEVEL_SHIFT                  _MK_SHIFT_CONST(16)
#define ISP_LAC_TR_LIMITS_0_MAX_TR_LEVEL_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_LAC_TR_LIMITS_0_MAX_TR_LEVEL_SHIFT)
#define ISP_LAC_TR_LIMITS_0_MAX_TR_LEVEL_RANGE                  29:16
#define ISP_LAC_TR_LIMITS_0_MAX_TR_LEVEL_WOFFSET                        0x0
#define ISP_LAC_TR_LIMITS_0_MAX_TR_LEVEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_LAC_TR_LIMITS_0_MAX_TR_LEVEL_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_LAC_TR_LIMITS_0_MAX_TR_LEVEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_LAC_TR_LIMITS_0_MAX_TR_LEVEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_LAC_BL_LIMITS_0
#define ISP_LAC_BL_LIMITS_0                     _MK_ADDR_CONST(0x406)
#define ISP_LAC_BL_LIMITS_0_SELWRE                      0x0
#define ISP_LAC_BL_LIMITS_0_WORD_COUNT                  0x1
#define ISP_LAC_BL_LIMITS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_LAC_BL_LIMITS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC_BL_LIMITS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_LAC_BL_LIMITS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_LAC_BL_LIMITS_0_READ_MASK                   _MK_MASK_CONST(0x3fff3fff)
#define ISP_LAC_BL_LIMITS_0_WRITE_MASK                  _MK_MASK_CONST(0x3fff3fff)
#define ISP_LAC_BL_LIMITS_0_MIN_BL_LEVEL_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_LAC_BL_LIMITS_0_MIN_BL_LEVEL_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_LAC_BL_LIMITS_0_MIN_BL_LEVEL_SHIFT)
#define ISP_LAC_BL_LIMITS_0_MIN_BL_LEVEL_RANGE                  13:0
#define ISP_LAC_BL_LIMITS_0_MIN_BL_LEVEL_WOFFSET                        0x0
#define ISP_LAC_BL_LIMITS_0_MIN_BL_LEVEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_LAC_BL_LIMITS_0_MIN_BL_LEVEL_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_LAC_BL_LIMITS_0_MIN_BL_LEVEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_LAC_BL_LIMITS_0_MIN_BL_LEVEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_LAC_BL_LIMITS_0_MAX_BL_LEVEL_SHIFT                  _MK_SHIFT_CONST(16)
#define ISP_LAC_BL_LIMITS_0_MAX_BL_LEVEL_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_LAC_BL_LIMITS_0_MAX_BL_LEVEL_SHIFT)
#define ISP_LAC_BL_LIMITS_0_MAX_BL_LEVEL_RANGE                  29:16
#define ISP_LAC_BL_LIMITS_0_MAX_BL_LEVEL_WOFFSET                        0x0
#define ISP_LAC_BL_LIMITS_0_MAX_BL_LEVEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_LAC_BL_LIMITS_0_MAX_BL_LEVEL_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_LAC_BL_LIMITS_0_MAX_BL_LEVEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_LAC_BL_LIMITS_0_MAX_BL_LEVEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_LAC_BR_LIMITS_0
#define ISP_LAC_BR_LIMITS_0                     _MK_ADDR_CONST(0x407)
#define ISP_LAC_BR_LIMITS_0_SELWRE                      0x0
#define ISP_LAC_BR_LIMITS_0_WORD_COUNT                  0x1
#define ISP_LAC_BR_LIMITS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_LAC_BR_LIMITS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC_BR_LIMITS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_LAC_BR_LIMITS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_LAC_BR_LIMITS_0_READ_MASK                   _MK_MASK_CONST(0x3fff3fff)
#define ISP_LAC_BR_LIMITS_0_WRITE_MASK                  _MK_MASK_CONST(0x3fff3fff)
#define ISP_LAC_BR_LIMITS_0_MIN_BR_LEVEL_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_LAC_BR_LIMITS_0_MIN_BR_LEVEL_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_LAC_BR_LIMITS_0_MIN_BR_LEVEL_SHIFT)
#define ISP_LAC_BR_LIMITS_0_MIN_BR_LEVEL_RANGE                  13:0
#define ISP_LAC_BR_LIMITS_0_MIN_BR_LEVEL_WOFFSET                        0x0
#define ISP_LAC_BR_LIMITS_0_MIN_BR_LEVEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_LAC_BR_LIMITS_0_MIN_BR_LEVEL_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_LAC_BR_LIMITS_0_MIN_BR_LEVEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_LAC_BR_LIMITS_0_MIN_BR_LEVEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_LAC_BR_LIMITS_0_MAX_BR_LEVEL_SHIFT                  _MK_SHIFT_CONST(16)
#define ISP_LAC_BR_LIMITS_0_MAX_BR_LEVEL_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_LAC_BR_LIMITS_0_MAX_BR_LEVEL_SHIFT)
#define ISP_LAC_BR_LIMITS_0_MAX_BR_LEVEL_RANGE                  29:16
#define ISP_LAC_BR_LIMITS_0_MAX_BR_LEVEL_WOFFSET                        0x0
#define ISP_LAC_BR_LIMITS_0_MAX_BR_LEVEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_LAC_BR_LIMITS_0_MAX_BR_LEVEL_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_LAC_BR_LIMITS_0_MAX_BR_LEVEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_LAC_BR_LIMITS_0_MAX_BR_LEVEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_LAC_H_GRID_0
#define ISP_LAC_H_GRID_0                        _MK_ADDR_CONST(0x408)
#define ISP_LAC_H_GRID_0_SELWRE                         0x0
#define ISP_LAC_H_GRID_0_WORD_COUNT                     0x1
#define ISP_LAC_H_GRID_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_LAC_H_GRID_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_LAC_H_GRID_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_LAC_H_GRID_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_LAC_H_GRID_0_READ_MASK                      _MK_MASK_CONST(0x1fff1fff)
#define ISP_LAC_H_GRID_0_WRITE_MASK                     _MK_MASK_CONST(0x1fff1fff)
#define ISP_LAC_H_GRID_0_H_START_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_LAC_H_GRID_0_H_START_FIELD                  _MK_FIELD_CONST(0x1fff, ISP_LAC_H_GRID_0_H_START_SHIFT)
#define ISP_LAC_H_GRID_0_H_START_RANGE                  12:0
#define ISP_LAC_H_GRID_0_H_START_WOFFSET                        0x0
#define ISP_LAC_H_GRID_0_H_START_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_LAC_H_GRID_0_H_START_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_LAC_H_GRID_0_H_START_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_LAC_H_GRID_0_H_START_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_LAC_H_GRID_0_H_INTERVAL_SHIFT                       _MK_SHIFT_CONST(16)
#define ISP_LAC_H_GRID_0_H_INTERVAL_FIELD                       _MK_FIELD_CONST(0x1fff, ISP_LAC_H_GRID_0_H_INTERVAL_SHIFT)
#define ISP_LAC_H_GRID_0_H_INTERVAL_RANGE                       28:16
#define ISP_LAC_H_GRID_0_H_INTERVAL_WOFFSET                     0x0
#define ISP_LAC_H_GRID_0_H_INTERVAL_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_LAC_H_GRID_0_H_INTERVAL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_LAC_H_GRID_0_H_INTERVAL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_LAC_H_GRID_0_H_INTERVAL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_LAC_H_SIZE_0
#define ISP_LAC_H_SIZE_0                        _MK_ADDR_CONST(0x409)
#define ISP_LAC_H_SIZE_0_SELWRE                         0x0
#define ISP_LAC_H_SIZE_0_WORD_COUNT                     0x1
#define ISP_LAC_H_SIZE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_LAC_H_SIZE_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_LAC_H_SIZE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_LAC_H_SIZE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_LAC_H_SIZE_0_READ_MASK                      _MK_MASK_CONST(0x7003f)
#define ISP_LAC_H_SIZE_0_WRITE_MASK                     _MK_MASK_CONST(0x7003f)
#define ISP_LAC_H_SIZE_0_H_WNUM_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_LAC_H_SIZE_0_H_WNUM_FIELD                   _MK_FIELD_CONST(0x3f, ISP_LAC_H_SIZE_0_H_WNUM_SHIFT)
#define ISP_LAC_H_SIZE_0_H_WNUM_RANGE                   5:0
#define ISP_LAC_H_SIZE_0_H_WNUM_WOFFSET                 0x0
#define ISP_LAC_H_SIZE_0_H_WNUM_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_LAC_H_SIZE_0_H_WNUM_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_LAC_H_SIZE_0_H_WNUM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_LAC_H_SIZE_0_H_WNUM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_LAC_H_SIZE_0_H_WIDTH_SHIFT                  _MK_SHIFT_CONST(16)
#define ISP_LAC_H_SIZE_0_H_WIDTH_FIELD                  _MK_FIELD_CONST(0x7, ISP_LAC_H_SIZE_0_H_WIDTH_SHIFT)
#define ISP_LAC_H_SIZE_0_H_WIDTH_RANGE                  18:16
#define ISP_LAC_H_SIZE_0_H_WIDTH_WOFFSET                        0x0
#define ISP_LAC_H_SIZE_0_H_WIDTH_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_LAC_H_SIZE_0_H_WIDTH_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_LAC_H_SIZE_0_H_WIDTH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_LAC_H_SIZE_0_H_WIDTH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_LAC_V_GRID_0
#define ISP_LAC_V_GRID_0                        _MK_ADDR_CONST(0x40a)
#define ISP_LAC_V_GRID_0_SELWRE                         0x0
#define ISP_LAC_V_GRID_0_WORD_COUNT                     0x1
#define ISP_LAC_V_GRID_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_LAC_V_GRID_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_LAC_V_GRID_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_LAC_V_GRID_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_LAC_V_GRID_0_READ_MASK                      _MK_MASK_CONST(0x1fff1fff)
#define ISP_LAC_V_GRID_0_WRITE_MASK                     _MK_MASK_CONST(0x1fff1fff)
#define ISP_LAC_V_GRID_0_V_START_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_LAC_V_GRID_0_V_START_FIELD                  _MK_FIELD_CONST(0x1fff, ISP_LAC_V_GRID_0_V_START_SHIFT)
#define ISP_LAC_V_GRID_0_V_START_RANGE                  12:0
#define ISP_LAC_V_GRID_0_V_START_WOFFSET                        0x0
#define ISP_LAC_V_GRID_0_V_START_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_LAC_V_GRID_0_V_START_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_LAC_V_GRID_0_V_START_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_LAC_V_GRID_0_V_START_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_LAC_V_GRID_0_V_INTERVAL_SHIFT                       _MK_SHIFT_CONST(16)
#define ISP_LAC_V_GRID_0_V_INTERVAL_FIELD                       _MK_FIELD_CONST(0x1fff, ISP_LAC_V_GRID_0_V_INTERVAL_SHIFT)
#define ISP_LAC_V_GRID_0_V_INTERVAL_RANGE                       28:16
#define ISP_LAC_V_GRID_0_V_INTERVAL_WOFFSET                     0x0
#define ISP_LAC_V_GRID_0_V_INTERVAL_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_LAC_V_GRID_0_V_INTERVAL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_LAC_V_GRID_0_V_INTERVAL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_LAC_V_GRID_0_V_INTERVAL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_LAC_V_SIZE_0
#define ISP_LAC_V_SIZE_0                        _MK_ADDR_CONST(0x40b)
#define ISP_LAC_V_SIZE_0_SELWRE                         0x0
#define ISP_LAC_V_SIZE_0_WORD_COUNT                     0x1
#define ISP_LAC_V_SIZE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_LAC_V_SIZE_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_LAC_V_SIZE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_LAC_V_SIZE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_LAC_V_SIZE_0_READ_MASK                      _MK_MASK_CONST(0x7003f)
#define ISP_LAC_V_SIZE_0_WRITE_MASK                     _MK_MASK_CONST(0x7003f)
#define ISP_LAC_V_SIZE_0_V_WNUM_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_LAC_V_SIZE_0_V_WNUM_FIELD                   _MK_FIELD_CONST(0x3f, ISP_LAC_V_SIZE_0_V_WNUM_SHIFT)
#define ISP_LAC_V_SIZE_0_V_WNUM_RANGE                   5:0
#define ISP_LAC_V_SIZE_0_V_WNUM_WOFFSET                 0x0
#define ISP_LAC_V_SIZE_0_V_WNUM_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_LAC_V_SIZE_0_V_WNUM_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_LAC_V_SIZE_0_V_WNUM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_LAC_V_SIZE_0_V_WNUM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_LAC_V_SIZE_0_V_HEIGHT_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_LAC_V_SIZE_0_V_HEIGHT_FIELD                 _MK_FIELD_CONST(0x7, ISP_LAC_V_SIZE_0_V_HEIGHT_SHIFT)
#define ISP_LAC_V_SIZE_0_V_HEIGHT_RANGE                 18:16
#define ISP_LAC_V_SIZE_0_V_HEIGHT_WOFFSET                       0x0
#define ISP_LAC_V_SIZE_0_V_HEIGHT_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_LAC_V_SIZE_0_V_HEIGHT_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_LAC_V_SIZE_0_V_HEIGHT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_LAC_V_SIZE_0_V_HEIGHT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


//
// REGISTER LIST
//
#define LIST_ARISP2_REGS(_op_) \
_op_(ISP_INCR_SYNCPT_0) \
_op_(ISP_INCR_SYNCPT_CNTRL_0) \
_op_(ISP_INCR_SYNCPT_ERROR_0) \
_op_(ISP_CTXSW_0) \
_op_(ISP_HOSTIF_COMMAND_0) \
_op_(ISP_HOSTIF_BNDL_CTRL_0) \
_op_(ISP_HOSTIF_RD_COUNT_0) \
_op_(ISP_HOSTIF_RD_RTN_DATA_0) \
_op_(ISP_HOSTIF_FRAMEID_0) \
_op_(ISP_SF_STATS_CONFIG_0) \
_op_(ISP_XA_SRC_0_0) \
_op_(ISP_XA_SRC_1_0) \
_op_(ISP_XB_SRC_0_0) \
_op_(ISP_XB_SRC_1_0) \
_op_(ISP_SAPOR_CFG_0) \
_op_(ISP_CG_CTRL_0) \
_op_(ISP_SM_CFG_MR_0) \
_op_(ISP_SM_CFG_MR) \
_op_(ISP_CRC_VALUE_0_0) \
_op_(ISP_CRC_VALUE_1_0) \
_op_(ISP_CRC_VALUE_2_0) \
_op_(ISP_CRC_VALUE_3_0) \
_op_(ISP_CRC_COUNT_0_0) \
_op_(ISP_CRC_COUNT_1_0) \
_op_(ISP_CRC_COUNT_2_0) \
_op_(ISP_CRC_COUNT_3_0) \
_op_(ISP_CFG_GPP0_0) \
_op_(ISP_CAPABILITIES_0) \
_op_(ISP_STATUS_0) \
_op_(ISP_WARNINGS_0) \
_op_(ISP_INTERRUPT_MASK_0) \
_op_(ISP_ISP2_MCCIF_FIFOCTRL_0) \
_op_(ISP_TIMEOUT_WCOAL_ISP2_0) \
_op_(ISP_MCCIF_ISPRA_HP_0) \
_op_(ISP_MCCIF_ISPWA_HP_0) \
_op_(ISP_MCCIF_ISPWB_HP_0) \
_op_(ISP_MCCIF_ISPWA_HYST_0) \
_op_(ISP_LA_SCALE_0) \
_op_(ISP_SF_STATS_BASE_ADDR_0) \
_op_(ISP_SF_PIX_BUF_ADDR_0) \
_op_(ISP_OP_SAPOR_OR_ENABLE_0) \
_op_(ISP_OP_SAPOR_SAP_ENABLE_0) \
_op_(ISP_OP_SAPOR_OB_ENABLE_0) \
_op_(ISP_OP_SAPOR_OB_CTRL0_0) \
_op_(ISP_OP_SAPOR_OB_CTRL1_0) \
_op_(ISP_OP_SAPOR_SAP_CONFIG_0) \
_op_(ISP_OP_SAPOR_OR_RELAX_0) \
_op_(ISP_OP_SAPOR_OR_THRESHOLDS_0) \
_op_(ISP_OP_SAPOR_OR_RLX_STRENGTH_0) \
_op_(ISP_OP_IHS_CTRL_0) \
_op_(ISP_OP_IHS_PI_0) \
_op_(ISP_OP_IHS_CROP_0) \
_op_(ISP_OP_IHS_SIZE_0) \
_op_(ISP_OP_IHS_BW_BIAS_0) \
_op_(ISP_OP_FX_POL_CTRL_0) \
_op_(ISP_OP_FX_POL_RV_0) \
_op_(ISP_OP_FX_POL_GY_0) \
_op_(ISP_OP_FX_POL_BU_0) \
_op_(ISP_OP_FX_EMB_CTRL_0) \
_op_(ISP_OP_FX_EMB_BG_LEVEL_0) \
_op_(ISP_OP_FX_EMB_MIN_LEVEL_0) \
_op_(ISP_OP_FX_EMB_MAX_LEVEL_0) \
_op_(ISP_LAC0_CTRL_0) \
_op_(ISP_LAC0_R2Y_0) \
_op_(ISP_LAC0_G2Y_0) \
_op_(ISP_LAC0_B2Y_0) \
_op_(ISP_LAC0_TL_LIMITS_0) \
_op_(ISP_LAC0_TR_LIMITS_0) \
_op_(ISP_LAC0_BL_LIMITS_0) \
_op_(ISP_LAC0_BR_LIMITS_0) \
_op_(ISP_LAC0_H_GRID_0) \
_op_(ISP_LAC0_H_SIZE_0) \
_op_(ISP_LAC0_V_GRID_0) \
_op_(ISP_LAC0_V_SIZE_0) \
_op_(ISP_LAC1_CTRL_0) \
_op_(ISP_LAC1_R2Y_0) \
_op_(ISP_LAC1_G2Y_0) \
_op_(ISP_LAC1_B2Y_0) \
_op_(ISP_LAC1_TL_LIMITS_0) \
_op_(ISP_LAC1_TR_LIMITS_0) \
_op_(ISP_LAC1_BL_LIMITS_0) \
_op_(ISP_LAC1_BR_LIMITS_0) \
_op_(ISP_LAC1_H_GRID_0) \
_op_(ISP_LAC1_H_SIZE_0) \
_op_(ISP_LAC1_V_GRID_0) \
_op_(ISP_LAC1_V_SIZE_0) \
_op_(ISP_OP_DS_CTRL_0) \
_op_(ISP_OP_DS_H_SF_0) \
_op_(ISP_OP_DS_H_PI_0) \
_op_(ISP_OP_DS_V_PI_0) \
_op_(ISP_OP_DS_OFFSET_0) \
_op_(ISP_OP_DS_SIZE_0) \
_op_(ISP_OP_DS_BW_BIAS_0) \
_op_(ISP_GPP0_AT_CTRL_0) \
_op_(ISP_GPP0_AT_RVBIAS_0) \
_op_(ISP_GPP0_AT_GYBIAS_0) \
_op_(ISP_GPP0_AT_BUBIAS_0) \
_op_(ISP_GPP0_AT_BRBIAS_0) \
_op_(ISP_GPP0_AT_RVCOEFFA_0) \
_op_(ISP_GPP0_AT_RVCOEFFB_0) \
_op_(ISP_GPP0_AT_GYCOEFFA_0) \
_op_(ISP_GPP0_AT_GYCOEFFB_0) \
_op_(ISP_GPP0_AT_BUCOEFFA_0) \
_op_(ISP_GPP0_AT_BUCOEFFB_0) \
_op_(ISP_GPP0_AT_BRCOEFF_0) \
_op_(ISP_GPP0_AT_RVOCLIP_0) \
_op_(ISP_GPP0_AT_GYOCLIP_0) \
_op_(ISP_GPP0_AT_BUOCLIP_0) \
_op_(ISP_GPP0_AT_BROCLIP_0) \
_op_(ISP_GPP0_TF_CTRL_0) \
_op_(ISP_GPP0_TF_RV_ADDR_0) \
_op_(ISP_GPP0_TF_RV_DATA_0) \
_op_(ISP_GPP0_TF_GY_ADDR_0) \
_op_(ISP_GPP0_TF_GY_DATA_0) \
_op_(ISP_GPP0_TF_BU_ADDR_0) \
_op_(ISP_GPP0_TF_BU_DATA_0) \
_op_(ISP_GPP0_TF_BR_ADDR_0) \
_op_(ISP_GPP0_TF_BR_DATA_0) \
_op_(ISP_HIST0_CTRL_0) \
_op_(ISP_HIST0_WIN_START_0) \
_op_(ISP_HIST0_WIN_SIZE_0) \
_op_(ISP_HIST1_CTRL_0) \
_op_(ISP_HIST1_WIN_START_0) \
_op_(ISP_HIST1_WIN_SIZE_0) \
_op_(ISP_AT0_CTRL_0) \
_op_(ISP_AT0_RVBIAS_0) \
_op_(ISP_AT0_GYBIAS_0) \
_op_(ISP_AT0_BUBIAS_0) \
_op_(ISP_AT0_BRBIAS_0) \
_op_(ISP_AT0_RVCOEFFA_0) \
_op_(ISP_AT0_RVCOEFFB_0) \
_op_(ISP_AT0_GYCOEFFA_0) \
_op_(ISP_AT0_GYCOEFFB_0) \
_op_(ISP_AT0_BUCOEFFA_0) \
_op_(ISP_AT0_BUCOEFFB_0) \
_op_(ISP_AT0_BRCOEFF_0) \
_op_(ISP_AT0_RVOCLIP_0) \
_op_(ISP_AT0_GYOCLIP_0) \
_op_(ISP_AT0_BUOCLIP_0) \
_op_(ISP_AT0_BROCLIP_0) \
_op_(ISP_AT1_CTRL_0) \
_op_(ISP_AT1_RVBIAS_0) \
_op_(ISP_AT1_GYBIAS_0) \
_op_(ISP_AT1_BUBIAS_0) \
_op_(ISP_AT1_BRBIAS_0) \
_op_(ISP_AT1_RVCOEFFA_0) \
_op_(ISP_AT1_RVCOEFFB_0) \
_op_(ISP_AT1_GYCOEFFA_0) \
_op_(ISP_AT1_GYCOEFFB_0) \
_op_(ISP_AT1_BUCOEFFA_0) \
_op_(ISP_AT1_BUCOEFFB_0) \
_op_(ISP_AT1_BRCOEFF_0) \
_op_(ISP_AT1_RVOCLIP_0) \
_op_(ISP_AT1_GYOCLIP_0) \
_op_(ISP_AT1_BUOCLIP_0) \
_op_(ISP_AT1_BROCLIP_0) \
_op_(ISP_OP_AP_CAR_CTRL_0) \
_op_(ISP_OP_AP_CAR_GAIN_0) \
_op_(ISP_OP_AP_CAR_C_OFFSET_0) \
_op_(ISP_OP_AP_CAR_C_COEFFS_0) \
_op_(ISP_OP_AP_EE_CTRL_0) \
_op_(ISP_OP_AP_DM_CTRL_0) \
_op_(ISP_OP_AP_DM_SCALES_0) \
_op_(ISP_OP_AP_DM_TL_OFFSET_0) \
_op_(ISP_OP_AP_DM_TL_COEFFS_0) \
_op_(ISP_OP_AP_DM_TR_OFFSET_0) \
_op_(ISP_OP_AP_DM_TR_COEFFS_0) \
_op_(ISP_OP_AP_DM_BL_OFFSET_0) \
_op_(ISP_OP_AP_DM_BL_COEFFS_0) \
_op_(ISP_OP_AP_DM_BR_OFFSET_0) \
_op_(ISP_OP_AP_DM_BR_COEFFS_0) \
_op_(ISP_OP_AP_YC_TOP2Y_0) \
_op_(ISP_OP_AP_YC_BOT2Y_0) \
_op_(ISP_OP_AP_YC_TOP2U_0) \
_op_(ISP_OP_AP_YC_BOT2U_0) \
_op_(ISP_OP_AP_YC_TOP2V_0) \
_op_(ISP_OP_AP_YC_BOT2V_0) \
_op_(ISP_OP_AP_YS_CTRL_0) \
_op_(ISP_OP_AP_YS_C_OFFSET_0) \
_op_(ISP_OP_AP_YS_C_COEFFS_0) \
_op_(ISP_OP_AP_APO_CTRL_0) \
_op_(ISP_OP_AP_AP_CTRL_0) \
_op_(ISP_OP_AP_FM_CTRL_0) \
_op_(ISP_OP_AP_FM_TL_COEFFSA_0) \
_op_(ISP_OP_AP_FM_TL_COEFFSB_0) \
_op_(ISP_OP_AP_FM_TL_COEFFSC_0) \
_op_(ISP_OP_AP_FM_TR_COEFFSA_0) \
_op_(ISP_OP_AP_FM_TR_COEFFSB_0) \
_op_(ISP_OP_AP_FM_TR_COEFFSC_0) \
_op_(ISP_OP_AP_FM_BL_COEFFSA_0) \
_op_(ISP_OP_AP_FM_BL_COEFFSB_0) \
_op_(ISP_OP_AP_FM_BL_COEFFSC_0) \
_op_(ISP_OP_AP_FM_BR_COEFFSA_0) \
_op_(ISP_OP_AP_FM_BR_COEFFSB_0) \
_op_(ISP_OP_AP_FM_BR_COEFFSC_0) \
_op_(ISP_OP_AP_FM_LIMITS_0) \
_op_(ISP_OP_AP_FM_H_GRID_0) \
_op_(ISP_OP_AP_FM_H_SIZE_0) \
_op_(ISP_OP_AP_FM_V_GRID_0) \
_op_(ISP_OP_AP_FM_V_SIZE_0) \
_op_(ISP_OP_FB_CTRL_0) \
_op_(ISP_OP_FB_POSITION_0) \
_op_(ISP_OP_FB_SIZE_0) \
_op_(ISP_OP_LS_CTRL_0) \
_op_(ISP_OP_LS_LEFT_DELTA_U_0) \
_op_(ISP_OP_LS_CENTER_DELTA_U_0) \
_op_(ISP_OP_LS_RIGHT_DELTA_U_0) \
_op_(ISP_OP_LS_TOP_DELTA_V_0) \
_op_(ISP_OP_LS_MID_DELTA_V_0) \
_op_(ISP_OP_LS_BOT_DELTA_V_0) \
_op_(ISP_OP_LS_WIDTHS_0) \
_op_(ISP_OP_LS_HEIGHTS_0) \
_op_(ISP_OP_LS_CTRL_PT_BUFFER_0) \
_op_(ISP_OP_LS_CTRL_PT_OFFSET_0) \
_op_(ISP_OP_LS_CTRL_PT_DATA_0) \
_op_(ISP_OP_LS_CROP_H_OFFSET_0) \
_op_(ISP_OP_LS_CROP_V_OFFSET_0) \
_op_(ISP_OP_NRLPF_CTRL_0) \
_op_(ISP_OP_NRLPF_CTRL2_0) \
_op_(ISP_OP_NRLPF_BACKOFF_0) \
_op_(ISP_OP_NRLPF_BACKOFF) \
_op_(ISP_OP_NRLPF_BACKOFF_1) \
_op_(ISP_OP_NRLPF_BACKOFF_2) \
_op_(ISP_OP_NRLPF_BACKOFF_3) \
_op_(ISP_SM_ACTIVE_WINDOW_H_MW_0) \
_op_(ISP_SM_ACTIVE_WINDOW_V_MW_0) \
_op_(ISP_SM_IMAGE_DEF_MW_0) \
_op_(ISP_SM_Y_CTRL_MW_0) \
_op_(ISP_SM_SURFACE_OFFSET0_MW_0) \
_op_(ISP_SM_SURFACE_STRIDE0_MW_0) \
_op_(ISP_SM_SURFACE_OFFSET1_MW_0) \
_op_(ISP_SM_SURFACE_STRIDE1_MW_0) \
_op_(ISP_SM_SURFACE_OFFSET2_MW_0) \
_op_(ISP_SM_SURFACE_STRIDE2_MW_0) \
_op_(ISP_SM_CTRL_MR_0) \
_op_(ISP_SM_IMAGE_SIZE_MR_0) \
_op_(ISP_SM_STRIP_DEF_MR_0) \
_op_(ISP_SM_IMAGE_DEF_MR_0) \
_op_(ISP_SM_SURFACE_OFFSET0_MR_0) \
_op_(ISP_SM_SURFACE_STRIDE0_MR_0) \
_op_(ISP_SM_SURFACE_OFFSET1_MR_0) \
_op_(ISP_SM_SURFACE_STRIDE1_MR_0) \
_op_(ISP_SM_SURFACE_OFFSET2_MR_0) \
_op_(ISP_SM_SURFACE_STRIDE2_MR_0) \
_op_(ISP_AT_CTRL_0) \
_op_(ISP_AT_RVBIAS_0) \
_op_(ISP_AT_GYBIAS_0) \
_op_(ISP_AT_BUBIAS_0) \
_op_(ISP_AT_BRBIAS_0) \
_op_(ISP_AT_RVCOEFFA_0) \
_op_(ISP_AT_RVCOEFFB_0) \
_op_(ISP_AT_GYCOEFFA_0) \
_op_(ISP_AT_GYCOEFFB_0) \
_op_(ISP_AT_BUCOEFFA_0) \
_op_(ISP_AT_BUCOEFFB_0) \
_op_(ISP_AT_BRCOEFF_0) \
_op_(ISP_AT_RVOCLIP_0) \
_op_(ISP_AT_GYOCLIP_0) \
_op_(ISP_AT_BUOCLIP_0) \
_op_(ISP_AT_BROCLIP_0) \
_op_(ISP_TF_CTRL_0) \
_op_(ISP_TF_RV_ADDR_0) \
_op_(ISP_TF_RV_DATA_0) \
_op_(ISP_TF_GY_ADDR_0) \
_op_(ISP_TF_GY_DATA_0) \
_op_(ISP_TF_BU_ADDR_0) \
_op_(ISP_TF_BU_DATA_0) \
_op_(ISP_TF_BR_ADDR_0) \
_op_(ISP_TF_BR_DATA_0) \
_op_(ISP_HIST_CTRL_0) \
_op_(ISP_HIST_WIN_START_0) \
_op_(ISP_HIST_WIN_SIZE_0) \
_op_(ISP_LAC_CTRL_0) \
_op_(ISP_LAC_R2Y_0) \
_op_(ISP_LAC_G2Y_0) \
_op_(ISP_LAC_B2Y_0) \
_op_(ISP_LAC_TL_LIMITS_0) \
_op_(ISP_LAC_TR_LIMITS_0) \
_op_(ISP_LAC_BL_LIMITS_0) \
_op_(ISP_LAC_BR_LIMITS_0) \
_op_(ISP_LAC_H_GRID_0) \
_op_(ISP_LAC_H_SIZE_0) \
_op_(ISP_LAC_V_GRID_0) \
_op_(ISP_LAC_V_SIZE_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_ISP        0x00000000
#define BASE_ADDRESS_ISP_SF     0x00000100
#define BASE_ADDRESS_ISP_OP_SAPOR       0x00000200
#define BASE_ADDRESS_ISP_OP_IHS 0x00000280
#define BASE_ADDRESS_ISP_OP_FX  0x00000300
#define BASE_ADDRESS_ISP_LAC0   0x00000400
#define BASE_ADDRESS_ISP_LAC1   0x00000480
#define BASE_ADDRESS_ISP_OP_DS  0x00000500
#define BASE_ADDRESS_ISP_GPP0_AT        0x00000600
#define BASE_ADDRESS_ISP_GPP0_TF        0x00000650
#define BASE_ADDRESS_ISP_HIST0  0x00000800
#define BASE_ADDRESS_ISP_HIST1  0x00000820
#define BASE_ADDRESS_ISP_AT0    0x00000700
#define BASE_ADDRESS_ISP_AT1    0x00000750
#define BASE_ADDRESS_ISP_OP_AP  0x00000900
#define BASE_ADDRESS_ISP_OP_FB  0x00000c00
#define BASE_ADDRESS_ISP_OP_LS  0x00000d00
#define BASE_ADDRESS_ISP_OP_NRLPF       0x00000d20
#define BASE_ADDRESS_ISP_SM     0x00000e00
#define BASE_ADDRESS_ISP_AT     0x00000f00
#define BASE_ADDRESS_ISP_TF     0x00000f50
#define BASE_ADDRESS_ISP_HIST   0x00000800
#define BASE_ADDRESS_ISP_LAC    0x00000400

//
// ARISP2 REGISTER BANKS
//

#define ISP0_FIRST_REG 0x0000 // ISP_INCR_SYNCPT_0
#define ISP0_LAST_REG 0x0002 // ISP_INCR_SYNCPT_ERROR_0
#define ISP1_FIRST_REG 0x0008 // ISP_CTXSW_0
#define ISP1_LAST_REG 0x0008 // ISP_CTXSW_0
#define ISP2_FIRST_REG 0x000c // ISP_HOSTIF_COMMAND_0
#define ISP2_LAST_REG 0x000d // ISP_HOSTIF_BNDL_CTRL_0
#define ISP3_FIRST_REG 0x0010 // ISP_HOSTIF_RD_COUNT_0
#define ISP3_LAST_REG 0x0011 // ISP_HOSTIF_RD_RTN_DATA_0
#define ISP4_FIRST_REG 0x0014 // ISP_HOSTIF_FRAMEID_0
#define ISP4_LAST_REG 0x0015 // ISP_SF_STATS_CONFIG_0
#define ISP5_FIRST_REG 0x0018 // ISP_XA_SRC_0_0
#define ISP5_LAST_REG 0x001e // ISP_SM_CFG_MR_0
#define ISP6_FIRST_REG 0x0024 // ISP_CRC_VALUE_0_0
#define ISP6_LAST_REG 0x002b // ISP_CRC_COUNT_3_0
#define ISP7_FIRST_REG 0x0034 // ISP_CFG_GPP0_0
#define ISP7_LAST_REG 0x0034 // ISP_CFG_GPP0_0
#define ISP8_FIRST_REG 0x0039 // ISP_CAPABILITIES_0
#define ISP8_LAST_REG 0x0039 // ISP_CAPABILITIES_0
#define ISP9_FIRST_REG 0x003c // ISP_STATUS_0
#define ISP9_LAST_REG 0x003c // ISP_STATUS_0
#define ISP10_FIRST_REG 0x003f // ISP_WARNINGS_0
#define ISP10_LAST_REG 0x0040 // ISP_INTERRUPT_MASK_0
#define ISP11_FIRST_REG 0x004b // ISP_ISP2_MCCIF_FIFOCTRL_0
#define ISP11_LAST_REG 0x0050 // ISP_MCCIF_ISPWA_HYST_0
#define ISP12_FIRST_REG 0x0052 // ISP_LA_SCALE_0
#define ISP12_LAST_REG 0x0052 // ISP_LA_SCALE_0
#define ISP_SF0_FIRST_REG 0x0100 // ISP_SF_STATS_BASE_ADDR_0
#define ISP_SF0_LAST_REG 0x0101 // ISP_SF_PIX_BUF_ADDR_0
#define ISP_OP_SAPOR0_FIRST_REG 0x0200 // ISP_OP_SAPOR_OR_ENABLE_0
#define ISP_OP_SAPOR0_LAST_REG 0x0208 // ISP_OP_SAPOR_OR_RLX_STRENGTH_0
#define ISP_OP_IHS0_FIRST_REG 0x0280 // ISP_OP_IHS_CTRL_0
#define ISP_OP_IHS0_LAST_REG 0x0284 // ISP_OP_IHS_BW_BIAS_0
#define ISP_OP_FX0_FIRST_REG 0x0300 // ISP_OP_FX_POL_CTRL_0
#define ISP_OP_FX0_LAST_REG 0x0307 // ISP_OP_FX_EMB_MAX_LEVEL_0
#define ISP_LAC00_FIRST_REG 0x0400 // ISP_LAC0_CTRL_0
#define ISP_LAC00_LAST_REG 0x040b // ISP_LAC0_V_SIZE_0
#define ISP_LAC10_FIRST_REG 0x0480 // ISP_LAC1_CTRL_0
#define ISP_LAC10_LAST_REG 0x048b // ISP_LAC1_V_SIZE_0
#define ISP_OP_DS0_FIRST_REG 0x0500 // ISP_OP_DS_CTRL_0
#define ISP_OP_DS0_LAST_REG 0x0506 // ISP_OP_DS_BW_BIAS_0
#define ISP_GPP0_AT0_FIRST_REG 0x0600 // ISP_GPP0_AT_CTRL_0
#define ISP_GPP0_AT0_LAST_REG 0x060f // ISP_GPP0_AT_BROCLIP_0
#define ISP_GPP0_TF0_FIRST_REG 0x0650 // ISP_GPP0_TF_CTRL_0
#define ISP_GPP0_TF0_LAST_REG 0x0658 // ISP_GPP0_TF_BR_DATA_0
#define ISP_HIST00_FIRST_REG 0x0800 // ISP_HIST0_CTRL_0
#define ISP_HIST00_LAST_REG 0x0800 // ISP_HIST0_CTRL_0
#define ISP_HIST01_FIRST_REG 0x0804 // ISP_HIST0_WIN_START_0
#define ISP_HIST01_LAST_REG 0x0804 // ISP_HIST0_WIN_START_0
#define ISP_HIST02_FIRST_REG 0x0808 // ISP_HIST0_WIN_SIZE_0
#define ISP_HIST02_LAST_REG 0x0808 // ISP_HIST0_WIN_SIZE_0
#define ISP_HIST10_FIRST_REG 0x0820 // ISP_HIST1_CTRL_0
#define ISP_HIST10_LAST_REG 0x0820 // ISP_HIST1_CTRL_0
#define ISP_HIST11_FIRST_REG 0x0824 // ISP_HIST1_WIN_START_0
#define ISP_HIST11_LAST_REG 0x0824 // ISP_HIST1_WIN_START_0
#define ISP_HIST12_FIRST_REG 0x0828 // ISP_HIST1_WIN_SIZE_0
#define ISP_HIST12_LAST_REG 0x0828 // ISP_HIST1_WIN_SIZE_0
#define ISP_AT00_FIRST_REG 0x0700 // ISP_AT0_CTRL_0
#define ISP_AT00_LAST_REG 0x070f // ISP_AT0_BROCLIP_0
#define ISP_AT10_FIRST_REG 0x0750 // ISP_AT1_CTRL_0
#define ISP_AT10_LAST_REG 0x075f // ISP_AT1_BROCLIP_0
#define ISP_OP_AP0_FIRST_REG 0x0900 // ISP_OP_AP_CAR_CTRL_0
#define ISP_OP_AP0_LAST_REG 0x092b // ISP_OP_AP_FM_V_SIZE_0
#define ISP_OP_FB0_FIRST_REG 0x0c00 // ISP_OP_FB_CTRL_0
#define ISP_OP_FB0_LAST_REG 0x0c02 // ISP_OP_FB_SIZE_0
#define ISP_OP_LS0_FIRST_REG 0x0d00 // ISP_OP_LS_CTRL_0
#define ISP_OP_LS0_LAST_REG 0x0d0d // ISP_OP_LS_CROP_V_OFFSET_0
#define ISP_OP_NRLPF0_FIRST_REG 0x0d20 // ISP_OP_NRLPF_CTRL_0
#define ISP_OP_NRLPF0_LAST_REG 0x0d25 // ISP_OP_NRLPF_BACKOFF_3
#define ISP_SM0_FIRST_REG 0x0e00 // ISP_SM_ACTIVE_WINDOW_H_MW_0
#define ISP_SM0_LAST_REG 0x0e00 // ISP_SM_ACTIVE_WINDOW_H_MW_0
#define ISP_SM1_FIRST_REG 0x0e04 // ISP_SM_ACTIVE_WINDOW_V_MW_0
#define ISP_SM1_LAST_REG 0x0e04 // ISP_SM_ACTIVE_WINDOW_V_MW_0
#define ISP_SM2_FIRST_REG 0x0e08 // ISP_SM_IMAGE_DEF_MW_0
#define ISP_SM2_LAST_REG 0x0e08 // ISP_SM_IMAGE_DEF_MW_0
#define ISP_SM3_FIRST_REG 0x0e0c // ISP_SM_Y_CTRL_MW_0
#define ISP_SM3_LAST_REG 0x0e0c // ISP_SM_Y_CTRL_MW_0
#define ISP_SM4_FIRST_REG 0x0e10 // ISP_SM_SURFACE_OFFSET0_MW_0
#define ISP_SM4_LAST_REG 0x0e10 // ISP_SM_SURFACE_OFFSET0_MW_0
#define ISP_SM5_FIRST_REG 0x0e14 // ISP_SM_SURFACE_STRIDE0_MW_0
#define ISP_SM5_LAST_REG 0x0e14 // ISP_SM_SURFACE_STRIDE0_MW_0
#define ISP_SM6_FIRST_REG 0x0e18 // ISP_SM_SURFACE_OFFSET1_MW_0
#define ISP_SM6_LAST_REG 0x0e18 // ISP_SM_SURFACE_OFFSET1_MW_0
#define ISP_SM7_FIRST_REG 0x0e1c // ISP_SM_SURFACE_STRIDE1_MW_0
#define ISP_SM7_LAST_REG 0x0e1c // ISP_SM_SURFACE_STRIDE1_MW_0
#define ISP_SM8_FIRST_REG 0x0e20 // ISP_SM_SURFACE_OFFSET2_MW_0
#define ISP_SM8_LAST_REG 0x0e20 // ISP_SM_SURFACE_OFFSET2_MW_0
#define ISP_SM9_FIRST_REG 0x0e24 // ISP_SM_SURFACE_STRIDE2_MW_0
#define ISP_SM9_LAST_REG 0x0e24 // ISP_SM_SURFACE_STRIDE2_MW_0
#define ISP_SM10_FIRST_REG 0x0e30 // ISP_SM_CTRL_MR_0
#define ISP_SM10_LAST_REG 0x0e30 // ISP_SM_CTRL_MR_0
#define ISP_SM11_FIRST_REG 0x0e34 // ISP_SM_IMAGE_SIZE_MR_0
#define ISP_SM11_LAST_REG 0x0e34 // ISP_SM_IMAGE_SIZE_MR_0
#define ISP_SM12_FIRST_REG 0x0e38 // ISP_SM_STRIP_DEF_MR_0
#define ISP_SM12_LAST_REG 0x0e38 // ISP_SM_STRIP_DEF_MR_0
#define ISP_SM13_FIRST_REG 0x0e3c // ISP_SM_IMAGE_DEF_MR_0
#define ISP_SM13_LAST_REG 0x0e3c // ISP_SM_IMAGE_DEF_MR_0
#define ISP_SM14_FIRST_REG 0x0e40 // ISP_SM_SURFACE_OFFSET0_MR_0
#define ISP_SM14_LAST_REG 0x0e40 // ISP_SM_SURFACE_OFFSET0_MR_0
#define ISP_SM15_FIRST_REG 0x0e44 // ISP_SM_SURFACE_STRIDE0_MR_0
#define ISP_SM15_LAST_REG 0x0e44 // ISP_SM_SURFACE_STRIDE0_MR_0
#define ISP_SM16_FIRST_REG 0x0e48 // ISP_SM_SURFACE_OFFSET1_MR_0
#define ISP_SM16_LAST_REG 0x0e48 // ISP_SM_SURFACE_OFFSET1_MR_0
#define ISP_SM17_FIRST_REG 0x0e4c // ISP_SM_SURFACE_STRIDE1_MR_0
#define ISP_SM17_LAST_REG 0x0e4c // ISP_SM_SURFACE_STRIDE1_MR_0
#define ISP_SM18_FIRST_REG 0x0e50 // ISP_SM_SURFACE_OFFSET2_MR_0
#define ISP_SM18_LAST_REG 0x0e50 // ISP_SM_SURFACE_OFFSET2_MR_0
#define ISP_SM19_FIRST_REG 0x0e54 // ISP_SM_SURFACE_STRIDE2_MR_0
#define ISP_SM19_LAST_REG 0x0e54 // ISP_SM_SURFACE_STRIDE2_MR_0
#define ISP_AT0_FIRST_REG 0x0f00 // ISP_AT_CTRL_0
#define ISP_AT0_LAST_REG 0x0f0f // ISP_AT_BROCLIP_0
#define ISP_TF0_FIRST_REG 0x0f50 // ISP_TF_CTRL_0
#define ISP_TF0_LAST_REG 0x0f58 // ISP_TF_BR_DATA_0
#define ISP_HIST0_FIRST_REG 0x0800 // ISP_HIST_CTRL_0
#define ISP_HIST0_LAST_REG 0x0800 // ISP_HIST_CTRL_0
#define ISP_HIST1_FIRST_REG 0x0804 // ISP_HIST_WIN_START_0
#define ISP_HIST1_LAST_REG 0x0804 // ISP_HIST_WIN_START_0
#define ISP_HIST2_FIRST_REG 0x0808 // ISP_HIST_WIN_SIZE_0
#define ISP_HIST2_LAST_REG 0x0808 // ISP_HIST_WIN_SIZE_0
#define ISP_LAC0_FIRST_REG 0x0400 // ISP_LAC_CTRL_0
#define ISP_LAC0_LAST_REG 0x040b // ISP_LAC_V_SIZE_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARISP2_H_INC_
