@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
   Build using "A:/Vivado/Vivado_HLS/2014.2/msys/bin/g++.exe"
   Compiling apatb_doHistStretch.cpp
   Compiling core.cpp_pre.cpp.tb.cpp
   Compiling test_core.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
@I [SIM-302] Generating test vectors ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-323] Starting verilog simulation. 
@I [SIM-15] Starting XSIM ...
@I [SIM-316] Starting C post checking ...
Load Image A:\FYP\HLSTutorials\test.jpg
Image Rows:320 Cols:240

A:\FYP\HLSTutorials\hist_stretch\solution1\sim\verilog>call xelab xil_defaultlib.apatb_doHistStretch_top -prj doHistStretch.prj --lib "ieee_proposed=./ieee_proposed" -s doHistStretch  
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: a:/Vivado/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_doHistStretch_top -prj doHistStretch.prj --lib ieee_proposed=./ieee_proposed -s doHistStretch 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "AESL_axi_slave_CRTL_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CRTL_BUS
INFO: [VRFC 10-165] Analyzing Verilog file "AESL_axi_s_inStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_inStream
INFO: [VRFC 10-165] Analyzing Verilog file "AESL_axi_s_outStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_outStream
INFO: [VRFC 10-165] Analyzing Verilog file "doHistStretch.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_doHistStretch_top
INFO: [VRFC 10-165] Analyzing Verilog file "doHistStretch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module doHistStretch
INFO: [VRFC 10-165] Analyzing Verilog file "doHistStretch_CRTL_BUS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module doHistStretch_CRTL_BUS_s_axi
INFO: [VRFC 10-165] Analyzing Verilog file "doHistStretch_fdiv_32ns_32ns_32_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module doHistStretch_fdiv_32ns_32ns_32_16
INFO: [VRFC 10-165] Analyzing Verilog file "doHistStretch_fmul_32ns_32ns_32_4_max_dsp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module doHistStretch_fmul_32ns_32ns_32_4_max_dsp
INFO: [VRFC 10-165] Analyzing Verilog file "doHistStretch_sitofp_32s_32_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module doHistStretch_sitofp_32s_32_6
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/floating_point_v7_0_viv_comp.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/floating_point_v7_0_comp.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/floating_point_v7_0_consts.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/floating_point_v7_0_exp_table_pkg.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/xbip_utils_v3_0/xbip_utils_v3_0_pkg.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/axi_utils_v2_0/axi_utils_v2_0_pkg.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/mult_gen_v12_0/mult_gen_v12_0_pkg.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/floating_point_v7_0_table_pkg.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/vt2mUtils.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/vt2mComps.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/vt2mArch.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/vm2Utils.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/vm2Comps.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/vm2Arch.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/vmsMultCore.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/dsp48MultALine.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/dsp48Mult.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/xMult.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_utils.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/xbip_pipe_v3_0/xbip_pipe_v3_0_viv_comp.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/delay.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/mux_bus2.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/twos_comp.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/carry_chain.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/mux4.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/compare_gt.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/compare_eq_im.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/compare_ne_im.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/compare_eq.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/compare.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/special_detect.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/norm_zero_det.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/zero_det_sel.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/shift_msb_first.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_dec_op.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_dec_op_lat.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/lead_zero_encode.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/lead_zero_encode_shift.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/dsp48e1_wrapper.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/dsp48e2_wrapper.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/addsub_logic.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/addsub_dsp.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/addsub.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_round_bit.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/renorm_and_round_logic.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/norm_and_round_dsp48e1_sgl.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/norm_and_round_logic.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/alignment.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/normalize.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/align_add_dsp48e1_sgl.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/align_add.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/mult_gen_v12_0/three_input_adder.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/mult_gen_v12_0/delay_line.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/mult_gen_v12_0/multMxN_lut6.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/mult_gen_v12_0/op_resize.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/mult_gen_v12_0/luts.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/mult_gen_v12_0/dsp_pkg.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/mult_gen_v12_0/dsp.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/mult_gen_v12_0/hybrid.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/mult_gen_v12_0/ccm_sp_block_mem.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/mult_gen_v12_0/ccm_dist_mem.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/mult_gen_v12_0/ccm_dp_block_mem.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/mult_gen_v12_0/ccm_syncmem.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/mult_gen_v12_0/ccm_scaled_adder.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/mult_gen_v12_0/ccm_operation.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/mult_gen_v12_0/ccm.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/mult_gen_v12_0/mult_gen_v12_0_viv.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/multadd.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/compare_ge.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/fix_to_flt_conv_exp.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/fix_to_flt_conv.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_to_fix_conv.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_to_flt_conv_exp.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_to_flt_conv.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_cmp.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_sqrt_mant_addsub.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_sqrt_mant.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_sqrt_exp.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_sqrt.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_div_mant_addsub.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_div_mant.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_div_exp.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_div.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/fix_mult_dsp48e1_lat_dbl.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/fix_mult_dsp48e1_sgl.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/fix_mult_dsp48e1_dbl.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/fix_mult_dsp48e2_dbl.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/fix_mult_qq.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/fix_mult_xx.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/fix_mult.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/xbip_dsp48_addsub_v3_0/xbip_dsp48_addsub_v3_0_pkg.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/xbip_dsp48_addsub_v3_0/xbip_dsp48_addsub_v3_0_viv.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_round_dsp_opt_full.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_round_dsp_opt_part.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_mult_round.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_mult_exp.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_mult.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_add_exp.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_add_logic.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_add_dsp.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_add_lat_align_add.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_add_lat_norm.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_add_lat_exp.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_add_lat.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_add.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_recip_approx.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_recip_nr.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_recip_reduction_calc.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_recip_eval.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_recip_postprocess.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_recip_specialcase.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_recip_recomb.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_recipsqrt_sp_sqrt_r_rom.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_recipsqrt_dp_recsqrt_r_rom.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_recipsqrt_dp_m_calc.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_recip.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_log_addsub.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_log_addsub_taylor_fabric.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_log_addsub_taylor_combiner_fabric.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_log_single_one_detect.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_log_inproc.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_log_exp.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_log_L_block_pkg.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_log_L_memory.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_log_L_block.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_log_rr_mul_iter.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_log_rr_mul.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_log_rr.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_log_taylor.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_log_shift_msb_first.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_log_lead_zero_encode.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_log_normalize.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_log_norm.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_log_rnd.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_log_specialcase.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_log_recomb.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_log.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_exp_specialcase.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_exp_recomb.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_exp_ccm.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_exp_e2A.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_exp_dp_poly.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_exp_e2zmzm1.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_exp.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_fma_specialcase.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_fma_round_bit.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_fma_renorm_and_round_logic.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_fma_special_detect.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_fma_add_exp.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_fma_alignment.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_fma_addsub_dsp1.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_fma_addsub_dsp2.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_fma_addsub.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_fma_align_add.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_fma_norm_logic.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_fma_add_logic.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_fma_add.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_fma_mul.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_fma.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_accum_flt_to_fix.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_accum_bit_encode.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/flt_accum.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/axi_utils_v2_0/axi_slave_2to1.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/axi_utils_v2_0/axi_slave_3to1.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/axi_utils_v2_0/axi_slave_4to1.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/xbip_pipe_v3_0/xbip_pipe_v3_0_viv.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/axi_utils_v2_0/global_util_pkg.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/axi_utils_v2_0/axi_utils_comps.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/axi_utils_v2_0/glb_ifx_master.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/floating_point_v7_0_viv.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/floating_point_v7_0/floating_point_v7_0.vhd" into library floating_point_v7_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/xbip_utils_v3_0/xcc_utils_v3_0.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/axi_utils_v2_0/glb_srl_fifo.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/axi_utils_v2_0/glb_ifx_slave.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/xbip_pipe_v3_0/xbip_pipe_v3_0_comp.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/xbip_pipe_v3_0/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/xbip_dsp48_wrapper_v3_0/xbip_dsp48_wrapper_v3_0_pkg.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/xbip_dsp48_wrapper_v3_0/xbip_dsp48a_wrapper_v3_0.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/xbip_dsp48_wrapper_v3_0/xbip_dsp48a1_wrapper_v3_0.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/xbip_dsp48_wrapper_v3_0/xbip_dsp48e_wrapper_v3_0.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/xbip_dsp48_wrapper_v3_0/xbip_dsp48e1_wrapper_v3_0.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/xbip_dsp48_wrapper_v3_0/xbip_dsp48e2_wrapper_v3_0.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/xbip_dsp48_wrapper_v3_0/xbip_dsp48_wrapper_v3_0.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/xbip_dsp48_addsub_v3_0/xbip_dsp48_addsub_v3_0_viv_comp.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/xbip_dsp48_addsub_v3_0/xbip_dsp48_addsub_v3_0_comp.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/xbip_dsp48_addsub_v3_0/xbip_dsp48_addsub_rtl.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/xbip_dsp48_addsub_v3_0/xbip_dsp48_addsub_synth.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/xbip_dsp48_addsub_v3_0/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/xbip_bram18k_v3_0/xbip_bram18k_v3_0_pkg.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/xbip_bram18k_v3_0/xbip_bram18k_v3_0_viv_comp.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/xbip_bram18k_v3_0/xbip_bram18k_hdl_pkg.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/xbip_bram18k_v3_0/xbip_bram18k_synth.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/xbip_bram18k_v3_0/xbip_bram18k_rtl.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/xbip_bram18k_v3_0/xbip_bram18k_v3_0_viv.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/xbip_bram18k_v3_0/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/mult_gen_v12_0/mult_gen_v12_0_comp.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/mult_gen_v12_0/mult_gen_v12_0_viv_comp.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/mult_gen_v12_0/cc_compare.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/mult_gen_v12_0/mult18.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/mult_gen_v12_0/mult_gen_v12_0.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "ip/xil_defaultlib/doHistStretch_ap_fdiv_14_no_dsp.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "ip/xil_defaultlib/doHistStretch_ap_fmul_2_max_dsp.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "ip/xil_defaultlib/doHistStretch_ap_sitofp_4_no_dsp.vhd" into library xil_defaultlib
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [ip/mult_gen_v12_0/mult_gen_v12_0_pkg.vhd:2123]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/mult_gen_v12_0/mult_gen_v12_0_pkg.vhd:2108]
WARNING: [#UNDEF] Note: "in get_registers " [ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7779]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/floating_point_v7_0/floating_point_v7_0_viv.vhd:745]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7668]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7668]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7668]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7668]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0/xbip_pipe_v3_0_viv.vhd:259]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0/xbip_pipe_v3_0_viv.vhd:259]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0/xbip_pipe_v3_0_viv.vhd:259]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7668]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7668]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0/xbip_pipe_v3_0_viv.vhd:259]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0/xbip_pipe_v3_0_viv.vhd:259]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7668]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7668]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7668]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7668]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:8626]
WARNING: [VRFC 10-982] library name floating_point_v7_0 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/doHistStretch_ap_fmul_2_max_dsp.vhd:189]
WARNING: [#UNDEF] Note: "in get_registers " [ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7779]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/floating_point_v7_0/floating_point_v7_0_viv.vhd:745]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0/xbip_pipe_v3_0_viv.vhd:259]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0/xbip_pipe_v3_0_viv.vhd:259]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0/xbip_pipe_v3_0_viv.vhd:259]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0/xbip_pipe_v3_0_viv.vhd:259]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7668]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7668]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:8626]
WARNING: [VRFC 10-982] library name floating_point_v7_0 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/doHistStretch_ap_fdiv_14_no_dsp.vhd:189]
WARNING: [#UNDEF] Note: "in get_registers " [ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:7779]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/floating_point_v7_0/floating_point_v7_0_viv.vhd:745]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0/xbip_pipe_v3_0_viv.vhd:259]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0/xbip_pipe_v3_0_viv.vhd:259]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0/xbip_pipe_v3_0_viv.vhd:259]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/floating_point_v7_0/floating_point_v7_0_pkg.vhd:8626]
WARNING: [VRFC 10-982] library name floating_point_v7_0 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/doHistStretch_ap_sitofp_4_no_dsp.vhd:185]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_0.floating_point_v7_0_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package axi_utils_v2_0.axi_utils_v2_0_pkg
Compiling package floating_point_v7_0.floating_point_v7_0_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_0.floating_point_v7_0_exp_table_pk...
Compiling package mult_gen_v12_0.mult_gen_v12_0_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_0.floating_point_v7_0_pkg
Compiling package floating_point_v7_0.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0.xbip_pipe_v3_0_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_0.vt2mutils
Compiling package floating_point_v7_0.vt2mcomps
Compiling module xil_defaultlib.doHistStretch_CRTL_BUS_s_axi(C_A...
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(7,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(4,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(1,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(16,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(24,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(17,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(25,0,false,false)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(0,0,0,0,"NO_RESET","DIR...]
Compiling architecture rtl of entity floating_point_v7_0.dsp48e1_wrapper [\dsp48e1_wrapper(24,17,16,25,41,...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(48,0,false,false)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(0,0,0,0,"NO_RESET","CAS...]
Compiling architecture rtl of entity floating_point_v7_0.dsp48e1_wrapper [\dsp48e1_wrapper(24,7,48,25,31,f...]
Compiling architecture struct of entity floating_point_v7_0.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl((false,fal...]
Compiling architecture rtl of entity floating_point_v7_0.fix_mult [\fix_mult("zynq",flt_pt_fix_mult...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(8,0,false,true)\]
Compiling architecture struct of entity floating_point_v7_0.carry_chain [\carry_chain("zynq",8,0,0,false,...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(32,0,false,false)\]
Compiling architecture struct of entity floating_point_v7_0.carry_chain [\carry_chain("zynq",4,0,0,false,...]
Compiling architecture synth of entity floating_point_v7_0.compare_eq_im [\compare_eq_im("zynq",23,others ...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(1,0,false,true)\]
Compiling architecture rtl of entity floating_point_v7_0.special_detect [\special_detect("zynq",false,32,...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(1,1,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(2,1,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(1,1,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(4,1,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(8,1,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(3,0,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(4,0,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(14,0,false,false)\]
Compiling architecture rtl of entity floating_point_v7_0.flt_mult_exp [\flt_mult_exp("zynq",false,32,8,...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(30,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(18,0,false,false)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(0,0,0,0,"NO_RESET","DIR...]
Compiling architecture rtl of entity floating_point_v7_0.dsp48e1_wrapper [\dsp48e1_wrapper(30,18,48,25,48,...]
Compiling architecture struct of entity floating_point_v7_0.flt_round_dsp_opt_full [\flt_round_dsp_opt_full("zynq",(...]
Compiling architecture rtl of entity floating_point_v7_0.flt_mult_round [\flt_mult_round("zynq",(flt_pt_i...]
Compiling architecture synth of entity floating_point_v7_0.flt_dec_op_lat [\flt_dec_op_lat("zynq",32,24,tru...]
Compiling architecture rtl of entity floating_point_v7_0.flt_mult [\flt_mult("zynq",1,3,32,24,32,24...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(2,1,0,0,0,0,...]
Compiling architecture xilinx of entity floating_point_v7_0.floating_point_v7_0_viv [\floating_point_v7_0_viv("zynq",...]
Compiling architecture xilinx of entity floating_point_v7_0.floating_point_v7_0 [\floating_point_v7_0("zynq",0,0,...]
Compiling architecture dohiststretch_ap_fmul_2_max_dsp_arch of entity xil_defaultlib.doHistStretch_ap_fmul_2_max_dsp [dohiststretch_ap_fmul_2_max_dsp_...]
Compiling module xil_defaultlib.doHistStretch_fmul_32ns_32ns_32_...
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(23,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(25,0,false,true)\]
Compiling architecture struct of entity floating_point_v7_0.carry_chain [\carry_chain("zynq",25,0,0,false...]
Compiling architecture synth of entity floating_point_v7_0.flt_div_mant_addsub [\flt_div_mant_addsub("zynq",25,0...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(26,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(23,1,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(25,1,false,true)\]
Compiling architecture struct of entity floating_point_v7_0.carry_chain [\carry_chain("zynq",25,1,0,false...]
Compiling architecture synth of entity floating_point_v7_0.flt_div_mant_addsub [\flt_div_mant_addsub("zynq",25,1...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(26,1,false,false)\]
Compiling architecture virtex of entity floating_point_v7_0.flt_div_mant [\flt_div_mant("zynq",24,1,(false...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(10,1,false,true)\]
Compiling architecture rtl of entity floating_point_v7_0.special_detect [\special_detect("no_family",fals...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(13,1,0,0,0,0...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(1,13,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(12,1,0,0,0,0...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(8,12,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(12,1,0,0,0,0...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(1,12,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(12,1,0,0,0,0...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(3,12,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(12,1,0,0,0,0...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(4,12,false,true)\]
Compiling architecture rtl of entity floating_point_v7_0.flt_div_exp [\flt_div_exp("no_family",false,3...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(8,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(12,0,false,true)\]
Compiling architecture struct of entity floating_point_v7_0.carry_chain [\carry_chain("zynq",12,0,0,false...]
Compiling architecture struct of entity floating_point_v7_0.carry_chain [\carry_chain("zynq",8,0,0,false,...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(3,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(2,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(2,0,false,true)\]
Compiling architecture struct of entity floating_point_v7_0.carry_chain [\carry_chain("zynq",3,0,0,false,...]
Compiling architecture rtl of entity floating_point_v7_0.flt_round_bit [\flt_round_bit("zynq",false,fals...]
Compiling architecture rtl of entity floating_point_v7_0.renorm_and_round_logic [\renorm_and_round_logic("zynq",(...]
Compiling architecture synth of entity floating_point_v7_0.flt_dec_op_lat [\flt_dec_op_lat("zynq",32,24,tru...]
Compiling architecture virtex of entity floating_point_v7_0.flt_div [\flt_div("zynq",0,32,24,32,24,32...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(14,1,0,0,0,0...]
Compiling architecture xilinx of entity floating_point_v7_0.floating_point_v7_0_viv [\floating_point_v7_0_viv("zynq",...]
Compiling architecture xilinx of entity floating_point_v7_0.floating_point_v7_0 [\floating_point_v7_0("zynq",0,0,...]
Compiling architecture dohiststretch_ap_fdiv_14_no_dsp_arch of entity xil_defaultlib.doHistStretch_ap_fdiv_14_no_dsp [dohiststretch_ap_fdiv_14_no_dsp_...]
Compiling module xil_defaultlib.doHistStretch_fdiv_32ns_32ns_32_...
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(4,1,false,false)\]
Compiling architecture rtl of entity floating_point_v7_0.norm_zero_det [\norm_zero_det(7,32,8,0,true,(tr...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(31,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(32,1,false,false)\]
Compiling architecture struct of entity floating_point_v7_0.carry_chain [\carry_chain("zynq",32,1,0,false...]
Compiling architecture rtl of entity floating_point_v7_0.mux4 [\mux4("zynq",4,true,0)(1,4)\]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(2,1,false,false)\]
Compiling architecture rtl of entity floating_point_v7_0.mux4 [\mux4("zynq",1,true,1)(1,4)\]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE('0','0','0','0')\]
Compiling architecture fde_v of entity unisim.FDE [\FDE('0')\]
Compiling architecture struct of entity floating_point_v7_0.carry_chain [\carry_chain("zynq",8,0,1,true,t...]
Compiling architecture rtl of entity floating_point_v7_0.lead_zero_encode [\lead_zero_encode("zynq",false,8...]
Compiling architecture rtl of entity floating_point_v7_0.shift_msb_first [\shift_msb_first(32,26,8,false,t...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(0,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(12,0,false,false)\]
Compiling architecture struct of entity floating_point_v7_0.carry_chain [\carry_chain("zynq",12,0,0,false...]
Compiling architecture struct of entity floating_point_v7_0.carry_chain [\carry_chain("zynq",12,0,0,false...]
Compiling architecture rtl of entity floating_point_v7_0.renorm_and_round_logic [\renorm_and_round_logic("zynq",(...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(3,1,0,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_0.delay [\delay(1,3,false,false)\]
Compiling architecture synth of entity floating_point_v7_0.fix_to_flt_conv_exp [\fix_to_flt_conv_exp("zynq",32,0...]
Compiling architecture synth of entity floating_point_v7_0.flt_dec_op [\flt_dec_op("zynq",32,24,true,1,...]
Compiling architecture struct of entity floating_point_v7_0.fix_to_flt_conv [\fix_to_flt_conv("zynq",32,0,32,...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(4,1,0,0,0,0,...]
Compiling architecture xilinx of entity floating_point_v7_0.floating_point_v7_0_viv [\floating_point_v7_0_viv("zynq",...]
Compiling architecture xilinx of entity floating_point_v7_0.floating_point_v7_0 [\floating_point_v7_0("zynq",0,0,...]
Compiling architecture dohiststretch_ap_sitofp_4_no_dsp_arch of entity xil_defaultlib.doHistStretch_ap_sitofp_4_no_dsp [dohiststretch_ap_sitofp_4_no_dsp...]
Compiling module xil_defaultlib.doHistStretch_sitofp_32s_32_6
Compiling module xil_defaultlib.doHistStretch_default
Compiling module xil_defaultlib.AESL_axi_s_inStream
Compiling module xil_defaultlib.AESL_axi_s_outStream
Compiling module xil_defaultlib.AESL_axi_slave_CRTL_BUS
Compiling module xil_defaultlib.apatb_doHistStretch_top
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot doHistStretch

****** xsim v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:30:22 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source xsim.dir/doHistStretch/xsim_script.tcl
# xsim {doHistStretch} -maxdeltaid 10000 -tclbatch {doHistStretch.tcl} -noieeewarnings
Vivado Simulator 2014.2
Time resolution is 1 ps
source doHistStretch.tcl
## run all
Note: ****** INFORMATION ONLY ******
C_A_WIDTH =               32
C_A_FRACTION_WIDTH =      0
C_RESULT_WIDTH =          32
C_RESULT_FRACTION_WIDTH = 24
Latency of core =         4
Maximum latency of core = 6
AXI interface latency =   0
Output delay latency =    0
Internal latency of core excluding handling AXI flow control = 4
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: ****** INFORMATION ONLY ******
C_A_WIDTH =               32
C_A_FRACTION_WIDTH =      24
C_RESULT_WIDTH =          32
C_RESULT_FRACTION_WIDTH = 24
Latency of core =         14
Maximum latency of core = 28
AXI interface latency =   0
Output delay latency =    0
Internal latency of core excluding handling AXI flow control = 14
Time: 0 ps  Iteration: 0
Note: ****** INFORMATION ONLY ******
C_A_WIDTH =               32
C_A_FRACTION_WIDTH =      24
C_RESULT_WIDTH =          32
C_RESULT_FRACTION_WIDTH = 24
Latency of core =         2
Maximum latency of core = 6
AXI interface latency =   0
Output delay latency =    0
Internal latency of core excluding handling AXI flow control = 2
Time: 0 ps  Iteration: 0
$finish called at time : 768745400 ps : File "doHistStretch.autotb.v" Line 483
run: Time (s): cpu = 00:00:00 ; elapsed = 00:02:27 . Memory (MB): peak = 57.211 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Fri Mar 31 01:26:22 2017...
Load Image A:\FYP\HLSTutorials\test.jpg
Image Rows:320 Cols:240
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
