xpm_cdc.sv,systemverilog,xpm,../../../../../home/alex/tools/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../dfx_genesys.gen/sources_1/ip/jtag_axi_0/hdl/verilog"
xpm_memory.sv,systemverilog,xpm,../../../../../home/alex/tools/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../dfx_genesys.gen/sources_1/ip/jtag_axi_0/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../home/alex/tools/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../dfx_genesys.gen/sources_1/ip/jtag_axi_0/hdl/verilog"
jtag_axi_v1_2_rfs.v,verilog,jtag_axi,../../../ipstatic/hdl/jtag_axi_v1_2_rfs.v,incdir="../../../../dfx_genesys.gen/sources_1/ip/jtag_axi_0/hdl/verilog"
jtag_axi_0.v,verilog,xil_defaultlib,../../../../dfx_genesys.gen/sources_1/ip/jtag_axi_0/sim/jtag_axi_0.v,incdir="../../../../dfx_genesys.gen/sources_1/ip/jtag_axi_0/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
