ENTITY reg IS
	PORT(
		clk, clr, Rin BusMuxOut : IN BIT;
		BusMuxIn : OUT BIT;
	);
END ENTITY reg

ARCHITECTURE reg_A OF reg IS
	


BEGIN
END ARCHITECTURE reg_A;

CON