#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000e1f700 .scope module, "tb_ALU1bitV2" "tb_ALU1bitV2" 2 3;
 .timescale -9 -12;
v0000000000e7bbb0_0 .net "R", 0 0, v0000000000f2df60_0;  1 drivers
v0000000000e7bc50_0 .var "S", 1 0;
v0000000000e7bcf0_0 .var "x", 0 0;
v0000000000e7bd90_0 .var "y", 0 0;
S_0000000000f2dde0 .scope module, "UUT" "ALU1bitV2" 2 8, 3 1 0, S_0000000000e1f700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x"
    .port_info 1 /INPUT 1 "y"
    .port_info 2 /INPUT 2 "S"
    .port_info 3 /OUTPUT 1 "R"
v0000000000f2df60_0 .var "R", 0 0;
v0000000000f2e000_0 .net "S", 1 0, v0000000000e7bc50_0;  1 drivers
v0000000000f2e0a0_0 .net "x", 0 0, v0000000000e7bcf0_0;  1 drivers
v0000000000f2e140_0 .net "y", 0 0, v0000000000e7bd90_0;  1 drivers
E_0000000000e23660 .event edge, v0000000000f2e000_0, v0000000000f2e0a0_0, v0000000000f2e140_0;
    .scope S_0000000000f2dde0;
T_0 ;
    %wait E_0000000000e23660;
    %load/vec4 v0000000000f2e000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0000000000f2df60_0, 0;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0000000000f2e0a0_0;
    %load/vec4 v0000000000f2e140_0;
    %add;
    %assign/vec4 v0000000000f2df60_0, 0;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v0000000000f2e0a0_0;
    %load/vec4 v0000000000f2e140_0;
    %sub;
    %assign/vec4 v0000000000f2df60_0, 0;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0000000000f2e0a0_0;
    %load/vec4 v0000000000f2e140_0;
    %and;
    %assign/vec4 v0000000000f2df60_0, 0;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0000000000f2e0a0_0;
    %load/vec4 v0000000000f2e140_0;
    %or;
    %assign/vec4 v0000000000f2df60_0, 0;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000e1f700;
T_1 ;
    %vpi_call 2 12 "$dumpfile", "ALU1bitV2.vpd" {0 0 0};
    %vpi_call 2 13 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000e7bcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000e7bd90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000e7bc50_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000e7bcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000e7bd90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000e7bc50_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000e7bcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000e7bd90_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000e7bc50_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000e7bcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000e7bd90_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000e7bc50_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000e7bcf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000e7bd90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000e7bc50_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000e7bcf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000e7bd90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000e7bc50_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000e7bcf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000e7bd90_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000e7bc50_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000e7bcf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000e7bd90_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000e7bc50_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000e7bcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000e7bd90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000e7bc50_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000e7bcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000e7bd90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000e7bc50_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000e7bcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000e7bd90_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000e7bc50_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000e7bcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000e7bd90_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000e7bc50_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000e7bcf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000e7bd90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000e7bc50_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000e7bcf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000e7bd90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000e7bc50_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000e7bcf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000e7bd90_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000e7bc50_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000e7bcf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000e7bd90_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000e7bc50_0, 0, 2;
    %delay 10000, 0;
    %vpi_call 2 47 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_ALU1bitV2.v";
    "ALU1bitV2.v";
