
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version: 2022.1
* DO NOT EDIT.
*
* Copyright (C) 2010-2022 Xilinx, Inc. All Rights Reserved.
* SPDX-License-Identifier: MIT

*
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xtmr_manager.h"

/*
* The configuration table for devices
*/

XTMR_Manager_Config XTMR_Manager_ConfigTable[XPAR_XTMR_MANAGER_NUM_INSTANCES] =
{
	{
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_TMR_MANAGER_0_DEVICE_ID,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_TMR_MANAGER_0_BASEADDR,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_TMR_MANAGER_0_BRK_DELAY_RST_VALUE,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_TMR_MANAGER_0_MASK_RST_VALUE,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_TMR_MANAGER_0_MAGIC1,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_TMR_MANAGER_0_MAGIC2,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_TMR_MANAGER_0_UE_IS_FATAL,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_TMR_MANAGER_0_UE_WIDTH,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_TMR_MANAGER_0_NO_OF_COMPARATORS,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_TMR_MANAGER_0_COMPARATORS_MASK,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_TMR_MANAGER_0_WATCHDOG,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_TMR_MANAGER_0_WATCHDOG_WIDTH,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_TMR_MANAGER_0_SEM_INTERFACE,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_TMR_MANAGER_0_SEM_HEARTBEAT_WATCHDOG,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_TMR_MANAGER_0_SEM_HEARTBEAT_WATCHDOG_WIDTH,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_TMR_MANAGER_0_BRK_DELAY_WIDTH,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_TMR_MANAGER_0_TMR,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_TMR_MANAGER_0_TEST_COMPARATOR,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_TMR_MANAGER_0_STRICT_MISCOMPARE,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_TMR_MANAGER_0_USE_DEBUG_DISABLE,
		XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_TMR_MANAGER_0_USE_TMR_DISABLE
	}
};
