// Seed: 4107351609
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output logic [7:0] id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout supply0 id_2;
  inout wire id_1;
  assign id_2 = -1'b0 >= id_4;
  assign id_7[-1] = (1);
  logic ["" : -1] id_8;
endmodule
module module_1 #(
    parameter id_4 = 32'd22
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  module_0 modCall_1 (
      id_3,
      id_8,
      id_7,
      id_3,
      id_8,
      id_8,
      id_2
  );
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire _id_4;
  inout wire id_3;
  output logic [7:0] id_2;
  input wire id_1;
  assign id_2[-1] = id_8 != id_1;
  logic [1 : 1  ==  1  -  1 'b0] id_10;
  ;
  logic [1 : id_4] id_11;
endmodule
