============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.10-p002_1
  Generated on:           Dec 02 2024  04:27:27 pm
  Module:                 riscv_core
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

