{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7vx690tffg1761-2",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1"
    },
    "design_tree": {
      "aurora_8b10b_0": "",
      "aurora_8b10b_1": "",
      "ASICBuffer_0": "",
      "xdma_0": "",
      "axi_fifo_mm_s": "",
      "axis_dwidth_converter": "",
      "ASICBuffer_0_axi_periph": {
        "s00_couplers": {
          "auto_pc": ""
        }
      },
      "rst_aurora_8b10b_0_156M": "",
      "util_ds_buf": "",
      "xdma_0_axi_periph": {
        "s00_couplers": {
          "auto_cc": ""
        }
      }
    },
    "interface_ports": {
      "pci_express_x8": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
      },
      "pcie_refclk": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      }
    },
    "ports": {
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "pcie_perstn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "components": {
      "aurora_8b10b_0": {
        "vlnv": "xilinx.com:ip:aurora_8b10b:11.1",
        "xci_name": "design_1_aurora_8b10b_0_0",
        "parameters": {
          "Backchannel_mode": {
            "value": "Timer"
          },
          "C_DRP_IF": {
            "value": "false"
          },
          "C_GT_CLOCK_1": {
            "value": "GTHQ2"
          },
          "C_GT_LOC_5": {
            "value": "X"
          },
          "C_GT_LOC_9": {
            "value": "1"
          },
          "C_REFCLK_FREQUENCY": {
            "value": "250.000"
          },
          "Dataflow_Config": {
            "value": "RX-only_Simplex"
          }
        }
      },
      "aurora_8b10b_1": {
        "vlnv": "xilinx.com:ip:aurora_8b10b:11.1",
        "xci_name": "design_1_aurora_8b10b_1_0",
        "parameters": {
          "Backchannel_mode": {
            "value": "Timer"
          },
          "C_AURORA_LANES": {
            "value": "2"
          },
          "C_DRP_IF": {
            "value": "false"
          },
          "C_GT_CLOCK_1": {
            "value": "GTHQ3"
          },
          "C_GT_LOC_5": {
            "value": "X"
          },
          "C_GT_LOC_13": {
            "value": "1"
          },
          "C_GT_LOC_14": {
            "value": "2"
          },
          "C_REFCLK_FREQUENCY": {
            "value": "250.000"
          },
          "C_USE_CRC": {
            "value": "false"
          },
          "Dataflow_Config": {
            "value": "TX-only_Simplex"
          }
        }
      },
      "ASICBuffer_0": {
        "vlnv": "esa.informatik.tu-darmstadt.de:user:ASICBuffer:1.0",
        "xci_name": "design_1_ASICBuffer_0_0"
      },
      "xdma_0": {
        "vlnv": "xilinx.com:ip:xdma:4.1",
        "xci_name": "design_1_xdma_0_0",
        "parameters": {
          "PCIE_BOARD_INTERFACE": {
            "value": "pci_express_x8"
          },
          "PF0_DEVICE_ID_mqdma": {
            "value": "9038"
          },
          "PF2_DEVICE_ID_mqdma": {
            "value": "9038"
          },
          "PF3_DEVICE_ID_mqdma": {
            "value": "9038"
          },
          "SYS_RST_N_BOARD_INTERFACE": {
            "value": "pcie_perstn"
          },
          "axi_data_width": {
            "value": "256_bit"
          },
          "axil_master_64bit_en": {
            "value": "true"
          },
          "axil_master_prefetchable": {
            "value": "true"
          },
          "axilite_master_en": {
            "value": "true"
          },
          "axist_bypass_en": {
            "value": "false"
          },
          "axisten_freq": {
            "value": "250"
          },
          "pciebar2axibar_axil_master": {
            "value": "0x00000000"
          },
          "pf0_base_class_menu": {
            "value": "Memory_controller"
          },
          "pf0_class_code_base": {
            "value": "05"
          },
          "pf0_class_code_interface": {
            "value": "00"
          },
          "pf0_class_code_sub": {
            "value": "80"
          },
          "pf0_device_id": {
            "value": "7038"
          },
          "pf0_sub_class_interface_menu": {
            "value": "Other_memory_controller"
          },
          "pl_link_cap_max_link_speed": {
            "value": "8.0_GT/s"
          },
          "plltype": {
            "value": "QPLL1"
          },
          "ref_clk_freq": {
            "value": "100_MHz"
          },
          "vendor_id": {
            "value": "9018"
          },
          "xdma_axi_intf_mm": {
            "value": "AXI_Stream"
          },
          "xdma_axilite_slave": {
            "value": "false"
          },
          "xdma_rnum_chnl": {
            "value": "1"
          },
          "xdma_wnum_chnl": {
            "value": "1"
          }
        }
      },
      "axi_fifo_mm_s": {
        "vlnv": "xilinx.com:ip:axi_fifo_mm_s:4.2",
        "xci_name": "design_1_axi_fifo_mm_s_0",
        "parameters": {
          "C_USE_RX_DATA": {
            "value": "0"
          }
        }
      },
      "axis_dwidth_converter": {
        "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
        "xci_name": "design_1_axis_dwidth_converter_0",
        "parameters": {
          "M_TDATA_NUM_BYTES": {
            "value": "2"
          }
        }
      },
      "ASICBuffer_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "design_1_ASICBuffer_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_ASICBuffer_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          },
          "ASICBuffer_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "ASICBuffer_0_axi_periph_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "ASICBuffer_0_axi_periph_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "rst_aurora_8b10b_0_156M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_aurora_8b10b_0_156M_0",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "util_ds_buf": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
        "xci_name": "design_1_util_ds_buf_0",
        "parameters": {
          "DIFF_CLK_IN_BOARD_INTERFACE": {
            "value": "pcie_refclk"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "xdma_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "design_1_xdma_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "design_1_auto_cc_0"
              }
            },
            "interface_nets": {
              "auto_cc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_xdma_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          },
          "xdma_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "xdma_0_axi_periph_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "xdma_0_axi_periph_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "aurora_8b10b_0_USER_DATA_M_AXI_RX": {
        "interface_ports": [
          "aurora_8b10b_0/USER_DATA_M_AXI_RX",
          "xdma_0/S_AXIS_C2H_0"
        ]
      },
      "axi_fifo_mm_s_AXI_STR_TXD": {
        "interface_ports": [
          "axi_fifo_mm_s/AXI_STR_TXD",
          "axis_dwidth_converter/S_AXIS"
        ]
      },
      "ASICBuffer_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "ASICBuffer_0_axi_periph/M00_AXI",
          "axi_fifo_mm_s/S_AXI"
        ]
      },
      "ASICBuffer_0_M00_AXI": {
        "interface_ports": [
          "ASICBuffer_0/M00_AXI",
          "ASICBuffer_0_axi_periph/S00_AXI"
        ]
      },
      "xdma_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "xdma_0_axi_periph/M00_AXI",
          "ASICBuffer_0/S00_AXI"
        ]
      },
      "pcie_refclk_1": {
        "interface_ports": [
          "pcie_refclk",
          "util_ds_buf/CLK_IN_D"
        ]
      },
      "xdma_0_M_AXI_LITE": {
        "interface_ports": [
          "xdma_0/M_AXI_LITE",
          "xdma_0_axi_periph/S00_AXI"
        ]
      },
      "xdma_0_pcie_mgt": {
        "interface_ports": [
          "pci_express_x8",
          "xdma_0/pcie_mgt"
        ]
      },
      "axis_dwidth_converter_M_AXIS": {
        "interface_ports": [
          "axis_dwidth_converter/M_AXIS",
          "aurora_8b10b_1/USER_DATA_S_AXI_TX"
        ]
      }
    },
    "nets": {
      "reset_1": {
        "ports": [
          "reset",
          "rst_aurora_8b10b_0_156M/ext_reset_in"
        ]
      },
      "pcie_perstn_1": {
        "ports": [
          "pcie_perstn",
          "xdma_0/sys_rst_n"
        ]
      },
      "aurora_8b10b_0_tx_out_clk": {
        "ports": [
          "aurora_8b10b_0/tx_out_clk",
          "ASICBuffer_0/aclk",
          "ASICBuffer_0_axi_periph/S00_ACLK",
          "rst_aurora_8b10b_0_156M/slowest_sync_clk",
          "axi_fifo_mm_s/s_axi_aclk",
          "ASICBuffer_0_axi_periph/M00_ACLK",
          "ASICBuffer_0_axi_periph/ACLK",
          "aurora_8b10b_1/user_clk",
          "axis_dwidth_converter/aclk",
          "xdma_0_axi_periph/M00_ACLK"
        ]
      },
      "rst_aurora_8b10b_0_156M_peripheral_aresetn": {
        "ports": [
          "rst_aurora_8b10b_0_156M/peripheral_aresetn",
          "ASICBuffer_0/aresetn",
          "ASICBuffer_0_axi_periph/S00_ARESETN",
          "axi_fifo_mm_s/s_axi_aresetn",
          "ASICBuffer_0_axi_periph/M00_ARESETN",
          "ASICBuffer_0_axi_periph/ARESETN",
          "axis_dwidth_converter/aresetn",
          "xdma_0_axi_periph/M00_ARESETN"
        ]
      },
      "util_ds_buf_IBUF_OUT": {
        "ports": [
          "util_ds_buf/IBUF_OUT",
          "xdma_0/sys_clk"
        ]
      },
      "xdma_0_axi_aclk": {
        "ports": [
          "xdma_0/axi_aclk",
          "xdma_0_axi_periph/S00_ACLK",
          "xdma_0_axi_periph/ACLK"
        ]
      },
      "xdma_0_axi_aresetn": {
        "ports": [
          "xdma_0/axi_aresetn",
          "xdma_0_axi_periph/S00_ARESETN",
          "xdma_0_axi_periph/ARESETN"
        ]
      },
      "aurora_8b10b_1_tx_out_clk": {
        "ports": [
          "aurora_8b10b_1/tx_out_clk",
          "aurora_8b10b_0/drpclk_in",
          "aurora_8b10b_0/init_clk_in",
          "aurora_8b10b_0/user_clk",
          "aurora_8b10b_0/sync_clk",
          "aurora_8b10b_0/gt_refclk1",
          "aurora_8b10b_1/drpclk_in",
          "aurora_8b10b_1/init_clk_in",
          "aurora_8b10b_1/sync_clk",
          "aurora_8b10b_1/gt_refclk1"
        ]
      }
    },
    "addressing": {
      "/ASICBuffer_0": {
        "address_spaces": {
          "M00_AXI": {
            "range": "16E",
            "width": "32",
            "segments": {
              "SEG_axi_fifo_mm_s_Mem0": {
                "address_block": "/axi_fifo_mm_s/S_AXI/Mem0",
                "offset": "0x0000000044A00000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/xdma_0": {
        "address_spaces": {
          "M_AXI_LITE": {
            "range": "4G",
            "width": "32"
          }
        }
      }
    }
  }
}