Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Fri Mar 15 11:22:56 2024
| Host         : Hephaestion running 64-bit Ubuntu 23.10
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_rx_design_wrapper_timing_summary_routed.rpt -pb uart_rx_design_wrapper_timing_summary_routed.pb -rpx uart_rx_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_rx_design_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-18  Warning           Missing input or output delay                                     11          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (8)
7. checking multiple_clock (77)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (77)
-------------------------------
 There are 77 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.692        0.000                      0                  108        0.054        0.000                      0                  108        3.000        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                    ------------       ----------      --------------
CLK                                      {0.000 5.000}      10.000          100.000         
  clkfbout_uart_rx_design_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  sys_clk_uart_rx_design_clk_wiz_0_0     {0.000 5.000}      10.000          100.000         
sys_clk_pin                              {0.000 5.000}      10.000          100.000         
  clkfbout_uart_rx_design_clk_wiz_0_0_1  {0.000 5.000}      10.000          100.000         
  sys_clk_uart_rx_design_clk_wiz_0_0_1   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                                        3.000        0.000                       0                     1  
  clkfbout_uart_rx_design_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
  sys_clk_uart_rx_design_clk_wiz_0_0           5.692        0.000                      0                  108        0.122        0.000                      0                  108        4.500        0.000                       0                    79  
sys_clk_pin                                                                                                                                                                                3.000        0.000                       0                     1  
  clkfbout_uart_rx_design_clk_wiz_0_0_1                                                                                                                                                    7.845        0.000                       0                     3  
  sys_clk_uart_rx_design_clk_wiz_0_0_1         5.693        0.000                      0                  108        0.122        0.000                      0                  108        4.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_uart_rx_design_clk_wiz_0_0_1  sys_clk_uart_rx_design_clk_wiz_0_0          5.692        0.000                      0                  108        0.054        0.000                      0                  108  
sys_clk_uart_rx_design_clk_wiz_0_0    sys_clk_uart_rx_design_clk_wiz_0_0_1        5.692        0.000                      0                  108        0.054        0.000                      0                  108  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                             From Clock                             To Clock                             
----------                             ----------                             --------                             
(none)                                 clkfbout_uart_rx_design_clk_wiz_0_0                                           
(none)                                 clkfbout_uart_rx_design_clk_wiz_0_0_1                                         
(none)                                 sys_clk_uart_rx_design_clk_wiz_0_0                                            
(none)                                 sys_clk_uart_rx_design_clk_wiz_0_0_1                                          
(none)                                                                        sys_clk_uart_rx_design_clk_wiz_0_0     
(none)                                                                        sys_clk_uart_rx_design_clk_wiz_0_0_1   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_uart_rx_design_clk_wiz_0_0
  To Clock:  clkfbout_uart_rx_design_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_uart_rx_design_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   uart_rx_design_i/clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_uart_rx_design_clk_wiz_0_0
  To Clock:  sys_clk_uart_rx_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.828ns (20.628%)  route 3.186ns (79.372%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.714    -0.826    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/Q
                         net (fo=20, routed)          1.210     0.840    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg_n_0_[9]
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.124     0.964 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.886     1.850    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.124     1.974 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.447     2.421    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I2_O)        0.124     2.545 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0/O
                         net (fo=8, routed)           0.643     3.188    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0_n_0
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.598     8.578    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/C
                         clock pessimism              0.575     9.153    
                         clock uncertainty           -0.068     9.085    
    SLICE_X1Y83          FDRE (Setup_fdre_C_CE)      -0.205     8.880    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.828ns (20.628%)  route 3.186ns (79.372%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.714    -0.826    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/Q
                         net (fo=20, routed)          1.210     0.840    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg_n_0_[9]
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.124     0.964 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.886     1.850    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.124     1.974 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.447     2.421    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I2_O)        0.124     2.545 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0/O
                         net (fo=8, routed)           0.643     3.188    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0_n_0
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.598     8.578    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[3]/C
                         clock pessimism              0.575     9.153    
                         clock uncertainty           -0.068     9.085    
    SLICE_X1Y83          FDRE (Setup_fdre_C_CE)      -0.205     8.880    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[3]
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.828ns (20.628%)  route 3.186ns (79.372%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.714    -0.826    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/Q
                         net (fo=20, routed)          1.210     0.840    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg_n_0_[9]
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.124     0.964 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.886     1.850    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.124     1.974 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.447     2.421    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I2_O)        0.124     2.545 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0/O
                         net (fo=8, routed)           0.643     3.188    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0_n_0
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.598     8.578    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[4]/C
                         clock pessimism              0.575     9.153    
                         clock uncertainty           -0.068     9.085    
    SLICE_X1Y83          FDRE (Setup_fdre_C_CE)      -0.205     8.880    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[4]
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.828ns (20.628%)  route 3.186ns (79.372%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.714    -0.826    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/Q
                         net (fo=20, routed)          1.210     0.840    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg_n_0_[9]
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.124     0.964 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.886     1.850    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.124     1.974 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.447     2.421    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I2_O)        0.124     2.545 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0/O
                         net (fo=8, routed)           0.643     3.188    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0_n_0
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.598     8.578    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[5]/C
                         clock pessimism              0.575     9.153    
                         clock uncertainty           -0.068     9.085    
    SLICE_X1Y83          FDRE (Setup_fdre_C_CE)      -0.205     8.880    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[5]
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.772ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 1.653ns (39.639%)  route 2.517ns (60.361%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.714    -0.826    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/Q
                         net (fo=20, routed)          1.551     1.181    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg_n_0_[9]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.837 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/next_ticks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.837    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/next_ticks0_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.076 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/next_ticks0_carry__2/O[2]
                         net (fo=1, routed)           0.967     3.042    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/next_ticks0_carry__2_n_5
    SLICE_X0Y82          LUT6 (Prop_lut6_I5_O)        0.302     3.344 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_1__0/O
                         net (fo=1, routed)           0.000     3.344    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_1__0_n_0
    SLICE_X0Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.597     8.577    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X0Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[15]/C
                         clock pessimism              0.575     9.152    
                         clock uncertainty           -0.068     9.084    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.032     9.116    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[15]
  -------------------------------------------------------------------
                         required time                          9.116    
                         arrival time                          -3.344    
  -------------------------------------------------------------------
                         slack                                  5.772    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.828ns (21.427%)  route 3.036ns (78.573%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.714    -0.826    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/Q
                         net (fo=20, routed)          1.210     0.840    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg_n_0_[9]
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.124     0.964 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.886     1.850    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.124     1.974 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.447     2.421    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I2_O)        0.124     2.545 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0/O
                         net (fo=8, routed)           0.493     3.039    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0_n_0
    SLICE_X1Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.597     8.577    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X1Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[6]/C
                         clock pessimism              0.575     9.152    
                         clock uncertainty           -0.068     9.084    
    SLICE_X1Y82          FDRE (Setup_fdre_C_CE)      -0.205     8.879    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[6]
  -------------------------------------------------------------------
                         required time                          8.879    
                         arrival time                          -3.039    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.853ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 1.749ns (42.788%)  route 2.339ns (57.212%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.714    -0.826    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/Q
                         net (fo=20, routed)          1.551     1.181    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg_n_0_[9]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.837 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/next_ticks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.837    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/next_ticks0_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.171 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/next_ticks0_carry__2/O[1]
                         net (fo=1, routed)           0.788     2.959    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/next_ticks0_carry__2_n_6
    SLICE_X0Y82          LUT6 (Prop_lut6_I5_O)        0.303     3.262 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[14]_i_1__0/O
                         net (fo=1, routed)           0.000     3.262    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[14]_i_1__0_n_0
    SLICE_X0Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.597     8.577    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X0Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[14]/C
                         clock pessimism              0.575     9.152    
                         clock uncertainty           -0.068     9.084    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.031     9.115    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[14]
  -------------------------------------------------------------------
                         required time                          9.115    
                         arrival time                          -3.262    
  -------------------------------------------------------------------
                         slack                                  5.853    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.828ns (21.526%)  route 3.018ns (78.474%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.711    -0.829    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X5Y79          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[3]/Q
                         net (fo=6, routed)           0.958     0.585    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[3]
    SLICE_X7Y80          LUT4 (Prop_lut4_I0_O)        0.124     0.709 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.760     1.470    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I1_O)        0.124     1.594 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.826     2.419    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124     2.543 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.474     3.018    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.596     8.576    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/C
                         clock pessimism              0.576     9.152    
                         clock uncertainty           -0.068     9.084    
    SLICE_X4Y83          FDRE (Setup_fdre_C_CE)      -0.205     8.879    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]
  -------------------------------------------------------------------
                         required time                          8.879    
                         arrival time                          -3.018    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.828ns (21.526%)  route 3.018ns (78.474%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.711    -0.829    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X5Y79          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[3]/Q
                         net (fo=6, routed)           0.958     0.585    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[3]
    SLICE_X7Y80          LUT4 (Prop_lut4_I0_O)        0.124     0.709 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.760     1.470    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I1_O)        0.124     1.594 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.826     2.419    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124     2.543 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.474     3.018    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.596     8.576    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]/C
                         clock pessimism              0.576     9.152    
                         clock uncertainty           -0.068     9.084    
    SLICE_X4Y83          FDRE (Setup_fdre_C_CE)      -0.205     8.879    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.879    
                         arrival time                          -3.018    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.828ns (21.526%)  route 3.018ns (78.474%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.711    -0.829    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X5Y79          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[3]/Q
                         net (fo=6, routed)           0.958     0.585    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[3]
    SLICE_X7Y80          LUT4 (Prop_lut4_I0_O)        0.124     0.709 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.760     1.470    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I1_O)        0.124     1.594 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.826     2.419    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124     2.543 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.474     3.018    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.596     8.576    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/C
                         clock pessimism              0.576     9.152    
                         clock uncertainty           -0.068     9.084    
    SLICE_X4Y83          FDRE (Setup_fdre_C_CE)      -0.205     8.879    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]
  -------------------------------------------------------------------
                         required time                          8.879    
                         arrival time                          -3.018    
  -------------------------------------------------------------------
                         slack                                  5.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379    -1.310    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -1.016    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.875 r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.819    uart_rx_design_i/clk_gen/inst/seq_reg1[0]
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.421    -1.824    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.781 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500    -1.281    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.016    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.075    -0.941    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.941    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.067%)  route 0.091ns (32.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.597    -0.567    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/Q
                         net (fo=20, routed)          0.091    -0.335    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg_n_0_[9]
    SLICE_X2Y81          LUT6 (Prop_lut6_I3_O)        0.045    -0.290 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.290    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[0]_i_1__0_n_0
    SLICE_X2Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.868    -0.805    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X2Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[0]/C
                         clock pessimism              0.251    -0.554    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.120    -0.434    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uart_rx_design_i/clk_gen/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/clk_gen/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379    -1.310    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -1.016    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.888 r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.833    uart_rx_design_i/clk_gen/inst/seq_reg1[6]
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.421    -1.824    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.781 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500    -1.281    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.016    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)        -0.006    -1.022    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.022    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.618%)  route 0.155ns (45.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.598    -0.566    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/Q
                         net (fo=2, routed)           0.155    -0.271    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7][2]
    SLICE_X3Y83          LUT3 (Prop_lut3_I2_O)        0.045    -0.226 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[2]_INST_0/O
                         net (fo=1, routed)           0.000    -0.226    uart_rx_design_i/led_controller/inst/data[2]
    SLICE_X3Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.870    -0.803    uart_rx_design_i/led_controller/inst/clk
    SLICE_X3Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[2]/C
                         clock pessimism              0.275    -0.528    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.091    -0.437    uart_rx_design_i/led_controller/inst/led_reg[2]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.189ns (51.740%)  route 0.176ns (48.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.597    -0.567    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state_reg[1]/Q
                         net (fo=36, routed)          0.176    -0.250    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/state[1]
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.048    -0.202 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.202    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_2__0_n_0
    SLICE_X2Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.869    -0.804    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X2Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[7]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.131    -0.421    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.340%)  route 0.176ns (48.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.597    -0.567    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state_reg[1]/Q
                         net (fo=36, routed)          0.176    -0.250    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/state[1]
    SLICE_X2Y82          LUT2 (Prop_lut2_I1_O)        0.045    -0.205 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.205    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[0]_i_1__0_n_0
    SLICE_X2Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.869    -0.804    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X2Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[0]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.120    -0.432    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379    -1.310    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -1.016    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.888 r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.768    uart_rx_design_i/clk_gen/inst/seq_reg1[1]
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.421    -1.824    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.781 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500    -1.281    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.266    -1.016    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.017    -0.999    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.999    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.716%)  route 0.154ns (45.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.599    -0.565    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[4]/Q
                         net (fo=2, routed)           0.154    -0.270    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg_n_0_[4]
    SLICE_X0Y83          LUT3 (Prop_lut3_I0_O)        0.045    -0.225 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[4]_INST_0/O
                         net (fo=1, routed)           0.000    -0.225    uart_rx_design_i/led_controller/inst/data[4]
    SLICE_X0Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.870    -0.803    uart_rx_design_i/led_controller/inst/clk
    SLICE_X0Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[4]/C
                         clock pessimism              0.251    -0.552    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.091    -0.461    uart_rx_design_i/led_controller/inst/led_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.112%)  route 0.185ns (49.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.599    -0.565    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/Q
                         net (fo=2, routed)           0.185    -0.239    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg_n_0_[1]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.045    -0.194 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[1]_INST_0/O
                         net (fo=1, routed)           0.000    -0.194    uart_rx_design_i/led_controller/inst/data[1]
    SLICE_X2Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.870    -0.803    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[1]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.121    -0.430    uart_rx_design_i/led_controller/inst/led_reg[1]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.357%)  route 0.215ns (53.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.598    -0.566    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/Q
                         net (fo=2, routed)           0.215    -0.210    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7][0]
    SLICE_X2Y83          LUT3 (Prop_lut3_I2_O)        0.045    -0.165 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[0]_INST_0/O
                         net (fo=1, routed)           0.000    -0.165    uart_rx_design_i/led_controller/inst/data[0]
    SLICE_X2Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.870    -0.803    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[0]/C
                         clock pessimism              0.275    -0.528    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.120    -0.408    uart_rx_design_i/led_controller/inst/led_reg[0]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_uart_rx_design_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   uart_rx_design_i/clk_gen/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y24     uart_rx_design_i/clk_gen/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_uart_rx_design_clk_wiz_0_0_1
  To Clock:  clkfbout_uart_rx_design_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_uart_rx_design_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   uart_rx_design_i/clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_uart_rx_design_clk_wiz_0_0_1
  To Clock:  sys_clk_uart_rx_design_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.828ns (20.628%)  route 3.186ns (79.372%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.714    -0.826    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/Q
                         net (fo=20, routed)          1.210     0.840    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg_n_0_[9]
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.124     0.964 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.886     1.850    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.124     1.974 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.447     2.421    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I2_O)        0.124     2.545 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0/O
                         net (fo=8, routed)           0.643     3.188    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0_n_0
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.598     8.578    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/C
                         clock pessimism              0.575     9.153    
                         clock uncertainty           -0.067     9.086    
    SLICE_X1Y83          FDRE (Setup_fdre_C_CE)      -0.205     8.881    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.881    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                  5.693    

Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.828ns (20.628%)  route 3.186ns (79.372%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.714    -0.826    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/Q
                         net (fo=20, routed)          1.210     0.840    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg_n_0_[9]
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.124     0.964 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.886     1.850    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.124     1.974 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.447     2.421    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I2_O)        0.124     2.545 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0/O
                         net (fo=8, routed)           0.643     3.188    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0_n_0
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.598     8.578    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[3]/C
                         clock pessimism              0.575     9.153    
                         clock uncertainty           -0.067     9.086    
    SLICE_X1Y83          FDRE (Setup_fdre_C_CE)      -0.205     8.881    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[3]
  -------------------------------------------------------------------
                         required time                          8.881    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                  5.693    

Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.828ns (20.628%)  route 3.186ns (79.372%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.714    -0.826    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/Q
                         net (fo=20, routed)          1.210     0.840    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg_n_0_[9]
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.124     0.964 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.886     1.850    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.124     1.974 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.447     2.421    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I2_O)        0.124     2.545 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0/O
                         net (fo=8, routed)           0.643     3.188    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0_n_0
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.598     8.578    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[4]/C
                         clock pessimism              0.575     9.153    
                         clock uncertainty           -0.067     9.086    
    SLICE_X1Y83          FDRE (Setup_fdre_C_CE)      -0.205     8.881    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[4]
  -------------------------------------------------------------------
                         required time                          8.881    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                  5.693    

Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.828ns (20.628%)  route 3.186ns (79.372%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.714    -0.826    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/Q
                         net (fo=20, routed)          1.210     0.840    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg_n_0_[9]
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.124     0.964 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.886     1.850    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.124     1.974 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.447     2.421    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I2_O)        0.124     2.545 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0/O
                         net (fo=8, routed)           0.643     3.188    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0_n_0
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.598     8.578    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[5]/C
                         clock pessimism              0.575     9.153    
                         clock uncertainty           -0.067     9.086    
    SLICE_X1Y83          FDRE (Setup_fdre_C_CE)      -0.205     8.881    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[5]
  -------------------------------------------------------------------
                         required time                          8.881    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                  5.693    

Slack (MET) :             5.772ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 1.653ns (39.639%)  route 2.517ns (60.361%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.714    -0.826    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/Q
                         net (fo=20, routed)          1.551     1.181    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg_n_0_[9]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.837 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/next_ticks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.837    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/next_ticks0_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.076 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/next_ticks0_carry__2/O[2]
                         net (fo=1, routed)           0.967     3.042    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/next_ticks0_carry__2_n_5
    SLICE_X0Y82          LUT6 (Prop_lut6_I5_O)        0.302     3.344 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_1__0/O
                         net (fo=1, routed)           0.000     3.344    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_1__0_n_0
    SLICE_X0Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.597     8.577    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X0Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[15]/C
                         clock pessimism              0.575     9.152    
                         clock uncertainty           -0.067     9.085    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.032     9.117    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[15]
  -------------------------------------------------------------------
                         required time                          9.117    
                         arrival time                          -3.344    
  -------------------------------------------------------------------
                         slack                                  5.772    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.828ns (21.427%)  route 3.036ns (78.573%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.714    -0.826    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/Q
                         net (fo=20, routed)          1.210     0.840    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg_n_0_[9]
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.124     0.964 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.886     1.850    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.124     1.974 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.447     2.421    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I2_O)        0.124     2.545 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0/O
                         net (fo=8, routed)           0.493     3.039    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0_n_0
    SLICE_X1Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.597     8.577    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X1Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[6]/C
                         clock pessimism              0.575     9.152    
                         clock uncertainty           -0.067     9.085    
    SLICE_X1Y82          FDRE (Setup_fdre_C_CE)      -0.205     8.880    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[6]
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -3.039    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.854ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 1.749ns (42.788%)  route 2.339ns (57.212%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.714    -0.826    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/Q
                         net (fo=20, routed)          1.551     1.181    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg_n_0_[9]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.837 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/next_ticks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.837    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/next_ticks0_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.171 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/next_ticks0_carry__2/O[1]
                         net (fo=1, routed)           0.788     2.959    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/next_ticks0_carry__2_n_6
    SLICE_X0Y82          LUT6 (Prop_lut6_I5_O)        0.303     3.262 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[14]_i_1__0/O
                         net (fo=1, routed)           0.000     3.262    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[14]_i_1__0_n_0
    SLICE_X0Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.597     8.577    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X0Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[14]/C
                         clock pessimism              0.575     9.152    
                         clock uncertainty           -0.067     9.085    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.031     9.116    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[14]
  -------------------------------------------------------------------
                         required time                          9.116    
                         arrival time                          -3.262    
  -------------------------------------------------------------------
                         slack                                  5.854    

Slack (MET) :             5.862ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.828ns (21.526%)  route 3.018ns (78.474%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.711    -0.829    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X5Y79          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[3]/Q
                         net (fo=6, routed)           0.958     0.585    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[3]
    SLICE_X7Y80          LUT4 (Prop_lut4_I0_O)        0.124     0.709 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.760     1.470    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I1_O)        0.124     1.594 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.826     2.419    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124     2.543 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.474     3.018    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.596     8.576    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/C
                         clock pessimism              0.576     9.152    
                         clock uncertainty           -0.067     9.085    
    SLICE_X4Y83          FDRE (Setup_fdre_C_CE)      -0.205     8.880    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -3.018    
  -------------------------------------------------------------------
                         slack                                  5.862    

Slack (MET) :             5.862ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.828ns (21.526%)  route 3.018ns (78.474%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.711    -0.829    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X5Y79          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[3]/Q
                         net (fo=6, routed)           0.958     0.585    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[3]
    SLICE_X7Y80          LUT4 (Prop_lut4_I0_O)        0.124     0.709 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.760     1.470    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I1_O)        0.124     1.594 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.826     2.419    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124     2.543 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.474     3.018    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.596     8.576    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]/C
                         clock pessimism              0.576     9.152    
                         clock uncertainty           -0.067     9.085    
    SLICE_X4Y83          FDRE (Setup_fdre_C_CE)      -0.205     8.880    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -3.018    
  -------------------------------------------------------------------
                         slack                                  5.862    

Slack (MET) :             5.862ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.828ns (21.526%)  route 3.018ns (78.474%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.711    -0.829    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X5Y79          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[3]/Q
                         net (fo=6, routed)           0.958     0.585    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[3]
    SLICE_X7Y80          LUT4 (Prop_lut4_I0_O)        0.124     0.709 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.760     1.470    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I1_O)        0.124     1.594 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.826     2.419    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124     2.543 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.474     3.018    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.596     8.576    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/C
                         clock pessimism              0.576     9.152    
                         clock uncertainty           -0.067     9.085    
    SLICE_X4Y83          FDRE (Setup_fdre_C_CE)      -0.205     8.880    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -3.018    
  -------------------------------------------------------------------
                         slack                                  5.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379    -1.310    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -1.016    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.875 r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.819    uart_rx_design_i/clk_gen/inst/seq_reg1[0]
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.421    -1.824    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.781 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500    -1.281    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.016    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.075    -0.941    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.941    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.067%)  route 0.091ns (32.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.597    -0.567    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/Q
                         net (fo=20, routed)          0.091    -0.335    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg_n_0_[9]
    SLICE_X2Y81          LUT6 (Prop_lut6_I3_O)        0.045    -0.290 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.290    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[0]_i_1__0_n_0
    SLICE_X2Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.868    -0.805    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X2Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[0]/C
                         clock pessimism              0.251    -0.554    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.120    -0.434    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uart_rx_design_i/clk_gen/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/clk_gen/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379    -1.310    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -1.016    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.888 r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.833    uart_rx_design_i/clk_gen/inst/seq_reg1[6]
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.421    -1.824    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.781 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500    -1.281    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.016    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)        -0.006    -1.022    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.022    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.618%)  route 0.155ns (45.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.598    -0.566    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/Q
                         net (fo=2, routed)           0.155    -0.271    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7][2]
    SLICE_X3Y83          LUT3 (Prop_lut3_I2_O)        0.045    -0.226 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[2]_INST_0/O
                         net (fo=1, routed)           0.000    -0.226    uart_rx_design_i/led_controller/inst/data[2]
    SLICE_X3Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.870    -0.803    uart_rx_design_i/led_controller/inst/clk
    SLICE_X3Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[2]/C
                         clock pessimism              0.275    -0.528    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.091    -0.437    uart_rx_design_i/led_controller/inst/led_reg[2]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.189ns (51.740%)  route 0.176ns (48.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.597    -0.567    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state_reg[1]/Q
                         net (fo=36, routed)          0.176    -0.250    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/state[1]
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.048    -0.202 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.202    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_2__0_n_0
    SLICE_X2Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.869    -0.804    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X2Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[7]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.131    -0.421    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.340%)  route 0.176ns (48.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.597    -0.567    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state_reg[1]/Q
                         net (fo=36, routed)          0.176    -0.250    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/state[1]
    SLICE_X2Y82          LUT2 (Prop_lut2_I1_O)        0.045    -0.205 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.205    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[0]_i_1__0_n_0
    SLICE_X2Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.869    -0.804    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X2Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[0]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.120    -0.432    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379    -1.310    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -1.016    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.888 r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.768    uart_rx_design_i/clk_gen/inst/seq_reg1[1]
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.421    -1.824    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.781 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500    -1.281    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.266    -1.016    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.017    -0.999    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.999    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.716%)  route 0.154ns (45.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.599    -0.565    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[4]/Q
                         net (fo=2, routed)           0.154    -0.270    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg_n_0_[4]
    SLICE_X0Y83          LUT3 (Prop_lut3_I0_O)        0.045    -0.225 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[4]_INST_0/O
                         net (fo=1, routed)           0.000    -0.225    uart_rx_design_i/led_controller/inst/data[4]
    SLICE_X0Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.870    -0.803    uart_rx_design_i/led_controller/inst/clk
    SLICE_X0Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[4]/C
                         clock pessimism              0.251    -0.552    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.091    -0.461    uart_rx_design_i/led_controller/inst/led_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.112%)  route 0.185ns (49.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.599    -0.565    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/Q
                         net (fo=2, routed)           0.185    -0.239    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg_n_0_[1]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.045    -0.194 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[1]_INST_0/O
                         net (fo=1, routed)           0.000    -0.194    uart_rx_design_i/led_controller/inst/data[1]
    SLICE_X2Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.870    -0.803    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[1]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.121    -0.430    uart_rx_design_i/led_controller/inst/led_reg[1]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.357%)  route 0.215ns (53.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.598    -0.566    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/Q
                         net (fo=2, routed)           0.215    -0.210    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7][0]
    SLICE_X2Y83          LUT3 (Prop_lut3_I2_O)        0.045    -0.165 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[0]_INST_0/O
                         net (fo=1, routed)           0.000    -0.165    uart_rx_design_i/led_controller/inst/data[0]
    SLICE_X2Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.870    -0.803    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[0]/C
                         clock pessimism              0.275    -0.528    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.120    -0.408    uart_rx_design_i/led_controller/inst/led_reg[0]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_uart_rx_design_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   uart_rx_design_i/clk_gen/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y24     uart_rx_design_i/clk_gen/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_uart_rx_design_clk_wiz_0_0_1
  To Clock:  sys_clk_uart_rx_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.828ns (20.628%)  route 3.186ns (79.372%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.714    -0.826    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/Q
                         net (fo=20, routed)          1.210     0.840    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg_n_0_[9]
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.124     0.964 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.886     1.850    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.124     1.974 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.447     2.421    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I2_O)        0.124     2.545 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0/O
                         net (fo=8, routed)           0.643     3.188    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0_n_0
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.598     8.578    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/C
                         clock pessimism              0.575     9.153    
                         clock uncertainty           -0.068     9.085    
    SLICE_X1Y83          FDRE (Setup_fdre_C_CE)      -0.205     8.880    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.828ns (20.628%)  route 3.186ns (79.372%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.714    -0.826    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/Q
                         net (fo=20, routed)          1.210     0.840    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg_n_0_[9]
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.124     0.964 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.886     1.850    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.124     1.974 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.447     2.421    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I2_O)        0.124     2.545 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0/O
                         net (fo=8, routed)           0.643     3.188    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0_n_0
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.598     8.578    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[3]/C
                         clock pessimism              0.575     9.153    
                         clock uncertainty           -0.068     9.085    
    SLICE_X1Y83          FDRE (Setup_fdre_C_CE)      -0.205     8.880    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[3]
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.828ns (20.628%)  route 3.186ns (79.372%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.714    -0.826    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/Q
                         net (fo=20, routed)          1.210     0.840    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg_n_0_[9]
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.124     0.964 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.886     1.850    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.124     1.974 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.447     2.421    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I2_O)        0.124     2.545 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0/O
                         net (fo=8, routed)           0.643     3.188    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0_n_0
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.598     8.578    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[4]/C
                         clock pessimism              0.575     9.153    
                         clock uncertainty           -0.068     9.085    
    SLICE_X1Y83          FDRE (Setup_fdre_C_CE)      -0.205     8.880    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[4]
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.828ns (20.628%)  route 3.186ns (79.372%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.714    -0.826    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/Q
                         net (fo=20, routed)          1.210     0.840    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg_n_0_[9]
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.124     0.964 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.886     1.850    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.124     1.974 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.447     2.421    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I2_O)        0.124     2.545 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0/O
                         net (fo=8, routed)           0.643     3.188    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0_n_0
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.598     8.578    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[5]/C
                         clock pessimism              0.575     9.153    
                         clock uncertainty           -0.068     9.085    
    SLICE_X1Y83          FDRE (Setup_fdre_C_CE)      -0.205     8.880    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[5]
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.772ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 1.653ns (39.639%)  route 2.517ns (60.361%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.714    -0.826    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/Q
                         net (fo=20, routed)          1.551     1.181    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg_n_0_[9]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.837 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/next_ticks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.837    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/next_ticks0_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.076 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/next_ticks0_carry__2/O[2]
                         net (fo=1, routed)           0.967     3.042    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/next_ticks0_carry__2_n_5
    SLICE_X0Y82          LUT6 (Prop_lut6_I5_O)        0.302     3.344 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_1__0/O
                         net (fo=1, routed)           0.000     3.344    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_1__0_n_0
    SLICE_X0Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.597     8.577    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X0Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[15]/C
                         clock pessimism              0.575     9.152    
                         clock uncertainty           -0.068     9.084    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.032     9.116    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[15]
  -------------------------------------------------------------------
                         required time                          9.116    
                         arrival time                          -3.344    
  -------------------------------------------------------------------
                         slack                                  5.772    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.828ns (21.427%)  route 3.036ns (78.573%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.714    -0.826    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/Q
                         net (fo=20, routed)          1.210     0.840    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg_n_0_[9]
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.124     0.964 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.886     1.850    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.124     1.974 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.447     2.421    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I2_O)        0.124     2.545 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0/O
                         net (fo=8, routed)           0.493     3.039    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0_n_0
    SLICE_X1Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.597     8.577    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X1Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[6]/C
                         clock pessimism              0.575     9.152    
                         clock uncertainty           -0.068     9.084    
    SLICE_X1Y82          FDRE (Setup_fdre_C_CE)      -0.205     8.879    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[6]
  -------------------------------------------------------------------
                         required time                          8.879    
                         arrival time                          -3.039    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.853ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 1.749ns (42.788%)  route 2.339ns (57.212%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.714    -0.826    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/Q
                         net (fo=20, routed)          1.551     1.181    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg_n_0_[9]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.837 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/next_ticks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.837    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/next_ticks0_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.171 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/next_ticks0_carry__2/O[1]
                         net (fo=1, routed)           0.788     2.959    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/next_ticks0_carry__2_n_6
    SLICE_X0Y82          LUT6 (Prop_lut6_I5_O)        0.303     3.262 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[14]_i_1__0/O
                         net (fo=1, routed)           0.000     3.262    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[14]_i_1__0_n_0
    SLICE_X0Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.597     8.577    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X0Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[14]/C
                         clock pessimism              0.575     9.152    
                         clock uncertainty           -0.068     9.084    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.031     9.115    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[14]
  -------------------------------------------------------------------
                         required time                          9.115    
                         arrival time                          -3.262    
  -------------------------------------------------------------------
                         slack                                  5.853    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.828ns (21.526%)  route 3.018ns (78.474%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.711    -0.829    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X5Y79          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[3]/Q
                         net (fo=6, routed)           0.958     0.585    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[3]
    SLICE_X7Y80          LUT4 (Prop_lut4_I0_O)        0.124     0.709 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.760     1.470    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I1_O)        0.124     1.594 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.826     2.419    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124     2.543 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.474     3.018    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.596     8.576    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/C
                         clock pessimism              0.576     9.152    
                         clock uncertainty           -0.068     9.084    
    SLICE_X4Y83          FDRE (Setup_fdre_C_CE)      -0.205     8.879    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]
  -------------------------------------------------------------------
                         required time                          8.879    
                         arrival time                          -3.018    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.828ns (21.526%)  route 3.018ns (78.474%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.711    -0.829    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X5Y79          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[3]/Q
                         net (fo=6, routed)           0.958     0.585    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[3]
    SLICE_X7Y80          LUT4 (Prop_lut4_I0_O)        0.124     0.709 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.760     1.470    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I1_O)        0.124     1.594 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.826     2.419    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124     2.543 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.474     3.018    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.596     8.576    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]/C
                         clock pessimism              0.576     9.152    
                         clock uncertainty           -0.068     9.084    
    SLICE_X4Y83          FDRE (Setup_fdre_C_CE)      -0.205     8.879    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.879    
                         arrival time                          -3.018    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.828ns (21.526%)  route 3.018ns (78.474%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.711    -0.829    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X5Y79          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[3]/Q
                         net (fo=6, routed)           0.958     0.585    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[3]
    SLICE_X7Y80          LUT4 (Prop_lut4_I0_O)        0.124     0.709 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.760     1.470    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I1_O)        0.124     1.594 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.826     2.419    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124     2.543 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.474     3.018    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.596     8.576    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/C
                         clock pessimism              0.576     9.152    
                         clock uncertainty           -0.068     9.084    
    SLICE_X4Y83          FDRE (Setup_fdre_C_CE)      -0.205     8.879    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]
  -------------------------------------------------------------------
                         required time                          8.879    
                         arrival time                          -3.018    
  -------------------------------------------------------------------
                         slack                                  5.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379    -1.310    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -1.016    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.875 r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.819    uart_rx_design_i/clk_gen/inst/seq_reg1[0]
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.421    -1.824    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.781 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500    -1.281    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.016    
                         clock uncertainty            0.068    -0.948    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.075    -0.873    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.873    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.067%)  route 0.091ns (32.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.597    -0.567    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/Q
                         net (fo=20, routed)          0.091    -0.335    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg_n_0_[9]
    SLICE_X2Y81          LUT6 (Prop_lut6_I3_O)        0.045    -0.290 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.290    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[0]_i_1__0_n_0
    SLICE_X2Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.868    -0.805    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X2Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[0]/C
                         clock pessimism              0.251    -0.554    
                         clock uncertainty            0.068    -0.486    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.120    -0.366    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[0]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart_rx_design_i/clk_gen/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/clk_gen/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379    -1.310    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -1.016    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.888 r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.833    uart_rx_design_i/clk_gen/inst/seq_reg1[6]
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.421    -1.824    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.781 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500    -1.281    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.016    
                         clock uncertainty            0.068    -0.948    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)        -0.006    -0.954    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.954    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.618%)  route 0.155ns (45.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.598    -0.566    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/Q
                         net (fo=2, routed)           0.155    -0.271    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7][2]
    SLICE_X3Y83          LUT3 (Prop_lut3_I2_O)        0.045    -0.226 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[2]_INST_0/O
                         net (fo=1, routed)           0.000    -0.226    uart_rx_design_i/led_controller/inst/data[2]
    SLICE_X3Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.870    -0.803    uart_rx_design_i/led_controller/inst/clk
    SLICE_X3Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[2]/C
                         clock pessimism              0.275    -0.528    
                         clock uncertainty            0.068    -0.460    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.091    -0.369    uart_rx_design_i/led_controller/inst/led_reg[2]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.189ns (51.740%)  route 0.176ns (48.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.597    -0.567    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state_reg[1]/Q
                         net (fo=36, routed)          0.176    -0.250    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/state[1]
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.048    -0.202 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.202    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_2__0_n_0
    SLICE_X2Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.869    -0.804    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X2Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[7]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.068    -0.484    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.131    -0.353    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.340%)  route 0.176ns (48.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.597    -0.567    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state_reg[1]/Q
                         net (fo=36, routed)          0.176    -0.250    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/state[1]
    SLICE_X2Y82          LUT2 (Prop_lut2_I1_O)        0.045    -0.205 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.205    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[0]_i_1__0_n_0
    SLICE_X2Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.869    -0.804    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X2Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[0]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.068    -0.484    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.120    -0.364    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379    -1.310    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -1.016    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.888 r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.768    uart_rx_design_i/clk_gen/inst/seq_reg1[1]
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.421    -1.824    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.781 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500    -1.281    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.266    -1.016    
                         clock uncertainty            0.068    -0.948    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.017    -0.931    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.931    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.716%)  route 0.154ns (45.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.599    -0.565    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[4]/Q
                         net (fo=2, routed)           0.154    -0.270    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg_n_0_[4]
    SLICE_X0Y83          LUT3 (Prop_lut3_I0_O)        0.045    -0.225 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[4]_INST_0/O
                         net (fo=1, routed)           0.000    -0.225    uart_rx_design_i/led_controller/inst/data[4]
    SLICE_X0Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.870    -0.803    uart_rx_design_i/led_controller/inst/clk
    SLICE_X0Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[4]/C
                         clock pessimism              0.251    -0.552    
                         clock uncertainty            0.068    -0.484    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.091    -0.393    uart_rx_design_i/led_controller/inst/led_reg[4]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.112%)  route 0.185ns (49.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.599    -0.565    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/Q
                         net (fo=2, routed)           0.185    -0.239    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg_n_0_[1]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.045    -0.194 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[1]_INST_0/O
                         net (fo=1, routed)           0.000    -0.194    uart_rx_design_i/led_controller/inst/data[1]
    SLICE_X2Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.870    -0.803    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[1]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.068    -0.483    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.121    -0.362    uart_rx_design_i/led_controller/inst/led_reg[1]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.357%)  route 0.215ns (53.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.598    -0.566    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/Q
                         net (fo=2, routed)           0.215    -0.210    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7][0]
    SLICE_X2Y83          LUT3 (Prop_lut3_I2_O)        0.045    -0.165 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[0]_INST_0/O
                         net (fo=1, routed)           0.000    -0.165    uart_rx_design_i/led_controller/inst/data[0]
    SLICE_X2Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.870    -0.803    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[0]/C
                         clock pessimism              0.275    -0.528    
                         clock uncertainty            0.068    -0.460    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.120    -0.340    uart_rx_design_i/led_controller/inst/led_reg[0]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.175    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_uart_rx_design_clk_wiz_0_0
  To Clock:  sys_clk_uart_rx_design_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.828ns (20.628%)  route 3.186ns (79.372%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.714    -0.826    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/Q
                         net (fo=20, routed)          1.210     0.840    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg_n_0_[9]
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.124     0.964 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.886     1.850    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.124     1.974 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.447     2.421    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I2_O)        0.124     2.545 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0/O
                         net (fo=8, routed)           0.643     3.188    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0_n_0
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.598     8.578    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/C
                         clock pessimism              0.575     9.153    
                         clock uncertainty           -0.068     9.085    
    SLICE_X1Y83          FDRE (Setup_fdre_C_CE)      -0.205     8.880    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.828ns (20.628%)  route 3.186ns (79.372%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.714    -0.826    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/Q
                         net (fo=20, routed)          1.210     0.840    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg_n_0_[9]
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.124     0.964 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.886     1.850    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.124     1.974 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.447     2.421    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I2_O)        0.124     2.545 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0/O
                         net (fo=8, routed)           0.643     3.188    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0_n_0
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.598     8.578    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[3]/C
                         clock pessimism              0.575     9.153    
                         clock uncertainty           -0.068     9.085    
    SLICE_X1Y83          FDRE (Setup_fdre_C_CE)      -0.205     8.880    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[3]
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.828ns (20.628%)  route 3.186ns (79.372%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.714    -0.826    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/Q
                         net (fo=20, routed)          1.210     0.840    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg_n_0_[9]
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.124     0.964 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.886     1.850    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.124     1.974 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.447     2.421    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I2_O)        0.124     2.545 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0/O
                         net (fo=8, routed)           0.643     3.188    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0_n_0
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.598     8.578    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[4]/C
                         clock pessimism              0.575     9.153    
                         clock uncertainty           -0.068     9.085    
    SLICE_X1Y83          FDRE (Setup_fdre_C_CE)      -0.205     8.880    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[4]
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.828ns (20.628%)  route 3.186ns (79.372%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.714    -0.826    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/Q
                         net (fo=20, routed)          1.210     0.840    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg_n_0_[9]
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.124     0.964 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.886     1.850    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.124     1.974 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.447     2.421    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I2_O)        0.124     2.545 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0/O
                         net (fo=8, routed)           0.643     3.188    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0_n_0
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.598     8.578    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[5]/C
                         clock pessimism              0.575     9.153    
                         clock uncertainty           -0.068     9.085    
    SLICE_X1Y83          FDRE (Setup_fdre_C_CE)      -0.205     8.880    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[5]
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.772ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 1.653ns (39.639%)  route 2.517ns (60.361%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.714    -0.826    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/Q
                         net (fo=20, routed)          1.551     1.181    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg_n_0_[9]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.837 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/next_ticks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.837    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/next_ticks0_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.076 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/next_ticks0_carry__2/O[2]
                         net (fo=1, routed)           0.967     3.042    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/next_ticks0_carry__2_n_5
    SLICE_X0Y82          LUT6 (Prop_lut6_I5_O)        0.302     3.344 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_1__0/O
                         net (fo=1, routed)           0.000     3.344    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_1__0_n_0
    SLICE_X0Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.597     8.577    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X0Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[15]/C
                         clock pessimism              0.575     9.152    
                         clock uncertainty           -0.068     9.084    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.032     9.116    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[15]
  -------------------------------------------------------------------
                         required time                          9.116    
                         arrival time                          -3.344    
  -------------------------------------------------------------------
                         slack                                  5.772    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.828ns (21.427%)  route 3.036ns (78.573%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.714    -0.826    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/Q
                         net (fo=20, routed)          1.210     0.840    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg_n_0_[9]
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.124     0.964 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.886     1.850    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.124     1.974 f  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.447     2.421    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I2_O)        0.124     2.545 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0/O
                         net (fo=8, routed)           0.493     3.039    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_1__0_n_0
    SLICE_X1Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.597     8.577    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X1Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[6]/C
                         clock pessimism              0.575     9.152    
                         clock uncertainty           -0.068     9.084    
    SLICE_X1Y82          FDRE (Setup_fdre_C_CE)      -0.205     8.879    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[6]
  -------------------------------------------------------------------
                         required time                          8.879    
                         arrival time                          -3.039    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.853ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 1.749ns (42.788%)  route 2.339ns (57.212%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.714    -0.826    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/Q
                         net (fo=20, routed)          1.551     1.181    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg_n_0_[9]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.837 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/next_ticks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.837    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/next_ticks0_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.171 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/next_ticks0_carry__2/O[1]
                         net (fo=1, routed)           0.788     2.959    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/next_ticks0_carry__2_n_6
    SLICE_X0Y82          LUT6 (Prop_lut6_I5_O)        0.303     3.262 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[14]_i_1__0/O
                         net (fo=1, routed)           0.000     3.262    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[14]_i_1__0_n_0
    SLICE_X0Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.597     8.577    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X0Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[14]/C
                         clock pessimism              0.575     9.152    
                         clock uncertainty           -0.068     9.084    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.031     9.115    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[14]
  -------------------------------------------------------------------
                         required time                          9.115    
                         arrival time                          -3.262    
  -------------------------------------------------------------------
                         slack                                  5.853    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.828ns (21.526%)  route 3.018ns (78.474%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.711    -0.829    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X5Y79          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[3]/Q
                         net (fo=6, routed)           0.958     0.585    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[3]
    SLICE_X7Y80          LUT4 (Prop_lut4_I0_O)        0.124     0.709 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.760     1.470    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I1_O)        0.124     1.594 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.826     2.419    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124     2.543 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.474     3.018    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.596     8.576    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/C
                         clock pessimism              0.576     9.152    
                         clock uncertainty           -0.068     9.084    
    SLICE_X4Y83          FDRE (Setup_fdre_C_CE)      -0.205     8.879    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]
  -------------------------------------------------------------------
                         required time                          8.879    
                         arrival time                          -3.018    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.828ns (21.526%)  route 3.018ns (78.474%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.711    -0.829    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X5Y79          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[3]/Q
                         net (fo=6, routed)           0.958     0.585    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[3]
    SLICE_X7Y80          LUT4 (Prop_lut4_I0_O)        0.124     0.709 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.760     1.470    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I1_O)        0.124     1.594 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.826     2.419    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124     2.543 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.474     3.018    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.596     8.576    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]/C
                         clock pessimism              0.576     9.152    
                         clock uncertainty           -0.068     9.084    
    SLICE_X4Y83          FDRE (Setup_fdre_C_CE)      -0.205     8.879    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.879    
                         arrival time                          -3.018    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.828ns (21.526%)  route 3.018ns (78.474%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.711    -0.829    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X5Y79          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[3]/Q
                         net (fo=6, routed)           0.958     0.585    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[3]
    SLICE_X7Y80          LUT4 (Prop_lut4_I0_O)        0.124     0.709 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.760     1.470    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I1_O)        0.124     1.594 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.826     2.419    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124     2.543 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.474     3.018    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.596     8.576    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/C
                         clock pessimism              0.576     9.152    
                         clock uncertainty           -0.068     9.084    
    SLICE_X4Y83          FDRE (Setup_fdre_C_CE)      -0.205     8.879    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]
  -------------------------------------------------------------------
                         required time                          8.879    
                         arrival time                          -3.018    
  -------------------------------------------------------------------
                         slack                                  5.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379    -1.310    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -1.016    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.875 r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.819    uart_rx_design_i/clk_gen/inst/seq_reg1[0]
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.421    -1.824    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.781 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500    -1.281    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.016    
                         clock uncertainty            0.068    -0.948    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.075    -0.873    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.873    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.067%)  route 0.091ns (32.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.597    -0.567    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[9]/Q
                         net (fo=20, routed)          0.091    -0.335    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg_n_0_[9]
    SLICE_X2Y81          LUT6 (Prop_lut6_I3_O)        0.045    -0.290 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.290    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[0]_i_1__0_n_0
    SLICE_X2Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.868    -0.805    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X2Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[0]/C
                         clock pessimism              0.251    -0.554    
                         clock uncertainty            0.068    -0.486    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.120    -0.366    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[0]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart_rx_design_i/clk_gen/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/clk_gen/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379    -1.310    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -1.016    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.888 r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.833    uart_rx_design_i/clk_gen/inst/seq_reg1[6]
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.421    -1.824    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.781 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500    -1.281    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.016    
                         clock uncertainty            0.068    -0.948    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)        -0.006    -0.954    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.954    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.618%)  route 0.155ns (45.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.598    -0.566    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/Q
                         net (fo=2, routed)           0.155    -0.271    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7][2]
    SLICE_X3Y83          LUT3 (Prop_lut3_I2_O)        0.045    -0.226 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[2]_INST_0/O
                         net (fo=1, routed)           0.000    -0.226    uart_rx_design_i/led_controller/inst/data[2]
    SLICE_X3Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.870    -0.803    uart_rx_design_i/led_controller/inst/clk
    SLICE_X3Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[2]/C
                         clock pessimism              0.275    -0.528    
                         clock uncertainty            0.068    -0.460    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.091    -0.369    uart_rx_design_i/led_controller/inst/led_reg[2]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.189ns (51.740%)  route 0.176ns (48.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.597    -0.567    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state_reg[1]/Q
                         net (fo=36, routed)          0.176    -0.250    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/state[1]
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.048    -0.202 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.202    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7]_i_2__0_n_0
    SLICE_X2Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.869    -0.804    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X2Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[7]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.068    -0.484    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.131    -0.353    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.340%)  route 0.176ns (48.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.597    -0.567    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/FSM_sequential_state_reg[1]/Q
                         net (fo=36, routed)          0.176    -0.250    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/state[1]
    SLICE_X2Y82          LUT2 (Prop_lut2_I1_O)        0.045    -0.205 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.205    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[0]_i_1__0_n_0
    SLICE_X2Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.869    -0.804    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X2Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[0]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.068    -0.484    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.120    -0.364    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379    -1.310    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -1.016    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.888 r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.768    uart_rx_design_i/clk_gen/inst/seq_reg1[1]
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.421    -1.824    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.781 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500    -1.281    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.266    -1.016    
                         clock uncertainty            0.068    -0.948    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.017    -0.931    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.931    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.716%)  route 0.154ns (45.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.599    -0.565    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[4]/Q
                         net (fo=2, routed)           0.154    -0.270    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg_n_0_[4]
    SLICE_X0Y83          LUT3 (Prop_lut3_I0_O)        0.045    -0.225 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[4]_INST_0/O
                         net (fo=1, routed)           0.000    -0.225    uart_rx_design_i/led_controller/inst/data[4]
    SLICE_X0Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.870    -0.803    uart_rx_design_i/led_controller/inst/clk
    SLICE_X0Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[4]/C
                         clock pessimism              0.251    -0.552    
                         clock uncertainty            0.068    -0.484    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.091    -0.393    uart_rx_design_i/led_controller/inst/led_reg[4]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.112%)  route 0.185ns (49.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.599    -0.565    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/Q
                         net (fo=2, routed)           0.185    -0.239    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg_n_0_[1]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.045    -0.194 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[1]_INST_0/O
                         net (fo=1, routed)           0.000    -0.194    uart_rx_design_i/led_controller/inst/data[1]
    SLICE_X2Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.870    -0.803    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[1]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.068    -0.483    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.121    -0.362    uart_rx_design_i/led_controller/inst/led_reg[1]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.357%)  route 0.215ns (53.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.598    -0.566    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/Q
                         net (fo=2, routed)           0.215    -0.210    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7][0]
    SLICE_X2Y83          LUT3 (Prop_lut3_I2_O)        0.045    -0.165 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[0]_INST_0/O
                         net (fo=1, routed)           0.000    -0.165    uart_rx_design_i/led_controller/inst/data[0]
    SLICE_X2Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.870    -0.803    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[0]/C
                         clock pessimism              0.275    -0.528    
                         clock uncertainty            0.068    -0.460    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.120    -0.340    uart_rx_design_i/led_controller/inst/led_reg[0]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.175    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_uart_rx_design_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_uart_rx_design_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_uart_rx_design_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    uart_rx_design_i/clk_gen/inst/clkfbout_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  uart_rx_design_i/clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    uart_rx_design_i/clk_gen/inst/clkfbout_buf_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_uart_rx_design_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/clkfbout_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    uart_rx_design_i/clk_gen/inst/clkfbout_buf_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_uart_rx_design_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_uart_rx_design_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_uart_rx_design_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    uart_rx_design_i/clk_gen/inst/clkfbout_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  uart_rx_design_i/clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    uart_rx_design_i/clk_gen/inst/clkfbout_buf_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_uart_rx_design_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/clkfbout_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    uart_rx_design_i/clk_gen/inst/clkfbout_buf_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_uart_rx_design_clk_wiz_0_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.703ns  (logic 4.009ns (59.801%)  route 2.695ns (40.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.717    -0.823    uart_rx_design_i/led_controller/inst/clk
    SLICE_X3Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  uart_rx_design_i/led_controller/inst/led_reg[2]/Q
                         net (fo=1, routed)           2.695     2.328    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     5.880 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.880    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.610ns  (logic 4.038ns (61.097%)  route 2.571ns (38.903%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.717    -0.823    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.305 r  uart_rx_design_i/led_controller/inst/led_reg[0]/Q
                         net (fo=1, routed)           2.571     2.267    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     5.787 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.787    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.527ns  (logic 4.207ns (64.460%)  route 2.320ns (35.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.717    -0.823    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.478    -0.345 r  uart_rx_design_i/led_controller/inst/led_reg[7]/Q
                         net (fo=1, routed)           2.320     1.975    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.729     5.704 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.704    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.377ns  (logic 4.073ns (63.869%)  route 2.304ns (36.131%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.717    -0.823    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.305 r  uart_rx_design_i/led_controller/inst/led_reg[6]/Q
                         net (fo=1, routed)           2.304     1.999    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555     5.554 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.554    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.320ns  (logic 4.053ns (64.139%)  route 2.266ns (35.861%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.717    -0.823    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.305 r  uart_rx_design_i/led_controller/inst/led_reg[1]/Q
                         net (fo=1, routed)           2.266     1.962    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     5.497 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.497    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.309ns  (logic 4.008ns (63.526%)  route 2.301ns (36.474%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.717    -0.823    uart_rx_design_i/led_controller/inst/clk
    SLICE_X0Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  uart_rx_design_i/led_controller/inst/led_reg[5]/Q
                         net (fo=1, routed)           2.301     1.934    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552     5.486 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.486    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.871ns  (logic 4.069ns (69.302%)  route 1.802ns (30.698%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.717    -0.823    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.305 r  uart_rx_design_i/led_controller/inst/led_reg[3]/Q
                         net (fo=1, routed)           1.802     1.497    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     5.048 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.048    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.724ns  (logic 4.008ns (70.017%)  route 1.716ns (29.983%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.717    -0.823    uart_rx_design_i/led_controller/inst/clk
    SLICE_X0Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  uart_rx_design_i/led_controller/inst/led_reg[4]/Q
                         net (fo=1, routed)           1.716     1.350    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552     4.901 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.901    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.393ns (79.414%)  route 0.361ns (20.586%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.599    -0.565    uart_rx_design_i/led_controller/inst/clk
    SLICE_X0Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uart_rx_design_i/led_controller/inst/led_reg[4]/Q
                         net (fo=1, routed)           0.361    -0.063    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     1.189 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.189    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.793ns  (logic 1.415ns (78.913%)  route 0.378ns (21.087%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.599    -0.565    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  uart_rx_design_i/led_controller/inst/led_reg[3]/Q
                         net (fo=1, routed)           0.378    -0.023    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     1.228 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.228    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.976ns  (logic 1.400ns (70.842%)  route 0.576ns (29.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.599    -0.565    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  uart_rx_design_i/led_controller/inst/led_reg[1]/Q
                         net (fo=1, routed)           0.576     0.175    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.411 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.411    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.020ns  (logic 1.393ns (68.998%)  route 0.626ns (31.002%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.599    -0.565    uart_rx_design_i/led_controller/inst/clk
    SLICE_X0Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uart_rx_design_i/led_controller/inst/led_reg[5]/Q
                         net (fo=1, routed)           0.626     0.202    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     1.454 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.454    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.027ns  (logic 1.420ns (70.045%)  route 0.607ns (29.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.599    -0.565    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  uart_rx_design_i/led_controller/inst/led_reg[6]/Q
                         net (fo=1, routed)           0.607     0.206    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     1.461 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.461    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.385ns (66.933%)  route 0.684ns (33.067%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.599    -0.565    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  uart_rx_design_i/led_controller/inst/led_reg[0]/Q
                         net (fo=1, routed)           0.684     0.283    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.504 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.504    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.457ns (70.259%)  route 0.617ns (29.741%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.599    -0.565    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.148    -0.417 r  uart_rx_design_i/led_controller/inst/led_reg[7]/Q
                         net (fo=1, routed)           0.617     0.199    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.309     1.508 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.508    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.166ns  (logic 1.394ns (64.375%)  route 0.772ns (35.625%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.599    -0.565    uart_rx_design_i/led_controller/inst/clk
    SLICE_X3Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uart_rx_design_i/led_controller/inst/led_reg[2]/Q
                         net (fo=1, routed)           0.772     0.347    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     1.601 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.601    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_uart_rx_design_clk_wiz_0_0_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.703ns  (logic 4.009ns (59.801%)  route 2.695ns (40.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.717    -0.823    uart_rx_design_i/led_controller/inst/clk
    SLICE_X3Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  uart_rx_design_i/led_controller/inst/led_reg[2]/Q
                         net (fo=1, routed)           2.695     2.328    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     5.880 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.880    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.610ns  (logic 4.038ns (61.097%)  route 2.571ns (38.903%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.717    -0.823    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.305 r  uart_rx_design_i/led_controller/inst/led_reg[0]/Q
                         net (fo=1, routed)           2.571     2.267    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     5.787 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.787    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.527ns  (logic 4.207ns (64.460%)  route 2.320ns (35.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.717    -0.823    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.478    -0.345 r  uart_rx_design_i/led_controller/inst/led_reg[7]/Q
                         net (fo=1, routed)           2.320     1.975    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.729     5.704 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.704    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.377ns  (logic 4.073ns (63.869%)  route 2.304ns (36.131%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.717    -0.823    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.305 r  uart_rx_design_i/led_controller/inst/led_reg[6]/Q
                         net (fo=1, routed)           2.304     1.999    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555     5.554 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.554    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.320ns  (logic 4.053ns (64.139%)  route 2.266ns (35.861%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.717    -0.823    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.305 r  uart_rx_design_i/led_controller/inst/led_reg[1]/Q
                         net (fo=1, routed)           2.266     1.962    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     5.497 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.497    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.309ns  (logic 4.008ns (63.526%)  route 2.301ns (36.474%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.717    -0.823    uart_rx_design_i/led_controller/inst/clk
    SLICE_X0Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  uart_rx_design_i/led_controller/inst/led_reg[5]/Q
                         net (fo=1, routed)           2.301     1.934    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552     5.486 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.486    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.871ns  (logic 4.069ns (69.302%)  route 1.802ns (30.698%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.717    -0.823    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.305 r  uart_rx_design_i/led_controller/inst/led_reg[3]/Q
                         net (fo=1, routed)           1.802     1.497    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     5.048 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.048    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.724ns  (logic 4.008ns (70.017%)  route 1.716ns (29.983%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.717    -0.823    uart_rx_design_i/led_controller/inst/clk
    SLICE_X0Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  uart_rx_design_i/led_controller/inst/led_reg[4]/Q
                         net (fo=1, routed)           1.716     1.350    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552     4.901 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.901    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.393ns (79.414%)  route 0.361ns (20.586%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.599    -0.565    uart_rx_design_i/led_controller/inst/clk
    SLICE_X0Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uart_rx_design_i/led_controller/inst/led_reg[4]/Q
                         net (fo=1, routed)           0.361    -0.063    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     1.189 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.189    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.793ns  (logic 1.415ns (78.913%)  route 0.378ns (21.087%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.599    -0.565    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  uart_rx_design_i/led_controller/inst/led_reg[3]/Q
                         net (fo=1, routed)           0.378    -0.023    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     1.228 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.228    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.976ns  (logic 1.400ns (70.842%)  route 0.576ns (29.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.599    -0.565    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  uart_rx_design_i/led_controller/inst/led_reg[1]/Q
                         net (fo=1, routed)           0.576     0.175    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.411 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.411    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.020ns  (logic 1.393ns (68.998%)  route 0.626ns (31.002%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.599    -0.565    uart_rx_design_i/led_controller/inst/clk
    SLICE_X0Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uart_rx_design_i/led_controller/inst/led_reg[5]/Q
                         net (fo=1, routed)           0.626     0.202    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     1.454 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.454    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.027ns  (logic 1.420ns (70.045%)  route 0.607ns (29.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.599    -0.565    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  uart_rx_design_i/led_controller/inst/led_reg[6]/Q
                         net (fo=1, routed)           0.607     0.206    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     1.461 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.461    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.385ns (66.933%)  route 0.684ns (33.067%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.599    -0.565    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  uart_rx_design_i/led_controller/inst/led_reg[0]/Q
                         net (fo=1, routed)           0.684     0.283    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.504 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.504    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.457ns (70.259%)  route 0.617ns (29.741%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.599    -0.565    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.148    -0.417 r  uart_rx_design_i/led_controller/inst/led_reg[7]/Q
                         net (fo=1, routed)           0.617     0.199    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.309     1.508 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.508    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.166ns  (logic 1.394ns (64.375%)  route 0.772ns (35.625%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.599    -0.565    uart_rx_design_i/led_controller/inst/clk
    SLICE_X3Y83          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uart_rx_design_i/led_controller/inst/led_reg[2]/Q
                         net (fo=1, routed)           0.772     0.347    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     1.601 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.601    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_uart_rx_design_clk_wiz_0_0

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BAUD_SELECT
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.272ns  (logic 1.602ns (30.380%)  route 3.670ns (69.620%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  BAUD_SELECT (IN)
                         net (fo=0)                   0.000     0.000    BAUD_SELECT
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  BAUD_SELECT_IBUF_inst/O
                         net (fo=33, routed)          3.012     4.489    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/baud_sel
    SLICE_X4Y80          LUT6 (Prop_lut6_I2_O)        0.124     4.613 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit[3]_i_1/O
                         net (fo=4, routed)           0.658     5.272    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit
    SLICE_X4Y79          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.592    -1.428    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y79          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit_reg[0]/C

Slack:                    inf
  Source:                 BAUD_SELECT
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.272ns  (logic 1.602ns (30.380%)  route 3.670ns (69.620%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  BAUD_SELECT (IN)
                         net (fo=0)                   0.000     0.000    BAUD_SELECT
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  BAUD_SELECT_IBUF_inst/O
                         net (fo=33, routed)          3.012     4.489    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/baud_sel
    SLICE_X4Y80          LUT6 (Prop_lut6_I2_O)        0.124     4.613 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit[3]_i_1/O
                         net (fo=4, routed)           0.658     5.272    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit
    SLICE_X4Y79          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.592    -1.428    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y79          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit_reg[1]/C

Slack:                    inf
  Source:                 BAUD_SELECT
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.272ns  (logic 1.602ns (30.380%)  route 3.670ns (69.620%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  BAUD_SELECT (IN)
                         net (fo=0)                   0.000     0.000    BAUD_SELECT
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  BAUD_SELECT_IBUF_inst/O
                         net (fo=33, routed)          3.012     4.489    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/baud_sel
    SLICE_X4Y80          LUT6 (Prop_lut6_I2_O)        0.124     4.613 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit[3]_i_1/O
                         net (fo=4, routed)           0.658     5.272    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit
    SLICE_X4Y79          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.592    -1.428    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y79          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit_reg[2]/C

Slack:                    inf
  Source:                 BAUD_SELECT
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.272ns  (logic 1.602ns (30.380%)  route 3.670ns (69.620%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  BAUD_SELECT (IN)
                         net (fo=0)                   0.000     0.000    BAUD_SELECT
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  BAUD_SELECT_IBUF_inst/O
                         net (fo=33, routed)          3.012     4.489    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/baud_sel
    SLICE_X4Y80          LUT6 (Prop_lut6_I2_O)        0.124     4.613 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit[3]_i_1/O
                         net (fo=4, routed)           0.658     5.272    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit
    SLICE_X4Y79          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.592    -1.428    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y79          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit_reg[3]/C

Slack:                    inf
  Source:                 BAUD_SELECT
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.104ns  (logic 1.726ns (33.806%)  route 3.379ns (66.194%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  BAUD_SELECT (IN)
                         net (fo=0)                   0.000     0.000    BAUD_SELECT
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  BAUD_SELECT_IBUF_inst/O
                         net (fo=33, routed)          2.641     4.119    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/baud_sel
    SLICE_X5Y80          LUT6 (Prop_lut6_I2_O)        0.124     4.243 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_3/O
                         net (fo=1, routed)           0.263     4.506    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_3_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I5_O)        0.124     4.630 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.474     5.104    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.596    -1.424    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/C

Slack:                    inf
  Source:                 BAUD_SELECT
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.104ns  (logic 1.726ns (33.806%)  route 3.379ns (66.194%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  BAUD_SELECT (IN)
                         net (fo=0)                   0.000     0.000    BAUD_SELECT
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  BAUD_SELECT_IBUF_inst/O
                         net (fo=33, routed)          2.641     4.119    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/baud_sel
    SLICE_X5Y80          LUT6 (Prop_lut6_I2_O)        0.124     4.243 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_3/O
                         net (fo=1, routed)           0.263     4.506    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_3_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I5_O)        0.124     4.630 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.474     5.104    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.596    -1.424    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]/C

Slack:                    inf
  Source:                 BAUD_SELECT
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.104ns  (logic 1.726ns (33.806%)  route 3.379ns (66.194%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  BAUD_SELECT (IN)
                         net (fo=0)                   0.000     0.000    BAUD_SELECT
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  BAUD_SELECT_IBUF_inst/O
                         net (fo=33, routed)          2.641     4.119    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/baud_sel
    SLICE_X5Y80          LUT6 (Prop_lut6_I2_O)        0.124     4.243 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_3/O
                         net (fo=1, routed)           0.263     4.506    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_3_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I5_O)        0.124     4.630 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.474     5.104    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.596    -1.424    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/C

Slack:                    inf
  Source:                 BAUD_SELECT
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.104ns  (logic 1.726ns (33.806%)  route 3.379ns (66.194%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  BAUD_SELECT (IN)
                         net (fo=0)                   0.000     0.000    BAUD_SELECT
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  BAUD_SELECT_IBUF_inst/O
                         net (fo=33, routed)          2.641     4.119    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/baud_sel
    SLICE_X5Y80          LUT6 (Prop_lut6_I2_O)        0.124     4.243 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_3/O
                         net (fo=1, routed)           0.263     4.506    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_3_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I5_O)        0.124     4.630 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.474     5.104    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.596    -1.424    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[3]/C

Slack:                    inf
  Source:                 BAUD_SELECT
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.104ns  (logic 1.726ns (33.806%)  route 3.379ns (66.194%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  BAUD_SELECT (IN)
                         net (fo=0)                   0.000     0.000    BAUD_SELECT
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  BAUD_SELECT_IBUF_inst/O
                         net (fo=33, routed)          2.641     4.119    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/baud_sel
    SLICE_X5Y80          LUT6 (Prop_lut6_I2_O)        0.124     4.243 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_3/O
                         net (fo=1, routed)           0.263     4.506    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_3_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I5_O)        0.124     4.630 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.474     5.104    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.596    -1.424    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[4]/C

Slack:                    inf
  Source:                 BAUD_SELECT
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.104ns  (logic 1.726ns (33.806%)  route 3.379ns (66.194%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  BAUD_SELECT (IN)
                         net (fo=0)                   0.000     0.000    BAUD_SELECT
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  BAUD_SELECT_IBUF_inst/O
                         net (fo=33, routed)          2.641     4.119    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/baud_sel
    SLICE_X5Y80          LUT6 (Prop_lut6_I2_O)        0.124     4.243 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_3/O
                         net (fo=1, routed)           0.263     4.506    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_3_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I5_O)        0.124     4.630 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.474     5.104    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.596    -1.424    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.244ns (39.042%)  route 0.382ns (60.958%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RESET_IBUF_inst/O
                         net (fo=68, routed)          0.382     0.626    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rst
    SLICE_X1Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.869    -0.804    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X1Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[6]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.244ns (38.773%)  route 0.386ns (61.227%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RESET_IBUF_inst/O
                         net (fo=68, routed)          0.386     0.630    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rst
    SLICE_X0Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.869    -0.804    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X0Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[11]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.244ns (38.773%)  route 0.386ns (61.227%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RESET_IBUF_inst/O
                         net (fo=68, routed)          0.386     0.630    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rst
    SLICE_X0Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.869    -0.804    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X0Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[12]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.244ns (38.773%)  route 0.386ns (61.227%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RESET_IBUF_inst/O
                         net (fo=68, routed)          0.386     0.630    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rst
    SLICE_X0Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.869    -0.804    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X0Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[14]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.244ns (38.773%)  route 0.386ns (61.227%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RESET_IBUF_inst/O
                         net (fo=68, routed)          0.386     0.630    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rst
    SLICE_X0Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.869    -0.804    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X0Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[15]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.244ns (36.512%)  route 0.425ns (63.488%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RESET_IBUF_inst/O
                         net (fo=68, routed)          0.425     0.670    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rst
    SLICE_X0Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.868    -0.805    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X0Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[10]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.244ns (36.512%)  route 0.425ns (63.488%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RESET_IBUF_inst/O
                         net (fo=68, routed)          0.425     0.670    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rst
    SLICE_X0Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.868    -0.805    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X0Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[5]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.244ns (36.512%)  route 0.425ns (63.488%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RESET_IBUF_inst/O
                         net (fo=68, routed)          0.425     0.670    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rst
    SLICE_X0Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.868    -0.805    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X0Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[8]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.244ns (35.081%)  route 0.452ns (64.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RESET_IBUF_inst/O
                         net (fo=68, routed)          0.452     0.697    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rst
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.870    -0.803    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.244ns (35.081%)  route 0.452ns (64.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RESET_IBUF_inst/O
                         net (fo=68, routed)          0.452     0.697    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rst
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.870    -0.803    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_uart_rx_design_clk_wiz_0_0_1

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BAUD_SELECT
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.272ns  (logic 1.602ns (30.380%)  route 3.670ns (69.620%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  BAUD_SELECT (IN)
                         net (fo=0)                   0.000     0.000    BAUD_SELECT
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  BAUD_SELECT_IBUF_inst/O
                         net (fo=33, routed)          3.012     4.489    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/baud_sel
    SLICE_X4Y80          LUT6 (Prop_lut6_I2_O)        0.124     4.613 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit[3]_i_1/O
                         net (fo=4, routed)           0.658     5.272    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit
    SLICE_X4Y79          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.592    -1.428    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y79          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit_reg[0]/C

Slack:                    inf
  Source:                 BAUD_SELECT
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.272ns  (logic 1.602ns (30.380%)  route 3.670ns (69.620%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  BAUD_SELECT (IN)
                         net (fo=0)                   0.000     0.000    BAUD_SELECT
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  BAUD_SELECT_IBUF_inst/O
                         net (fo=33, routed)          3.012     4.489    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/baud_sel
    SLICE_X4Y80          LUT6 (Prop_lut6_I2_O)        0.124     4.613 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit[3]_i_1/O
                         net (fo=4, routed)           0.658     5.272    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit
    SLICE_X4Y79          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.592    -1.428    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y79          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit_reg[1]/C

Slack:                    inf
  Source:                 BAUD_SELECT
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.272ns  (logic 1.602ns (30.380%)  route 3.670ns (69.620%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  BAUD_SELECT (IN)
                         net (fo=0)                   0.000     0.000    BAUD_SELECT
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  BAUD_SELECT_IBUF_inst/O
                         net (fo=33, routed)          3.012     4.489    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/baud_sel
    SLICE_X4Y80          LUT6 (Prop_lut6_I2_O)        0.124     4.613 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit[3]_i_1/O
                         net (fo=4, routed)           0.658     5.272    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit
    SLICE_X4Y79          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.592    -1.428    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y79          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit_reg[2]/C

Slack:                    inf
  Source:                 BAUD_SELECT
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.272ns  (logic 1.602ns (30.380%)  route 3.670ns (69.620%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  BAUD_SELECT (IN)
                         net (fo=0)                   0.000     0.000    BAUD_SELECT
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  BAUD_SELECT_IBUF_inst/O
                         net (fo=33, routed)          3.012     4.489    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/baud_sel
    SLICE_X4Y80          LUT6 (Prop_lut6_I2_O)        0.124     4.613 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit[3]_i_1/O
                         net (fo=4, routed)           0.658     5.272    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit
    SLICE_X4Y79          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.592    -1.428    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y79          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/curr_bit_reg[3]/C

Slack:                    inf
  Source:                 BAUD_SELECT
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.104ns  (logic 1.726ns (33.806%)  route 3.379ns (66.194%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  BAUD_SELECT (IN)
                         net (fo=0)                   0.000     0.000    BAUD_SELECT
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  BAUD_SELECT_IBUF_inst/O
                         net (fo=33, routed)          2.641     4.119    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/baud_sel
    SLICE_X5Y80          LUT6 (Prop_lut6_I2_O)        0.124     4.243 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_3/O
                         net (fo=1, routed)           0.263     4.506    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_3_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I5_O)        0.124     4.630 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.474     5.104    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.596    -1.424    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/C

Slack:                    inf
  Source:                 BAUD_SELECT
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.104ns  (logic 1.726ns (33.806%)  route 3.379ns (66.194%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  BAUD_SELECT (IN)
                         net (fo=0)                   0.000     0.000    BAUD_SELECT
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  BAUD_SELECT_IBUF_inst/O
                         net (fo=33, routed)          2.641     4.119    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/baud_sel
    SLICE_X5Y80          LUT6 (Prop_lut6_I2_O)        0.124     4.243 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_3/O
                         net (fo=1, routed)           0.263     4.506    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_3_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I5_O)        0.124     4.630 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.474     5.104    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.596    -1.424    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]/C

Slack:                    inf
  Source:                 BAUD_SELECT
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.104ns  (logic 1.726ns (33.806%)  route 3.379ns (66.194%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  BAUD_SELECT (IN)
                         net (fo=0)                   0.000     0.000    BAUD_SELECT
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  BAUD_SELECT_IBUF_inst/O
                         net (fo=33, routed)          2.641     4.119    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/baud_sel
    SLICE_X5Y80          LUT6 (Prop_lut6_I2_O)        0.124     4.243 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_3/O
                         net (fo=1, routed)           0.263     4.506    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_3_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I5_O)        0.124     4.630 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.474     5.104    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.596    -1.424    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/C

Slack:                    inf
  Source:                 BAUD_SELECT
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.104ns  (logic 1.726ns (33.806%)  route 3.379ns (66.194%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  BAUD_SELECT (IN)
                         net (fo=0)                   0.000     0.000    BAUD_SELECT
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  BAUD_SELECT_IBUF_inst/O
                         net (fo=33, routed)          2.641     4.119    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/baud_sel
    SLICE_X5Y80          LUT6 (Prop_lut6_I2_O)        0.124     4.243 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_3/O
                         net (fo=1, routed)           0.263     4.506    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_3_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I5_O)        0.124     4.630 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.474     5.104    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.596    -1.424    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[3]/C

Slack:                    inf
  Source:                 BAUD_SELECT
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.104ns  (logic 1.726ns (33.806%)  route 3.379ns (66.194%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  BAUD_SELECT (IN)
                         net (fo=0)                   0.000     0.000    BAUD_SELECT
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  BAUD_SELECT_IBUF_inst/O
                         net (fo=33, routed)          2.641     4.119    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/baud_sel
    SLICE_X5Y80          LUT6 (Prop_lut6_I2_O)        0.124     4.243 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_3/O
                         net (fo=1, routed)           0.263     4.506    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_3_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I5_O)        0.124     4.630 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.474     5.104    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.596    -1.424    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[4]/C

Slack:                    inf
  Source:                 BAUD_SELECT
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.104ns  (logic 1.726ns (33.806%)  route 3.379ns (66.194%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  BAUD_SELECT (IN)
                         net (fo=0)                   0.000     0.000    BAUD_SELECT
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  BAUD_SELECT_IBUF_inst/O
                         net (fo=33, routed)          2.641     4.119    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/baud_sel
    SLICE_X5Y80          LUT6 (Prop_lut6_I2_O)        0.124     4.243 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_3/O
                         net (fo=1, routed)           0.263     4.506    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_3_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I5_O)        0.124     4.630 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.474     5.104    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.596    -1.424    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X4Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.244ns (39.042%)  route 0.382ns (60.958%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RESET_IBUF_inst/O
                         net (fo=68, routed)          0.382     0.626    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rst
    SLICE_X1Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.869    -0.804    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X1Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[6]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.244ns (38.773%)  route 0.386ns (61.227%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RESET_IBUF_inst/O
                         net (fo=68, routed)          0.386     0.630    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rst
    SLICE_X0Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.869    -0.804    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X0Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[11]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.244ns (38.773%)  route 0.386ns (61.227%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RESET_IBUF_inst/O
                         net (fo=68, routed)          0.386     0.630    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rst
    SLICE_X0Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.869    -0.804    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X0Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[12]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.244ns (38.773%)  route 0.386ns (61.227%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RESET_IBUF_inst/O
                         net (fo=68, routed)          0.386     0.630    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rst
    SLICE_X0Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.869    -0.804    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X0Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[14]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.244ns (38.773%)  route 0.386ns (61.227%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RESET_IBUF_inst/O
                         net (fo=68, routed)          0.386     0.630    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rst
    SLICE_X0Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.869    -0.804    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X0Y82          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[15]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.244ns (36.512%)  route 0.425ns (63.488%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RESET_IBUF_inst/O
                         net (fo=68, routed)          0.425     0.670    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rst
    SLICE_X0Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.868    -0.805    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X0Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[10]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.244ns (36.512%)  route 0.425ns (63.488%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RESET_IBUF_inst/O
                         net (fo=68, routed)          0.425     0.670    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rst
    SLICE_X0Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.868    -0.805    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X0Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[5]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.244ns (36.512%)  route 0.425ns (63.488%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RESET_IBUF_inst/O
                         net (fo=68, routed)          0.425     0.670    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rst
    SLICE_X0Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.868    -0.805    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X0Y81          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[8]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.244ns (35.081%)  route 0.452ns (64.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RESET_IBUF_inst/O
                         net (fo=68, routed)          0.452     0.697    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rst
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.870    -0.803    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.244ns (35.081%)  route 0.452ns (64.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RESET_IBUF_inst/O
                         net (fo=68, routed)          0.452     0.697    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rst
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.870    -0.803    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X1Y83          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[3]/C





