

================================================================
== Vivado HLS Report for 'matrixMul'
================================================================
* Date:           Sun Dec 10 22:51:05 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        matmul
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                 |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1              |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1          |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |   +++ Loop 1.1.1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |    ++++ Loop 1.1.1.1.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.2          |    ?|    ?|         ?|          -|          -|     ?|    no    |
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_s)
3 --> 
	2  / (tmp_16)
	4  / (!tmp_16)
4 --> 
	5  / (!exitcond2_i)
	7  / (exitcond2_i)
5 --> 
	4  / (exitcond1_i)
	6  / (!exitcond1_i)
6 --> 
	5  / (exitcond_i)
	6  / (!exitcond_i)
7 --> 
	8  / (!tmp_18)
	11  / (tmp_18)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	7  / true
11 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_12 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %C), !map !50

ST_1: stg_13 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(float* %A), !map !56

ST_1: stg_14 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %B), !map !62

ST_1: stg_15 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %wA), !map !68

ST_1: stg_16 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %wB), !map !74

ST_1: stg_17 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %gridDim_x), !map !78

ST_1: stg_18 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %gridDim_y), !map !82

ST_1: stg_19 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %gridDim_z), !map !86

ST_1: stg_20 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 %blockDim_x), !map !90

ST_1: stg_21 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32 %blockDim_y), !map !94

ST_1: stg_22 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i32 %blockDim_z), !map !98

ST_1: stg_23 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixMul_str) nounwind

ST_1: blockDim_z_read [1/1] 0.00ns
:12  %blockDim_z_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %blockDim_z)

ST_1: blockDim_y_read [1/1] 0.00ns
:13  %blockDim_y_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %blockDim_y)

ST_1: blockDim_x_read [1/1] 0.00ns
:14  %blockDim_x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %blockDim_x)

ST_1: gridDim_y_read [1/1] 0.00ns
:15  %gridDim_y_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gridDim_y)

ST_1: gridDim_x_read [1/1] 0.00ns
:16  %gridDim_x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gridDim_x)

ST_1: wB_read [1/1] 0.00ns
:17  %wB_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %wB)

ST_1: wA_read [1/1] 0.00ns
:18  %wA_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %wA)

ST_1: Csub_block_block0 [1/1] 0.00ns
:19  %Csub_block_block0 = alloca [256 x float], align 4

ST_1: As [1/1] 0.00ns
:20  %As = alloca [256 x float], align 4

ST_1: Bs [1/1] 0.00ns
:21  %Bs = alloca [256 x float], align 4

ST_1: bStep_block0 [1/1] 0.00ns
:22  %bStep_block0 = shl i32 %wB_read, 4

ST_1: stg_35 [1/1] 1.57ns
:23  br label %.loopexit10


 <State 2>: 3.94ns
ST_2: blockIdx_block0_y [1/1] 0.00ns
.loopexit10:0  %blockIdx_block0_y = phi i32 [ 0, %0 ], [ %blockIdx_loop_y, %.preheader ]

ST_2: phi_mul [1/1] 0.00ns
.loopexit10:1  %phi_mul = phi i32 [ 0, %0 ], [ %next_mul, %.preheader ]

ST_2: phi_mul1 [1/1] 0.00ns
.loopexit10:2  %phi_mul1 = phi i32 [ 0, %0 ], [ %next_mul2, %.preheader ]

ST_2: next_mul2 [1/1] 2.44ns
.loopexit10:3  %next_mul2 = add i32 %phi_mul1, %wB_read

ST_2: next_mul [1/1] 2.44ns
.loopexit10:4  %next_mul = add i32 %phi_mul, %wA_read

ST_2: tmp_s [1/1] 2.52ns
.loopexit10:5  %tmp_s = icmp eq i32 %blockIdx_block0_y, %gridDim_y_read

ST_2: blockIdx_loop_y [1/1] 2.44ns
.loopexit10:6  %blockIdx_loop_y = add i32 %blockIdx_block0_y, 1

ST_2: stg_43 [1/1] 0.00ns
.loopexit10:7  br i1 %tmp_s, label %7, label %.preheader.preheader

ST_2: a_block0_2 [1/1] 0.00ns
.preheader.preheader:0  %a_block0_2 = shl i32 %phi_mul, 4

ST_2: tmp1 [1/1] 1.97ns
.preheader.preheader:1  %tmp1 = add i32 -1, %a_block0_2

ST_2: aEnd_block0 [1/1] 1.97ns
.preheader.preheader:2  %aEnd_block0 = add i32 %wA_read, %tmp1

ST_2: stg_47 [1/1] 1.57ns
.preheader.preheader:3  br label %.preheader

ST_2: stg_48 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.52ns
ST_3: blockIdx_loop_x [1/1] 0.00ns
.preheader:0  %blockIdx_loop_x = phi i32 [ %tmp_17, %6 ], [ 0, %.preheader.preheader ]

ST_3: tmp_16 [1/1] 2.52ns
.preheader:1  %tmp_16 = icmp eq i32 %blockIdx_loop_x, %gridDim_x_read

ST_3: tmp_17 [1/1] 2.44ns
.preheader:2  %tmp_17 = add i32 %blockIdx_loop_x, 1

ST_3: stg_52 [1/1] 0.00ns
.preheader:3  br i1 %tmp_16, label %.loopexit10, label %1

ST_3: tmp_2 [1/1] 0.00ns
:0  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)

ST_3: stg_54 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(float* %A, [7 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 3840, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4) nounwind

ST_3: stg_55 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface(float* %B, [7 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 6144, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4) nounwind

ST_3: stg_56 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(float* %C, [7 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 10240, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4) nounwind

ST_3: b_block0_2 [1/1] 0.00ns
:4  %b_block0_2 = shl i32 %blockIdx_loop_x, 4

ST_3: stg_58 [1/1] 1.57ns
:5  br label %.loopexit


 <State 4>: 4.09ns
ST_4: threadIdx_2_i [1/1] 0.00ns
.loopexit:0  %threadIdx_2_i = phi i32 [ 0, %1 ], [ %threadIdx_z, %.preheader.i ]

ST_4: exitcond2_i [1/1] 2.52ns
.loopexit:1  %exitcond2_i = icmp eq i32 %threadIdx_2_i, %blockDim_z_read

ST_4: threadIdx_z [1/1] 2.44ns
.loopexit:2  %threadIdx_z = add i32 %threadIdx_2_i, 1

ST_4: stg_62 [1/1] 1.57ns
.loopexit:3  br i1 %exitcond2_i, label %matrixMul_CMP_5.exit, label %.preheader.i


 <State 5>: 2.52ns
ST_5: threadIdx_y [1/1] 0.00ns
.preheader.i:0  %threadIdx_y = phi i32 [ 0, %.loopexit ], [ %tmp_23_i, %3 ]

ST_5: exitcond1_i [1/1] 2.52ns
.preheader.i:1  %exitcond1_i = icmp eq i32 %threadIdx_y, %blockDim_y_read

ST_5: tmp_23_i [1/1] 2.44ns
.preheader.i:2  %tmp_23_i = add i32 %threadIdx_y, 1

ST_5: stg_66 [1/1] 0.00ns
.preheader.i:3  br i1 %exitcond1_i, label %.loopexit, label %2

ST_5: tmp_12 [1/1] 0.00ns
:0  %tmp_12 = trunc i32 %threadIdx_y to i6

ST_5: tmp_34_cast [1/1] 0.00ns
:1  %tmp_34_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp_12, i4 0)

ST_5: stg_69 [1/1] 1.57ns
:2  br label %3


 <State 6>: 4.55ns
ST_6: threadIdx_i [1/1] 0.00ns
:0  %threadIdx_i = phi i32 [ 0, %2 ], [ %threadIdx_x, %4 ]

ST_6: exitcond_i [1/1] 2.52ns
:1  %exitcond_i = icmp eq i32 %threadIdx_i, %blockDim_x_read

ST_6: threadIdx_x [1/1] 2.44ns
:2  %threadIdx_x = add i32 %threadIdx_i, 1

ST_6: stg_73 [1/1] 0.00ns
:3  br i1 %exitcond_i, label %.preheader.i, label %4

ST_6: tmp_13 [1/1] 0.00ns
:0  %tmp_13 = trunc i32 %threadIdx_i to i10

ST_6: tmp_19 [1/1] 1.84ns
:1  %tmp_19 = add i10 %tmp_34_cast, %tmp_13

ST_6: tmp_35_cast [1/1] 0.00ns
:2  %tmp_35_cast = zext i10 %tmp_19 to i64

ST_6: Csub_block_block0_addr [1/1] 0.00ns
:3  %Csub_block_block0_addr = getelementptr [256 x float]* %Csub_block_block0, i64 0, i64 %tmp_35_cast

ST_6: stg_78 [1/1] 2.71ns
:4  store float 0.000000e+00, float* %Csub_block_block0_addr, align 4

ST_6: stg_79 [1/1] 0.00ns
:5  br label %3


 <State 7>: 2.52ns
ST_7: a_block [1/1] 0.00ns
matrixMul_CMP_5.exit:0  %a_block = phi i32 [ %a_block0, %5 ], [ %a_block0_2, %.loopexit ]

ST_7: b_block [1/1] 0.00ns
matrixMul_CMP_5.exit:1  %b_block = phi i32 [ %b_block0, %5 ], [ %b_block0_2, %.loopexit ]

ST_7: tmp_18 [1/1] 2.52ns
matrixMul_CMP_5.exit:2  %tmp_18 = icmp sgt i32 %a_block, %aEnd_block0

ST_7: stg_83 [1/1] 0.00ns
matrixMul_CMP_5.exit:3  br i1 %tmp_18, label %6, label %5

ST_7: stg_84 [2/2] 0.00ns
:0  call fastcc void @matrixMul_matrixMul_TRN_6(i32 %blockDim_x_read, i32 %blockDim_y_read, i32 %blockDim_z_read, [256 x float]* %As, float* %A, i32 %a_block, i32 %wA_read, [256 x float]* %Bs, float* %B, i32 %b_block, i32 %wB_read)

ST_7: a_block0 [1/1] 2.44ns
:2  %a_block0 = add nsw i32 %a_block, 16

ST_7: b_block0 [1/1] 2.44ns
:3  %b_block0 = add nsw i32 %bStep_block0, %b_block

ST_7: tmp [1/1] 2.44ns
:0  %tmp = add i32 %phi_mul1, %blockIdx_loop_x

ST_7: c_block0 [1/1] 0.00ns
:1  %c_block0 = shl i32 %tmp, 4

ST_7: stg_89 [2/2] 0.00ns
:2  call fastcc void @matrixMul_matrixMul_TRN_10_wrapper(i32 %blockDim_x_read, i32 %blockDim_y_read, i32 %blockDim_z_read, float* %C, [256 x float]* %Csub_block_block0, i32 %c_block0, i32 %wB_read)


 <State 8>: 0.00ns
ST_8: stg_90 [1/2] 0.00ns
:0  call fastcc void @matrixMul_matrixMul_TRN_6(i32 %blockDim_x_read, i32 %blockDim_y_read, i32 %blockDim_z_read, [256 x float]* %As, float* %A, i32 %a_block, i32 %wA_read, [256 x float]* %Bs, float* %B, i32 %b_block, i32 %wB_read)


 <State 9>: 0.00ns
ST_9: stg_91 [2/2] 0.00ns
:1  call fastcc void @matrixMul_matrixMul_SNC_7(i32 %blockDim_x_read, i32 %blockDim_y_read, i32 %blockDim_z_read, [256 x float]* %Csub_block_block0, [256 x float]* %As, [256 x float]* %Bs)


 <State 10>: 0.00ns
ST_10: stg_92 [1/2] 0.00ns
:1  call fastcc void @matrixMul_matrixMul_SNC_7(i32 %blockDim_x_read, i32 %blockDim_y_read, i32 %blockDim_z_read, [256 x float]* %Csub_block_block0, [256 x float]* %As, [256 x float]* %Bs)

ST_10: stg_93 [1/1] 0.00ns
:4  br label %matrixMul_CMP_5.exit


 <State 11>: 0.00ns
ST_11: stg_94 [1/2] 0.00ns
:2  call fastcc void @matrixMul_matrixMul_TRN_10_wrapper(i32 %blockDim_x_read, i32 %blockDim_y_read, i32 %blockDim_z_read, float* %C, [256 x float]* %Csub_block_block0, i32 %c_block0, i32 %wB_read)

ST_11: empty [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_2)

ST_11: stg_96 [1/1] 0.00ns
:4  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
