;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 12, #10
	SPL -7, @-20
	JMN 0, #2
	JMN 0, #2
	ADD #0, -640
	SPL 0, -232
	SPL 0, -232
	MOV 0, -202
	ADD 100, 9
	SUB @121, 103
	SUB @127, 106
	SUB 120, 9
	SPL 0, -202
	ADD 10, 9
	MOV -7, <-20
	SUB 12, @10
	SPL 0, -202
	SLT 721, 0
	SPL 0, #2
	SUB 0, -292
	ADD 130, 8
	SLT 100, 9
	SLT #0, -640
	SPL 0, #2
	SPL 0, <-2
	SUB 130, 8
	SPL 0, #2
	ADD 10, 9
	SUB #72, @200
	SUB 12, @10
	SUB @127, 109
	JMZ 100, 9
	SPL 0, -202
	SPL 0, <-2
	SPL 0, -202
	SUB @121, 103
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	CMP 12, @10
	SUB 100, 9
	SPL 0, #2
	CMP -7, @-420
	DJN -1, @-20
	SPL 0, #2
