
001_Tasks.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000064dc  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a0  080066ac  080066ac  000166ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800684c  0800684c  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  0800684c  0800684c  0001684c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006854  08006854  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006854  08006854  00016854  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006858  08006858  00016858  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  0800685c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00014428  20000080  080068dc  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200144a8  080068dc  000244a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001387e  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e2a  00000000  00000000  0003392e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001200  00000000  00000000  00036758  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001078  00000000  00000000  00037958  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024688  00000000  00000000  000389d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015252  00000000  00000000  0005d058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dc4c8  00000000  00000000  000722aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0014e772  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e6c  00000000  00000000  0014e7c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000080 	.word	0x20000080
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006694 	.word	0x08006694

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000084 	.word	0x20000084
 800020c:	08006694 	.word	0x08006694

08000210 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000210:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000212:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000216:	f8df 0088 	ldr.w	r0, [pc, #136]	; 80002a0 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800021a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800021e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000222:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000224:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000226:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000228:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800022a:	d332      	bcc.n	8000292 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800022c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800022e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000230:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000232:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000234:	d314      	bcc.n	8000260 <_CheckCase2>

08000236 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000236:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000238:	19d0      	adds	r0, r2, r7
 800023a:	bf00      	nop

0800023c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800023c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000240:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000244:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000246:	d005      	beq.n	8000254 <_CSDone>
        LDRB     R3,[R1], #+1
 8000248:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800024c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000250:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000252:	d1f3      	bne.n	800023c <_LoopCopyStraight>

08000254 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000254:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000258:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800025a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800025e:	4770      	bx	lr

08000260 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000260:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000262:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000264:	d319      	bcc.n	800029a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000266:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000268:	1b12      	subs	r2, r2, r4

0800026a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800026a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800026e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000272:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000274:	d1f9      	bne.n	800026a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000276:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000278:	d005      	beq.n	8000286 <_No2ChunkNeeded>

0800027a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800027a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800027e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000282:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000284:	d1f9      	bne.n	800027a <_LoopCopyAfterWrapAround>

08000286 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000286:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800028a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800028c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800028e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000290:	4770      	bx	lr

08000292 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000292:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000294:	3801      	subs	r0, #1
        CMP      R0,R2
 8000296:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000298:	d2cd      	bcs.n	8000236 <_Case4>

0800029a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800029a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800029c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800029e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80002a0:	20012ec0 	.word	0x20012ec0
	...

080002b0 <memchr>:
 80002b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002b4:	2a10      	cmp	r2, #16
 80002b6:	db2b      	blt.n	8000310 <memchr+0x60>
 80002b8:	f010 0f07 	tst.w	r0, #7
 80002bc:	d008      	beq.n	80002d0 <memchr+0x20>
 80002be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002c2:	3a01      	subs	r2, #1
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d02d      	beq.n	8000324 <memchr+0x74>
 80002c8:	f010 0f07 	tst.w	r0, #7
 80002cc:	b342      	cbz	r2, 8000320 <memchr+0x70>
 80002ce:	d1f6      	bne.n	80002be <memchr+0xe>
 80002d0:	b4f0      	push	{r4, r5, r6, r7}
 80002d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002da:	f022 0407 	bic.w	r4, r2, #7
 80002de:	f07f 0700 	mvns.w	r7, #0
 80002e2:	2300      	movs	r3, #0
 80002e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002e8:	3c08      	subs	r4, #8
 80002ea:	ea85 0501 	eor.w	r5, r5, r1
 80002ee:	ea86 0601 	eor.w	r6, r6, r1
 80002f2:	fa85 f547 	uadd8	r5, r5, r7
 80002f6:	faa3 f587 	sel	r5, r3, r7
 80002fa:	fa86 f647 	uadd8	r6, r6, r7
 80002fe:	faa5 f687 	sel	r6, r5, r7
 8000302:	b98e      	cbnz	r6, 8000328 <memchr+0x78>
 8000304:	d1ee      	bne.n	80002e4 <memchr+0x34>
 8000306:	bcf0      	pop	{r4, r5, r6, r7}
 8000308:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800030c:	f002 0207 	and.w	r2, r2, #7
 8000310:	b132      	cbz	r2, 8000320 <memchr+0x70>
 8000312:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000316:	3a01      	subs	r2, #1
 8000318:	ea83 0301 	eor.w	r3, r3, r1
 800031c:	b113      	cbz	r3, 8000324 <memchr+0x74>
 800031e:	d1f8      	bne.n	8000312 <memchr+0x62>
 8000320:	2000      	movs	r0, #0
 8000322:	4770      	bx	lr
 8000324:	3801      	subs	r0, #1
 8000326:	4770      	bx	lr
 8000328:	2d00      	cmp	r5, #0
 800032a:	bf06      	itte	eq
 800032c:	4635      	moveq	r5, r6
 800032e:	3803      	subeq	r0, #3
 8000330:	3807      	subne	r0, #7
 8000332:	f015 0f01 	tst.w	r5, #1
 8000336:	d107      	bne.n	8000348 <memchr+0x98>
 8000338:	3001      	adds	r0, #1
 800033a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800033e:	bf02      	ittt	eq
 8000340:	3001      	addeq	r0, #1
 8000342:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000346:	3001      	addeq	r0, #1
 8000348:	bcf0      	pop	{r4, r5, r6, r7}
 800034a:	3801      	subs	r0, #1
 800034c:	4770      	bx	lr
 800034e:	bf00      	nop

08000350 <__aeabi_uldivmod>:
 8000350:	b953      	cbnz	r3, 8000368 <__aeabi_uldivmod+0x18>
 8000352:	b94a      	cbnz	r2, 8000368 <__aeabi_uldivmod+0x18>
 8000354:	2900      	cmp	r1, #0
 8000356:	bf08      	it	eq
 8000358:	2800      	cmpeq	r0, #0
 800035a:	bf1c      	itt	ne
 800035c:	f04f 31ff 	movne.w	r1, #4294967295
 8000360:	f04f 30ff 	movne.w	r0, #4294967295
 8000364:	f000 b974 	b.w	8000650 <__aeabi_idiv0>
 8000368:	f1ad 0c08 	sub.w	ip, sp, #8
 800036c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000370:	f000 f806 	bl	8000380 <__udivmoddi4>
 8000374:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000378:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800037c:	b004      	add	sp, #16
 800037e:	4770      	bx	lr

08000380 <__udivmoddi4>:
 8000380:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000384:	9d08      	ldr	r5, [sp, #32]
 8000386:	4604      	mov	r4, r0
 8000388:	468e      	mov	lr, r1
 800038a:	2b00      	cmp	r3, #0
 800038c:	d14d      	bne.n	800042a <__udivmoddi4+0xaa>
 800038e:	428a      	cmp	r2, r1
 8000390:	4694      	mov	ip, r2
 8000392:	d969      	bls.n	8000468 <__udivmoddi4+0xe8>
 8000394:	fab2 f282 	clz	r2, r2
 8000398:	b152      	cbz	r2, 80003b0 <__udivmoddi4+0x30>
 800039a:	fa01 f302 	lsl.w	r3, r1, r2
 800039e:	f1c2 0120 	rsb	r1, r2, #32
 80003a2:	fa20 f101 	lsr.w	r1, r0, r1
 80003a6:	fa0c fc02 	lsl.w	ip, ip, r2
 80003aa:	ea41 0e03 	orr.w	lr, r1, r3
 80003ae:	4094      	lsls	r4, r2
 80003b0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003b4:	0c21      	lsrs	r1, r4, #16
 80003b6:	fbbe f6f8 	udiv	r6, lr, r8
 80003ba:	fa1f f78c 	uxth.w	r7, ip
 80003be:	fb08 e316 	mls	r3, r8, r6, lr
 80003c2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80003c6:	fb06 f107 	mul.w	r1, r6, r7
 80003ca:	4299      	cmp	r1, r3
 80003cc:	d90a      	bls.n	80003e4 <__udivmoddi4+0x64>
 80003ce:	eb1c 0303 	adds.w	r3, ip, r3
 80003d2:	f106 30ff 	add.w	r0, r6, #4294967295
 80003d6:	f080 811f 	bcs.w	8000618 <__udivmoddi4+0x298>
 80003da:	4299      	cmp	r1, r3
 80003dc:	f240 811c 	bls.w	8000618 <__udivmoddi4+0x298>
 80003e0:	3e02      	subs	r6, #2
 80003e2:	4463      	add	r3, ip
 80003e4:	1a5b      	subs	r3, r3, r1
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb3 f0f8 	udiv	r0, r3, r8
 80003ec:	fb08 3310 	mls	r3, r8, r0, r3
 80003f0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003f4:	fb00 f707 	mul.w	r7, r0, r7
 80003f8:	42a7      	cmp	r7, r4
 80003fa:	d90a      	bls.n	8000412 <__udivmoddi4+0x92>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 33ff 	add.w	r3, r0, #4294967295
 8000404:	f080 810a 	bcs.w	800061c <__udivmoddi4+0x29c>
 8000408:	42a7      	cmp	r7, r4
 800040a:	f240 8107 	bls.w	800061c <__udivmoddi4+0x29c>
 800040e:	4464      	add	r4, ip
 8000410:	3802      	subs	r0, #2
 8000412:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000416:	1be4      	subs	r4, r4, r7
 8000418:	2600      	movs	r6, #0
 800041a:	b11d      	cbz	r5, 8000424 <__udivmoddi4+0xa4>
 800041c:	40d4      	lsrs	r4, r2
 800041e:	2300      	movs	r3, #0
 8000420:	e9c5 4300 	strd	r4, r3, [r5]
 8000424:	4631      	mov	r1, r6
 8000426:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800042a:	428b      	cmp	r3, r1
 800042c:	d909      	bls.n	8000442 <__udivmoddi4+0xc2>
 800042e:	2d00      	cmp	r5, #0
 8000430:	f000 80ef 	beq.w	8000612 <__udivmoddi4+0x292>
 8000434:	2600      	movs	r6, #0
 8000436:	e9c5 0100 	strd	r0, r1, [r5]
 800043a:	4630      	mov	r0, r6
 800043c:	4631      	mov	r1, r6
 800043e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000442:	fab3 f683 	clz	r6, r3
 8000446:	2e00      	cmp	r6, #0
 8000448:	d14a      	bne.n	80004e0 <__udivmoddi4+0x160>
 800044a:	428b      	cmp	r3, r1
 800044c:	d302      	bcc.n	8000454 <__udivmoddi4+0xd4>
 800044e:	4282      	cmp	r2, r0
 8000450:	f200 80f9 	bhi.w	8000646 <__udivmoddi4+0x2c6>
 8000454:	1a84      	subs	r4, r0, r2
 8000456:	eb61 0303 	sbc.w	r3, r1, r3
 800045a:	2001      	movs	r0, #1
 800045c:	469e      	mov	lr, r3
 800045e:	2d00      	cmp	r5, #0
 8000460:	d0e0      	beq.n	8000424 <__udivmoddi4+0xa4>
 8000462:	e9c5 4e00 	strd	r4, lr, [r5]
 8000466:	e7dd      	b.n	8000424 <__udivmoddi4+0xa4>
 8000468:	b902      	cbnz	r2, 800046c <__udivmoddi4+0xec>
 800046a:	deff      	udf	#255	; 0xff
 800046c:	fab2 f282 	clz	r2, r2
 8000470:	2a00      	cmp	r2, #0
 8000472:	f040 8092 	bne.w	800059a <__udivmoddi4+0x21a>
 8000476:	eba1 010c 	sub.w	r1, r1, ip
 800047a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800047e:	fa1f fe8c 	uxth.w	lr, ip
 8000482:	2601      	movs	r6, #1
 8000484:	0c20      	lsrs	r0, r4, #16
 8000486:	fbb1 f3f7 	udiv	r3, r1, r7
 800048a:	fb07 1113 	mls	r1, r7, r3, r1
 800048e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000492:	fb0e f003 	mul.w	r0, lr, r3
 8000496:	4288      	cmp	r0, r1
 8000498:	d908      	bls.n	80004ac <__udivmoddi4+0x12c>
 800049a:	eb1c 0101 	adds.w	r1, ip, r1
 800049e:	f103 38ff 	add.w	r8, r3, #4294967295
 80004a2:	d202      	bcs.n	80004aa <__udivmoddi4+0x12a>
 80004a4:	4288      	cmp	r0, r1
 80004a6:	f200 80cb 	bhi.w	8000640 <__udivmoddi4+0x2c0>
 80004aa:	4643      	mov	r3, r8
 80004ac:	1a09      	subs	r1, r1, r0
 80004ae:	b2a4      	uxth	r4, r4
 80004b0:	fbb1 f0f7 	udiv	r0, r1, r7
 80004b4:	fb07 1110 	mls	r1, r7, r0, r1
 80004b8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80004bc:	fb0e fe00 	mul.w	lr, lr, r0
 80004c0:	45a6      	cmp	lr, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x156>
 80004c4:	eb1c 0404 	adds.w	r4, ip, r4
 80004c8:	f100 31ff 	add.w	r1, r0, #4294967295
 80004cc:	d202      	bcs.n	80004d4 <__udivmoddi4+0x154>
 80004ce:	45a6      	cmp	lr, r4
 80004d0:	f200 80bb 	bhi.w	800064a <__udivmoddi4+0x2ca>
 80004d4:	4608      	mov	r0, r1
 80004d6:	eba4 040e 	sub.w	r4, r4, lr
 80004da:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x9a>
 80004e0:	f1c6 0720 	rsb	r7, r6, #32
 80004e4:	40b3      	lsls	r3, r6
 80004e6:	fa22 fc07 	lsr.w	ip, r2, r7
 80004ea:	ea4c 0c03 	orr.w	ip, ip, r3
 80004ee:	fa20 f407 	lsr.w	r4, r0, r7
 80004f2:	fa01 f306 	lsl.w	r3, r1, r6
 80004f6:	431c      	orrs	r4, r3
 80004f8:	40f9      	lsrs	r1, r7
 80004fa:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80004fe:	fa00 f306 	lsl.w	r3, r0, r6
 8000502:	fbb1 f8f9 	udiv	r8, r1, r9
 8000506:	0c20      	lsrs	r0, r4, #16
 8000508:	fa1f fe8c 	uxth.w	lr, ip
 800050c:	fb09 1118 	mls	r1, r9, r8, r1
 8000510:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000514:	fb08 f00e 	mul.w	r0, r8, lr
 8000518:	4288      	cmp	r0, r1
 800051a:	fa02 f206 	lsl.w	r2, r2, r6
 800051e:	d90b      	bls.n	8000538 <__udivmoddi4+0x1b8>
 8000520:	eb1c 0101 	adds.w	r1, ip, r1
 8000524:	f108 3aff 	add.w	sl, r8, #4294967295
 8000528:	f080 8088 	bcs.w	800063c <__udivmoddi4+0x2bc>
 800052c:	4288      	cmp	r0, r1
 800052e:	f240 8085 	bls.w	800063c <__udivmoddi4+0x2bc>
 8000532:	f1a8 0802 	sub.w	r8, r8, #2
 8000536:	4461      	add	r1, ip
 8000538:	1a09      	subs	r1, r1, r0
 800053a:	b2a4      	uxth	r4, r4
 800053c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000540:	fb09 1110 	mls	r1, r9, r0, r1
 8000544:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000548:	fb00 fe0e 	mul.w	lr, r0, lr
 800054c:	458e      	cmp	lr, r1
 800054e:	d908      	bls.n	8000562 <__udivmoddi4+0x1e2>
 8000550:	eb1c 0101 	adds.w	r1, ip, r1
 8000554:	f100 34ff 	add.w	r4, r0, #4294967295
 8000558:	d26c      	bcs.n	8000634 <__udivmoddi4+0x2b4>
 800055a:	458e      	cmp	lr, r1
 800055c:	d96a      	bls.n	8000634 <__udivmoddi4+0x2b4>
 800055e:	3802      	subs	r0, #2
 8000560:	4461      	add	r1, ip
 8000562:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000566:	fba0 9402 	umull	r9, r4, r0, r2
 800056a:	eba1 010e 	sub.w	r1, r1, lr
 800056e:	42a1      	cmp	r1, r4
 8000570:	46c8      	mov	r8, r9
 8000572:	46a6      	mov	lr, r4
 8000574:	d356      	bcc.n	8000624 <__udivmoddi4+0x2a4>
 8000576:	d053      	beq.n	8000620 <__udivmoddi4+0x2a0>
 8000578:	b15d      	cbz	r5, 8000592 <__udivmoddi4+0x212>
 800057a:	ebb3 0208 	subs.w	r2, r3, r8
 800057e:	eb61 010e 	sbc.w	r1, r1, lr
 8000582:	fa01 f707 	lsl.w	r7, r1, r7
 8000586:	fa22 f306 	lsr.w	r3, r2, r6
 800058a:	40f1      	lsrs	r1, r6
 800058c:	431f      	orrs	r7, r3
 800058e:	e9c5 7100 	strd	r7, r1, [r5]
 8000592:	2600      	movs	r6, #0
 8000594:	4631      	mov	r1, r6
 8000596:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800059a:	f1c2 0320 	rsb	r3, r2, #32
 800059e:	40d8      	lsrs	r0, r3
 80005a0:	fa0c fc02 	lsl.w	ip, ip, r2
 80005a4:	fa21 f303 	lsr.w	r3, r1, r3
 80005a8:	4091      	lsls	r1, r2
 80005aa:	4301      	orrs	r1, r0
 80005ac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005b0:	fa1f fe8c 	uxth.w	lr, ip
 80005b4:	fbb3 f0f7 	udiv	r0, r3, r7
 80005b8:	fb07 3610 	mls	r6, r7, r0, r3
 80005bc:	0c0b      	lsrs	r3, r1, #16
 80005be:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80005c2:	fb00 f60e 	mul.w	r6, r0, lr
 80005c6:	429e      	cmp	r6, r3
 80005c8:	fa04 f402 	lsl.w	r4, r4, r2
 80005cc:	d908      	bls.n	80005e0 <__udivmoddi4+0x260>
 80005ce:	eb1c 0303 	adds.w	r3, ip, r3
 80005d2:	f100 38ff 	add.w	r8, r0, #4294967295
 80005d6:	d22f      	bcs.n	8000638 <__udivmoddi4+0x2b8>
 80005d8:	429e      	cmp	r6, r3
 80005da:	d92d      	bls.n	8000638 <__udivmoddi4+0x2b8>
 80005dc:	3802      	subs	r0, #2
 80005de:	4463      	add	r3, ip
 80005e0:	1b9b      	subs	r3, r3, r6
 80005e2:	b289      	uxth	r1, r1
 80005e4:	fbb3 f6f7 	udiv	r6, r3, r7
 80005e8:	fb07 3316 	mls	r3, r7, r6, r3
 80005ec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005f0:	fb06 f30e 	mul.w	r3, r6, lr
 80005f4:	428b      	cmp	r3, r1
 80005f6:	d908      	bls.n	800060a <__udivmoddi4+0x28a>
 80005f8:	eb1c 0101 	adds.w	r1, ip, r1
 80005fc:	f106 38ff 	add.w	r8, r6, #4294967295
 8000600:	d216      	bcs.n	8000630 <__udivmoddi4+0x2b0>
 8000602:	428b      	cmp	r3, r1
 8000604:	d914      	bls.n	8000630 <__udivmoddi4+0x2b0>
 8000606:	3e02      	subs	r6, #2
 8000608:	4461      	add	r1, ip
 800060a:	1ac9      	subs	r1, r1, r3
 800060c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000610:	e738      	b.n	8000484 <__udivmoddi4+0x104>
 8000612:	462e      	mov	r6, r5
 8000614:	4628      	mov	r0, r5
 8000616:	e705      	b.n	8000424 <__udivmoddi4+0xa4>
 8000618:	4606      	mov	r6, r0
 800061a:	e6e3      	b.n	80003e4 <__udivmoddi4+0x64>
 800061c:	4618      	mov	r0, r3
 800061e:	e6f8      	b.n	8000412 <__udivmoddi4+0x92>
 8000620:	454b      	cmp	r3, r9
 8000622:	d2a9      	bcs.n	8000578 <__udivmoddi4+0x1f8>
 8000624:	ebb9 0802 	subs.w	r8, r9, r2
 8000628:	eb64 0e0c 	sbc.w	lr, r4, ip
 800062c:	3801      	subs	r0, #1
 800062e:	e7a3      	b.n	8000578 <__udivmoddi4+0x1f8>
 8000630:	4646      	mov	r6, r8
 8000632:	e7ea      	b.n	800060a <__udivmoddi4+0x28a>
 8000634:	4620      	mov	r0, r4
 8000636:	e794      	b.n	8000562 <__udivmoddi4+0x1e2>
 8000638:	4640      	mov	r0, r8
 800063a:	e7d1      	b.n	80005e0 <__udivmoddi4+0x260>
 800063c:	46d0      	mov	r8, sl
 800063e:	e77b      	b.n	8000538 <__udivmoddi4+0x1b8>
 8000640:	3b02      	subs	r3, #2
 8000642:	4461      	add	r1, ip
 8000644:	e732      	b.n	80004ac <__udivmoddi4+0x12c>
 8000646:	4630      	mov	r0, r6
 8000648:	e709      	b.n	800045e <__udivmoddi4+0xde>
 800064a:	4464      	add	r4, ip
 800064c:	3802      	subs	r0, #2
 800064e:	e742      	b.n	80004d6 <__udivmoddi4+0x156>

08000650 <__aeabi_idiv0>:
 8000650:	4770      	bx	lr
 8000652:	bf00      	nop

08000654 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b088      	sub	sp, #32
 8000658:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800065a:	f000 fa77 	bl	8000b4c <HAL_Init>
  //uart2_rxtx_init();

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800065e:	f000 f853 	bl	8000708 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000662:	f000 f8c3 	bl	80007ec <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  DWT_CTRL|=(1U<<0);
 8000666:	4b20      	ldr	r3, [pc, #128]	; (80006e8 <main+0x94>)
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	4a1f      	ldr	r2, [pc, #124]	; (80006e8 <main+0x94>)
 800066c:	f043 0301 	orr.w	r3, r3, #1
 8000670:	6013      	str	r3, [r2, #0]

  SEGGER_UART_init(500000);
 8000672:	481e      	ldr	r0, [pc, #120]	; (80006ec <main+0x98>)
 8000674:	f003 fa5c 	bl	8003b30 <SEGGER_UART_init>

  SEGGER_SYSVIEW_Conf();
 8000678:	f003 f884 	bl	8003784 <SEGGER_SYSVIEW_Conf>

  //SEGGER_SYSVIEW_Start();

  status =  xTaskCreate(task1_handler,"Task-1",200,"Hello World from Task 1 freeRTOS",2,&task1_Handle); // create a task , task 1
 800067c:	f107 0308 	add.w	r3, r7, #8
 8000680:	9301      	str	r3, [sp, #4]
 8000682:	2302      	movs	r3, #2
 8000684:	9300      	str	r3, [sp, #0]
 8000686:	4b1a      	ldr	r3, [pc, #104]	; (80006f0 <main+0x9c>)
 8000688:	22c8      	movs	r2, #200	; 0xc8
 800068a:	491a      	ldr	r1, [pc, #104]	; (80006f4 <main+0xa0>)
 800068c:	481a      	ldr	r0, [pc, #104]	; (80006f8 <main+0xa4>)
 800068e:	f001 fe8a 	bl	80023a6 <xTaskCreate>
 8000692:	6178      	str	r0, [r7, #20]

  configASSERT(status == pdPASS);
 8000694:	697b      	ldr	r3, [r7, #20]
 8000696:	2b01      	cmp	r3, #1
 8000698:	d00a      	beq.n	80006b0 <main+0x5c>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 800069a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800069e:	f383 8811 	msr	BASEPRI, r3
 80006a2:	f3bf 8f6f 	isb	sy
 80006a6:	f3bf 8f4f 	dsb	sy
 80006aa:	613b      	str	r3, [r7, #16]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80006ac:	bf00      	nop
 80006ae:	e7fe      	b.n	80006ae <main+0x5a>

  status =  xTaskCreate(task2_handler,"Task-2",200,"Hello World from Task 2 freeRTOS",2,&task2_Handle); // Create a task, Task 2
 80006b0:	1d3b      	adds	r3, r7, #4
 80006b2:	9301      	str	r3, [sp, #4]
 80006b4:	2302      	movs	r3, #2
 80006b6:	9300      	str	r3, [sp, #0]
 80006b8:	4b10      	ldr	r3, [pc, #64]	; (80006fc <main+0xa8>)
 80006ba:	22c8      	movs	r2, #200	; 0xc8
 80006bc:	4910      	ldr	r1, [pc, #64]	; (8000700 <main+0xac>)
 80006be:	4811      	ldr	r0, [pc, #68]	; (8000704 <main+0xb0>)
 80006c0:	f001 fe71 	bl	80023a6 <xTaskCreate>
 80006c4:	6178      	str	r0, [r7, #20]

  configASSERT(status == pdPASS);
 80006c6:	697b      	ldr	r3, [r7, #20]
 80006c8:	2b01      	cmp	r3, #1
 80006ca:	d00a      	beq.n	80006e2 <main+0x8e>
        __asm volatile
 80006cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80006d0:	f383 8811 	msr	BASEPRI, r3
 80006d4:	f3bf 8f6f 	isb	sy
 80006d8:	f3bf 8f4f 	dsb	sy
 80006dc:	60fb      	str	r3, [r7, #12]
    }
 80006de:	bf00      	nop
 80006e0:	e7fe      	b.n	80006e0 <main+0x8c>

  //start freeRTOS scheduler

  vTaskStartScheduler();
 80006e2:	f001 ffeb 	bl	80026bc <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006e6:	e7fe      	b.n	80006e6 <main+0x92>
 80006e8:	e0001000 	.word	0xe0001000
 80006ec:	0007a120 	.word	0x0007a120
 80006f0:	080066ac 	.word	0x080066ac
 80006f4:	080066d0 	.word	0x080066d0
 80006f8:	080008e9 	.word	0x080008e9
 80006fc:	080066d8 	.word	0x080066d8
 8000700:	080066fc 	.word	0x080066fc
 8000704:	08000925 	.word	0x08000925

08000708 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b094      	sub	sp, #80	; 0x50
 800070c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800070e:	f107 031c 	add.w	r3, r7, #28
 8000712:	2234      	movs	r2, #52	; 0x34
 8000714:	2100      	movs	r1, #0
 8000716:	4618      	mov	r0, r3
 8000718:	f005 fb32 	bl	8005d80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800071c:	f107 0308 	add.w	r3, r7, #8
 8000720:	2200      	movs	r2, #0
 8000722:	601a      	str	r2, [r3, #0]
 8000724:	605a      	str	r2, [r3, #4]
 8000726:	609a      	str	r2, [r3, #8]
 8000728:	60da      	str	r2, [r3, #12]
 800072a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800072c:	2300      	movs	r3, #0
 800072e:	607b      	str	r3, [r7, #4]
 8000730:	4b2c      	ldr	r3, [pc, #176]	; (80007e4 <SystemClock_Config+0xdc>)
 8000732:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000734:	4a2b      	ldr	r2, [pc, #172]	; (80007e4 <SystemClock_Config+0xdc>)
 8000736:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800073a:	6413      	str	r3, [r2, #64]	; 0x40
 800073c:	4b29      	ldr	r3, [pc, #164]	; (80007e4 <SystemClock_Config+0xdc>)
 800073e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000740:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000744:	607b      	str	r3, [r7, #4]
 8000746:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000748:	2300      	movs	r3, #0
 800074a:	603b      	str	r3, [r7, #0]
 800074c:	4b26      	ldr	r3, [pc, #152]	; (80007e8 <SystemClock_Config+0xe0>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	4a25      	ldr	r2, [pc, #148]	; (80007e8 <SystemClock_Config+0xe0>)
 8000752:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000756:	6013      	str	r3, [r2, #0]
 8000758:	4b23      	ldr	r3, [pc, #140]	; (80007e8 <SystemClock_Config+0xe0>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000760:	603b      	str	r3, [r7, #0]
 8000762:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000764:	2302      	movs	r3, #2
 8000766:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000768:	2301      	movs	r3, #1
 800076a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800076c:	2310      	movs	r3, #16
 800076e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000770:	2302      	movs	r3, #2
 8000772:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000774:	2300      	movs	r3, #0
 8000776:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000778:	2308      	movs	r3, #8
 800077a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 800077c:	23b4      	movs	r3, #180	; 0xb4
 800077e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000780:	2302      	movs	r3, #2
 8000782:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000784:	2302      	movs	r3, #2
 8000786:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000788:	2302      	movs	r3, #2
 800078a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800078c:	f107 031c 	add.w	r3, r7, #28
 8000790:	4618      	mov	r0, r3
 8000792:	f001 f865 	bl	8001860 <HAL_RCC_OscConfig>
 8000796:	4603      	mov	r3, r0
 8000798:	2b00      	cmp	r3, #0
 800079a:	d001      	beq.n	80007a0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800079c:	f000 f8f2 	bl	8000984 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80007a0:	f000 fca6 	bl	80010f0 <HAL_PWREx_EnableOverDrive>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d001      	beq.n	80007ae <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80007aa:	f000 f8eb 	bl	8000984 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007ae:	230f      	movs	r3, #15
 80007b0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007b2:	2302      	movs	r3, #2
 80007b4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007b6:	2300      	movs	r3, #0
 80007b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007ba:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80007be:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007c4:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80007c6:	f107 0308 	add.w	r3, r7, #8
 80007ca:	2105      	movs	r1, #5
 80007cc:	4618      	mov	r0, r3
 80007ce:	f000 fcdf 	bl	8001190 <HAL_RCC_ClockConfig>
 80007d2:	4603      	mov	r3, r0
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d001      	beq.n	80007dc <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80007d8:	f000 f8d4 	bl	8000984 <Error_Handler>
  }
}
 80007dc:	bf00      	nop
 80007de:	3750      	adds	r7, #80	; 0x50
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	40023800 	.word	0x40023800
 80007e8:	40007000 	.word	0x40007000

080007ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b08a      	sub	sp, #40	; 0x28
 80007f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007f2:	f107 0314 	add.w	r3, r7, #20
 80007f6:	2200      	movs	r2, #0
 80007f8:	601a      	str	r2, [r3, #0]
 80007fa:	605a      	str	r2, [r3, #4]
 80007fc:	609a      	str	r2, [r3, #8]
 80007fe:	60da      	str	r2, [r3, #12]
 8000800:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000802:	2300      	movs	r3, #0
 8000804:	613b      	str	r3, [r7, #16]
 8000806:	4b35      	ldr	r3, [pc, #212]	; (80008dc <MX_GPIO_Init+0xf0>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080a:	4a34      	ldr	r2, [pc, #208]	; (80008dc <MX_GPIO_Init+0xf0>)
 800080c:	f043 0304 	orr.w	r3, r3, #4
 8000810:	6313      	str	r3, [r2, #48]	; 0x30
 8000812:	4b32      	ldr	r3, [pc, #200]	; (80008dc <MX_GPIO_Init+0xf0>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000816:	f003 0304 	and.w	r3, r3, #4
 800081a:	613b      	str	r3, [r7, #16]
 800081c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800081e:	2300      	movs	r3, #0
 8000820:	60fb      	str	r3, [r7, #12]
 8000822:	4b2e      	ldr	r3, [pc, #184]	; (80008dc <MX_GPIO_Init+0xf0>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000826:	4a2d      	ldr	r2, [pc, #180]	; (80008dc <MX_GPIO_Init+0xf0>)
 8000828:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800082c:	6313      	str	r3, [r2, #48]	; 0x30
 800082e:	4b2b      	ldr	r3, [pc, #172]	; (80008dc <MX_GPIO_Init+0xf0>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000832:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000836:	60fb      	str	r3, [r7, #12]
 8000838:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800083a:	2300      	movs	r3, #0
 800083c:	60bb      	str	r3, [r7, #8]
 800083e:	4b27      	ldr	r3, [pc, #156]	; (80008dc <MX_GPIO_Init+0xf0>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000842:	4a26      	ldr	r2, [pc, #152]	; (80008dc <MX_GPIO_Init+0xf0>)
 8000844:	f043 0301 	orr.w	r3, r3, #1
 8000848:	6313      	str	r3, [r2, #48]	; 0x30
 800084a:	4b24      	ldr	r3, [pc, #144]	; (80008dc <MX_GPIO_Init+0xf0>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084e:	f003 0301 	and.w	r3, r3, #1
 8000852:	60bb      	str	r3, [r7, #8]
 8000854:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000856:	2300      	movs	r3, #0
 8000858:	607b      	str	r3, [r7, #4]
 800085a:	4b20      	ldr	r3, [pc, #128]	; (80008dc <MX_GPIO_Init+0xf0>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085e:	4a1f      	ldr	r2, [pc, #124]	; (80008dc <MX_GPIO_Init+0xf0>)
 8000860:	f043 0302 	orr.w	r3, r3, #2
 8000864:	6313      	str	r3, [r2, #48]	; 0x30
 8000866:	4b1d      	ldr	r3, [pc, #116]	; (80008dc <MX_GPIO_Init+0xf0>)
 8000868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086a:	f003 0302 	and.w	r3, r3, #2
 800086e:	607b      	str	r3, [r7, #4]
 8000870:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000872:	2200      	movs	r2, #0
 8000874:	2120      	movs	r1, #32
 8000876:	481a      	ldr	r0, [pc, #104]	; (80008e0 <MX_GPIO_Init+0xf4>)
 8000878:	f000 fc20 	bl	80010bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800087c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000880:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000882:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000886:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000888:	2300      	movs	r3, #0
 800088a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800088c:	f107 0314 	add.w	r3, r7, #20
 8000890:	4619      	mov	r1, r3
 8000892:	4814      	ldr	r0, [pc, #80]	; (80008e4 <MX_GPIO_Init+0xf8>)
 8000894:	f000 fa7e 	bl	8000d94 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000898:	230c      	movs	r3, #12
 800089a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800089c:	2302      	movs	r3, #2
 800089e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a0:	2300      	movs	r3, #0
 80008a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008a4:	2303      	movs	r3, #3
 80008a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80008a8:	2307      	movs	r3, #7
 80008aa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ac:	f107 0314 	add.w	r3, r7, #20
 80008b0:	4619      	mov	r1, r3
 80008b2:	480b      	ldr	r0, [pc, #44]	; (80008e0 <MX_GPIO_Init+0xf4>)
 80008b4:	f000 fa6e 	bl	8000d94 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80008b8:	2320      	movs	r3, #32
 80008ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008bc:	2301      	movs	r3, #1
 80008be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c0:	2300      	movs	r3, #0
 80008c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c4:	2300      	movs	r3, #0
 80008c6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80008c8:	f107 0314 	add.w	r3, r7, #20
 80008cc:	4619      	mov	r1, r3
 80008ce:	4804      	ldr	r0, [pc, #16]	; (80008e0 <MX_GPIO_Init+0xf4>)
 80008d0:	f000 fa60 	bl	8000d94 <HAL_GPIO_Init>

}
 80008d4:	bf00      	nop
 80008d6:	3728      	adds	r7, #40	; 0x28
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	40023800 	.word	0x40023800
 80008e0:	40020000 	.word	0x40020000
 80008e4:	40020800 	.word	0x40020800

080008e8 <task1_handler>:
}*/

// Task 1 handler

static void task1_handler(void *parameters)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b09c      	sub	sp, #112	; 0x70
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]

	while(1){

	   //printf("%s\n",(char*)parameters);

	   snprintf(msg,100,"%s\n",(char*)parameters);
 80008f0:	f107 000c 	add.w	r0, r7, #12
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	4a09      	ldr	r2, [pc, #36]	; (800091c <task1_handler+0x34>)
 80008f8:	2164      	movs	r1, #100	; 0x64
 80008fa:	f005 fa49 	bl	8005d90 <sniprintf>

	   SEGGER_SYSVIEW_PrintfTarget(msg);
 80008fe:	f107 030c 	add.w	r3, r7, #12
 8000902:	4618      	mov	r0, r3
 8000904:	f005 f95c 	bl	8005bc0 <SEGGER_SYSVIEW_PrintfTarget>
	   taskYIELD();
 8000908:	4b05      	ldr	r3, [pc, #20]	; (8000920 <task1_handler+0x38>)
 800090a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800090e:	601a      	str	r2, [r3, #0]
 8000910:	f3bf 8f4f 	dsb	sy
 8000914:	f3bf 8f6f 	isb	sy
	   snprintf(msg,100,"%s\n",(char*)parameters);
 8000918:	e7ea      	b.n	80008f0 <task1_handler+0x8>
 800091a:	bf00      	nop
 800091c:	08006704 	.word	0x08006704
 8000920:	e000ed04 	.word	0xe000ed04

08000924 <task2_handler>:
}

// Task 2 Handler

static void task2_handler(void *parameters)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b09c      	sub	sp, #112	; 0x70
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
	char msg[100];
	 while(1){

		   //printf("%s\n",(char*)parameters);
		   snprintf(msg,100,"%s\n",(char*)parameters);
 800092c:	f107 000c 	add.w	r0, r7, #12
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	4a09      	ldr	r2, [pc, #36]	; (8000958 <task2_handler+0x34>)
 8000934:	2164      	movs	r1, #100	; 0x64
 8000936:	f005 fa2b 	bl	8005d90 <sniprintf>
		   SEGGER_SYSVIEW_PrintfTarget(msg);
 800093a:	f107 030c 	add.w	r3, r7, #12
 800093e:	4618      	mov	r0, r3
 8000940:	f005 f93e 	bl	8005bc0 <SEGGER_SYSVIEW_PrintfTarget>
		   taskYIELD();
 8000944:	4b05      	ldr	r3, [pc, #20]	; (800095c <task2_handler+0x38>)
 8000946:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800094a:	601a      	str	r2, [r3, #0]
 800094c:	f3bf 8f4f 	dsb	sy
 8000950:	f3bf 8f6f 	isb	sy
		   snprintf(msg,100,"%s\n",(char*)parameters);
 8000954:	e7ea      	b.n	800092c <task2_handler+0x8>
 8000956:	bf00      	nop
 8000958:	08006704 	.word	0x08006704
 800095c:	e000ed04 	.word	0xe000ed04

08000960 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b082      	sub	sp, #8
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	4a04      	ldr	r2, [pc, #16]	; (8000980 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800096e:	4293      	cmp	r3, r2
 8000970:	d101      	bne.n	8000976 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000972:	f000 f90d 	bl	8000b90 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000976:	bf00      	nop
 8000978:	3708      	adds	r7, #8
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	40001000 	.word	0x40001000

08000984 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000984:	b480      	push	{r7}
 8000986:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000988:	b672      	cpsid	i
}
 800098a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800098c:	e7fe      	b.n	800098c <Error_Handler+0x8>
	...

08000990 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000996:	2300      	movs	r3, #0
 8000998:	607b      	str	r3, [r7, #4]
 800099a:	4b10      	ldr	r3, [pc, #64]	; (80009dc <HAL_MspInit+0x4c>)
 800099c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800099e:	4a0f      	ldr	r2, [pc, #60]	; (80009dc <HAL_MspInit+0x4c>)
 80009a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009a4:	6453      	str	r3, [r2, #68]	; 0x44
 80009a6:	4b0d      	ldr	r3, [pc, #52]	; (80009dc <HAL_MspInit+0x4c>)
 80009a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009ae:	607b      	str	r3, [r7, #4]
 80009b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009b2:	2300      	movs	r3, #0
 80009b4:	603b      	str	r3, [r7, #0]
 80009b6:	4b09      	ldr	r3, [pc, #36]	; (80009dc <HAL_MspInit+0x4c>)
 80009b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009ba:	4a08      	ldr	r2, [pc, #32]	; (80009dc <HAL_MspInit+0x4c>)
 80009bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009c0:	6413      	str	r3, [r2, #64]	; 0x40
 80009c2:	4b06      	ldr	r3, [pc, #24]	; (80009dc <HAL_MspInit+0x4c>)
 80009c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009ca:	603b      	str	r3, [r7, #0]
 80009cc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  vInitPrioGroupValue();
 80009ce:	f002 fb23 	bl	8003018 <vInitPrioGroupValue>

  /* USER CODE END MspInit 1 */
}
 80009d2:	bf00      	nop
 80009d4:	3708      	adds	r7, #8
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	40023800 	.word	0x40023800

080009e0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b08c      	sub	sp, #48	; 0x30
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80009e8:	2300      	movs	r3, #0
 80009ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80009ec:	2300      	movs	r3, #0
 80009ee:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80009f0:	2200      	movs	r2, #0
 80009f2:	6879      	ldr	r1, [r7, #4]
 80009f4:	2036      	movs	r0, #54	; 0x36
 80009f6:	f000 f9a3 	bl	8000d40 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80009fa:	2036      	movs	r0, #54	; 0x36
 80009fc:	f000 f9bc 	bl	8000d78 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000a00:	2300      	movs	r3, #0
 8000a02:	60fb      	str	r3, [r7, #12]
 8000a04:	4b1f      	ldr	r3, [pc, #124]	; (8000a84 <HAL_InitTick+0xa4>)
 8000a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a08:	4a1e      	ldr	r2, [pc, #120]	; (8000a84 <HAL_InitTick+0xa4>)
 8000a0a:	f043 0310 	orr.w	r3, r3, #16
 8000a0e:	6413      	str	r3, [r2, #64]	; 0x40
 8000a10:	4b1c      	ldr	r3, [pc, #112]	; (8000a84 <HAL_InitTick+0xa4>)
 8000a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a14:	f003 0310 	and.w	r3, r3, #16
 8000a18:	60fb      	str	r3, [r7, #12]
 8000a1a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000a1c:	f107 0210 	add.w	r2, r7, #16
 8000a20:	f107 0314 	add.w	r3, r7, #20
 8000a24:	4611      	mov	r1, r2
 8000a26:	4618      	mov	r0, r3
 8000a28:	f000 fcb8 	bl	800139c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8000a2c:	f000 fca2 	bl	8001374 <HAL_RCC_GetPCLK1Freq>
 8000a30:	4603      	mov	r3, r0
 8000a32:	005b      	lsls	r3, r3, #1
 8000a34:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000a36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a38:	4a13      	ldr	r2, [pc, #76]	; (8000a88 <HAL_InitTick+0xa8>)
 8000a3a:	fba2 2303 	umull	r2, r3, r2, r3
 8000a3e:	0c9b      	lsrs	r3, r3, #18
 8000a40:	3b01      	subs	r3, #1
 8000a42:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000a44:	4b11      	ldr	r3, [pc, #68]	; (8000a8c <HAL_InitTick+0xac>)
 8000a46:	4a12      	ldr	r2, [pc, #72]	; (8000a90 <HAL_InitTick+0xb0>)
 8000a48:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000a4a:	4b10      	ldr	r3, [pc, #64]	; (8000a8c <HAL_InitTick+0xac>)
 8000a4c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000a50:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000a52:	4a0e      	ldr	r2, [pc, #56]	; (8000a8c <HAL_InitTick+0xac>)
 8000a54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a56:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000a58:	4b0c      	ldr	r3, [pc, #48]	; (8000a8c <HAL_InitTick+0xac>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a5e:	4b0b      	ldr	r3, [pc, #44]	; (8000a8c <HAL_InitTick+0xac>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000a64:	4809      	ldr	r0, [pc, #36]	; (8000a8c <HAL_InitTick+0xac>)
 8000a66:	f001 f999 	bl	8001d9c <HAL_TIM_Base_Init>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d104      	bne.n	8000a7a <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000a70:	4806      	ldr	r0, [pc, #24]	; (8000a8c <HAL_InitTick+0xac>)
 8000a72:	f001 f9ed 	bl	8001e50 <HAL_TIM_Base_Start_IT>
 8000a76:	4603      	mov	r3, r0
 8000a78:	e000      	b.n	8000a7c <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8000a7a:	2301      	movs	r3, #1
}
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	3730      	adds	r7, #48	; 0x30
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	40023800 	.word	0x40023800
 8000a88:	431bde83 	.word	0x431bde83
 8000a8c:	2000009c 	.word	0x2000009c
 8000a90:	40001000 	.word	0x40001000

08000a94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a98:	e7fe      	b.n	8000a98 <NMI_Handler+0x4>

08000a9a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a9a:	b480      	push	{r7}
 8000a9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a9e:	e7fe      	b.n	8000a9e <HardFault_Handler+0x4>

08000aa0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000aa4:	e7fe      	b.n	8000aa4 <MemManage_Handler+0x4>

08000aa6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000aa6:	b480      	push	{r7}
 8000aa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000aaa:	e7fe      	b.n	8000aaa <BusFault_Handler+0x4>

08000aac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ab0:	e7fe      	b.n	8000ab0 <UsageFault_Handler+0x4>

08000ab2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ab2:	b480      	push	{r7}
 8000ab4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ab6:	bf00      	nop
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abe:	4770      	bx	lr

08000ac0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000ac4:	4802      	ldr	r0, [pc, #8]	; (8000ad0 <TIM6_DAC_IRQHandler+0x10>)
 8000ac6:	f001 fa33 	bl	8001f30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000aca:	bf00      	nop
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	2000009c 	.word	0x2000009c

08000ad4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ad8:	4b06      	ldr	r3, [pc, #24]	; (8000af4 <SystemInit+0x20>)
 8000ada:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ade:	4a05      	ldr	r2, [pc, #20]	; (8000af4 <SystemInit+0x20>)
 8000ae0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ae4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ae8:	bf00      	nop
 8000aea:	46bd      	mov	sp, r7
 8000aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop
 8000af4:	e000ed00 	.word	0xe000ed00

08000af8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000af8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b30 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000afc:	480d      	ldr	r0, [pc, #52]	; (8000b34 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000afe:	490e      	ldr	r1, [pc, #56]	; (8000b38 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000b00:	4a0e      	ldr	r2, [pc, #56]	; (8000b3c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b04:	e002      	b.n	8000b0c <LoopCopyDataInit>

08000b06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b0a:	3304      	adds	r3, #4

08000b0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b10:	d3f9      	bcc.n	8000b06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b12:	4a0b      	ldr	r2, [pc, #44]	; (8000b40 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000b14:	4c0b      	ldr	r4, [pc, #44]	; (8000b44 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000b16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b18:	e001      	b.n	8000b1e <LoopFillZerobss>

08000b1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b1c:	3204      	adds	r2, #4

08000b1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b20:	d3fb      	bcc.n	8000b1a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000b22:	f7ff ffd7 	bl	8000ad4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b26:	f005 f8e9 	bl	8005cfc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b2a:	f7ff fd93 	bl	8000654 <main>
  bx  lr    
 8000b2e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000b30:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b38:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8000b3c:	0800685c 	.word	0x0800685c
  ldr r2, =_sbss
 8000b40:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8000b44:	200144a8 	.word	0x200144a8

08000b48 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b48:	e7fe      	b.n	8000b48 <ADC_IRQHandler>
	...

08000b4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b50:	4b0e      	ldr	r3, [pc, #56]	; (8000b8c <HAL_Init+0x40>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	4a0d      	ldr	r2, [pc, #52]	; (8000b8c <HAL_Init+0x40>)
 8000b56:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b5a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b5c:	4b0b      	ldr	r3, [pc, #44]	; (8000b8c <HAL_Init+0x40>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a0a      	ldr	r2, [pc, #40]	; (8000b8c <HAL_Init+0x40>)
 8000b62:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b66:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b68:	4b08      	ldr	r3, [pc, #32]	; (8000b8c <HAL_Init+0x40>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4a07      	ldr	r2, [pc, #28]	; (8000b8c <HAL_Init+0x40>)
 8000b6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b72:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b74:	2003      	movs	r0, #3
 8000b76:	f000 f8d8 	bl	8000d2a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b7a:	2000      	movs	r0, #0
 8000b7c:	f7ff ff30 	bl	80009e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b80:	f7ff ff06 	bl	8000990 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b84:	2300      	movs	r3, #0
}
 8000b86:	4618      	mov	r0, r3
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	40023c00 	.word	0x40023c00

08000b90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b94:	4b06      	ldr	r3, [pc, #24]	; (8000bb0 <HAL_IncTick+0x20>)
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	461a      	mov	r2, r3
 8000b9a:	4b06      	ldr	r3, [pc, #24]	; (8000bb4 <HAL_IncTick+0x24>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	4413      	add	r3, r2
 8000ba0:	4a04      	ldr	r2, [pc, #16]	; (8000bb4 <HAL_IncTick+0x24>)
 8000ba2:	6013      	str	r3, [r2, #0]
}
 8000ba4:	bf00      	nop
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop
 8000bb0:	20000008 	.word	0x20000008
 8000bb4:	200000e4 	.word	0x200000e4

08000bb8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  return uwTick;
 8000bbc:	4b03      	ldr	r3, [pc, #12]	; (8000bcc <HAL_GetTick+0x14>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
}
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr
 8000bca:	bf00      	nop
 8000bcc:	200000e4 	.word	0x200000e4

08000bd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	b085      	sub	sp, #20
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	f003 0307 	and.w	r3, r3, #7
 8000bde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000be0:	4b0c      	ldr	r3, [pc, #48]	; (8000c14 <__NVIC_SetPriorityGrouping+0x44>)
 8000be2:	68db      	ldr	r3, [r3, #12]
 8000be4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000be6:	68ba      	ldr	r2, [r7, #8]
 8000be8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000bec:	4013      	ands	r3, r2
 8000bee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bf0:	68fb      	ldr	r3, [r7, #12]
 8000bf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bf4:	68bb      	ldr	r3, [r7, #8]
 8000bf6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bf8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000bfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c02:	4a04      	ldr	r2, [pc, #16]	; (8000c14 <__NVIC_SetPriorityGrouping+0x44>)
 8000c04:	68bb      	ldr	r3, [r7, #8]
 8000c06:	60d3      	str	r3, [r2, #12]
}
 8000c08:	bf00      	nop
 8000c0a:	3714      	adds	r7, #20
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c12:	4770      	bx	lr
 8000c14:	e000ed00 	.word	0xe000ed00

08000c18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c1c:	4b04      	ldr	r3, [pc, #16]	; (8000c30 <__NVIC_GetPriorityGrouping+0x18>)
 8000c1e:	68db      	ldr	r3, [r3, #12]
 8000c20:	0a1b      	lsrs	r3, r3, #8
 8000c22:	f003 0307 	and.w	r3, r3, #7
}
 8000c26:	4618      	mov	r0, r3
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2e:	4770      	bx	lr
 8000c30:	e000ed00 	.word	0xe000ed00

08000c34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c34:	b480      	push	{r7}
 8000c36:	b083      	sub	sp, #12
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	db0b      	blt.n	8000c5e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c46:	79fb      	ldrb	r3, [r7, #7]
 8000c48:	f003 021f 	and.w	r2, r3, #31
 8000c4c:	4907      	ldr	r1, [pc, #28]	; (8000c6c <__NVIC_EnableIRQ+0x38>)
 8000c4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c52:	095b      	lsrs	r3, r3, #5
 8000c54:	2001      	movs	r0, #1
 8000c56:	fa00 f202 	lsl.w	r2, r0, r2
 8000c5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000c5e:	bf00      	nop
 8000c60:	370c      	adds	r7, #12
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop
 8000c6c:	e000e100 	.word	0xe000e100

08000c70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c70:	b480      	push	{r7}
 8000c72:	b083      	sub	sp, #12
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	4603      	mov	r3, r0
 8000c78:	6039      	str	r1, [r7, #0]
 8000c7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	db0a      	blt.n	8000c9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c84:	683b      	ldr	r3, [r7, #0]
 8000c86:	b2da      	uxtb	r2, r3
 8000c88:	490c      	ldr	r1, [pc, #48]	; (8000cbc <__NVIC_SetPriority+0x4c>)
 8000c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c8e:	0112      	lsls	r2, r2, #4
 8000c90:	b2d2      	uxtb	r2, r2
 8000c92:	440b      	add	r3, r1
 8000c94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c98:	e00a      	b.n	8000cb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	b2da      	uxtb	r2, r3
 8000c9e:	4908      	ldr	r1, [pc, #32]	; (8000cc0 <__NVIC_SetPriority+0x50>)
 8000ca0:	79fb      	ldrb	r3, [r7, #7]
 8000ca2:	f003 030f 	and.w	r3, r3, #15
 8000ca6:	3b04      	subs	r3, #4
 8000ca8:	0112      	lsls	r2, r2, #4
 8000caa:	b2d2      	uxtb	r2, r2
 8000cac:	440b      	add	r3, r1
 8000cae:	761a      	strb	r2, [r3, #24]
}
 8000cb0:	bf00      	nop
 8000cb2:	370c      	adds	r7, #12
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cba:	4770      	bx	lr
 8000cbc:	e000e100 	.word	0xe000e100
 8000cc0:	e000ed00 	.word	0xe000ed00

08000cc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	b089      	sub	sp, #36	; 0x24
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	60f8      	str	r0, [r7, #12]
 8000ccc:	60b9      	str	r1, [r7, #8]
 8000cce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	f003 0307 	and.w	r3, r3, #7
 8000cd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cd8:	69fb      	ldr	r3, [r7, #28]
 8000cda:	f1c3 0307 	rsb	r3, r3, #7
 8000cde:	2b04      	cmp	r3, #4
 8000ce0:	bf28      	it	cs
 8000ce2:	2304      	movcs	r3, #4
 8000ce4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ce6:	69fb      	ldr	r3, [r7, #28]
 8000ce8:	3304      	adds	r3, #4
 8000cea:	2b06      	cmp	r3, #6
 8000cec:	d902      	bls.n	8000cf4 <NVIC_EncodePriority+0x30>
 8000cee:	69fb      	ldr	r3, [r7, #28]
 8000cf0:	3b03      	subs	r3, #3
 8000cf2:	e000      	b.n	8000cf6 <NVIC_EncodePriority+0x32>
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cf8:	f04f 32ff 	mov.w	r2, #4294967295
 8000cfc:	69bb      	ldr	r3, [r7, #24]
 8000cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8000d02:	43da      	mvns	r2, r3
 8000d04:	68bb      	ldr	r3, [r7, #8]
 8000d06:	401a      	ands	r2, r3
 8000d08:	697b      	ldr	r3, [r7, #20]
 8000d0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d0c:	f04f 31ff 	mov.w	r1, #4294967295
 8000d10:	697b      	ldr	r3, [r7, #20]
 8000d12:	fa01 f303 	lsl.w	r3, r1, r3
 8000d16:	43d9      	mvns	r1, r3
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d1c:	4313      	orrs	r3, r2
         );
}
 8000d1e:	4618      	mov	r0, r3
 8000d20:	3724      	adds	r7, #36	; 0x24
 8000d22:	46bd      	mov	sp, r7
 8000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d28:	4770      	bx	lr

08000d2a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d2a:	b580      	push	{r7, lr}
 8000d2c:	b082      	sub	sp, #8
 8000d2e:	af00      	add	r7, sp, #0
 8000d30:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d32:	6878      	ldr	r0, [r7, #4]
 8000d34:	f7ff ff4c 	bl	8000bd0 <__NVIC_SetPriorityGrouping>
}
 8000d38:	bf00      	nop
 8000d3a:	3708      	adds	r7, #8
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}

08000d40 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b086      	sub	sp, #24
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	4603      	mov	r3, r0
 8000d48:	60b9      	str	r1, [r7, #8]
 8000d4a:	607a      	str	r2, [r7, #4]
 8000d4c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d52:	f7ff ff61 	bl	8000c18 <__NVIC_GetPriorityGrouping>
 8000d56:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d58:	687a      	ldr	r2, [r7, #4]
 8000d5a:	68b9      	ldr	r1, [r7, #8]
 8000d5c:	6978      	ldr	r0, [r7, #20]
 8000d5e:	f7ff ffb1 	bl	8000cc4 <NVIC_EncodePriority>
 8000d62:	4602      	mov	r2, r0
 8000d64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d68:	4611      	mov	r1, r2
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f7ff ff80 	bl	8000c70 <__NVIC_SetPriority>
}
 8000d70:	bf00      	nop
 8000d72:	3718      	adds	r7, #24
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}

08000d78 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b082      	sub	sp, #8
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	4603      	mov	r3, r0
 8000d80:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d86:	4618      	mov	r0, r3
 8000d88:	f7ff ff54 	bl	8000c34 <__NVIC_EnableIRQ>
}
 8000d8c:	bf00      	nop
 8000d8e:	3708      	adds	r7, #8
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}

08000d94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d94:	b480      	push	{r7}
 8000d96:	b089      	sub	sp, #36	; 0x24
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
 8000d9c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000da2:	2300      	movs	r3, #0
 8000da4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000da6:	2300      	movs	r3, #0
 8000da8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000daa:	2300      	movs	r3, #0
 8000dac:	61fb      	str	r3, [r7, #28]
 8000dae:	e165      	b.n	800107c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000db0:	2201      	movs	r2, #1
 8000db2:	69fb      	ldr	r3, [r7, #28]
 8000db4:	fa02 f303 	lsl.w	r3, r2, r3
 8000db8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	697a      	ldr	r2, [r7, #20]
 8000dc0:	4013      	ands	r3, r2
 8000dc2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000dc4:	693a      	ldr	r2, [r7, #16]
 8000dc6:	697b      	ldr	r3, [r7, #20]
 8000dc8:	429a      	cmp	r2, r3
 8000dca:	f040 8154 	bne.w	8001076 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000dce:	683b      	ldr	r3, [r7, #0]
 8000dd0:	685b      	ldr	r3, [r3, #4]
 8000dd2:	f003 0303 	and.w	r3, r3, #3
 8000dd6:	2b01      	cmp	r3, #1
 8000dd8:	d005      	beq.n	8000de6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	685b      	ldr	r3, [r3, #4]
 8000dde:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000de2:	2b02      	cmp	r3, #2
 8000de4:	d130      	bne.n	8000e48 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	689b      	ldr	r3, [r3, #8]
 8000dea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000dec:	69fb      	ldr	r3, [r7, #28]
 8000dee:	005b      	lsls	r3, r3, #1
 8000df0:	2203      	movs	r2, #3
 8000df2:	fa02 f303 	lsl.w	r3, r2, r3
 8000df6:	43db      	mvns	r3, r3
 8000df8:	69ba      	ldr	r2, [r7, #24]
 8000dfa:	4013      	ands	r3, r2
 8000dfc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	68da      	ldr	r2, [r3, #12]
 8000e02:	69fb      	ldr	r3, [r7, #28]
 8000e04:	005b      	lsls	r3, r3, #1
 8000e06:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0a:	69ba      	ldr	r2, [r7, #24]
 8000e0c:	4313      	orrs	r3, r2
 8000e0e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	69ba      	ldr	r2, [r7, #24]
 8000e14:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	685b      	ldr	r3, [r3, #4]
 8000e1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e1c:	2201      	movs	r2, #1
 8000e1e:	69fb      	ldr	r3, [r7, #28]
 8000e20:	fa02 f303 	lsl.w	r3, r2, r3
 8000e24:	43db      	mvns	r3, r3
 8000e26:	69ba      	ldr	r2, [r7, #24]
 8000e28:	4013      	ands	r3, r2
 8000e2a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	685b      	ldr	r3, [r3, #4]
 8000e30:	091b      	lsrs	r3, r3, #4
 8000e32:	f003 0201 	and.w	r2, r3, #1
 8000e36:	69fb      	ldr	r3, [r7, #28]
 8000e38:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3c:	69ba      	ldr	r2, [r7, #24]
 8000e3e:	4313      	orrs	r3, r2
 8000e40:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	69ba      	ldr	r2, [r7, #24]
 8000e46:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	685b      	ldr	r3, [r3, #4]
 8000e4c:	f003 0303 	and.w	r3, r3, #3
 8000e50:	2b03      	cmp	r3, #3
 8000e52:	d017      	beq.n	8000e84 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	68db      	ldr	r3, [r3, #12]
 8000e58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e5a:	69fb      	ldr	r3, [r7, #28]
 8000e5c:	005b      	lsls	r3, r3, #1
 8000e5e:	2203      	movs	r2, #3
 8000e60:	fa02 f303 	lsl.w	r3, r2, r3
 8000e64:	43db      	mvns	r3, r3
 8000e66:	69ba      	ldr	r2, [r7, #24]
 8000e68:	4013      	ands	r3, r2
 8000e6a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	689a      	ldr	r2, [r3, #8]
 8000e70:	69fb      	ldr	r3, [r7, #28]
 8000e72:	005b      	lsls	r3, r3, #1
 8000e74:	fa02 f303 	lsl.w	r3, r2, r3
 8000e78:	69ba      	ldr	r2, [r7, #24]
 8000e7a:	4313      	orrs	r3, r2
 8000e7c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	69ba      	ldr	r2, [r7, #24]
 8000e82:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	f003 0303 	and.w	r3, r3, #3
 8000e8c:	2b02      	cmp	r3, #2
 8000e8e:	d123      	bne.n	8000ed8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e90:	69fb      	ldr	r3, [r7, #28]
 8000e92:	08da      	lsrs	r2, r3, #3
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	3208      	adds	r2, #8
 8000e98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000e9e:	69fb      	ldr	r3, [r7, #28]
 8000ea0:	f003 0307 	and.w	r3, r3, #7
 8000ea4:	009b      	lsls	r3, r3, #2
 8000ea6:	220f      	movs	r2, #15
 8000ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8000eac:	43db      	mvns	r3, r3
 8000eae:	69ba      	ldr	r2, [r7, #24]
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	691a      	ldr	r2, [r3, #16]
 8000eb8:	69fb      	ldr	r3, [r7, #28]
 8000eba:	f003 0307 	and.w	r3, r3, #7
 8000ebe:	009b      	lsls	r3, r3, #2
 8000ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec4:	69ba      	ldr	r2, [r7, #24]
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000eca:	69fb      	ldr	r3, [r7, #28]
 8000ecc:	08da      	lsrs	r2, r3, #3
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	3208      	adds	r2, #8
 8000ed2:	69b9      	ldr	r1, [r7, #24]
 8000ed4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000ede:	69fb      	ldr	r3, [r7, #28]
 8000ee0:	005b      	lsls	r3, r3, #1
 8000ee2:	2203      	movs	r2, #3
 8000ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee8:	43db      	mvns	r3, r3
 8000eea:	69ba      	ldr	r2, [r7, #24]
 8000eec:	4013      	ands	r3, r2
 8000eee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	685b      	ldr	r3, [r3, #4]
 8000ef4:	f003 0203 	and.w	r2, r3, #3
 8000ef8:	69fb      	ldr	r3, [r7, #28]
 8000efa:	005b      	lsls	r3, r3, #1
 8000efc:	fa02 f303 	lsl.w	r3, r2, r3
 8000f00:	69ba      	ldr	r2, [r7, #24]
 8000f02:	4313      	orrs	r3, r2
 8000f04:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	69ba      	ldr	r2, [r7, #24]
 8000f0a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	685b      	ldr	r3, [r3, #4]
 8000f10:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	f000 80ae 	beq.w	8001076 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	60fb      	str	r3, [r7, #12]
 8000f1e:	4b5d      	ldr	r3, [pc, #372]	; (8001094 <HAL_GPIO_Init+0x300>)
 8000f20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f22:	4a5c      	ldr	r2, [pc, #368]	; (8001094 <HAL_GPIO_Init+0x300>)
 8000f24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f28:	6453      	str	r3, [r2, #68]	; 0x44
 8000f2a:	4b5a      	ldr	r3, [pc, #360]	; (8001094 <HAL_GPIO_Init+0x300>)
 8000f2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f32:	60fb      	str	r3, [r7, #12]
 8000f34:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f36:	4a58      	ldr	r2, [pc, #352]	; (8001098 <HAL_GPIO_Init+0x304>)
 8000f38:	69fb      	ldr	r3, [r7, #28]
 8000f3a:	089b      	lsrs	r3, r3, #2
 8000f3c:	3302      	adds	r3, #2
 8000f3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f42:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f44:	69fb      	ldr	r3, [r7, #28]
 8000f46:	f003 0303 	and.w	r3, r3, #3
 8000f4a:	009b      	lsls	r3, r3, #2
 8000f4c:	220f      	movs	r2, #15
 8000f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f52:	43db      	mvns	r3, r3
 8000f54:	69ba      	ldr	r2, [r7, #24]
 8000f56:	4013      	ands	r3, r2
 8000f58:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	4a4f      	ldr	r2, [pc, #316]	; (800109c <HAL_GPIO_Init+0x308>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d025      	beq.n	8000fae <HAL_GPIO_Init+0x21a>
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	4a4e      	ldr	r2, [pc, #312]	; (80010a0 <HAL_GPIO_Init+0x30c>)
 8000f66:	4293      	cmp	r3, r2
 8000f68:	d01f      	beq.n	8000faa <HAL_GPIO_Init+0x216>
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	4a4d      	ldr	r2, [pc, #308]	; (80010a4 <HAL_GPIO_Init+0x310>)
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	d019      	beq.n	8000fa6 <HAL_GPIO_Init+0x212>
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	4a4c      	ldr	r2, [pc, #304]	; (80010a8 <HAL_GPIO_Init+0x314>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d013      	beq.n	8000fa2 <HAL_GPIO_Init+0x20e>
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	4a4b      	ldr	r2, [pc, #300]	; (80010ac <HAL_GPIO_Init+0x318>)
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d00d      	beq.n	8000f9e <HAL_GPIO_Init+0x20a>
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	4a4a      	ldr	r2, [pc, #296]	; (80010b0 <HAL_GPIO_Init+0x31c>)
 8000f86:	4293      	cmp	r3, r2
 8000f88:	d007      	beq.n	8000f9a <HAL_GPIO_Init+0x206>
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	4a49      	ldr	r2, [pc, #292]	; (80010b4 <HAL_GPIO_Init+0x320>)
 8000f8e:	4293      	cmp	r3, r2
 8000f90:	d101      	bne.n	8000f96 <HAL_GPIO_Init+0x202>
 8000f92:	2306      	movs	r3, #6
 8000f94:	e00c      	b.n	8000fb0 <HAL_GPIO_Init+0x21c>
 8000f96:	2307      	movs	r3, #7
 8000f98:	e00a      	b.n	8000fb0 <HAL_GPIO_Init+0x21c>
 8000f9a:	2305      	movs	r3, #5
 8000f9c:	e008      	b.n	8000fb0 <HAL_GPIO_Init+0x21c>
 8000f9e:	2304      	movs	r3, #4
 8000fa0:	e006      	b.n	8000fb0 <HAL_GPIO_Init+0x21c>
 8000fa2:	2303      	movs	r3, #3
 8000fa4:	e004      	b.n	8000fb0 <HAL_GPIO_Init+0x21c>
 8000fa6:	2302      	movs	r3, #2
 8000fa8:	e002      	b.n	8000fb0 <HAL_GPIO_Init+0x21c>
 8000faa:	2301      	movs	r3, #1
 8000fac:	e000      	b.n	8000fb0 <HAL_GPIO_Init+0x21c>
 8000fae:	2300      	movs	r3, #0
 8000fb0:	69fa      	ldr	r2, [r7, #28]
 8000fb2:	f002 0203 	and.w	r2, r2, #3
 8000fb6:	0092      	lsls	r2, r2, #2
 8000fb8:	4093      	lsls	r3, r2
 8000fba:	69ba      	ldr	r2, [r7, #24]
 8000fbc:	4313      	orrs	r3, r2
 8000fbe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000fc0:	4935      	ldr	r1, [pc, #212]	; (8001098 <HAL_GPIO_Init+0x304>)
 8000fc2:	69fb      	ldr	r3, [r7, #28]
 8000fc4:	089b      	lsrs	r3, r3, #2
 8000fc6:	3302      	adds	r3, #2
 8000fc8:	69ba      	ldr	r2, [r7, #24]
 8000fca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000fce:	4b3a      	ldr	r3, [pc, #232]	; (80010b8 <HAL_GPIO_Init+0x324>)
 8000fd0:	689b      	ldr	r3, [r3, #8]
 8000fd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fd4:	693b      	ldr	r3, [r7, #16]
 8000fd6:	43db      	mvns	r3, r3
 8000fd8:	69ba      	ldr	r2, [r7, #24]
 8000fda:	4013      	ands	r3, r2
 8000fdc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	685b      	ldr	r3, [r3, #4]
 8000fe2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d003      	beq.n	8000ff2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8000fea:	69ba      	ldr	r2, [r7, #24]
 8000fec:	693b      	ldr	r3, [r7, #16]
 8000fee:	4313      	orrs	r3, r2
 8000ff0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000ff2:	4a31      	ldr	r2, [pc, #196]	; (80010b8 <HAL_GPIO_Init+0x324>)
 8000ff4:	69bb      	ldr	r3, [r7, #24]
 8000ff6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000ff8:	4b2f      	ldr	r3, [pc, #188]	; (80010b8 <HAL_GPIO_Init+0x324>)
 8000ffa:	68db      	ldr	r3, [r3, #12]
 8000ffc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ffe:	693b      	ldr	r3, [r7, #16]
 8001000:	43db      	mvns	r3, r3
 8001002:	69ba      	ldr	r2, [r7, #24]
 8001004:	4013      	ands	r3, r2
 8001006:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001010:	2b00      	cmp	r3, #0
 8001012:	d003      	beq.n	800101c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001014:	69ba      	ldr	r2, [r7, #24]
 8001016:	693b      	ldr	r3, [r7, #16]
 8001018:	4313      	orrs	r3, r2
 800101a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800101c:	4a26      	ldr	r2, [pc, #152]	; (80010b8 <HAL_GPIO_Init+0x324>)
 800101e:	69bb      	ldr	r3, [r7, #24]
 8001020:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001022:	4b25      	ldr	r3, [pc, #148]	; (80010b8 <HAL_GPIO_Init+0x324>)
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001028:	693b      	ldr	r3, [r7, #16]
 800102a:	43db      	mvns	r3, r3
 800102c:	69ba      	ldr	r2, [r7, #24]
 800102e:	4013      	ands	r3, r2
 8001030:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	685b      	ldr	r3, [r3, #4]
 8001036:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800103a:	2b00      	cmp	r3, #0
 800103c:	d003      	beq.n	8001046 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800103e:	69ba      	ldr	r2, [r7, #24]
 8001040:	693b      	ldr	r3, [r7, #16]
 8001042:	4313      	orrs	r3, r2
 8001044:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001046:	4a1c      	ldr	r2, [pc, #112]	; (80010b8 <HAL_GPIO_Init+0x324>)
 8001048:	69bb      	ldr	r3, [r7, #24]
 800104a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800104c:	4b1a      	ldr	r3, [pc, #104]	; (80010b8 <HAL_GPIO_Init+0x324>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001052:	693b      	ldr	r3, [r7, #16]
 8001054:	43db      	mvns	r3, r3
 8001056:	69ba      	ldr	r2, [r7, #24]
 8001058:	4013      	ands	r3, r2
 800105a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	685b      	ldr	r3, [r3, #4]
 8001060:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001064:	2b00      	cmp	r3, #0
 8001066:	d003      	beq.n	8001070 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001068:	69ba      	ldr	r2, [r7, #24]
 800106a:	693b      	ldr	r3, [r7, #16]
 800106c:	4313      	orrs	r3, r2
 800106e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001070:	4a11      	ldr	r2, [pc, #68]	; (80010b8 <HAL_GPIO_Init+0x324>)
 8001072:	69bb      	ldr	r3, [r7, #24]
 8001074:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001076:	69fb      	ldr	r3, [r7, #28]
 8001078:	3301      	adds	r3, #1
 800107a:	61fb      	str	r3, [r7, #28]
 800107c:	69fb      	ldr	r3, [r7, #28]
 800107e:	2b0f      	cmp	r3, #15
 8001080:	f67f ae96 	bls.w	8000db0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001084:	bf00      	nop
 8001086:	bf00      	nop
 8001088:	3724      	adds	r7, #36	; 0x24
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop
 8001094:	40023800 	.word	0x40023800
 8001098:	40013800 	.word	0x40013800
 800109c:	40020000 	.word	0x40020000
 80010a0:	40020400 	.word	0x40020400
 80010a4:	40020800 	.word	0x40020800
 80010a8:	40020c00 	.word	0x40020c00
 80010ac:	40021000 	.word	0x40021000
 80010b0:	40021400 	.word	0x40021400
 80010b4:	40021800 	.word	0x40021800
 80010b8:	40013c00 	.word	0x40013c00

080010bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010bc:	b480      	push	{r7}
 80010be:	b083      	sub	sp, #12
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	460b      	mov	r3, r1
 80010c6:	807b      	strh	r3, [r7, #2]
 80010c8:	4613      	mov	r3, r2
 80010ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80010cc:	787b      	ldrb	r3, [r7, #1]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d003      	beq.n	80010da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80010d2:	887a      	ldrh	r2, [r7, #2]
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80010d8:	e003      	b.n	80010e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80010da:	887b      	ldrh	r3, [r7, #2]
 80010dc:	041a      	lsls	r2, r3, #16
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	619a      	str	r2, [r3, #24]
}
 80010e2:	bf00      	nop
 80010e4:	370c      	adds	r7, #12
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr
	...

080010f0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80010f6:	2300      	movs	r3, #0
 80010f8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80010fa:	2300      	movs	r3, #0
 80010fc:	603b      	str	r3, [r7, #0]
 80010fe:	4b20      	ldr	r3, [pc, #128]	; (8001180 <HAL_PWREx_EnableOverDrive+0x90>)
 8001100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001102:	4a1f      	ldr	r2, [pc, #124]	; (8001180 <HAL_PWREx_EnableOverDrive+0x90>)
 8001104:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001108:	6413      	str	r3, [r2, #64]	; 0x40
 800110a:	4b1d      	ldr	r3, [pc, #116]	; (8001180 <HAL_PWREx_EnableOverDrive+0x90>)
 800110c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800110e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001112:	603b      	str	r3, [r7, #0]
 8001114:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001116:	4b1b      	ldr	r3, [pc, #108]	; (8001184 <HAL_PWREx_EnableOverDrive+0x94>)
 8001118:	2201      	movs	r2, #1
 800111a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800111c:	f7ff fd4c 	bl	8000bb8 <HAL_GetTick>
 8001120:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001122:	e009      	b.n	8001138 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001124:	f7ff fd48 	bl	8000bb8 <HAL_GetTick>
 8001128:	4602      	mov	r2, r0
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	1ad3      	subs	r3, r2, r3
 800112e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001132:	d901      	bls.n	8001138 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8001134:	2303      	movs	r3, #3
 8001136:	e01f      	b.n	8001178 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001138:	4b13      	ldr	r3, [pc, #76]	; (8001188 <HAL_PWREx_EnableOverDrive+0x98>)
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001140:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001144:	d1ee      	bne.n	8001124 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001146:	4b11      	ldr	r3, [pc, #68]	; (800118c <HAL_PWREx_EnableOverDrive+0x9c>)
 8001148:	2201      	movs	r2, #1
 800114a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800114c:	f7ff fd34 	bl	8000bb8 <HAL_GetTick>
 8001150:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001152:	e009      	b.n	8001168 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001154:	f7ff fd30 	bl	8000bb8 <HAL_GetTick>
 8001158:	4602      	mov	r2, r0
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	1ad3      	subs	r3, r2, r3
 800115e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001162:	d901      	bls.n	8001168 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001164:	2303      	movs	r3, #3
 8001166:	e007      	b.n	8001178 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001168:	4b07      	ldr	r3, [pc, #28]	; (8001188 <HAL_PWREx_EnableOverDrive+0x98>)
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001170:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001174:	d1ee      	bne.n	8001154 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8001176:	2300      	movs	r3, #0
}
 8001178:	4618      	mov	r0, r3
 800117a:	3708      	adds	r7, #8
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	40023800 	.word	0x40023800
 8001184:	420e0040 	.word	0x420e0040
 8001188:	40007000 	.word	0x40007000
 800118c:	420e0044 	.word	0x420e0044

08001190 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b084      	sub	sp, #16
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
 8001198:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d101      	bne.n	80011a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80011a0:	2301      	movs	r3, #1
 80011a2:	e0cc      	b.n	800133e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80011a4:	4b68      	ldr	r3, [pc, #416]	; (8001348 <HAL_RCC_ClockConfig+0x1b8>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	f003 030f 	and.w	r3, r3, #15
 80011ac:	683a      	ldr	r2, [r7, #0]
 80011ae:	429a      	cmp	r2, r3
 80011b0:	d90c      	bls.n	80011cc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011b2:	4b65      	ldr	r3, [pc, #404]	; (8001348 <HAL_RCC_ClockConfig+0x1b8>)
 80011b4:	683a      	ldr	r2, [r7, #0]
 80011b6:	b2d2      	uxtb	r2, r2
 80011b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80011ba:	4b63      	ldr	r3, [pc, #396]	; (8001348 <HAL_RCC_ClockConfig+0x1b8>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f003 030f 	and.w	r3, r3, #15
 80011c2:	683a      	ldr	r2, [r7, #0]
 80011c4:	429a      	cmp	r2, r3
 80011c6:	d001      	beq.n	80011cc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80011c8:	2301      	movs	r3, #1
 80011ca:	e0b8      	b.n	800133e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f003 0302 	and.w	r3, r3, #2
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d020      	beq.n	800121a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f003 0304 	and.w	r3, r3, #4
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d005      	beq.n	80011f0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80011e4:	4b59      	ldr	r3, [pc, #356]	; (800134c <HAL_RCC_ClockConfig+0x1bc>)
 80011e6:	689b      	ldr	r3, [r3, #8]
 80011e8:	4a58      	ldr	r2, [pc, #352]	; (800134c <HAL_RCC_ClockConfig+0x1bc>)
 80011ea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80011ee:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f003 0308 	and.w	r3, r3, #8
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d005      	beq.n	8001208 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80011fc:	4b53      	ldr	r3, [pc, #332]	; (800134c <HAL_RCC_ClockConfig+0x1bc>)
 80011fe:	689b      	ldr	r3, [r3, #8]
 8001200:	4a52      	ldr	r2, [pc, #328]	; (800134c <HAL_RCC_ClockConfig+0x1bc>)
 8001202:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001206:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001208:	4b50      	ldr	r3, [pc, #320]	; (800134c <HAL_RCC_ClockConfig+0x1bc>)
 800120a:	689b      	ldr	r3, [r3, #8]
 800120c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	689b      	ldr	r3, [r3, #8]
 8001214:	494d      	ldr	r1, [pc, #308]	; (800134c <HAL_RCC_ClockConfig+0x1bc>)
 8001216:	4313      	orrs	r3, r2
 8001218:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f003 0301 	and.w	r3, r3, #1
 8001222:	2b00      	cmp	r3, #0
 8001224:	d044      	beq.n	80012b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	2b01      	cmp	r3, #1
 800122c:	d107      	bne.n	800123e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800122e:	4b47      	ldr	r3, [pc, #284]	; (800134c <HAL_RCC_ClockConfig+0x1bc>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001236:	2b00      	cmp	r3, #0
 8001238:	d119      	bne.n	800126e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800123a:	2301      	movs	r3, #1
 800123c:	e07f      	b.n	800133e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	2b02      	cmp	r3, #2
 8001244:	d003      	beq.n	800124e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800124a:	2b03      	cmp	r3, #3
 800124c:	d107      	bne.n	800125e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800124e:	4b3f      	ldr	r3, [pc, #252]	; (800134c <HAL_RCC_ClockConfig+0x1bc>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001256:	2b00      	cmp	r3, #0
 8001258:	d109      	bne.n	800126e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800125a:	2301      	movs	r3, #1
 800125c:	e06f      	b.n	800133e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800125e:	4b3b      	ldr	r3, [pc, #236]	; (800134c <HAL_RCC_ClockConfig+0x1bc>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	f003 0302 	and.w	r3, r3, #2
 8001266:	2b00      	cmp	r3, #0
 8001268:	d101      	bne.n	800126e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800126a:	2301      	movs	r3, #1
 800126c:	e067      	b.n	800133e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800126e:	4b37      	ldr	r3, [pc, #220]	; (800134c <HAL_RCC_ClockConfig+0x1bc>)
 8001270:	689b      	ldr	r3, [r3, #8]
 8001272:	f023 0203 	bic.w	r2, r3, #3
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	4934      	ldr	r1, [pc, #208]	; (800134c <HAL_RCC_ClockConfig+0x1bc>)
 800127c:	4313      	orrs	r3, r2
 800127e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001280:	f7ff fc9a 	bl	8000bb8 <HAL_GetTick>
 8001284:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001286:	e00a      	b.n	800129e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001288:	f7ff fc96 	bl	8000bb8 <HAL_GetTick>
 800128c:	4602      	mov	r2, r0
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	1ad3      	subs	r3, r2, r3
 8001292:	f241 3288 	movw	r2, #5000	; 0x1388
 8001296:	4293      	cmp	r3, r2
 8001298:	d901      	bls.n	800129e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800129a:	2303      	movs	r3, #3
 800129c:	e04f      	b.n	800133e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800129e:	4b2b      	ldr	r3, [pc, #172]	; (800134c <HAL_RCC_ClockConfig+0x1bc>)
 80012a0:	689b      	ldr	r3, [r3, #8]
 80012a2:	f003 020c 	and.w	r2, r3, #12
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	685b      	ldr	r3, [r3, #4]
 80012aa:	009b      	lsls	r3, r3, #2
 80012ac:	429a      	cmp	r2, r3
 80012ae:	d1eb      	bne.n	8001288 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80012b0:	4b25      	ldr	r3, [pc, #148]	; (8001348 <HAL_RCC_ClockConfig+0x1b8>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	f003 030f 	and.w	r3, r3, #15
 80012b8:	683a      	ldr	r2, [r7, #0]
 80012ba:	429a      	cmp	r2, r3
 80012bc:	d20c      	bcs.n	80012d8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012be:	4b22      	ldr	r3, [pc, #136]	; (8001348 <HAL_RCC_ClockConfig+0x1b8>)
 80012c0:	683a      	ldr	r2, [r7, #0]
 80012c2:	b2d2      	uxtb	r2, r2
 80012c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80012c6:	4b20      	ldr	r3, [pc, #128]	; (8001348 <HAL_RCC_ClockConfig+0x1b8>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f003 030f 	and.w	r3, r3, #15
 80012ce:	683a      	ldr	r2, [r7, #0]
 80012d0:	429a      	cmp	r2, r3
 80012d2:	d001      	beq.n	80012d8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80012d4:	2301      	movs	r3, #1
 80012d6:	e032      	b.n	800133e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f003 0304 	and.w	r3, r3, #4
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d008      	beq.n	80012f6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80012e4:	4b19      	ldr	r3, [pc, #100]	; (800134c <HAL_RCC_ClockConfig+0x1bc>)
 80012e6:	689b      	ldr	r3, [r3, #8]
 80012e8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	68db      	ldr	r3, [r3, #12]
 80012f0:	4916      	ldr	r1, [pc, #88]	; (800134c <HAL_RCC_ClockConfig+0x1bc>)
 80012f2:	4313      	orrs	r3, r2
 80012f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f003 0308 	and.w	r3, r3, #8
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d009      	beq.n	8001316 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001302:	4b12      	ldr	r3, [pc, #72]	; (800134c <HAL_RCC_ClockConfig+0x1bc>)
 8001304:	689b      	ldr	r3, [r3, #8]
 8001306:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	691b      	ldr	r3, [r3, #16]
 800130e:	00db      	lsls	r3, r3, #3
 8001310:	490e      	ldr	r1, [pc, #56]	; (800134c <HAL_RCC_ClockConfig+0x1bc>)
 8001312:	4313      	orrs	r3, r2
 8001314:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001316:	f000 f873 	bl	8001400 <HAL_RCC_GetSysClockFreq>
 800131a:	4602      	mov	r2, r0
 800131c:	4b0b      	ldr	r3, [pc, #44]	; (800134c <HAL_RCC_ClockConfig+0x1bc>)
 800131e:	689b      	ldr	r3, [r3, #8]
 8001320:	091b      	lsrs	r3, r3, #4
 8001322:	f003 030f 	and.w	r3, r3, #15
 8001326:	490a      	ldr	r1, [pc, #40]	; (8001350 <HAL_RCC_ClockConfig+0x1c0>)
 8001328:	5ccb      	ldrb	r3, [r1, r3]
 800132a:	fa22 f303 	lsr.w	r3, r2, r3
 800132e:	4a09      	ldr	r2, [pc, #36]	; (8001354 <HAL_RCC_ClockConfig+0x1c4>)
 8001330:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001332:	4b09      	ldr	r3, [pc, #36]	; (8001358 <HAL_RCC_ClockConfig+0x1c8>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	4618      	mov	r0, r3
 8001338:	f7ff fb52 	bl	80009e0 <HAL_InitTick>

  return HAL_OK;
 800133c:	2300      	movs	r3, #0
}
 800133e:	4618      	mov	r0, r3
 8001340:	3710      	adds	r7, #16
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	40023c00 	.word	0x40023c00
 800134c:	40023800 	.word	0x40023800
 8001350:	080067d8 	.word	0x080067d8
 8001354:	20000000 	.word	0x20000000
 8001358:	20000004 	.word	0x20000004

0800135c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001360:	4b03      	ldr	r3, [pc, #12]	; (8001370 <HAL_RCC_GetHCLKFreq+0x14>)
 8001362:	681b      	ldr	r3, [r3, #0]
}
 8001364:	4618      	mov	r0, r3
 8001366:	46bd      	mov	sp, r7
 8001368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136c:	4770      	bx	lr
 800136e:	bf00      	nop
 8001370:	20000000 	.word	0x20000000

08001374 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001378:	f7ff fff0 	bl	800135c <HAL_RCC_GetHCLKFreq>
 800137c:	4602      	mov	r2, r0
 800137e:	4b05      	ldr	r3, [pc, #20]	; (8001394 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001380:	689b      	ldr	r3, [r3, #8]
 8001382:	0a9b      	lsrs	r3, r3, #10
 8001384:	f003 0307 	and.w	r3, r3, #7
 8001388:	4903      	ldr	r1, [pc, #12]	; (8001398 <HAL_RCC_GetPCLK1Freq+0x24>)
 800138a:	5ccb      	ldrb	r3, [r1, r3]
 800138c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001390:	4618      	mov	r0, r3
 8001392:	bd80      	pop	{r7, pc}
 8001394:	40023800 	.word	0x40023800
 8001398:	080067e8 	.word	0x080067e8

0800139c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800139c:	b480      	push	{r7}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
 80013a4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	220f      	movs	r2, #15
 80013aa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80013ac:	4b12      	ldr	r3, [pc, #72]	; (80013f8 <HAL_RCC_GetClockConfig+0x5c>)
 80013ae:	689b      	ldr	r3, [r3, #8]
 80013b0:	f003 0203 	and.w	r2, r3, #3
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80013b8:	4b0f      	ldr	r3, [pc, #60]	; (80013f8 <HAL_RCC_GetClockConfig+0x5c>)
 80013ba:	689b      	ldr	r3, [r3, #8]
 80013bc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80013c4:	4b0c      	ldr	r3, [pc, #48]	; (80013f8 <HAL_RCC_GetClockConfig+0x5c>)
 80013c6:	689b      	ldr	r3, [r3, #8]
 80013c8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80013d0:	4b09      	ldr	r3, [pc, #36]	; (80013f8 <HAL_RCC_GetClockConfig+0x5c>)
 80013d2:	689b      	ldr	r3, [r3, #8]
 80013d4:	08db      	lsrs	r3, r3, #3
 80013d6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80013de:	4b07      	ldr	r3, [pc, #28]	; (80013fc <HAL_RCC_GetClockConfig+0x60>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f003 020f 	and.w	r2, r3, #15
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	601a      	str	r2, [r3, #0]
}
 80013ea:	bf00      	nop
 80013ec:	370c      	adds	r7, #12
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop
 80013f8:	40023800 	.word	0x40023800
 80013fc:	40023c00 	.word	0x40023c00

08001400 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001400:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001404:	b0ae      	sub	sp, #184	; 0xb8
 8001406:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001408:	2300      	movs	r3, #0
 800140a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 800140e:	2300      	movs	r3, #0
 8001410:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8001414:	2300      	movs	r3, #0
 8001416:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 800141a:	2300      	movs	r3, #0
 800141c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8001420:	2300      	movs	r3, #0
 8001422:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001426:	4bcb      	ldr	r3, [pc, #812]	; (8001754 <HAL_RCC_GetSysClockFreq+0x354>)
 8001428:	689b      	ldr	r3, [r3, #8]
 800142a:	f003 030c 	and.w	r3, r3, #12
 800142e:	2b0c      	cmp	r3, #12
 8001430:	f200 8206 	bhi.w	8001840 <HAL_RCC_GetSysClockFreq+0x440>
 8001434:	a201      	add	r2, pc, #4	; (adr r2, 800143c <HAL_RCC_GetSysClockFreq+0x3c>)
 8001436:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800143a:	bf00      	nop
 800143c:	08001471 	.word	0x08001471
 8001440:	08001841 	.word	0x08001841
 8001444:	08001841 	.word	0x08001841
 8001448:	08001841 	.word	0x08001841
 800144c:	08001479 	.word	0x08001479
 8001450:	08001841 	.word	0x08001841
 8001454:	08001841 	.word	0x08001841
 8001458:	08001841 	.word	0x08001841
 800145c:	08001481 	.word	0x08001481
 8001460:	08001841 	.word	0x08001841
 8001464:	08001841 	.word	0x08001841
 8001468:	08001841 	.word	0x08001841
 800146c:	08001671 	.word	0x08001671
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001470:	4bb9      	ldr	r3, [pc, #740]	; (8001758 <HAL_RCC_GetSysClockFreq+0x358>)
 8001472:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8001476:	e1e7      	b.n	8001848 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001478:	4bb8      	ldr	r3, [pc, #736]	; (800175c <HAL_RCC_GetSysClockFreq+0x35c>)
 800147a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800147e:	e1e3      	b.n	8001848 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001480:	4bb4      	ldr	r3, [pc, #720]	; (8001754 <HAL_RCC_GetSysClockFreq+0x354>)
 8001482:	685b      	ldr	r3, [r3, #4]
 8001484:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001488:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800148c:	4bb1      	ldr	r3, [pc, #708]	; (8001754 <HAL_RCC_GetSysClockFreq+0x354>)
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001494:	2b00      	cmp	r3, #0
 8001496:	d071      	beq.n	800157c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001498:	4bae      	ldr	r3, [pc, #696]	; (8001754 <HAL_RCC_GetSysClockFreq+0x354>)
 800149a:	685b      	ldr	r3, [r3, #4]
 800149c:	099b      	lsrs	r3, r3, #6
 800149e:	2200      	movs	r2, #0
 80014a0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80014a4:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80014a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80014ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80014b0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80014b4:	2300      	movs	r3, #0
 80014b6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80014ba:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80014be:	4622      	mov	r2, r4
 80014c0:	462b      	mov	r3, r5
 80014c2:	f04f 0000 	mov.w	r0, #0
 80014c6:	f04f 0100 	mov.w	r1, #0
 80014ca:	0159      	lsls	r1, r3, #5
 80014cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80014d0:	0150      	lsls	r0, r2, #5
 80014d2:	4602      	mov	r2, r0
 80014d4:	460b      	mov	r3, r1
 80014d6:	4621      	mov	r1, r4
 80014d8:	1a51      	subs	r1, r2, r1
 80014da:	6439      	str	r1, [r7, #64]	; 0x40
 80014dc:	4629      	mov	r1, r5
 80014de:	eb63 0301 	sbc.w	r3, r3, r1
 80014e2:	647b      	str	r3, [r7, #68]	; 0x44
 80014e4:	f04f 0200 	mov.w	r2, #0
 80014e8:	f04f 0300 	mov.w	r3, #0
 80014ec:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80014f0:	4649      	mov	r1, r9
 80014f2:	018b      	lsls	r3, r1, #6
 80014f4:	4641      	mov	r1, r8
 80014f6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80014fa:	4641      	mov	r1, r8
 80014fc:	018a      	lsls	r2, r1, #6
 80014fe:	4641      	mov	r1, r8
 8001500:	1a51      	subs	r1, r2, r1
 8001502:	63b9      	str	r1, [r7, #56]	; 0x38
 8001504:	4649      	mov	r1, r9
 8001506:	eb63 0301 	sbc.w	r3, r3, r1
 800150a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800150c:	f04f 0200 	mov.w	r2, #0
 8001510:	f04f 0300 	mov.w	r3, #0
 8001514:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8001518:	4649      	mov	r1, r9
 800151a:	00cb      	lsls	r3, r1, #3
 800151c:	4641      	mov	r1, r8
 800151e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001522:	4641      	mov	r1, r8
 8001524:	00ca      	lsls	r2, r1, #3
 8001526:	4610      	mov	r0, r2
 8001528:	4619      	mov	r1, r3
 800152a:	4603      	mov	r3, r0
 800152c:	4622      	mov	r2, r4
 800152e:	189b      	adds	r3, r3, r2
 8001530:	633b      	str	r3, [r7, #48]	; 0x30
 8001532:	462b      	mov	r3, r5
 8001534:	460a      	mov	r2, r1
 8001536:	eb42 0303 	adc.w	r3, r2, r3
 800153a:	637b      	str	r3, [r7, #52]	; 0x34
 800153c:	f04f 0200 	mov.w	r2, #0
 8001540:	f04f 0300 	mov.w	r3, #0
 8001544:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001548:	4629      	mov	r1, r5
 800154a:	024b      	lsls	r3, r1, #9
 800154c:	4621      	mov	r1, r4
 800154e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001552:	4621      	mov	r1, r4
 8001554:	024a      	lsls	r2, r1, #9
 8001556:	4610      	mov	r0, r2
 8001558:	4619      	mov	r1, r3
 800155a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800155e:	2200      	movs	r2, #0
 8001560:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001564:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001568:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800156c:	f7fe fef0 	bl	8000350 <__aeabi_uldivmod>
 8001570:	4602      	mov	r2, r0
 8001572:	460b      	mov	r3, r1
 8001574:	4613      	mov	r3, r2
 8001576:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800157a:	e067      	b.n	800164c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800157c:	4b75      	ldr	r3, [pc, #468]	; (8001754 <HAL_RCC_GetSysClockFreq+0x354>)
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	099b      	lsrs	r3, r3, #6
 8001582:	2200      	movs	r2, #0
 8001584:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001588:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800158c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001590:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001594:	67bb      	str	r3, [r7, #120]	; 0x78
 8001596:	2300      	movs	r3, #0
 8001598:	67fb      	str	r3, [r7, #124]	; 0x7c
 800159a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 800159e:	4622      	mov	r2, r4
 80015a0:	462b      	mov	r3, r5
 80015a2:	f04f 0000 	mov.w	r0, #0
 80015a6:	f04f 0100 	mov.w	r1, #0
 80015aa:	0159      	lsls	r1, r3, #5
 80015ac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80015b0:	0150      	lsls	r0, r2, #5
 80015b2:	4602      	mov	r2, r0
 80015b4:	460b      	mov	r3, r1
 80015b6:	4621      	mov	r1, r4
 80015b8:	1a51      	subs	r1, r2, r1
 80015ba:	62b9      	str	r1, [r7, #40]	; 0x28
 80015bc:	4629      	mov	r1, r5
 80015be:	eb63 0301 	sbc.w	r3, r3, r1
 80015c2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80015c4:	f04f 0200 	mov.w	r2, #0
 80015c8:	f04f 0300 	mov.w	r3, #0
 80015cc:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 80015d0:	4649      	mov	r1, r9
 80015d2:	018b      	lsls	r3, r1, #6
 80015d4:	4641      	mov	r1, r8
 80015d6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80015da:	4641      	mov	r1, r8
 80015dc:	018a      	lsls	r2, r1, #6
 80015de:	4641      	mov	r1, r8
 80015e0:	ebb2 0a01 	subs.w	sl, r2, r1
 80015e4:	4649      	mov	r1, r9
 80015e6:	eb63 0b01 	sbc.w	fp, r3, r1
 80015ea:	f04f 0200 	mov.w	r2, #0
 80015ee:	f04f 0300 	mov.w	r3, #0
 80015f2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80015f6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80015fa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80015fe:	4692      	mov	sl, r2
 8001600:	469b      	mov	fp, r3
 8001602:	4623      	mov	r3, r4
 8001604:	eb1a 0303 	adds.w	r3, sl, r3
 8001608:	623b      	str	r3, [r7, #32]
 800160a:	462b      	mov	r3, r5
 800160c:	eb4b 0303 	adc.w	r3, fp, r3
 8001610:	627b      	str	r3, [r7, #36]	; 0x24
 8001612:	f04f 0200 	mov.w	r2, #0
 8001616:	f04f 0300 	mov.w	r3, #0
 800161a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800161e:	4629      	mov	r1, r5
 8001620:	028b      	lsls	r3, r1, #10
 8001622:	4621      	mov	r1, r4
 8001624:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001628:	4621      	mov	r1, r4
 800162a:	028a      	lsls	r2, r1, #10
 800162c:	4610      	mov	r0, r2
 800162e:	4619      	mov	r1, r3
 8001630:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001634:	2200      	movs	r2, #0
 8001636:	673b      	str	r3, [r7, #112]	; 0x70
 8001638:	677a      	str	r2, [r7, #116]	; 0x74
 800163a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800163e:	f7fe fe87 	bl	8000350 <__aeabi_uldivmod>
 8001642:	4602      	mov	r2, r0
 8001644:	460b      	mov	r3, r1
 8001646:	4613      	mov	r3, r2
 8001648:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800164c:	4b41      	ldr	r3, [pc, #260]	; (8001754 <HAL_RCC_GetSysClockFreq+0x354>)
 800164e:	685b      	ldr	r3, [r3, #4]
 8001650:	0c1b      	lsrs	r3, r3, #16
 8001652:	f003 0303 	and.w	r3, r3, #3
 8001656:	3301      	adds	r3, #1
 8001658:	005b      	lsls	r3, r3, #1
 800165a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 800165e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001662:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001666:	fbb2 f3f3 	udiv	r3, r2, r3
 800166a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800166e:	e0eb      	b.n	8001848 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001670:	4b38      	ldr	r3, [pc, #224]	; (8001754 <HAL_RCC_GetSysClockFreq+0x354>)
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001678:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800167c:	4b35      	ldr	r3, [pc, #212]	; (8001754 <HAL_RCC_GetSysClockFreq+0x354>)
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001684:	2b00      	cmp	r3, #0
 8001686:	d06b      	beq.n	8001760 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001688:	4b32      	ldr	r3, [pc, #200]	; (8001754 <HAL_RCC_GetSysClockFreq+0x354>)
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	099b      	lsrs	r3, r3, #6
 800168e:	2200      	movs	r2, #0
 8001690:	66bb      	str	r3, [r7, #104]	; 0x68
 8001692:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001694:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001696:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800169a:	663b      	str	r3, [r7, #96]	; 0x60
 800169c:	2300      	movs	r3, #0
 800169e:	667b      	str	r3, [r7, #100]	; 0x64
 80016a0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80016a4:	4622      	mov	r2, r4
 80016a6:	462b      	mov	r3, r5
 80016a8:	f04f 0000 	mov.w	r0, #0
 80016ac:	f04f 0100 	mov.w	r1, #0
 80016b0:	0159      	lsls	r1, r3, #5
 80016b2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80016b6:	0150      	lsls	r0, r2, #5
 80016b8:	4602      	mov	r2, r0
 80016ba:	460b      	mov	r3, r1
 80016bc:	4621      	mov	r1, r4
 80016be:	1a51      	subs	r1, r2, r1
 80016c0:	61b9      	str	r1, [r7, #24]
 80016c2:	4629      	mov	r1, r5
 80016c4:	eb63 0301 	sbc.w	r3, r3, r1
 80016c8:	61fb      	str	r3, [r7, #28]
 80016ca:	f04f 0200 	mov.w	r2, #0
 80016ce:	f04f 0300 	mov.w	r3, #0
 80016d2:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80016d6:	4659      	mov	r1, fp
 80016d8:	018b      	lsls	r3, r1, #6
 80016da:	4651      	mov	r1, sl
 80016dc:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80016e0:	4651      	mov	r1, sl
 80016e2:	018a      	lsls	r2, r1, #6
 80016e4:	4651      	mov	r1, sl
 80016e6:	ebb2 0801 	subs.w	r8, r2, r1
 80016ea:	4659      	mov	r1, fp
 80016ec:	eb63 0901 	sbc.w	r9, r3, r1
 80016f0:	f04f 0200 	mov.w	r2, #0
 80016f4:	f04f 0300 	mov.w	r3, #0
 80016f8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80016fc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001700:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001704:	4690      	mov	r8, r2
 8001706:	4699      	mov	r9, r3
 8001708:	4623      	mov	r3, r4
 800170a:	eb18 0303 	adds.w	r3, r8, r3
 800170e:	613b      	str	r3, [r7, #16]
 8001710:	462b      	mov	r3, r5
 8001712:	eb49 0303 	adc.w	r3, r9, r3
 8001716:	617b      	str	r3, [r7, #20]
 8001718:	f04f 0200 	mov.w	r2, #0
 800171c:	f04f 0300 	mov.w	r3, #0
 8001720:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001724:	4629      	mov	r1, r5
 8001726:	024b      	lsls	r3, r1, #9
 8001728:	4621      	mov	r1, r4
 800172a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800172e:	4621      	mov	r1, r4
 8001730:	024a      	lsls	r2, r1, #9
 8001732:	4610      	mov	r0, r2
 8001734:	4619      	mov	r1, r3
 8001736:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800173a:	2200      	movs	r2, #0
 800173c:	65bb      	str	r3, [r7, #88]	; 0x58
 800173e:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001740:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001744:	f7fe fe04 	bl	8000350 <__aeabi_uldivmod>
 8001748:	4602      	mov	r2, r0
 800174a:	460b      	mov	r3, r1
 800174c:	4613      	mov	r3, r2
 800174e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001752:	e065      	b.n	8001820 <HAL_RCC_GetSysClockFreq+0x420>
 8001754:	40023800 	.word	0x40023800
 8001758:	00f42400 	.word	0x00f42400
 800175c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001760:	4b3d      	ldr	r3, [pc, #244]	; (8001858 <HAL_RCC_GetSysClockFreq+0x458>)
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	099b      	lsrs	r3, r3, #6
 8001766:	2200      	movs	r2, #0
 8001768:	4618      	mov	r0, r3
 800176a:	4611      	mov	r1, r2
 800176c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001770:	653b      	str	r3, [r7, #80]	; 0x50
 8001772:	2300      	movs	r3, #0
 8001774:	657b      	str	r3, [r7, #84]	; 0x54
 8001776:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 800177a:	4642      	mov	r2, r8
 800177c:	464b      	mov	r3, r9
 800177e:	f04f 0000 	mov.w	r0, #0
 8001782:	f04f 0100 	mov.w	r1, #0
 8001786:	0159      	lsls	r1, r3, #5
 8001788:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800178c:	0150      	lsls	r0, r2, #5
 800178e:	4602      	mov	r2, r0
 8001790:	460b      	mov	r3, r1
 8001792:	4641      	mov	r1, r8
 8001794:	1a51      	subs	r1, r2, r1
 8001796:	60b9      	str	r1, [r7, #8]
 8001798:	4649      	mov	r1, r9
 800179a:	eb63 0301 	sbc.w	r3, r3, r1
 800179e:	60fb      	str	r3, [r7, #12]
 80017a0:	f04f 0200 	mov.w	r2, #0
 80017a4:	f04f 0300 	mov.w	r3, #0
 80017a8:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80017ac:	4659      	mov	r1, fp
 80017ae:	018b      	lsls	r3, r1, #6
 80017b0:	4651      	mov	r1, sl
 80017b2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80017b6:	4651      	mov	r1, sl
 80017b8:	018a      	lsls	r2, r1, #6
 80017ba:	4651      	mov	r1, sl
 80017bc:	1a54      	subs	r4, r2, r1
 80017be:	4659      	mov	r1, fp
 80017c0:	eb63 0501 	sbc.w	r5, r3, r1
 80017c4:	f04f 0200 	mov.w	r2, #0
 80017c8:	f04f 0300 	mov.w	r3, #0
 80017cc:	00eb      	lsls	r3, r5, #3
 80017ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80017d2:	00e2      	lsls	r2, r4, #3
 80017d4:	4614      	mov	r4, r2
 80017d6:	461d      	mov	r5, r3
 80017d8:	4643      	mov	r3, r8
 80017da:	18e3      	adds	r3, r4, r3
 80017dc:	603b      	str	r3, [r7, #0]
 80017de:	464b      	mov	r3, r9
 80017e0:	eb45 0303 	adc.w	r3, r5, r3
 80017e4:	607b      	str	r3, [r7, #4]
 80017e6:	f04f 0200 	mov.w	r2, #0
 80017ea:	f04f 0300 	mov.w	r3, #0
 80017ee:	e9d7 4500 	ldrd	r4, r5, [r7]
 80017f2:	4629      	mov	r1, r5
 80017f4:	028b      	lsls	r3, r1, #10
 80017f6:	4621      	mov	r1, r4
 80017f8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80017fc:	4621      	mov	r1, r4
 80017fe:	028a      	lsls	r2, r1, #10
 8001800:	4610      	mov	r0, r2
 8001802:	4619      	mov	r1, r3
 8001804:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001808:	2200      	movs	r2, #0
 800180a:	64bb      	str	r3, [r7, #72]	; 0x48
 800180c:	64fa      	str	r2, [r7, #76]	; 0x4c
 800180e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001812:	f7fe fd9d 	bl	8000350 <__aeabi_uldivmod>
 8001816:	4602      	mov	r2, r0
 8001818:	460b      	mov	r3, r1
 800181a:	4613      	mov	r3, r2
 800181c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001820:	4b0d      	ldr	r3, [pc, #52]	; (8001858 <HAL_RCC_GetSysClockFreq+0x458>)
 8001822:	685b      	ldr	r3, [r3, #4]
 8001824:	0f1b      	lsrs	r3, r3, #28
 8001826:	f003 0307 	and.w	r3, r3, #7
 800182a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 800182e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001832:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001836:	fbb2 f3f3 	udiv	r3, r2, r3
 800183a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800183e:	e003      	b.n	8001848 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001840:	4b06      	ldr	r3, [pc, #24]	; (800185c <HAL_RCC_GetSysClockFreq+0x45c>)
 8001842:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001846:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001848:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 800184c:	4618      	mov	r0, r3
 800184e:	37b8      	adds	r7, #184	; 0xb8
 8001850:	46bd      	mov	sp, r7
 8001852:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001856:	bf00      	nop
 8001858:	40023800 	.word	0x40023800
 800185c:	00f42400 	.word	0x00f42400

08001860 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b086      	sub	sp, #24
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d101      	bne.n	8001872 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800186e:	2301      	movs	r3, #1
 8001870:	e28d      	b.n	8001d8e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f003 0301 	and.w	r3, r3, #1
 800187a:	2b00      	cmp	r3, #0
 800187c:	f000 8083 	beq.w	8001986 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001880:	4b94      	ldr	r3, [pc, #592]	; (8001ad4 <HAL_RCC_OscConfig+0x274>)
 8001882:	689b      	ldr	r3, [r3, #8]
 8001884:	f003 030c 	and.w	r3, r3, #12
 8001888:	2b04      	cmp	r3, #4
 800188a:	d019      	beq.n	80018c0 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800188c:	4b91      	ldr	r3, [pc, #580]	; (8001ad4 <HAL_RCC_OscConfig+0x274>)
 800188e:	689b      	ldr	r3, [r3, #8]
 8001890:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001894:	2b08      	cmp	r3, #8
 8001896:	d106      	bne.n	80018a6 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001898:	4b8e      	ldr	r3, [pc, #568]	; (8001ad4 <HAL_RCC_OscConfig+0x274>)
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018a0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80018a4:	d00c      	beq.n	80018c0 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80018a6:	4b8b      	ldr	r3, [pc, #556]	; (8001ad4 <HAL_RCC_OscConfig+0x274>)
 80018a8:	689b      	ldr	r3, [r3, #8]
 80018aa:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80018ae:	2b0c      	cmp	r3, #12
 80018b0:	d112      	bne.n	80018d8 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80018b2:	4b88      	ldr	r3, [pc, #544]	; (8001ad4 <HAL_RCC_OscConfig+0x274>)
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80018be:	d10b      	bne.n	80018d8 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018c0:	4b84      	ldr	r3, [pc, #528]	; (8001ad4 <HAL_RCC_OscConfig+0x274>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d05b      	beq.n	8001984 <HAL_RCC_OscConfig+0x124>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d157      	bne.n	8001984 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80018d4:	2301      	movs	r3, #1
 80018d6:	e25a      	b.n	8001d8e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018e0:	d106      	bne.n	80018f0 <HAL_RCC_OscConfig+0x90>
 80018e2:	4b7c      	ldr	r3, [pc, #496]	; (8001ad4 <HAL_RCC_OscConfig+0x274>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a7b      	ldr	r2, [pc, #492]	; (8001ad4 <HAL_RCC_OscConfig+0x274>)
 80018e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018ec:	6013      	str	r3, [r2, #0]
 80018ee:	e01d      	b.n	800192c <HAL_RCC_OscConfig+0xcc>
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80018f8:	d10c      	bne.n	8001914 <HAL_RCC_OscConfig+0xb4>
 80018fa:	4b76      	ldr	r3, [pc, #472]	; (8001ad4 <HAL_RCC_OscConfig+0x274>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4a75      	ldr	r2, [pc, #468]	; (8001ad4 <HAL_RCC_OscConfig+0x274>)
 8001900:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001904:	6013      	str	r3, [r2, #0]
 8001906:	4b73      	ldr	r3, [pc, #460]	; (8001ad4 <HAL_RCC_OscConfig+0x274>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	4a72      	ldr	r2, [pc, #456]	; (8001ad4 <HAL_RCC_OscConfig+0x274>)
 800190c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001910:	6013      	str	r3, [r2, #0]
 8001912:	e00b      	b.n	800192c <HAL_RCC_OscConfig+0xcc>
 8001914:	4b6f      	ldr	r3, [pc, #444]	; (8001ad4 <HAL_RCC_OscConfig+0x274>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4a6e      	ldr	r2, [pc, #440]	; (8001ad4 <HAL_RCC_OscConfig+0x274>)
 800191a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800191e:	6013      	str	r3, [r2, #0]
 8001920:	4b6c      	ldr	r3, [pc, #432]	; (8001ad4 <HAL_RCC_OscConfig+0x274>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a6b      	ldr	r2, [pc, #428]	; (8001ad4 <HAL_RCC_OscConfig+0x274>)
 8001926:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800192a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d013      	beq.n	800195c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001934:	f7ff f940 	bl	8000bb8 <HAL_GetTick>
 8001938:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800193a:	e008      	b.n	800194e <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800193c:	f7ff f93c 	bl	8000bb8 <HAL_GetTick>
 8001940:	4602      	mov	r2, r0
 8001942:	693b      	ldr	r3, [r7, #16]
 8001944:	1ad3      	subs	r3, r2, r3
 8001946:	2b64      	cmp	r3, #100	; 0x64
 8001948:	d901      	bls.n	800194e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800194a:	2303      	movs	r3, #3
 800194c:	e21f      	b.n	8001d8e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800194e:	4b61      	ldr	r3, [pc, #388]	; (8001ad4 <HAL_RCC_OscConfig+0x274>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001956:	2b00      	cmp	r3, #0
 8001958:	d0f0      	beq.n	800193c <HAL_RCC_OscConfig+0xdc>
 800195a:	e014      	b.n	8001986 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800195c:	f7ff f92c 	bl	8000bb8 <HAL_GetTick>
 8001960:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001962:	e008      	b.n	8001976 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001964:	f7ff f928 	bl	8000bb8 <HAL_GetTick>
 8001968:	4602      	mov	r2, r0
 800196a:	693b      	ldr	r3, [r7, #16]
 800196c:	1ad3      	subs	r3, r2, r3
 800196e:	2b64      	cmp	r3, #100	; 0x64
 8001970:	d901      	bls.n	8001976 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001972:	2303      	movs	r3, #3
 8001974:	e20b      	b.n	8001d8e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001976:	4b57      	ldr	r3, [pc, #348]	; (8001ad4 <HAL_RCC_OscConfig+0x274>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800197e:	2b00      	cmp	r3, #0
 8001980:	d1f0      	bne.n	8001964 <HAL_RCC_OscConfig+0x104>
 8001982:	e000      	b.n	8001986 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001984:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f003 0302 	and.w	r3, r3, #2
 800198e:	2b00      	cmp	r3, #0
 8001990:	d06f      	beq.n	8001a72 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001992:	4b50      	ldr	r3, [pc, #320]	; (8001ad4 <HAL_RCC_OscConfig+0x274>)
 8001994:	689b      	ldr	r3, [r3, #8]
 8001996:	f003 030c 	and.w	r3, r3, #12
 800199a:	2b00      	cmp	r3, #0
 800199c:	d017      	beq.n	80019ce <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800199e:	4b4d      	ldr	r3, [pc, #308]	; (8001ad4 <HAL_RCC_OscConfig+0x274>)
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80019a6:	2b08      	cmp	r3, #8
 80019a8:	d105      	bne.n	80019b6 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80019aa:	4b4a      	ldr	r3, [pc, #296]	; (8001ad4 <HAL_RCC_OscConfig+0x274>)
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d00b      	beq.n	80019ce <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80019b6:	4b47      	ldr	r3, [pc, #284]	; (8001ad4 <HAL_RCC_OscConfig+0x274>)
 80019b8:	689b      	ldr	r3, [r3, #8]
 80019ba:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80019be:	2b0c      	cmp	r3, #12
 80019c0:	d11c      	bne.n	80019fc <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80019c2:	4b44      	ldr	r3, [pc, #272]	; (8001ad4 <HAL_RCC_OscConfig+0x274>)
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d116      	bne.n	80019fc <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019ce:	4b41      	ldr	r3, [pc, #260]	; (8001ad4 <HAL_RCC_OscConfig+0x274>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f003 0302 	and.w	r3, r3, #2
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d005      	beq.n	80019e6 <HAL_RCC_OscConfig+0x186>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	68db      	ldr	r3, [r3, #12]
 80019de:	2b01      	cmp	r3, #1
 80019e0:	d001      	beq.n	80019e6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80019e2:	2301      	movs	r3, #1
 80019e4:	e1d3      	b.n	8001d8e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019e6:	4b3b      	ldr	r3, [pc, #236]	; (8001ad4 <HAL_RCC_OscConfig+0x274>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	691b      	ldr	r3, [r3, #16]
 80019f2:	00db      	lsls	r3, r3, #3
 80019f4:	4937      	ldr	r1, [pc, #220]	; (8001ad4 <HAL_RCC_OscConfig+0x274>)
 80019f6:	4313      	orrs	r3, r2
 80019f8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019fa:	e03a      	b.n	8001a72 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	68db      	ldr	r3, [r3, #12]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d020      	beq.n	8001a46 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a04:	4b34      	ldr	r3, [pc, #208]	; (8001ad8 <HAL_RCC_OscConfig+0x278>)
 8001a06:	2201      	movs	r2, #1
 8001a08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a0a:	f7ff f8d5 	bl	8000bb8 <HAL_GetTick>
 8001a0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a10:	e008      	b.n	8001a24 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a12:	f7ff f8d1 	bl	8000bb8 <HAL_GetTick>
 8001a16:	4602      	mov	r2, r0
 8001a18:	693b      	ldr	r3, [r7, #16]
 8001a1a:	1ad3      	subs	r3, r2, r3
 8001a1c:	2b02      	cmp	r3, #2
 8001a1e:	d901      	bls.n	8001a24 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001a20:	2303      	movs	r3, #3
 8001a22:	e1b4      	b.n	8001d8e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a24:	4b2b      	ldr	r3, [pc, #172]	; (8001ad4 <HAL_RCC_OscConfig+0x274>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f003 0302 	and.w	r3, r3, #2
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d0f0      	beq.n	8001a12 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a30:	4b28      	ldr	r3, [pc, #160]	; (8001ad4 <HAL_RCC_OscConfig+0x274>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	691b      	ldr	r3, [r3, #16]
 8001a3c:	00db      	lsls	r3, r3, #3
 8001a3e:	4925      	ldr	r1, [pc, #148]	; (8001ad4 <HAL_RCC_OscConfig+0x274>)
 8001a40:	4313      	orrs	r3, r2
 8001a42:	600b      	str	r3, [r1, #0]
 8001a44:	e015      	b.n	8001a72 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a46:	4b24      	ldr	r3, [pc, #144]	; (8001ad8 <HAL_RCC_OscConfig+0x278>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a4c:	f7ff f8b4 	bl	8000bb8 <HAL_GetTick>
 8001a50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a52:	e008      	b.n	8001a66 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a54:	f7ff f8b0 	bl	8000bb8 <HAL_GetTick>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	693b      	ldr	r3, [r7, #16]
 8001a5c:	1ad3      	subs	r3, r2, r3
 8001a5e:	2b02      	cmp	r3, #2
 8001a60:	d901      	bls.n	8001a66 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001a62:	2303      	movs	r3, #3
 8001a64:	e193      	b.n	8001d8e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a66:	4b1b      	ldr	r3, [pc, #108]	; (8001ad4 <HAL_RCC_OscConfig+0x274>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f003 0302 	and.w	r3, r3, #2
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d1f0      	bne.n	8001a54 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f003 0308 	and.w	r3, r3, #8
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d036      	beq.n	8001aec <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	695b      	ldr	r3, [r3, #20]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d016      	beq.n	8001ab4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a86:	4b15      	ldr	r3, [pc, #84]	; (8001adc <HAL_RCC_OscConfig+0x27c>)
 8001a88:	2201      	movs	r2, #1
 8001a8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a8c:	f7ff f894 	bl	8000bb8 <HAL_GetTick>
 8001a90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a92:	e008      	b.n	8001aa6 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a94:	f7ff f890 	bl	8000bb8 <HAL_GetTick>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	693b      	ldr	r3, [r7, #16]
 8001a9c:	1ad3      	subs	r3, r2, r3
 8001a9e:	2b02      	cmp	r3, #2
 8001aa0:	d901      	bls.n	8001aa6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001aa2:	2303      	movs	r3, #3
 8001aa4:	e173      	b.n	8001d8e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001aa6:	4b0b      	ldr	r3, [pc, #44]	; (8001ad4 <HAL_RCC_OscConfig+0x274>)
 8001aa8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001aaa:	f003 0302 	and.w	r3, r3, #2
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d0f0      	beq.n	8001a94 <HAL_RCC_OscConfig+0x234>
 8001ab2:	e01b      	b.n	8001aec <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ab4:	4b09      	ldr	r3, [pc, #36]	; (8001adc <HAL_RCC_OscConfig+0x27c>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001aba:	f7ff f87d 	bl	8000bb8 <HAL_GetTick>
 8001abe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ac0:	e00e      	b.n	8001ae0 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ac2:	f7ff f879 	bl	8000bb8 <HAL_GetTick>
 8001ac6:	4602      	mov	r2, r0
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	1ad3      	subs	r3, r2, r3
 8001acc:	2b02      	cmp	r3, #2
 8001ace:	d907      	bls.n	8001ae0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001ad0:	2303      	movs	r3, #3
 8001ad2:	e15c      	b.n	8001d8e <HAL_RCC_OscConfig+0x52e>
 8001ad4:	40023800 	.word	0x40023800
 8001ad8:	42470000 	.word	0x42470000
 8001adc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ae0:	4b8a      	ldr	r3, [pc, #552]	; (8001d0c <HAL_RCC_OscConfig+0x4ac>)
 8001ae2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ae4:	f003 0302 	and.w	r3, r3, #2
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d1ea      	bne.n	8001ac2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f003 0304 	and.w	r3, r3, #4
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	f000 8097 	beq.w	8001c28 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001afa:	2300      	movs	r3, #0
 8001afc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001afe:	4b83      	ldr	r3, [pc, #524]	; (8001d0c <HAL_RCC_OscConfig+0x4ac>)
 8001b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d10f      	bne.n	8001b2a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	60bb      	str	r3, [r7, #8]
 8001b0e:	4b7f      	ldr	r3, [pc, #508]	; (8001d0c <HAL_RCC_OscConfig+0x4ac>)
 8001b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b12:	4a7e      	ldr	r2, [pc, #504]	; (8001d0c <HAL_RCC_OscConfig+0x4ac>)
 8001b14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b18:	6413      	str	r3, [r2, #64]	; 0x40
 8001b1a:	4b7c      	ldr	r3, [pc, #496]	; (8001d0c <HAL_RCC_OscConfig+0x4ac>)
 8001b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b22:	60bb      	str	r3, [r7, #8]
 8001b24:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b26:	2301      	movs	r3, #1
 8001b28:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b2a:	4b79      	ldr	r3, [pc, #484]	; (8001d10 <HAL_RCC_OscConfig+0x4b0>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d118      	bne.n	8001b68 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b36:	4b76      	ldr	r3, [pc, #472]	; (8001d10 <HAL_RCC_OscConfig+0x4b0>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4a75      	ldr	r2, [pc, #468]	; (8001d10 <HAL_RCC_OscConfig+0x4b0>)
 8001b3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b40:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b42:	f7ff f839 	bl	8000bb8 <HAL_GetTick>
 8001b46:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b48:	e008      	b.n	8001b5c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b4a:	f7ff f835 	bl	8000bb8 <HAL_GetTick>
 8001b4e:	4602      	mov	r2, r0
 8001b50:	693b      	ldr	r3, [r7, #16]
 8001b52:	1ad3      	subs	r3, r2, r3
 8001b54:	2b02      	cmp	r3, #2
 8001b56:	d901      	bls.n	8001b5c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001b58:	2303      	movs	r3, #3
 8001b5a:	e118      	b.n	8001d8e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b5c:	4b6c      	ldr	r3, [pc, #432]	; (8001d10 <HAL_RCC_OscConfig+0x4b0>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d0f0      	beq.n	8001b4a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	689b      	ldr	r3, [r3, #8]
 8001b6c:	2b01      	cmp	r3, #1
 8001b6e:	d106      	bne.n	8001b7e <HAL_RCC_OscConfig+0x31e>
 8001b70:	4b66      	ldr	r3, [pc, #408]	; (8001d0c <HAL_RCC_OscConfig+0x4ac>)
 8001b72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b74:	4a65      	ldr	r2, [pc, #404]	; (8001d0c <HAL_RCC_OscConfig+0x4ac>)
 8001b76:	f043 0301 	orr.w	r3, r3, #1
 8001b7a:	6713      	str	r3, [r2, #112]	; 0x70
 8001b7c:	e01c      	b.n	8001bb8 <HAL_RCC_OscConfig+0x358>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	689b      	ldr	r3, [r3, #8]
 8001b82:	2b05      	cmp	r3, #5
 8001b84:	d10c      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x340>
 8001b86:	4b61      	ldr	r3, [pc, #388]	; (8001d0c <HAL_RCC_OscConfig+0x4ac>)
 8001b88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b8a:	4a60      	ldr	r2, [pc, #384]	; (8001d0c <HAL_RCC_OscConfig+0x4ac>)
 8001b8c:	f043 0304 	orr.w	r3, r3, #4
 8001b90:	6713      	str	r3, [r2, #112]	; 0x70
 8001b92:	4b5e      	ldr	r3, [pc, #376]	; (8001d0c <HAL_RCC_OscConfig+0x4ac>)
 8001b94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b96:	4a5d      	ldr	r2, [pc, #372]	; (8001d0c <HAL_RCC_OscConfig+0x4ac>)
 8001b98:	f043 0301 	orr.w	r3, r3, #1
 8001b9c:	6713      	str	r3, [r2, #112]	; 0x70
 8001b9e:	e00b      	b.n	8001bb8 <HAL_RCC_OscConfig+0x358>
 8001ba0:	4b5a      	ldr	r3, [pc, #360]	; (8001d0c <HAL_RCC_OscConfig+0x4ac>)
 8001ba2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ba4:	4a59      	ldr	r2, [pc, #356]	; (8001d0c <HAL_RCC_OscConfig+0x4ac>)
 8001ba6:	f023 0301 	bic.w	r3, r3, #1
 8001baa:	6713      	str	r3, [r2, #112]	; 0x70
 8001bac:	4b57      	ldr	r3, [pc, #348]	; (8001d0c <HAL_RCC_OscConfig+0x4ac>)
 8001bae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bb0:	4a56      	ldr	r2, [pc, #344]	; (8001d0c <HAL_RCC_OscConfig+0x4ac>)
 8001bb2:	f023 0304 	bic.w	r3, r3, #4
 8001bb6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	689b      	ldr	r3, [r3, #8]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d015      	beq.n	8001bec <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bc0:	f7fe fffa 	bl	8000bb8 <HAL_GetTick>
 8001bc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bc6:	e00a      	b.n	8001bde <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bc8:	f7fe fff6 	bl	8000bb8 <HAL_GetTick>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	1ad3      	subs	r3, r2, r3
 8001bd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d901      	bls.n	8001bde <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001bda:	2303      	movs	r3, #3
 8001bdc:	e0d7      	b.n	8001d8e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bde:	4b4b      	ldr	r3, [pc, #300]	; (8001d0c <HAL_RCC_OscConfig+0x4ac>)
 8001be0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001be2:	f003 0302 	and.w	r3, r3, #2
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d0ee      	beq.n	8001bc8 <HAL_RCC_OscConfig+0x368>
 8001bea:	e014      	b.n	8001c16 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bec:	f7fe ffe4 	bl	8000bb8 <HAL_GetTick>
 8001bf0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bf2:	e00a      	b.n	8001c0a <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bf4:	f7fe ffe0 	bl	8000bb8 <HAL_GetTick>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	693b      	ldr	r3, [r7, #16]
 8001bfc:	1ad3      	subs	r3, r2, r3
 8001bfe:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d901      	bls.n	8001c0a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001c06:	2303      	movs	r3, #3
 8001c08:	e0c1      	b.n	8001d8e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c0a:	4b40      	ldr	r3, [pc, #256]	; (8001d0c <HAL_RCC_OscConfig+0x4ac>)
 8001c0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c0e:	f003 0302 	and.w	r3, r3, #2
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d1ee      	bne.n	8001bf4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001c16:	7dfb      	ldrb	r3, [r7, #23]
 8001c18:	2b01      	cmp	r3, #1
 8001c1a:	d105      	bne.n	8001c28 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c1c:	4b3b      	ldr	r3, [pc, #236]	; (8001d0c <HAL_RCC_OscConfig+0x4ac>)
 8001c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c20:	4a3a      	ldr	r2, [pc, #232]	; (8001d0c <HAL_RCC_OscConfig+0x4ac>)
 8001c22:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c26:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	699b      	ldr	r3, [r3, #24]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	f000 80ad 	beq.w	8001d8c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001c32:	4b36      	ldr	r3, [pc, #216]	; (8001d0c <HAL_RCC_OscConfig+0x4ac>)
 8001c34:	689b      	ldr	r3, [r3, #8]
 8001c36:	f003 030c 	and.w	r3, r3, #12
 8001c3a:	2b08      	cmp	r3, #8
 8001c3c:	d060      	beq.n	8001d00 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	699b      	ldr	r3, [r3, #24]
 8001c42:	2b02      	cmp	r3, #2
 8001c44:	d145      	bne.n	8001cd2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c46:	4b33      	ldr	r3, [pc, #204]	; (8001d14 <HAL_RCC_OscConfig+0x4b4>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c4c:	f7fe ffb4 	bl	8000bb8 <HAL_GetTick>
 8001c50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c52:	e008      	b.n	8001c66 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c54:	f7fe ffb0 	bl	8000bb8 <HAL_GetTick>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	693b      	ldr	r3, [r7, #16]
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	2b02      	cmp	r3, #2
 8001c60:	d901      	bls.n	8001c66 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001c62:	2303      	movs	r3, #3
 8001c64:	e093      	b.n	8001d8e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c66:	4b29      	ldr	r3, [pc, #164]	; (8001d0c <HAL_RCC_OscConfig+0x4ac>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d1f0      	bne.n	8001c54 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	69da      	ldr	r2, [r3, #28]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6a1b      	ldr	r3, [r3, #32]
 8001c7a:	431a      	orrs	r2, r3
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c80:	019b      	lsls	r3, r3, #6
 8001c82:	431a      	orrs	r2, r3
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c88:	085b      	lsrs	r3, r3, #1
 8001c8a:	3b01      	subs	r3, #1
 8001c8c:	041b      	lsls	r3, r3, #16
 8001c8e:	431a      	orrs	r2, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c94:	061b      	lsls	r3, r3, #24
 8001c96:	431a      	orrs	r2, r3
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9c:	071b      	lsls	r3, r3, #28
 8001c9e:	491b      	ldr	r1, [pc, #108]	; (8001d0c <HAL_RCC_OscConfig+0x4ac>)
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ca4:	4b1b      	ldr	r3, [pc, #108]	; (8001d14 <HAL_RCC_OscConfig+0x4b4>)
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001caa:	f7fe ff85 	bl	8000bb8 <HAL_GetTick>
 8001cae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cb0:	e008      	b.n	8001cc4 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cb2:	f7fe ff81 	bl	8000bb8 <HAL_GetTick>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	693b      	ldr	r3, [r7, #16]
 8001cba:	1ad3      	subs	r3, r2, r3
 8001cbc:	2b02      	cmp	r3, #2
 8001cbe:	d901      	bls.n	8001cc4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001cc0:	2303      	movs	r3, #3
 8001cc2:	e064      	b.n	8001d8e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cc4:	4b11      	ldr	r3, [pc, #68]	; (8001d0c <HAL_RCC_OscConfig+0x4ac>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d0f0      	beq.n	8001cb2 <HAL_RCC_OscConfig+0x452>
 8001cd0:	e05c      	b.n	8001d8c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cd2:	4b10      	ldr	r3, [pc, #64]	; (8001d14 <HAL_RCC_OscConfig+0x4b4>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cd8:	f7fe ff6e 	bl	8000bb8 <HAL_GetTick>
 8001cdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cde:	e008      	b.n	8001cf2 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ce0:	f7fe ff6a 	bl	8000bb8 <HAL_GetTick>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	1ad3      	subs	r3, r2, r3
 8001cea:	2b02      	cmp	r3, #2
 8001cec:	d901      	bls.n	8001cf2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001cee:	2303      	movs	r3, #3
 8001cf0:	e04d      	b.n	8001d8e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cf2:	4b06      	ldr	r3, [pc, #24]	; (8001d0c <HAL_RCC_OscConfig+0x4ac>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d1f0      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x480>
 8001cfe:	e045      	b.n	8001d8c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	699b      	ldr	r3, [r3, #24]
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d107      	bne.n	8001d18 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	e040      	b.n	8001d8e <HAL_RCC_OscConfig+0x52e>
 8001d0c:	40023800 	.word	0x40023800
 8001d10:	40007000 	.word	0x40007000
 8001d14:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001d18:	4b1f      	ldr	r3, [pc, #124]	; (8001d98 <HAL_RCC_OscConfig+0x538>)
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	699b      	ldr	r3, [r3, #24]
 8001d22:	2b01      	cmp	r3, #1
 8001d24:	d030      	beq.n	8001d88 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d30:	429a      	cmp	r2, r3
 8001d32:	d129      	bne.n	8001d88 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d3e:	429a      	cmp	r2, r3
 8001d40:	d122      	bne.n	8001d88 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001d42:	68fa      	ldr	r2, [r7, #12]
 8001d44:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001d48:	4013      	ands	r3, r2
 8001d4a:	687a      	ldr	r2, [r7, #4]
 8001d4c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001d4e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d119      	bne.n	8001d88 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d5e:	085b      	lsrs	r3, r3, #1
 8001d60:	3b01      	subs	r3, #1
 8001d62:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d10f      	bne.n	8001d88 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d72:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d74:	429a      	cmp	r2, r3
 8001d76:	d107      	bne.n	8001d88 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d82:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d84:	429a      	cmp	r2, r3
 8001d86:	d001      	beq.n	8001d8c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8001d88:	2301      	movs	r3, #1
 8001d8a:	e000      	b.n	8001d8e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001d8c:	2300      	movs	r3, #0
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	3718      	adds	r7, #24
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	40023800 	.word	0x40023800

08001d9c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b082      	sub	sp, #8
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d101      	bne.n	8001dae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001daa:	2301      	movs	r3, #1
 8001dac:	e041      	b.n	8001e32 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001db4:	b2db      	uxtb	r3, r3
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d106      	bne.n	8001dc8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001dc2:	6878      	ldr	r0, [r7, #4]
 8001dc4:	f000 f839 	bl	8001e3a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2202      	movs	r2, #2
 8001dcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	3304      	adds	r3, #4
 8001dd8:	4619      	mov	r1, r3
 8001dda:	4610      	mov	r0, r2
 8001ddc:	f000 f9d8 	bl	8002190 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2201      	movs	r2, #1
 8001de4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2201      	movs	r2, #1
 8001dec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2201      	movs	r2, #1
 8001df4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2201      	movs	r2, #1
 8001e04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2201      	movs	r2, #1
 8001e14:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2201      	movs	r2, #1
 8001e24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001e30:	2300      	movs	r3, #0
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	3708      	adds	r7, #8
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}

08001e3a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001e3a:	b480      	push	{r7}
 8001e3c:	b083      	sub	sp, #12
 8001e3e:	af00      	add	r7, sp, #0
 8001e40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001e42:	bf00      	nop
 8001e44:	370c      	adds	r7, #12
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr
	...

08001e50 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b085      	sub	sp, #20
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e5e:	b2db      	uxtb	r3, r3
 8001e60:	2b01      	cmp	r3, #1
 8001e62:	d001      	beq.n	8001e68 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001e64:	2301      	movs	r3, #1
 8001e66:	e04e      	b.n	8001f06 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2202      	movs	r2, #2
 8001e6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	68da      	ldr	r2, [r3, #12]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f042 0201 	orr.w	r2, r2, #1
 8001e7e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a23      	ldr	r2, [pc, #140]	; (8001f14 <HAL_TIM_Base_Start_IT+0xc4>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d022      	beq.n	8001ed0 <HAL_TIM_Base_Start_IT+0x80>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e92:	d01d      	beq.n	8001ed0 <HAL_TIM_Base_Start_IT+0x80>
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a1f      	ldr	r2, [pc, #124]	; (8001f18 <HAL_TIM_Base_Start_IT+0xc8>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d018      	beq.n	8001ed0 <HAL_TIM_Base_Start_IT+0x80>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4a1e      	ldr	r2, [pc, #120]	; (8001f1c <HAL_TIM_Base_Start_IT+0xcc>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d013      	beq.n	8001ed0 <HAL_TIM_Base_Start_IT+0x80>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a1c      	ldr	r2, [pc, #112]	; (8001f20 <HAL_TIM_Base_Start_IT+0xd0>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d00e      	beq.n	8001ed0 <HAL_TIM_Base_Start_IT+0x80>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4a1b      	ldr	r2, [pc, #108]	; (8001f24 <HAL_TIM_Base_Start_IT+0xd4>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d009      	beq.n	8001ed0 <HAL_TIM_Base_Start_IT+0x80>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a19      	ldr	r2, [pc, #100]	; (8001f28 <HAL_TIM_Base_Start_IT+0xd8>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d004      	beq.n	8001ed0 <HAL_TIM_Base_Start_IT+0x80>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a18      	ldr	r2, [pc, #96]	; (8001f2c <HAL_TIM_Base_Start_IT+0xdc>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d111      	bne.n	8001ef4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	f003 0307 	and.w	r3, r3, #7
 8001eda:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	2b06      	cmp	r3, #6
 8001ee0:	d010      	beq.n	8001f04 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	681a      	ldr	r2, [r3, #0]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f042 0201 	orr.w	r2, r2, #1
 8001ef0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ef2:	e007      	b.n	8001f04 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	681a      	ldr	r2, [r3, #0]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f042 0201 	orr.w	r2, r2, #1
 8001f02:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f04:	2300      	movs	r3, #0
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3714      	adds	r7, #20
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr
 8001f12:	bf00      	nop
 8001f14:	40010000 	.word	0x40010000
 8001f18:	40000400 	.word	0x40000400
 8001f1c:	40000800 	.word	0x40000800
 8001f20:	40000c00 	.word	0x40000c00
 8001f24:	40010400 	.word	0x40010400
 8001f28:	40014000 	.word	0x40014000
 8001f2c:	40001800 	.word	0x40001800

08001f30 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b082      	sub	sp, #8
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	691b      	ldr	r3, [r3, #16]
 8001f3e:	f003 0302 	and.w	r3, r3, #2
 8001f42:	2b02      	cmp	r3, #2
 8001f44:	d122      	bne.n	8001f8c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	68db      	ldr	r3, [r3, #12]
 8001f4c:	f003 0302 	and.w	r3, r3, #2
 8001f50:	2b02      	cmp	r3, #2
 8001f52:	d11b      	bne.n	8001f8c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f06f 0202 	mvn.w	r2, #2
 8001f5c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2201      	movs	r2, #1
 8001f62:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	699b      	ldr	r3, [r3, #24]
 8001f6a:	f003 0303 	and.w	r3, r3, #3
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d003      	beq.n	8001f7a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001f72:	6878      	ldr	r0, [r7, #4]
 8001f74:	f000 f8ee 	bl	8002154 <HAL_TIM_IC_CaptureCallback>
 8001f78:	e005      	b.n	8001f86 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	f000 f8e0 	bl	8002140 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f80:	6878      	ldr	r0, [r7, #4]
 8001f82:	f000 f8f1 	bl	8002168 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2200      	movs	r2, #0
 8001f8a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	691b      	ldr	r3, [r3, #16]
 8001f92:	f003 0304 	and.w	r3, r3, #4
 8001f96:	2b04      	cmp	r3, #4
 8001f98:	d122      	bne.n	8001fe0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	68db      	ldr	r3, [r3, #12]
 8001fa0:	f003 0304 	and.w	r3, r3, #4
 8001fa4:	2b04      	cmp	r3, #4
 8001fa6:	d11b      	bne.n	8001fe0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f06f 0204 	mvn.w	r2, #4
 8001fb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2202      	movs	r2, #2
 8001fb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	699b      	ldr	r3, [r3, #24]
 8001fbe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d003      	beq.n	8001fce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001fc6:	6878      	ldr	r0, [r7, #4]
 8001fc8:	f000 f8c4 	bl	8002154 <HAL_TIM_IC_CaptureCallback>
 8001fcc:	e005      	b.n	8001fda <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fce:	6878      	ldr	r0, [r7, #4]
 8001fd0:	f000 f8b6 	bl	8002140 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fd4:	6878      	ldr	r0, [r7, #4]
 8001fd6:	f000 f8c7 	bl	8002168 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2200      	movs	r2, #0
 8001fde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	691b      	ldr	r3, [r3, #16]
 8001fe6:	f003 0308 	and.w	r3, r3, #8
 8001fea:	2b08      	cmp	r3, #8
 8001fec:	d122      	bne.n	8002034 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	68db      	ldr	r3, [r3, #12]
 8001ff4:	f003 0308 	and.w	r3, r3, #8
 8001ff8:	2b08      	cmp	r3, #8
 8001ffa:	d11b      	bne.n	8002034 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f06f 0208 	mvn.w	r2, #8
 8002004:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2204      	movs	r2, #4
 800200a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	69db      	ldr	r3, [r3, #28]
 8002012:	f003 0303 	and.w	r3, r3, #3
 8002016:	2b00      	cmp	r3, #0
 8002018:	d003      	beq.n	8002022 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800201a:	6878      	ldr	r0, [r7, #4]
 800201c:	f000 f89a 	bl	8002154 <HAL_TIM_IC_CaptureCallback>
 8002020:	e005      	b.n	800202e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002022:	6878      	ldr	r0, [r7, #4]
 8002024:	f000 f88c 	bl	8002140 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002028:	6878      	ldr	r0, [r7, #4]
 800202a:	f000 f89d 	bl	8002168 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2200      	movs	r2, #0
 8002032:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	691b      	ldr	r3, [r3, #16]
 800203a:	f003 0310 	and.w	r3, r3, #16
 800203e:	2b10      	cmp	r3, #16
 8002040:	d122      	bne.n	8002088 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	f003 0310 	and.w	r3, r3, #16
 800204c:	2b10      	cmp	r3, #16
 800204e:	d11b      	bne.n	8002088 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f06f 0210 	mvn.w	r2, #16
 8002058:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2208      	movs	r2, #8
 800205e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	69db      	ldr	r3, [r3, #28]
 8002066:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800206a:	2b00      	cmp	r3, #0
 800206c:	d003      	beq.n	8002076 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800206e:	6878      	ldr	r0, [r7, #4]
 8002070:	f000 f870 	bl	8002154 <HAL_TIM_IC_CaptureCallback>
 8002074:	e005      	b.n	8002082 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002076:	6878      	ldr	r0, [r7, #4]
 8002078:	f000 f862 	bl	8002140 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800207c:	6878      	ldr	r0, [r7, #4]
 800207e:	f000 f873 	bl	8002168 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2200      	movs	r2, #0
 8002086:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	691b      	ldr	r3, [r3, #16]
 800208e:	f003 0301 	and.w	r3, r3, #1
 8002092:	2b01      	cmp	r3, #1
 8002094:	d10e      	bne.n	80020b4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	68db      	ldr	r3, [r3, #12]
 800209c:	f003 0301 	and.w	r3, r3, #1
 80020a0:	2b01      	cmp	r3, #1
 80020a2:	d107      	bne.n	80020b4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f06f 0201 	mvn.w	r2, #1
 80020ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80020ae:	6878      	ldr	r0, [r7, #4]
 80020b0:	f7fe fc56 	bl	8000960 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	691b      	ldr	r3, [r3, #16]
 80020ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020be:	2b80      	cmp	r3, #128	; 0x80
 80020c0:	d10e      	bne.n	80020e0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	68db      	ldr	r3, [r3, #12]
 80020c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020cc:	2b80      	cmp	r3, #128	; 0x80
 80020ce:	d107      	bne.n	80020e0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80020d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f000 f902 	bl	80022e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	691b      	ldr	r3, [r3, #16]
 80020e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020ea:	2b40      	cmp	r3, #64	; 0x40
 80020ec:	d10e      	bne.n	800210c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	68db      	ldr	r3, [r3, #12]
 80020f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020f8:	2b40      	cmp	r3, #64	; 0x40
 80020fa:	d107      	bne.n	800210c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002104:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002106:	6878      	ldr	r0, [r7, #4]
 8002108:	f000 f838 	bl	800217c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	691b      	ldr	r3, [r3, #16]
 8002112:	f003 0320 	and.w	r3, r3, #32
 8002116:	2b20      	cmp	r3, #32
 8002118:	d10e      	bne.n	8002138 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	f003 0320 	and.w	r3, r3, #32
 8002124:	2b20      	cmp	r3, #32
 8002126:	d107      	bne.n	8002138 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f06f 0220 	mvn.w	r2, #32
 8002130:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002132:	6878      	ldr	r0, [r7, #4]
 8002134:	f000 f8cc 	bl	80022d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002138:	bf00      	nop
 800213a:	3708      	adds	r7, #8
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}

08002140 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002140:	b480      	push	{r7}
 8002142:	b083      	sub	sp, #12
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002148:	bf00      	nop
 800214a:	370c      	adds	r7, #12
 800214c:	46bd      	mov	sp, r7
 800214e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002152:	4770      	bx	lr

08002154 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800215c:	bf00      	nop
 800215e:	370c      	adds	r7, #12
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr

08002168 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002168:	b480      	push	{r7}
 800216a:	b083      	sub	sp, #12
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002170:	bf00      	nop
 8002172:	370c      	adds	r7, #12
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr

0800217c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800217c:	b480      	push	{r7}
 800217e:	b083      	sub	sp, #12
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002184:	bf00      	nop
 8002186:	370c      	adds	r7, #12
 8002188:	46bd      	mov	sp, r7
 800218a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218e:	4770      	bx	lr

08002190 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002190:	b480      	push	{r7}
 8002192:	b085      	sub	sp, #20
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
 8002198:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	4a40      	ldr	r2, [pc, #256]	; (80022a4 <TIM_Base_SetConfig+0x114>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d013      	beq.n	80021d0 <TIM_Base_SetConfig+0x40>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021ae:	d00f      	beq.n	80021d0 <TIM_Base_SetConfig+0x40>
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	4a3d      	ldr	r2, [pc, #244]	; (80022a8 <TIM_Base_SetConfig+0x118>)
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d00b      	beq.n	80021d0 <TIM_Base_SetConfig+0x40>
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	4a3c      	ldr	r2, [pc, #240]	; (80022ac <TIM_Base_SetConfig+0x11c>)
 80021bc:	4293      	cmp	r3, r2
 80021be:	d007      	beq.n	80021d0 <TIM_Base_SetConfig+0x40>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	4a3b      	ldr	r2, [pc, #236]	; (80022b0 <TIM_Base_SetConfig+0x120>)
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d003      	beq.n	80021d0 <TIM_Base_SetConfig+0x40>
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	4a3a      	ldr	r2, [pc, #232]	; (80022b4 <TIM_Base_SetConfig+0x124>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d108      	bne.n	80021e2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80021d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	68fa      	ldr	r2, [r7, #12]
 80021de:	4313      	orrs	r3, r2
 80021e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	4a2f      	ldr	r2, [pc, #188]	; (80022a4 <TIM_Base_SetConfig+0x114>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d02b      	beq.n	8002242 <TIM_Base_SetConfig+0xb2>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021f0:	d027      	beq.n	8002242 <TIM_Base_SetConfig+0xb2>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4a2c      	ldr	r2, [pc, #176]	; (80022a8 <TIM_Base_SetConfig+0x118>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d023      	beq.n	8002242 <TIM_Base_SetConfig+0xb2>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	4a2b      	ldr	r2, [pc, #172]	; (80022ac <TIM_Base_SetConfig+0x11c>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d01f      	beq.n	8002242 <TIM_Base_SetConfig+0xb2>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	4a2a      	ldr	r2, [pc, #168]	; (80022b0 <TIM_Base_SetConfig+0x120>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d01b      	beq.n	8002242 <TIM_Base_SetConfig+0xb2>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	4a29      	ldr	r2, [pc, #164]	; (80022b4 <TIM_Base_SetConfig+0x124>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d017      	beq.n	8002242 <TIM_Base_SetConfig+0xb2>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4a28      	ldr	r2, [pc, #160]	; (80022b8 <TIM_Base_SetConfig+0x128>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d013      	beq.n	8002242 <TIM_Base_SetConfig+0xb2>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	4a27      	ldr	r2, [pc, #156]	; (80022bc <TIM_Base_SetConfig+0x12c>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d00f      	beq.n	8002242 <TIM_Base_SetConfig+0xb2>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	4a26      	ldr	r2, [pc, #152]	; (80022c0 <TIM_Base_SetConfig+0x130>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d00b      	beq.n	8002242 <TIM_Base_SetConfig+0xb2>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	4a25      	ldr	r2, [pc, #148]	; (80022c4 <TIM_Base_SetConfig+0x134>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d007      	beq.n	8002242 <TIM_Base_SetConfig+0xb2>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	4a24      	ldr	r2, [pc, #144]	; (80022c8 <TIM_Base_SetConfig+0x138>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d003      	beq.n	8002242 <TIM_Base_SetConfig+0xb2>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	4a23      	ldr	r2, [pc, #140]	; (80022cc <TIM_Base_SetConfig+0x13c>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d108      	bne.n	8002254 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002248:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	68db      	ldr	r3, [r3, #12]
 800224e:	68fa      	ldr	r2, [r7, #12]
 8002250:	4313      	orrs	r3, r2
 8002252:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	695b      	ldr	r3, [r3, #20]
 800225e:	4313      	orrs	r3, r2
 8002260:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	68fa      	ldr	r2, [r7, #12]
 8002266:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	689a      	ldr	r2, [r3, #8]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	4a0a      	ldr	r2, [pc, #40]	; (80022a4 <TIM_Base_SetConfig+0x114>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d003      	beq.n	8002288 <TIM_Base_SetConfig+0xf8>
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	4a0c      	ldr	r2, [pc, #48]	; (80022b4 <TIM_Base_SetConfig+0x124>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d103      	bne.n	8002290 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	691a      	ldr	r2, [r3, #16]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2201      	movs	r2, #1
 8002294:	615a      	str	r2, [r3, #20]
}
 8002296:	bf00      	nop
 8002298:	3714      	adds	r7, #20
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr
 80022a2:	bf00      	nop
 80022a4:	40010000 	.word	0x40010000
 80022a8:	40000400 	.word	0x40000400
 80022ac:	40000800 	.word	0x40000800
 80022b0:	40000c00 	.word	0x40000c00
 80022b4:	40010400 	.word	0x40010400
 80022b8:	40014000 	.word	0x40014000
 80022bc:	40014400 	.word	0x40014400
 80022c0:	40014800 	.word	0x40014800
 80022c4:	40001800 	.word	0x40001800
 80022c8:	40001c00 	.word	0x40001c00
 80022cc:	40002000 	.word	0x40002000

080022d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b083      	sub	sp, #12
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80022d8:	bf00      	nop
 80022da:	370c      	adds	r7, #12
 80022dc:	46bd      	mov	sp, r7
 80022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e2:	4770      	bx	lr

080022e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80022e4:	b480      	push	{r7}
 80022e6:	b083      	sub	sp, #12
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80022ec:	bf00      	nop
 80022ee:	370c      	adds	r7, #12
 80022f0:	46bd      	mov	sp, r7
 80022f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f6:	4770      	bx	lr

080022f8 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80022f8:	b480      	push	{r7}
 80022fa:	b083      	sub	sp, #12
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	f103 0208 	add.w	r2, r3, #8
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	f04f 32ff 	mov.w	r2, #4294967295
 8002310:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	f103 0208 	add.w	r2, r3, #8
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	f103 0208 	add.w	r2, r3, #8
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2200      	movs	r2, #0
 800232a:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800232c:	bf00      	nop
 800232e:	370c      	adds	r7, #12
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr

08002338 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002338:	b480      	push	{r7}
 800233a:	b083      	sub	sp, #12
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2200      	movs	r2, #0
 8002344:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002346:	bf00      	nop
 8002348:	370c      	adds	r7, #12
 800234a:	46bd      	mov	sp, r7
 800234c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002350:	4770      	bx	lr

08002352 <uxListRemove>:
    ( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002352:	b480      	push	{r7}
 8002354:	b085      	sub	sp, #20
 8002356:	af00      	add	r7, sp, #0
 8002358:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	691b      	ldr	r3, [r3, #16]
 800235e:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	687a      	ldr	r2, [r7, #4]
 8002366:	6892      	ldr	r2, [r2, #8]
 8002368:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	689b      	ldr	r3, [r3, #8]
 800236e:	687a      	ldr	r2, [r7, #4]
 8002370:	6852      	ldr	r2, [r2, #4]
 8002372:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	687a      	ldr	r2, [r7, #4]
 800237a:	429a      	cmp	r2, r3
 800237c:	d103      	bne.n	8002386 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	689a      	ldr	r2, [r3, #8]
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2200      	movs	r2, #0
 800238a:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	1e5a      	subs	r2, r3, #1
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
}
 800239a:	4618      	mov	r0, r3
 800239c:	3714      	adds	r7, #20
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr

080023a6 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80023a6:	b580      	push	{r7, lr}
 80023a8:	b08c      	sub	sp, #48	; 0x30
 80023aa:	af04      	add	r7, sp, #16
 80023ac:	60f8      	str	r0, [r7, #12]
 80023ae:	60b9      	str	r1, [r7, #8]
 80023b0:	603b      	str	r3, [r7, #0]
 80023b2:	4613      	mov	r3, r2
 80023b4:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80023b6:	88fb      	ldrh	r3, [r7, #6]
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	4618      	mov	r0, r3
 80023bc:	f000 ffd6 	bl	800336c <pvPortMalloc>
 80023c0:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 80023c2:	697b      	ldr	r3, [r7, #20]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d00e      	beq.n	80023e6 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80023c8:	2058      	movs	r0, #88	; 0x58
 80023ca:	f000 ffcf 	bl	800336c <pvPortMalloc>
 80023ce:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d003      	beq.n	80023de <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 80023d6:	69fb      	ldr	r3, [r7, #28]
 80023d8:	697a      	ldr	r2, [r7, #20]
 80023da:	631a      	str	r2, [r3, #48]	; 0x30
 80023dc:	e005      	b.n	80023ea <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFreeStack( pxStack );
 80023de:	6978      	ldr	r0, [r7, #20]
 80023e0:	f001 f8a4 	bl	800352c <vPortFree>
 80023e4:	e001      	b.n	80023ea <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 80023e6:	2300      	movs	r3, #0
 80023e8:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80023ea:	69fb      	ldr	r3, [r7, #28]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d013      	beq.n	8002418 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80023f0:	88fa      	ldrh	r2, [r7, #6]
 80023f2:	2300      	movs	r3, #0
 80023f4:	9303      	str	r3, [sp, #12]
 80023f6:	69fb      	ldr	r3, [r7, #28]
 80023f8:	9302      	str	r3, [sp, #8]
 80023fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023fc:	9301      	str	r3, [sp, #4]
 80023fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002400:	9300      	str	r3, [sp, #0]
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	68b9      	ldr	r1, [r7, #8]
 8002406:	68f8      	ldr	r0, [r7, #12]
 8002408:	f000 f80e 	bl	8002428 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 800240c:	69f8      	ldr	r0, [r7, #28]
 800240e:	f000 f8af 	bl	8002570 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8002412:	2301      	movs	r3, #1
 8002414:	61bb      	str	r3, [r7, #24]
 8002416:	e002      	b.n	800241e <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002418:	f04f 33ff 	mov.w	r3, #4294967295
 800241c:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 800241e:	69bb      	ldr	r3, [r7, #24]
    }
 8002420:	4618      	mov	r0, r3
 8002422:	3720      	adds	r7, #32
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}

08002428 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b088      	sub	sp, #32
 800242c:	af00      	add	r7, sp, #0
 800242e:	60f8      	str	r0, [r7, #12]
 8002430:	60b9      	str	r1, [r7, #8]
 8002432:	607a      	str	r2, [r7, #4]
 8002434:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002436:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002438:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	009b      	lsls	r3, r3, #2
 800243e:	461a      	mov	r2, r3
 8002440:	21a5      	movs	r1, #165	; 0xa5
 8002442:	f003 fc9d 	bl	8005d80 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002446:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002448:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002450:	3b01      	subs	r3, #1
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	4413      	add	r3, r2
 8002456:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002458:	69bb      	ldr	r3, [r7, #24]
 800245a:	f023 0307 	bic.w	r3, r3, #7
 800245e:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002460:	69bb      	ldr	r3, [r7, #24]
 8002462:	f003 0307 	and.w	r3, r3, #7
 8002466:	2b00      	cmp	r3, #0
 8002468:	d00a      	beq.n	8002480 <prvInitialiseNewTask+0x58>
        __asm volatile
 800246a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800246e:	f383 8811 	msr	BASEPRI, r3
 8002472:	f3bf 8f6f 	isb	sy
 8002476:	f3bf 8f4f 	dsb	sy
 800247a:	617b      	str	r3, [r7, #20]
    }
 800247c:	bf00      	nop
 800247e:	e7fe      	b.n	800247e <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d01f      	beq.n	80024c6 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002486:	2300      	movs	r3, #0
 8002488:	61fb      	str	r3, [r7, #28]
 800248a:	e012      	b.n	80024b2 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800248c:	68ba      	ldr	r2, [r7, #8]
 800248e:	69fb      	ldr	r3, [r7, #28]
 8002490:	4413      	add	r3, r2
 8002492:	7819      	ldrb	r1, [r3, #0]
 8002494:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002496:	69fb      	ldr	r3, [r7, #28]
 8002498:	4413      	add	r3, r2
 800249a:	3334      	adds	r3, #52	; 0x34
 800249c:	460a      	mov	r2, r1
 800249e:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80024a0:	68ba      	ldr	r2, [r7, #8]
 80024a2:	69fb      	ldr	r3, [r7, #28]
 80024a4:	4413      	add	r3, r2
 80024a6:	781b      	ldrb	r3, [r3, #0]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d006      	beq.n	80024ba <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80024ac:	69fb      	ldr	r3, [r7, #28]
 80024ae:	3301      	adds	r3, #1
 80024b0:	61fb      	str	r3, [r7, #28]
 80024b2:	69fb      	ldr	r3, [r7, #28]
 80024b4:	2b09      	cmp	r3, #9
 80024b6:	d9e9      	bls.n	800248c <prvInitialiseNewTask+0x64>
 80024b8:	e000      	b.n	80024bc <prvInitialiseNewTask+0x94>
            {
                break;
 80024ba:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80024bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024be:	2200      	movs	r2, #0
 80024c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80024c4:	e003      	b.n	80024ce <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80024c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024c8:	2200      	movs	r2, #0
 80024ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 80024ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024d0:	2b04      	cmp	r3, #4
 80024d2:	d90a      	bls.n	80024ea <prvInitialiseNewTask+0xc2>
        __asm volatile
 80024d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024d8:	f383 8811 	msr	BASEPRI, r3
 80024dc:	f3bf 8f6f 	isb	sy
 80024e0:	f3bf 8f4f 	dsb	sy
 80024e4:	613b      	str	r3, [r7, #16]
    }
 80024e6:	bf00      	nop
 80024e8:	e7fe      	b.n	80024e8 <prvInitialiseNewTask+0xc0>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80024ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024ec:	2b04      	cmp	r3, #4
 80024ee:	d901      	bls.n	80024f4 <prvInitialiseNewTask+0xcc>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80024f0:	2304      	movs	r3, #4
 80024f2:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80024f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80024f8:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 80024fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80024fe:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8002500:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002502:	2200      	movs	r2, #0
 8002504:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002508:	3304      	adds	r3, #4
 800250a:	4618      	mov	r0, r3
 800250c:	f7ff ff14 	bl	8002338 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002510:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002512:	3318      	adds	r3, #24
 8002514:	4618      	mov	r0, r3
 8002516:	f7ff ff0f 	bl	8002338 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800251a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800251c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800251e:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002520:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002522:	f1c3 0205 	rsb	r2, r3, #5
 8002526:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002528:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800252a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800252c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800252e:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8002530:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002532:	3350      	adds	r3, #80	; 0x50
 8002534:	2204      	movs	r2, #4
 8002536:	2100      	movs	r1, #0
 8002538:	4618      	mov	r0, r3
 800253a:	f003 fc21 	bl	8005d80 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 800253e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002540:	3354      	adds	r3, #84	; 0x54
 8002542:	2201      	movs	r2, #1
 8002544:	2100      	movs	r1, #0
 8002546:	4618      	mov	r0, r3
 8002548:	f003 fc1a 	bl	8005d80 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800254c:	683a      	ldr	r2, [r7, #0]
 800254e:	68f9      	ldr	r1, [r7, #12]
 8002550:	69b8      	ldr	r0, [r7, #24]
 8002552:	f000 fc2f 	bl	8002db4 <pxPortInitialiseStack>
 8002556:	4602      	mov	r2, r0
 8002558:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800255a:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 800255c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800255e:	2b00      	cmp	r3, #0
 8002560:	d002      	beq.n	8002568 <prvInitialiseNewTask+0x140>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002562:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002564:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002566:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002568:	bf00      	nop
 800256a:	3720      	adds	r7, #32
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}

08002570 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8002570:	b5b0      	push	{r4, r5, r7, lr}
 8002572:	b086      	sub	sp, #24
 8002574:	af02      	add	r7, sp, #8
 8002576:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8002578:	f000 fdcc 	bl	8003114 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 800257c:	4b49      	ldr	r3, [pc, #292]	; (80026a4 <prvAddNewTaskToReadyList+0x134>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	3301      	adds	r3, #1
 8002582:	4a48      	ldr	r2, [pc, #288]	; (80026a4 <prvAddNewTaskToReadyList+0x134>)
 8002584:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8002586:	4b48      	ldr	r3, [pc, #288]	; (80026a8 <prvAddNewTaskToReadyList+0x138>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d109      	bne.n	80025a2 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 800258e:	4a46      	ldr	r2, [pc, #280]	; (80026a8 <prvAddNewTaskToReadyList+0x138>)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002594:	4b43      	ldr	r3, [pc, #268]	; (80026a4 <prvAddNewTaskToReadyList+0x134>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	2b01      	cmp	r3, #1
 800259a:	d110      	bne.n	80025be <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 800259c:	f000 fb70 	bl	8002c80 <prvInitialiseTaskLists>
 80025a0:	e00d      	b.n	80025be <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80025a2:	4b42      	ldr	r3, [pc, #264]	; (80026ac <prvAddNewTaskToReadyList+0x13c>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d109      	bne.n	80025be <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80025aa:	4b3f      	ldr	r3, [pc, #252]	; (80026a8 <prvAddNewTaskToReadyList+0x138>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d802      	bhi.n	80025be <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80025b8:	4a3b      	ldr	r2, [pc, #236]	; (80026a8 <prvAddNewTaskToReadyList+0x138>)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80025be:	4b3c      	ldr	r3, [pc, #240]	; (80026b0 <prvAddNewTaskToReadyList+0x140>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	3301      	adds	r3, #1
 80025c4:	4a3a      	ldr	r2, [pc, #232]	; (80026b0 <prvAddNewTaskToReadyList+0x140>)
 80025c6:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 80025c8:	4b39      	ldr	r3, [pc, #228]	; (80026b0 <prvAddNewTaskToReadyList+0x140>)
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d016      	beq.n	8002604 <prvAddNewTaskToReadyList+0x94>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	4618      	mov	r0, r3
 80025da:	f003 f94f 	bl	800587c <SEGGER_SYSVIEW_OnTaskCreate>
 80025de:	6878      	ldr	r0, [r7, #4]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ee:	461d      	mov	r5, r3
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	461c      	mov	r4, r3
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025fa:	1ae3      	subs	r3, r4, r3
 80025fc:	9300      	str	r3, [sp, #0]
 80025fe:	462b      	mov	r3, r5
 8002600:	f001 f962 	bl	80038c8 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	4618      	mov	r0, r3
 8002608:	f003 f9bc 	bl	8005984 <SEGGER_SYSVIEW_OnTaskStartReady>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002610:	2201      	movs	r2, #1
 8002612:	409a      	lsls	r2, r3
 8002614:	4b27      	ldr	r3, [pc, #156]	; (80026b4 <prvAddNewTaskToReadyList+0x144>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4313      	orrs	r3, r2
 800261a:	4a26      	ldr	r2, [pc, #152]	; (80026b4 <prvAddNewTaskToReadyList+0x144>)
 800261c:	6013      	str	r3, [r2, #0]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002622:	4925      	ldr	r1, [pc, #148]	; (80026b8 <prvAddNewTaskToReadyList+0x148>)
 8002624:	4613      	mov	r3, r2
 8002626:	009b      	lsls	r3, r3, #2
 8002628:	4413      	add	r3, r2
 800262a:	009b      	lsls	r3, r3, #2
 800262c:	440b      	add	r3, r1
 800262e:	3304      	adds	r3, #4
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	60fb      	str	r3, [r7, #12]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	68fa      	ldr	r2, [r7, #12]
 8002638:	609a      	str	r2, [r3, #8]
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	689a      	ldr	r2, [r3, #8]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	60da      	str	r2, [r3, #12]
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	689b      	ldr	r3, [r3, #8]
 8002646:	687a      	ldr	r2, [r7, #4]
 8002648:	3204      	adds	r2, #4
 800264a:	605a      	str	r2, [r3, #4]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	1d1a      	adds	r2, r3, #4
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	609a      	str	r2, [r3, #8]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002658:	4613      	mov	r3, r2
 800265a:	009b      	lsls	r3, r3, #2
 800265c:	4413      	add	r3, r2
 800265e:	009b      	lsls	r3, r3, #2
 8002660:	4a15      	ldr	r2, [pc, #84]	; (80026b8 <prvAddNewTaskToReadyList+0x148>)
 8002662:	441a      	add	r2, r3
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	615a      	str	r2, [r3, #20]
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800266c:	4912      	ldr	r1, [pc, #72]	; (80026b8 <prvAddNewTaskToReadyList+0x148>)
 800266e:	4613      	mov	r3, r2
 8002670:	009b      	lsls	r3, r3, #2
 8002672:	4413      	add	r3, r2
 8002674:	009b      	lsls	r3, r3, #2
 8002676:	440b      	add	r3, r1
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	1c59      	adds	r1, r3, #1
 800267c:	480e      	ldr	r0, [pc, #56]	; (80026b8 <prvAddNewTaskToReadyList+0x148>)
 800267e:	4613      	mov	r3, r2
 8002680:	009b      	lsls	r3, r3, #2
 8002682:	4413      	add	r3, r2
 8002684:	009b      	lsls	r3, r3, #2
 8002686:	4403      	add	r3, r0
 8002688:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 800268a:	f000 fd73 	bl	8003174 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 800268e:	4b07      	ldr	r3, [pc, #28]	; (80026ac <prvAddNewTaskToReadyList+0x13c>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d001      	beq.n	800269a <prvAddNewTaskToReadyList+0x12a>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002696:	4b04      	ldr	r3, [pc, #16]	; (80026a8 <prvAddNewTaskToReadyList+0x138>)
 8002698:	681b      	ldr	r3, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800269a:	bf00      	nop
 800269c:	3710      	adds	r7, #16
 800269e:	46bd      	mov	sp, r7
 80026a0:	bdb0      	pop	{r4, r5, r7, pc}
 80026a2:	bf00      	nop
 80026a4:	200001c0 	.word	0x200001c0
 80026a8:	200000e8 	.word	0x200000e8
 80026ac:	200001cc 	.word	0x200001cc
 80026b0:	200001dc 	.word	0x200001dc
 80026b4:	200001c8 	.word	0x200001c8
 80026b8:	200000ec 	.word	0x200000ec

080026bc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b086      	sub	sp, #24
 80026c0:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 80026c2:	4b24      	ldr	r3, [pc, #144]	; (8002754 <vTaskStartScheduler+0x98>)
 80026c4:	9301      	str	r3, [sp, #4]
 80026c6:	2300      	movs	r3, #0
 80026c8:	9300      	str	r3, [sp, #0]
 80026ca:	2300      	movs	r3, #0
 80026cc:	2282      	movs	r2, #130	; 0x82
 80026ce:	4922      	ldr	r1, [pc, #136]	; (8002758 <vTaskStartScheduler+0x9c>)
 80026d0:	4822      	ldr	r0, [pc, #136]	; (800275c <vTaskStartScheduler+0xa0>)
 80026d2:	f7ff fe68 	bl	80023a6 <xTaskCreate>
 80026d6:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	2b01      	cmp	r3, #1
 80026dc:	d124      	bne.n	8002728 <vTaskStartScheduler+0x6c>
        __asm volatile
 80026de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026e2:	f383 8811 	msr	BASEPRI, r3
 80026e6:	f3bf 8f6f 	isb	sy
 80026ea:	f3bf 8f4f 	dsb	sy
 80026ee:	60bb      	str	r3, [r7, #8]
    }
 80026f0:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 80026f2:	4b1b      	ldr	r3, [pc, #108]	; (8002760 <vTaskStartScheduler+0xa4>)
 80026f4:	f04f 32ff 	mov.w	r2, #4294967295
 80026f8:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80026fa:	4b1a      	ldr	r3, [pc, #104]	; (8002764 <vTaskStartScheduler+0xa8>)
 80026fc:	2201      	movs	r2, #1
 80026fe:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002700:	4b19      	ldr	r3, [pc, #100]	; (8002768 <vTaskStartScheduler+0xac>)
 8002702:	2200      	movs	r2, #0
 8002704:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8002706:	4b19      	ldr	r3, [pc, #100]	; (800276c <vTaskStartScheduler+0xb0>)
 8002708:	681a      	ldr	r2, [r3, #0]
 800270a:	4b12      	ldr	r3, [pc, #72]	; (8002754 <vTaskStartScheduler+0x98>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	429a      	cmp	r2, r3
 8002710:	d102      	bne.n	8002718 <vTaskStartScheduler+0x5c>
 8002712:	f003 f897 	bl	8005844 <SEGGER_SYSVIEW_OnIdle>
 8002716:	e004      	b.n	8002722 <vTaskStartScheduler+0x66>
 8002718:	4b14      	ldr	r3, [pc, #80]	; (800276c <vTaskStartScheduler+0xb0>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4618      	mov	r0, r3
 800271e:	f003 f8ef 	bl	8005900 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8002722:	f000 fbd7 	bl	8002ed4 <xPortStartScheduler>
 8002726:	e00e      	b.n	8002746 <vTaskStartScheduler+0x8a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800272e:	d10a      	bne.n	8002746 <vTaskStartScheduler+0x8a>
        __asm volatile
 8002730:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002734:	f383 8811 	msr	BASEPRI, r3
 8002738:	f3bf 8f6f 	isb	sy
 800273c:	f3bf 8f4f 	dsb	sy
 8002740:	607b      	str	r3, [r7, #4]
    }
 8002742:	bf00      	nop
 8002744:	e7fe      	b.n	8002744 <vTaskStartScheduler+0x88>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8002746:	4b0a      	ldr	r3, [pc, #40]	; (8002770 <vTaskStartScheduler+0xb4>)
 8002748:	681b      	ldr	r3, [r3, #0]
}
 800274a:	bf00      	nop
 800274c:	3710      	adds	r7, #16
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	200001e4 	.word	0x200001e4
 8002758:	08006708 	.word	0x08006708
 800275c:	08002c5d 	.word	0x08002c5d
 8002760:	200001e0 	.word	0x200001e0
 8002764:	200001cc 	.word	0x200001cc
 8002768:	200001c4 	.word	0x200001c4
 800276c:	200000e8 	.word	0x200000e8
 8002770:	2000000c 	.word	0x2000000c

08002774 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002774:	b480      	push	{r7}
 8002776:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8002778:	4b04      	ldr	r3, [pc, #16]	; (800278c <vTaskSuspendAll+0x18>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	3301      	adds	r3, #1
 800277e:	4a03      	ldr	r2, [pc, #12]	; (800278c <vTaskSuspendAll+0x18>)
 8002780:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8002782:	bf00      	nop
 8002784:	46bd      	mov	sp, r7
 8002786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278a:	4770      	bx	lr
 800278c:	200001e8 	.word	0x200001e8

08002790 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b088      	sub	sp, #32
 8002794:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8002796:	2300      	movs	r3, #0
 8002798:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 800279a:	2300      	movs	r3, #0
 800279c:	617b      	str	r3, [r7, #20]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 800279e:	4b6d      	ldr	r3, [pc, #436]	; (8002954 <xTaskResumeAll+0x1c4>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d10a      	bne.n	80027bc <xTaskResumeAll+0x2c>
        __asm volatile
 80027a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027aa:	f383 8811 	msr	BASEPRI, r3
 80027ae:	f3bf 8f6f 	isb	sy
 80027b2:	f3bf 8f4f 	dsb	sy
 80027b6:	607b      	str	r3, [r7, #4]
    }
 80027b8:	bf00      	nop
 80027ba:	e7fe      	b.n	80027ba <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 80027bc:	f000 fcaa 	bl	8003114 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80027c0:	4b64      	ldr	r3, [pc, #400]	; (8002954 <xTaskResumeAll+0x1c4>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	3b01      	subs	r3, #1
 80027c6:	4a63      	ldr	r2, [pc, #396]	; (8002954 <xTaskResumeAll+0x1c4>)
 80027c8:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80027ca:	4b62      	ldr	r3, [pc, #392]	; (8002954 <xTaskResumeAll+0x1c4>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	f040 80b8 	bne.w	8002944 <xTaskResumeAll+0x1b4>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80027d4:	4b60      	ldr	r3, [pc, #384]	; (8002958 <xTaskResumeAll+0x1c8>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	f000 80b3 	beq.w	8002944 <xTaskResumeAll+0x1b4>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80027de:	e08e      	b.n	80028fe <xTaskResumeAll+0x16e>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80027e0:	4b5e      	ldr	r3, [pc, #376]	; (800295c <xTaskResumeAll+0x1cc>)
 80027e2:	68db      	ldr	r3, [r3, #12]
 80027e4:	68db      	ldr	r3, [r3, #12]
 80027e6:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80027e8:	69fb      	ldr	r3, [r7, #28]
 80027ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027ec:	613b      	str	r3, [r7, #16]
 80027ee:	69fb      	ldr	r3, [r7, #28]
 80027f0:	69db      	ldr	r3, [r3, #28]
 80027f2:	69fa      	ldr	r2, [r7, #28]
 80027f4:	6a12      	ldr	r2, [r2, #32]
 80027f6:	609a      	str	r2, [r3, #8]
 80027f8:	69fb      	ldr	r3, [r7, #28]
 80027fa:	6a1b      	ldr	r3, [r3, #32]
 80027fc:	69fa      	ldr	r2, [r7, #28]
 80027fe:	69d2      	ldr	r2, [r2, #28]
 8002800:	605a      	str	r2, [r3, #4]
 8002802:	693b      	ldr	r3, [r7, #16]
 8002804:	685a      	ldr	r2, [r3, #4]
 8002806:	69fb      	ldr	r3, [r7, #28]
 8002808:	3318      	adds	r3, #24
 800280a:	429a      	cmp	r2, r3
 800280c:	d103      	bne.n	8002816 <xTaskResumeAll+0x86>
 800280e:	69fb      	ldr	r3, [r7, #28]
 8002810:	6a1a      	ldr	r2, [r3, #32]
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	605a      	str	r2, [r3, #4]
 8002816:	69fb      	ldr	r3, [r7, #28]
 8002818:	2200      	movs	r2, #0
 800281a:	629a      	str	r2, [r3, #40]	; 0x28
 800281c:	693b      	ldr	r3, [r7, #16]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	1e5a      	subs	r2, r3, #1
 8002822:	693b      	ldr	r3, [r7, #16]
 8002824:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002826:	69fb      	ldr	r3, [r7, #28]
 8002828:	695b      	ldr	r3, [r3, #20]
 800282a:	60fb      	str	r3, [r7, #12]
 800282c:	69fb      	ldr	r3, [r7, #28]
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	69fa      	ldr	r2, [r7, #28]
 8002832:	68d2      	ldr	r2, [r2, #12]
 8002834:	609a      	str	r2, [r3, #8]
 8002836:	69fb      	ldr	r3, [r7, #28]
 8002838:	68db      	ldr	r3, [r3, #12]
 800283a:	69fa      	ldr	r2, [r7, #28]
 800283c:	6892      	ldr	r2, [r2, #8]
 800283e:	605a      	str	r2, [r3, #4]
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	685a      	ldr	r2, [r3, #4]
 8002844:	69fb      	ldr	r3, [r7, #28]
 8002846:	3304      	adds	r3, #4
 8002848:	429a      	cmp	r2, r3
 800284a:	d103      	bne.n	8002854 <xTaskResumeAll+0xc4>
 800284c:	69fb      	ldr	r3, [r7, #28]
 800284e:	68da      	ldr	r2, [r3, #12]
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	605a      	str	r2, [r3, #4]
 8002854:	69fb      	ldr	r3, [r7, #28]
 8002856:	2200      	movs	r2, #0
 8002858:	615a      	str	r2, [r3, #20]
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	1e5a      	subs	r2, r3, #1
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8002864:	69fb      	ldr	r3, [r7, #28]
 8002866:	4618      	mov	r0, r3
 8002868:	f003 f88c 	bl	8005984 <SEGGER_SYSVIEW_OnTaskStartReady>
 800286c:	69fb      	ldr	r3, [r7, #28]
 800286e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002870:	2201      	movs	r2, #1
 8002872:	409a      	lsls	r2, r3
 8002874:	4b3a      	ldr	r3, [pc, #232]	; (8002960 <xTaskResumeAll+0x1d0>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4313      	orrs	r3, r2
 800287a:	4a39      	ldr	r2, [pc, #228]	; (8002960 <xTaskResumeAll+0x1d0>)
 800287c:	6013      	str	r3, [r2, #0]
 800287e:	69fb      	ldr	r3, [r7, #28]
 8002880:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002882:	4938      	ldr	r1, [pc, #224]	; (8002964 <xTaskResumeAll+0x1d4>)
 8002884:	4613      	mov	r3, r2
 8002886:	009b      	lsls	r3, r3, #2
 8002888:	4413      	add	r3, r2
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	440b      	add	r3, r1
 800288e:	3304      	adds	r3, #4
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	60bb      	str	r3, [r7, #8]
 8002894:	69fb      	ldr	r3, [r7, #28]
 8002896:	68ba      	ldr	r2, [r7, #8]
 8002898:	609a      	str	r2, [r3, #8]
 800289a:	68bb      	ldr	r3, [r7, #8]
 800289c:	689a      	ldr	r2, [r3, #8]
 800289e:	69fb      	ldr	r3, [r7, #28]
 80028a0:	60da      	str	r2, [r3, #12]
 80028a2:	68bb      	ldr	r3, [r7, #8]
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	69fa      	ldr	r2, [r7, #28]
 80028a8:	3204      	adds	r2, #4
 80028aa:	605a      	str	r2, [r3, #4]
 80028ac:	69fb      	ldr	r3, [r7, #28]
 80028ae:	1d1a      	adds	r2, r3, #4
 80028b0:	68bb      	ldr	r3, [r7, #8]
 80028b2:	609a      	str	r2, [r3, #8]
 80028b4:	69fb      	ldr	r3, [r7, #28]
 80028b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028b8:	4613      	mov	r3, r2
 80028ba:	009b      	lsls	r3, r3, #2
 80028bc:	4413      	add	r3, r2
 80028be:	009b      	lsls	r3, r3, #2
 80028c0:	4a28      	ldr	r2, [pc, #160]	; (8002964 <xTaskResumeAll+0x1d4>)
 80028c2:	441a      	add	r2, r3
 80028c4:	69fb      	ldr	r3, [r7, #28]
 80028c6:	615a      	str	r2, [r3, #20]
 80028c8:	69fb      	ldr	r3, [r7, #28]
 80028ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028cc:	4925      	ldr	r1, [pc, #148]	; (8002964 <xTaskResumeAll+0x1d4>)
 80028ce:	4613      	mov	r3, r2
 80028d0:	009b      	lsls	r3, r3, #2
 80028d2:	4413      	add	r3, r2
 80028d4:	009b      	lsls	r3, r3, #2
 80028d6:	440b      	add	r3, r1
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	1c59      	adds	r1, r3, #1
 80028dc:	4821      	ldr	r0, [pc, #132]	; (8002964 <xTaskResumeAll+0x1d4>)
 80028de:	4613      	mov	r3, r2
 80028e0:	009b      	lsls	r3, r3, #2
 80028e2:	4413      	add	r3, r2
 80028e4:	009b      	lsls	r3, r3, #2
 80028e6:	4403      	add	r3, r0
 80028e8:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80028ea:	69fb      	ldr	r3, [r7, #28]
 80028ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028ee:	4b1e      	ldr	r3, [pc, #120]	; (8002968 <xTaskResumeAll+0x1d8>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d302      	bcc.n	80028fe <xTaskResumeAll+0x16e>
                    {
                        xYieldPending = pdTRUE;
 80028f8:	4b1c      	ldr	r3, [pc, #112]	; (800296c <xTaskResumeAll+0x1dc>)
 80028fa:	2201      	movs	r2, #1
 80028fc:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80028fe:	4b17      	ldr	r3, [pc, #92]	; (800295c <xTaskResumeAll+0x1cc>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	2b00      	cmp	r3, #0
 8002904:	f47f af6c 	bne.w	80027e0 <xTaskResumeAll+0x50>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8002908:	69fb      	ldr	r3, [r7, #28]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d001      	beq.n	8002912 <xTaskResumeAll+0x182>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 800290e:	f000 fa35 	bl	8002d7c <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002912:	4b17      	ldr	r3, [pc, #92]	; (8002970 <xTaskResumeAll+0x1e0>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	61bb      	str	r3, [r7, #24]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8002918:	69bb      	ldr	r3, [r7, #24]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d010      	beq.n	8002940 <xTaskResumeAll+0x1b0>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 800291e:	f000 f83b 	bl	8002998 <xTaskIncrementTick>
 8002922:	4603      	mov	r3, r0
 8002924:	2b00      	cmp	r3, #0
 8002926:	d002      	beq.n	800292e <xTaskResumeAll+0x19e>
                            {
                                xYieldPending = pdTRUE;
 8002928:	4b10      	ldr	r3, [pc, #64]	; (800296c <xTaskResumeAll+0x1dc>)
 800292a:	2201      	movs	r2, #1
 800292c:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 800292e:	69bb      	ldr	r3, [r7, #24]
 8002930:	3b01      	subs	r3, #1
 8002932:	61bb      	str	r3, [r7, #24]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8002934:	69bb      	ldr	r3, [r7, #24]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d1f1      	bne.n	800291e <xTaskResumeAll+0x18e>

                        xPendedTicks = 0;
 800293a:	4b0d      	ldr	r3, [pc, #52]	; (8002970 <xTaskResumeAll+0x1e0>)
 800293c:	2200      	movs	r2, #0
 800293e:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8002940:	4b0a      	ldr	r3, [pc, #40]	; (800296c <xTaskResumeAll+0x1dc>)
 8002942:	681b      	ldr	r3, [r3, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8002944:	f000 fc16 	bl	8003174 <vPortExitCritical>

    return xAlreadyYielded;
 8002948:	697b      	ldr	r3, [r7, #20]
}
 800294a:	4618      	mov	r0, r3
 800294c:	3720      	adds	r7, #32
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}
 8002952:	bf00      	nop
 8002954:	200001e8 	.word	0x200001e8
 8002958:	200001c0 	.word	0x200001c0
 800295c:	20000180 	.word	0x20000180
 8002960:	200001c8 	.word	0x200001c8
 8002964:	200000ec 	.word	0x200000ec
 8002968:	200000e8 	.word	0x200000e8
 800296c:	200001d4 	.word	0x200001d4
 8002970:	200001d0 	.word	0x200001d0

08002974 <xTaskGetTickCountFromISR>:
    return xTicks;
}
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b082      	sub	sp, #8
 8002978:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800297a:	f000 fcb7 	bl	80032ec <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800297e:	2300      	movs	r3, #0
 8002980:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8002982:	4b04      	ldr	r3, [pc, #16]	; (8002994 <xTaskGetTickCountFromISR+0x20>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8002988:	683b      	ldr	r3, [r7, #0]
}
 800298a:	4618      	mov	r0, r3
 800298c:	3708      	adds	r7, #8
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}
 8002992:	bf00      	nop
 8002994:	200001c4 	.word	0x200001c4

08002998 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b08a      	sub	sp, #40	; 0x28
 800299c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800299e:	2300      	movs	r3, #0
 80029a0:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80029a2:	4b70      	ldr	r3, [pc, #448]	; (8002b64 <xTaskIncrementTick+0x1cc>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	f040 80d1 	bne.w	8002b4e <xTaskIncrementTick+0x1b6>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80029ac:	4b6e      	ldr	r3, [pc, #440]	; (8002b68 <xTaskIncrementTick+0x1d0>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	3301      	adds	r3, #1
 80029b2:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80029b4:	4a6c      	ldr	r2, [pc, #432]	; (8002b68 <xTaskIncrementTick+0x1d0>)
 80029b6:	6a3b      	ldr	r3, [r7, #32]
 80029b8:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80029ba:	6a3b      	ldr	r3, [r7, #32]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d120      	bne.n	8002a02 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 80029c0:	4b6a      	ldr	r3, [pc, #424]	; (8002b6c <xTaskIncrementTick+0x1d4>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d00a      	beq.n	80029e0 <xTaskIncrementTick+0x48>
        __asm volatile
 80029ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029ce:	f383 8811 	msr	BASEPRI, r3
 80029d2:	f3bf 8f6f 	isb	sy
 80029d6:	f3bf 8f4f 	dsb	sy
 80029da:	607b      	str	r3, [r7, #4]
    }
 80029dc:	bf00      	nop
 80029de:	e7fe      	b.n	80029de <xTaskIncrementTick+0x46>
 80029e0:	4b62      	ldr	r3, [pc, #392]	; (8002b6c <xTaskIncrementTick+0x1d4>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	61fb      	str	r3, [r7, #28]
 80029e6:	4b62      	ldr	r3, [pc, #392]	; (8002b70 <xTaskIncrementTick+0x1d8>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a60      	ldr	r2, [pc, #384]	; (8002b6c <xTaskIncrementTick+0x1d4>)
 80029ec:	6013      	str	r3, [r2, #0]
 80029ee:	4a60      	ldr	r2, [pc, #384]	; (8002b70 <xTaskIncrementTick+0x1d8>)
 80029f0:	69fb      	ldr	r3, [r7, #28]
 80029f2:	6013      	str	r3, [r2, #0]
 80029f4:	4b5f      	ldr	r3, [pc, #380]	; (8002b74 <xTaskIncrementTick+0x1dc>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	3301      	adds	r3, #1
 80029fa:	4a5e      	ldr	r2, [pc, #376]	; (8002b74 <xTaskIncrementTick+0x1dc>)
 80029fc:	6013      	str	r3, [r2, #0]
 80029fe:	f000 f9bd 	bl	8002d7c <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8002a02:	4b5d      	ldr	r3, [pc, #372]	; (8002b78 <xTaskIncrementTick+0x1e0>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	6a3a      	ldr	r2, [r7, #32]
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	f0c0 80a5 	bcc.w	8002b58 <xTaskIncrementTick+0x1c0>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002a0e:	4b57      	ldr	r3, [pc, #348]	; (8002b6c <xTaskIncrementTick+0x1d4>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d104      	bne.n	8002a22 <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002a18:	4b57      	ldr	r3, [pc, #348]	; (8002b78 <xTaskIncrementTick+0x1e0>)
 8002a1a:	f04f 32ff 	mov.w	r2, #4294967295
 8002a1e:	601a      	str	r2, [r3, #0]
                    break;
 8002a20:	e09a      	b.n	8002b58 <xTaskIncrementTick+0x1c0>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002a22:	4b52      	ldr	r3, [pc, #328]	; (8002b6c <xTaskIncrementTick+0x1d4>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	68db      	ldr	r3, [r3, #12]
 8002a28:	68db      	ldr	r3, [r3, #12]
 8002a2a:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002a2c:	69bb      	ldr	r3, [r7, #24]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8002a32:	6a3a      	ldr	r2, [r7, #32]
 8002a34:	697b      	ldr	r3, [r7, #20]
 8002a36:	429a      	cmp	r2, r3
 8002a38:	d203      	bcs.n	8002a42 <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8002a3a:	4a4f      	ldr	r2, [pc, #316]	; (8002b78 <xTaskIncrementTick+0x1e0>)
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8002a40:	e08a      	b.n	8002b58 <xTaskIncrementTick+0x1c0>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002a42:	69bb      	ldr	r3, [r7, #24]
 8002a44:	695b      	ldr	r3, [r3, #20]
 8002a46:	613b      	str	r3, [r7, #16]
 8002a48:	69bb      	ldr	r3, [r7, #24]
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	69ba      	ldr	r2, [r7, #24]
 8002a4e:	68d2      	ldr	r2, [r2, #12]
 8002a50:	609a      	str	r2, [r3, #8]
 8002a52:	69bb      	ldr	r3, [r7, #24]
 8002a54:	68db      	ldr	r3, [r3, #12]
 8002a56:	69ba      	ldr	r2, [r7, #24]
 8002a58:	6892      	ldr	r2, [r2, #8]
 8002a5a:	605a      	str	r2, [r3, #4]
 8002a5c:	693b      	ldr	r3, [r7, #16]
 8002a5e:	685a      	ldr	r2, [r3, #4]
 8002a60:	69bb      	ldr	r3, [r7, #24]
 8002a62:	3304      	adds	r3, #4
 8002a64:	429a      	cmp	r2, r3
 8002a66:	d103      	bne.n	8002a70 <xTaskIncrementTick+0xd8>
 8002a68:	69bb      	ldr	r3, [r7, #24]
 8002a6a:	68da      	ldr	r2, [r3, #12]
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	605a      	str	r2, [r3, #4]
 8002a70:	69bb      	ldr	r3, [r7, #24]
 8002a72:	2200      	movs	r2, #0
 8002a74:	615a      	str	r2, [r3, #20]
 8002a76:	693b      	ldr	r3, [r7, #16]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	1e5a      	subs	r2, r3, #1
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002a80:	69bb      	ldr	r3, [r7, #24]
 8002a82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d01e      	beq.n	8002ac6 <xTaskIncrementTick+0x12e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002a88:	69bb      	ldr	r3, [r7, #24]
 8002a8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a8c:	60fb      	str	r3, [r7, #12]
 8002a8e:	69bb      	ldr	r3, [r7, #24]
 8002a90:	69db      	ldr	r3, [r3, #28]
 8002a92:	69ba      	ldr	r2, [r7, #24]
 8002a94:	6a12      	ldr	r2, [r2, #32]
 8002a96:	609a      	str	r2, [r3, #8]
 8002a98:	69bb      	ldr	r3, [r7, #24]
 8002a9a:	6a1b      	ldr	r3, [r3, #32]
 8002a9c:	69ba      	ldr	r2, [r7, #24]
 8002a9e:	69d2      	ldr	r2, [r2, #28]
 8002aa0:	605a      	str	r2, [r3, #4]
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	685a      	ldr	r2, [r3, #4]
 8002aa6:	69bb      	ldr	r3, [r7, #24]
 8002aa8:	3318      	adds	r3, #24
 8002aaa:	429a      	cmp	r2, r3
 8002aac:	d103      	bne.n	8002ab6 <xTaskIncrementTick+0x11e>
 8002aae:	69bb      	ldr	r3, [r7, #24]
 8002ab0:	6a1a      	ldr	r2, [r3, #32]
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	605a      	str	r2, [r3, #4]
 8002ab6:	69bb      	ldr	r3, [r7, #24]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	629a      	str	r2, [r3, #40]	; 0x28
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	1e5a      	subs	r2, r3, #1
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8002ac6:	69bb      	ldr	r3, [r7, #24]
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f002 ff5b 	bl	8005984 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002ace:	69bb      	ldr	r3, [r7, #24]
 8002ad0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	409a      	lsls	r2, r3
 8002ad6:	4b29      	ldr	r3, [pc, #164]	; (8002b7c <xTaskIncrementTick+0x1e4>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4313      	orrs	r3, r2
 8002adc:	4a27      	ldr	r2, [pc, #156]	; (8002b7c <xTaskIncrementTick+0x1e4>)
 8002ade:	6013      	str	r3, [r2, #0]
 8002ae0:	69bb      	ldr	r3, [r7, #24]
 8002ae2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ae4:	4926      	ldr	r1, [pc, #152]	; (8002b80 <xTaskIncrementTick+0x1e8>)
 8002ae6:	4613      	mov	r3, r2
 8002ae8:	009b      	lsls	r3, r3, #2
 8002aea:	4413      	add	r3, r2
 8002aec:	009b      	lsls	r3, r3, #2
 8002aee:	440b      	add	r3, r1
 8002af0:	3304      	adds	r3, #4
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	60bb      	str	r3, [r7, #8]
 8002af6:	69bb      	ldr	r3, [r7, #24]
 8002af8:	68ba      	ldr	r2, [r7, #8]
 8002afa:	609a      	str	r2, [r3, #8]
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	689a      	ldr	r2, [r3, #8]
 8002b00:	69bb      	ldr	r3, [r7, #24]
 8002b02:	60da      	str	r2, [r3, #12]
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	69ba      	ldr	r2, [r7, #24]
 8002b0a:	3204      	adds	r2, #4
 8002b0c:	605a      	str	r2, [r3, #4]
 8002b0e:	69bb      	ldr	r3, [r7, #24]
 8002b10:	1d1a      	adds	r2, r3, #4
 8002b12:	68bb      	ldr	r3, [r7, #8]
 8002b14:	609a      	str	r2, [r3, #8]
 8002b16:	69bb      	ldr	r3, [r7, #24]
 8002b18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b1a:	4613      	mov	r3, r2
 8002b1c:	009b      	lsls	r3, r3, #2
 8002b1e:	4413      	add	r3, r2
 8002b20:	009b      	lsls	r3, r3, #2
 8002b22:	4a17      	ldr	r2, [pc, #92]	; (8002b80 <xTaskIncrementTick+0x1e8>)
 8002b24:	441a      	add	r2, r3
 8002b26:	69bb      	ldr	r3, [r7, #24]
 8002b28:	615a      	str	r2, [r3, #20]
 8002b2a:	69bb      	ldr	r3, [r7, #24]
 8002b2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b2e:	4914      	ldr	r1, [pc, #80]	; (8002b80 <xTaskIncrementTick+0x1e8>)
 8002b30:	4613      	mov	r3, r2
 8002b32:	009b      	lsls	r3, r3, #2
 8002b34:	4413      	add	r3, r2
 8002b36:	009b      	lsls	r3, r3, #2
 8002b38:	440b      	add	r3, r1
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	1c59      	adds	r1, r3, #1
 8002b3e:	4810      	ldr	r0, [pc, #64]	; (8002b80 <xTaskIncrementTick+0x1e8>)
 8002b40:	4613      	mov	r3, r2
 8002b42:	009b      	lsls	r3, r3, #2
 8002b44:	4413      	add	r3, r2
 8002b46:	009b      	lsls	r3, r3, #2
 8002b48:	4403      	add	r3, r0
 8002b4a:	6019      	str	r1, [r3, #0]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002b4c:	e75f      	b.n	8002a0e <xTaskIncrementTick+0x76>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8002b4e:	4b0d      	ldr	r3, [pc, #52]	; (8002b84 <xTaskIncrementTick+0x1ec>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	3301      	adds	r3, #1
 8002b54:	4a0b      	ldr	r2, [pc, #44]	; (8002b84 <xTaskIncrementTick+0x1ec>)
 8002b56:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8002b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	3728      	adds	r7, #40	; 0x28
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	bf00      	nop
 8002b64:	200001e8 	.word	0x200001e8
 8002b68:	200001c4 	.word	0x200001c4
 8002b6c:	20000178 	.word	0x20000178
 8002b70:	2000017c 	.word	0x2000017c
 8002b74:	200001d8 	.word	0x200001d8
 8002b78:	200001e0 	.word	0x200001e0
 8002b7c:	200001c8 	.word	0x200001c8
 8002b80:	200000ec 	.word	0x200000ec
 8002b84:	200001d0 	.word	0x200001d0

08002b88 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b086      	sub	sp, #24
 8002b8c:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002b8e:	4b2d      	ldr	r3, [pc, #180]	; (8002c44 <vTaskSwitchContext+0xbc>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d003      	beq.n	8002b9e <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8002b96:	4b2c      	ldr	r3, [pc, #176]	; (8002c48 <vTaskSwitchContext+0xc0>)
 8002b98:	2201      	movs	r2, #1
 8002b9a:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8002b9c:	e04d      	b.n	8002c3a <vTaskSwitchContext+0xb2>
        xYieldPending = pdFALSE;
 8002b9e:	4b2a      	ldr	r3, [pc, #168]	; (8002c48 <vTaskSwitchContext+0xc0>)
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002ba4:	4b29      	ldr	r3, [pc, #164]	; (8002c4c <vTaskSwitchContext+0xc4>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	fab3 f383 	clz	r3, r3
 8002bb0:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8002bb2:	7afb      	ldrb	r3, [r7, #11]
 8002bb4:	f1c3 031f 	rsb	r3, r3, #31
 8002bb8:	617b      	str	r3, [r7, #20]
 8002bba:	4925      	ldr	r1, [pc, #148]	; (8002c50 <vTaskSwitchContext+0xc8>)
 8002bbc:	697a      	ldr	r2, [r7, #20]
 8002bbe:	4613      	mov	r3, r2
 8002bc0:	009b      	lsls	r3, r3, #2
 8002bc2:	4413      	add	r3, r2
 8002bc4:	009b      	lsls	r3, r3, #2
 8002bc6:	440b      	add	r3, r1
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d10a      	bne.n	8002be4 <vTaskSwitchContext+0x5c>
        __asm volatile
 8002bce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bd2:	f383 8811 	msr	BASEPRI, r3
 8002bd6:	f3bf 8f6f 	isb	sy
 8002bda:	f3bf 8f4f 	dsb	sy
 8002bde:	607b      	str	r3, [r7, #4]
    }
 8002be0:	bf00      	nop
 8002be2:	e7fe      	b.n	8002be2 <vTaskSwitchContext+0x5a>
 8002be4:	697a      	ldr	r2, [r7, #20]
 8002be6:	4613      	mov	r3, r2
 8002be8:	009b      	lsls	r3, r3, #2
 8002bea:	4413      	add	r3, r2
 8002bec:	009b      	lsls	r3, r3, #2
 8002bee:	4a18      	ldr	r2, [pc, #96]	; (8002c50 <vTaskSwitchContext+0xc8>)
 8002bf0:	4413      	add	r3, r2
 8002bf2:	613b      	str	r3, [r7, #16]
 8002bf4:	693b      	ldr	r3, [r7, #16]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	685a      	ldr	r2, [r3, #4]
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	605a      	str	r2, [r3, #4]
 8002bfe:	693b      	ldr	r3, [r7, #16]
 8002c00:	685a      	ldr	r2, [r3, #4]
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	3308      	adds	r3, #8
 8002c06:	429a      	cmp	r2, r3
 8002c08:	d104      	bne.n	8002c14 <vTaskSwitchContext+0x8c>
 8002c0a:	693b      	ldr	r3, [r7, #16]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	685a      	ldr	r2, [r3, #4]
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	605a      	str	r2, [r3, #4]
 8002c14:	693b      	ldr	r3, [r7, #16]
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	68db      	ldr	r3, [r3, #12]
 8002c1a:	4a0e      	ldr	r2, [pc, #56]	; (8002c54 <vTaskSwitchContext+0xcc>)
 8002c1c:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 8002c1e:	4b0d      	ldr	r3, [pc, #52]	; (8002c54 <vTaskSwitchContext+0xcc>)
 8002c20:	681a      	ldr	r2, [r3, #0]
 8002c22:	4b0d      	ldr	r3, [pc, #52]	; (8002c58 <vTaskSwitchContext+0xd0>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d102      	bne.n	8002c30 <vTaskSwitchContext+0xa8>
 8002c2a:	f002 fe0b 	bl	8005844 <SEGGER_SYSVIEW_OnIdle>
}
 8002c2e:	e004      	b.n	8002c3a <vTaskSwitchContext+0xb2>
        traceTASK_SWITCHED_IN();
 8002c30:	4b08      	ldr	r3, [pc, #32]	; (8002c54 <vTaskSwitchContext+0xcc>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4618      	mov	r0, r3
 8002c36:	f002 fe63 	bl	8005900 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8002c3a:	bf00      	nop
 8002c3c:	3718      	adds	r7, #24
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	200001e8 	.word	0x200001e8
 8002c48:	200001d4 	.word	0x200001d4
 8002c4c:	200001c8 	.word	0x200001c8
 8002c50:	200000ec 	.word	0x200000ec
 8002c54:	200000e8 	.word	0x200000e8
 8002c58:	200001e4 	.word	0x200001e4

08002c5c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b082      	sub	sp, #8
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8002c64:	f000 f84c 	bl	8002d00 <prvCheckTasksWaitingTermination>
            {
                /* If we are not using preemption we keep forcing a task switch to
                 * see if any other task has become available.  If we are using
                 * preemption we don't need to do this as any task becoming available
                 * will automatically get the processor anyway. */
                taskYIELD();
 8002c68:	4b04      	ldr	r3, [pc, #16]	; (8002c7c <prvIdleTask+0x20>)
 8002c6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c6e:	601a      	str	r2, [r3, #0]
 8002c70:	f3bf 8f4f 	dsb	sy
 8002c74:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8002c78:	e7f4      	b.n	8002c64 <prvIdleTask+0x8>
 8002c7a:	bf00      	nop
 8002c7c:	e000ed04 	.word	0xe000ed04

08002c80 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b082      	sub	sp, #8
 8002c84:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002c86:	2300      	movs	r3, #0
 8002c88:	607b      	str	r3, [r7, #4]
 8002c8a:	e00c      	b.n	8002ca6 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002c8c:	687a      	ldr	r2, [r7, #4]
 8002c8e:	4613      	mov	r3, r2
 8002c90:	009b      	lsls	r3, r3, #2
 8002c92:	4413      	add	r3, r2
 8002c94:	009b      	lsls	r3, r3, #2
 8002c96:	4a12      	ldr	r2, [pc, #72]	; (8002ce0 <prvInitialiseTaskLists+0x60>)
 8002c98:	4413      	add	r3, r2
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f7ff fb2c 	bl	80022f8 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	3301      	adds	r3, #1
 8002ca4:	607b      	str	r3, [r7, #4]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2b04      	cmp	r3, #4
 8002caa:	d9ef      	bls.n	8002c8c <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8002cac:	480d      	ldr	r0, [pc, #52]	; (8002ce4 <prvInitialiseTaskLists+0x64>)
 8002cae:	f7ff fb23 	bl	80022f8 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8002cb2:	480d      	ldr	r0, [pc, #52]	; (8002ce8 <prvInitialiseTaskLists+0x68>)
 8002cb4:	f7ff fb20 	bl	80022f8 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8002cb8:	480c      	ldr	r0, [pc, #48]	; (8002cec <prvInitialiseTaskLists+0x6c>)
 8002cba:	f7ff fb1d 	bl	80022f8 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8002cbe:	480c      	ldr	r0, [pc, #48]	; (8002cf0 <prvInitialiseTaskLists+0x70>)
 8002cc0:	f7ff fb1a 	bl	80022f8 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8002cc4:	480b      	ldr	r0, [pc, #44]	; (8002cf4 <prvInitialiseTaskLists+0x74>)
 8002cc6:	f7ff fb17 	bl	80022f8 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8002cca:	4b0b      	ldr	r3, [pc, #44]	; (8002cf8 <prvInitialiseTaskLists+0x78>)
 8002ccc:	4a05      	ldr	r2, [pc, #20]	; (8002ce4 <prvInitialiseTaskLists+0x64>)
 8002cce:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002cd0:	4b0a      	ldr	r3, [pc, #40]	; (8002cfc <prvInitialiseTaskLists+0x7c>)
 8002cd2:	4a05      	ldr	r2, [pc, #20]	; (8002ce8 <prvInitialiseTaskLists+0x68>)
 8002cd4:	601a      	str	r2, [r3, #0]
}
 8002cd6:	bf00      	nop
 8002cd8:	3708      	adds	r7, #8
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	200000ec 	.word	0x200000ec
 8002ce4:	20000150 	.word	0x20000150
 8002ce8:	20000164 	.word	0x20000164
 8002cec:	20000180 	.word	0x20000180
 8002cf0:	20000194 	.word	0x20000194
 8002cf4:	200001ac 	.word	0x200001ac
 8002cf8:	20000178 	.word	0x20000178
 8002cfc:	2000017c 	.word	0x2000017c

08002d00 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b082      	sub	sp, #8
 8002d04:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002d06:	e019      	b.n	8002d3c <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8002d08:	f000 fa04 	bl	8003114 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002d0c:	4b10      	ldr	r3, [pc, #64]	; (8002d50 <prvCheckTasksWaitingTermination+0x50>)
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	68db      	ldr	r3, [r3, #12]
 8002d12:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	3304      	adds	r3, #4
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f7ff fb1a 	bl	8002352 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8002d1e:	4b0d      	ldr	r3, [pc, #52]	; (8002d54 <prvCheckTasksWaitingTermination+0x54>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	3b01      	subs	r3, #1
 8002d24:	4a0b      	ldr	r2, [pc, #44]	; (8002d54 <prvCheckTasksWaitingTermination+0x54>)
 8002d26:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8002d28:	4b0b      	ldr	r3, [pc, #44]	; (8002d58 <prvCheckTasksWaitingTermination+0x58>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	3b01      	subs	r3, #1
 8002d2e:	4a0a      	ldr	r2, [pc, #40]	; (8002d58 <prvCheckTasksWaitingTermination+0x58>)
 8002d30:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8002d32:	f000 fa1f 	bl	8003174 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f000 f810 	bl	8002d5c <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002d3c:	4b06      	ldr	r3, [pc, #24]	; (8002d58 <prvCheckTasksWaitingTermination+0x58>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d1e1      	bne.n	8002d08 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8002d44:	bf00      	nop
 8002d46:	bf00      	nop
 8002d48:	3708      	adds	r7, #8
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	20000194 	.word	0x20000194
 8002d54:	200001c0 	.word	0x200001c0
 8002d58:	200001a8 	.word	0x200001a8

08002d5c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b082      	sub	sp, #8
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFreeStack( pxTCB->pxStack );
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f000 fbdf 	bl	800352c <vPortFree>
                vPortFree( pxTCB );
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f000 fbdc 	bl	800352c <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8002d74:	bf00      	nop
 8002d76:	3708      	adds	r7, #8
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}

08002d7c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002d80:	4b0a      	ldr	r3, [pc, #40]	; (8002dac <prvResetNextTaskUnblockTime+0x30>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d104      	bne.n	8002d94 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8002d8a:	4b09      	ldr	r3, [pc, #36]	; (8002db0 <prvResetNextTaskUnblockTime+0x34>)
 8002d8c:	f04f 32ff 	mov.w	r2, #4294967295
 8002d90:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8002d92:	e005      	b.n	8002da0 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002d94:	4b05      	ldr	r3, [pc, #20]	; (8002dac <prvResetNextTaskUnblockTime+0x30>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	68db      	ldr	r3, [r3, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4a04      	ldr	r2, [pc, #16]	; (8002db0 <prvResetNextTaskUnblockTime+0x34>)
 8002d9e:	6013      	str	r3, [r2, #0]
}
 8002da0:	bf00      	nop
 8002da2:	46bd      	mov	sp, r7
 8002da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da8:	4770      	bx	lr
 8002daa:	bf00      	nop
 8002dac:	20000178 	.word	0x20000178
 8002db0:	200001e0 	.word	0x200001e0

08002db4 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8002db4:	b480      	push	{r7}
 8002db6:	b085      	sub	sp, #20
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	60f8      	str	r0, [r7, #12]
 8002dbc:	60b9      	str	r1, [r7, #8]
 8002dbe:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	3b04      	subs	r3, #4
 8002dc4:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002dcc:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	3b04      	subs	r3, #4
 8002dd2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	f023 0201 	bic.w	r2, r3, #1
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	3b04      	subs	r3, #4
 8002de2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8002de4:	4a0c      	ldr	r2, [pc, #48]	; (8002e18 <pxPortInitialiseStack+0x64>)
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	3b14      	subs	r3, #20
 8002dee:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8002df0:	687a      	ldr	r2, [r7, #4]
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	3b04      	subs	r3, #4
 8002dfa:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	f06f 0202 	mvn.w	r2, #2
 8002e02:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	3b20      	subs	r3, #32
 8002e08:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	3714      	adds	r7, #20
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr
 8002e18:	08002e1d 	.word	0x08002e1d

08002e1c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b085      	sub	sp, #20
 8002e20:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8002e22:	2300      	movs	r3, #0
 8002e24:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8002e26:	4b12      	ldr	r3, [pc, #72]	; (8002e70 <prvTaskExitError+0x54>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e2e:	d00a      	beq.n	8002e46 <prvTaskExitError+0x2a>
        __asm volatile
 8002e30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e34:	f383 8811 	msr	BASEPRI, r3
 8002e38:	f3bf 8f6f 	isb	sy
 8002e3c:	f3bf 8f4f 	dsb	sy
 8002e40:	60fb      	str	r3, [r7, #12]
    }
 8002e42:	bf00      	nop
 8002e44:	e7fe      	b.n	8002e44 <prvTaskExitError+0x28>
        __asm volatile
 8002e46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e4a:	f383 8811 	msr	BASEPRI, r3
 8002e4e:	f3bf 8f6f 	isb	sy
 8002e52:	f3bf 8f4f 	dsb	sy
 8002e56:	60bb      	str	r3, [r7, #8]
    }
 8002e58:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8002e5a:	bf00      	nop
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d0fc      	beq.n	8002e5c <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8002e62:	bf00      	nop
 8002e64:	bf00      	nop
 8002e66:	3714      	adds	r7, #20
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr
 8002e70:	20000010 	.word	0x20000010
	...

08002e80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8002e80:	4b07      	ldr	r3, [pc, #28]	; (8002ea0 <pxCurrentTCBConst2>)
 8002e82:	6819      	ldr	r1, [r3, #0]
 8002e84:	6808      	ldr	r0, [r1, #0]
 8002e86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e8a:	f380 8809 	msr	PSP, r0
 8002e8e:	f3bf 8f6f 	isb	sy
 8002e92:	f04f 0000 	mov.w	r0, #0
 8002e96:	f380 8811 	msr	BASEPRI, r0
 8002e9a:	4770      	bx	lr
 8002e9c:	f3af 8000 	nop.w

08002ea0 <pxCurrentTCBConst2>:
 8002ea0:	200000e8 	.word	0x200000e8
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8002ea4:	bf00      	nop
 8002ea6:	bf00      	nop

08002ea8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8002ea8:	4808      	ldr	r0, [pc, #32]	; (8002ecc <prvPortStartFirstTask+0x24>)
 8002eaa:	6800      	ldr	r0, [r0, #0]
 8002eac:	6800      	ldr	r0, [r0, #0]
 8002eae:	f380 8808 	msr	MSP, r0
 8002eb2:	f04f 0000 	mov.w	r0, #0
 8002eb6:	f380 8814 	msr	CONTROL, r0
 8002eba:	b662      	cpsie	i
 8002ebc:	b661      	cpsie	f
 8002ebe:	f3bf 8f4f 	dsb	sy
 8002ec2:	f3bf 8f6f 	isb	sy
 8002ec6:	df00      	svc	0
 8002ec8:	bf00      	nop
 8002eca:	0000      	.short	0x0000
 8002ecc:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8002ed0:	bf00      	nop
 8002ed2:	bf00      	nop

08002ed4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b086      	sub	sp, #24
 8002ed8:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002eda:	4b46      	ldr	r3, [pc, #280]	; (8002ff4 <xPortStartScheduler+0x120>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a46      	ldr	r2, [pc, #280]	; (8002ff8 <xPortStartScheduler+0x124>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d10a      	bne.n	8002efa <xPortStartScheduler+0x26>
        __asm volatile
 8002ee4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ee8:	f383 8811 	msr	BASEPRI, r3
 8002eec:	f3bf 8f6f 	isb	sy
 8002ef0:	f3bf 8f4f 	dsb	sy
 8002ef4:	613b      	str	r3, [r7, #16]
    }
 8002ef6:	bf00      	nop
 8002ef8:	e7fe      	b.n	8002ef8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002efa:	4b3e      	ldr	r3, [pc, #248]	; (8002ff4 <xPortStartScheduler+0x120>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a3f      	ldr	r2, [pc, #252]	; (8002ffc <xPortStartScheduler+0x128>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d10a      	bne.n	8002f1a <xPortStartScheduler+0x46>
        __asm volatile
 8002f04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f08:	f383 8811 	msr	BASEPRI, r3
 8002f0c:	f3bf 8f6f 	isb	sy
 8002f10:	f3bf 8f4f 	dsb	sy
 8002f14:	60fb      	str	r3, [r7, #12]
    }
 8002f16:	bf00      	nop
 8002f18:	e7fe      	b.n	8002f18 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002f1a:	4b39      	ldr	r3, [pc, #228]	; (8003000 <xPortStartScheduler+0x12c>)
 8002f1c:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	781b      	ldrb	r3, [r3, #0]
 8002f22:	b2db      	uxtb	r3, r3
 8002f24:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002f26:	697b      	ldr	r3, [r7, #20]
 8002f28:	22ff      	movs	r2, #255	; 0xff
 8002f2a:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002f2c:	697b      	ldr	r3, [r7, #20]
 8002f2e:	781b      	ldrb	r3, [r3, #0]
 8002f30:	b2db      	uxtb	r3, r3
 8002f32:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002f34:	78fb      	ldrb	r3, [r7, #3]
 8002f36:	b2db      	uxtb	r3, r3
 8002f38:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002f3c:	b2da      	uxtb	r2, r3
 8002f3e:	4b31      	ldr	r3, [pc, #196]	; (8003004 <xPortStartScheduler+0x130>)
 8002f40:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002f42:	4b31      	ldr	r3, [pc, #196]	; (8003008 <xPortStartScheduler+0x134>)
 8002f44:	2207      	movs	r2, #7
 8002f46:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002f48:	e009      	b.n	8002f5e <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 8002f4a:	4b2f      	ldr	r3, [pc, #188]	; (8003008 <xPortStartScheduler+0x134>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	3b01      	subs	r3, #1
 8002f50:	4a2d      	ldr	r2, [pc, #180]	; (8003008 <xPortStartScheduler+0x134>)
 8002f52:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002f54:	78fb      	ldrb	r3, [r7, #3]
 8002f56:	b2db      	uxtb	r3, r3
 8002f58:	005b      	lsls	r3, r3, #1
 8002f5a:	b2db      	uxtb	r3, r3
 8002f5c:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002f5e:	78fb      	ldrb	r3, [r7, #3]
 8002f60:	b2db      	uxtb	r3, r3
 8002f62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f66:	2b80      	cmp	r3, #128	; 0x80
 8002f68:	d0ef      	beq.n	8002f4a <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002f6a:	4b27      	ldr	r3, [pc, #156]	; (8003008 <xPortStartScheduler+0x134>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f1c3 0307 	rsb	r3, r3, #7
 8002f72:	2b04      	cmp	r3, #4
 8002f74:	d00a      	beq.n	8002f8c <xPortStartScheduler+0xb8>
        __asm volatile
 8002f76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f7a:	f383 8811 	msr	BASEPRI, r3
 8002f7e:	f3bf 8f6f 	isb	sy
 8002f82:	f3bf 8f4f 	dsb	sy
 8002f86:	60bb      	str	r3, [r7, #8]
    }
 8002f88:	bf00      	nop
 8002f8a:	e7fe      	b.n	8002f8a <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002f8c:	4b1e      	ldr	r3, [pc, #120]	; (8003008 <xPortStartScheduler+0x134>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	021b      	lsls	r3, r3, #8
 8002f92:	4a1d      	ldr	r2, [pc, #116]	; (8003008 <xPortStartScheduler+0x134>)
 8002f94:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002f96:	4b1c      	ldr	r3, [pc, #112]	; (8003008 <xPortStartScheduler+0x134>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002f9e:	4a1a      	ldr	r2, [pc, #104]	; (8003008 <xPortStartScheduler+0x134>)
 8002fa0:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	b2da      	uxtb	r2, r3
 8002fa6:	697b      	ldr	r3, [r7, #20]
 8002fa8:	701a      	strb	r2, [r3, #0]
        }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8002faa:	4b18      	ldr	r3, [pc, #96]	; (800300c <xPortStartScheduler+0x138>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4a17      	ldr	r2, [pc, #92]	; (800300c <xPortStartScheduler+0x138>)
 8002fb0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002fb4:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8002fb6:	4b15      	ldr	r3, [pc, #84]	; (800300c <xPortStartScheduler+0x138>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4a14      	ldr	r2, [pc, #80]	; (800300c <xPortStartScheduler+0x138>)
 8002fbc:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8002fc0:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8002fc2:	f000 f963 	bl	800328c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8002fc6:	4b12      	ldr	r3, [pc, #72]	; (8003010 <xPortStartScheduler+0x13c>)
 8002fc8:	2200      	movs	r2, #0
 8002fca:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8002fcc:	f000 f982 	bl	80032d4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8002fd0:	4b10      	ldr	r3, [pc, #64]	; (8003014 <xPortStartScheduler+0x140>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a0f      	ldr	r2, [pc, #60]	; (8003014 <xPortStartScheduler+0x140>)
 8002fd6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8002fda:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8002fdc:	f7ff ff64 	bl	8002ea8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8002fe0:	f7ff fdd2 	bl	8002b88 <vTaskSwitchContext>
    prvTaskExitError();
 8002fe4:	f7ff ff1a 	bl	8002e1c <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8002fe8:	2300      	movs	r3, #0
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3718      	adds	r7, #24
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	e000ed00 	.word	0xe000ed00
 8002ff8:	410fc271 	.word	0x410fc271
 8002ffc:	410fc270 	.word	0x410fc270
 8003000:	e000e400 	.word	0xe000e400
 8003004:	200001ec 	.word	0x200001ec
 8003008:	200001f0 	.word	0x200001f0
 800300c:	e000ed20 	.word	0xe000ed20
 8003010:	20000010 	.word	0x20000010
 8003014:	e000ef34 	.word	0xe000ef34

08003018 <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 8003018:	b480      	push	{r7}
 800301a:	b087      	sub	sp, #28
 800301c:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800301e:	4b37      	ldr	r3, [pc, #220]	; (80030fc <vInitPrioGroupValue+0xe4>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a37      	ldr	r2, [pc, #220]	; (8003100 <vInitPrioGroupValue+0xe8>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d10a      	bne.n	800303e <vInitPrioGroupValue+0x26>
        __asm volatile
 8003028:	f04f 0350 	mov.w	r3, #80	; 0x50
 800302c:	f383 8811 	msr	BASEPRI, r3
 8003030:	f3bf 8f6f 	isb	sy
 8003034:	f3bf 8f4f 	dsb	sy
 8003038:	613b      	str	r3, [r7, #16]
    }
 800303a:	bf00      	nop
 800303c:	e7fe      	b.n	800303c <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800303e:	4b2f      	ldr	r3, [pc, #188]	; (80030fc <vInitPrioGroupValue+0xe4>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4a30      	ldr	r2, [pc, #192]	; (8003104 <vInitPrioGroupValue+0xec>)
 8003044:	4293      	cmp	r3, r2
 8003046:	d10a      	bne.n	800305e <vInitPrioGroupValue+0x46>
        __asm volatile
 8003048:	f04f 0350 	mov.w	r3, #80	; 0x50
 800304c:	f383 8811 	msr	BASEPRI, r3
 8003050:	f3bf 8f6f 	isb	sy
 8003054:	f3bf 8f4f 	dsb	sy
 8003058:	60fb      	str	r3, [r7, #12]
    }
 800305a:	bf00      	nop
 800305c:	e7fe      	b.n	800305c <vInitPrioGroupValue+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800305e:	4b2a      	ldr	r3, [pc, #168]	; (8003108 <vInitPrioGroupValue+0xf0>)
 8003060:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	781b      	ldrb	r3, [r3, #0]
 8003066:	b2db      	uxtb	r3, r3
 8003068:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800306a:	697b      	ldr	r3, [r7, #20]
 800306c:	22ff      	movs	r2, #255	; 0xff
 800306e:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	781b      	ldrb	r3, [r3, #0]
 8003074:	b2db      	uxtb	r3, r3
 8003076:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003078:	78fb      	ldrb	r3, [r7, #3]
 800307a:	b2db      	uxtb	r3, r3
 800307c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003080:	b2da      	uxtb	r2, r3
 8003082:	4b22      	ldr	r3, [pc, #136]	; (800310c <vInitPrioGroupValue+0xf4>)
 8003084:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003086:	4b22      	ldr	r3, [pc, #136]	; (8003110 <vInitPrioGroupValue+0xf8>)
 8003088:	2207      	movs	r2, #7
 800308a:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800308c:	e009      	b.n	80030a2 <vInitPrioGroupValue+0x8a>
            {
                ulMaxPRIGROUPValue--;
 800308e:	4b20      	ldr	r3, [pc, #128]	; (8003110 <vInitPrioGroupValue+0xf8>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	3b01      	subs	r3, #1
 8003094:	4a1e      	ldr	r2, [pc, #120]	; (8003110 <vInitPrioGroupValue+0xf8>)
 8003096:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003098:	78fb      	ldrb	r3, [r7, #3]
 800309a:	b2db      	uxtb	r3, r3
 800309c:	005b      	lsls	r3, r3, #1
 800309e:	b2db      	uxtb	r3, r3
 80030a0:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80030a2:	78fb      	ldrb	r3, [r7, #3]
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030aa:	2b80      	cmp	r3, #128	; 0x80
 80030ac:	d0ef      	beq.n	800308e <vInitPrioGroupValue+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80030ae:	4b18      	ldr	r3, [pc, #96]	; (8003110 <vInitPrioGroupValue+0xf8>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f1c3 0307 	rsb	r3, r3, #7
 80030b6:	2b04      	cmp	r3, #4
 80030b8:	d00a      	beq.n	80030d0 <vInitPrioGroupValue+0xb8>
        __asm volatile
 80030ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030be:	f383 8811 	msr	BASEPRI, r3
 80030c2:	f3bf 8f6f 	isb	sy
 80030c6:	f3bf 8f4f 	dsb	sy
 80030ca:	60bb      	str	r3, [r7, #8]
    }
 80030cc:	bf00      	nop
 80030ce:	e7fe      	b.n	80030ce <vInitPrioGroupValue+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80030d0:	4b0f      	ldr	r3, [pc, #60]	; (8003110 <vInitPrioGroupValue+0xf8>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	021b      	lsls	r3, r3, #8
 80030d6:	4a0e      	ldr	r2, [pc, #56]	; (8003110 <vInitPrioGroupValue+0xf8>)
 80030d8:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80030da:	4b0d      	ldr	r3, [pc, #52]	; (8003110 <vInitPrioGroupValue+0xf8>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80030e2:	4a0b      	ldr	r2, [pc, #44]	; (8003110 <vInitPrioGroupValue+0xf8>)
 80030e4:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	b2da      	uxtb	r2, r3
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 80030ee:	bf00      	nop
 80030f0:	371c      	adds	r7, #28
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr
 80030fa:	bf00      	nop
 80030fc:	e000ed00 	.word	0xe000ed00
 8003100:	410fc271 	.word	0x410fc271
 8003104:	410fc270 	.word	0x410fc270
 8003108:	e000e400 	.word	0xe000e400
 800310c:	200001ec 	.word	0x200001ec
 8003110:	200001f0 	.word	0x200001f0

08003114 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003114:	b480      	push	{r7}
 8003116:	b083      	sub	sp, #12
 8003118:	af00      	add	r7, sp, #0
        __asm volatile
 800311a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800311e:	f383 8811 	msr	BASEPRI, r3
 8003122:	f3bf 8f6f 	isb	sy
 8003126:	f3bf 8f4f 	dsb	sy
 800312a:	607b      	str	r3, [r7, #4]
    }
 800312c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800312e:	4b0f      	ldr	r3, [pc, #60]	; (800316c <vPortEnterCritical+0x58>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	3301      	adds	r3, #1
 8003134:	4a0d      	ldr	r2, [pc, #52]	; (800316c <vPortEnterCritical+0x58>)
 8003136:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8003138:	4b0c      	ldr	r3, [pc, #48]	; (800316c <vPortEnterCritical+0x58>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	2b01      	cmp	r3, #1
 800313e:	d10f      	bne.n	8003160 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003140:	4b0b      	ldr	r3, [pc, #44]	; (8003170 <vPortEnterCritical+0x5c>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	b2db      	uxtb	r3, r3
 8003146:	2b00      	cmp	r3, #0
 8003148:	d00a      	beq.n	8003160 <vPortEnterCritical+0x4c>
        __asm volatile
 800314a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800314e:	f383 8811 	msr	BASEPRI, r3
 8003152:	f3bf 8f6f 	isb	sy
 8003156:	f3bf 8f4f 	dsb	sy
 800315a:	603b      	str	r3, [r7, #0]
    }
 800315c:	bf00      	nop
 800315e:	e7fe      	b.n	800315e <vPortEnterCritical+0x4a>
    }
}
 8003160:	bf00      	nop
 8003162:	370c      	adds	r7, #12
 8003164:	46bd      	mov	sp, r7
 8003166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316a:	4770      	bx	lr
 800316c:	20000010 	.word	0x20000010
 8003170:	e000ed04 	.word	0xe000ed04

08003174 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003174:	b480      	push	{r7}
 8003176:	b083      	sub	sp, #12
 8003178:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800317a:	4b12      	ldr	r3, [pc, #72]	; (80031c4 <vPortExitCritical+0x50>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d10a      	bne.n	8003198 <vPortExitCritical+0x24>
        __asm volatile
 8003182:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003186:	f383 8811 	msr	BASEPRI, r3
 800318a:	f3bf 8f6f 	isb	sy
 800318e:	f3bf 8f4f 	dsb	sy
 8003192:	607b      	str	r3, [r7, #4]
    }
 8003194:	bf00      	nop
 8003196:	e7fe      	b.n	8003196 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8003198:	4b0a      	ldr	r3, [pc, #40]	; (80031c4 <vPortExitCritical+0x50>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	3b01      	subs	r3, #1
 800319e:	4a09      	ldr	r2, [pc, #36]	; (80031c4 <vPortExitCritical+0x50>)
 80031a0:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80031a2:	4b08      	ldr	r3, [pc, #32]	; (80031c4 <vPortExitCritical+0x50>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d105      	bne.n	80031b6 <vPortExitCritical+0x42>
 80031aa:	2300      	movs	r3, #0
 80031ac:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 80031b4:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 80031b6:	bf00      	nop
 80031b8:	370c      	adds	r7, #12
 80031ba:	46bd      	mov	sp, r7
 80031bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c0:	4770      	bx	lr
 80031c2:	bf00      	nop
 80031c4:	20000010 	.word	0x20000010
	...

080031d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 80031d0:	f3ef 8009 	mrs	r0, PSP
 80031d4:	f3bf 8f6f 	isb	sy
 80031d8:	4b15      	ldr	r3, [pc, #84]	; (8003230 <pxCurrentTCBConst>)
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	f01e 0f10 	tst.w	lr, #16
 80031e0:	bf08      	it	eq
 80031e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80031e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031ea:	6010      	str	r0, [r2, #0]
 80031ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80031f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80031f4:	f380 8811 	msr	BASEPRI, r0
 80031f8:	f3bf 8f4f 	dsb	sy
 80031fc:	f3bf 8f6f 	isb	sy
 8003200:	f7ff fcc2 	bl	8002b88 <vTaskSwitchContext>
 8003204:	f04f 0000 	mov.w	r0, #0
 8003208:	f380 8811 	msr	BASEPRI, r0
 800320c:	bc09      	pop	{r0, r3}
 800320e:	6819      	ldr	r1, [r3, #0]
 8003210:	6808      	ldr	r0, [r1, #0]
 8003212:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003216:	f01e 0f10 	tst.w	lr, #16
 800321a:	bf08      	it	eq
 800321c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003220:	f380 8809 	msr	PSP, r0
 8003224:	f3bf 8f6f 	isb	sy
 8003228:	4770      	bx	lr
 800322a:	bf00      	nop
 800322c:	f3af 8000 	nop.w

08003230 <pxCurrentTCBConst>:
 8003230:	200000e8 	.word	0x200000e8
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8003234:	bf00      	nop
 8003236:	bf00      	nop

08003238 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
        __asm volatile
 800323e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003242:	f383 8811 	msr	BASEPRI, r3
 8003246:	f3bf 8f6f 	isb	sy
 800324a:	f3bf 8f4f 	dsb	sy
 800324e:	607b      	str	r3, [r7, #4]
    }
 8003250:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 8003252:	f002 fa7d 	bl	8005750 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8003256:	f7ff fb9f 	bl	8002998 <xTaskIncrementTick>
 800325a:	4603      	mov	r3, r0
 800325c:	2b00      	cmp	r3, #0
 800325e:	d006      	beq.n	800326e <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 8003260:	f002 fad4 	bl	800580c <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003264:	4b08      	ldr	r3, [pc, #32]	; (8003288 <SysTick_Handler+0x50>)
 8003266:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800326a:	601a      	str	r2, [r3, #0]
 800326c:	e001      	b.n	8003272 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 800326e:	f002 fab1 	bl	80057d4 <SEGGER_SYSVIEW_RecordExitISR>
 8003272:	2300      	movs	r3, #0
 8003274:	603b      	str	r3, [r7, #0]
        __asm volatile
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	f383 8811 	msr	BASEPRI, r3
    }
 800327c:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 800327e:	bf00      	nop
 8003280:	3708      	adds	r7, #8
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}
 8003286:	bf00      	nop
 8003288:	e000ed04 	.word	0xe000ed04

0800328c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800328c:	b480      	push	{r7}
 800328e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003290:	4b0b      	ldr	r3, [pc, #44]	; (80032c0 <vPortSetupTimerInterrupt+0x34>)
 8003292:	2200      	movs	r2, #0
 8003294:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003296:	4b0b      	ldr	r3, [pc, #44]	; (80032c4 <vPortSetupTimerInterrupt+0x38>)
 8003298:	2200      	movs	r2, #0
 800329a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800329c:	4b0a      	ldr	r3, [pc, #40]	; (80032c8 <vPortSetupTimerInterrupt+0x3c>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a0a      	ldr	r2, [pc, #40]	; (80032cc <vPortSetupTimerInterrupt+0x40>)
 80032a2:	fba2 2303 	umull	r2, r3, r2, r3
 80032a6:	099b      	lsrs	r3, r3, #6
 80032a8:	4a09      	ldr	r2, [pc, #36]	; (80032d0 <vPortSetupTimerInterrupt+0x44>)
 80032aa:	3b01      	subs	r3, #1
 80032ac:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80032ae:	4b04      	ldr	r3, [pc, #16]	; (80032c0 <vPortSetupTimerInterrupt+0x34>)
 80032b0:	2207      	movs	r2, #7
 80032b2:	601a      	str	r2, [r3, #0]
}
 80032b4:	bf00      	nop
 80032b6:	46bd      	mov	sp, r7
 80032b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032bc:	4770      	bx	lr
 80032be:	bf00      	nop
 80032c0:	e000e010 	.word	0xe000e010
 80032c4:	e000e018 	.word	0xe000e018
 80032c8:	20000000 	.word	0x20000000
 80032cc:	10624dd3 	.word	0x10624dd3
 80032d0:	e000e014 	.word	0xe000e014

080032d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 80032d4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80032e4 <vPortEnableVFP+0x10>
 80032d8:	6801      	ldr	r1, [r0, #0]
 80032da:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80032de:	6001      	str	r1, [r0, #0]
 80032e0:	4770      	bx	lr
 80032e2:	0000      	.short	0x0000
 80032e4:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 80032e8:	bf00      	nop
 80032ea:	bf00      	nop

080032ec <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 80032ec:	b480      	push	{r7}
 80032ee:	b085      	sub	sp, #20
 80032f0:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 80032f2:	f3ef 8305 	mrs	r3, IPSR
 80032f6:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	2b0f      	cmp	r3, #15
 80032fc:	d914      	bls.n	8003328 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80032fe:	4a17      	ldr	r2, [pc, #92]	; (800335c <vPortValidateInterruptPriority+0x70>)
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	4413      	add	r3, r2
 8003304:	781b      	ldrb	r3, [r3, #0]
 8003306:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003308:	4b15      	ldr	r3, [pc, #84]	; (8003360 <vPortValidateInterruptPriority+0x74>)
 800330a:	781b      	ldrb	r3, [r3, #0]
 800330c:	7afa      	ldrb	r2, [r7, #11]
 800330e:	429a      	cmp	r2, r3
 8003310:	d20a      	bcs.n	8003328 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 8003312:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003316:	f383 8811 	msr	BASEPRI, r3
 800331a:	f3bf 8f6f 	isb	sy
 800331e:	f3bf 8f4f 	dsb	sy
 8003322:	607b      	str	r3, [r7, #4]
    }
 8003324:	bf00      	nop
 8003326:	e7fe      	b.n	8003326 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003328:	4b0e      	ldr	r3, [pc, #56]	; (8003364 <vPortValidateInterruptPriority+0x78>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003330:	4b0d      	ldr	r3, [pc, #52]	; (8003368 <vPortValidateInterruptPriority+0x7c>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	429a      	cmp	r2, r3
 8003336:	d90a      	bls.n	800334e <vPortValidateInterruptPriority+0x62>
        __asm volatile
 8003338:	f04f 0350 	mov.w	r3, #80	; 0x50
 800333c:	f383 8811 	msr	BASEPRI, r3
 8003340:	f3bf 8f6f 	isb	sy
 8003344:	f3bf 8f4f 	dsb	sy
 8003348:	603b      	str	r3, [r7, #0]
    }
 800334a:	bf00      	nop
 800334c:	e7fe      	b.n	800334c <vPortValidateInterruptPriority+0x60>
    }
 800334e:	bf00      	nop
 8003350:	3714      	adds	r7, #20
 8003352:	46bd      	mov	sp, r7
 8003354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003358:	4770      	bx	lr
 800335a:	bf00      	nop
 800335c:	e000e3f0 	.word	0xe000e3f0
 8003360:	200001ec 	.word	0x200001ec
 8003364:	e000ed0c 	.word	0xe000ed0c
 8003368:	200001f0 	.word	0x200001f0

0800336c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b08a      	sub	sp, #40	; 0x28
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8003374:	2300      	movs	r3, #0
 8003376:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8003378:	f7ff f9fc 	bl	8002774 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800337c:	4b65      	ldr	r3, [pc, #404]	; (8003514 <pvPortMalloc+0x1a8>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d101      	bne.n	8003388 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8003384:	f000 f934 	bl	80035f0 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003388:	4b63      	ldr	r3, [pc, #396]	; (8003518 <pvPortMalloc+0x1ac>)
 800338a:	681a      	ldr	r2, [r3, #0]
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	4013      	ands	r3, r2
 8003390:	2b00      	cmp	r3, #0
 8003392:	f040 80a7 	bne.w	80034e4 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) &&
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d02d      	beq.n	80033f8 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 800339c:	2208      	movs	r2, #8
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) &&
 80033a2:	687a      	ldr	r2, [r7, #4]
 80033a4:	429a      	cmp	r2, r3
 80033a6:	d227      	bcs.n	80033f8 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 80033a8:	2208      	movs	r2, #8
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	4413      	add	r3, r2
 80033ae:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	f003 0307 	and.w	r3, r3, #7
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d021      	beq.n	80033fe <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) )
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	f023 0307 	bic.w	r3, r3, #7
 80033c0:	3308      	adds	r3, #8
 80033c2:	687a      	ldr	r2, [r7, #4]
 80033c4:	429a      	cmp	r2, r3
 80033c6:	d214      	bcs.n	80033f2 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	f023 0307 	bic.w	r3, r3, #7
 80033ce:	3308      	adds	r3, #8
 80033d0:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	f003 0307 	and.w	r3, r3, #7
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d010      	beq.n	80033fe <pvPortMalloc+0x92>
        __asm volatile
 80033dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033e0:	f383 8811 	msr	BASEPRI, r3
 80033e4:	f3bf 8f6f 	isb	sy
 80033e8:	f3bf 8f4f 	dsb	sy
 80033ec:	617b      	str	r3, [r7, #20]
    }
 80033ee:	bf00      	nop
 80033f0:	e7fe      	b.n	80033f0 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 80033f2:	2300      	movs	r3, #0
 80033f4:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80033f6:	e002      	b.n	80033fe <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            else
            {
                xWantedSize = 0;
 80033f8:	2300      	movs	r3, #0
 80033fa:	607b      	str	r3, [r7, #4]
 80033fc:	e000      	b.n	8003400 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80033fe:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d06e      	beq.n	80034e4 <pvPortMalloc+0x178>
 8003406:	4b45      	ldr	r3, [pc, #276]	; (800351c <pvPortMalloc+0x1b0>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	687a      	ldr	r2, [r7, #4]
 800340c:	429a      	cmp	r2, r3
 800340e:	d869      	bhi.n	80034e4 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8003410:	4b43      	ldr	r3, [pc, #268]	; (8003520 <pvPortMalloc+0x1b4>)
 8003412:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8003414:	4b42      	ldr	r3, [pc, #264]	; (8003520 <pvPortMalloc+0x1b4>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800341a:	e004      	b.n	8003426 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 800341c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800341e:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8003420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	687a      	ldr	r2, [r7, #4]
 800342c:	429a      	cmp	r2, r3
 800342e:	d903      	bls.n	8003438 <pvPortMalloc+0xcc>
 8003430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d1f1      	bne.n	800341c <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8003438:	4b36      	ldr	r3, [pc, #216]	; (8003514 <pvPortMalloc+0x1a8>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800343e:	429a      	cmp	r2, r3
 8003440:	d050      	beq.n	80034e4 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003442:	6a3b      	ldr	r3, [r7, #32]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	2208      	movs	r2, #8
 8003448:	4413      	add	r3, r2
 800344a:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800344c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800344e:	681a      	ldr	r2, [r3, #0]
 8003450:	6a3b      	ldr	r3, [r7, #32]
 8003452:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003456:	685a      	ldr	r2, [r3, #4]
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	1ad2      	subs	r2, r2, r3
 800345c:	2308      	movs	r3, #8
 800345e:	005b      	lsls	r3, r3, #1
 8003460:	429a      	cmp	r2, r3
 8003462:	d91f      	bls.n	80034a4 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003464:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	4413      	add	r3, r2
 800346a:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800346c:	69bb      	ldr	r3, [r7, #24]
 800346e:	f003 0307 	and.w	r3, r3, #7
 8003472:	2b00      	cmp	r3, #0
 8003474:	d00a      	beq.n	800348c <pvPortMalloc+0x120>
        __asm volatile
 8003476:	f04f 0350 	mov.w	r3, #80	; 0x50
 800347a:	f383 8811 	msr	BASEPRI, r3
 800347e:	f3bf 8f6f 	isb	sy
 8003482:	f3bf 8f4f 	dsb	sy
 8003486:	613b      	str	r3, [r7, #16]
    }
 8003488:	bf00      	nop
 800348a:	e7fe      	b.n	800348a <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800348c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800348e:	685a      	ldr	r2, [r3, #4]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	1ad2      	subs	r2, r2, r3
 8003494:	69bb      	ldr	r3, [r7, #24]
 8003496:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8003498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800349a:	687a      	ldr	r2, [r7, #4]
 800349c:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800349e:	69b8      	ldr	r0, [r7, #24]
 80034a0:	f000 f908 	bl	80036b4 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80034a4:	4b1d      	ldr	r3, [pc, #116]	; (800351c <pvPortMalloc+0x1b0>)
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	1ad3      	subs	r3, r2, r3
 80034ae:	4a1b      	ldr	r2, [pc, #108]	; (800351c <pvPortMalloc+0x1b0>)
 80034b0:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80034b2:	4b1a      	ldr	r3, [pc, #104]	; (800351c <pvPortMalloc+0x1b0>)
 80034b4:	681a      	ldr	r2, [r3, #0]
 80034b6:	4b1b      	ldr	r3, [pc, #108]	; (8003524 <pvPortMalloc+0x1b8>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	429a      	cmp	r2, r3
 80034bc:	d203      	bcs.n	80034c6 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80034be:	4b17      	ldr	r3, [pc, #92]	; (800351c <pvPortMalloc+0x1b0>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4a18      	ldr	r2, [pc, #96]	; (8003524 <pvPortMalloc+0x1b8>)
 80034c4:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 80034c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034c8:	685a      	ldr	r2, [r3, #4]
 80034ca:	4b13      	ldr	r3, [pc, #76]	; (8003518 <pvPortMalloc+0x1ac>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	431a      	orrs	r2, r3
 80034d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034d2:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 80034d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034d6:	2200      	movs	r2, #0
 80034d8:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 80034da:	4b13      	ldr	r3, [pc, #76]	; (8003528 <pvPortMalloc+0x1bc>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	3301      	adds	r3, #1
 80034e0:	4a11      	ldr	r2, [pc, #68]	; (8003528 <pvPortMalloc+0x1bc>)
 80034e2:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80034e4:	f7ff f954 	bl	8002790 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80034e8:	69fb      	ldr	r3, [r7, #28]
 80034ea:	f003 0307 	and.w	r3, r3, #7
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d00a      	beq.n	8003508 <pvPortMalloc+0x19c>
        __asm volatile
 80034f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034f6:	f383 8811 	msr	BASEPRI, r3
 80034fa:	f3bf 8f6f 	isb	sy
 80034fe:	f3bf 8f4f 	dsb	sy
 8003502:	60fb      	str	r3, [r7, #12]
    }
 8003504:	bf00      	nop
 8003506:	e7fe      	b.n	8003506 <pvPortMalloc+0x19a>
    return pvReturn;
 8003508:	69fb      	ldr	r3, [r7, #28]
}
 800350a:	4618      	mov	r0, r3
 800350c:	3728      	adds	r7, #40	; 0x28
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}
 8003512:	bf00      	nop
 8003514:	20012dfc 	.word	0x20012dfc
 8003518:	20012e10 	.word	0x20012e10
 800351c:	20012e00 	.word	0x20012e00
 8003520:	20012df4 	.word	0x20012df4
 8003524:	20012e04 	.word	0x20012e04
 8003528:	20012e08 	.word	0x20012e08

0800352c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b086      	sub	sp, #24
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d04d      	beq.n	80035da <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800353e:	2308      	movs	r3, #8
 8003540:	425b      	negs	r3, r3
 8003542:	697a      	ldr	r2, [r7, #20]
 8003544:	4413      	add	r3, r2
 8003546:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8003548:	697b      	ldr	r3, [r7, #20]
 800354a:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800354c:	693b      	ldr	r3, [r7, #16]
 800354e:	685a      	ldr	r2, [r3, #4]
 8003550:	4b24      	ldr	r3, [pc, #144]	; (80035e4 <vPortFree+0xb8>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4013      	ands	r3, r2
 8003556:	2b00      	cmp	r3, #0
 8003558:	d10a      	bne.n	8003570 <vPortFree+0x44>
        __asm volatile
 800355a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800355e:	f383 8811 	msr	BASEPRI, r3
 8003562:	f3bf 8f6f 	isb	sy
 8003566:	f3bf 8f4f 	dsb	sy
 800356a:	60fb      	str	r3, [r7, #12]
    }
 800356c:	bf00      	nop
 800356e:	e7fe      	b.n	800356e <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003570:	693b      	ldr	r3, [r7, #16]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d00a      	beq.n	800358e <vPortFree+0x62>
        __asm volatile
 8003578:	f04f 0350 	mov.w	r3, #80	; 0x50
 800357c:	f383 8811 	msr	BASEPRI, r3
 8003580:	f3bf 8f6f 	isb	sy
 8003584:	f3bf 8f4f 	dsb	sy
 8003588:	60bb      	str	r3, [r7, #8]
    }
 800358a:	bf00      	nop
 800358c:	e7fe      	b.n	800358c <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800358e:	693b      	ldr	r3, [r7, #16]
 8003590:	685a      	ldr	r2, [r3, #4]
 8003592:	4b14      	ldr	r3, [pc, #80]	; (80035e4 <vPortFree+0xb8>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4013      	ands	r3, r2
 8003598:	2b00      	cmp	r3, #0
 800359a:	d01e      	beq.n	80035da <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d11a      	bne.n	80035da <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	685a      	ldr	r2, [r3, #4]
 80035a8:	4b0e      	ldr	r3, [pc, #56]	; (80035e4 <vPortFree+0xb8>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	43db      	mvns	r3, r3
 80035ae:	401a      	ands	r2, r3
 80035b0:	693b      	ldr	r3, [r7, #16]
 80035b2:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 80035b4:	f7ff f8de 	bl	8002774 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80035b8:	693b      	ldr	r3, [r7, #16]
 80035ba:	685a      	ldr	r2, [r3, #4]
 80035bc:	4b0a      	ldr	r3, [pc, #40]	; (80035e8 <vPortFree+0xbc>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4413      	add	r3, r2
 80035c2:	4a09      	ldr	r2, [pc, #36]	; (80035e8 <vPortFree+0xbc>)
 80035c4:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80035c6:	6938      	ldr	r0, [r7, #16]
 80035c8:	f000 f874 	bl	80036b4 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80035cc:	4b07      	ldr	r3, [pc, #28]	; (80035ec <vPortFree+0xc0>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	3301      	adds	r3, #1
 80035d2:	4a06      	ldr	r2, [pc, #24]	; (80035ec <vPortFree+0xc0>)
 80035d4:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 80035d6:	f7ff f8db 	bl	8002790 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80035da:	bf00      	nop
 80035dc:	3718      	adds	r7, #24
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}
 80035e2:	bf00      	nop
 80035e4:	20012e10 	.word	0x20012e10
 80035e8:	20012e00 	.word	0x20012e00
 80035ec:	20012e0c 	.word	0x20012e0c

080035f0 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80035f0:	b480      	push	{r7}
 80035f2:	b085      	sub	sp, #20
 80035f4:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80035f6:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 80035fa:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 80035fc:	4b27      	ldr	r3, [pc, #156]	; (800369c <prvHeapInit+0xac>)
 80035fe:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	f003 0307 	and.w	r3, r3, #7
 8003606:	2b00      	cmp	r3, #0
 8003608:	d00c      	beq.n	8003624 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	3307      	adds	r3, #7
 800360e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	f023 0307 	bic.w	r3, r3, #7
 8003616:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003618:	68ba      	ldr	r2, [r7, #8]
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	1ad3      	subs	r3, r2, r3
 800361e:	4a1f      	ldr	r2, [pc, #124]	; (800369c <prvHeapInit+0xac>)
 8003620:	4413      	add	r3, r2
 8003622:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003628:	4a1d      	ldr	r2, [pc, #116]	; (80036a0 <prvHeapInit+0xb0>)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800362e:	4b1c      	ldr	r3, [pc, #112]	; (80036a0 <prvHeapInit+0xb0>)
 8003630:	2200      	movs	r2, #0
 8003632:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	68ba      	ldr	r2, [r7, #8]
 8003638:	4413      	add	r3, r2
 800363a:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 800363c:	2208      	movs	r2, #8
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	1a9b      	subs	r3, r3, r2
 8003642:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	f023 0307 	bic.w	r3, r3, #7
 800364a:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	4a15      	ldr	r2, [pc, #84]	; (80036a4 <prvHeapInit+0xb4>)
 8003650:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8003652:	4b14      	ldr	r3, [pc, #80]	; (80036a4 <prvHeapInit+0xb4>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	2200      	movs	r2, #0
 8003658:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800365a:	4b12      	ldr	r3, [pc, #72]	; (80036a4 <prvHeapInit+0xb4>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	2200      	movs	r2, #0
 8003660:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	68fa      	ldr	r2, [r7, #12]
 800366a:	1ad2      	subs	r2, r2, r3
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003670:	4b0c      	ldr	r3, [pc, #48]	; (80036a4 <prvHeapInit+0xb4>)
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	4a0a      	ldr	r2, [pc, #40]	; (80036a8 <prvHeapInit+0xb8>)
 800367e:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	4a09      	ldr	r2, [pc, #36]	; (80036ac <prvHeapInit+0xbc>)
 8003686:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003688:	4b09      	ldr	r3, [pc, #36]	; (80036b0 <prvHeapInit+0xc0>)
 800368a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800368e:	601a      	str	r2, [r3, #0]
}
 8003690:	bf00      	nop
 8003692:	3714      	adds	r7, #20
 8003694:	46bd      	mov	sp, r7
 8003696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369a:	4770      	bx	lr
 800369c:	200001f4 	.word	0x200001f4
 80036a0:	20012df4 	.word	0x20012df4
 80036a4:	20012dfc 	.word	0x20012dfc
 80036a8:	20012e04 	.word	0x20012e04
 80036ac:	20012e00 	.word	0x20012e00
 80036b0:	20012e10 	.word	0x20012e10

080036b4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80036b4:	b480      	push	{r7}
 80036b6:	b085      	sub	sp, #20
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80036bc:	4b28      	ldr	r3, [pc, #160]	; (8003760 <prvInsertBlockIntoFreeList+0xac>)
 80036be:	60fb      	str	r3, [r7, #12]
 80036c0:	e002      	b.n	80036c8 <prvInsertBlockIntoFreeList+0x14>
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	60fb      	str	r3, [r7, #12]
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	687a      	ldr	r2, [r7, #4]
 80036ce:	429a      	cmp	r2, r3
 80036d0:	d8f7      	bhi.n	80036c2 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	68ba      	ldr	r2, [r7, #8]
 80036dc:	4413      	add	r3, r2
 80036de:	687a      	ldr	r2, [r7, #4]
 80036e0:	429a      	cmp	r2, r3
 80036e2:	d108      	bne.n	80036f6 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	685a      	ldr	r2, [r3, #4]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	441a      	add	r2, r3
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	68ba      	ldr	r2, [r7, #8]
 8003700:	441a      	add	r2, r3
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	429a      	cmp	r2, r3
 8003708:	d118      	bne.n	800373c <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	4b15      	ldr	r3, [pc, #84]	; (8003764 <prvInsertBlockIntoFreeList+0xb0>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	429a      	cmp	r2, r3
 8003714:	d00d      	beq.n	8003732 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	685a      	ldr	r2, [r3, #4]
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	441a      	add	r2, r3
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	681a      	ldr	r2, [r3, #0]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	601a      	str	r2, [r3, #0]
 8003730:	e008      	b.n	8003744 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003732:	4b0c      	ldr	r3, [pc, #48]	; (8003764 <prvInsertBlockIntoFreeList+0xb0>)
 8003734:	681a      	ldr	r2, [r3, #0]
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	601a      	str	r2, [r3, #0]
 800373a:	e003      	b.n	8003744 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681a      	ldr	r2, [r3, #0]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8003744:	68fa      	ldr	r2, [r7, #12]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	429a      	cmp	r2, r3
 800374a:	d002      	beq.n	8003752 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	687a      	ldr	r2, [r7, #4]
 8003750:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003752:	bf00      	nop
 8003754:	3714      	adds	r7, #20
 8003756:	46bd      	mov	sp, r7
 8003758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375c:	4770      	bx	lr
 800375e:	bf00      	nop
 8003760:	20012df4 	.word	0x20012df4
 8003764:	20012dfc 	.word	0x20012dfc

08003768 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8003768:	b580      	push	{r7, lr}
 800376a:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 800376c:	4803      	ldr	r0, [pc, #12]	; (800377c <_cbSendSystemDesc+0x14>)
 800376e:	f001 ff99 	bl	80056a4 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8003772:	4803      	ldr	r0, [pc, #12]	; (8003780 <_cbSendSystemDesc+0x18>)
 8003774:	f001 ff96 	bl	80056a4 <SEGGER_SYSVIEW_SendSysDesc>
}
 8003778:	bf00      	nop
 800377a:	bd80      	pop	{r7, pc}
 800377c:	08006710 	.word	0x08006710
 8003780:	08006750 	.word	0x08006750

08003784 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8003784:	b580      	push	{r7, lr}
 8003786:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8003788:	4b06      	ldr	r3, [pc, #24]	; (80037a4 <SEGGER_SYSVIEW_Conf+0x20>)
 800378a:	6818      	ldr	r0, [r3, #0]
 800378c:	4b05      	ldr	r3, [pc, #20]	; (80037a4 <SEGGER_SYSVIEW_Conf+0x20>)
 800378e:	6819      	ldr	r1, [r3, #0]
 8003790:	4b05      	ldr	r3, [pc, #20]	; (80037a8 <SEGGER_SYSVIEW_Conf+0x24>)
 8003792:	4a06      	ldr	r2, [pc, #24]	; (80037ac <SEGGER_SYSVIEW_Conf+0x28>)
 8003794:	f001 fc0a 	bl	8004fac <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8003798:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800379c:	f001 fc4a 	bl	8005034 <SEGGER_SYSVIEW_SetRAMBase>
}
 80037a0:	bf00      	nop
 80037a2:	bd80      	pop	{r7, pc}
 80037a4:	20000000 	.word	0x20000000
 80037a8:	08003769 	.word	0x08003769
 80037ac:	080067f0 	.word	0x080067f0

080037b0 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 80037b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80037b2:	b085      	sub	sp, #20
 80037b4:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 80037b6:	2300      	movs	r3, #0
 80037b8:	607b      	str	r3, [r7, #4]
 80037ba:	e033      	b.n	8003824 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 80037bc:	491e      	ldr	r1, [pc, #120]	; (8003838 <_cbSendTaskList+0x88>)
 80037be:	687a      	ldr	r2, [r7, #4]
 80037c0:	4613      	mov	r3, r2
 80037c2:	009b      	lsls	r3, r3, #2
 80037c4:	4413      	add	r3, r2
 80037c6:	009b      	lsls	r3, r3, #2
 80037c8:	440b      	add	r3, r1
 80037ca:	6818      	ldr	r0, [r3, #0]
 80037cc:	491a      	ldr	r1, [pc, #104]	; (8003838 <_cbSendTaskList+0x88>)
 80037ce:	687a      	ldr	r2, [r7, #4]
 80037d0:	4613      	mov	r3, r2
 80037d2:	009b      	lsls	r3, r3, #2
 80037d4:	4413      	add	r3, r2
 80037d6:	009b      	lsls	r3, r3, #2
 80037d8:	440b      	add	r3, r1
 80037da:	3304      	adds	r3, #4
 80037dc:	6819      	ldr	r1, [r3, #0]
 80037de:	4c16      	ldr	r4, [pc, #88]	; (8003838 <_cbSendTaskList+0x88>)
 80037e0:	687a      	ldr	r2, [r7, #4]
 80037e2:	4613      	mov	r3, r2
 80037e4:	009b      	lsls	r3, r3, #2
 80037e6:	4413      	add	r3, r2
 80037e8:	009b      	lsls	r3, r3, #2
 80037ea:	4423      	add	r3, r4
 80037ec:	3308      	adds	r3, #8
 80037ee:	681c      	ldr	r4, [r3, #0]
 80037f0:	4d11      	ldr	r5, [pc, #68]	; (8003838 <_cbSendTaskList+0x88>)
 80037f2:	687a      	ldr	r2, [r7, #4]
 80037f4:	4613      	mov	r3, r2
 80037f6:	009b      	lsls	r3, r3, #2
 80037f8:	4413      	add	r3, r2
 80037fa:	009b      	lsls	r3, r3, #2
 80037fc:	442b      	add	r3, r5
 80037fe:	330c      	adds	r3, #12
 8003800:	681d      	ldr	r5, [r3, #0]
 8003802:	4e0d      	ldr	r6, [pc, #52]	; (8003838 <_cbSendTaskList+0x88>)
 8003804:	687a      	ldr	r2, [r7, #4]
 8003806:	4613      	mov	r3, r2
 8003808:	009b      	lsls	r3, r3, #2
 800380a:	4413      	add	r3, r2
 800380c:	009b      	lsls	r3, r3, #2
 800380e:	4433      	add	r3, r6
 8003810:	3310      	adds	r3, #16
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	9300      	str	r3, [sp, #0]
 8003816:	462b      	mov	r3, r5
 8003818:	4622      	mov	r2, r4
 800381a:	f000 f8bd 	bl	8003998 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	3301      	adds	r3, #1
 8003822:	607b      	str	r3, [r7, #4]
 8003824:	4b05      	ldr	r3, [pc, #20]	; (800383c <_cbSendTaskList+0x8c>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	687a      	ldr	r2, [r7, #4]
 800382a:	429a      	cmp	r2, r3
 800382c:	d3c6      	bcc.n	80037bc <_cbSendTaskList+0xc>
  }
}
 800382e:	bf00      	nop
 8003830:	bf00      	nop
 8003832:	370c      	adds	r7, #12
 8003834:	46bd      	mov	sp, r7
 8003836:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003838:	20012e14 	.word	0x20012e14
 800383c:	20012eb4 	.word	0x20012eb4

08003840 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8003840:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003844:	b082      	sub	sp, #8
 8003846:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8003848:	f7ff f894 	bl	8002974 <xTaskGetTickCountFromISR>
 800384c:	4603      	mov	r3, r0
 800384e:	2200      	movs	r2, #0
 8003850:	469a      	mov	sl, r3
 8003852:	4693      	mov	fp, r2
 8003854:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8003858:	e9d7 0100 	ldrd	r0, r1, [r7]
 800385c:	4602      	mov	r2, r0
 800385e:	460b      	mov	r3, r1
 8003860:	f04f 0a00 	mov.w	sl, #0
 8003864:	f04f 0b00 	mov.w	fp, #0
 8003868:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 800386c:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8003870:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8003874:	4652      	mov	r2, sl
 8003876:	465b      	mov	r3, fp
 8003878:	1a14      	subs	r4, r2, r0
 800387a:	eb63 0501 	sbc.w	r5, r3, r1
 800387e:	f04f 0200 	mov.w	r2, #0
 8003882:	f04f 0300 	mov.w	r3, #0
 8003886:	00ab      	lsls	r3, r5, #2
 8003888:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 800388c:	00a2      	lsls	r2, r4, #2
 800388e:	4614      	mov	r4, r2
 8003890:	461d      	mov	r5, r3
 8003892:	eb14 0800 	adds.w	r8, r4, r0
 8003896:	eb45 0901 	adc.w	r9, r5, r1
 800389a:	f04f 0200 	mov.w	r2, #0
 800389e:	f04f 0300 	mov.w	r3, #0
 80038a2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80038a6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80038aa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80038ae:	4690      	mov	r8, r2
 80038b0:	4699      	mov	r9, r3
 80038b2:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 80038b6:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 80038ba:	4610      	mov	r0, r2
 80038bc:	4619      	mov	r1, r3
 80038be:	3708      	adds	r7, #8
 80038c0:	46bd      	mov	sp, r7
 80038c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

080038c8 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b086      	sub	sp, #24
 80038cc:	af02      	add	r7, sp, #8
 80038ce:	60f8      	str	r0, [r7, #12]
 80038d0:	60b9      	str	r1, [r7, #8]
 80038d2:	607a      	str	r2, [r7, #4]
 80038d4:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 80038d6:	2205      	movs	r2, #5
 80038d8:	492b      	ldr	r1, [pc, #172]	; (8003988 <SYSVIEW_AddTask+0xc0>)
 80038da:	68b8      	ldr	r0, [r7, #8]
 80038dc:	f002 fa32 	bl	8005d44 <memcmp>
 80038e0:	4603      	mov	r3, r0
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d04b      	beq.n	800397e <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 80038e6:	4b29      	ldr	r3, [pc, #164]	; (800398c <SYSVIEW_AddTask+0xc4>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	2b07      	cmp	r3, #7
 80038ec:	d903      	bls.n	80038f6 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 80038ee:	4828      	ldr	r0, [pc, #160]	; (8003990 <SYSVIEW_AddTask+0xc8>)
 80038f0:	f002 f97a 	bl	8005be8 <SEGGER_SYSVIEW_Warn>
    return;
 80038f4:	e044      	b.n	8003980 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 80038f6:	4b25      	ldr	r3, [pc, #148]	; (800398c <SYSVIEW_AddTask+0xc4>)
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	4926      	ldr	r1, [pc, #152]	; (8003994 <SYSVIEW_AddTask+0xcc>)
 80038fc:	4613      	mov	r3, r2
 80038fe:	009b      	lsls	r3, r3, #2
 8003900:	4413      	add	r3, r2
 8003902:	009b      	lsls	r3, r3, #2
 8003904:	440b      	add	r3, r1
 8003906:	68fa      	ldr	r2, [r7, #12]
 8003908:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 800390a:	4b20      	ldr	r3, [pc, #128]	; (800398c <SYSVIEW_AddTask+0xc4>)
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	4921      	ldr	r1, [pc, #132]	; (8003994 <SYSVIEW_AddTask+0xcc>)
 8003910:	4613      	mov	r3, r2
 8003912:	009b      	lsls	r3, r3, #2
 8003914:	4413      	add	r3, r2
 8003916:	009b      	lsls	r3, r3, #2
 8003918:	440b      	add	r3, r1
 800391a:	3304      	adds	r3, #4
 800391c:	68ba      	ldr	r2, [r7, #8]
 800391e:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8003920:	4b1a      	ldr	r3, [pc, #104]	; (800398c <SYSVIEW_AddTask+0xc4>)
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	491b      	ldr	r1, [pc, #108]	; (8003994 <SYSVIEW_AddTask+0xcc>)
 8003926:	4613      	mov	r3, r2
 8003928:	009b      	lsls	r3, r3, #2
 800392a:	4413      	add	r3, r2
 800392c:	009b      	lsls	r3, r3, #2
 800392e:	440b      	add	r3, r1
 8003930:	3308      	adds	r3, #8
 8003932:	687a      	ldr	r2, [r7, #4]
 8003934:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8003936:	4b15      	ldr	r3, [pc, #84]	; (800398c <SYSVIEW_AddTask+0xc4>)
 8003938:	681a      	ldr	r2, [r3, #0]
 800393a:	4916      	ldr	r1, [pc, #88]	; (8003994 <SYSVIEW_AddTask+0xcc>)
 800393c:	4613      	mov	r3, r2
 800393e:	009b      	lsls	r3, r3, #2
 8003940:	4413      	add	r3, r2
 8003942:	009b      	lsls	r3, r3, #2
 8003944:	440b      	add	r3, r1
 8003946:	330c      	adds	r3, #12
 8003948:	683a      	ldr	r2, [r7, #0]
 800394a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 800394c:	4b0f      	ldr	r3, [pc, #60]	; (800398c <SYSVIEW_AddTask+0xc4>)
 800394e:	681a      	ldr	r2, [r3, #0]
 8003950:	4910      	ldr	r1, [pc, #64]	; (8003994 <SYSVIEW_AddTask+0xcc>)
 8003952:	4613      	mov	r3, r2
 8003954:	009b      	lsls	r3, r3, #2
 8003956:	4413      	add	r3, r2
 8003958:	009b      	lsls	r3, r3, #2
 800395a:	440b      	add	r3, r1
 800395c:	3310      	adds	r3, #16
 800395e:	69ba      	ldr	r2, [r7, #24]
 8003960:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8003962:	4b0a      	ldr	r3, [pc, #40]	; (800398c <SYSVIEW_AddTask+0xc4>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	3301      	adds	r3, #1
 8003968:	4a08      	ldr	r2, [pc, #32]	; (800398c <SYSVIEW_AddTask+0xc4>)
 800396a:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 800396c:	69bb      	ldr	r3, [r7, #24]
 800396e:	9300      	str	r3, [sp, #0]
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	687a      	ldr	r2, [r7, #4]
 8003974:	68b9      	ldr	r1, [r7, #8]
 8003976:	68f8      	ldr	r0, [r7, #12]
 8003978:	f000 f80e 	bl	8003998 <SYSVIEW_SendTaskInfo>
 800397c:	e000      	b.n	8003980 <SYSVIEW_AddTask+0xb8>
    return;
 800397e:	bf00      	nop

}
 8003980:	3710      	adds	r7, #16
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}
 8003986:	bf00      	nop
 8003988:	08006760 	.word	0x08006760
 800398c:	20012eb4 	.word	0x20012eb4
 8003990:	08006768 	.word	0x08006768
 8003994:	20012e14 	.word	0x20012e14

08003998 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8003998:	b580      	push	{r7, lr}
 800399a:	b08a      	sub	sp, #40	; 0x28
 800399c:	af00      	add	r7, sp, #0
 800399e:	60f8      	str	r0, [r7, #12]
 80039a0:	60b9      	str	r1, [r7, #8]
 80039a2:	607a      	str	r2, [r7, #4]
 80039a4:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 80039a6:	f107 0314 	add.w	r3, r7, #20
 80039aa:	2214      	movs	r2, #20
 80039ac:	2100      	movs	r1, #0
 80039ae:	4618      	mov	r0, r3
 80039b0:	f002 f9e6 	bl	8005d80 <memset>
  TaskInfo.TaskID     = TaskID;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 80039c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039c6:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 80039c8:	f107 0314 	add.w	r3, r7, #20
 80039cc:	4618      	mov	r0, r3
 80039ce:	f001 fd71 	bl	80054b4 <SEGGER_SYSVIEW_SendTaskInfo>
}
 80039d2:	bf00      	nop
 80039d4:	3728      	adds	r7, #40	; 0x28
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}
	...

080039dc <__NVIC_EnableIRQ>:
{
 80039dc:	b480      	push	{r7}
 80039de:	b083      	sub	sp, #12
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	4603      	mov	r3, r0
 80039e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	db0b      	blt.n	8003a06 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039ee:	79fb      	ldrb	r3, [r7, #7]
 80039f0:	f003 021f 	and.w	r2, r3, #31
 80039f4:	4907      	ldr	r1, [pc, #28]	; (8003a14 <__NVIC_EnableIRQ+0x38>)
 80039f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039fa:	095b      	lsrs	r3, r3, #5
 80039fc:	2001      	movs	r0, #1
 80039fe:	fa00 f202 	lsl.w	r2, r0, r2
 8003a02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003a06:	bf00      	nop
 8003a08:	370c      	adds	r7, #12
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a10:	4770      	bx	lr
 8003a12:	bf00      	nop
 8003a14:	e000e100 	.word	0xe000e100

08003a18 <__NVIC_SetPriority>:
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b083      	sub	sp, #12
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	4603      	mov	r3, r0
 8003a20:	6039      	str	r1, [r7, #0]
 8003a22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	db0a      	blt.n	8003a42 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	b2da      	uxtb	r2, r3
 8003a30:	490c      	ldr	r1, [pc, #48]	; (8003a64 <__NVIC_SetPriority+0x4c>)
 8003a32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a36:	0112      	lsls	r2, r2, #4
 8003a38:	b2d2      	uxtb	r2, r2
 8003a3a:	440b      	add	r3, r1
 8003a3c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003a40:	e00a      	b.n	8003a58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	b2da      	uxtb	r2, r3
 8003a46:	4908      	ldr	r1, [pc, #32]	; (8003a68 <__NVIC_SetPriority+0x50>)
 8003a48:	79fb      	ldrb	r3, [r7, #7]
 8003a4a:	f003 030f 	and.w	r3, r3, #15
 8003a4e:	3b04      	subs	r3, #4
 8003a50:	0112      	lsls	r2, r2, #4
 8003a52:	b2d2      	uxtb	r2, r2
 8003a54:	440b      	add	r3, r1
 8003a56:	761a      	strb	r2, [r3, #24]
}
 8003a58:	bf00      	nop
 8003a5a:	370c      	adds	r7, #12
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a62:	4770      	bx	lr
 8003a64:	e000e100 	.word	0xe000e100
 8003a68:	e000ed00 	.word	0xe000ed00

08003a6c <_StartSysView>:
  U8         NumBytesHelloRcvd;
  U8         NumBytesHelloSent;
  int        ChannelID;
} _SVInfo = {0,0,1};

static void _StartSysView(void) {
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b082      	sub	sp, #8
 8003a70:	af00      	add	r7, sp, #0
  int r;

  r = SEGGER_SYSVIEW_IsStarted();
 8003a72:	f002 f915 	bl	8005ca0 <SEGGER_SYSVIEW_IsStarted>
 8003a76:	6078      	str	r0, [r7, #4]
  if (r == 0) {
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d101      	bne.n	8003a82 <_StartSysView+0x16>
    SEGGER_SYSVIEW_Start();
 8003a7e:	f001 fb9d 	bl	80051bc <SEGGER_SYSVIEW_Start>
  }
}
 8003a82:	bf00      	nop
 8003a84:	3708      	adds	r7, #8
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}
	...

08003a8c <_cbOnUARTRx>:

static void _cbOnUARTRx(U8 Data) {
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b082      	sub	sp, #8
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	4603      	mov	r3, r0
 8003a94:	71fb      	strb	r3, [r7, #7]
  if (_SVInfo.NumBytesHelloRcvd < _SERVER_HELLO_SIZE) {  // Not all bytes of <Hello> message received by SysView yet?
 8003a96:	4b0c      	ldr	r3, [pc, #48]	; (8003ac8 <_cbOnUARTRx+0x3c>)
 8003a98:	781b      	ldrb	r3, [r3, #0]
 8003a9a:	2b03      	cmp	r3, #3
 8003a9c:	d806      	bhi.n	8003aac <_cbOnUARTRx+0x20>
    _SVInfo.NumBytesHelloRcvd++;
 8003a9e:	4b0a      	ldr	r3, [pc, #40]	; (8003ac8 <_cbOnUARTRx+0x3c>)
 8003aa0:	781b      	ldrb	r3, [r3, #0]
 8003aa2:	3301      	adds	r3, #1
 8003aa4:	b2da      	uxtb	r2, r3
 8003aa6:	4b08      	ldr	r3, [pc, #32]	; (8003ac8 <_cbOnUARTRx+0x3c>)
 8003aa8:	701a      	strb	r2, [r3, #0]
    goto Done;
 8003aaa:	e009      	b.n	8003ac0 <_cbOnUARTRx+0x34>
  }
  _StartSysView();
 8003aac:	f7ff ffde 	bl	8003a6c <_StartSysView>
  SEGGER_RTT_WriteDownBuffer(_SVInfo.ChannelID, &Data, 1);  // Write data into corresponding RTT buffer for application to read and handle accordingly
 8003ab0:	4b05      	ldr	r3, [pc, #20]	; (8003ac8 <_cbOnUARTRx+0x3c>)
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	1dfb      	adds	r3, r7, #7
 8003ab8:	2201      	movs	r2, #1
 8003aba:	4619      	mov	r1, r3
 8003abc:	f000 fb9a 	bl	80041f4 <SEGGER_RTT_WriteDownBuffer>
Done:
  return;
 8003ac0:	bf00      	nop
}
 8003ac2:	3708      	adds	r7, #8
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}
 8003ac8:	20000014 	.word	0x20000014

08003acc <_cbOnUARTTx>:

static int _cbOnUARTTx(U8* pChar) {
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b084      	sub	sp, #16
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
  int r;

  if (_SVInfo.NumBytesHelloSent < _TARGET_HELLO_SIZE) {  // Not all bytes of <Hello> message sent to SysView yet?
 8003ad4:	4b14      	ldr	r3, [pc, #80]	; (8003b28 <_cbOnUARTTx+0x5c>)
 8003ad6:	785b      	ldrb	r3, [r3, #1]
 8003ad8:	2b03      	cmp	r3, #3
 8003ada:	d80f      	bhi.n	8003afc <_cbOnUARTTx+0x30>
    *pChar = _abHelloMsg[_SVInfo.NumBytesHelloSent];
 8003adc:	4b12      	ldr	r3, [pc, #72]	; (8003b28 <_cbOnUARTTx+0x5c>)
 8003ade:	785b      	ldrb	r3, [r3, #1]
 8003ae0:	461a      	mov	r2, r3
 8003ae2:	4b12      	ldr	r3, [pc, #72]	; (8003b2c <_cbOnUARTTx+0x60>)
 8003ae4:	5c9a      	ldrb	r2, [r3, r2]
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	701a      	strb	r2, [r3, #0]
    _SVInfo.NumBytesHelloSent++;
 8003aea:	4b0f      	ldr	r3, [pc, #60]	; (8003b28 <_cbOnUARTTx+0x5c>)
 8003aec:	785b      	ldrb	r3, [r3, #1]
 8003aee:	3301      	adds	r3, #1
 8003af0:	b2da      	uxtb	r2, r3
 8003af2:	4b0d      	ldr	r3, [pc, #52]	; (8003b28 <_cbOnUARTTx+0x5c>)
 8003af4:	705a      	strb	r2, [r3, #1]
    r = 1;
 8003af6:	2301      	movs	r3, #1
 8003af8:	60fb      	str	r3, [r7, #12]
    goto Done;
 8003afa:	e00f      	b.n	8003b1c <_cbOnUARTTx+0x50>
  }
  r = SEGGER_RTT_ReadUpBufferNoLock(_SVInfo.ChannelID, pChar, 1);
 8003afc:	4b0a      	ldr	r3, [pc, #40]	; (8003b28 <_cbOnUARTTx+0x5c>)
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	2201      	movs	r2, #1
 8003b02:	6879      	ldr	r1, [r7, #4]
 8003b04:	4618      	mov	r0, r3
 8003b06:	f000 fa19 	bl	8003f3c <SEGGER_RTT_ReadUpBufferNoLock>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	60fb      	str	r3, [r7, #12]
  if (r < 0) {  // Failed to read from up buffer?
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	da02      	bge.n	8003b1a <_cbOnUARTTx+0x4e>
    r = 0;
 8003b14:	2300      	movs	r3, #0
 8003b16:	60fb      	str	r3, [r7, #12]
 8003b18:	e000      	b.n	8003b1c <_cbOnUARTTx+0x50>
  }
Done:
 8003b1a:	bf00      	nop
  return r;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3710      	adds	r7, #16
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}
 8003b26:	bf00      	nop
 8003b28:	20000014 	.word	0x20000014
 8003b2c:	080067f8 	.word	0x080067f8

08003b30 <SEGGER_UART_init>:

void SEGGER_UART_init(U32 baud)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b082      	sub	sp, #8
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
	HIF_UART_Init(baud, _cbOnUARTTx, _cbOnUARTRx);
 8003b38:	4a04      	ldr	r2, [pc, #16]	; (8003b4c <SEGGER_UART_init+0x1c>)
 8003b3a:	4905      	ldr	r1, [pc, #20]	; (8003b50 <SEGGER_UART_init+0x20>)
 8003b3c:	6878      	ldr	r0, [r7, #4]
 8003b3e:	f000 f863 	bl	8003c08 <HIF_UART_Init>
}
 8003b42:	bf00      	nop
 8003b44:	3708      	adds	r7, #8
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}
 8003b4a:	bf00      	nop
 8003b4c:	08003a8d 	.word	0x08003a8d
 8003b50:	08003acd 	.word	0x08003acd

08003b54 <USART2_IRQHandler>:
*  Notes
*    (1) This is a high-prio interrupt so it may NOT use embOS functions
*        However, this also means that embOS will never disable this interrupt
*/
void USART2_IRQHandler(void);
void USART2_IRQHandler(void) {
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b084      	sub	sp, #16
 8003b58:	af00      	add	r7, sp, #0
  int UsartStatus;
  uint8_t v;
  int r;

  UsartStatus = USART_SR;                              // Examine status register
 8003b5a:	4b1e      	ldr	r3, [pc, #120]	; (8003bd4 <USART2_IRQHandler+0x80>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	60fb      	str	r3, [r7, #12]
  if (UsartStatus & (1 << USART_RXNE)) {               // Data received?
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	f003 0320 	and.w	r3, r3, #32
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d011      	beq.n	8003b8e <USART2_IRQHandler+0x3a>
    v = USART_DR;                                      // Read data
 8003b6a:	4b1b      	ldr	r3, [pc, #108]	; (8003bd8 <USART2_IRQHandler+0x84>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	b2db      	uxtb	r3, r3
 8003b70:	71fb      	strb	r3, [r7, #7]
    if ((UsartStatus & USART_RX_ERROR_FLAGS) == 0) {   // Only process data if no error occurred
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	f003 030b 	and.w	r3, r3, #11
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d108      	bne.n	8003b8e <USART2_IRQHandler+0x3a>
      (void)v;                                         // Avoid warning in BTL
      if (_cbOnRx) {
 8003b7c:	4b17      	ldr	r3, [pc, #92]	; (8003bdc <USART2_IRQHandler+0x88>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d004      	beq.n	8003b8e <USART2_IRQHandler+0x3a>
        _cbOnRx(v);
 8003b84:	4b15      	ldr	r3, [pc, #84]	; (8003bdc <USART2_IRQHandler+0x88>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	79fa      	ldrb	r2, [r7, #7]
 8003b8a:	4610      	mov	r0, r2
 8003b8c:	4798      	blx	r3
      }
    }
  }
  if (UsartStatus & (1 << USART_TXE)) {                // Tx (data register) empty? => Send next character Note: Shift register may still hold a character that has not been sent yet.
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d01a      	beq.n	8003bce <USART2_IRQHandler+0x7a>
    //
    // Under special circumstances, (old) BTL of Flasher does not wait until a complete string has been sent via UART,
    // so there might be an TxE interrupt pending *before* the FW had a chance to set the callbacks accordingly which would result in a NULL-pointer call...
    // Therefore, we need to check if the function pointer is valid.
    //
    if (_cbOnTx == NULL) {  // No callback set? => Nothing to do...
 8003b98:	4b11      	ldr	r3, [pc, #68]	; (8003be0 <USART2_IRQHandler+0x8c>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d015      	beq.n	8003bcc <USART2_IRQHandler+0x78>
      return;
    }
    r = _cbOnTx(&v);
 8003ba0:	4b0f      	ldr	r3, [pc, #60]	; (8003be0 <USART2_IRQHandler+0x8c>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	1dfa      	adds	r2, r7, #7
 8003ba6:	4610      	mov	r0, r2
 8003ba8:	4798      	blx	r3
 8003baa:	60b8      	str	r0, [r7, #8]
    if (r == 0) {                          // No more characters to send ?
 8003bac:	68bb      	ldr	r3, [r7, #8]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d106      	bne.n	8003bc0 <USART2_IRQHandler+0x6c>
      USART_CR1 &= ~(1UL << USART_TXEIE);  // Disable further tx interrupts
 8003bb2:	4b0c      	ldr	r3, [pc, #48]	; (8003be4 <USART2_IRQHandler+0x90>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4a0b      	ldr	r2, [pc, #44]	; (8003be4 <USART2_IRQHandler+0x90>)
 8003bb8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003bbc:	6013      	str	r3, [r2, #0]
 8003bbe:	e006      	b.n	8003bce <USART2_IRQHandler+0x7a>
    } else {
      USART_SR;      // Makes sure that "transmission complete" flag in USART_SR is reset to 0 as soon as we write USART_DR. If USART_SR is not read before, writing USART_DR does not clear "transmission complete". See STM32F4 USART documentation for more detailed description.
 8003bc0:	4b04      	ldr	r3, [pc, #16]	; (8003bd4 <USART2_IRQHandler+0x80>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
      USART_DR = v;  // Start transmission by writing to data register
 8003bc4:	79fa      	ldrb	r2, [r7, #7]
 8003bc6:	4b04      	ldr	r3, [pc, #16]	; (8003bd8 <USART2_IRQHandler+0x84>)
 8003bc8:	601a      	str	r2, [r3, #0]
 8003bca:	e000      	b.n	8003bce <USART2_IRQHandler+0x7a>
      return;
 8003bcc:	bf00      	nop
    }
  }
}
 8003bce:	3710      	adds	r7, #16
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}
 8003bd4:	40004400 	.word	0x40004400
 8003bd8:	40004404 	.word	0x40004404
 8003bdc:	20012eb8 	.word	0x20012eb8
 8003be0:	20012ebc 	.word	0x20012ebc
 8003be4:	4000440c 	.word	0x4000440c

08003be8 <HIF_UART_EnableTXEInterrupt>:

/*********************************************************************
*
*       HIF_UART_EnableTXEInterrupt()
*/
void HIF_UART_EnableTXEInterrupt(void) {
 8003be8:	b480      	push	{r7}
 8003bea:	af00      	add	r7, sp, #0
  USART_CR1 |= (1 << USART_TXEIE);  // enable Tx empty interrupt => Triggered as soon as data register content has been copied to shift register
 8003bec:	4b05      	ldr	r3, [pc, #20]	; (8003c04 <HIF_UART_EnableTXEInterrupt+0x1c>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a04      	ldr	r2, [pc, #16]	; (8003c04 <HIF_UART_EnableTXEInterrupt+0x1c>)
 8003bf2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003bf6:	6013      	str	r3, [r2, #0]
}
 8003bf8:	bf00      	nop
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c00:	4770      	bx	lr
 8003c02:	bf00      	nop
 8003c04:	4000440c 	.word	0x4000440c

08003c08 <HIF_UART_Init>:

/*********************************************************************
*
*       HIF_UART_Init()
*/
void HIF_UART_Init(uint32_t Baudrate, UART_ON_TX_FUNC_P cbOnTx, UART_ON_RX_FUNC_P cbOnRx) {
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b086      	sub	sp, #24
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	60f8      	str	r0, [r7, #12]
 8003c10:	60b9      	str	r1, [r7, #8]
 8003c12:	607a      	str	r2, [r7, #4]
  uint32_t v;
  uint32_t Div;
  //
  // Configure USART RX/TX pins for alternate function AF7
  //
  RCC_APB1ENR |= (1 <<  17);        // Enable USART2 clock
 8003c14:	4b2e      	ldr	r3, [pc, #184]	; (8003cd0 <HIF_UART_Init+0xc8>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a2d      	ldr	r2, [pc, #180]	; (8003cd0 <HIF_UART_Init+0xc8>)
 8003c1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c1e:	6013      	str	r3, [r2, #0]
  RCC_AHB1ENR |= (1 <<  0);        // Enable IO port A clock
 8003c20:	4b2c      	ldr	r3, [pc, #176]	; (8003cd4 <HIF_UART_Init+0xcc>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a2b      	ldr	r2, [pc, #172]	; (8003cd4 <HIF_UART_Init+0xcc>)
 8003c26:	f043 0301 	orr.w	r3, r3, #1
 8003c2a:	6013      	str	r3, [r2, #0]
  v  = GPIO_AFRL;
 8003c2c:	4b2a      	ldr	r3, [pc, #168]	; (8003cd8 <HIF_UART_Init+0xd0>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	613b      	str	r3, [r7, #16]
  v &= ~((15UL << ((GPIO_UART_TX_BIT) << 2)) | (15UL << ((GPIO_UART_RX_BIT) << 2)));
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003c38:	613b      	str	r3, [r7, #16]
  v |=   ((7UL << ((GPIO_UART_TX_BIT) << 2)) | (7UL << ((GPIO_UART_RX_BIT) << 2)));
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	f443 43ee 	orr.w	r3, r3, #30464	; 0x7700
 8003c40:	613b      	str	r3, [r7, #16]
  GPIO_AFRL = v;
 8003c42:	4a25      	ldr	r2, [pc, #148]	; (8003cd8 <HIF_UART_Init+0xd0>)
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	6013      	str	r3, [r2, #0]
  //
  // Configure USART RX/TX pins for alternate function usage
  //
  v  = GPIO_MODER;
 8003c48:	4b24      	ldr	r3, [pc, #144]	; (8003cdc <HIF_UART_Init+0xd4>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	613b      	str	r3, [r7, #16]
  v &= ~((3UL << (GPIO_UART_TX_BIT << 1)) | (3UL << (GPIO_UART_RX_BIT << 1)));
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c54:	613b      	str	r3, [r7, #16]
  v |=  ((2UL << (GPIO_UART_TX_BIT << 1)) | (2UL << (GPIO_UART_RX_BIT << 1)));         // PA10: alternate function
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8003c5c:	613b      	str	r3, [r7, #16]
  GPIO_MODER = v;
 8003c5e:	4a1f      	ldr	r2, [pc, #124]	; (8003cdc <HIF_UART_Init+0xd4>)
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	6013      	str	r3, [r2, #0]
  //
  // Initialize USART
  //
  USART_CR1 = 0
 8003c64:	4b1e      	ldr	r3, [pc, #120]	; (8003ce0 <HIF_UART_Init+0xd8>)
 8003c66:	f24a 022c 	movw	r2, #41004	; 0xa02c
 8003c6a:	601a      	str	r2, [r3, #0]
            | (0 << 10)                         // PCE    = 0; No parity control
            | (1 <<  5)                         // RXNEIE = 1; RXNE interrupt enabled
            | (1 <<  3)                         // TE     = 1; Transmitter enabled
            | (1 <<  2)                         // RE     = 1; Receiver enabled
            ;
  USART_CR2 = 0
 8003c6c:	4b1d      	ldr	r3, [pc, #116]	; (8003ce4 <HIF_UART_Init+0xdc>)
 8003c6e:	2200      	movs	r2, #0
 8003c70:	601a      	str	r2, [r3, #0]
            | (0 << 12)                         // STOP = 00b; 1 stop bit
            ;
  USART_CR3 = 0
 8003c72:	4b1d      	ldr	r3, [pc, #116]	; (8003ce8 <HIF_UART_Init+0xe0>)
 8003c74:	2280      	movs	r2, #128	; 0x80
 8003c76:	601a      	str	r2, [r3, #0]
            | (1 <<  7)                         // DMAT   = 1; DMA for transmitter enabled
            ;
  //
  // Set baudrate
  //
  Div = Baudrate * 8;                       // We use 8x oversampling.
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	00db      	lsls	r3, r3, #3
 8003c7c:	617b      	str	r3, [r7, #20]
  Div = ((2 * (UART_BASECLK)) / Div) + 1;   // Calculate divider for baudrate and round it correctly. This is necessary to get a tolerance as small as possible.
 8003c7e:	4a1b      	ldr	r2, [pc, #108]	; (8003cec <HIF_UART_Init+0xe4>)
 8003c80:	697b      	ldr	r3, [r7, #20]
 8003c82:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c86:	3301      	adds	r3, #1
 8003c88:	617b      	str	r3, [r7, #20]
  Div = Div / 2;
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	085b      	lsrs	r3, r3, #1
 8003c8e:	617b      	str	r3, [r7, #20]
  if (Div > 0xFFF) {
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c96:	d302      	bcc.n	8003c9e <HIF_UART_Init+0x96>
    Div = 0xFFF;        // Limit to 12 bit (mantissa in BRR)
 8003c98:	f640 73ff 	movw	r3, #4095	; 0xfff
 8003c9c:	617b      	str	r3, [r7, #20]
  }
  if (Div >= 1) {
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d004      	beq.n	8003cae <HIF_UART_Init+0xa6>
    USART_BRR = 0xFFF0 & (Div << 4);    // Use only mantissa of fractional divider
 8003ca4:	697b      	ldr	r3, [r7, #20]
 8003ca6:	011b      	lsls	r3, r3, #4
 8003ca8:	4a11      	ldr	r2, [pc, #68]	; (8003cf0 <HIF_UART_Init+0xe8>)
 8003caa:	b29b      	uxth	r3, r3
 8003cac:	6013      	str	r3, [r2, #0]
  }
  //
  // Setup callbacks which are called by ISR handler and enable interrupt in NVIC
  //
  _cbOnRx = cbOnRx;
 8003cae:	4a11      	ldr	r2, [pc, #68]	; (8003cf4 <HIF_UART_Init+0xec>)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6013      	str	r3, [r2, #0]
  _cbOnTx = cbOnTx;
 8003cb4:	4a10      	ldr	r2, [pc, #64]	; (8003cf8 <HIF_UART_Init+0xf0>)
 8003cb6:	68bb      	ldr	r3, [r7, #8]
 8003cb8:	6013      	str	r3, [r2, #0]
  NVIC_SetPriority(USART_IRQn, 6);  // Highest prio, so it is not disabled by embOS
 8003cba:	2106      	movs	r1, #6
 8003cbc:	2026      	movs	r0, #38	; 0x26
 8003cbe:	f7ff feab 	bl	8003a18 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART_IRQn);
 8003cc2:	2026      	movs	r0, #38	; 0x26
 8003cc4:	f7ff fe8a 	bl	80039dc <__NVIC_EnableIRQ>
}
 8003cc8:	bf00      	nop
 8003cca:	3718      	adds	r7, #24
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}
 8003cd0:	40023840 	.word	0x40023840
 8003cd4:	40023830 	.word	0x40023830
 8003cd8:	40020020 	.word	0x40020020
 8003cdc:	40020000 	.word	0x40020000
 8003ce0:	4000440c 	.word	0x4000440c
 8003ce4:	40004410 	.word	0x40004410
 8003ce8:	40004414 	.word	0x40004414
 8003cec:	0501bd00 	.word	0x0501bd00
 8003cf0:	40004408 	.word	0x40004408
 8003cf4:	20012eb8 	.word	0x20012eb8
 8003cf8:	20012ebc 	.word	0x20012ebc

08003cfc <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8003cfc:	b480      	push	{r7}
 8003cfe:	b083      	sub	sp, #12
 8003d00:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8003d02:	4b24      	ldr	r3, [pc, #144]	; (8003d94 <_DoInit+0x98>)
 8003d04:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2203      	movs	r2, #3
 8003d0a:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2203      	movs	r2, #3
 8003d10:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	4a20      	ldr	r2, [pc, #128]	; (8003d98 <_DoInit+0x9c>)
 8003d16:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	4a20      	ldr	r2, [pc, #128]	; (8003d9c <_DoInit+0xa0>)
 8003d1c:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003d24:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2200      	movs	r2, #0
 8003d36:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	4a17      	ldr	r2, [pc, #92]	; (8003d98 <_DoInit+0x9c>)
 8003d3c:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	4a17      	ldr	r2, [pc, #92]	; (8003da0 <_DoInit+0xa4>)
 8003d42:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2210      	movs	r2, #16
 8003d48:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2200      	movs	r2, #0
 8003d54:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2200      	movs	r2, #0
 8003d5a:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	3307      	adds	r3, #7
 8003d60:	4a10      	ldr	r2, [pc, #64]	; (8003da4 <_DoInit+0xa8>)
 8003d62:	6810      	ldr	r0, [r2, #0]
 8003d64:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8003d66:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	4a0e      	ldr	r2, [pc, #56]	; (8003da8 <_DoInit+0xac>)
 8003d6e:	6810      	ldr	r0, [r2, #0]
 8003d70:	6018      	str	r0, [r3, #0]
 8003d72:	8891      	ldrh	r1, [r2, #4]
 8003d74:	7992      	ldrb	r2, [r2, #6]
 8003d76:	8099      	strh	r1, [r3, #4]
 8003d78:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8003d7a:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2220      	movs	r2, #32
 8003d82:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8003d84:	f3bf 8f5f 	dmb	sy
}
 8003d88:	bf00      	nop
 8003d8a:	370c      	adds	r7, #12
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d92:	4770      	bx	lr
 8003d94:	20012ec0 	.word	0x20012ec0
 8003d98:	080067b8 	.word	0x080067b8
 8003d9c:	20012f68 	.word	0x20012f68
 8003da0:	20013368 	.word	0x20013368
 8003da4:	080067c4 	.word	0x080067c4
 8003da8:	080067c8 	.word	0x080067c8

08003dac <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b08a      	sub	sp, #40	; 0x28
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	60f8      	str	r0, [r7, #12]
 8003db4:	60b9      	str	r1, [r7, #8]
 8003db6:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8003db8:	2300      	movs	r3, #0
 8003dba:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	68db      	ldr	r3, [r3, #12]
 8003dc0:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	691b      	ldr	r3, [r3, #16]
 8003dc6:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8003dc8:	69ba      	ldr	r2, [r7, #24]
 8003dca:	69fb      	ldr	r3, [r7, #28]
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	d905      	bls.n	8003ddc <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8003dd0:	69ba      	ldr	r2, [r7, #24]
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	1ad3      	subs	r3, r2, r3
 8003dd6:	3b01      	subs	r3, #1
 8003dd8:	627b      	str	r3, [r7, #36]	; 0x24
 8003dda:	e007      	b.n	8003dec <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	689a      	ldr	r2, [r3, #8]
 8003de0:	69b9      	ldr	r1, [r7, #24]
 8003de2:	69fb      	ldr	r3, [r7, #28]
 8003de4:	1acb      	subs	r3, r1, r3
 8003de6:	4413      	add	r3, r2
 8003de8:	3b01      	subs	r3, #1
 8003dea:	627b      	str	r3, [r7, #36]	; 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	689a      	ldr	r2, [r3, #8]
 8003df0:	69fb      	ldr	r3, [r7, #28]
 8003df2:	1ad3      	subs	r3, r2, r3
 8003df4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003df6:	4293      	cmp	r3, r2
 8003df8:	bf28      	it	cs
 8003dfa:	4613      	movcs	r3, r2
 8003dfc:	627b      	str	r3, [r7, #36]	; 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8003dfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	4293      	cmp	r3, r2
 8003e04:	bf28      	it	cs
 8003e06:	4613      	movcs	r3, r2
 8003e08:	627b      	str	r3, [r7, #36]	; 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	685a      	ldr	r2, [r3, #4]
 8003e0e:	69fb      	ldr	r3, [r7, #28]
 8003e10:	4413      	add	r3, r2
 8003e12:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8003e14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e16:	68b9      	ldr	r1, [r7, #8]
 8003e18:	6978      	ldr	r0, [r7, #20]
 8003e1a:	f001 ffa3 	bl	8005d64 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8003e1e:	6a3a      	ldr	r2, [r7, #32]
 8003e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e22:	4413      	add	r3, r2
 8003e24:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 8003e26:	68ba      	ldr	r2, [r7, #8]
 8003e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e2a:	4413      	add	r3, r2
 8003e2c:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8003e2e:	687a      	ldr	r2, [r7, #4]
 8003e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e32:	1ad3      	subs	r3, r2, r3
 8003e34:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8003e36:	69fa      	ldr	r2, [r7, #28]
 8003e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e3a:	4413      	add	r3, r2
 8003e3c:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	689b      	ldr	r3, [r3, #8]
 8003e42:	69fa      	ldr	r2, [r7, #28]
 8003e44:	429a      	cmp	r2, r3
 8003e46:	d101      	bne.n	8003e4c <_WriteBlocking+0xa0>
      WrOff = 0u;
 8003e48:	2300      	movs	r3, #0
 8003e4a:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003e4c:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	69fa      	ldr	r2, [r7, #28]
 8003e54:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d1b2      	bne.n	8003dc2 <_WriteBlocking+0x16>
  return NumBytesWritten;
 8003e5c:	6a3b      	ldr	r3, [r7, #32]
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3728      	adds	r7, #40	; 0x28
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}

08003e66 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8003e66:	b580      	push	{r7, lr}
 8003e68:	b088      	sub	sp, #32
 8003e6a:	af00      	add	r7, sp, #0
 8003e6c:	60f8      	str	r0, [r7, #12]
 8003e6e:	60b9      	str	r1, [r7, #8]
 8003e70:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	68db      	ldr	r3, [r3, #12]
 8003e76:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	689a      	ldr	r2, [r3, #8]
 8003e7c:	69fb      	ldr	r3, [r7, #28]
 8003e7e:	1ad3      	subs	r3, r2, r3
 8003e80:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8003e82:	69ba      	ldr	r2, [r7, #24]
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	429a      	cmp	r2, r3
 8003e88:	d911      	bls.n	8003eae <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	685a      	ldr	r2, [r3, #4]
 8003e8e:	69fb      	ldr	r3, [r7, #28]
 8003e90:	4413      	add	r3, r2
 8003e92:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8003e94:	687a      	ldr	r2, [r7, #4]
 8003e96:	68b9      	ldr	r1, [r7, #8]
 8003e98:	6938      	ldr	r0, [r7, #16]
 8003e9a:	f001 ff63 	bl	8005d64 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003e9e:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 8003ea2:	69fa      	ldr	r2, [r7, #28]
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	441a      	add	r2, r3
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8003eac:	e01f      	b.n	8003eee <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 8003eae:	69bb      	ldr	r3, [r7, #24]
 8003eb0:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	685a      	ldr	r2, [r3, #4]
 8003eb6:	69fb      	ldr	r3, [r7, #28]
 8003eb8:	4413      	add	r3, r2
 8003eba:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8003ebc:	697a      	ldr	r2, [r7, #20]
 8003ebe:	68b9      	ldr	r1, [r7, #8]
 8003ec0:	6938      	ldr	r0, [r7, #16]
 8003ec2:	f001 ff4f 	bl	8005d64 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8003ec6:	687a      	ldr	r2, [r7, #4]
 8003ec8:	69bb      	ldr	r3, [r7, #24]
 8003eca:	1ad3      	subs	r3, r2, r3
 8003ecc:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8003ed4:	68ba      	ldr	r2, [r7, #8]
 8003ed6:	69bb      	ldr	r3, [r7, #24]
 8003ed8:	4413      	add	r3, r2
 8003eda:	697a      	ldr	r2, [r7, #20]
 8003edc:	4619      	mov	r1, r3
 8003ede:	6938      	ldr	r0, [r7, #16]
 8003ee0:	f001 ff40 	bl	8005d64 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003ee4:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	697a      	ldr	r2, [r7, #20]
 8003eec:	60da      	str	r2, [r3, #12]
}
 8003eee:	bf00      	nop
 8003ef0:	3720      	adds	r7, #32
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}

08003ef6 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8003ef6:	b480      	push	{r7}
 8003ef8:	b087      	sub	sp, #28
 8003efa:	af00      	add	r7, sp, #0
 8003efc:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	691b      	ldr	r3, [r3, #16]
 8003f02:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	68db      	ldr	r3, [r3, #12]
 8003f08:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 8003f0a:	693a      	ldr	r2, [r7, #16]
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	429a      	cmp	r2, r3
 8003f10:	d808      	bhi.n	8003f24 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	689a      	ldr	r2, [r3, #8]
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	1ad2      	subs	r2, r2, r3
 8003f1a:	693b      	ldr	r3, [r7, #16]
 8003f1c:	4413      	add	r3, r2
 8003f1e:	3b01      	subs	r3, #1
 8003f20:	617b      	str	r3, [r7, #20]
 8003f22:	e004      	b.n	8003f2e <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8003f24:	693a      	ldr	r2, [r7, #16]
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	1ad3      	subs	r3, r2, r3
 8003f2a:	3b01      	subs	r3, #1
 8003f2c:	617b      	str	r3, [r7, #20]
  }
  return r;
 8003f2e:	697b      	ldr	r3, [r7, #20]
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	371c      	adds	r7, #28
 8003f34:	46bd      	mov	sp, r7
 8003f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3a:	4770      	bx	lr

08003f3c <SEGGER_RTT_ReadUpBufferNoLock>:
*    Number of bytes that have been read.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_ReadUpBufferNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b08c      	sub	sp, #48	; 0x30
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	60f8      	str	r0, [r7, #12]
 8003f44:	60b9      	str	r1, [r7, #8]
 8003f46:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_UP*   pRing;
  volatile char*          pSrc;

  INIT();
 8003f48:	4b3e      	ldr	r3, [pc, #248]	; (8004044 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8003f4a:	623b      	str	r3, [r7, #32]
 8003f4c:	6a3b      	ldr	r3, [r7, #32]
 8003f4e:	781b      	ldrb	r3, [r3, #0]
 8003f50:	b2db      	uxtb	r3, r3
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d101      	bne.n	8003f5a <SEGGER_RTT_ReadUpBufferNoLock+0x1e>
 8003f56:	f7ff fed1 	bl	8003cfc <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	1c5a      	adds	r2, r3, #1
 8003f5e:	4613      	mov	r3, r2
 8003f60:	005b      	lsls	r3, r3, #1
 8003f62:	4413      	add	r3, r2
 8003f64:	00db      	lsls	r3, r3, #3
 8003f66:	4a37      	ldr	r2, [pc, #220]	; (8004044 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8003f68:	4413      	add	r3, r2
 8003f6a:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8003f70:	69fb      	ldr	r3, [r7, #28]
 8003f72:	691b      	ldr	r3, [r3, #16]
 8003f74:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 8003f76:	69fb      	ldr	r3, [r7, #28]
 8003f78:	68db      	ldr	r3, [r3, #12]
 8003f7a:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8003f80:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003f82:	69bb      	ldr	r3, [r7, #24]
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d92b      	bls.n	8003fe0 <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	689a      	ldr	r2, [r3, #8]
 8003f8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f8e:	1ad3      	subs	r3, r2, r3
 8003f90:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003f92:	697a      	ldr	r2, [r7, #20]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	4293      	cmp	r3, r2
 8003f98:	bf28      	it	cs
 8003f9a:	4613      	movcs	r3, r2
 8003f9c:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8003f9e:	69fb      	ldr	r3, [r7, #28]
 8003fa0:	685a      	ldr	r2, [r3, #4]
 8003fa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fa4:	4413      	add	r3, r2
 8003fa6:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003fa8:	697a      	ldr	r2, [r7, #20]
 8003faa:	6939      	ldr	r1, [r7, #16]
 8003fac:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003fae:	f001 fed9 	bl	8005d64 <memcpy>
    NumBytesRead += NumBytesRem;
 8003fb2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003fb4:	697b      	ldr	r3, [r7, #20]
 8003fb6:	4413      	add	r3, r2
 8003fb8:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8003fba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	4413      	add	r3, r2
 8003fc0:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8003fc2:	687a      	ldr	r2, [r7, #4]
 8003fc4:	697b      	ldr	r3, [r7, #20]
 8003fc6:	1ad3      	subs	r3, r2, r3
 8003fc8:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003fca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003fcc:	697b      	ldr	r3, [r7, #20]
 8003fce:	4413      	add	r3, r2
 8003fd0:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8003fd2:	69fb      	ldr	r3, [r7, #28]
 8003fd4:	689b      	ldr	r3, [r3, #8]
 8003fd6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003fd8:	429a      	cmp	r2, r3
 8003fda:	d101      	bne.n	8003fe0 <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
      RdOff = 0u;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8003fe0:	69ba      	ldr	r2, [r7, #24]
 8003fe2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fe4:	1ad3      	subs	r3, r2, r3
 8003fe6:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003fe8:	697a      	ldr	r2, [r7, #20]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	4293      	cmp	r3, r2
 8003fee:	bf28      	it	cs
 8003ff0:	4613      	movcs	r3, r2
 8003ff2:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d019      	beq.n	800402e <SEGGER_RTT_ReadUpBufferNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8003ffa:	69fb      	ldr	r3, [r7, #28]
 8003ffc:	685a      	ldr	r2, [r3, #4]
 8003ffe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004000:	4413      	add	r3, r2
 8004002:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004004:	697a      	ldr	r2, [r7, #20]
 8004006:	6939      	ldr	r1, [r7, #16]
 8004008:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800400a:	f001 feab 	bl	8005d64 <memcpy>
    NumBytesRead += NumBytesRem;
 800400e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	4413      	add	r3, r2
 8004014:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8004016:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004018:	697b      	ldr	r3, [r7, #20]
 800401a:	4413      	add	r3, r2
 800401c:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800401e:	687a      	ldr	r2, [r7, #4]
 8004020:	697b      	ldr	r3, [r7, #20]
 8004022:	1ad3      	subs	r3, r2, r3
 8004024:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004026:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	4413      	add	r3, r2
 800402c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  //
  // Update read offset of buffer
  //
  if (NumBytesRead) {
 800402e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004030:	2b00      	cmp	r3, #0
 8004032:	d002      	beq.n	800403a <SEGGER_RTT_ReadUpBufferNoLock+0xfe>
    pRing->RdOff = RdOff;
 8004034:	69fb      	ldr	r3, [r7, #28]
 8004036:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004038:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 800403a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800403c:	4618      	mov	r0, r3
 800403e:	3730      	adds	r7, #48	; 0x30
 8004040:	46bd      	mov	sp, r7
 8004042:	bd80      	pop	{r7, pc}
 8004044:	20012ec0 	.word	0x20012ec0

08004048 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8004048:	b580      	push	{r7, lr}
 800404a:	b08c      	sub	sp, #48	; 0x30
 800404c:	af00      	add	r7, sp, #0
 800404e:	60f8      	str	r0, [r7, #12]
 8004050:	60b9      	str	r1, [r7, #8]
 8004052:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8004054:	4b3e      	ldr	r3, [pc, #248]	; (8004150 <SEGGER_RTT_ReadNoLock+0x108>)
 8004056:	623b      	str	r3, [r7, #32]
 8004058:	6a3b      	ldr	r3, [r7, #32]
 800405a:	781b      	ldrb	r3, [r3, #0]
 800405c:	b2db      	uxtb	r3, r3
 800405e:	2b00      	cmp	r3, #0
 8004060:	d101      	bne.n	8004066 <SEGGER_RTT_ReadNoLock+0x1e>
 8004062:	f7ff fe4b 	bl	8003cfc <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004066:	68fa      	ldr	r2, [r7, #12]
 8004068:	4613      	mov	r3, r2
 800406a:	005b      	lsls	r3, r3, #1
 800406c:	4413      	add	r3, r2
 800406e:	00db      	lsls	r3, r3, #3
 8004070:	3360      	adds	r3, #96	; 0x60
 8004072:	4a37      	ldr	r2, [pc, #220]	; (8004150 <SEGGER_RTT_ReadNoLock+0x108>)
 8004074:	4413      	add	r3, r2
 8004076:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 800407c:	69fb      	ldr	r3, [r7, #28]
 800407e:	691b      	ldr	r3, [r3, #16]
 8004080:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 8004082:	69fb      	ldr	r3, [r7, #28]
 8004084:	68db      	ldr	r3, [r3, #12]
 8004086:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8004088:	2300      	movs	r3, #0
 800408a:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 800408c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800408e:	69bb      	ldr	r3, [r7, #24]
 8004090:	429a      	cmp	r2, r3
 8004092:	d92b      	bls.n	80040ec <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8004094:	69fb      	ldr	r3, [r7, #28]
 8004096:	689a      	ldr	r2, [r3, #8]
 8004098:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800409a:	1ad3      	subs	r3, r2, r3
 800409c:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 800409e:	697a      	ldr	r2, [r7, #20]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	4293      	cmp	r3, r2
 80040a4:	bf28      	it	cs
 80040a6:	4613      	movcs	r3, r2
 80040a8:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80040aa:	69fb      	ldr	r3, [r7, #28]
 80040ac:	685a      	ldr	r2, [r3, #4]
 80040ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040b0:	4413      	add	r3, r2
 80040b2:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80040b4:	697a      	ldr	r2, [r7, #20]
 80040b6:	6939      	ldr	r1, [r7, #16]
 80040b8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80040ba:	f001 fe53 	bl	8005d64 <memcpy>
    NumBytesRead += NumBytesRem;
 80040be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80040c0:	697b      	ldr	r3, [r7, #20]
 80040c2:	4413      	add	r3, r2
 80040c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 80040c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040c8:	697b      	ldr	r3, [r7, #20]
 80040ca:	4413      	add	r3, r2
 80040cc:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 80040ce:	687a      	ldr	r2, [r7, #4]
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	1ad3      	subs	r3, r2, r3
 80040d4:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80040d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	4413      	add	r3, r2
 80040dc:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 80040de:	69fb      	ldr	r3, [r7, #28]
 80040e0:	689b      	ldr	r3, [r3, #8]
 80040e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80040e4:	429a      	cmp	r2, r3
 80040e6:	d101      	bne.n	80040ec <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 80040e8:	2300      	movs	r3, #0
 80040ea:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 80040ec:	69ba      	ldr	r2, [r7, #24]
 80040ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040f0:	1ad3      	subs	r3, r2, r3
 80040f2:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 80040f4:	697a      	ldr	r2, [r7, #20]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	4293      	cmp	r3, r2
 80040fa:	bf28      	it	cs
 80040fc:	4613      	movcs	r3, r2
 80040fe:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d019      	beq.n	800413a <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004106:	69fb      	ldr	r3, [r7, #28]
 8004108:	685a      	ldr	r2, [r3, #4]
 800410a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800410c:	4413      	add	r3, r2
 800410e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004110:	697a      	ldr	r2, [r7, #20]
 8004112:	6939      	ldr	r1, [r7, #16]
 8004114:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004116:	f001 fe25 	bl	8005d64 <memcpy>
    NumBytesRead += NumBytesRem;
 800411a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	4413      	add	r3, r2
 8004120:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8004122:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004124:	697b      	ldr	r3, [r7, #20]
 8004126:	4413      	add	r3, r2
 8004128:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800412a:	687a      	ldr	r2, [r7, #4]
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	1ad3      	subs	r3, r2, r3
 8004130:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004132:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004134:	697b      	ldr	r3, [r7, #20]
 8004136:	4413      	add	r3, r2
 8004138:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 800413a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800413c:	2b00      	cmp	r3, #0
 800413e:	d002      	beq.n	8004146 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8004140:	69fb      	ldr	r3, [r7, #28]
 8004142:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004144:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8004146:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8004148:	4618      	mov	r0, r3
 800414a:	3730      	adds	r7, #48	; 0x30
 800414c:	46bd      	mov	sp, r7
 800414e:	bd80      	pop	{r7, pc}
 8004150:	20012ec0 	.word	0x20012ec0

08004154 <SEGGER_RTT_WriteDownBufferNoLock>:
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_WriteDownBufferNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8004154:	b580      	push	{r7, lr}
 8004156:	b088      	sub	sp, #32
 8004158:	af00      	add	r7, sp, #0
 800415a:	60f8      	str	r0, [r7, #12]
 800415c:	60b9      	str	r1, [r7, #8]
 800415e:	607a      	str	r2, [r7, #4]
  SEGGER_RTT_BUFFER_UP*   pRing;
  //
  // Get "to-target" ring buffer.
  // It is save to cast that to a "to-host" buffer. Up and Down buffer differ in volatility of offsets that might be modified by J-Link.
  //
  pData = (const char *)pBuffer;
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004164:	68fa      	ldr	r2, [r7, #12]
 8004166:	4613      	mov	r3, r2
 8004168:	005b      	lsls	r3, r3, #1
 800416a:	4413      	add	r3, r2
 800416c:	00db      	lsls	r3, r3, #3
 800416e:	3360      	adds	r3, #96	; 0x60
 8004170:	4a1f      	ldr	r2, [pc, #124]	; (80041f0 <SEGGER_RTT_WriteDownBufferNoLock+0x9c>)
 8004172:	4413      	add	r3, r2
 8004174:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8004176:	697b      	ldr	r3, [r7, #20]
 8004178:	695b      	ldr	r3, [r3, #20]
 800417a:	2b02      	cmp	r3, #2
 800417c:	d029      	beq.n	80041d2 <SEGGER_RTT_WriteDownBufferNoLock+0x7e>
 800417e:	2b02      	cmp	r3, #2
 8004180:	d82e      	bhi.n	80041e0 <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
 8004182:	2b00      	cmp	r3, #0
 8004184:	d002      	beq.n	800418c <SEGGER_RTT_WriteDownBufferNoLock+0x38>
 8004186:	2b01      	cmp	r3, #1
 8004188:	d013      	beq.n	80041b2 <SEGGER_RTT_WriteDownBufferNoLock+0x5e>
 800418a:	e029      	b.n	80041e0 <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 800418c:	6978      	ldr	r0, [r7, #20]
 800418e:	f7ff feb2 	bl	8003ef6 <_GetAvailWriteSpace>
 8004192:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8004194:	693a      	ldr	r2, [r7, #16]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	429a      	cmp	r2, r3
 800419a:	d202      	bcs.n	80041a2 <SEGGER_RTT_WriteDownBufferNoLock+0x4e>
      Status = 0u;
 800419c:	2300      	movs	r3, #0
 800419e:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 80041a0:	e021      	b.n	80041e6 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
      Status = NumBytes;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 80041a6:	687a      	ldr	r2, [r7, #4]
 80041a8:	69b9      	ldr	r1, [r7, #24]
 80041aa:	6978      	ldr	r0, [r7, #20]
 80041ac:	f7ff fe5b 	bl	8003e66 <_WriteNoCheck>
    break;
 80041b0:	e019      	b.n	80041e6 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80041b2:	6978      	ldr	r0, [r7, #20]
 80041b4:	f7ff fe9f 	bl	8003ef6 <_GetAvailWriteSpace>
 80041b8:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 80041ba:	687a      	ldr	r2, [r7, #4]
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	4293      	cmp	r3, r2
 80041c0:	bf28      	it	cs
 80041c2:	4613      	movcs	r3, r2
 80041c4:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 80041c6:	69fa      	ldr	r2, [r7, #28]
 80041c8:	69b9      	ldr	r1, [r7, #24]
 80041ca:	6978      	ldr	r0, [r7, #20]
 80041cc:	f7ff fe4b 	bl	8003e66 <_WriteNoCheck>
    break;
 80041d0:	e009      	b.n	80041e6 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 80041d2:	687a      	ldr	r2, [r7, #4]
 80041d4:	69b9      	ldr	r1, [r7, #24]
 80041d6:	6978      	ldr	r0, [r7, #20]
 80041d8:	f7ff fde8 	bl	8003dac <_WriteBlocking>
 80041dc:	61f8      	str	r0, [r7, #28]
    break;
 80041de:	e002      	b.n	80041e6 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  default:
    Status = 0u;
 80041e0:	2300      	movs	r3, #0
 80041e2:	61fb      	str	r3, [r7, #28]
    break;
 80041e4:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 80041e6:	69fb      	ldr	r3, [r7, #28]
}
 80041e8:	4618      	mov	r0, r3
 80041ea:	3720      	adds	r7, #32
 80041ec:	46bd      	mov	sp, r7
 80041ee:	bd80      	pop	{r7, pc}
 80041f0:	20012ec0 	.word	0x20012ec0

080041f4 <SEGGER_RTT_WriteDownBuffer>:
*    This function locks against all other RTT operations. I.e. during
*    the write operation, writing from the application is also locked.
*    If only one consumer writes to the down buffer, 
*    call SEGGER_RTT_WriteDownBufferNoLock() instead.
*/
unsigned SEGGER_RTT_WriteDownBuffer(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b088      	sub	sp, #32
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	60f8      	str	r0, [r7, #12]
 80041fc:	60b9      	str	r1, [r7, #8]
 80041fe:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8004200:	4b0e      	ldr	r3, [pc, #56]	; (800423c <SEGGER_RTT_WriteDownBuffer+0x48>)
 8004202:	61fb      	str	r3, [r7, #28]
 8004204:	69fb      	ldr	r3, [r7, #28]
 8004206:	781b      	ldrb	r3, [r3, #0]
 8004208:	b2db      	uxtb	r3, r3
 800420a:	2b00      	cmp	r3, #0
 800420c:	d101      	bne.n	8004212 <SEGGER_RTT_WriteDownBuffer+0x1e>
 800420e:	f7ff fd75 	bl	8003cfc <_DoInit>
  SEGGER_RTT_LOCK();
 8004212:	f3ef 8311 	mrs	r3, BASEPRI
 8004216:	f04f 0120 	mov.w	r1, #32
 800421a:	f381 8811 	msr	BASEPRI, r1
 800421e:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteDownBufferNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8004220:	687a      	ldr	r2, [r7, #4]
 8004222:	68b9      	ldr	r1, [r7, #8]
 8004224:	68f8      	ldr	r0, [r7, #12]
 8004226:	f7ff ff95 	bl	8004154 <SEGGER_RTT_WriteDownBufferNoLock>
 800422a:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 800422c:	69bb      	ldr	r3, [r7, #24]
 800422e:	f383 8811 	msr	BASEPRI, r3
  return Status;
 8004232:	697b      	ldr	r3, [r7, #20]
}
 8004234:	4618      	mov	r0, r3
 8004236:	3720      	adds	r7, #32
 8004238:	46bd      	mov	sp, r7
 800423a:	bd80      	pop	{r7, pc}
 800423c:	20012ec0 	.word	0x20012ec0

08004240 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8004240:	b580      	push	{r7, lr}
 8004242:	b088      	sub	sp, #32
 8004244:	af00      	add	r7, sp, #0
 8004246:	60f8      	str	r0, [r7, #12]
 8004248:	60b9      	str	r1, [r7, #8]
 800424a:	607a      	str	r2, [r7, #4]
 800424c:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 800424e:	4b3d      	ldr	r3, [pc, #244]	; (8004344 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8004250:	61bb      	str	r3, [r7, #24]
 8004252:	69bb      	ldr	r3, [r7, #24]
 8004254:	781b      	ldrb	r3, [r3, #0]
 8004256:	b2db      	uxtb	r3, r3
 8004258:	2b00      	cmp	r3, #0
 800425a:	d101      	bne.n	8004260 <SEGGER_RTT_AllocUpBuffer+0x20>
 800425c:	f7ff fd4e 	bl	8003cfc <_DoInit>
  SEGGER_RTT_LOCK();
 8004260:	f3ef 8311 	mrs	r3, BASEPRI
 8004264:	f04f 0120 	mov.w	r1, #32
 8004268:	f381 8811 	msr	BASEPRI, r1
 800426c:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800426e:	4b35      	ldr	r3, [pc, #212]	; (8004344 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8004270:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8004272:	2300      	movs	r3, #0
 8004274:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8004276:	6939      	ldr	r1, [r7, #16]
 8004278:	69fb      	ldr	r3, [r7, #28]
 800427a:	1c5a      	adds	r2, r3, #1
 800427c:	4613      	mov	r3, r2
 800427e:	005b      	lsls	r3, r3, #1
 8004280:	4413      	add	r3, r2
 8004282:	00db      	lsls	r3, r3, #3
 8004284:	440b      	add	r3, r1
 8004286:	3304      	adds	r3, #4
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d008      	beq.n	80042a0 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 800428e:	69fb      	ldr	r3, [r7, #28]
 8004290:	3301      	adds	r3, #1
 8004292:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	691b      	ldr	r3, [r3, #16]
 8004298:	69fa      	ldr	r2, [r7, #28]
 800429a:	429a      	cmp	r2, r3
 800429c:	dbeb      	blt.n	8004276 <SEGGER_RTT_AllocUpBuffer+0x36>
 800429e:	e000      	b.n	80042a2 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 80042a0:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	691b      	ldr	r3, [r3, #16]
 80042a6:	69fa      	ldr	r2, [r7, #28]
 80042a8:	429a      	cmp	r2, r3
 80042aa:	da3f      	bge.n	800432c <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 80042ac:	6939      	ldr	r1, [r7, #16]
 80042ae:	69fb      	ldr	r3, [r7, #28]
 80042b0:	1c5a      	adds	r2, r3, #1
 80042b2:	4613      	mov	r3, r2
 80042b4:	005b      	lsls	r3, r3, #1
 80042b6:	4413      	add	r3, r2
 80042b8:	00db      	lsls	r3, r3, #3
 80042ba:	440b      	add	r3, r1
 80042bc:	68fa      	ldr	r2, [r7, #12]
 80042be:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 80042c0:	6939      	ldr	r1, [r7, #16]
 80042c2:	69fb      	ldr	r3, [r7, #28]
 80042c4:	1c5a      	adds	r2, r3, #1
 80042c6:	4613      	mov	r3, r2
 80042c8:	005b      	lsls	r3, r3, #1
 80042ca:	4413      	add	r3, r2
 80042cc:	00db      	lsls	r3, r3, #3
 80042ce:	440b      	add	r3, r1
 80042d0:	3304      	adds	r3, #4
 80042d2:	68ba      	ldr	r2, [r7, #8]
 80042d4:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 80042d6:	6939      	ldr	r1, [r7, #16]
 80042d8:	69fa      	ldr	r2, [r7, #28]
 80042da:	4613      	mov	r3, r2
 80042dc:	005b      	lsls	r3, r3, #1
 80042de:	4413      	add	r3, r2
 80042e0:	00db      	lsls	r3, r3, #3
 80042e2:	440b      	add	r3, r1
 80042e4:	3320      	adds	r3, #32
 80042e6:	687a      	ldr	r2, [r7, #4]
 80042e8:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 80042ea:	6939      	ldr	r1, [r7, #16]
 80042ec:	69fa      	ldr	r2, [r7, #28]
 80042ee:	4613      	mov	r3, r2
 80042f0:	005b      	lsls	r3, r3, #1
 80042f2:	4413      	add	r3, r2
 80042f4:	00db      	lsls	r3, r3, #3
 80042f6:	440b      	add	r3, r1
 80042f8:	3328      	adds	r3, #40	; 0x28
 80042fa:	2200      	movs	r2, #0
 80042fc:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 80042fe:	6939      	ldr	r1, [r7, #16]
 8004300:	69fa      	ldr	r2, [r7, #28]
 8004302:	4613      	mov	r3, r2
 8004304:	005b      	lsls	r3, r3, #1
 8004306:	4413      	add	r3, r2
 8004308:	00db      	lsls	r3, r3, #3
 800430a:	440b      	add	r3, r1
 800430c:	3324      	adds	r3, #36	; 0x24
 800430e:	2200      	movs	r2, #0
 8004310:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8004312:	6939      	ldr	r1, [r7, #16]
 8004314:	69fa      	ldr	r2, [r7, #28]
 8004316:	4613      	mov	r3, r2
 8004318:	005b      	lsls	r3, r3, #1
 800431a:	4413      	add	r3, r2
 800431c:	00db      	lsls	r3, r3, #3
 800431e:	440b      	add	r3, r1
 8004320:	332c      	adds	r3, #44	; 0x2c
 8004322:	683a      	ldr	r2, [r7, #0]
 8004324:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004326:	f3bf 8f5f 	dmb	sy
 800432a:	e002      	b.n	8004332 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 800432c:	f04f 33ff 	mov.w	r3, #4294967295
 8004330:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8004338:	69fb      	ldr	r3, [r7, #28]
}
 800433a:	4618      	mov	r0, r3
 800433c:	3720      	adds	r7, #32
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}
 8004342:	bf00      	nop
 8004344:	20012ec0 	.word	0x20012ec0

08004348 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8004348:	b580      	push	{r7, lr}
 800434a:	b088      	sub	sp, #32
 800434c:	af00      	add	r7, sp, #0
 800434e:	60f8      	str	r0, [r7, #12]
 8004350:	60b9      	str	r1, [r7, #8]
 8004352:	607a      	str	r2, [r7, #4]
 8004354:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8004356:	4b33      	ldr	r3, [pc, #204]	; (8004424 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 8004358:	61bb      	str	r3, [r7, #24]
 800435a:	69bb      	ldr	r3, [r7, #24]
 800435c:	781b      	ldrb	r3, [r3, #0]
 800435e:	b2db      	uxtb	r3, r3
 8004360:	2b00      	cmp	r3, #0
 8004362:	d101      	bne.n	8004368 <SEGGER_RTT_ConfigDownBuffer+0x20>
 8004364:	f7ff fcca 	bl	8003cfc <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004368:	4b2e      	ldr	r3, [pc, #184]	; (8004424 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 800436a:	617b      	str	r3, [r7, #20]
  if (BufferIndex < (unsigned)pRTTCB->MaxNumDownBuffers) {
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	695b      	ldr	r3, [r3, #20]
 8004370:	461a      	mov	r2, r3
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	4293      	cmp	r3, r2
 8004376:	d24d      	bcs.n	8004414 <SEGGER_RTT_ConfigDownBuffer+0xcc>
    SEGGER_RTT_LOCK();
 8004378:	f3ef 8311 	mrs	r3, BASEPRI
 800437c:	f04f 0120 	mov.w	r1, #32
 8004380:	f381 8811 	msr	BASEPRI, r1
 8004384:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d031      	beq.n	80043f0 <SEGGER_RTT_ConfigDownBuffer+0xa8>
      pRTTCB->aDown[BufferIndex].sName        = sName;
 800438c:	6979      	ldr	r1, [r7, #20]
 800438e:	68fa      	ldr	r2, [r7, #12]
 8004390:	4613      	mov	r3, r2
 8004392:	005b      	lsls	r3, r3, #1
 8004394:	4413      	add	r3, r2
 8004396:	00db      	lsls	r3, r3, #3
 8004398:	440b      	add	r3, r1
 800439a:	3360      	adds	r3, #96	; 0x60
 800439c:	68ba      	ldr	r2, [r7, #8]
 800439e:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 80043a0:	6979      	ldr	r1, [r7, #20]
 80043a2:	68fa      	ldr	r2, [r7, #12]
 80043a4:	4613      	mov	r3, r2
 80043a6:	005b      	lsls	r3, r3, #1
 80043a8:	4413      	add	r3, r2
 80043aa:	00db      	lsls	r3, r3, #3
 80043ac:	440b      	add	r3, r1
 80043ae:	3364      	adds	r3, #100	; 0x64
 80043b0:	687a      	ldr	r2, [r7, #4]
 80043b2:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].SizeOfBuffer = BufferSize;
 80043b4:	6979      	ldr	r1, [r7, #20]
 80043b6:	68fa      	ldr	r2, [r7, #12]
 80043b8:	4613      	mov	r3, r2
 80043ba:	005b      	lsls	r3, r3, #1
 80043bc:	4413      	add	r3, r2
 80043be:	00db      	lsls	r3, r3, #3
 80043c0:	440b      	add	r3, r1
 80043c2:	3368      	adds	r3, #104	; 0x68
 80043c4:	683a      	ldr	r2, [r7, #0]
 80043c6:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].RdOff        = 0u;
 80043c8:	6979      	ldr	r1, [r7, #20]
 80043ca:	68fa      	ldr	r2, [r7, #12]
 80043cc:	4613      	mov	r3, r2
 80043ce:	005b      	lsls	r3, r3, #1
 80043d0:	4413      	add	r3, r2
 80043d2:	00db      	lsls	r3, r3, #3
 80043d4:	440b      	add	r3, r1
 80043d6:	3370      	adds	r3, #112	; 0x70
 80043d8:	2200      	movs	r2, #0
 80043da:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].WrOff        = 0u;
 80043dc:	6979      	ldr	r1, [r7, #20]
 80043de:	68fa      	ldr	r2, [r7, #12]
 80043e0:	4613      	mov	r3, r2
 80043e2:	005b      	lsls	r3, r3, #1
 80043e4:	4413      	add	r3, r2
 80043e6:	00db      	lsls	r3, r3, #3
 80043e8:	440b      	add	r3, r1
 80043ea:	336c      	adds	r3, #108	; 0x6c
 80043ec:	2200      	movs	r2, #0
 80043ee:	601a      	str	r2, [r3, #0]
    }
    pRTTCB->aDown[BufferIndex].Flags          = Flags;
 80043f0:	6979      	ldr	r1, [r7, #20]
 80043f2:	68fa      	ldr	r2, [r7, #12]
 80043f4:	4613      	mov	r3, r2
 80043f6:	005b      	lsls	r3, r3, #1
 80043f8:	4413      	add	r3, r2
 80043fa:	00db      	lsls	r3, r3, #3
 80043fc:	440b      	add	r3, r1
 80043fe:	3374      	adds	r3, #116	; 0x74
 8004400:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004402:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004404:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800440e:	2300      	movs	r3, #0
 8004410:	61fb      	str	r3, [r7, #28]
 8004412:	e002      	b.n	800441a <SEGGER_RTT_ConfigDownBuffer+0xd2>
  } else {
    r = -1;
 8004414:	f04f 33ff 	mov.w	r3, #4294967295
 8004418:	61fb      	str	r3, [r7, #28]
  }
  return r;
 800441a:	69fb      	ldr	r3, [r7, #28]
}
 800441c:	4618      	mov	r0, r3
 800441e:	3720      	adds	r7, #32
 8004420:	46bd      	mov	sp, r7
 8004422:	bd80      	pop	{r7, pc}
 8004424:	20012ec0 	.word	0x20012ec0

08004428 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8004428:	b480      	push	{r7}
 800442a:	b087      	sub	sp, #28
 800442c:	af00      	add	r7, sp, #0
 800442e:	60f8      	str	r0, [r7, #12]
 8004430:	60b9      	str	r1, [r7, #8]
 8004432:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8004434:	2300      	movs	r3, #0
 8004436:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8004438:	e002      	b.n	8004440 <_EncodeStr+0x18>
    Len++;
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	3301      	adds	r3, #1
 800443e:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8004440:	68ba      	ldr	r2, [r7, #8]
 8004442:	693b      	ldr	r3, [r7, #16]
 8004444:	4413      	add	r3, r2
 8004446:	781b      	ldrb	r3, [r3, #0]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d1f6      	bne.n	800443a <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 800444c:	693a      	ldr	r2, [r7, #16]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	429a      	cmp	r2, r3
 8004452:	d901      	bls.n	8004458 <_EncodeStr+0x30>
    Len = Limit;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 8004458:	693b      	ldr	r3, [r7, #16]
 800445a:	2bfe      	cmp	r3, #254	; 0xfe
 800445c:	d806      	bhi.n	800446c <_EncodeStr+0x44>
    *pPayload++ = Len; 
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	1c5a      	adds	r2, r3, #1
 8004462:	60fa      	str	r2, [r7, #12]
 8004464:	693a      	ldr	r2, [r7, #16]
 8004466:	b2d2      	uxtb	r2, r2
 8004468:	701a      	strb	r2, [r3, #0]
 800446a:	e011      	b.n	8004490 <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	1c5a      	adds	r2, r3, #1
 8004470:	60fa      	str	r2, [r7, #12]
 8004472:	22ff      	movs	r2, #255	; 0xff
 8004474:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	1c5a      	adds	r2, r3, #1
 800447a:	60fa      	str	r2, [r7, #12]
 800447c:	693a      	ldr	r2, [r7, #16]
 800447e:	b2d2      	uxtb	r2, r2
 8004480:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	0a19      	lsrs	r1, r3, #8
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	1c5a      	adds	r2, r3, #1
 800448a:	60fa      	str	r2, [r7, #12]
 800448c:	b2ca      	uxtb	r2, r1
 800448e:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 8004490:	2300      	movs	r3, #0
 8004492:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8004494:	e00a      	b.n	80044ac <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 8004496:	68ba      	ldr	r2, [r7, #8]
 8004498:	1c53      	adds	r3, r2, #1
 800449a:	60bb      	str	r3, [r7, #8]
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	1c59      	adds	r1, r3, #1
 80044a0:	60f9      	str	r1, [r7, #12]
 80044a2:	7812      	ldrb	r2, [r2, #0]
 80044a4:	701a      	strb	r2, [r3, #0]
    n++;
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	3301      	adds	r3, #1
 80044aa:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 80044ac:	697a      	ldr	r2, [r7, #20]
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	429a      	cmp	r2, r3
 80044b2:	d3f0      	bcc.n	8004496 <_EncodeStr+0x6e>
  }
  return pPayload;
 80044b4:	68fb      	ldr	r3, [r7, #12]
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	371c      	adds	r7, #28
 80044ba:	46bd      	mov	sp, r7
 80044bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c0:	4770      	bx	lr

080044c2 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 80044c2:	b480      	push	{r7}
 80044c4:	b083      	sub	sp, #12
 80044c6:	af00      	add	r7, sp, #0
 80044c8:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	3304      	adds	r3, #4
}
 80044ce:	4618      	mov	r0, r3
 80044d0:	370c      	adds	r7, #12
 80044d2:	46bd      	mov	sp, r7
 80044d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d8:	4770      	bx	lr
	...

080044dc <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 80044dc:	b580      	push	{r7, lr}
 80044de:	b082      	sub	sp, #8
 80044e0:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80044e2:	4b36      	ldr	r3, [pc, #216]	; (80045bc <_HandleIncomingPacket+0xe0>)
 80044e4:	7e1b      	ldrb	r3, [r3, #24]
 80044e6:	4618      	mov	r0, r3
 80044e8:	1cfb      	adds	r3, r7, #3
 80044ea:	2201      	movs	r2, #1
 80044ec:	4619      	mov	r1, r3
 80044ee:	f7ff fdab 	bl	8004048 <SEGGER_RTT_ReadNoLock>
 80044f2:	4603      	mov	r3, r0
 80044f4:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	dd54      	ble.n	80045a6 <_HandleIncomingPacket+0xca>
    switch (Cmd) {
 80044fc:	78fb      	ldrb	r3, [r7, #3]
 80044fe:	2b80      	cmp	r3, #128	; 0x80
 8004500:	d032      	beq.n	8004568 <_HandleIncomingPacket+0x8c>
 8004502:	2b80      	cmp	r3, #128	; 0x80
 8004504:	dc42      	bgt.n	800458c <_HandleIncomingPacket+0xb0>
 8004506:	2b07      	cmp	r3, #7
 8004508:	dc16      	bgt.n	8004538 <_HandleIncomingPacket+0x5c>
 800450a:	2b00      	cmp	r3, #0
 800450c:	dd3e      	ble.n	800458c <_HandleIncomingPacket+0xb0>
 800450e:	3b01      	subs	r3, #1
 8004510:	2b06      	cmp	r3, #6
 8004512:	d83b      	bhi.n	800458c <_HandleIncomingPacket+0xb0>
 8004514:	a201      	add	r2, pc, #4	; (adr r2, 800451c <_HandleIncomingPacket+0x40>)
 8004516:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800451a:	bf00      	nop
 800451c:	0800453f 	.word	0x0800453f
 8004520:	08004545 	.word	0x08004545
 8004524:	0800454b 	.word	0x0800454b
 8004528:	08004551 	.word	0x08004551
 800452c:	08004557 	.word	0x08004557
 8004530:	0800455d 	.word	0x0800455d
 8004534:	08004563 	.word	0x08004563
 8004538:	2b7f      	cmp	r3, #127	; 0x7f
 800453a:	d036      	beq.n	80045aa <_HandleIncomingPacket+0xce>
 800453c:	e026      	b.n	800458c <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 800453e:	f000 fe3d 	bl	80051bc <SEGGER_SYSVIEW_Start>
      break;
 8004542:	e037      	b.n	80045b4 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8004544:	f000 fef6 	bl	8005334 <SEGGER_SYSVIEW_Stop>
      break;
 8004548:	e034      	b.n	80045b4 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 800454a:	f001 f8cf 	bl	80056ec <SEGGER_SYSVIEW_RecordSystime>
      break;
 800454e:	e031      	b.n	80045b4 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8004550:	f001 f894 	bl	800567c <SEGGER_SYSVIEW_SendTaskList>
      break;
 8004554:	e02e      	b.n	80045b4 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8004556:	f000 ff13 	bl	8005380 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 800455a:	e02b      	b.n	80045b4 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 800455c:	f001 faf2 	bl	8005b44 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8004560:	e028      	b.n	80045b4 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8004562:	f001 fad1 	bl	8005b08 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8004566:	e025      	b.n	80045b4 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004568:	4b14      	ldr	r3, [pc, #80]	; (80045bc <_HandleIncomingPacket+0xe0>)
 800456a:	7e1b      	ldrb	r3, [r3, #24]
 800456c:	4618      	mov	r0, r3
 800456e:	1cfb      	adds	r3, r7, #3
 8004570:	2201      	movs	r2, #1
 8004572:	4619      	mov	r1, r3
 8004574:	f7ff fd68 	bl	8004048 <SEGGER_RTT_ReadNoLock>
 8004578:	4603      	mov	r3, r0
 800457a:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2b00      	cmp	r3, #0
 8004580:	dd15      	ble.n	80045ae <_HandleIncomingPacket+0xd2>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8004582:	78fb      	ldrb	r3, [r7, #3]
 8004584:	4618      	mov	r0, r3
 8004586:	f001 fa3f 	bl	8005a08 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 800458a:	e010      	b.n	80045ae <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 800458c:	78fb      	ldrb	r3, [r7, #3]
 800458e:	b25b      	sxtb	r3, r3
 8004590:	2b00      	cmp	r3, #0
 8004592:	da0e      	bge.n	80045b2 <_HandleIncomingPacket+0xd6>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004594:	4b09      	ldr	r3, [pc, #36]	; (80045bc <_HandleIncomingPacket+0xe0>)
 8004596:	7e1b      	ldrb	r3, [r3, #24]
 8004598:	4618      	mov	r0, r3
 800459a:	1cfb      	adds	r3, r7, #3
 800459c:	2201      	movs	r2, #1
 800459e:	4619      	mov	r1, r3
 80045a0:	f7ff fd52 	bl	8004048 <SEGGER_RTT_ReadNoLock>
      }
      break;
 80045a4:	e005      	b.n	80045b2 <_HandleIncomingPacket+0xd6>
    }
  }
 80045a6:	bf00      	nop
 80045a8:	e004      	b.n	80045b4 <_HandleIncomingPacket+0xd8>
      break;
 80045aa:	bf00      	nop
 80045ac:	e002      	b.n	80045b4 <_HandleIncomingPacket+0xd8>
      break;
 80045ae:	bf00      	nop
 80045b0:	e000      	b.n	80045b4 <_HandleIncomingPacket+0xd8>
      break;
 80045b2:	bf00      	nop
}
 80045b4:	bf00      	nop
 80045b6:	3708      	adds	r7, #8
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bd80      	pop	{r7, pc}
 80045bc:	20014380 	.word	0x20014380

080045c0 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b08c      	sub	sp, #48	; 0x30
 80045c4:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 80045c6:	2301      	movs	r3, #1
 80045c8:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 80045ca:	1d3b      	adds	r3, r7, #4
 80045cc:	3301      	adds	r3, #1
 80045ce:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 80045d0:	69fb      	ldr	r3, [r7, #28]
 80045d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80045d4:	4b32      	ldr	r3, [pc, #200]	; (80046a0 <_TrySendOverflowPacket+0xe0>)
 80045d6:	695b      	ldr	r3, [r3, #20]
 80045d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80045da:	e00b      	b.n	80045f4 <_TrySendOverflowPacket+0x34>
 80045dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045de:	b2da      	uxtb	r2, r3
 80045e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045e2:	1c59      	adds	r1, r3, #1
 80045e4:	62f9      	str	r1, [r7, #44]	; 0x2c
 80045e6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80045ea:	b2d2      	uxtb	r2, r2
 80045ec:	701a      	strb	r2, [r3, #0]
 80045ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045f0:	09db      	lsrs	r3, r3, #7
 80045f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80045f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045f6:	2b7f      	cmp	r3, #127	; 0x7f
 80045f8:	d8f0      	bhi.n	80045dc <_TrySendOverflowPacket+0x1c>
 80045fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045fc:	1c5a      	adds	r2, r3, #1
 80045fe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004600:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004602:	b2d2      	uxtb	r2, r2
 8004604:	701a      	strb	r2, [r3, #0]
 8004606:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004608:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800460a:	4b26      	ldr	r3, [pc, #152]	; (80046a4 <_TrySendOverflowPacket+0xe4>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8004610:	4b23      	ldr	r3, [pc, #140]	; (80046a0 <_TrySendOverflowPacket+0xe0>)
 8004612:	68db      	ldr	r3, [r3, #12]
 8004614:	69ba      	ldr	r2, [r7, #24]
 8004616:	1ad3      	subs	r3, r2, r3
 8004618:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 800461a:	69fb      	ldr	r3, [r7, #28]
 800461c:	627b      	str	r3, [r7, #36]	; 0x24
 800461e:	697b      	ldr	r3, [r7, #20]
 8004620:	623b      	str	r3, [r7, #32]
 8004622:	e00b      	b.n	800463c <_TrySendOverflowPacket+0x7c>
 8004624:	6a3b      	ldr	r3, [r7, #32]
 8004626:	b2da      	uxtb	r2, r3
 8004628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800462a:	1c59      	adds	r1, r3, #1
 800462c:	6279      	str	r1, [r7, #36]	; 0x24
 800462e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004632:	b2d2      	uxtb	r2, r2
 8004634:	701a      	strb	r2, [r3, #0]
 8004636:	6a3b      	ldr	r3, [r7, #32]
 8004638:	09db      	lsrs	r3, r3, #7
 800463a:	623b      	str	r3, [r7, #32]
 800463c:	6a3b      	ldr	r3, [r7, #32]
 800463e:	2b7f      	cmp	r3, #127	; 0x7f
 8004640:	d8f0      	bhi.n	8004624 <_TrySendOverflowPacket+0x64>
 8004642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004644:	1c5a      	adds	r2, r3, #1
 8004646:	627a      	str	r2, [r7, #36]	; 0x24
 8004648:	6a3a      	ldr	r2, [r7, #32]
 800464a:	b2d2      	uxtb	r2, r2
 800464c:	701a      	strb	r2, [r3, #0]
 800464e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004650:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 8004652:	4b13      	ldr	r3, [pc, #76]	; (80046a0 <_TrySendOverflowPacket+0xe0>)
 8004654:	785b      	ldrb	r3, [r3, #1]
 8004656:	4618      	mov	r0, r3
 8004658:	1d3b      	adds	r3, r7, #4
 800465a:	69fa      	ldr	r2, [r7, #28]
 800465c:	1ad3      	subs	r3, r2, r3
 800465e:	461a      	mov	r2, r3
 8004660:	1d3b      	adds	r3, r7, #4
 8004662:	4619      	mov	r1, r3
 8004664:	f7fb fdd4 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8004668:	4603      	mov	r3, r0
 800466a:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
 800466c:	f7ff fabc 	bl	8003be8 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8004670:	693b      	ldr	r3, [r7, #16]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d009      	beq.n	800468a <_TrySendOverflowPacket+0xca>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8004676:	4a0a      	ldr	r2, [pc, #40]	; (80046a0 <_TrySendOverflowPacket+0xe0>)
 8004678:	69bb      	ldr	r3, [r7, #24]
 800467a:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 800467c:	4b08      	ldr	r3, [pc, #32]	; (80046a0 <_TrySendOverflowPacket+0xe0>)
 800467e:	781b      	ldrb	r3, [r3, #0]
 8004680:	3b01      	subs	r3, #1
 8004682:	b2da      	uxtb	r2, r3
 8004684:	4b06      	ldr	r3, [pc, #24]	; (80046a0 <_TrySendOverflowPacket+0xe0>)
 8004686:	701a      	strb	r2, [r3, #0]
 8004688:	e004      	b.n	8004694 <_TrySendOverflowPacket+0xd4>
  } else {
    _SYSVIEW_Globals.DropCount++;
 800468a:	4b05      	ldr	r3, [pc, #20]	; (80046a0 <_TrySendOverflowPacket+0xe0>)
 800468c:	695b      	ldr	r3, [r3, #20]
 800468e:	3301      	adds	r3, #1
 8004690:	4a03      	ldr	r2, [pc, #12]	; (80046a0 <_TrySendOverflowPacket+0xe0>)
 8004692:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8004694:	693b      	ldr	r3, [r7, #16]
}
 8004696:	4618      	mov	r0, r3
 8004698:	3730      	adds	r7, #48	; 0x30
 800469a:	46bd      	mov	sp, r7
 800469c:	bd80      	pop	{r7, pc}
 800469e:	bf00      	nop
 80046a0:	20014380 	.word	0x20014380
 80046a4:	e0001004 	.word	0xe0001004

080046a8 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b08a      	sub	sp, #40	; 0x28
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	60f8      	str	r0, [r7, #12]
 80046b0:	60b9      	str	r1, [r7, #8]
 80046b2:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 80046b4:	4b6d      	ldr	r3, [pc, #436]	; (800486c <_SendPacket+0x1c4>)
 80046b6:	781b      	ldrb	r3, [r3, #0]
 80046b8:	2b01      	cmp	r3, #1
 80046ba:	d010      	beq.n	80046de <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 80046bc:	4b6b      	ldr	r3, [pc, #428]	; (800486c <_SendPacket+0x1c4>)
 80046be:	781b      	ldrb	r3, [r3, #0]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	f000 80a5 	beq.w	8004810 <_SendPacket+0x168>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 80046c6:	4b69      	ldr	r3, [pc, #420]	; (800486c <_SendPacket+0x1c4>)
 80046c8:	781b      	ldrb	r3, [r3, #0]
 80046ca:	2b02      	cmp	r3, #2
 80046cc:	d109      	bne.n	80046e2 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 80046ce:	f7ff ff77 	bl	80045c0 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 80046d2:	4b66      	ldr	r3, [pc, #408]	; (800486c <_SendPacket+0x1c4>)
 80046d4:	781b      	ldrb	r3, [r3, #0]
 80046d6:	2b01      	cmp	r3, #1
 80046d8:	f040 809c 	bne.w	8004814 <_SendPacket+0x16c>
      goto SendDone;
    }
  }
Send:
 80046dc:	e001      	b.n	80046e2 <_SendPacket+0x3a>
    goto Send;
 80046de:	bf00      	nop
 80046e0:	e000      	b.n	80046e4 <_SendPacket+0x3c>
Send:
 80046e2:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2b1f      	cmp	r3, #31
 80046e8:	d809      	bhi.n	80046fe <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 80046ea:	4b60      	ldr	r3, [pc, #384]	; (800486c <_SendPacket+0x1c4>)
 80046ec:	69da      	ldr	r2, [r3, #28]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	fa22 f303 	lsr.w	r3, r2, r3
 80046f4:	f003 0301 	and.w	r3, r3, #1
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	f040 808d 	bne.w	8004818 <_SendPacket+0x170>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2b17      	cmp	r3, #23
 8004702:	d807      	bhi.n	8004714 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	3b01      	subs	r3, #1
 8004708:	60fb      	str	r3, [r7, #12]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	b2da      	uxtb	r2, r3
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	701a      	strb	r2, [r3, #0]
 8004712:	e03d      	b.n	8004790 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 8004714:	68ba      	ldr	r2, [r7, #8]
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	1ad3      	subs	r3, r2, r3
 800471a:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 800471c:	69fb      	ldr	r3, [r7, #28]
 800471e:	2b7f      	cmp	r3, #127	; 0x7f
 8004720:	d912      	bls.n	8004748 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 8004722:	69fb      	ldr	r3, [r7, #28]
 8004724:	09da      	lsrs	r2, r3, #7
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	3b01      	subs	r3, #1
 800472a:	60fb      	str	r3, [r7, #12]
 800472c:	b2d2      	uxtb	r2, r2
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 8004732:	69fb      	ldr	r3, [r7, #28]
 8004734:	b2db      	uxtb	r3, r3
 8004736:	68fa      	ldr	r2, [r7, #12]
 8004738:	3a01      	subs	r2, #1
 800473a:	60fa      	str	r2, [r7, #12]
 800473c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004740:	b2da      	uxtb	r2, r3
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	701a      	strb	r2, [r3, #0]
 8004746:	e006      	b.n	8004756 <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	3b01      	subs	r3, #1
 800474c:	60fb      	str	r3, [r7, #12]
 800474e:	69fb      	ldr	r3, [r7, #28]
 8004750:	b2da      	uxtb	r2, r3
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2b7f      	cmp	r3, #127	; 0x7f
 800475a:	d912      	bls.n	8004782 <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	09da      	lsrs	r2, r3, #7
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	3b01      	subs	r3, #1
 8004764:	60fb      	str	r3, [r7, #12]
 8004766:	b2d2      	uxtb	r2, r2
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	b2db      	uxtb	r3, r3
 8004770:	68fa      	ldr	r2, [r7, #12]
 8004772:	3a01      	subs	r2, #1
 8004774:	60fa      	str	r2, [r7, #12]
 8004776:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800477a:	b2da      	uxtb	r2, r3
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	701a      	strb	r2, [r3, #0]
 8004780:	e006      	b.n	8004790 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	3b01      	subs	r3, #1
 8004786:	60fb      	str	r3, [r7, #12]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	b2da      	uxtb	r2, r3
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004790:	4b37      	ldr	r3, [pc, #220]	; (8004870 <_SendPacket+0x1c8>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8004796:	4b35      	ldr	r3, [pc, #212]	; (800486c <_SendPacket+0x1c4>)
 8004798:	68db      	ldr	r3, [r3, #12]
 800479a:	69ba      	ldr	r2, [r7, #24]
 800479c:	1ad3      	subs	r3, r2, r3
 800479e:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	627b      	str	r3, [r7, #36]	; 0x24
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	623b      	str	r3, [r7, #32]
 80047a8:	e00b      	b.n	80047c2 <_SendPacket+0x11a>
 80047aa:	6a3b      	ldr	r3, [r7, #32]
 80047ac:	b2da      	uxtb	r2, r3
 80047ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b0:	1c59      	adds	r1, r3, #1
 80047b2:	6279      	str	r1, [r7, #36]	; 0x24
 80047b4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80047b8:	b2d2      	uxtb	r2, r2
 80047ba:	701a      	strb	r2, [r3, #0]
 80047bc:	6a3b      	ldr	r3, [r7, #32]
 80047be:	09db      	lsrs	r3, r3, #7
 80047c0:	623b      	str	r3, [r7, #32]
 80047c2:	6a3b      	ldr	r3, [r7, #32]
 80047c4:	2b7f      	cmp	r3, #127	; 0x7f
 80047c6:	d8f0      	bhi.n	80047aa <_SendPacket+0x102>
 80047c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ca:	1c5a      	adds	r2, r3, #1
 80047cc:	627a      	str	r2, [r7, #36]	; 0x24
 80047ce:	6a3a      	ldr	r2, [r7, #32]
 80047d0:	b2d2      	uxtb	r2, r2
 80047d2:	701a      	strb	r2, [r3, #0]
 80047d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047d6:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 80047d8:	4b24      	ldr	r3, [pc, #144]	; (800486c <_SendPacket+0x1c4>)
 80047da:	785b      	ldrb	r3, [r3, #1]
 80047dc:	4618      	mov	r0, r3
 80047de:	68ba      	ldr	r2, [r7, #8]
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	1ad3      	subs	r3, r2, r3
 80047e4:	461a      	mov	r2, r3
 80047e6:	68f9      	ldr	r1, [r7, #12]
 80047e8:	f7fb fd12 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 80047ec:	4603      	mov	r3, r0
 80047ee:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
 80047f0:	f7ff f9fa 	bl	8003be8 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 80047f4:	693b      	ldr	r3, [r7, #16]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d003      	beq.n	8004802 <_SendPacket+0x15a>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 80047fa:	4a1c      	ldr	r2, [pc, #112]	; (800486c <_SendPacket+0x1c4>)
 80047fc:	69bb      	ldr	r3, [r7, #24]
 80047fe:	60d3      	str	r3, [r2, #12]
 8004800:	e00b      	b.n	800481a <_SendPacket+0x172>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8004802:	4b1a      	ldr	r3, [pc, #104]	; (800486c <_SendPacket+0x1c4>)
 8004804:	781b      	ldrb	r3, [r3, #0]
 8004806:	3301      	adds	r3, #1
 8004808:	b2da      	uxtb	r2, r3
 800480a:	4b18      	ldr	r3, [pc, #96]	; (800486c <_SendPacket+0x1c4>)
 800480c:	701a      	strb	r2, [r3, #0]
 800480e:	e004      	b.n	800481a <_SendPacket+0x172>
    goto SendDone;
 8004810:	bf00      	nop
 8004812:	e002      	b.n	800481a <_SendPacket+0x172>
      goto SendDone;
 8004814:	bf00      	nop
 8004816:	e000      	b.n	800481a <_SendPacket+0x172>
      goto SendDone;
 8004818:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 800481a:	4b14      	ldr	r3, [pc, #80]	; (800486c <_SendPacket+0x1c4>)
 800481c:	7e1b      	ldrb	r3, [r3, #24]
 800481e:	4619      	mov	r1, r3
 8004820:	4a14      	ldr	r2, [pc, #80]	; (8004874 <_SendPacket+0x1cc>)
 8004822:	460b      	mov	r3, r1
 8004824:	005b      	lsls	r3, r3, #1
 8004826:	440b      	add	r3, r1
 8004828:	00db      	lsls	r3, r3, #3
 800482a:	4413      	add	r3, r2
 800482c:	336c      	adds	r3, #108	; 0x6c
 800482e:	681a      	ldr	r2, [r3, #0]
 8004830:	4b0e      	ldr	r3, [pc, #56]	; (800486c <_SendPacket+0x1c4>)
 8004832:	7e1b      	ldrb	r3, [r3, #24]
 8004834:	4618      	mov	r0, r3
 8004836:	490f      	ldr	r1, [pc, #60]	; (8004874 <_SendPacket+0x1cc>)
 8004838:	4603      	mov	r3, r0
 800483a:	005b      	lsls	r3, r3, #1
 800483c:	4403      	add	r3, r0
 800483e:	00db      	lsls	r3, r3, #3
 8004840:	440b      	add	r3, r1
 8004842:	3370      	adds	r3, #112	; 0x70
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	429a      	cmp	r2, r3
 8004848:	d00b      	beq.n	8004862 <_SendPacket+0x1ba>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800484a:	4b08      	ldr	r3, [pc, #32]	; (800486c <_SendPacket+0x1c4>)
 800484c:	789b      	ldrb	r3, [r3, #2]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d107      	bne.n	8004862 <_SendPacket+0x1ba>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8004852:	4b06      	ldr	r3, [pc, #24]	; (800486c <_SendPacket+0x1c4>)
 8004854:	2201      	movs	r2, #1
 8004856:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8004858:	f7ff fe40 	bl	80044dc <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 800485c:	4b03      	ldr	r3, [pc, #12]	; (800486c <_SendPacket+0x1c4>)
 800485e:	2200      	movs	r2, #0
 8004860:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8004862:	bf00      	nop
 8004864:	3728      	adds	r7, #40	; 0x28
 8004866:	46bd      	mov	sp, r7
 8004868:	bd80      	pop	{r7, pc}
 800486a:	bf00      	nop
 800486c:	20014380 	.word	0x20014380
 8004870:	e0001004 	.word	0xe0001004
 8004874:	20012ec0 	.word	0x20012ec0

08004878 <_StoreChar>:
*
*  Parameters
*    p            Pointer to the buffer description.
*    c            Character to be printed.
*/
static void _StoreChar(SEGGER_SYSVIEW_PRINTF_DESC * p, char c) {
 8004878:	b580      	push	{r7, lr}
 800487a:	b08a      	sub	sp, #40	; 0x28
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
 8004880:	460b      	mov	r3, r1
 8004882:	70fb      	strb	r3, [r7, #3]
  unsigned int  Cnt;
  U8*           pPayload;
  U32           Options;

  Cnt = p->Cnt;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	691b      	ldr	r3, [r3, #16]
 8004888:	617b      	str	r3, [r7, #20]
  if ((Cnt + 1u) <= SEGGER_SYSVIEW_MAX_STRING_LEN) {
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	3301      	adds	r3, #1
 800488e:	2b80      	cmp	r3, #128	; 0x80
 8004890:	d80a      	bhi.n	80048a8 <_StoreChar+0x30>
    *(p->pPayload++) = c;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	1c59      	adds	r1, r3, #1
 8004898:	687a      	ldr	r2, [r7, #4]
 800489a:	6051      	str	r1, [r2, #4]
 800489c:	78fa      	ldrb	r2, [r7, #3]
 800489e:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 80048a0:	697b      	ldr	r3, [r7, #20]
 80048a2:	1c5a      	adds	r2, r3, #1
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	611a      	str	r2, [r3, #16]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == SEGGER_SYSVIEW_MAX_STRING_LEN) {
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	691b      	ldr	r3, [r3, #16]
 80048ac:	2b80      	cmp	r3, #128	; 0x80
 80048ae:	d15a      	bne.n	8004966 <_StoreChar+0xee>
    *(p->pPayloadStart) = p->Cnt;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	691a      	ldr	r2, [r3, #16]
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	b2d2      	uxtb	r2, r2
 80048ba:	701a      	strb	r2, [r3, #0]
    pPayload = p->pPayload;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	613b      	str	r3, [r7, #16]
    Options = p->Options;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	68db      	ldr	r3, [r3, #12]
 80048c6:	60fb      	str	r3, [r7, #12]
    ENCODE_U32(pPayload, Options);
 80048c8:	693b      	ldr	r3, [r7, #16]
 80048ca:	627b      	str	r3, [r7, #36]	; 0x24
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	623b      	str	r3, [r7, #32]
 80048d0:	e00b      	b.n	80048ea <_StoreChar+0x72>
 80048d2:	6a3b      	ldr	r3, [r7, #32]
 80048d4:	b2da      	uxtb	r2, r3
 80048d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048d8:	1c59      	adds	r1, r3, #1
 80048da:	6279      	str	r1, [r7, #36]	; 0x24
 80048dc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80048e0:	b2d2      	uxtb	r2, r2
 80048e2:	701a      	strb	r2, [r3, #0]
 80048e4:	6a3b      	ldr	r3, [r7, #32]
 80048e6:	09db      	lsrs	r3, r3, #7
 80048e8:	623b      	str	r3, [r7, #32]
 80048ea:	6a3b      	ldr	r3, [r7, #32]
 80048ec:	2b7f      	cmp	r3, #127	; 0x7f
 80048ee:	d8f0      	bhi.n	80048d2 <_StoreChar+0x5a>
 80048f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048f2:	1c5a      	adds	r2, r3, #1
 80048f4:	627a      	str	r2, [r7, #36]	; 0x24
 80048f6:	6a3a      	ldr	r2, [r7, #32]
 80048f8:	b2d2      	uxtb	r2, r2
 80048fa:	701a      	strb	r2, [r3, #0]
 80048fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048fe:	613b      	str	r3, [r7, #16]
    ENCODE_U32(pPayload, 0);
 8004900:	693b      	ldr	r3, [r7, #16]
 8004902:	61fb      	str	r3, [r7, #28]
 8004904:	2300      	movs	r3, #0
 8004906:	61bb      	str	r3, [r7, #24]
 8004908:	e00b      	b.n	8004922 <_StoreChar+0xaa>
 800490a:	69bb      	ldr	r3, [r7, #24]
 800490c:	b2da      	uxtb	r2, r3
 800490e:	69fb      	ldr	r3, [r7, #28]
 8004910:	1c59      	adds	r1, r3, #1
 8004912:	61f9      	str	r1, [r7, #28]
 8004914:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004918:	b2d2      	uxtb	r2, r2
 800491a:	701a      	strb	r2, [r3, #0]
 800491c:	69bb      	ldr	r3, [r7, #24]
 800491e:	09db      	lsrs	r3, r3, #7
 8004920:	61bb      	str	r3, [r7, #24]
 8004922:	69bb      	ldr	r3, [r7, #24]
 8004924:	2b7f      	cmp	r3, #127	; 0x7f
 8004926:	d8f0      	bhi.n	800490a <_StoreChar+0x92>
 8004928:	69fb      	ldr	r3, [r7, #28]
 800492a:	1c5a      	adds	r2, r3, #1
 800492c:	61fa      	str	r2, [r7, #28]
 800492e:	69ba      	ldr	r2, [r7, #24]
 8004930:	b2d2      	uxtb	r2, r2
 8004932:	701a      	strb	r2, [r3, #0]
 8004934:	69fb      	ldr	r3, [r7, #28]
 8004936:	613b      	str	r3, [r7, #16]
    _SendPacket(p->pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	689b      	ldr	r3, [r3, #8]
 800493c:	221a      	movs	r2, #26
 800493e:	6939      	ldr	r1, [r7, #16]
 8004940:	4618      	mov	r0, r3
 8004942:	f7ff feb1 	bl	80046a8 <_SendPacket>
    p->pPayloadStart = _PreparePacket(p->pBuffer);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4618      	mov	r0, r3
 800494c:	f7ff fdb9 	bl	80044c2 <_PreparePacket>
 8004950:	4602      	mov	r2, r0
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	609a      	str	r2, [r3, #8]
    p->pPayload = p->pPayloadStart + 1u;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	689b      	ldr	r3, [r3, #8]
 800495a:	1c5a      	adds	r2, r3, #1
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	605a      	str	r2, [r3, #4]
    p->Cnt = 0u;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2200      	movs	r2, #0
 8004964:	611a      	str	r2, [r3, #16]
  }
}
 8004966:	bf00      	nop
 8004968:	3728      	adds	r7, #40	; 0x28
 800496a:	46bd      	mov	sp, r7
 800496c:	bd80      	pop	{r7, pc}
	...

08004970 <_PrintUnsigned>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintUnsigned(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, unsigned int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8004970:	b580      	push	{r7, lr}
 8004972:	b08a      	sub	sp, #40	; 0x28
 8004974:	af00      	add	r7, sp, #0
 8004976:	60f8      	str	r0, [r7, #12]
 8004978:	60b9      	str	r1, [r7, #8]
 800497a:	607a      	str	r2, [r7, #4]
 800497c:	603b      	str	r3, [r7, #0]
  unsigned int      Digit;
  unsigned int      Number;
  unsigned int      Width;
  char              c;

  Number = v;
 800497e:	68bb      	ldr	r3, [r7, #8]
 8004980:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 8004982:	2301      	movs	r3, #1
 8004984:	627b      	str	r3, [r7, #36]	; 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 8004986:	2301      	movs	r3, #1
 8004988:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 800498a:	e007      	b.n	800499c <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 800498c:	6a3a      	ldr	r2, [r7, #32]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	fbb2 f3f3 	udiv	r3, r2, r3
 8004994:	623b      	str	r3, [r7, #32]
    Width++;
 8004996:	69fb      	ldr	r3, [r7, #28]
 8004998:	3301      	adds	r3, #1
 800499a:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 800499c:	6a3a      	ldr	r2, [r7, #32]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	429a      	cmp	r2, r3
 80049a2:	d2f3      	bcs.n	800498c <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 80049a4:	683a      	ldr	r2, [r7, #0]
 80049a6:	69fb      	ldr	r3, [r7, #28]
 80049a8:	429a      	cmp	r2, r3
 80049aa:	d901      	bls.n	80049b0 <_PrintUnsigned+0x40>
    Width = NumDigits;
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 80049b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049b2:	f003 0301 	and.w	r3, r3, #1
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d11f      	bne.n	80049fa <_PrintUnsigned+0x8a>
    if (FieldWidth != 0u) {
 80049ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d01c      	beq.n	80049fa <_PrintUnsigned+0x8a>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 80049c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049c2:	f003 0302 	and.w	r3, r3, #2
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d005      	beq.n	80049d6 <_PrintUnsigned+0x66>
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d102      	bne.n	80049d6 <_PrintUnsigned+0x66>
        c = '0';
 80049d0:	2330      	movs	r3, #48	; 0x30
 80049d2:	76fb      	strb	r3, [r7, #27]
 80049d4:	e001      	b.n	80049da <_PrintUnsigned+0x6a>
      } else {
        c = ' ';
 80049d6:	2320      	movs	r3, #32
 80049d8:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80049da:	e007      	b.n	80049ec <_PrintUnsigned+0x7c>
        FieldWidth--;
 80049dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049de:	3b01      	subs	r3, #1
 80049e0:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, c);
 80049e2:	7efb      	ldrb	r3, [r7, #27]
 80049e4:	4619      	mov	r1, r3
 80049e6:	68f8      	ldr	r0, [r7, #12]
 80049e8:	f7ff ff46 	bl	8004878 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80049ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d003      	beq.n	80049fa <_PrintUnsigned+0x8a>
 80049f2:	69fa      	ldr	r2, [r7, #28]
 80049f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049f6:	429a      	cmp	r2, r3
 80049f8:	d3f0      	bcc.n	80049dc <_PrintUnsigned+0x6c>
  // Compute Digit.
  // Loop until Digit has the value of the highest digit required.
  // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
  //
  while (1) {
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	2b01      	cmp	r3, #1
 80049fe:	d903      	bls.n	8004a08 <_PrintUnsigned+0x98>
      NumDigits--;
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	3b01      	subs	r3, #1
 8004a04:	603b      	str	r3, [r7, #0]
 8004a06:	e009      	b.n	8004a1c <_PrintUnsigned+0xac>
    } else {
      Div = v / Digit;
 8004a08:	68ba      	ldr	r2, [r7, #8]
 8004a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a10:	617b      	str	r3, [r7, #20]
      if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 8004a12:	697a      	ldr	r2, [r7, #20]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	429a      	cmp	r2, r3
 8004a18:	d200      	bcs.n	8004a1c <_PrintUnsigned+0xac>
        break;
 8004a1a:	e005      	b.n	8004a28 <_PrintUnsigned+0xb8>
      }
    }
    Digit *= Base;
 8004a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a1e:	687a      	ldr	r2, [r7, #4]
 8004a20:	fb02 f303 	mul.w	r3, r2, r3
 8004a24:	627b      	str	r3, [r7, #36]	; 0x24
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8004a26:	e7e8      	b.n	80049fa <_PrintUnsigned+0x8a>
  }
  //
  // Output digits
  //
  do {
    Div = v / Digit;
 8004a28:	68ba      	ldr	r2, [r7, #8]
 8004a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a30:	617b      	str	r3, [r7, #20]
    v -= Div * Digit;
 8004a32:	697b      	ldr	r3, [r7, #20]
 8004a34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a36:	fb02 f303 	mul.w	r3, r2, r3
 8004a3a:	68ba      	ldr	r2, [r7, #8]
 8004a3c:	1ad3      	subs	r3, r2, r3
 8004a3e:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, _aV2C[Div]);
 8004a40:	4a15      	ldr	r2, [pc, #84]	; (8004a98 <_PrintUnsigned+0x128>)
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	4413      	add	r3, r2
 8004a46:	781b      	ldrb	r3, [r3, #0]
 8004a48:	4619      	mov	r1, r3
 8004a4a:	68f8      	ldr	r0, [r7, #12]
 8004a4c:	f7ff ff14 	bl	8004878 <_StoreChar>
    Digit /= Base;
 8004a50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a58:	627b      	str	r3, [r7, #36]	; 0x24
  } while (Digit);
 8004a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d1e3      	bne.n	8004a28 <_PrintUnsigned+0xb8>
  //
  // Print trailing spaces if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 8004a60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a62:	f003 0301 	and.w	r3, r3, #1
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d011      	beq.n	8004a8e <_PrintUnsigned+0x11e>
    if (FieldWidth != 0u) {
 8004a6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d00e      	beq.n	8004a8e <_PrintUnsigned+0x11e>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8004a70:	e006      	b.n	8004a80 <_PrintUnsigned+0x110>
        FieldWidth--;
 8004a72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a74:	3b01      	subs	r3, #1
 8004a76:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, ' ');
 8004a78:	2120      	movs	r1, #32
 8004a7a:	68f8      	ldr	r0, [r7, #12]
 8004a7c:	f7ff fefc 	bl	8004878 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8004a80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d003      	beq.n	8004a8e <_PrintUnsigned+0x11e>
 8004a86:	69fa      	ldr	r2, [r7, #28]
 8004a88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a8a:	429a      	cmp	r2, r3
 8004a8c:	d3f1      	bcc.n	8004a72 <_PrintUnsigned+0x102>
      }
    }
  }
}
 8004a8e:	bf00      	nop
 8004a90:	3728      	adds	r7, #40	; 0x28
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}
 8004a96:	bf00      	nop
 8004a98:	08006808 	.word	0x08006808

08004a9c <_PrintInt>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintInt(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b088      	sub	sp, #32
 8004aa0:	af02      	add	r7, sp, #8
 8004aa2:	60f8      	str	r0, [r7, #12]
 8004aa4:	60b9      	str	r1, [r7, #8]
 8004aa6:	607a      	str	r2, [r7, #4]
 8004aa8:	603b      	str	r3, [r7, #0]
  unsigned int  Width;
  int           Number;

  Number = (v < 0) ? -v : v;
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	bfb8      	it	lt
 8004ab0:	425b      	neglt	r3, r3
 8004ab2:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8004ab8:	e007      	b.n	8004aca <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	693a      	ldr	r2, [r7, #16]
 8004abe:	fb92 f3f3 	sdiv	r3, r2, r3
 8004ac2:	613b      	str	r3, [r7, #16]
    Width++;
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	3301      	adds	r3, #1
 8004ac8:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	693a      	ldr	r2, [r7, #16]
 8004ace:	429a      	cmp	r2, r3
 8004ad0:	daf3      	bge.n	8004aba <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 8004ad2:	683a      	ldr	r2, [r7, #0]
 8004ad4:	697b      	ldr	r3, [r7, #20]
 8004ad6:	429a      	cmp	r2, r3
 8004ad8:	d901      	bls.n	8004ade <_PrintInt+0x42>
    Width = NumDigits;
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 8004ade:	6a3b      	ldr	r3, [r7, #32]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d00a      	beq.n	8004afa <_PrintInt+0x5e>
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	db04      	blt.n	8004af4 <_PrintInt+0x58>
 8004aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aec:	f003 0304 	and.w	r3, r3, #4
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d002      	beq.n	8004afa <_PrintInt+0x5e>
    FieldWidth--;
 8004af4:	6a3b      	ldr	r3, [r7, #32]
 8004af6:	3b01      	subs	r3, #1
 8004af8:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 8004afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004afc:	f003 0302 	and.w	r3, r3, #2
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d002      	beq.n	8004b0a <_PrintInt+0x6e>
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d016      	beq.n	8004b38 <_PrintInt+0x9c>
 8004b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b0c:	f003 0301 	and.w	r3, r3, #1
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d111      	bne.n	8004b38 <_PrintInt+0x9c>
    if (FieldWidth != 0u) {
 8004b14:	6a3b      	ldr	r3, [r7, #32]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d00e      	beq.n	8004b38 <_PrintInt+0x9c>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8004b1a:	e006      	b.n	8004b2a <_PrintInt+0x8e>
        FieldWidth--;
 8004b1c:	6a3b      	ldr	r3, [r7, #32]
 8004b1e:	3b01      	subs	r3, #1
 8004b20:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 8004b22:	2120      	movs	r1, #32
 8004b24:	68f8      	ldr	r0, [r7, #12]
 8004b26:	f7ff fea7 	bl	8004878 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8004b2a:	6a3b      	ldr	r3, [r7, #32]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d003      	beq.n	8004b38 <_PrintInt+0x9c>
 8004b30:	697a      	ldr	r2, [r7, #20]
 8004b32:	6a3b      	ldr	r3, [r7, #32]
 8004b34:	429a      	cmp	r2, r3
 8004b36:	d3f1      	bcc.n	8004b1c <_PrintInt+0x80>
    }
  }
  //
  // Print sign if necessary
  //
  if (v < 0) {
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	da07      	bge.n	8004b4e <_PrintInt+0xb2>
    v = -v;
 8004b3e:	68bb      	ldr	r3, [r7, #8]
 8004b40:	425b      	negs	r3, r3
 8004b42:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, '-');
 8004b44:	212d      	movs	r1, #45	; 0x2d
 8004b46:	68f8      	ldr	r0, [r7, #12]
 8004b48:	f7ff fe96 	bl	8004878 <_StoreChar>
 8004b4c:	e008      	b.n	8004b60 <_PrintInt+0xc4>
  } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 8004b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b50:	f003 0304 	and.w	r3, r3, #4
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d003      	beq.n	8004b60 <_PrintInt+0xc4>
    _StoreChar(pBufferDesc, '+');
 8004b58:	212b      	movs	r1, #43	; 0x2b
 8004b5a:	68f8      	ldr	r0, [r7, #12]
 8004b5c:	f7ff fe8c 	bl	8004878 <_StoreChar>

  }
  //
  // Print leading zeros if necessary
  //
  if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 8004b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b62:	f003 0302 	and.w	r3, r3, #2
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d019      	beq.n	8004b9e <_PrintInt+0x102>
 8004b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b6c:	f003 0301 	and.w	r3, r3, #1
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d114      	bne.n	8004b9e <_PrintInt+0x102>
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d111      	bne.n	8004b9e <_PrintInt+0x102>
    if (FieldWidth != 0u) {
 8004b7a:	6a3b      	ldr	r3, [r7, #32]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d00e      	beq.n	8004b9e <_PrintInt+0x102>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8004b80:	e006      	b.n	8004b90 <_PrintInt+0xf4>
        FieldWidth--;
 8004b82:	6a3b      	ldr	r3, [r7, #32]
 8004b84:	3b01      	subs	r3, #1
 8004b86:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, '0');
 8004b88:	2130      	movs	r1, #48	; 0x30
 8004b8a:	68f8      	ldr	r0, [r7, #12]
 8004b8c:	f7ff fe74 	bl	8004878 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8004b90:	6a3b      	ldr	r3, [r7, #32]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d003      	beq.n	8004b9e <_PrintInt+0x102>
 8004b96:	697a      	ldr	r2, [r7, #20]
 8004b98:	6a3b      	ldr	r3, [r7, #32]
 8004b9a:	429a      	cmp	r2, r3
 8004b9c:	d3f1      	bcc.n	8004b82 <_PrintInt+0xe6>
    }
  }
  //
  // Print number without sign
  //
  _PrintUnsigned(pBufferDesc, (unsigned int)v, Base, NumDigits, FieldWidth, FormatFlags);
 8004b9e:	68b9      	ldr	r1, [r7, #8]
 8004ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ba2:	9301      	str	r3, [sp, #4]
 8004ba4:	6a3b      	ldr	r3, [r7, #32]
 8004ba6:	9300      	str	r3, [sp, #0]
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	687a      	ldr	r2, [r7, #4]
 8004bac:	68f8      	ldr	r0, [r7, #12]
 8004bae:	f7ff fedf 	bl	8004970 <_PrintUnsigned>
}
 8004bb2:	bf00      	nop
 8004bb4:	3718      	adds	r7, #24
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	bd80      	pop	{r7, pc}
	...

08004bbc <_VPrintTarget>:
*  Parameters
*    sFormat      Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static void _VPrintTarget(const char* sFormat, U32 Options, va_list* pParamList) {
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b098      	sub	sp, #96	; 0x60
 8004bc0:	af02      	add	r7, sp, #8
 8004bc2:	60f8      	str	r0, [r7, #12]
 8004bc4:	60b9      	str	r1, [r7, #8]
 8004bc6:	607a      	str	r2, [r7, #4]
  U8*           pPayloadStart;
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
  SEGGER_SYSVIEW_LOCK();
#else
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8004bc8:	f3ef 8311 	mrs	r3, BASEPRI
 8004bcc:	f04f 0120 	mov.w	r1, #32
 8004bd0:	f381 8811 	msr	BASEPRI, r1
 8004bd4:	633b      	str	r3, [r7, #48]	; 0x30
 8004bd6:	48b7      	ldr	r0, [pc, #732]	; (8004eb4 <_VPrintTarget+0x2f8>)
 8004bd8:	f7ff fc73 	bl	80044c2 <_PreparePacket>
 8004bdc:	62f8      	str	r0, [r7, #44]	; 0x2c
#endif

#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  BufferDesc.pBuffer        = aPacket;
#else
  BufferDesc.pBuffer        = _aPacket;
 8004bde:	4bb5      	ldr	r3, [pc, #724]	; (8004eb4 <_VPrintTarget+0x2f8>)
 8004be0:	617b      	str	r3, [r7, #20]
#endif
  BufferDesc.Cnt            = 0u;
 8004be2:	2300      	movs	r3, #0
 8004be4:	627b      	str	r3, [r7, #36]	; 0x24
  BufferDesc.pPayloadStart  = pPayloadStart;
 8004be6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004be8:	61fb      	str	r3, [r7, #28]
  BufferDesc.pPayload       = BufferDesc.pPayloadStart + 1u;
 8004bea:	69fb      	ldr	r3, [r7, #28]
 8004bec:	3301      	adds	r3, #1
 8004bee:	61bb      	str	r3, [r7, #24]
  BufferDesc.Options        =  Options;
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	623b      	str	r3, [r7, #32]

  do {
    c = *sFormat;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	781b      	ldrb	r3, [r3, #0]
 8004bf8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    sFormat++;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	3301      	adds	r3, #1
 8004c00:	60fb      	str	r3, [r7, #12]
    if (c == 0u) {
 8004c02:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	f000 8183 	beq.w	8004f12 <_VPrintTarget+0x356>
      break;
    }
    if (c == '%') {
 8004c0c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004c10:	2b25      	cmp	r3, #37	; 0x25
 8004c12:	f040 8170 	bne.w	8004ef6 <_VPrintTarget+0x33a>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 8004c16:	2300      	movs	r3, #0
 8004c18:	64bb      	str	r3, [r7, #72]	; 0x48
      v = 1;
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	653b      	str	r3, [r7, #80]	; 0x50
      do {
        c = *sFormat;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	781b      	ldrb	r3, [r3, #0]
 8004c22:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        switch (c) {
 8004c26:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004c2a:	3b23      	subs	r3, #35	; 0x23
 8004c2c:	2b0d      	cmp	r3, #13
 8004c2e:	d83f      	bhi.n	8004cb0 <_VPrintTarget+0xf4>
 8004c30:	a201      	add	r2, pc, #4	; (adr r2, 8004c38 <_VPrintTarget+0x7c>)
 8004c32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c36:	bf00      	nop
 8004c38:	08004ca1 	.word	0x08004ca1
 8004c3c:	08004cb1 	.word	0x08004cb1
 8004c40:	08004cb1 	.word	0x08004cb1
 8004c44:	08004cb1 	.word	0x08004cb1
 8004c48:	08004cb1 	.word	0x08004cb1
 8004c4c:	08004cb1 	.word	0x08004cb1
 8004c50:	08004cb1 	.word	0x08004cb1
 8004c54:	08004cb1 	.word	0x08004cb1
 8004c58:	08004c91 	.word	0x08004c91
 8004c5c:	08004cb1 	.word	0x08004cb1
 8004c60:	08004c71 	.word	0x08004c71
 8004c64:	08004cb1 	.word	0x08004cb1
 8004c68:	08004cb1 	.word	0x08004cb1
 8004c6c:	08004c81 	.word	0x08004c81
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 8004c70:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c72:	f043 0301 	orr.w	r3, r3, #1
 8004c76:	64bb      	str	r3, [r7, #72]	; 0x48
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	3301      	adds	r3, #1
 8004c7c:	60fb      	str	r3, [r7, #12]
 8004c7e:	e01a      	b.n	8004cb6 <_VPrintTarget+0xfa>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 8004c80:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c82:	f043 0302 	orr.w	r3, r3, #2
 8004c86:	64bb      	str	r3, [r7, #72]	; 0x48
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	3301      	adds	r3, #1
 8004c8c:	60fb      	str	r3, [r7, #12]
 8004c8e:	e012      	b.n	8004cb6 <_VPrintTarget+0xfa>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 8004c90:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c92:	f043 0304 	orr.w	r3, r3, #4
 8004c96:	64bb      	str	r3, [r7, #72]	; 0x48
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	3301      	adds	r3, #1
 8004c9c:	60fb      	str	r3, [r7, #12]
 8004c9e:	e00a      	b.n	8004cb6 <_VPrintTarget+0xfa>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 8004ca0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004ca2:	f043 0308 	orr.w	r3, r3, #8
 8004ca6:	64bb      	str	r3, [r7, #72]	; 0x48
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	3301      	adds	r3, #1
 8004cac:	60fb      	str	r3, [r7, #12]
 8004cae:	e002      	b.n	8004cb6 <_VPrintTarget+0xfa>
        default:  v = 0; break;
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	653b      	str	r3, [r7, #80]	; 0x50
 8004cb4:	bf00      	nop
        }
      } while (v);
 8004cb6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d1b0      	bne.n	8004c1e <_VPrintTarget+0x62>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	647b      	str	r3, [r7, #68]	; 0x44
      do {
        c = *sFormat;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	781b      	ldrb	r3, [r3, #0]
 8004cc4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        if ((c < '0') || (c > '9')) {
 8004cc8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004ccc:	2b2f      	cmp	r3, #47	; 0x2f
 8004cce:	d912      	bls.n	8004cf6 <_VPrintTarget+0x13a>
 8004cd0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004cd4:	2b39      	cmp	r3, #57	; 0x39
 8004cd6:	d80e      	bhi.n	8004cf6 <_VPrintTarget+0x13a>
          break;
        }
        sFormat++;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	3301      	adds	r3, #1
 8004cdc:	60fb      	str	r3, [r7, #12]
        FieldWidth = (FieldWidth * 10u) + ((unsigned int)c - '0');
 8004cde:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004ce0:	4613      	mov	r3, r2
 8004ce2:	009b      	lsls	r3, r3, #2
 8004ce4:	4413      	add	r3, r2
 8004ce6:	005b      	lsls	r3, r3, #1
 8004ce8:	461a      	mov	r2, r3
 8004cea:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004cee:	4413      	add	r3, r2
 8004cf0:	3b30      	subs	r3, #48	; 0x30
 8004cf2:	647b      	str	r3, [r7, #68]	; 0x44
        c = *sFormat;
 8004cf4:	e7e4      	b.n	8004cc0 <_VPrintTarget+0x104>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	64fb      	str	r3, [r7, #76]	; 0x4c
      c = *sFormat;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	781b      	ldrb	r3, [r3, #0]
 8004cfe:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      if (c == '.') {
 8004d02:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004d06:	2b2e      	cmp	r3, #46	; 0x2e
 8004d08:	d11d      	bne.n	8004d46 <_VPrintTarget+0x18a>
        sFormat++;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	3301      	adds	r3, #1
 8004d0e:	60fb      	str	r3, [r7, #12]
        do {
          c = *sFormat;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	781b      	ldrb	r3, [r3, #0]
 8004d14:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          if ((c < '0') || (c > '9')) {
 8004d18:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004d1c:	2b2f      	cmp	r3, #47	; 0x2f
 8004d1e:	d912      	bls.n	8004d46 <_VPrintTarget+0x18a>
 8004d20:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004d24:	2b39      	cmp	r3, #57	; 0x39
 8004d26:	d80e      	bhi.n	8004d46 <_VPrintTarget+0x18a>
            break;
          }
          sFormat++;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	3301      	adds	r3, #1
 8004d2c:	60fb      	str	r3, [r7, #12]
          NumDigits = NumDigits * 10u + ((unsigned int)c - '0');
 8004d2e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004d30:	4613      	mov	r3, r2
 8004d32:	009b      	lsls	r3, r3, #2
 8004d34:	4413      	add	r3, r2
 8004d36:	005b      	lsls	r3, r3, #1
 8004d38:	461a      	mov	r2, r3
 8004d3a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004d3e:	4413      	add	r3, r2
 8004d40:	3b30      	subs	r3, #48	; 0x30
 8004d42:	64fb      	str	r3, [r7, #76]	; 0x4c
          c = *sFormat;
 8004d44:	e7e4      	b.n	8004d10 <_VPrintTarget+0x154>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	781b      	ldrb	r3, [r3, #0]
 8004d4a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      do {
        if ((c == 'l') || (c == 'h')) {
 8004d4e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004d52:	2b6c      	cmp	r3, #108	; 0x6c
 8004d54:	d003      	beq.n	8004d5e <_VPrintTarget+0x1a2>
 8004d56:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004d5a:	2b68      	cmp	r3, #104	; 0x68
 8004d5c:	d107      	bne.n	8004d6e <_VPrintTarget+0x1b2>
          c = *sFormat;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	781b      	ldrb	r3, [r3, #0]
 8004d62:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          sFormat++;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	3301      	adds	r3, #1
 8004d6a:	60fb      	str	r3, [r7, #12]
        if ((c == 'l') || (c == 'h')) {
 8004d6c:	e7ef      	b.n	8004d4e <_VPrintTarget+0x192>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 8004d6e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004d72:	2b25      	cmp	r3, #37	; 0x25
 8004d74:	f000 80b3 	beq.w	8004ede <_VPrintTarget+0x322>
 8004d78:	2b25      	cmp	r3, #37	; 0x25
 8004d7a:	f2c0 80b7 	blt.w	8004eec <_VPrintTarget+0x330>
 8004d7e:	2b78      	cmp	r3, #120	; 0x78
 8004d80:	f300 80b4 	bgt.w	8004eec <_VPrintTarget+0x330>
 8004d84:	2b58      	cmp	r3, #88	; 0x58
 8004d86:	f2c0 80b1 	blt.w	8004eec <_VPrintTarget+0x330>
 8004d8a:	3b58      	subs	r3, #88	; 0x58
 8004d8c:	2b20      	cmp	r3, #32
 8004d8e:	f200 80ad 	bhi.w	8004eec <_VPrintTarget+0x330>
 8004d92:	a201      	add	r2, pc, #4	; (adr r2, 8004d98 <_VPrintTarget+0x1dc>)
 8004d94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d98:	08004e8f 	.word	0x08004e8f
 8004d9c:	08004eed 	.word	0x08004eed
 8004da0:	08004eed 	.word	0x08004eed
 8004da4:	08004eed 	.word	0x08004eed
 8004da8:	08004eed 	.word	0x08004eed
 8004dac:	08004eed 	.word	0x08004eed
 8004db0:	08004eed 	.word	0x08004eed
 8004db4:	08004eed 	.word	0x08004eed
 8004db8:	08004eed 	.word	0x08004eed
 8004dbc:	08004eed 	.word	0x08004eed
 8004dc0:	08004eed 	.word	0x08004eed
 8004dc4:	08004e1d 	.word	0x08004e1d
 8004dc8:	08004e43 	.word	0x08004e43
 8004dcc:	08004eed 	.word	0x08004eed
 8004dd0:	08004eed 	.word	0x08004eed
 8004dd4:	08004eed 	.word	0x08004eed
 8004dd8:	08004eed 	.word	0x08004eed
 8004ddc:	08004eed 	.word	0x08004eed
 8004de0:	08004eed 	.word	0x08004eed
 8004de4:	08004eed 	.word	0x08004eed
 8004de8:	08004eed 	.word	0x08004eed
 8004dec:	08004eed 	.word	0x08004eed
 8004df0:	08004eed 	.word	0x08004eed
 8004df4:	08004eed 	.word	0x08004eed
 8004df8:	08004eb9 	.word	0x08004eb9
 8004dfc:	08004eed 	.word	0x08004eed
 8004e00:	08004eed 	.word	0x08004eed
 8004e04:	08004eed 	.word	0x08004eed
 8004e08:	08004eed 	.word	0x08004eed
 8004e0c:	08004e69 	.word	0x08004e69
 8004e10:	08004eed 	.word	0x08004eed
 8004e14:	08004eed 	.word	0x08004eed
 8004e18:	08004e8f 	.word	0x08004e8f
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	1d19      	adds	r1, r3, #4
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	6011      	str	r1, [r2, #0]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	653b      	str	r3, [r7, #80]	; 0x50
        c0 = (char)v;
 8004e2a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004e2c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        _StoreChar(&BufferDesc, c0);
 8004e30:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8004e34:	f107 0314 	add.w	r3, r7, #20
 8004e38:	4611      	mov	r1, r2
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	f7ff fd1c 	bl	8004878 <_StoreChar>
        break;
 8004e40:	e055      	b.n	8004eee <_VPrintTarget+0x332>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	1d19      	adds	r1, r3, #4
 8004e48:	687a      	ldr	r2, [r7, #4]
 8004e4a:	6011      	str	r1, [r2, #0]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 8004e50:	f107 0014 	add.w	r0, r7, #20
 8004e54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e56:	9301      	str	r3, [sp, #4]
 8004e58:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004e5a:	9300      	str	r3, [sp, #0]
 8004e5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e5e:	220a      	movs	r2, #10
 8004e60:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004e62:	f7ff fe1b 	bl	8004a9c <_PrintInt>
        break;
 8004e66:	e042      	b.n	8004eee <_VPrintTarget+0x332>
      case 'u':
        v = va_arg(*pParamList, int);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	1d19      	adds	r1, r3, #4
 8004e6e:	687a      	ldr	r2, [r7, #4]
 8004e70:	6011      	str	r1, [r2, #0]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 10u, NumDigits, FieldWidth, FormatFlags);
 8004e76:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004e78:	f107 0014 	add.w	r0, r7, #20
 8004e7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e7e:	9301      	str	r3, [sp, #4]
 8004e80:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004e82:	9300      	str	r3, [sp, #0]
 8004e84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e86:	220a      	movs	r2, #10
 8004e88:	f7ff fd72 	bl	8004970 <_PrintUnsigned>
        break;
 8004e8c:	e02f      	b.n	8004eee <_VPrintTarget+0x332>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	1d19      	adds	r1, r3, #4
 8004e94:	687a      	ldr	r2, [r7, #4]
 8004e96:	6011      	str	r1, [r2, #0]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, NumDigits, FieldWidth, FormatFlags);
 8004e9c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004e9e:	f107 0014 	add.w	r0, r7, #20
 8004ea2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004ea4:	9301      	str	r3, [sp, #4]
 8004ea6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004ea8:	9300      	str	r3, [sp, #0]
 8004eaa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004eac:	2210      	movs	r2, #16
 8004eae:	f7ff fd5f 	bl	8004970 <_PrintUnsigned>
        break;
 8004eb2:	e01c      	b.n	8004eee <_VPrintTarget+0x332>
 8004eb4:	200143b0 	.word	0x200143b0
      case 'p':
        v = va_arg(*pParamList, int);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	1d19      	adds	r1, r3, #4
 8004ebe:	687a      	ldr	r2, [r7, #4]
 8004ec0:	6011      	str	r1, [r2, #0]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, 8u, 8u, 0u);
 8004ec6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004ec8:	f107 0014 	add.w	r0, r7, #20
 8004ecc:	2300      	movs	r3, #0
 8004ece:	9301      	str	r3, [sp, #4]
 8004ed0:	2308      	movs	r3, #8
 8004ed2:	9300      	str	r3, [sp, #0]
 8004ed4:	2308      	movs	r3, #8
 8004ed6:	2210      	movs	r2, #16
 8004ed8:	f7ff fd4a 	bl	8004970 <_PrintUnsigned>
        break;
 8004edc:	e007      	b.n	8004eee <_VPrintTarget+0x332>
      case '%':
        _StoreChar(&BufferDesc, '%');
 8004ede:	f107 0314 	add.w	r3, r7, #20
 8004ee2:	2125      	movs	r1, #37	; 0x25
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	f7ff fcc7 	bl	8004878 <_StoreChar>
        break;
 8004eea:	e000      	b.n	8004eee <_VPrintTarget+0x332>
      default:
        break;
 8004eec:	bf00      	nop
      }
      sFormat++;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	3301      	adds	r3, #1
 8004ef2:	60fb      	str	r3, [r7, #12]
 8004ef4:	e007      	b.n	8004f06 <_VPrintTarget+0x34a>
    } else {
      _StoreChar(&BufferDesc, c);
 8004ef6:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8004efa:	f107 0314 	add.w	r3, r7, #20
 8004efe:	4611      	mov	r1, r2
 8004f00:	4618      	mov	r0, r3
 8004f02:	f7ff fcb9 	bl	8004878 <_StoreChar>
    }
  } while (*sFormat);
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	781b      	ldrb	r3, [r3, #0]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	f47f ae72 	bne.w	8004bf4 <_VPrintTarget+0x38>
 8004f10:	e000      	b.n	8004f14 <_VPrintTarget+0x358>
      break;
 8004f12:	bf00      	nop

  //
  // Write remaining data, if any
  //
  if (BufferDesc.Cnt != 0u) {
 8004f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d041      	beq.n	8004f9e <_VPrintTarget+0x3e2>
    *(BufferDesc.pPayloadStart) = BufferDesc.Cnt;
 8004f1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f1c:	69fb      	ldr	r3, [r7, #28]
 8004f1e:	b2d2      	uxtb	r2, r2
 8004f20:	701a      	strb	r2, [r3, #0]
    ENCODE_U32(BufferDesc.pPayload, BufferDesc.Options);
 8004f22:	69bb      	ldr	r3, [r7, #24]
 8004f24:	643b      	str	r3, [r7, #64]	; 0x40
 8004f26:	6a3b      	ldr	r3, [r7, #32]
 8004f28:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004f2a:	e00b      	b.n	8004f44 <_VPrintTarget+0x388>
 8004f2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f2e:	b2da      	uxtb	r2, r3
 8004f30:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004f32:	1c59      	adds	r1, r3, #1
 8004f34:	6439      	str	r1, [r7, #64]	; 0x40
 8004f36:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004f3a:	b2d2      	uxtb	r2, r2
 8004f3c:	701a      	strb	r2, [r3, #0]
 8004f3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f40:	09db      	lsrs	r3, r3, #7
 8004f42:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004f44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f46:	2b7f      	cmp	r3, #127	; 0x7f
 8004f48:	d8f0      	bhi.n	8004f2c <_VPrintTarget+0x370>
 8004f4a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004f4c:	1c5a      	adds	r2, r3, #1
 8004f4e:	643a      	str	r2, [r7, #64]	; 0x40
 8004f50:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004f52:	b2d2      	uxtb	r2, r2
 8004f54:	701a      	strb	r2, [r3, #0]
 8004f56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004f58:	61bb      	str	r3, [r7, #24]
    ENCODE_U32(BufferDesc.pPayload, 0);
 8004f5a:	69bb      	ldr	r3, [r7, #24]
 8004f5c:	63bb      	str	r3, [r7, #56]	; 0x38
 8004f5e:	2300      	movs	r3, #0
 8004f60:	637b      	str	r3, [r7, #52]	; 0x34
 8004f62:	e00b      	b.n	8004f7c <_VPrintTarget+0x3c0>
 8004f64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f66:	b2da      	uxtb	r2, r3
 8004f68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f6a:	1c59      	adds	r1, r3, #1
 8004f6c:	63b9      	str	r1, [r7, #56]	; 0x38
 8004f6e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004f72:	b2d2      	uxtb	r2, r2
 8004f74:	701a      	strb	r2, [r3, #0]
 8004f76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f78:	09db      	lsrs	r3, r3, #7
 8004f7a:	637b      	str	r3, [r7, #52]	; 0x34
 8004f7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f7e:	2b7f      	cmp	r3, #127	; 0x7f
 8004f80:	d8f0      	bhi.n	8004f64 <_VPrintTarget+0x3a8>
 8004f82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f84:	1c5a      	adds	r2, r3, #1
 8004f86:	63ba      	str	r2, [r7, #56]	; 0x38
 8004f88:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004f8a:	b2d2      	uxtb	r2, r2
 8004f8c:	701a      	strb	r2, [r3, #0]
 8004f8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f90:	61bb      	str	r3, [r7, #24]
    _SendPacket(BufferDesc.pPayloadStart, BufferDesc.pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8004f92:	69fb      	ldr	r3, [r7, #28]
 8004f94:	69b9      	ldr	r1, [r7, #24]
 8004f96:	221a      	movs	r2, #26
 8004f98:	4618      	mov	r0, r3
 8004f9a:	f7ff fb85 	bl	80046a8 <_SendPacket>
  }
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  SEGGER_SYSVIEW_UNLOCK();
  RECORD_END();
#else
  RECORD_END();
 8004f9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fa0:	f383 8811 	msr	BASEPRI, r3
#endif
}
 8004fa4:	bf00      	nop
 8004fa6:	3758      	adds	r7, #88	; 0x58
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	bd80      	pop	{r7, pc}

08004fac <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b086      	sub	sp, #24
 8004fb0:	af02      	add	r7, sp, #8
 8004fb2:	60f8      	str	r0, [r7, #12]
 8004fb4:	60b9      	str	r1, [r7, #8]
 8004fb6:	607a      	str	r2, [r7, #4]
 8004fb8:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8004fba:	2300      	movs	r3, #0
 8004fbc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004fc0:	4917      	ldr	r1, [pc, #92]	; (8005020 <SEGGER_SYSVIEW_Init+0x74>)
 8004fc2:	4818      	ldr	r0, [pc, #96]	; (8005024 <SEGGER_SYSVIEW_Init+0x78>)
 8004fc4:	f7ff f93c 	bl	8004240 <SEGGER_RTT_AllocUpBuffer>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	b2da      	uxtb	r2, r3
 8004fcc:	4b16      	ldr	r3, [pc, #88]	; (8005028 <SEGGER_SYSVIEW_Init+0x7c>)
 8004fce:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8004fd0:	4b15      	ldr	r3, [pc, #84]	; (8005028 <SEGGER_SYSVIEW_Init+0x7c>)
 8004fd2:	785a      	ldrb	r2, [r3, #1]
 8004fd4:	4b14      	ldr	r3, [pc, #80]	; (8005028 <SEGGER_SYSVIEW_Init+0x7c>)
 8004fd6:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8004fd8:	4b13      	ldr	r3, [pc, #76]	; (8005028 <SEGGER_SYSVIEW_Init+0x7c>)
 8004fda:	7e1b      	ldrb	r3, [r3, #24]
 8004fdc:	4618      	mov	r0, r3
 8004fde:	2300      	movs	r3, #0
 8004fe0:	9300      	str	r3, [sp, #0]
 8004fe2:	2308      	movs	r3, #8
 8004fe4:	4a11      	ldr	r2, [pc, #68]	; (800502c <SEGGER_SYSVIEW_Init+0x80>)
 8004fe6:	490f      	ldr	r1, [pc, #60]	; (8005024 <SEGGER_SYSVIEW_Init+0x78>)
 8004fe8:	f7ff f9ae 	bl	8004348 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8004fec:	4b0e      	ldr	r3, [pc, #56]	; (8005028 <SEGGER_SYSVIEW_Init+0x7c>)
 8004fee:	2200      	movs	r2, #0
 8004ff0:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004ff2:	4b0f      	ldr	r3, [pc, #60]	; (8005030 <SEGGER_SYSVIEW_Init+0x84>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4a0c      	ldr	r2, [pc, #48]	; (8005028 <SEGGER_SYSVIEW_Init+0x7c>)
 8004ff8:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8004ffa:	4a0b      	ldr	r2, [pc, #44]	; (8005028 <SEGGER_SYSVIEW_Init+0x7c>)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8005000:	4a09      	ldr	r2, [pc, #36]	; (8005028 <SEGGER_SYSVIEW_Init+0x7c>)
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8005006:	4a08      	ldr	r2, [pc, #32]	; (8005028 <SEGGER_SYSVIEW_Init+0x7c>)
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 800500c:	4a06      	ldr	r2, [pc, #24]	; (8005028 <SEGGER_SYSVIEW_Init+0x7c>)
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8005012:	4b05      	ldr	r3, [pc, #20]	; (8005028 <SEGGER_SYSVIEW_Init+0x7c>)
 8005014:	2200      	movs	r2, #0
 8005016:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8005018:	bf00      	nop
 800501a:	3710      	adds	r7, #16
 800501c:	46bd      	mov	sp, r7
 800501e:	bd80      	pop	{r7, pc}
 8005020:	20013378 	.word	0x20013378
 8005024:	080067d0 	.word	0x080067d0
 8005028:	20014380 	.word	0x20014380
 800502c:	20014378 	.word	0x20014378
 8005030:	e0001004 	.word	0xe0001004

08005034 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8005034:	b480      	push	{r7}
 8005036:	b083      	sub	sp, #12
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 800503c:	4a04      	ldr	r2, [pc, #16]	; (8005050 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6113      	str	r3, [r2, #16]
}
 8005042:	bf00      	nop
 8005044:	370c      	adds	r7, #12
 8005046:	46bd      	mov	sp, r7
 8005048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504c:	4770      	bx	lr
 800504e:	bf00      	nop
 8005050:	20014380 	.word	0x20014380

08005054 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8005054:	b580      	push	{r7, lr}
 8005056:	b084      	sub	sp, #16
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800505c:	f3ef 8311 	mrs	r3, BASEPRI
 8005060:	f04f 0120 	mov.w	r1, #32
 8005064:	f381 8811 	msr	BASEPRI, r1
 8005068:	60fb      	str	r3, [r7, #12]
 800506a:	4808      	ldr	r0, [pc, #32]	; (800508c <SEGGER_SYSVIEW_RecordVoid+0x38>)
 800506c:	f7ff fa29 	bl	80044c2 <_PreparePacket>
 8005070:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8005072:	687a      	ldr	r2, [r7, #4]
 8005074:	68b9      	ldr	r1, [r7, #8]
 8005076:	68b8      	ldr	r0, [r7, #8]
 8005078:	f7ff fb16 	bl	80046a8 <_SendPacket>
  RECORD_END();
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	f383 8811 	msr	BASEPRI, r3
}
 8005082:	bf00      	nop
 8005084:	3710      	adds	r7, #16
 8005086:	46bd      	mov	sp, r7
 8005088:	bd80      	pop	{r7, pc}
 800508a:	bf00      	nop
 800508c:	200143b0 	.word	0x200143b0

08005090 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8005090:	b580      	push	{r7, lr}
 8005092:	b088      	sub	sp, #32
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
 8005098:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800509a:	f3ef 8311 	mrs	r3, BASEPRI
 800509e:	f04f 0120 	mov.w	r1, #32
 80050a2:	f381 8811 	msr	BASEPRI, r1
 80050a6:	617b      	str	r3, [r7, #20]
 80050a8:	4816      	ldr	r0, [pc, #88]	; (8005104 <SEGGER_SYSVIEW_RecordU32+0x74>)
 80050aa:	f7ff fa0a 	bl	80044c2 <_PreparePacket>
 80050ae:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80050b0:	693b      	ldr	r3, [r7, #16]
 80050b2:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	61fb      	str	r3, [r7, #28]
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	61bb      	str	r3, [r7, #24]
 80050bc:	e00b      	b.n	80050d6 <SEGGER_SYSVIEW_RecordU32+0x46>
 80050be:	69bb      	ldr	r3, [r7, #24]
 80050c0:	b2da      	uxtb	r2, r3
 80050c2:	69fb      	ldr	r3, [r7, #28]
 80050c4:	1c59      	adds	r1, r3, #1
 80050c6:	61f9      	str	r1, [r7, #28]
 80050c8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80050cc:	b2d2      	uxtb	r2, r2
 80050ce:	701a      	strb	r2, [r3, #0]
 80050d0:	69bb      	ldr	r3, [r7, #24]
 80050d2:	09db      	lsrs	r3, r3, #7
 80050d4:	61bb      	str	r3, [r7, #24]
 80050d6:	69bb      	ldr	r3, [r7, #24]
 80050d8:	2b7f      	cmp	r3, #127	; 0x7f
 80050da:	d8f0      	bhi.n	80050be <SEGGER_SYSVIEW_RecordU32+0x2e>
 80050dc:	69fb      	ldr	r3, [r7, #28]
 80050de:	1c5a      	adds	r2, r3, #1
 80050e0:	61fa      	str	r2, [r7, #28]
 80050e2:	69ba      	ldr	r2, [r7, #24]
 80050e4:	b2d2      	uxtb	r2, r2
 80050e6:	701a      	strb	r2, [r3, #0]
 80050e8:	69fb      	ldr	r3, [r7, #28]
 80050ea:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80050ec:	687a      	ldr	r2, [r7, #4]
 80050ee:	68f9      	ldr	r1, [r7, #12]
 80050f0:	6938      	ldr	r0, [r7, #16]
 80050f2:	f7ff fad9 	bl	80046a8 <_SendPacket>
  RECORD_END();
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	f383 8811 	msr	BASEPRI, r3
}
 80050fc:	bf00      	nop
 80050fe:	3720      	adds	r7, #32
 8005100:	46bd      	mov	sp, r7
 8005102:	bd80      	pop	{r7, pc}
 8005104:	200143b0 	.word	0x200143b0

08005108 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8005108:	b580      	push	{r7, lr}
 800510a:	b08c      	sub	sp, #48	; 0x30
 800510c:	af00      	add	r7, sp, #0
 800510e:	60f8      	str	r0, [r7, #12]
 8005110:	60b9      	str	r1, [r7, #8]
 8005112:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8005114:	f3ef 8311 	mrs	r3, BASEPRI
 8005118:	f04f 0120 	mov.w	r1, #32
 800511c:	f381 8811 	msr	BASEPRI, r1
 8005120:	61fb      	str	r3, [r7, #28]
 8005122:	4825      	ldr	r0, [pc, #148]	; (80051b8 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8005124:	f7ff f9cd 	bl	80044c2 <_PreparePacket>
 8005128:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800512a:	69bb      	ldr	r3, [r7, #24]
 800512c:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800512e:	697b      	ldr	r3, [r7, #20]
 8005130:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	62bb      	str	r3, [r7, #40]	; 0x28
 8005136:	e00b      	b.n	8005150 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8005138:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800513a:	b2da      	uxtb	r2, r3
 800513c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800513e:	1c59      	adds	r1, r3, #1
 8005140:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005142:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005146:	b2d2      	uxtb	r2, r2
 8005148:	701a      	strb	r2, [r3, #0]
 800514a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800514c:	09db      	lsrs	r3, r3, #7
 800514e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005150:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005152:	2b7f      	cmp	r3, #127	; 0x7f
 8005154:	d8f0      	bhi.n	8005138 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8005156:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005158:	1c5a      	adds	r2, r3, #1
 800515a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800515c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800515e:	b2d2      	uxtb	r2, r2
 8005160:	701a      	strb	r2, [r3, #0]
 8005162:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005164:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	627b      	str	r3, [r7, #36]	; 0x24
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	623b      	str	r3, [r7, #32]
 800516e:	e00b      	b.n	8005188 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8005170:	6a3b      	ldr	r3, [r7, #32]
 8005172:	b2da      	uxtb	r2, r3
 8005174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005176:	1c59      	adds	r1, r3, #1
 8005178:	6279      	str	r1, [r7, #36]	; 0x24
 800517a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800517e:	b2d2      	uxtb	r2, r2
 8005180:	701a      	strb	r2, [r3, #0]
 8005182:	6a3b      	ldr	r3, [r7, #32]
 8005184:	09db      	lsrs	r3, r3, #7
 8005186:	623b      	str	r3, [r7, #32]
 8005188:	6a3b      	ldr	r3, [r7, #32]
 800518a:	2b7f      	cmp	r3, #127	; 0x7f
 800518c:	d8f0      	bhi.n	8005170 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800518e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005190:	1c5a      	adds	r2, r3, #1
 8005192:	627a      	str	r2, [r7, #36]	; 0x24
 8005194:	6a3a      	ldr	r2, [r7, #32]
 8005196:	b2d2      	uxtb	r2, r2
 8005198:	701a      	strb	r2, [r3, #0]
 800519a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800519c:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800519e:	68fa      	ldr	r2, [r7, #12]
 80051a0:	6979      	ldr	r1, [r7, #20]
 80051a2:	69b8      	ldr	r0, [r7, #24]
 80051a4:	f7ff fa80 	bl	80046a8 <_SendPacket>
  RECORD_END();
 80051a8:	69fb      	ldr	r3, [r7, #28]
 80051aa:	f383 8811 	msr	BASEPRI, r3
}
 80051ae:	bf00      	nop
 80051b0:	3730      	adds	r7, #48	; 0x30
 80051b2:	46bd      	mov	sp, r7
 80051b4:	bd80      	pop	{r7, pc}
 80051b6:	bf00      	nop
 80051b8:	200143b0 	.word	0x200143b0

080051bc <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 80051bc:	b580      	push	{r7, lr}
 80051be:	b08c      	sub	sp, #48	; 0x30
 80051c0:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 80051c2:	4b59      	ldr	r3, [pc, #356]	; (8005328 <SEGGER_SYSVIEW_Start+0x16c>)
 80051c4:	2201      	movs	r2, #1
 80051c6:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 80051c8:	f3ef 8311 	mrs	r3, BASEPRI
 80051cc:	f04f 0120 	mov.w	r1, #32
 80051d0:	f381 8811 	msr	BASEPRI, r1
 80051d4:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 80051d6:	4b54      	ldr	r3, [pc, #336]	; (8005328 <SEGGER_SYSVIEW_Start+0x16c>)
 80051d8:	785b      	ldrb	r3, [r3, #1]
 80051da:	220a      	movs	r2, #10
 80051dc:	4953      	ldr	r1, [pc, #332]	; (800532c <SEGGER_SYSVIEW_Start+0x170>)
 80051de:	4618      	mov	r0, r3
 80051e0:	f7fb f816 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
 80051ea:	f7fe fcfd 	bl	8003be8 <HIF_UART_EnableTXEInterrupt>
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 80051ee:	200a      	movs	r0, #10
 80051f0:	f7ff ff30 	bl	8005054 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80051f4:	f3ef 8311 	mrs	r3, BASEPRI
 80051f8:	f04f 0120 	mov.w	r1, #32
 80051fc:	f381 8811 	msr	BASEPRI, r1
 8005200:	60bb      	str	r3, [r7, #8]
 8005202:	484b      	ldr	r0, [pc, #300]	; (8005330 <SEGGER_SYSVIEW_Start+0x174>)
 8005204:	f7ff f95d 	bl	80044c2 <_PreparePacket>
 8005208:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005212:	4b45      	ldr	r3, [pc, #276]	; (8005328 <SEGGER_SYSVIEW_Start+0x16c>)
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	62bb      	str	r3, [r7, #40]	; 0x28
 8005218:	e00b      	b.n	8005232 <SEGGER_SYSVIEW_Start+0x76>
 800521a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800521c:	b2da      	uxtb	r2, r3
 800521e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005220:	1c59      	adds	r1, r3, #1
 8005222:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005224:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005228:	b2d2      	uxtb	r2, r2
 800522a:	701a      	strb	r2, [r3, #0]
 800522c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800522e:	09db      	lsrs	r3, r3, #7
 8005230:	62bb      	str	r3, [r7, #40]	; 0x28
 8005232:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005234:	2b7f      	cmp	r3, #127	; 0x7f
 8005236:	d8f0      	bhi.n	800521a <SEGGER_SYSVIEW_Start+0x5e>
 8005238:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800523a:	1c5a      	adds	r2, r3, #1
 800523c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800523e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005240:	b2d2      	uxtb	r2, r2
 8005242:	701a      	strb	r2, [r3, #0]
 8005244:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005246:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	627b      	str	r3, [r7, #36]	; 0x24
 800524c:	4b36      	ldr	r3, [pc, #216]	; (8005328 <SEGGER_SYSVIEW_Start+0x16c>)
 800524e:	689b      	ldr	r3, [r3, #8]
 8005250:	623b      	str	r3, [r7, #32]
 8005252:	e00b      	b.n	800526c <SEGGER_SYSVIEW_Start+0xb0>
 8005254:	6a3b      	ldr	r3, [r7, #32]
 8005256:	b2da      	uxtb	r2, r3
 8005258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800525a:	1c59      	adds	r1, r3, #1
 800525c:	6279      	str	r1, [r7, #36]	; 0x24
 800525e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005262:	b2d2      	uxtb	r2, r2
 8005264:	701a      	strb	r2, [r3, #0]
 8005266:	6a3b      	ldr	r3, [r7, #32]
 8005268:	09db      	lsrs	r3, r3, #7
 800526a:	623b      	str	r3, [r7, #32]
 800526c:	6a3b      	ldr	r3, [r7, #32]
 800526e:	2b7f      	cmp	r3, #127	; 0x7f
 8005270:	d8f0      	bhi.n	8005254 <SEGGER_SYSVIEW_Start+0x98>
 8005272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005274:	1c5a      	adds	r2, r3, #1
 8005276:	627a      	str	r2, [r7, #36]	; 0x24
 8005278:	6a3a      	ldr	r2, [r7, #32]
 800527a:	b2d2      	uxtb	r2, r2
 800527c:	701a      	strb	r2, [r3, #0]
 800527e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005280:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	61fb      	str	r3, [r7, #28]
 8005286:	4b28      	ldr	r3, [pc, #160]	; (8005328 <SEGGER_SYSVIEW_Start+0x16c>)
 8005288:	691b      	ldr	r3, [r3, #16]
 800528a:	61bb      	str	r3, [r7, #24]
 800528c:	e00b      	b.n	80052a6 <SEGGER_SYSVIEW_Start+0xea>
 800528e:	69bb      	ldr	r3, [r7, #24]
 8005290:	b2da      	uxtb	r2, r3
 8005292:	69fb      	ldr	r3, [r7, #28]
 8005294:	1c59      	adds	r1, r3, #1
 8005296:	61f9      	str	r1, [r7, #28]
 8005298:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800529c:	b2d2      	uxtb	r2, r2
 800529e:	701a      	strb	r2, [r3, #0]
 80052a0:	69bb      	ldr	r3, [r7, #24]
 80052a2:	09db      	lsrs	r3, r3, #7
 80052a4:	61bb      	str	r3, [r7, #24]
 80052a6:	69bb      	ldr	r3, [r7, #24]
 80052a8:	2b7f      	cmp	r3, #127	; 0x7f
 80052aa:	d8f0      	bhi.n	800528e <SEGGER_SYSVIEW_Start+0xd2>
 80052ac:	69fb      	ldr	r3, [r7, #28]
 80052ae:	1c5a      	adds	r2, r3, #1
 80052b0:	61fa      	str	r2, [r7, #28]
 80052b2:	69ba      	ldr	r2, [r7, #24]
 80052b4:	b2d2      	uxtb	r2, r2
 80052b6:	701a      	strb	r2, [r3, #0]
 80052b8:	69fb      	ldr	r3, [r7, #28]
 80052ba:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	617b      	str	r3, [r7, #20]
 80052c0:	2300      	movs	r3, #0
 80052c2:	613b      	str	r3, [r7, #16]
 80052c4:	e00b      	b.n	80052de <SEGGER_SYSVIEW_Start+0x122>
 80052c6:	693b      	ldr	r3, [r7, #16]
 80052c8:	b2da      	uxtb	r2, r3
 80052ca:	697b      	ldr	r3, [r7, #20]
 80052cc:	1c59      	adds	r1, r3, #1
 80052ce:	6179      	str	r1, [r7, #20]
 80052d0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80052d4:	b2d2      	uxtb	r2, r2
 80052d6:	701a      	strb	r2, [r3, #0]
 80052d8:	693b      	ldr	r3, [r7, #16]
 80052da:	09db      	lsrs	r3, r3, #7
 80052dc:	613b      	str	r3, [r7, #16]
 80052de:	693b      	ldr	r3, [r7, #16]
 80052e0:	2b7f      	cmp	r3, #127	; 0x7f
 80052e2:	d8f0      	bhi.n	80052c6 <SEGGER_SYSVIEW_Start+0x10a>
 80052e4:	697b      	ldr	r3, [r7, #20]
 80052e6:	1c5a      	adds	r2, r3, #1
 80052e8:	617a      	str	r2, [r7, #20]
 80052ea:	693a      	ldr	r2, [r7, #16]
 80052ec:	b2d2      	uxtb	r2, r2
 80052ee:	701a      	strb	r2, [r3, #0]
 80052f0:	697b      	ldr	r3, [r7, #20]
 80052f2:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80052f4:	2218      	movs	r2, #24
 80052f6:	6839      	ldr	r1, [r7, #0]
 80052f8:	6878      	ldr	r0, [r7, #4]
 80052fa:	f7ff f9d5 	bl	80046a8 <_SendPacket>
      RECORD_END();
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8005304:	4b08      	ldr	r3, [pc, #32]	; (8005328 <SEGGER_SYSVIEW_Start+0x16c>)
 8005306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005308:	2b00      	cmp	r3, #0
 800530a:	d002      	beq.n	8005312 <SEGGER_SYSVIEW_Start+0x156>
      _SYSVIEW_Globals.pfSendSysDesc();
 800530c:	4b06      	ldr	r3, [pc, #24]	; (8005328 <SEGGER_SYSVIEW_Start+0x16c>)
 800530e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005310:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8005312:	f000 f9eb 	bl	80056ec <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8005316:	f000 f9b1 	bl	800567c <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 800531a:	f000 fc13 	bl	8005b44 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800531e:	bf00      	nop
 8005320:	3730      	adds	r7, #48	; 0x30
 8005322:	46bd      	mov	sp, r7
 8005324:	bd80      	pop	{r7, pc}
 8005326:	bf00      	nop
 8005328:	20014380 	.word	0x20014380
 800532c:	080067fc 	.word	0x080067fc
 8005330:	200143b0 	.word	0x200143b0

08005334 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8005334:	b580      	push	{r7, lr}
 8005336:	b082      	sub	sp, #8
 8005338:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800533a:	f3ef 8311 	mrs	r3, BASEPRI
 800533e:	f04f 0120 	mov.w	r1, #32
 8005342:	f381 8811 	msr	BASEPRI, r1
 8005346:	607b      	str	r3, [r7, #4]
 8005348:	480b      	ldr	r0, [pc, #44]	; (8005378 <SEGGER_SYSVIEW_Stop+0x44>)
 800534a:	f7ff f8ba 	bl	80044c2 <_PreparePacket>
 800534e:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8005350:	4b0a      	ldr	r3, [pc, #40]	; (800537c <SEGGER_SYSVIEW_Stop+0x48>)
 8005352:	781b      	ldrb	r3, [r3, #0]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d007      	beq.n	8005368 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8005358:	220b      	movs	r2, #11
 800535a:	6839      	ldr	r1, [r7, #0]
 800535c:	6838      	ldr	r0, [r7, #0]
 800535e:	f7ff f9a3 	bl	80046a8 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8005362:	4b06      	ldr	r3, [pc, #24]	; (800537c <SEGGER_SYSVIEW_Stop+0x48>)
 8005364:	2200      	movs	r2, #0
 8005366:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	f383 8811 	msr	BASEPRI, r3
}
 800536e:	bf00      	nop
 8005370:	3708      	adds	r7, #8
 8005372:	46bd      	mov	sp, r7
 8005374:	bd80      	pop	{r7, pc}
 8005376:	bf00      	nop
 8005378:	200143b0 	.word	0x200143b0
 800537c:	20014380 	.word	0x20014380

08005380 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8005380:	b580      	push	{r7, lr}
 8005382:	b08c      	sub	sp, #48	; 0x30
 8005384:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005386:	f3ef 8311 	mrs	r3, BASEPRI
 800538a:	f04f 0120 	mov.w	r1, #32
 800538e:	f381 8811 	msr	BASEPRI, r1
 8005392:	60fb      	str	r3, [r7, #12]
 8005394:	4845      	ldr	r0, [pc, #276]	; (80054ac <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8005396:	f7ff f894 	bl	80044c2 <_PreparePacket>
 800539a:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80053a4:	4b42      	ldr	r3, [pc, #264]	; (80054b0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80053a6:	685b      	ldr	r3, [r3, #4]
 80053a8:	62bb      	str	r3, [r7, #40]	; 0x28
 80053aa:	e00b      	b.n	80053c4 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 80053ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053ae:	b2da      	uxtb	r2, r3
 80053b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053b2:	1c59      	adds	r1, r3, #1
 80053b4:	62f9      	str	r1, [r7, #44]	; 0x2c
 80053b6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80053ba:	b2d2      	uxtb	r2, r2
 80053bc:	701a      	strb	r2, [r3, #0]
 80053be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053c0:	09db      	lsrs	r3, r3, #7
 80053c2:	62bb      	str	r3, [r7, #40]	; 0x28
 80053c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053c6:	2b7f      	cmp	r3, #127	; 0x7f
 80053c8:	d8f0      	bhi.n	80053ac <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 80053ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053cc:	1c5a      	adds	r2, r3, #1
 80053ce:	62fa      	str	r2, [r7, #44]	; 0x2c
 80053d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80053d2:	b2d2      	uxtb	r2, r2
 80053d4:	701a      	strb	r2, [r3, #0]
 80053d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053d8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	627b      	str	r3, [r7, #36]	; 0x24
 80053de:	4b34      	ldr	r3, [pc, #208]	; (80054b0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80053e0:	689b      	ldr	r3, [r3, #8]
 80053e2:	623b      	str	r3, [r7, #32]
 80053e4:	e00b      	b.n	80053fe <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 80053e6:	6a3b      	ldr	r3, [r7, #32]
 80053e8:	b2da      	uxtb	r2, r3
 80053ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ec:	1c59      	adds	r1, r3, #1
 80053ee:	6279      	str	r1, [r7, #36]	; 0x24
 80053f0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80053f4:	b2d2      	uxtb	r2, r2
 80053f6:	701a      	strb	r2, [r3, #0]
 80053f8:	6a3b      	ldr	r3, [r7, #32]
 80053fa:	09db      	lsrs	r3, r3, #7
 80053fc:	623b      	str	r3, [r7, #32]
 80053fe:	6a3b      	ldr	r3, [r7, #32]
 8005400:	2b7f      	cmp	r3, #127	; 0x7f
 8005402:	d8f0      	bhi.n	80053e6 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8005404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005406:	1c5a      	adds	r2, r3, #1
 8005408:	627a      	str	r2, [r7, #36]	; 0x24
 800540a:	6a3a      	ldr	r2, [r7, #32]
 800540c:	b2d2      	uxtb	r2, r2
 800540e:	701a      	strb	r2, [r3, #0]
 8005410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005412:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	61fb      	str	r3, [r7, #28]
 8005418:	4b25      	ldr	r3, [pc, #148]	; (80054b0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800541a:	691b      	ldr	r3, [r3, #16]
 800541c:	61bb      	str	r3, [r7, #24]
 800541e:	e00b      	b.n	8005438 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8005420:	69bb      	ldr	r3, [r7, #24]
 8005422:	b2da      	uxtb	r2, r3
 8005424:	69fb      	ldr	r3, [r7, #28]
 8005426:	1c59      	adds	r1, r3, #1
 8005428:	61f9      	str	r1, [r7, #28]
 800542a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800542e:	b2d2      	uxtb	r2, r2
 8005430:	701a      	strb	r2, [r3, #0]
 8005432:	69bb      	ldr	r3, [r7, #24]
 8005434:	09db      	lsrs	r3, r3, #7
 8005436:	61bb      	str	r3, [r7, #24]
 8005438:	69bb      	ldr	r3, [r7, #24]
 800543a:	2b7f      	cmp	r3, #127	; 0x7f
 800543c:	d8f0      	bhi.n	8005420 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800543e:	69fb      	ldr	r3, [r7, #28]
 8005440:	1c5a      	adds	r2, r3, #1
 8005442:	61fa      	str	r2, [r7, #28]
 8005444:	69ba      	ldr	r2, [r7, #24]
 8005446:	b2d2      	uxtb	r2, r2
 8005448:	701a      	strb	r2, [r3, #0]
 800544a:	69fb      	ldr	r3, [r7, #28]
 800544c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	617b      	str	r3, [r7, #20]
 8005452:	2300      	movs	r3, #0
 8005454:	613b      	str	r3, [r7, #16]
 8005456:	e00b      	b.n	8005470 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8005458:	693b      	ldr	r3, [r7, #16]
 800545a:	b2da      	uxtb	r2, r3
 800545c:	697b      	ldr	r3, [r7, #20]
 800545e:	1c59      	adds	r1, r3, #1
 8005460:	6179      	str	r1, [r7, #20]
 8005462:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005466:	b2d2      	uxtb	r2, r2
 8005468:	701a      	strb	r2, [r3, #0]
 800546a:	693b      	ldr	r3, [r7, #16]
 800546c:	09db      	lsrs	r3, r3, #7
 800546e:	613b      	str	r3, [r7, #16]
 8005470:	693b      	ldr	r3, [r7, #16]
 8005472:	2b7f      	cmp	r3, #127	; 0x7f
 8005474:	d8f0      	bhi.n	8005458 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8005476:	697b      	ldr	r3, [r7, #20]
 8005478:	1c5a      	adds	r2, r3, #1
 800547a:	617a      	str	r2, [r7, #20]
 800547c:	693a      	ldr	r2, [r7, #16]
 800547e:	b2d2      	uxtb	r2, r2
 8005480:	701a      	strb	r2, [r3, #0]
 8005482:	697b      	ldr	r3, [r7, #20]
 8005484:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8005486:	2218      	movs	r2, #24
 8005488:	6879      	ldr	r1, [r7, #4]
 800548a:	68b8      	ldr	r0, [r7, #8]
 800548c:	f7ff f90c 	bl	80046a8 <_SendPacket>
  RECORD_END();
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8005496:	4b06      	ldr	r3, [pc, #24]	; (80054b0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800549a:	2b00      	cmp	r3, #0
 800549c:	d002      	beq.n	80054a4 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800549e:	4b04      	ldr	r3, [pc, #16]	; (80054b0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80054a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054a2:	4798      	blx	r3
  }
}
 80054a4:	bf00      	nop
 80054a6:	3730      	adds	r7, #48	; 0x30
 80054a8:	46bd      	mov	sp, r7
 80054aa:	bd80      	pop	{r7, pc}
 80054ac:	200143b0 	.word	0x200143b0
 80054b0:	20014380 	.word	0x20014380

080054b4 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b092      	sub	sp, #72	; 0x48
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 80054bc:	f3ef 8311 	mrs	r3, BASEPRI
 80054c0:	f04f 0120 	mov.w	r1, #32
 80054c4:	f381 8811 	msr	BASEPRI, r1
 80054c8:	617b      	str	r3, [r7, #20]
 80054ca:	486a      	ldr	r0, [pc, #424]	; (8005674 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 80054cc:	f7fe fff9 	bl	80044c2 <_PreparePacket>
 80054d0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80054d2:	693b      	ldr	r3, [r7, #16]
 80054d4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	647b      	str	r3, [r7, #68]	; 0x44
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681a      	ldr	r2, [r3, #0]
 80054de:	4b66      	ldr	r3, [pc, #408]	; (8005678 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80054e0:	691b      	ldr	r3, [r3, #16]
 80054e2:	1ad3      	subs	r3, r2, r3
 80054e4:	643b      	str	r3, [r7, #64]	; 0x40
 80054e6:	e00b      	b.n	8005500 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 80054e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80054ea:	b2da      	uxtb	r2, r3
 80054ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80054ee:	1c59      	adds	r1, r3, #1
 80054f0:	6479      	str	r1, [r7, #68]	; 0x44
 80054f2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80054f6:	b2d2      	uxtb	r2, r2
 80054f8:	701a      	strb	r2, [r3, #0]
 80054fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80054fc:	09db      	lsrs	r3, r3, #7
 80054fe:	643b      	str	r3, [r7, #64]	; 0x40
 8005500:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005502:	2b7f      	cmp	r3, #127	; 0x7f
 8005504:	d8f0      	bhi.n	80054e8 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8005506:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005508:	1c5a      	adds	r2, r3, #1
 800550a:	647a      	str	r2, [r7, #68]	; 0x44
 800550c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800550e:	b2d2      	uxtb	r2, r2
 8005510:	701a      	strb	r2, [r3, #0]
 8005512:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005514:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	63fb      	str	r3, [r7, #60]	; 0x3c
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	689b      	ldr	r3, [r3, #8]
 800551e:	63bb      	str	r3, [r7, #56]	; 0x38
 8005520:	e00b      	b.n	800553a <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 8005522:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005524:	b2da      	uxtb	r2, r3
 8005526:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005528:	1c59      	adds	r1, r3, #1
 800552a:	63f9      	str	r1, [r7, #60]	; 0x3c
 800552c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005530:	b2d2      	uxtb	r2, r2
 8005532:	701a      	strb	r2, [r3, #0]
 8005534:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005536:	09db      	lsrs	r3, r3, #7
 8005538:	63bb      	str	r3, [r7, #56]	; 0x38
 800553a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800553c:	2b7f      	cmp	r3, #127	; 0x7f
 800553e:	d8f0      	bhi.n	8005522 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8005540:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005542:	1c5a      	adds	r2, r3, #1
 8005544:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005546:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005548:	b2d2      	uxtb	r2, r2
 800554a:	701a      	strb	r2, [r3, #0]
 800554c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800554e:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	685b      	ldr	r3, [r3, #4]
 8005554:	2220      	movs	r2, #32
 8005556:	4619      	mov	r1, r3
 8005558:	68f8      	ldr	r0, [r7, #12]
 800555a:	f7fe ff65 	bl	8004428 <_EncodeStr>
 800555e:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8005560:	2209      	movs	r2, #9
 8005562:	68f9      	ldr	r1, [r7, #12]
 8005564:	6938      	ldr	r0, [r7, #16]
 8005566:	f7ff f89f 	bl	80046a8 <_SendPacket>
  //
  pPayload = pPayloadStart;
 800556a:	693b      	ldr	r3, [r7, #16]
 800556c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	637b      	str	r3, [r7, #52]	; 0x34
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681a      	ldr	r2, [r3, #0]
 8005576:	4b40      	ldr	r3, [pc, #256]	; (8005678 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8005578:	691b      	ldr	r3, [r3, #16]
 800557a:	1ad3      	subs	r3, r2, r3
 800557c:	633b      	str	r3, [r7, #48]	; 0x30
 800557e:	e00b      	b.n	8005598 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8005580:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005582:	b2da      	uxtb	r2, r3
 8005584:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005586:	1c59      	adds	r1, r3, #1
 8005588:	6379      	str	r1, [r7, #52]	; 0x34
 800558a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800558e:	b2d2      	uxtb	r2, r2
 8005590:	701a      	strb	r2, [r3, #0]
 8005592:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005594:	09db      	lsrs	r3, r3, #7
 8005596:	633b      	str	r3, [r7, #48]	; 0x30
 8005598:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800559a:	2b7f      	cmp	r3, #127	; 0x7f
 800559c:	d8f0      	bhi.n	8005580 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800559e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055a0:	1c5a      	adds	r2, r3, #1
 80055a2:	637a      	str	r2, [r7, #52]	; 0x34
 80055a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80055a6:	b2d2      	uxtb	r2, r2
 80055a8:	701a      	strb	r2, [r3, #0]
 80055aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055ac:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	68db      	ldr	r3, [r3, #12]
 80055b6:	62bb      	str	r3, [r7, #40]	; 0x28
 80055b8:	e00b      	b.n	80055d2 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 80055ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055bc:	b2da      	uxtb	r2, r3
 80055be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055c0:	1c59      	adds	r1, r3, #1
 80055c2:	62f9      	str	r1, [r7, #44]	; 0x2c
 80055c4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80055c8:	b2d2      	uxtb	r2, r2
 80055ca:	701a      	strb	r2, [r3, #0]
 80055cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055ce:	09db      	lsrs	r3, r3, #7
 80055d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80055d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055d4:	2b7f      	cmp	r3, #127	; 0x7f
 80055d6:	d8f0      	bhi.n	80055ba <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 80055d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055da:	1c5a      	adds	r2, r3, #1
 80055dc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80055de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80055e0:	b2d2      	uxtb	r2, r2
 80055e2:	701a      	strb	r2, [r3, #0]
 80055e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055e6:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	627b      	str	r3, [r7, #36]	; 0x24
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	691b      	ldr	r3, [r3, #16]
 80055f0:	623b      	str	r3, [r7, #32]
 80055f2:	e00b      	b.n	800560c <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 80055f4:	6a3b      	ldr	r3, [r7, #32]
 80055f6:	b2da      	uxtb	r2, r3
 80055f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055fa:	1c59      	adds	r1, r3, #1
 80055fc:	6279      	str	r1, [r7, #36]	; 0x24
 80055fe:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005602:	b2d2      	uxtb	r2, r2
 8005604:	701a      	strb	r2, [r3, #0]
 8005606:	6a3b      	ldr	r3, [r7, #32]
 8005608:	09db      	lsrs	r3, r3, #7
 800560a:	623b      	str	r3, [r7, #32]
 800560c:	6a3b      	ldr	r3, [r7, #32]
 800560e:	2b7f      	cmp	r3, #127	; 0x7f
 8005610:	d8f0      	bhi.n	80055f4 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8005612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005614:	1c5a      	adds	r2, r3, #1
 8005616:	627a      	str	r2, [r7, #36]	; 0x24
 8005618:	6a3a      	ldr	r2, [r7, #32]
 800561a:	b2d2      	uxtb	r2, r2
 800561c:	701a      	strb	r2, [r3, #0]
 800561e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005620:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	61fb      	str	r3, [r7, #28]
 8005626:	2300      	movs	r3, #0
 8005628:	61bb      	str	r3, [r7, #24]
 800562a:	e00b      	b.n	8005644 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 800562c:	69bb      	ldr	r3, [r7, #24]
 800562e:	b2da      	uxtb	r2, r3
 8005630:	69fb      	ldr	r3, [r7, #28]
 8005632:	1c59      	adds	r1, r3, #1
 8005634:	61f9      	str	r1, [r7, #28]
 8005636:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800563a:	b2d2      	uxtb	r2, r2
 800563c:	701a      	strb	r2, [r3, #0]
 800563e:	69bb      	ldr	r3, [r7, #24]
 8005640:	09db      	lsrs	r3, r3, #7
 8005642:	61bb      	str	r3, [r7, #24]
 8005644:	69bb      	ldr	r3, [r7, #24]
 8005646:	2b7f      	cmp	r3, #127	; 0x7f
 8005648:	d8f0      	bhi.n	800562c <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 800564a:	69fb      	ldr	r3, [r7, #28]
 800564c:	1c5a      	adds	r2, r3, #1
 800564e:	61fa      	str	r2, [r7, #28]
 8005650:	69ba      	ldr	r2, [r7, #24]
 8005652:	b2d2      	uxtb	r2, r2
 8005654:	701a      	strb	r2, [r3, #0]
 8005656:	69fb      	ldr	r3, [r7, #28]
 8005658:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 800565a:	2215      	movs	r2, #21
 800565c:	68f9      	ldr	r1, [r7, #12]
 800565e:	6938      	ldr	r0, [r7, #16]
 8005660:	f7ff f822 	bl	80046a8 <_SendPacket>
  RECORD_END();
 8005664:	697b      	ldr	r3, [r7, #20]
 8005666:	f383 8811 	msr	BASEPRI, r3
}
 800566a:	bf00      	nop
 800566c:	3748      	adds	r7, #72	; 0x48
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}
 8005672:	bf00      	nop
 8005674:	200143b0 	.word	0x200143b0
 8005678:	20014380 	.word	0x20014380

0800567c <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 800567c:	b580      	push	{r7, lr}
 800567e:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8005680:	4b07      	ldr	r3, [pc, #28]	; (80056a0 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8005682:	6a1b      	ldr	r3, [r3, #32]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d008      	beq.n	800569a <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8005688:	4b05      	ldr	r3, [pc, #20]	; (80056a0 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800568a:	6a1b      	ldr	r3, [r3, #32]
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d003      	beq.n	800569a <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8005692:	4b03      	ldr	r3, [pc, #12]	; (80056a0 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8005694:	6a1b      	ldr	r3, [r3, #32]
 8005696:	685b      	ldr	r3, [r3, #4]
 8005698:	4798      	blx	r3
  }
}
 800569a:	bf00      	nop
 800569c:	bd80      	pop	{r7, pc}
 800569e:	bf00      	nop
 80056a0:	20014380 	.word	0x20014380

080056a4 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b086      	sub	sp, #24
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80056ac:	f3ef 8311 	mrs	r3, BASEPRI
 80056b0:	f04f 0120 	mov.w	r1, #32
 80056b4:	f381 8811 	msr	BASEPRI, r1
 80056b8:	617b      	str	r3, [r7, #20]
 80056ba:	480b      	ldr	r0, [pc, #44]	; (80056e8 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 80056bc:	f7fe ff01 	bl	80044c2 <_PreparePacket>
 80056c0:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80056c2:	2280      	movs	r2, #128	; 0x80
 80056c4:	6879      	ldr	r1, [r7, #4]
 80056c6:	6938      	ldr	r0, [r7, #16]
 80056c8:	f7fe feae 	bl	8004428 <_EncodeStr>
 80056cc:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 80056ce:	220e      	movs	r2, #14
 80056d0:	68f9      	ldr	r1, [r7, #12]
 80056d2:	6938      	ldr	r0, [r7, #16]
 80056d4:	f7fe ffe8 	bl	80046a8 <_SendPacket>
  RECORD_END();
 80056d8:	697b      	ldr	r3, [r7, #20]
 80056da:	f383 8811 	msr	BASEPRI, r3
}
 80056de:	bf00      	nop
 80056e0:	3718      	adds	r7, #24
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bd80      	pop	{r7, pc}
 80056e6:	bf00      	nop
 80056e8:	200143b0 	.word	0x200143b0

080056ec <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 80056ec:	b590      	push	{r4, r7, lr}
 80056ee:	b083      	sub	sp, #12
 80056f0:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 80056f2:	4b15      	ldr	r3, [pc, #84]	; (8005748 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80056f4:	6a1b      	ldr	r3, [r3, #32]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d01a      	beq.n	8005730 <SEGGER_SYSVIEW_RecordSystime+0x44>
 80056fa:	4b13      	ldr	r3, [pc, #76]	; (8005748 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80056fc:	6a1b      	ldr	r3, [r3, #32]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d015      	beq.n	8005730 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8005704:	4b10      	ldr	r3, [pc, #64]	; (8005748 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8005706:	6a1b      	ldr	r3, [r3, #32]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	4798      	blx	r3
 800570c:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8005710:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8005712:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005716:	f04f 0200 	mov.w	r2, #0
 800571a:	f04f 0300 	mov.w	r3, #0
 800571e:	000a      	movs	r2, r1
 8005720:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8005722:	4613      	mov	r3, r2
 8005724:	461a      	mov	r2, r3
 8005726:	4621      	mov	r1, r4
 8005728:	200d      	movs	r0, #13
 800572a:	f7ff fced 	bl	8005108 <SEGGER_SYSVIEW_RecordU32x2>
 800572e:	e006      	b.n	800573e <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8005730:	4b06      	ldr	r3, [pc, #24]	; (800574c <SEGGER_SYSVIEW_RecordSystime+0x60>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4619      	mov	r1, r3
 8005736:	200c      	movs	r0, #12
 8005738:	f7ff fcaa 	bl	8005090 <SEGGER_SYSVIEW_RecordU32>
  }
}
 800573c:	bf00      	nop
 800573e:	bf00      	nop
 8005740:	370c      	adds	r7, #12
 8005742:	46bd      	mov	sp, r7
 8005744:	bd90      	pop	{r4, r7, pc}
 8005746:	bf00      	nop
 8005748:	20014380 	.word	0x20014380
 800574c:	e0001004 	.word	0xe0001004

08005750 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8005750:	b580      	push	{r7, lr}
 8005752:	b086      	sub	sp, #24
 8005754:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005756:	f3ef 8311 	mrs	r3, BASEPRI
 800575a:	f04f 0120 	mov.w	r1, #32
 800575e:	f381 8811 	msr	BASEPRI, r1
 8005762:	60fb      	str	r3, [r7, #12]
 8005764:	4819      	ldr	r0, [pc, #100]	; (80057cc <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8005766:	f7fe feac 	bl	80044c2 <_PreparePacket>
 800576a:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8005770:	4b17      	ldr	r3, [pc, #92]	; (80057d0 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005778:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	617b      	str	r3, [r7, #20]
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	613b      	str	r3, [r7, #16]
 8005782:	e00b      	b.n	800579c <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	b2da      	uxtb	r2, r3
 8005788:	697b      	ldr	r3, [r7, #20]
 800578a:	1c59      	adds	r1, r3, #1
 800578c:	6179      	str	r1, [r7, #20]
 800578e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005792:	b2d2      	uxtb	r2, r2
 8005794:	701a      	strb	r2, [r3, #0]
 8005796:	693b      	ldr	r3, [r7, #16]
 8005798:	09db      	lsrs	r3, r3, #7
 800579a:	613b      	str	r3, [r7, #16]
 800579c:	693b      	ldr	r3, [r7, #16]
 800579e:	2b7f      	cmp	r3, #127	; 0x7f
 80057a0:	d8f0      	bhi.n	8005784 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 80057a2:	697b      	ldr	r3, [r7, #20]
 80057a4:	1c5a      	adds	r2, r3, #1
 80057a6:	617a      	str	r2, [r7, #20]
 80057a8:	693a      	ldr	r2, [r7, #16]
 80057aa:	b2d2      	uxtb	r2, r2
 80057ac:	701a      	strb	r2, [r3, #0]
 80057ae:	697b      	ldr	r3, [r7, #20]
 80057b0:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 80057b2:	2202      	movs	r2, #2
 80057b4:	6879      	ldr	r1, [r7, #4]
 80057b6:	68b8      	ldr	r0, [r7, #8]
 80057b8:	f7fe ff76 	bl	80046a8 <_SendPacket>
  RECORD_END();
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	f383 8811 	msr	BASEPRI, r3
}
 80057c2:	bf00      	nop
 80057c4:	3718      	adds	r7, #24
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bd80      	pop	{r7, pc}
 80057ca:	bf00      	nop
 80057cc:	200143b0 	.word	0x200143b0
 80057d0:	e000ed04 	.word	0xe000ed04

080057d4 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b082      	sub	sp, #8
 80057d8:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80057da:	f3ef 8311 	mrs	r3, BASEPRI
 80057de:	f04f 0120 	mov.w	r1, #32
 80057e2:	f381 8811 	msr	BASEPRI, r1
 80057e6:	607b      	str	r3, [r7, #4]
 80057e8:	4807      	ldr	r0, [pc, #28]	; (8005808 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 80057ea:	f7fe fe6a 	bl	80044c2 <_PreparePacket>
 80057ee:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 80057f0:	2203      	movs	r2, #3
 80057f2:	6839      	ldr	r1, [r7, #0]
 80057f4:	6838      	ldr	r0, [r7, #0]
 80057f6:	f7fe ff57 	bl	80046a8 <_SendPacket>
  RECORD_END();
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	f383 8811 	msr	BASEPRI, r3
}
 8005800:	bf00      	nop
 8005802:	3708      	adds	r7, #8
 8005804:	46bd      	mov	sp, r7
 8005806:	bd80      	pop	{r7, pc}
 8005808:	200143b0 	.word	0x200143b0

0800580c <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 800580c:	b580      	push	{r7, lr}
 800580e:	b082      	sub	sp, #8
 8005810:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005812:	f3ef 8311 	mrs	r3, BASEPRI
 8005816:	f04f 0120 	mov.w	r1, #32
 800581a:	f381 8811 	msr	BASEPRI, r1
 800581e:	607b      	str	r3, [r7, #4]
 8005820:	4807      	ldr	r0, [pc, #28]	; (8005840 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 8005822:	f7fe fe4e 	bl	80044c2 <_PreparePacket>
 8005826:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8005828:	2212      	movs	r2, #18
 800582a:	6839      	ldr	r1, [r7, #0]
 800582c:	6838      	ldr	r0, [r7, #0]
 800582e:	f7fe ff3b 	bl	80046a8 <_SendPacket>
  RECORD_END();
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f383 8811 	msr	BASEPRI, r3
}
 8005838:	bf00      	nop
 800583a:	3708      	adds	r7, #8
 800583c:	46bd      	mov	sp, r7
 800583e:	bd80      	pop	{r7, pc}
 8005840:	200143b0 	.word	0x200143b0

08005844 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8005844:	b580      	push	{r7, lr}
 8005846:	b082      	sub	sp, #8
 8005848:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800584a:	f3ef 8311 	mrs	r3, BASEPRI
 800584e:	f04f 0120 	mov.w	r1, #32
 8005852:	f381 8811 	msr	BASEPRI, r1
 8005856:	607b      	str	r3, [r7, #4]
 8005858:	4807      	ldr	r0, [pc, #28]	; (8005878 <SEGGER_SYSVIEW_OnIdle+0x34>)
 800585a:	f7fe fe32 	bl	80044c2 <_PreparePacket>
 800585e:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8005860:	2211      	movs	r2, #17
 8005862:	6839      	ldr	r1, [r7, #0]
 8005864:	6838      	ldr	r0, [r7, #0]
 8005866:	f7fe ff1f 	bl	80046a8 <_SendPacket>
  RECORD_END();
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	f383 8811 	msr	BASEPRI, r3
}
 8005870:	bf00      	nop
 8005872:	3708      	adds	r7, #8
 8005874:	46bd      	mov	sp, r7
 8005876:	bd80      	pop	{r7, pc}
 8005878:	200143b0 	.word	0x200143b0

0800587c <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 800587c:	b580      	push	{r7, lr}
 800587e:	b088      	sub	sp, #32
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005884:	f3ef 8311 	mrs	r3, BASEPRI
 8005888:	f04f 0120 	mov.w	r1, #32
 800588c:	f381 8811 	msr	BASEPRI, r1
 8005890:	617b      	str	r3, [r7, #20]
 8005892:	4819      	ldr	r0, [pc, #100]	; (80058f8 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8005894:	f7fe fe15 	bl	80044c2 <_PreparePacket>
 8005898:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800589e:	4b17      	ldr	r3, [pc, #92]	; (80058fc <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 80058a0:	691b      	ldr	r3, [r3, #16]
 80058a2:	687a      	ldr	r2, [r7, #4]
 80058a4:	1ad3      	subs	r3, r2, r3
 80058a6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	61fb      	str	r3, [r7, #28]
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	61bb      	str	r3, [r7, #24]
 80058b0:	e00b      	b.n	80058ca <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 80058b2:	69bb      	ldr	r3, [r7, #24]
 80058b4:	b2da      	uxtb	r2, r3
 80058b6:	69fb      	ldr	r3, [r7, #28]
 80058b8:	1c59      	adds	r1, r3, #1
 80058ba:	61f9      	str	r1, [r7, #28]
 80058bc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80058c0:	b2d2      	uxtb	r2, r2
 80058c2:	701a      	strb	r2, [r3, #0]
 80058c4:	69bb      	ldr	r3, [r7, #24]
 80058c6:	09db      	lsrs	r3, r3, #7
 80058c8:	61bb      	str	r3, [r7, #24]
 80058ca:	69bb      	ldr	r3, [r7, #24]
 80058cc:	2b7f      	cmp	r3, #127	; 0x7f
 80058ce:	d8f0      	bhi.n	80058b2 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 80058d0:	69fb      	ldr	r3, [r7, #28]
 80058d2:	1c5a      	adds	r2, r3, #1
 80058d4:	61fa      	str	r2, [r7, #28]
 80058d6:	69ba      	ldr	r2, [r7, #24]
 80058d8:	b2d2      	uxtb	r2, r2
 80058da:	701a      	strb	r2, [r3, #0]
 80058dc:	69fb      	ldr	r3, [r7, #28]
 80058de:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 80058e0:	2208      	movs	r2, #8
 80058e2:	68f9      	ldr	r1, [r7, #12]
 80058e4:	6938      	ldr	r0, [r7, #16]
 80058e6:	f7fe fedf 	bl	80046a8 <_SendPacket>
  RECORD_END();
 80058ea:	697b      	ldr	r3, [r7, #20]
 80058ec:	f383 8811 	msr	BASEPRI, r3
}
 80058f0:	bf00      	nop
 80058f2:	3720      	adds	r7, #32
 80058f4:	46bd      	mov	sp, r7
 80058f6:	bd80      	pop	{r7, pc}
 80058f8:	200143b0 	.word	0x200143b0
 80058fc:	20014380 	.word	0x20014380

08005900 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8005900:	b580      	push	{r7, lr}
 8005902:	b088      	sub	sp, #32
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005908:	f3ef 8311 	mrs	r3, BASEPRI
 800590c:	f04f 0120 	mov.w	r1, #32
 8005910:	f381 8811 	msr	BASEPRI, r1
 8005914:	617b      	str	r3, [r7, #20]
 8005916:	4819      	ldr	r0, [pc, #100]	; (800597c <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8005918:	f7fe fdd3 	bl	80044c2 <_PreparePacket>
 800591c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800591e:	693b      	ldr	r3, [r7, #16]
 8005920:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8005922:	4b17      	ldr	r3, [pc, #92]	; (8005980 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8005924:	691b      	ldr	r3, [r3, #16]
 8005926:	687a      	ldr	r2, [r7, #4]
 8005928:	1ad3      	subs	r3, r2, r3
 800592a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	61fb      	str	r3, [r7, #28]
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	61bb      	str	r3, [r7, #24]
 8005934:	e00b      	b.n	800594e <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8005936:	69bb      	ldr	r3, [r7, #24]
 8005938:	b2da      	uxtb	r2, r3
 800593a:	69fb      	ldr	r3, [r7, #28]
 800593c:	1c59      	adds	r1, r3, #1
 800593e:	61f9      	str	r1, [r7, #28]
 8005940:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005944:	b2d2      	uxtb	r2, r2
 8005946:	701a      	strb	r2, [r3, #0]
 8005948:	69bb      	ldr	r3, [r7, #24]
 800594a:	09db      	lsrs	r3, r3, #7
 800594c:	61bb      	str	r3, [r7, #24]
 800594e:	69bb      	ldr	r3, [r7, #24]
 8005950:	2b7f      	cmp	r3, #127	; 0x7f
 8005952:	d8f0      	bhi.n	8005936 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8005954:	69fb      	ldr	r3, [r7, #28]
 8005956:	1c5a      	adds	r2, r3, #1
 8005958:	61fa      	str	r2, [r7, #28]
 800595a:	69ba      	ldr	r2, [r7, #24]
 800595c:	b2d2      	uxtb	r2, r2
 800595e:	701a      	strb	r2, [r3, #0]
 8005960:	69fb      	ldr	r3, [r7, #28]
 8005962:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8005964:	2204      	movs	r2, #4
 8005966:	68f9      	ldr	r1, [r7, #12]
 8005968:	6938      	ldr	r0, [r7, #16]
 800596a:	f7fe fe9d 	bl	80046a8 <_SendPacket>
  RECORD_END();
 800596e:	697b      	ldr	r3, [r7, #20]
 8005970:	f383 8811 	msr	BASEPRI, r3
}
 8005974:	bf00      	nop
 8005976:	3720      	adds	r7, #32
 8005978:	46bd      	mov	sp, r7
 800597a:	bd80      	pop	{r7, pc}
 800597c:	200143b0 	.word	0x200143b0
 8005980:	20014380 	.word	0x20014380

08005984 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8005984:	b580      	push	{r7, lr}
 8005986:	b088      	sub	sp, #32
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800598c:	f3ef 8311 	mrs	r3, BASEPRI
 8005990:	f04f 0120 	mov.w	r1, #32
 8005994:	f381 8811 	msr	BASEPRI, r1
 8005998:	617b      	str	r3, [r7, #20]
 800599a:	4819      	ldr	r0, [pc, #100]	; (8005a00 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 800599c:	f7fe fd91 	bl	80044c2 <_PreparePacket>
 80059a0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80059a2:	693b      	ldr	r3, [r7, #16]
 80059a4:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80059a6:	4b17      	ldr	r3, [pc, #92]	; (8005a04 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 80059a8:	691b      	ldr	r3, [r3, #16]
 80059aa:	687a      	ldr	r2, [r7, #4]
 80059ac:	1ad3      	subs	r3, r2, r3
 80059ae:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	61fb      	str	r3, [r7, #28]
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	61bb      	str	r3, [r7, #24]
 80059b8:	e00b      	b.n	80059d2 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 80059ba:	69bb      	ldr	r3, [r7, #24]
 80059bc:	b2da      	uxtb	r2, r3
 80059be:	69fb      	ldr	r3, [r7, #28]
 80059c0:	1c59      	adds	r1, r3, #1
 80059c2:	61f9      	str	r1, [r7, #28]
 80059c4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80059c8:	b2d2      	uxtb	r2, r2
 80059ca:	701a      	strb	r2, [r3, #0]
 80059cc:	69bb      	ldr	r3, [r7, #24]
 80059ce:	09db      	lsrs	r3, r3, #7
 80059d0:	61bb      	str	r3, [r7, #24]
 80059d2:	69bb      	ldr	r3, [r7, #24]
 80059d4:	2b7f      	cmp	r3, #127	; 0x7f
 80059d6:	d8f0      	bhi.n	80059ba <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 80059d8:	69fb      	ldr	r3, [r7, #28]
 80059da:	1c5a      	adds	r2, r3, #1
 80059dc:	61fa      	str	r2, [r7, #28]
 80059de:	69ba      	ldr	r2, [r7, #24]
 80059e0:	b2d2      	uxtb	r2, r2
 80059e2:	701a      	strb	r2, [r3, #0]
 80059e4:	69fb      	ldr	r3, [r7, #28]
 80059e6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 80059e8:	2206      	movs	r2, #6
 80059ea:	68f9      	ldr	r1, [r7, #12]
 80059ec:	6938      	ldr	r0, [r7, #16]
 80059ee:	f7fe fe5b 	bl	80046a8 <_SendPacket>
  RECORD_END();
 80059f2:	697b      	ldr	r3, [r7, #20]
 80059f4:	f383 8811 	msr	BASEPRI, r3
}
 80059f8:	bf00      	nop
 80059fa:	3720      	adds	r7, #32
 80059fc:	46bd      	mov	sp, r7
 80059fe:	bd80      	pop	{r7, pc}
 8005a00:	200143b0 	.word	0x200143b0
 8005a04:	20014380 	.word	0x20014380

08005a08 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b08c      	sub	sp, #48	; 0x30
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	4603      	mov	r3, r0
 8005a10:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8005a12:	4b3b      	ldr	r3, [pc, #236]	; (8005b00 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d06d      	beq.n	8005af6 <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 8005a1a:	4b39      	ldr	r3, [pc, #228]	; (8005b00 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 8005a20:	2300      	movs	r3, #0
 8005a22:	62bb      	str	r3, [r7, #40]	; 0x28
 8005a24:	e008      	b.n	8005a38 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8005a26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a28:	691b      	ldr	r3, [r3, #16]
 8005a2a:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 8005a2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d007      	beq.n	8005a42 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8005a32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a34:	3301      	adds	r3, #1
 8005a36:	62bb      	str	r3, [r7, #40]	; 0x28
 8005a38:	79fb      	ldrb	r3, [r7, #7]
 8005a3a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005a3c:	429a      	cmp	r2, r3
 8005a3e:	d3f2      	bcc.n	8005a26 <SEGGER_SYSVIEW_SendModule+0x1e>
 8005a40:	e000      	b.n	8005a44 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8005a42:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8005a44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d055      	beq.n	8005af6 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005a4a:	f3ef 8311 	mrs	r3, BASEPRI
 8005a4e:	f04f 0120 	mov.w	r1, #32
 8005a52:	f381 8811 	msr	BASEPRI, r1
 8005a56:	617b      	str	r3, [r7, #20]
 8005a58:	482a      	ldr	r0, [pc, #168]	; (8005b04 <SEGGER_SYSVIEW_SendModule+0xfc>)
 8005a5a:	f7fe fd32 	bl	80044c2 <_PreparePacket>
 8005a5e:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	627b      	str	r3, [r7, #36]	; 0x24
 8005a68:	79fb      	ldrb	r3, [r7, #7]
 8005a6a:	623b      	str	r3, [r7, #32]
 8005a6c:	e00b      	b.n	8005a86 <SEGGER_SYSVIEW_SendModule+0x7e>
 8005a6e:	6a3b      	ldr	r3, [r7, #32]
 8005a70:	b2da      	uxtb	r2, r3
 8005a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a74:	1c59      	adds	r1, r3, #1
 8005a76:	6279      	str	r1, [r7, #36]	; 0x24
 8005a78:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005a7c:	b2d2      	uxtb	r2, r2
 8005a7e:	701a      	strb	r2, [r3, #0]
 8005a80:	6a3b      	ldr	r3, [r7, #32]
 8005a82:	09db      	lsrs	r3, r3, #7
 8005a84:	623b      	str	r3, [r7, #32]
 8005a86:	6a3b      	ldr	r3, [r7, #32]
 8005a88:	2b7f      	cmp	r3, #127	; 0x7f
 8005a8a:	d8f0      	bhi.n	8005a6e <SEGGER_SYSVIEW_SendModule+0x66>
 8005a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a8e:	1c5a      	adds	r2, r3, #1
 8005a90:	627a      	str	r2, [r7, #36]	; 0x24
 8005a92:	6a3a      	ldr	r2, [r7, #32]
 8005a94:	b2d2      	uxtb	r2, r2
 8005a96:	701a      	strb	r2, [r3, #0]
 8005a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a9a:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	61fb      	str	r3, [r7, #28]
 8005aa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005aa2:	689b      	ldr	r3, [r3, #8]
 8005aa4:	61bb      	str	r3, [r7, #24]
 8005aa6:	e00b      	b.n	8005ac0 <SEGGER_SYSVIEW_SendModule+0xb8>
 8005aa8:	69bb      	ldr	r3, [r7, #24]
 8005aaa:	b2da      	uxtb	r2, r3
 8005aac:	69fb      	ldr	r3, [r7, #28]
 8005aae:	1c59      	adds	r1, r3, #1
 8005ab0:	61f9      	str	r1, [r7, #28]
 8005ab2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005ab6:	b2d2      	uxtb	r2, r2
 8005ab8:	701a      	strb	r2, [r3, #0]
 8005aba:	69bb      	ldr	r3, [r7, #24]
 8005abc:	09db      	lsrs	r3, r3, #7
 8005abe:	61bb      	str	r3, [r7, #24]
 8005ac0:	69bb      	ldr	r3, [r7, #24]
 8005ac2:	2b7f      	cmp	r3, #127	; 0x7f
 8005ac4:	d8f0      	bhi.n	8005aa8 <SEGGER_SYSVIEW_SendModule+0xa0>
 8005ac6:	69fb      	ldr	r3, [r7, #28]
 8005ac8:	1c5a      	adds	r2, r3, #1
 8005aca:	61fa      	str	r2, [r7, #28]
 8005acc:	69ba      	ldr	r2, [r7, #24]
 8005ace:	b2d2      	uxtb	r2, r2
 8005ad0:	701a      	strb	r2, [r3, #0]
 8005ad2:	69fb      	ldr	r3, [r7, #28]
 8005ad4:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005ad6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	2280      	movs	r2, #128	; 0x80
 8005adc:	4619      	mov	r1, r3
 8005ade:	68f8      	ldr	r0, [r7, #12]
 8005ae0:	f7fe fca2 	bl	8004428 <_EncodeStr>
 8005ae4:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8005ae6:	2216      	movs	r2, #22
 8005ae8:	68f9      	ldr	r1, [r7, #12]
 8005aea:	6938      	ldr	r0, [r7, #16]
 8005aec:	f7fe fddc 	bl	80046a8 <_SendPacket>
      RECORD_END();
 8005af0:	697b      	ldr	r3, [r7, #20]
 8005af2:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 8005af6:	bf00      	nop
 8005af8:	3730      	adds	r7, #48	; 0x30
 8005afa:	46bd      	mov	sp, r7
 8005afc:	bd80      	pop	{r7, pc}
 8005afe:	bf00      	nop
 8005b00:	200143a8 	.word	0x200143a8
 8005b04:	200143b0 	.word	0x200143b0

08005b08 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b082      	sub	sp, #8
 8005b0c:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8005b0e:	4b0c      	ldr	r3, [pc, #48]	; (8005b40 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d00f      	beq.n	8005b36 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8005b16:	4b0a      	ldr	r3, [pc, #40]	; (8005b40 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	68db      	ldr	r3, [r3, #12]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d002      	beq.n	8005b2a <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	68db      	ldr	r3, [r3, #12]
 8005b28:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	691b      	ldr	r3, [r3, #16]
 8005b2e:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d1f2      	bne.n	8005b1c <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8005b36:	bf00      	nop
 8005b38:	3708      	adds	r7, #8
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	bd80      	pop	{r7, pc}
 8005b3e:	bf00      	nop
 8005b40:	200143a8 	.word	0x200143a8

08005b44 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b086      	sub	sp, #24
 8005b48:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8005b4a:	f3ef 8311 	mrs	r3, BASEPRI
 8005b4e:	f04f 0120 	mov.w	r1, #32
 8005b52:	f381 8811 	msr	BASEPRI, r1
 8005b56:	60fb      	str	r3, [r7, #12]
 8005b58:	4817      	ldr	r0, [pc, #92]	; (8005bb8 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8005b5a:	f7fe fcb2 	bl	80044c2 <_PreparePacket>
 8005b5e:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	617b      	str	r3, [r7, #20]
 8005b68:	4b14      	ldr	r3, [pc, #80]	; (8005bbc <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8005b6a:	781b      	ldrb	r3, [r3, #0]
 8005b6c:	613b      	str	r3, [r7, #16]
 8005b6e:	e00b      	b.n	8005b88 <SEGGER_SYSVIEW_SendNumModules+0x44>
 8005b70:	693b      	ldr	r3, [r7, #16]
 8005b72:	b2da      	uxtb	r2, r3
 8005b74:	697b      	ldr	r3, [r7, #20]
 8005b76:	1c59      	adds	r1, r3, #1
 8005b78:	6179      	str	r1, [r7, #20]
 8005b7a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005b7e:	b2d2      	uxtb	r2, r2
 8005b80:	701a      	strb	r2, [r3, #0]
 8005b82:	693b      	ldr	r3, [r7, #16]
 8005b84:	09db      	lsrs	r3, r3, #7
 8005b86:	613b      	str	r3, [r7, #16]
 8005b88:	693b      	ldr	r3, [r7, #16]
 8005b8a:	2b7f      	cmp	r3, #127	; 0x7f
 8005b8c:	d8f0      	bhi.n	8005b70 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8005b8e:	697b      	ldr	r3, [r7, #20]
 8005b90:	1c5a      	adds	r2, r3, #1
 8005b92:	617a      	str	r2, [r7, #20]
 8005b94:	693a      	ldr	r2, [r7, #16]
 8005b96:	b2d2      	uxtb	r2, r2
 8005b98:	701a      	strb	r2, [r3, #0]
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8005b9e:	221b      	movs	r2, #27
 8005ba0:	6879      	ldr	r1, [r7, #4]
 8005ba2:	68b8      	ldr	r0, [r7, #8]
 8005ba4:	f7fe fd80 	bl	80046a8 <_SendPacket>
  RECORD_END();
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	f383 8811 	msr	BASEPRI, r3
}
 8005bae:	bf00      	nop
 8005bb0:	3718      	adds	r7, #24
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bd80      	pop	{r7, pc}
 8005bb6:	bf00      	nop
 8005bb8:	200143b0 	.word	0x200143b0
 8005bbc:	200143ac 	.word	0x200143ac

08005bc0 <SEGGER_SYSVIEW_PrintfTarget>:
*    the host.
*
*  Parameters
*    s        - String to be formatted.
*/
void SEGGER_SYSVIEW_PrintfTarget(const char* s, ...) {
 8005bc0:	b40f      	push	{r0, r1, r2, r3}
 8005bc2:	b580      	push	{r7, lr}
 8005bc4:	b082      	sub	sp, #8
 8005bc6:	af00      	add	r7, sp, #0
  va_list ParamList;

  va_start(ParamList, s);
 8005bc8:	f107 0314 	add.w	r3, r7, #20
 8005bcc:	607b      	str	r3, [r7, #4]
  _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
 8005bce:	1d3b      	adds	r3, r7, #4
 8005bd0:	461a      	mov	r2, r3
 8005bd2:	2100      	movs	r1, #0
 8005bd4:	6938      	ldr	r0, [r7, #16]
 8005bd6:	f7fe fff1 	bl	8004bbc <_VPrintTarget>
  va_end(ParamList);
}
 8005bda:	bf00      	nop
 8005bdc:	3708      	adds	r7, #8
 8005bde:	46bd      	mov	sp, r7
 8005be0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005be4:	b004      	add	sp, #16
 8005be6:	4770      	bx	lr

08005be8 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b08a      	sub	sp, #40	; 0x28
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005bf0:	f3ef 8311 	mrs	r3, BASEPRI
 8005bf4:	f04f 0120 	mov.w	r1, #32
 8005bf8:	f381 8811 	msr	BASEPRI, r1
 8005bfc:	617b      	str	r3, [r7, #20]
 8005bfe:	4827      	ldr	r0, [pc, #156]	; (8005c9c <SEGGER_SYSVIEW_Warn+0xb4>)
 8005c00:	f7fe fc5f 	bl	80044c2 <_PreparePacket>
 8005c04:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005c06:	2280      	movs	r2, #128	; 0x80
 8005c08:	6879      	ldr	r1, [r7, #4]
 8005c0a:	6938      	ldr	r0, [r7, #16]
 8005c0c:	f7fe fc0c 	bl	8004428 <_EncodeStr>
 8005c10:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	627b      	str	r3, [r7, #36]	; 0x24
 8005c16:	2301      	movs	r3, #1
 8005c18:	623b      	str	r3, [r7, #32]
 8005c1a:	e00b      	b.n	8005c34 <SEGGER_SYSVIEW_Warn+0x4c>
 8005c1c:	6a3b      	ldr	r3, [r7, #32]
 8005c1e:	b2da      	uxtb	r2, r3
 8005c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c22:	1c59      	adds	r1, r3, #1
 8005c24:	6279      	str	r1, [r7, #36]	; 0x24
 8005c26:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005c2a:	b2d2      	uxtb	r2, r2
 8005c2c:	701a      	strb	r2, [r3, #0]
 8005c2e:	6a3b      	ldr	r3, [r7, #32]
 8005c30:	09db      	lsrs	r3, r3, #7
 8005c32:	623b      	str	r3, [r7, #32]
 8005c34:	6a3b      	ldr	r3, [r7, #32]
 8005c36:	2b7f      	cmp	r3, #127	; 0x7f
 8005c38:	d8f0      	bhi.n	8005c1c <SEGGER_SYSVIEW_Warn+0x34>
 8005c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c3c:	1c5a      	adds	r2, r3, #1
 8005c3e:	627a      	str	r2, [r7, #36]	; 0x24
 8005c40:	6a3a      	ldr	r2, [r7, #32]
 8005c42:	b2d2      	uxtb	r2, r2
 8005c44:	701a      	strb	r2, [r3, #0]
 8005c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c48:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	61fb      	str	r3, [r7, #28]
 8005c4e:	2300      	movs	r3, #0
 8005c50:	61bb      	str	r3, [r7, #24]
 8005c52:	e00b      	b.n	8005c6c <SEGGER_SYSVIEW_Warn+0x84>
 8005c54:	69bb      	ldr	r3, [r7, #24]
 8005c56:	b2da      	uxtb	r2, r3
 8005c58:	69fb      	ldr	r3, [r7, #28]
 8005c5a:	1c59      	adds	r1, r3, #1
 8005c5c:	61f9      	str	r1, [r7, #28]
 8005c5e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005c62:	b2d2      	uxtb	r2, r2
 8005c64:	701a      	strb	r2, [r3, #0]
 8005c66:	69bb      	ldr	r3, [r7, #24]
 8005c68:	09db      	lsrs	r3, r3, #7
 8005c6a:	61bb      	str	r3, [r7, #24]
 8005c6c:	69bb      	ldr	r3, [r7, #24]
 8005c6e:	2b7f      	cmp	r3, #127	; 0x7f
 8005c70:	d8f0      	bhi.n	8005c54 <SEGGER_SYSVIEW_Warn+0x6c>
 8005c72:	69fb      	ldr	r3, [r7, #28]
 8005c74:	1c5a      	adds	r2, r3, #1
 8005c76:	61fa      	str	r2, [r7, #28]
 8005c78:	69ba      	ldr	r2, [r7, #24]
 8005c7a:	b2d2      	uxtb	r2, r2
 8005c7c:	701a      	strb	r2, [r3, #0]
 8005c7e:	69fb      	ldr	r3, [r7, #28]
 8005c80:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8005c82:	221a      	movs	r2, #26
 8005c84:	68f9      	ldr	r1, [r7, #12]
 8005c86:	6938      	ldr	r0, [r7, #16]
 8005c88:	f7fe fd0e 	bl	80046a8 <_SendPacket>
  RECORD_END();
 8005c8c:	697b      	ldr	r3, [r7, #20]
 8005c8e:	f383 8811 	msr	BASEPRI, r3
}
 8005c92:	bf00      	nop
 8005c94:	3728      	adds	r7, #40	; 0x28
 8005c96:	46bd      	mov	sp, r7
 8005c98:	bd80      	pop	{r7, pc}
 8005c9a:	bf00      	nop
 8005c9c:	200143b0 	.word	0x200143b0

08005ca0 <SEGGER_SYSVIEW_IsStarted>:
*
*  Return value
*      0: Recording not started.
*    > 0: Recording started.
*/
int SEGGER_SYSVIEW_IsStarted(void) {
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
  //
  // Check if host is sending data which needs to be processed.
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8005ca4:	4b13      	ldr	r3, [pc, #76]	; (8005cf4 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005ca6:	7e1b      	ldrb	r3, [r3, #24]
 8005ca8:	4619      	mov	r1, r3
 8005caa:	4a13      	ldr	r2, [pc, #76]	; (8005cf8 <SEGGER_SYSVIEW_IsStarted+0x58>)
 8005cac:	460b      	mov	r3, r1
 8005cae:	005b      	lsls	r3, r3, #1
 8005cb0:	440b      	add	r3, r1
 8005cb2:	00db      	lsls	r3, r3, #3
 8005cb4:	4413      	add	r3, r2
 8005cb6:	336c      	adds	r3, #108	; 0x6c
 8005cb8:	681a      	ldr	r2, [r3, #0]
 8005cba:	4b0e      	ldr	r3, [pc, #56]	; (8005cf4 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005cbc:	7e1b      	ldrb	r3, [r3, #24]
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	490d      	ldr	r1, [pc, #52]	; (8005cf8 <SEGGER_SYSVIEW_IsStarted+0x58>)
 8005cc2:	4603      	mov	r3, r0
 8005cc4:	005b      	lsls	r3, r3, #1
 8005cc6:	4403      	add	r3, r0
 8005cc8:	00db      	lsls	r3, r3, #3
 8005cca:	440b      	add	r3, r1
 8005ccc:	3370      	adds	r3, #112	; 0x70
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	429a      	cmp	r2, r3
 8005cd2:	d00b      	beq.n	8005cec <SEGGER_SYSVIEW_IsStarted+0x4c>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8005cd4:	4b07      	ldr	r3, [pc, #28]	; (8005cf4 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005cd6:	789b      	ldrb	r3, [r3, #2]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d107      	bne.n	8005cec <SEGGER_SYSVIEW_IsStarted+0x4c>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8005cdc:	4b05      	ldr	r3, [pc, #20]	; (8005cf4 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005cde:	2201      	movs	r2, #1
 8005ce0:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8005ce2:	f7fe fbfb 	bl	80044dc <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8005ce6:	4b03      	ldr	r3, [pc, #12]	; (8005cf4 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005ce8:	2200      	movs	r2, #0
 8005cea:	709a      	strb	r2, [r3, #2]
    }
  }
#endif
  return _SYSVIEW_Globals.EnableState;
 8005cec:	4b01      	ldr	r3, [pc, #4]	; (8005cf4 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005cee:	781b      	ldrb	r3, [r3, #0]
}
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	bd80      	pop	{r7, pc}
 8005cf4:	20014380 	.word	0x20014380
 8005cf8:	20012ec0 	.word	0x20012ec0

08005cfc <__libc_init_array>:
 8005cfc:	b570      	push	{r4, r5, r6, lr}
 8005cfe:	4d0d      	ldr	r5, [pc, #52]	; (8005d34 <__libc_init_array+0x38>)
 8005d00:	4c0d      	ldr	r4, [pc, #52]	; (8005d38 <__libc_init_array+0x3c>)
 8005d02:	1b64      	subs	r4, r4, r5
 8005d04:	10a4      	asrs	r4, r4, #2
 8005d06:	2600      	movs	r6, #0
 8005d08:	42a6      	cmp	r6, r4
 8005d0a:	d109      	bne.n	8005d20 <__libc_init_array+0x24>
 8005d0c:	4d0b      	ldr	r5, [pc, #44]	; (8005d3c <__libc_init_array+0x40>)
 8005d0e:	4c0c      	ldr	r4, [pc, #48]	; (8005d40 <__libc_init_array+0x44>)
 8005d10:	f000 fcc0 	bl	8006694 <_init>
 8005d14:	1b64      	subs	r4, r4, r5
 8005d16:	10a4      	asrs	r4, r4, #2
 8005d18:	2600      	movs	r6, #0
 8005d1a:	42a6      	cmp	r6, r4
 8005d1c:	d105      	bne.n	8005d2a <__libc_init_array+0x2e>
 8005d1e:	bd70      	pop	{r4, r5, r6, pc}
 8005d20:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d24:	4798      	blx	r3
 8005d26:	3601      	adds	r6, #1
 8005d28:	e7ee      	b.n	8005d08 <__libc_init_array+0xc>
 8005d2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d2e:	4798      	blx	r3
 8005d30:	3601      	adds	r6, #1
 8005d32:	e7f2      	b.n	8005d1a <__libc_init_array+0x1e>
 8005d34:	08006854 	.word	0x08006854
 8005d38:	08006854 	.word	0x08006854
 8005d3c:	08006854 	.word	0x08006854
 8005d40:	08006858 	.word	0x08006858

08005d44 <memcmp>:
 8005d44:	b510      	push	{r4, lr}
 8005d46:	3901      	subs	r1, #1
 8005d48:	4402      	add	r2, r0
 8005d4a:	4290      	cmp	r0, r2
 8005d4c:	d101      	bne.n	8005d52 <memcmp+0xe>
 8005d4e:	2000      	movs	r0, #0
 8005d50:	e005      	b.n	8005d5e <memcmp+0x1a>
 8005d52:	7803      	ldrb	r3, [r0, #0]
 8005d54:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8005d58:	42a3      	cmp	r3, r4
 8005d5a:	d001      	beq.n	8005d60 <memcmp+0x1c>
 8005d5c:	1b18      	subs	r0, r3, r4
 8005d5e:	bd10      	pop	{r4, pc}
 8005d60:	3001      	adds	r0, #1
 8005d62:	e7f2      	b.n	8005d4a <memcmp+0x6>

08005d64 <memcpy>:
 8005d64:	440a      	add	r2, r1
 8005d66:	4291      	cmp	r1, r2
 8005d68:	f100 33ff 	add.w	r3, r0, #4294967295
 8005d6c:	d100      	bne.n	8005d70 <memcpy+0xc>
 8005d6e:	4770      	bx	lr
 8005d70:	b510      	push	{r4, lr}
 8005d72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005d76:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005d7a:	4291      	cmp	r1, r2
 8005d7c:	d1f9      	bne.n	8005d72 <memcpy+0xe>
 8005d7e:	bd10      	pop	{r4, pc}

08005d80 <memset>:
 8005d80:	4402      	add	r2, r0
 8005d82:	4603      	mov	r3, r0
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d100      	bne.n	8005d8a <memset+0xa>
 8005d88:	4770      	bx	lr
 8005d8a:	f803 1b01 	strb.w	r1, [r3], #1
 8005d8e:	e7f9      	b.n	8005d84 <memset+0x4>

08005d90 <sniprintf>:
 8005d90:	b40c      	push	{r2, r3}
 8005d92:	b530      	push	{r4, r5, lr}
 8005d94:	4b17      	ldr	r3, [pc, #92]	; (8005df4 <sniprintf+0x64>)
 8005d96:	1e0c      	subs	r4, r1, #0
 8005d98:	681d      	ldr	r5, [r3, #0]
 8005d9a:	b09d      	sub	sp, #116	; 0x74
 8005d9c:	da08      	bge.n	8005db0 <sniprintf+0x20>
 8005d9e:	238b      	movs	r3, #139	; 0x8b
 8005da0:	602b      	str	r3, [r5, #0]
 8005da2:	f04f 30ff 	mov.w	r0, #4294967295
 8005da6:	b01d      	add	sp, #116	; 0x74
 8005da8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005dac:	b002      	add	sp, #8
 8005dae:	4770      	bx	lr
 8005db0:	f44f 7302 	mov.w	r3, #520	; 0x208
 8005db4:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005db8:	bf14      	ite	ne
 8005dba:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005dbe:	4623      	moveq	r3, r4
 8005dc0:	9304      	str	r3, [sp, #16]
 8005dc2:	9307      	str	r3, [sp, #28]
 8005dc4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005dc8:	9002      	str	r0, [sp, #8]
 8005dca:	9006      	str	r0, [sp, #24]
 8005dcc:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005dd0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005dd2:	ab21      	add	r3, sp, #132	; 0x84
 8005dd4:	a902      	add	r1, sp, #8
 8005dd6:	4628      	mov	r0, r5
 8005dd8:	9301      	str	r3, [sp, #4]
 8005dda:	f000 f869 	bl	8005eb0 <_svfiprintf_r>
 8005dde:	1c43      	adds	r3, r0, #1
 8005de0:	bfbc      	itt	lt
 8005de2:	238b      	movlt	r3, #139	; 0x8b
 8005de4:	602b      	strlt	r3, [r5, #0]
 8005de6:	2c00      	cmp	r4, #0
 8005de8:	d0dd      	beq.n	8005da6 <sniprintf+0x16>
 8005dea:	9b02      	ldr	r3, [sp, #8]
 8005dec:	2200      	movs	r2, #0
 8005dee:	701a      	strb	r2, [r3, #0]
 8005df0:	e7d9      	b.n	8005da6 <sniprintf+0x16>
 8005df2:	bf00      	nop
 8005df4:	2000001c 	.word	0x2000001c

08005df8 <__ssputs_r>:
 8005df8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005dfc:	688e      	ldr	r6, [r1, #8]
 8005dfe:	429e      	cmp	r6, r3
 8005e00:	4682      	mov	sl, r0
 8005e02:	460c      	mov	r4, r1
 8005e04:	4690      	mov	r8, r2
 8005e06:	461f      	mov	r7, r3
 8005e08:	d838      	bhi.n	8005e7c <__ssputs_r+0x84>
 8005e0a:	898a      	ldrh	r2, [r1, #12]
 8005e0c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005e10:	d032      	beq.n	8005e78 <__ssputs_r+0x80>
 8005e12:	6825      	ldr	r5, [r4, #0]
 8005e14:	6909      	ldr	r1, [r1, #16]
 8005e16:	eba5 0901 	sub.w	r9, r5, r1
 8005e1a:	6965      	ldr	r5, [r4, #20]
 8005e1c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005e20:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005e24:	3301      	adds	r3, #1
 8005e26:	444b      	add	r3, r9
 8005e28:	106d      	asrs	r5, r5, #1
 8005e2a:	429d      	cmp	r5, r3
 8005e2c:	bf38      	it	cc
 8005e2e:	461d      	movcc	r5, r3
 8005e30:	0553      	lsls	r3, r2, #21
 8005e32:	d531      	bpl.n	8005e98 <__ssputs_r+0xa0>
 8005e34:	4629      	mov	r1, r5
 8005e36:	f000 fb55 	bl	80064e4 <_malloc_r>
 8005e3a:	4606      	mov	r6, r0
 8005e3c:	b950      	cbnz	r0, 8005e54 <__ssputs_r+0x5c>
 8005e3e:	230c      	movs	r3, #12
 8005e40:	f8ca 3000 	str.w	r3, [sl]
 8005e44:	89a3      	ldrh	r3, [r4, #12]
 8005e46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005e4a:	81a3      	strh	r3, [r4, #12]
 8005e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8005e50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e54:	6921      	ldr	r1, [r4, #16]
 8005e56:	464a      	mov	r2, r9
 8005e58:	f7ff ff84 	bl	8005d64 <memcpy>
 8005e5c:	89a3      	ldrh	r3, [r4, #12]
 8005e5e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005e62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e66:	81a3      	strh	r3, [r4, #12]
 8005e68:	6126      	str	r6, [r4, #16]
 8005e6a:	6165      	str	r5, [r4, #20]
 8005e6c:	444e      	add	r6, r9
 8005e6e:	eba5 0509 	sub.w	r5, r5, r9
 8005e72:	6026      	str	r6, [r4, #0]
 8005e74:	60a5      	str	r5, [r4, #8]
 8005e76:	463e      	mov	r6, r7
 8005e78:	42be      	cmp	r6, r7
 8005e7a:	d900      	bls.n	8005e7e <__ssputs_r+0x86>
 8005e7c:	463e      	mov	r6, r7
 8005e7e:	6820      	ldr	r0, [r4, #0]
 8005e80:	4632      	mov	r2, r6
 8005e82:	4641      	mov	r1, r8
 8005e84:	f000 faa8 	bl	80063d8 <memmove>
 8005e88:	68a3      	ldr	r3, [r4, #8]
 8005e8a:	1b9b      	subs	r3, r3, r6
 8005e8c:	60a3      	str	r3, [r4, #8]
 8005e8e:	6823      	ldr	r3, [r4, #0]
 8005e90:	4433      	add	r3, r6
 8005e92:	6023      	str	r3, [r4, #0]
 8005e94:	2000      	movs	r0, #0
 8005e96:	e7db      	b.n	8005e50 <__ssputs_r+0x58>
 8005e98:	462a      	mov	r2, r5
 8005e9a:	f000 fb97 	bl	80065cc <_realloc_r>
 8005e9e:	4606      	mov	r6, r0
 8005ea0:	2800      	cmp	r0, #0
 8005ea2:	d1e1      	bne.n	8005e68 <__ssputs_r+0x70>
 8005ea4:	6921      	ldr	r1, [r4, #16]
 8005ea6:	4650      	mov	r0, sl
 8005ea8:	f000 fab0 	bl	800640c <_free_r>
 8005eac:	e7c7      	b.n	8005e3e <__ssputs_r+0x46>
	...

08005eb0 <_svfiprintf_r>:
 8005eb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005eb4:	4698      	mov	r8, r3
 8005eb6:	898b      	ldrh	r3, [r1, #12]
 8005eb8:	061b      	lsls	r3, r3, #24
 8005eba:	b09d      	sub	sp, #116	; 0x74
 8005ebc:	4607      	mov	r7, r0
 8005ebe:	460d      	mov	r5, r1
 8005ec0:	4614      	mov	r4, r2
 8005ec2:	d50e      	bpl.n	8005ee2 <_svfiprintf_r+0x32>
 8005ec4:	690b      	ldr	r3, [r1, #16]
 8005ec6:	b963      	cbnz	r3, 8005ee2 <_svfiprintf_r+0x32>
 8005ec8:	2140      	movs	r1, #64	; 0x40
 8005eca:	f000 fb0b 	bl	80064e4 <_malloc_r>
 8005ece:	6028      	str	r0, [r5, #0]
 8005ed0:	6128      	str	r0, [r5, #16]
 8005ed2:	b920      	cbnz	r0, 8005ede <_svfiprintf_r+0x2e>
 8005ed4:	230c      	movs	r3, #12
 8005ed6:	603b      	str	r3, [r7, #0]
 8005ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8005edc:	e0d1      	b.n	8006082 <_svfiprintf_r+0x1d2>
 8005ede:	2340      	movs	r3, #64	; 0x40
 8005ee0:	616b      	str	r3, [r5, #20]
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	9309      	str	r3, [sp, #36]	; 0x24
 8005ee6:	2320      	movs	r3, #32
 8005ee8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005eec:	f8cd 800c 	str.w	r8, [sp, #12]
 8005ef0:	2330      	movs	r3, #48	; 0x30
 8005ef2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800609c <_svfiprintf_r+0x1ec>
 8005ef6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005efa:	f04f 0901 	mov.w	r9, #1
 8005efe:	4623      	mov	r3, r4
 8005f00:	469a      	mov	sl, r3
 8005f02:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005f06:	b10a      	cbz	r2, 8005f0c <_svfiprintf_r+0x5c>
 8005f08:	2a25      	cmp	r2, #37	; 0x25
 8005f0a:	d1f9      	bne.n	8005f00 <_svfiprintf_r+0x50>
 8005f0c:	ebba 0b04 	subs.w	fp, sl, r4
 8005f10:	d00b      	beq.n	8005f2a <_svfiprintf_r+0x7a>
 8005f12:	465b      	mov	r3, fp
 8005f14:	4622      	mov	r2, r4
 8005f16:	4629      	mov	r1, r5
 8005f18:	4638      	mov	r0, r7
 8005f1a:	f7ff ff6d 	bl	8005df8 <__ssputs_r>
 8005f1e:	3001      	adds	r0, #1
 8005f20:	f000 80aa 	beq.w	8006078 <_svfiprintf_r+0x1c8>
 8005f24:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005f26:	445a      	add	r2, fp
 8005f28:	9209      	str	r2, [sp, #36]	; 0x24
 8005f2a:	f89a 3000 	ldrb.w	r3, [sl]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	f000 80a2 	beq.w	8006078 <_svfiprintf_r+0x1c8>
 8005f34:	2300      	movs	r3, #0
 8005f36:	f04f 32ff 	mov.w	r2, #4294967295
 8005f3a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005f3e:	f10a 0a01 	add.w	sl, sl, #1
 8005f42:	9304      	str	r3, [sp, #16]
 8005f44:	9307      	str	r3, [sp, #28]
 8005f46:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005f4a:	931a      	str	r3, [sp, #104]	; 0x68
 8005f4c:	4654      	mov	r4, sl
 8005f4e:	2205      	movs	r2, #5
 8005f50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f54:	4851      	ldr	r0, [pc, #324]	; (800609c <_svfiprintf_r+0x1ec>)
 8005f56:	f7fa f9ab 	bl	80002b0 <memchr>
 8005f5a:	9a04      	ldr	r2, [sp, #16]
 8005f5c:	b9d8      	cbnz	r0, 8005f96 <_svfiprintf_r+0xe6>
 8005f5e:	06d0      	lsls	r0, r2, #27
 8005f60:	bf44      	itt	mi
 8005f62:	2320      	movmi	r3, #32
 8005f64:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005f68:	0711      	lsls	r1, r2, #28
 8005f6a:	bf44      	itt	mi
 8005f6c:	232b      	movmi	r3, #43	; 0x2b
 8005f6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005f72:	f89a 3000 	ldrb.w	r3, [sl]
 8005f76:	2b2a      	cmp	r3, #42	; 0x2a
 8005f78:	d015      	beq.n	8005fa6 <_svfiprintf_r+0xf6>
 8005f7a:	9a07      	ldr	r2, [sp, #28]
 8005f7c:	4654      	mov	r4, sl
 8005f7e:	2000      	movs	r0, #0
 8005f80:	f04f 0c0a 	mov.w	ip, #10
 8005f84:	4621      	mov	r1, r4
 8005f86:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005f8a:	3b30      	subs	r3, #48	; 0x30
 8005f8c:	2b09      	cmp	r3, #9
 8005f8e:	d94e      	bls.n	800602e <_svfiprintf_r+0x17e>
 8005f90:	b1b0      	cbz	r0, 8005fc0 <_svfiprintf_r+0x110>
 8005f92:	9207      	str	r2, [sp, #28]
 8005f94:	e014      	b.n	8005fc0 <_svfiprintf_r+0x110>
 8005f96:	eba0 0308 	sub.w	r3, r0, r8
 8005f9a:	fa09 f303 	lsl.w	r3, r9, r3
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	9304      	str	r3, [sp, #16]
 8005fa2:	46a2      	mov	sl, r4
 8005fa4:	e7d2      	b.n	8005f4c <_svfiprintf_r+0x9c>
 8005fa6:	9b03      	ldr	r3, [sp, #12]
 8005fa8:	1d19      	adds	r1, r3, #4
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	9103      	str	r1, [sp, #12]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	bfbb      	ittet	lt
 8005fb2:	425b      	neglt	r3, r3
 8005fb4:	f042 0202 	orrlt.w	r2, r2, #2
 8005fb8:	9307      	strge	r3, [sp, #28]
 8005fba:	9307      	strlt	r3, [sp, #28]
 8005fbc:	bfb8      	it	lt
 8005fbe:	9204      	strlt	r2, [sp, #16]
 8005fc0:	7823      	ldrb	r3, [r4, #0]
 8005fc2:	2b2e      	cmp	r3, #46	; 0x2e
 8005fc4:	d10c      	bne.n	8005fe0 <_svfiprintf_r+0x130>
 8005fc6:	7863      	ldrb	r3, [r4, #1]
 8005fc8:	2b2a      	cmp	r3, #42	; 0x2a
 8005fca:	d135      	bne.n	8006038 <_svfiprintf_r+0x188>
 8005fcc:	9b03      	ldr	r3, [sp, #12]
 8005fce:	1d1a      	adds	r2, r3, #4
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	9203      	str	r2, [sp, #12]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	bfb8      	it	lt
 8005fd8:	f04f 33ff 	movlt.w	r3, #4294967295
 8005fdc:	3402      	adds	r4, #2
 8005fde:	9305      	str	r3, [sp, #20]
 8005fe0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80060ac <_svfiprintf_r+0x1fc>
 8005fe4:	7821      	ldrb	r1, [r4, #0]
 8005fe6:	2203      	movs	r2, #3
 8005fe8:	4650      	mov	r0, sl
 8005fea:	f7fa f961 	bl	80002b0 <memchr>
 8005fee:	b140      	cbz	r0, 8006002 <_svfiprintf_r+0x152>
 8005ff0:	2340      	movs	r3, #64	; 0x40
 8005ff2:	eba0 000a 	sub.w	r0, r0, sl
 8005ff6:	fa03 f000 	lsl.w	r0, r3, r0
 8005ffa:	9b04      	ldr	r3, [sp, #16]
 8005ffc:	4303      	orrs	r3, r0
 8005ffe:	3401      	adds	r4, #1
 8006000:	9304      	str	r3, [sp, #16]
 8006002:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006006:	4826      	ldr	r0, [pc, #152]	; (80060a0 <_svfiprintf_r+0x1f0>)
 8006008:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800600c:	2206      	movs	r2, #6
 800600e:	f7fa f94f 	bl	80002b0 <memchr>
 8006012:	2800      	cmp	r0, #0
 8006014:	d038      	beq.n	8006088 <_svfiprintf_r+0x1d8>
 8006016:	4b23      	ldr	r3, [pc, #140]	; (80060a4 <_svfiprintf_r+0x1f4>)
 8006018:	bb1b      	cbnz	r3, 8006062 <_svfiprintf_r+0x1b2>
 800601a:	9b03      	ldr	r3, [sp, #12]
 800601c:	3307      	adds	r3, #7
 800601e:	f023 0307 	bic.w	r3, r3, #7
 8006022:	3308      	adds	r3, #8
 8006024:	9303      	str	r3, [sp, #12]
 8006026:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006028:	4433      	add	r3, r6
 800602a:	9309      	str	r3, [sp, #36]	; 0x24
 800602c:	e767      	b.n	8005efe <_svfiprintf_r+0x4e>
 800602e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006032:	460c      	mov	r4, r1
 8006034:	2001      	movs	r0, #1
 8006036:	e7a5      	b.n	8005f84 <_svfiprintf_r+0xd4>
 8006038:	2300      	movs	r3, #0
 800603a:	3401      	adds	r4, #1
 800603c:	9305      	str	r3, [sp, #20]
 800603e:	4619      	mov	r1, r3
 8006040:	f04f 0c0a 	mov.w	ip, #10
 8006044:	4620      	mov	r0, r4
 8006046:	f810 2b01 	ldrb.w	r2, [r0], #1
 800604a:	3a30      	subs	r2, #48	; 0x30
 800604c:	2a09      	cmp	r2, #9
 800604e:	d903      	bls.n	8006058 <_svfiprintf_r+0x1a8>
 8006050:	2b00      	cmp	r3, #0
 8006052:	d0c5      	beq.n	8005fe0 <_svfiprintf_r+0x130>
 8006054:	9105      	str	r1, [sp, #20]
 8006056:	e7c3      	b.n	8005fe0 <_svfiprintf_r+0x130>
 8006058:	fb0c 2101 	mla	r1, ip, r1, r2
 800605c:	4604      	mov	r4, r0
 800605e:	2301      	movs	r3, #1
 8006060:	e7f0      	b.n	8006044 <_svfiprintf_r+0x194>
 8006062:	ab03      	add	r3, sp, #12
 8006064:	9300      	str	r3, [sp, #0]
 8006066:	462a      	mov	r2, r5
 8006068:	4b0f      	ldr	r3, [pc, #60]	; (80060a8 <_svfiprintf_r+0x1f8>)
 800606a:	a904      	add	r1, sp, #16
 800606c:	4638      	mov	r0, r7
 800606e:	f3af 8000 	nop.w
 8006072:	1c42      	adds	r2, r0, #1
 8006074:	4606      	mov	r6, r0
 8006076:	d1d6      	bne.n	8006026 <_svfiprintf_r+0x176>
 8006078:	89ab      	ldrh	r3, [r5, #12]
 800607a:	065b      	lsls	r3, r3, #25
 800607c:	f53f af2c 	bmi.w	8005ed8 <_svfiprintf_r+0x28>
 8006080:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006082:	b01d      	add	sp, #116	; 0x74
 8006084:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006088:	ab03      	add	r3, sp, #12
 800608a:	9300      	str	r3, [sp, #0]
 800608c:	462a      	mov	r2, r5
 800608e:	4b06      	ldr	r3, [pc, #24]	; (80060a8 <_svfiprintf_r+0x1f8>)
 8006090:	a904      	add	r1, sp, #16
 8006092:	4638      	mov	r0, r7
 8006094:	f000 f87a 	bl	800618c <_printf_i>
 8006098:	e7eb      	b.n	8006072 <_svfiprintf_r+0x1c2>
 800609a:	bf00      	nop
 800609c:	08006818 	.word	0x08006818
 80060a0:	08006822 	.word	0x08006822
 80060a4:	00000000 	.word	0x00000000
 80060a8:	08005df9 	.word	0x08005df9
 80060ac:	0800681e 	.word	0x0800681e

080060b0 <_printf_common>:
 80060b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060b4:	4616      	mov	r6, r2
 80060b6:	4699      	mov	r9, r3
 80060b8:	688a      	ldr	r2, [r1, #8]
 80060ba:	690b      	ldr	r3, [r1, #16]
 80060bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80060c0:	4293      	cmp	r3, r2
 80060c2:	bfb8      	it	lt
 80060c4:	4613      	movlt	r3, r2
 80060c6:	6033      	str	r3, [r6, #0]
 80060c8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80060cc:	4607      	mov	r7, r0
 80060ce:	460c      	mov	r4, r1
 80060d0:	b10a      	cbz	r2, 80060d6 <_printf_common+0x26>
 80060d2:	3301      	adds	r3, #1
 80060d4:	6033      	str	r3, [r6, #0]
 80060d6:	6823      	ldr	r3, [r4, #0]
 80060d8:	0699      	lsls	r1, r3, #26
 80060da:	bf42      	ittt	mi
 80060dc:	6833      	ldrmi	r3, [r6, #0]
 80060de:	3302      	addmi	r3, #2
 80060e0:	6033      	strmi	r3, [r6, #0]
 80060e2:	6825      	ldr	r5, [r4, #0]
 80060e4:	f015 0506 	ands.w	r5, r5, #6
 80060e8:	d106      	bne.n	80060f8 <_printf_common+0x48>
 80060ea:	f104 0a19 	add.w	sl, r4, #25
 80060ee:	68e3      	ldr	r3, [r4, #12]
 80060f0:	6832      	ldr	r2, [r6, #0]
 80060f2:	1a9b      	subs	r3, r3, r2
 80060f4:	42ab      	cmp	r3, r5
 80060f6:	dc26      	bgt.n	8006146 <_printf_common+0x96>
 80060f8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80060fc:	1e13      	subs	r3, r2, #0
 80060fe:	6822      	ldr	r2, [r4, #0]
 8006100:	bf18      	it	ne
 8006102:	2301      	movne	r3, #1
 8006104:	0692      	lsls	r2, r2, #26
 8006106:	d42b      	bmi.n	8006160 <_printf_common+0xb0>
 8006108:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800610c:	4649      	mov	r1, r9
 800610e:	4638      	mov	r0, r7
 8006110:	47c0      	blx	r8
 8006112:	3001      	adds	r0, #1
 8006114:	d01e      	beq.n	8006154 <_printf_common+0xa4>
 8006116:	6823      	ldr	r3, [r4, #0]
 8006118:	68e5      	ldr	r5, [r4, #12]
 800611a:	6832      	ldr	r2, [r6, #0]
 800611c:	f003 0306 	and.w	r3, r3, #6
 8006120:	2b04      	cmp	r3, #4
 8006122:	bf08      	it	eq
 8006124:	1aad      	subeq	r5, r5, r2
 8006126:	68a3      	ldr	r3, [r4, #8]
 8006128:	6922      	ldr	r2, [r4, #16]
 800612a:	bf0c      	ite	eq
 800612c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006130:	2500      	movne	r5, #0
 8006132:	4293      	cmp	r3, r2
 8006134:	bfc4      	itt	gt
 8006136:	1a9b      	subgt	r3, r3, r2
 8006138:	18ed      	addgt	r5, r5, r3
 800613a:	2600      	movs	r6, #0
 800613c:	341a      	adds	r4, #26
 800613e:	42b5      	cmp	r5, r6
 8006140:	d11a      	bne.n	8006178 <_printf_common+0xc8>
 8006142:	2000      	movs	r0, #0
 8006144:	e008      	b.n	8006158 <_printf_common+0xa8>
 8006146:	2301      	movs	r3, #1
 8006148:	4652      	mov	r2, sl
 800614a:	4649      	mov	r1, r9
 800614c:	4638      	mov	r0, r7
 800614e:	47c0      	blx	r8
 8006150:	3001      	adds	r0, #1
 8006152:	d103      	bne.n	800615c <_printf_common+0xac>
 8006154:	f04f 30ff 	mov.w	r0, #4294967295
 8006158:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800615c:	3501      	adds	r5, #1
 800615e:	e7c6      	b.n	80060ee <_printf_common+0x3e>
 8006160:	18e1      	adds	r1, r4, r3
 8006162:	1c5a      	adds	r2, r3, #1
 8006164:	2030      	movs	r0, #48	; 0x30
 8006166:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800616a:	4422      	add	r2, r4
 800616c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006170:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006174:	3302      	adds	r3, #2
 8006176:	e7c7      	b.n	8006108 <_printf_common+0x58>
 8006178:	2301      	movs	r3, #1
 800617a:	4622      	mov	r2, r4
 800617c:	4649      	mov	r1, r9
 800617e:	4638      	mov	r0, r7
 8006180:	47c0      	blx	r8
 8006182:	3001      	adds	r0, #1
 8006184:	d0e6      	beq.n	8006154 <_printf_common+0xa4>
 8006186:	3601      	adds	r6, #1
 8006188:	e7d9      	b.n	800613e <_printf_common+0x8e>
	...

0800618c <_printf_i>:
 800618c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006190:	7e0f      	ldrb	r7, [r1, #24]
 8006192:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006194:	2f78      	cmp	r7, #120	; 0x78
 8006196:	4691      	mov	r9, r2
 8006198:	4680      	mov	r8, r0
 800619a:	460c      	mov	r4, r1
 800619c:	469a      	mov	sl, r3
 800619e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80061a2:	d807      	bhi.n	80061b4 <_printf_i+0x28>
 80061a4:	2f62      	cmp	r7, #98	; 0x62
 80061a6:	d80a      	bhi.n	80061be <_printf_i+0x32>
 80061a8:	2f00      	cmp	r7, #0
 80061aa:	f000 80d8 	beq.w	800635e <_printf_i+0x1d2>
 80061ae:	2f58      	cmp	r7, #88	; 0x58
 80061b0:	f000 80a3 	beq.w	80062fa <_printf_i+0x16e>
 80061b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80061b8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80061bc:	e03a      	b.n	8006234 <_printf_i+0xa8>
 80061be:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80061c2:	2b15      	cmp	r3, #21
 80061c4:	d8f6      	bhi.n	80061b4 <_printf_i+0x28>
 80061c6:	a101      	add	r1, pc, #4	; (adr r1, 80061cc <_printf_i+0x40>)
 80061c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80061cc:	08006225 	.word	0x08006225
 80061d0:	08006239 	.word	0x08006239
 80061d4:	080061b5 	.word	0x080061b5
 80061d8:	080061b5 	.word	0x080061b5
 80061dc:	080061b5 	.word	0x080061b5
 80061e0:	080061b5 	.word	0x080061b5
 80061e4:	08006239 	.word	0x08006239
 80061e8:	080061b5 	.word	0x080061b5
 80061ec:	080061b5 	.word	0x080061b5
 80061f0:	080061b5 	.word	0x080061b5
 80061f4:	080061b5 	.word	0x080061b5
 80061f8:	08006345 	.word	0x08006345
 80061fc:	08006269 	.word	0x08006269
 8006200:	08006327 	.word	0x08006327
 8006204:	080061b5 	.word	0x080061b5
 8006208:	080061b5 	.word	0x080061b5
 800620c:	08006367 	.word	0x08006367
 8006210:	080061b5 	.word	0x080061b5
 8006214:	08006269 	.word	0x08006269
 8006218:	080061b5 	.word	0x080061b5
 800621c:	080061b5 	.word	0x080061b5
 8006220:	0800632f 	.word	0x0800632f
 8006224:	682b      	ldr	r3, [r5, #0]
 8006226:	1d1a      	adds	r2, r3, #4
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	602a      	str	r2, [r5, #0]
 800622c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006230:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006234:	2301      	movs	r3, #1
 8006236:	e0a3      	b.n	8006380 <_printf_i+0x1f4>
 8006238:	6820      	ldr	r0, [r4, #0]
 800623a:	6829      	ldr	r1, [r5, #0]
 800623c:	0606      	lsls	r6, r0, #24
 800623e:	f101 0304 	add.w	r3, r1, #4
 8006242:	d50a      	bpl.n	800625a <_printf_i+0xce>
 8006244:	680e      	ldr	r6, [r1, #0]
 8006246:	602b      	str	r3, [r5, #0]
 8006248:	2e00      	cmp	r6, #0
 800624a:	da03      	bge.n	8006254 <_printf_i+0xc8>
 800624c:	232d      	movs	r3, #45	; 0x2d
 800624e:	4276      	negs	r6, r6
 8006250:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006254:	485e      	ldr	r0, [pc, #376]	; (80063d0 <_printf_i+0x244>)
 8006256:	230a      	movs	r3, #10
 8006258:	e019      	b.n	800628e <_printf_i+0x102>
 800625a:	680e      	ldr	r6, [r1, #0]
 800625c:	602b      	str	r3, [r5, #0]
 800625e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006262:	bf18      	it	ne
 8006264:	b236      	sxthne	r6, r6
 8006266:	e7ef      	b.n	8006248 <_printf_i+0xbc>
 8006268:	682b      	ldr	r3, [r5, #0]
 800626a:	6820      	ldr	r0, [r4, #0]
 800626c:	1d19      	adds	r1, r3, #4
 800626e:	6029      	str	r1, [r5, #0]
 8006270:	0601      	lsls	r1, r0, #24
 8006272:	d501      	bpl.n	8006278 <_printf_i+0xec>
 8006274:	681e      	ldr	r6, [r3, #0]
 8006276:	e002      	b.n	800627e <_printf_i+0xf2>
 8006278:	0646      	lsls	r6, r0, #25
 800627a:	d5fb      	bpl.n	8006274 <_printf_i+0xe8>
 800627c:	881e      	ldrh	r6, [r3, #0]
 800627e:	4854      	ldr	r0, [pc, #336]	; (80063d0 <_printf_i+0x244>)
 8006280:	2f6f      	cmp	r7, #111	; 0x6f
 8006282:	bf0c      	ite	eq
 8006284:	2308      	moveq	r3, #8
 8006286:	230a      	movne	r3, #10
 8006288:	2100      	movs	r1, #0
 800628a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800628e:	6865      	ldr	r5, [r4, #4]
 8006290:	60a5      	str	r5, [r4, #8]
 8006292:	2d00      	cmp	r5, #0
 8006294:	bfa2      	ittt	ge
 8006296:	6821      	ldrge	r1, [r4, #0]
 8006298:	f021 0104 	bicge.w	r1, r1, #4
 800629c:	6021      	strge	r1, [r4, #0]
 800629e:	b90e      	cbnz	r6, 80062a4 <_printf_i+0x118>
 80062a0:	2d00      	cmp	r5, #0
 80062a2:	d04d      	beq.n	8006340 <_printf_i+0x1b4>
 80062a4:	4615      	mov	r5, r2
 80062a6:	fbb6 f1f3 	udiv	r1, r6, r3
 80062aa:	fb03 6711 	mls	r7, r3, r1, r6
 80062ae:	5dc7      	ldrb	r7, [r0, r7]
 80062b0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80062b4:	4637      	mov	r7, r6
 80062b6:	42bb      	cmp	r3, r7
 80062b8:	460e      	mov	r6, r1
 80062ba:	d9f4      	bls.n	80062a6 <_printf_i+0x11a>
 80062bc:	2b08      	cmp	r3, #8
 80062be:	d10b      	bne.n	80062d8 <_printf_i+0x14c>
 80062c0:	6823      	ldr	r3, [r4, #0]
 80062c2:	07de      	lsls	r6, r3, #31
 80062c4:	d508      	bpl.n	80062d8 <_printf_i+0x14c>
 80062c6:	6923      	ldr	r3, [r4, #16]
 80062c8:	6861      	ldr	r1, [r4, #4]
 80062ca:	4299      	cmp	r1, r3
 80062cc:	bfde      	ittt	le
 80062ce:	2330      	movle	r3, #48	; 0x30
 80062d0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80062d4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80062d8:	1b52      	subs	r2, r2, r5
 80062da:	6122      	str	r2, [r4, #16]
 80062dc:	f8cd a000 	str.w	sl, [sp]
 80062e0:	464b      	mov	r3, r9
 80062e2:	aa03      	add	r2, sp, #12
 80062e4:	4621      	mov	r1, r4
 80062e6:	4640      	mov	r0, r8
 80062e8:	f7ff fee2 	bl	80060b0 <_printf_common>
 80062ec:	3001      	adds	r0, #1
 80062ee:	d14c      	bne.n	800638a <_printf_i+0x1fe>
 80062f0:	f04f 30ff 	mov.w	r0, #4294967295
 80062f4:	b004      	add	sp, #16
 80062f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062fa:	4835      	ldr	r0, [pc, #212]	; (80063d0 <_printf_i+0x244>)
 80062fc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006300:	6829      	ldr	r1, [r5, #0]
 8006302:	6823      	ldr	r3, [r4, #0]
 8006304:	f851 6b04 	ldr.w	r6, [r1], #4
 8006308:	6029      	str	r1, [r5, #0]
 800630a:	061d      	lsls	r5, r3, #24
 800630c:	d514      	bpl.n	8006338 <_printf_i+0x1ac>
 800630e:	07df      	lsls	r7, r3, #31
 8006310:	bf44      	itt	mi
 8006312:	f043 0320 	orrmi.w	r3, r3, #32
 8006316:	6023      	strmi	r3, [r4, #0]
 8006318:	b91e      	cbnz	r6, 8006322 <_printf_i+0x196>
 800631a:	6823      	ldr	r3, [r4, #0]
 800631c:	f023 0320 	bic.w	r3, r3, #32
 8006320:	6023      	str	r3, [r4, #0]
 8006322:	2310      	movs	r3, #16
 8006324:	e7b0      	b.n	8006288 <_printf_i+0xfc>
 8006326:	6823      	ldr	r3, [r4, #0]
 8006328:	f043 0320 	orr.w	r3, r3, #32
 800632c:	6023      	str	r3, [r4, #0]
 800632e:	2378      	movs	r3, #120	; 0x78
 8006330:	4828      	ldr	r0, [pc, #160]	; (80063d4 <_printf_i+0x248>)
 8006332:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006336:	e7e3      	b.n	8006300 <_printf_i+0x174>
 8006338:	0659      	lsls	r1, r3, #25
 800633a:	bf48      	it	mi
 800633c:	b2b6      	uxthmi	r6, r6
 800633e:	e7e6      	b.n	800630e <_printf_i+0x182>
 8006340:	4615      	mov	r5, r2
 8006342:	e7bb      	b.n	80062bc <_printf_i+0x130>
 8006344:	682b      	ldr	r3, [r5, #0]
 8006346:	6826      	ldr	r6, [r4, #0]
 8006348:	6961      	ldr	r1, [r4, #20]
 800634a:	1d18      	adds	r0, r3, #4
 800634c:	6028      	str	r0, [r5, #0]
 800634e:	0635      	lsls	r5, r6, #24
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	d501      	bpl.n	8006358 <_printf_i+0x1cc>
 8006354:	6019      	str	r1, [r3, #0]
 8006356:	e002      	b.n	800635e <_printf_i+0x1d2>
 8006358:	0670      	lsls	r0, r6, #25
 800635a:	d5fb      	bpl.n	8006354 <_printf_i+0x1c8>
 800635c:	8019      	strh	r1, [r3, #0]
 800635e:	2300      	movs	r3, #0
 8006360:	6123      	str	r3, [r4, #16]
 8006362:	4615      	mov	r5, r2
 8006364:	e7ba      	b.n	80062dc <_printf_i+0x150>
 8006366:	682b      	ldr	r3, [r5, #0]
 8006368:	1d1a      	adds	r2, r3, #4
 800636a:	602a      	str	r2, [r5, #0]
 800636c:	681d      	ldr	r5, [r3, #0]
 800636e:	6862      	ldr	r2, [r4, #4]
 8006370:	2100      	movs	r1, #0
 8006372:	4628      	mov	r0, r5
 8006374:	f7f9 ff9c 	bl	80002b0 <memchr>
 8006378:	b108      	cbz	r0, 800637e <_printf_i+0x1f2>
 800637a:	1b40      	subs	r0, r0, r5
 800637c:	6060      	str	r0, [r4, #4]
 800637e:	6863      	ldr	r3, [r4, #4]
 8006380:	6123      	str	r3, [r4, #16]
 8006382:	2300      	movs	r3, #0
 8006384:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006388:	e7a8      	b.n	80062dc <_printf_i+0x150>
 800638a:	6923      	ldr	r3, [r4, #16]
 800638c:	462a      	mov	r2, r5
 800638e:	4649      	mov	r1, r9
 8006390:	4640      	mov	r0, r8
 8006392:	47d0      	blx	sl
 8006394:	3001      	adds	r0, #1
 8006396:	d0ab      	beq.n	80062f0 <_printf_i+0x164>
 8006398:	6823      	ldr	r3, [r4, #0]
 800639a:	079b      	lsls	r3, r3, #30
 800639c:	d413      	bmi.n	80063c6 <_printf_i+0x23a>
 800639e:	68e0      	ldr	r0, [r4, #12]
 80063a0:	9b03      	ldr	r3, [sp, #12]
 80063a2:	4298      	cmp	r0, r3
 80063a4:	bfb8      	it	lt
 80063a6:	4618      	movlt	r0, r3
 80063a8:	e7a4      	b.n	80062f4 <_printf_i+0x168>
 80063aa:	2301      	movs	r3, #1
 80063ac:	4632      	mov	r2, r6
 80063ae:	4649      	mov	r1, r9
 80063b0:	4640      	mov	r0, r8
 80063b2:	47d0      	blx	sl
 80063b4:	3001      	adds	r0, #1
 80063b6:	d09b      	beq.n	80062f0 <_printf_i+0x164>
 80063b8:	3501      	adds	r5, #1
 80063ba:	68e3      	ldr	r3, [r4, #12]
 80063bc:	9903      	ldr	r1, [sp, #12]
 80063be:	1a5b      	subs	r3, r3, r1
 80063c0:	42ab      	cmp	r3, r5
 80063c2:	dcf2      	bgt.n	80063aa <_printf_i+0x21e>
 80063c4:	e7eb      	b.n	800639e <_printf_i+0x212>
 80063c6:	2500      	movs	r5, #0
 80063c8:	f104 0619 	add.w	r6, r4, #25
 80063cc:	e7f5      	b.n	80063ba <_printf_i+0x22e>
 80063ce:	bf00      	nop
 80063d0:	08006829 	.word	0x08006829
 80063d4:	0800683a 	.word	0x0800683a

080063d8 <memmove>:
 80063d8:	4288      	cmp	r0, r1
 80063da:	b510      	push	{r4, lr}
 80063dc:	eb01 0402 	add.w	r4, r1, r2
 80063e0:	d902      	bls.n	80063e8 <memmove+0x10>
 80063e2:	4284      	cmp	r4, r0
 80063e4:	4623      	mov	r3, r4
 80063e6:	d807      	bhi.n	80063f8 <memmove+0x20>
 80063e8:	1e43      	subs	r3, r0, #1
 80063ea:	42a1      	cmp	r1, r4
 80063ec:	d008      	beq.n	8006400 <memmove+0x28>
 80063ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80063f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80063f6:	e7f8      	b.n	80063ea <memmove+0x12>
 80063f8:	4402      	add	r2, r0
 80063fa:	4601      	mov	r1, r0
 80063fc:	428a      	cmp	r2, r1
 80063fe:	d100      	bne.n	8006402 <memmove+0x2a>
 8006400:	bd10      	pop	{r4, pc}
 8006402:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006406:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800640a:	e7f7      	b.n	80063fc <memmove+0x24>

0800640c <_free_r>:
 800640c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800640e:	2900      	cmp	r1, #0
 8006410:	d044      	beq.n	800649c <_free_r+0x90>
 8006412:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006416:	9001      	str	r0, [sp, #4]
 8006418:	2b00      	cmp	r3, #0
 800641a:	f1a1 0404 	sub.w	r4, r1, #4
 800641e:	bfb8      	it	lt
 8006420:	18e4      	addlt	r4, r4, r3
 8006422:	f000 f913 	bl	800664c <__malloc_lock>
 8006426:	4a1e      	ldr	r2, [pc, #120]	; (80064a0 <_free_r+0x94>)
 8006428:	9801      	ldr	r0, [sp, #4]
 800642a:	6813      	ldr	r3, [r2, #0]
 800642c:	b933      	cbnz	r3, 800643c <_free_r+0x30>
 800642e:	6063      	str	r3, [r4, #4]
 8006430:	6014      	str	r4, [r2, #0]
 8006432:	b003      	add	sp, #12
 8006434:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006438:	f000 b90e 	b.w	8006658 <__malloc_unlock>
 800643c:	42a3      	cmp	r3, r4
 800643e:	d908      	bls.n	8006452 <_free_r+0x46>
 8006440:	6825      	ldr	r5, [r4, #0]
 8006442:	1961      	adds	r1, r4, r5
 8006444:	428b      	cmp	r3, r1
 8006446:	bf01      	itttt	eq
 8006448:	6819      	ldreq	r1, [r3, #0]
 800644a:	685b      	ldreq	r3, [r3, #4]
 800644c:	1949      	addeq	r1, r1, r5
 800644e:	6021      	streq	r1, [r4, #0]
 8006450:	e7ed      	b.n	800642e <_free_r+0x22>
 8006452:	461a      	mov	r2, r3
 8006454:	685b      	ldr	r3, [r3, #4]
 8006456:	b10b      	cbz	r3, 800645c <_free_r+0x50>
 8006458:	42a3      	cmp	r3, r4
 800645a:	d9fa      	bls.n	8006452 <_free_r+0x46>
 800645c:	6811      	ldr	r1, [r2, #0]
 800645e:	1855      	adds	r5, r2, r1
 8006460:	42a5      	cmp	r5, r4
 8006462:	d10b      	bne.n	800647c <_free_r+0x70>
 8006464:	6824      	ldr	r4, [r4, #0]
 8006466:	4421      	add	r1, r4
 8006468:	1854      	adds	r4, r2, r1
 800646a:	42a3      	cmp	r3, r4
 800646c:	6011      	str	r1, [r2, #0]
 800646e:	d1e0      	bne.n	8006432 <_free_r+0x26>
 8006470:	681c      	ldr	r4, [r3, #0]
 8006472:	685b      	ldr	r3, [r3, #4]
 8006474:	6053      	str	r3, [r2, #4]
 8006476:	4421      	add	r1, r4
 8006478:	6011      	str	r1, [r2, #0]
 800647a:	e7da      	b.n	8006432 <_free_r+0x26>
 800647c:	d902      	bls.n	8006484 <_free_r+0x78>
 800647e:	230c      	movs	r3, #12
 8006480:	6003      	str	r3, [r0, #0]
 8006482:	e7d6      	b.n	8006432 <_free_r+0x26>
 8006484:	6825      	ldr	r5, [r4, #0]
 8006486:	1961      	adds	r1, r4, r5
 8006488:	428b      	cmp	r3, r1
 800648a:	bf04      	itt	eq
 800648c:	6819      	ldreq	r1, [r3, #0]
 800648e:	685b      	ldreq	r3, [r3, #4]
 8006490:	6063      	str	r3, [r4, #4]
 8006492:	bf04      	itt	eq
 8006494:	1949      	addeq	r1, r1, r5
 8006496:	6021      	streq	r1, [r4, #0]
 8006498:	6054      	str	r4, [r2, #4]
 800649a:	e7ca      	b.n	8006432 <_free_r+0x26>
 800649c:	b003      	add	sp, #12
 800649e:	bd30      	pop	{r4, r5, pc}
 80064a0:	20014494 	.word	0x20014494

080064a4 <sbrk_aligned>:
 80064a4:	b570      	push	{r4, r5, r6, lr}
 80064a6:	4e0e      	ldr	r6, [pc, #56]	; (80064e0 <sbrk_aligned+0x3c>)
 80064a8:	460c      	mov	r4, r1
 80064aa:	6831      	ldr	r1, [r6, #0]
 80064ac:	4605      	mov	r5, r0
 80064ae:	b911      	cbnz	r1, 80064b6 <sbrk_aligned+0x12>
 80064b0:	f000 f8bc 	bl	800662c <_sbrk_r>
 80064b4:	6030      	str	r0, [r6, #0]
 80064b6:	4621      	mov	r1, r4
 80064b8:	4628      	mov	r0, r5
 80064ba:	f000 f8b7 	bl	800662c <_sbrk_r>
 80064be:	1c43      	adds	r3, r0, #1
 80064c0:	d00a      	beq.n	80064d8 <sbrk_aligned+0x34>
 80064c2:	1cc4      	adds	r4, r0, #3
 80064c4:	f024 0403 	bic.w	r4, r4, #3
 80064c8:	42a0      	cmp	r0, r4
 80064ca:	d007      	beq.n	80064dc <sbrk_aligned+0x38>
 80064cc:	1a21      	subs	r1, r4, r0
 80064ce:	4628      	mov	r0, r5
 80064d0:	f000 f8ac 	bl	800662c <_sbrk_r>
 80064d4:	3001      	adds	r0, #1
 80064d6:	d101      	bne.n	80064dc <sbrk_aligned+0x38>
 80064d8:	f04f 34ff 	mov.w	r4, #4294967295
 80064dc:	4620      	mov	r0, r4
 80064de:	bd70      	pop	{r4, r5, r6, pc}
 80064e0:	20014498 	.word	0x20014498

080064e4 <_malloc_r>:
 80064e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064e8:	1ccd      	adds	r5, r1, #3
 80064ea:	f025 0503 	bic.w	r5, r5, #3
 80064ee:	3508      	adds	r5, #8
 80064f0:	2d0c      	cmp	r5, #12
 80064f2:	bf38      	it	cc
 80064f4:	250c      	movcc	r5, #12
 80064f6:	2d00      	cmp	r5, #0
 80064f8:	4607      	mov	r7, r0
 80064fa:	db01      	blt.n	8006500 <_malloc_r+0x1c>
 80064fc:	42a9      	cmp	r1, r5
 80064fe:	d905      	bls.n	800650c <_malloc_r+0x28>
 8006500:	230c      	movs	r3, #12
 8006502:	603b      	str	r3, [r7, #0]
 8006504:	2600      	movs	r6, #0
 8006506:	4630      	mov	r0, r6
 8006508:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800650c:	4e2e      	ldr	r6, [pc, #184]	; (80065c8 <_malloc_r+0xe4>)
 800650e:	f000 f89d 	bl	800664c <__malloc_lock>
 8006512:	6833      	ldr	r3, [r6, #0]
 8006514:	461c      	mov	r4, r3
 8006516:	bb34      	cbnz	r4, 8006566 <_malloc_r+0x82>
 8006518:	4629      	mov	r1, r5
 800651a:	4638      	mov	r0, r7
 800651c:	f7ff ffc2 	bl	80064a4 <sbrk_aligned>
 8006520:	1c43      	adds	r3, r0, #1
 8006522:	4604      	mov	r4, r0
 8006524:	d14d      	bne.n	80065c2 <_malloc_r+0xde>
 8006526:	6834      	ldr	r4, [r6, #0]
 8006528:	4626      	mov	r6, r4
 800652a:	2e00      	cmp	r6, #0
 800652c:	d140      	bne.n	80065b0 <_malloc_r+0xcc>
 800652e:	6823      	ldr	r3, [r4, #0]
 8006530:	4631      	mov	r1, r6
 8006532:	4638      	mov	r0, r7
 8006534:	eb04 0803 	add.w	r8, r4, r3
 8006538:	f000 f878 	bl	800662c <_sbrk_r>
 800653c:	4580      	cmp	r8, r0
 800653e:	d13a      	bne.n	80065b6 <_malloc_r+0xd2>
 8006540:	6821      	ldr	r1, [r4, #0]
 8006542:	3503      	adds	r5, #3
 8006544:	1a6d      	subs	r5, r5, r1
 8006546:	f025 0503 	bic.w	r5, r5, #3
 800654a:	3508      	adds	r5, #8
 800654c:	2d0c      	cmp	r5, #12
 800654e:	bf38      	it	cc
 8006550:	250c      	movcc	r5, #12
 8006552:	4629      	mov	r1, r5
 8006554:	4638      	mov	r0, r7
 8006556:	f7ff ffa5 	bl	80064a4 <sbrk_aligned>
 800655a:	3001      	adds	r0, #1
 800655c:	d02b      	beq.n	80065b6 <_malloc_r+0xd2>
 800655e:	6823      	ldr	r3, [r4, #0]
 8006560:	442b      	add	r3, r5
 8006562:	6023      	str	r3, [r4, #0]
 8006564:	e00e      	b.n	8006584 <_malloc_r+0xa0>
 8006566:	6822      	ldr	r2, [r4, #0]
 8006568:	1b52      	subs	r2, r2, r5
 800656a:	d41e      	bmi.n	80065aa <_malloc_r+0xc6>
 800656c:	2a0b      	cmp	r2, #11
 800656e:	d916      	bls.n	800659e <_malloc_r+0xba>
 8006570:	1961      	adds	r1, r4, r5
 8006572:	42a3      	cmp	r3, r4
 8006574:	6025      	str	r5, [r4, #0]
 8006576:	bf18      	it	ne
 8006578:	6059      	strne	r1, [r3, #4]
 800657a:	6863      	ldr	r3, [r4, #4]
 800657c:	bf08      	it	eq
 800657e:	6031      	streq	r1, [r6, #0]
 8006580:	5162      	str	r2, [r4, r5]
 8006582:	604b      	str	r3, [r1, #4]
 8006584:	4638      	mov	r0, r7
 8006586:	f104 060b 	add.w	r6, r4, #11
 800658a:	f000 f865 	bl	8006658 <__malloc_unlock>
 800658e:	f026 0607 	bic.w	r6, r6, #7
 8006592:	1d23      	adds	r3, r4, #4
 8006594:	1af2      	subs	r2, r6, r3
 8006596:	d0b6      	beq.n	8006506 <_malloc_r+0x22>
 8006598:	1b9b      	subs	r3, r3, r6
 800659a:	50a3      	str	r3, [r4, r2]
 800659c:	e7b3      	b.n	8006506 <_malloc_r+0x22>
 800659e:	6862      	ldr	r2, [r4, #4]
 80065a0:	42a3      	cmp	r3, r4
 80065a2:	bf0c      	ite	eq
 80065a4:	6032      	streq	r2, [r6, #0]
 80065a6:	605a      	strne	r2, [r3, #4]
 80065a8:	e7ec      	b.n	8006584 <_malloc_r+0xa0>
 80065aa:	4623      	mov	r3, r4
 80065ac:	6864      	ldr	r4, [r4, #4]
 80065ae:	e7b2      	b.n	8006516 <_malloc_r+0x32>
 80065b0:	4634      	mov	r4, r6
 80065b2:	6876      	ldr	r6, [r6, #4]
 80065b4:	e7b9      	b.n	800652a <_malloc_r+0x46>
 80065b6:	230c      	movs	r3, #12
 80065b8:	603b      	str	r3, [r7, #0]
 80065ba:	4638      	mov	r0, r7
 80065bc:	f000 f84c 	bl	8006658 <__malloc_unlock>
 80065c0:	e7a1      	b.n	8006506 <_malloc_r+0x22>
 80065c2:	6025      	str	r5, [r4, #0]
 80065c4:	e7de      	b.n	8006584 <_malloc_r+0xa0>
 80065c6:	bf00      	nop
 80065c8:	20014494 	.word	0x20014494

080065cc <_realloc_r>:
 80065cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065d0:	4680      	mov	r8, r0
 80065d2:	4614      	mov	r4, r2
 80065d4:	460e      	mov	r6, r1
 80065d6:	b921      	cbnz	r1, 80065e2 <_realloc_r+0x16>
 80065d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80065dc:	4611      	mov	r1, r2
 80065de:	f7ff bf81 	b.w	80064e4 <_malloc_r>
 80065e2:	b92a      	cbnz	r2, 80065f0 <_realloc_r+0x24>
 80065e4:	f7ff ff12 	bl	800640c <_free_r>
 80065e8:	4625      	mov	r5, r4
 80065ea:	4628      	mov	r0, r5
 80065ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80065f0:	f000 f838 	bl	8006664 <_malloc_usable_size_r>
 80065f4:	4284      	cmp	r4, r0
 80065f6:	4607      	mov	r7, r0
 80065f8:	d802      	bhi.n	8006600 <_realloc_r+0x34>
 80065fa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80065fe:	d812      	bhi.n	8006626 <_realloc_r+0x5a>
 8006600:	4621      	mov	r1, r4
 8006602:	4640      	mov	r0, r8
 8006604:	f7ff ff6e 	bl	80064e4 <_malloc_r>
 8006608:	4605      	mov	r5, r0
 800660a:	2800      	cmp	r0, #0
 800660c:	d0ed      	beq.n	80065ea <_realloc_r+0x1e>
 800660e:	42bc      	cmp	r4, r7
 8006610:	4622      	mov	r2, r4
 8006612:	4631      	mov	r1, r6
 8006614:	bf28      	it	cs
 8006616:	463a      	movcs	r2, r7
 8006618:	f7ff fba4 	bl	8005d64 <memcpy>
 800661c:	4631      	mov	r1, r6
 800661e:	4640      	mov	r0, r8
 8006620:	f7ff fef4 	bl	800640c <_free_r>
 8006624:	e7e1      	b.n	80065ea <_realloc_r+0x1e>
 8006626:	4635      	mov	r5, r6
 8006628:	e7df      	b.n	80065ea <_realloc_r+0x1e>
	...

0800662c <_sbrk_r>:
 800662c:	b538      	push	{r3, r4, r5, lr}
 800662e:	4d06      	ldr	r5, [pc, #24]	; (8006648 <_sbrk_r+0x1c>)
 8006630:	2300      	movs	r3, #0
 8006632:	4604      	mov	r4, r0
 8006634:	4608      	mov	r0, r1
 8006636:	602b      	str	r3, [r5, #0]
 8006638:	f000 f81e 	bl	8006678 <_sbrk>
 800663c:	1c43      	adds	r3, r0, #1
 800663e:	d102      	bne.n	8006646 <_sbrk_r+0x1a>
 8006640:	682b      	ldr	r3, [r5, #0]
 8006642:	b103      	cbz	r3, 8006646 <_sbrk_r+0x1a>
 8006644:	6023      	str	r3, [r4, #0]
 8006646:	bd38      	pop	{r3, r4, r5, pc}
 8006648:	2001449c 	.word	0x2001449c

0800664c <__malloc_lock>:
 800664c:	4801      	ldr	r0, [pc, #4]	; (8006654 <__malloc_lock+0x8>)
 800664e:	f000 b811 	b.w	8006674 <__retarget_lock_acquire_recursive>
 8006652:	bf00      	nop
 8006654:	200144a0 	.word	0x200144a0

08006658 <__malloc_unlock>:
 8006658:	4801      	ldr	r0, [pc, #4]	; (8006660 <__malloc_unlock+0x8>)
 800665a:	f000 b80c 	b.w	8006676 <__retarget_lock_release_recursive>
 800665e:	bf00      	nop
 8006660:	200144a0 	.word	0x200144a0

08006664 <_malloc_usable_size_r>:
 8006664:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006668:	1f18      	subs	r0, r3, #4
 800666a:	2b00      	cmp	r3, #0
 800666c:	bfbc      	itt	lt
 800666e:	580b      	ldrlt	r3, [r1, r0]
 8006670:	18c0      	addlt	r0, r0, r3
 8006672:	4770      	bx	lr

08006674 <__retarget_lock_acquire_recursive>:
 8006674:	4770      	bx	lr

08006676 <__retarget_lock_release_recursive>:
 8006676:	4770      	bx	lr

08006678 <_sbrk>:
 8006678:	4a04      	ldr	r2, [pc, #16]	; (800668c <_sbrk+0x14>)
 800667a:	6811      	ldr	r1, [r2, #0]
 800667c:	4603      	mov	r3, r0
 800667e:	b909      	cbnz	r1, 8006684 <_sbrk+0xc>
 8006680:	4903      	ldr	r1, [pc, #12]	; (8006690 <_sbrk+0x18>)
 8006682:	6011      	str	r1, [r2, #0]
 8006684:	6810      	ldr	r0, [r2, #0]
 8006686:	4403      	add	r3, r0
 8006688:	6013      	str	r3, [r2, #0]
 800668a:	4770      	bx	lr
 800668c:	200144a4 	.word	0x200144a4
 8006690:	200144a8 	.word	0x200144a8

08006694 <_init>:
 8006694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006696:	bf00      	nop
 8006698:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800669a:	bc08      	pop	{r3}
 800669c:	469e      	mov	lr, r3
 800669e:	4770      	bx	lr

080066a0 <_fini>:
 80066a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066a2:	bf00      	nop
 80066a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066a6:	bc08      	pop	{r3}
 80066a8:	469e      	mov	lr, r3
 80066aa:	4770      	bx	lr
