//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0
// _ZZ102Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0E39T_add_input_1_T_cast_input_0_red_shared has been demoted
// _ZZ102Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0E8red_buf0 has been demoted

.visible .entry Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0(
	.param .u64 Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_0,
	.param .u64 Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_1,
	.param .u64 Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_2,
	.param .u64 Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_3,
	.param .u64 Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_4,
	.param .u64 Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_5,
	.param .u64 Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_6,
	.param .u64 Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_7,
	.param .u64 Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_8,
	.param .u64 Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_9,
	.param .u64 Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_10,
	.param .u64 Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_11,
	.param .u64 Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_12,
	.param .u64 Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_13,
	.param .u64 Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_14,
	.param .u64 Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_15,
	.param .u64 Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_16,
	.param .u64 Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_17,
	.param .u64 Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_18
)
{
	.reg .pred 	%p<33>;
	.reg .b16 	%rs<16>;
	.reg .f32 	%f<201>;
	.reg .b32 	%r<181>;
	.reg .b64 	%rd<135>;
	// demoted variable
	.shared .align 4 .b8 _ZZ102Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0E39T_add_input_1_T_cast_input_0_red_shared[512];
	// demoted variable
	.shared .align 4 .b8 _ZZ102Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0E8red_buf0[4096];

	ld.param.u64 	%rd22, [Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_0];
	ld.param.u64 	%rd23, [Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_1];
	ld.param.u64 	%rd24, [Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_2];
	ld.param.u64 	%rd25, [Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_4];
	ld.param.u64 	%rd26, [Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_5];
	ld.param.u64 	%rd27, [Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_6];
	ld.param.u64 	%rd28, [Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_7];
	ld.param.u64 	%rd29, [Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_10];
	ld.param.u64 	%rd30, [Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_11];
	ld.param.u64 	%rd31, [Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_12];
	ld.param.u64 	%rd32, [Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_13];
	ld.param.u64 	%rd33, [Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_14];
	ld.param.u64 	%rd34, [Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_15];
	ld.param.u64 	%rd35, [Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_16];
	ld.param.u64 	%rd36, [Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_17];
	ld.param.u64 	%rd37, [Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_18];
	cvta.to.global.u64 	%rd1, %rd37;
	cvta.to.global.u64 	%rd2, %rd31;
	cvta.to.global.u64 	%rd3, %rd29;
	cvta.to.global.u64 	%rd4, %rd35;
	cvta.to.global.u64 	%rd5, %rd36;
	cvta.to.global.u64 	%rd6, %rd34;
	cvta.to.global.u64 	%rd7, %rd22;
	cvta.to.global.u64 	%rd8, %rd30;
	cvta.to.global.u64 	%rd9, %rd23;
	cvta.to.global.u64 	%rd10, %rd24;
	cvta.to.global.u64 	%rd11, %rd33;
	cvta.to.global.u64 	%rd12, %rd26;
	cvta.to.global.u64 	%rd13, %rd25;
	cvta.to.global.u64 	%rd14, %rd32;
	cvta.to.global.u64 	%rd15, %rd28;
	cvta.to.global.u64 	%rd16, %rd27;
	mov.u32 	%r1, %tid.x;
	add.s32 	%r48, %r1, 127;
	setp.gt.u32	%p2, %r48, 254;
	@%p2 bra 	BB0_2;

	shr.s32 	%r49, %r1, 31;
	shr.u32 	%r50, %r49, 25;
	add.s32 	%r51, %r1, %r50;
	and.b32  	%r52, %r51, 1073741696;
	sub.s32 	%r53, %r1, %r52;
	shl.b32 	%r54, %r53, 2;
	mov.u32 	%r55, _ZZ102Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0E39T_add_input_1_T_cast_input_0_red_shared;
	add.s32 	%r56, %r55, %r54;
	mov.u32 	%r57, 0;
	st.shared.u32 	[%r56], %r57;

BB0_2:
	bar.sync 	0;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r58, %r2, 3;
	mov.u32 	%r59, 1268;
	sub.s32 	%r60, %r59, %r58;
	mov.u32 	%r61, 7;
	min.s32 	%r3, %r61, %r60;
	shr.s32 	%r62, %r1, 31;
	shr.u32 	%r63, %r62, 25;
	add.s32 	%r64, %r1, %r63;
	and.b32  	%r65, %r64, -128;
	sub.s32 	%r177, %r1, %r65;
	mov.f32 	%f191, 0f00000000;
	setp.lt.s32	%p3, %r3, 0;
	@%p3 bra 	BB0_34;

	shl.b32 	%r5, %r2, 6;
	shl.b32 	%r6, %r2, 16;
	shr.s32 	%r7, %r64, 7;
	shl.b32 	%r8, %r7, 10;
	mov.u32 	%r73, %ctaid.y;
	shl.b32 	%r9, %r73, 7;
	add.s32 	%r10, %r3, 1;
	and.b32  	%r69, %r10, 3;
	mov.f32 	%f190, 0f00000000;
	mov.u32 	%r171, 0;
	setp.eq.s32	%p4, %r69, 0;
	@%p4 bra 	BB0_4;

	mov.u32 	%r170, 0;
	setp.eq.s32	%p5, %r69, 1;
	@%p5 bra 	BB0_6;
	bra.uni 	BB0_7;

BB0_6:
	mov.f32 	%f185, %f190;
	bra.uni 	BB0_16;

BB0_4:
	mov.f32 	%f191, %f190;
	bra.uni 	BB0_20;

BB0_7:
	mov.u32 	%r169, 0;
	setp.eq.s32	%p6, %r69, 2;
	@%p6 bra 	BB0_8;
	bra.uni 	BB0_9;

BB0_8:
	mov.f32 	%f181, %f190;
	bra.uni 	BB0_12;

BB0_9:
	add.s32 	%r75, %r5, %r7;
	mov.u32 	%r169, 1;
	setp.gt.s32	%p7, %r75, 10148;
	@%p7 bra 	BB0_10;

	add.s32 	%r77, %r6, %r8;
	add.s32 	%r78, %r77, %r9;
	add.s32 	%r79, %r78, %r177;
	mul.wide.s32 	%rd38, %r79, 4;
	add.s64 	%rd39, %rd16, %rd38;
	ld.global.nc.f32 	%f46, [%rd39];
	mul.wide.s32 	%rd40, %r79, 2;
	add.s64 	%rd41, %rd15, %rd40;
	ld.global.nc.u16 	%rs1, [%rd41];
	// inline asm
	{  cvt.f32.f16 %f45, %rs1;}

	// inline asm
	add.f32 	%f47, %f46, %f45;
	add.f32 	%f181, %f47, 0f00000000;
	sub.f32 	%f190, %f181, %f47;
	bra.uni 	BB0_12;

BB0_10:
	mov.f32 	%f181, %f190;

BB0_12:
	shl.b32 	%r80, %r169, 3;
	add.s32 	%r81, %r5, %r80;
	add.s32 	%r82, %r81, %r7;
	setp.gt.s32	%p8, %r82, 10148;
	@%p8 bra 	BB0_13;

	shl.b32 	%r83, %r169, 13;
	add.s32 	%r84, %r6, %r83;
	add.s32 	%r85, %r84, %r8;
	add.s32 	%r86, %r85, %r9;
	add.s32 	%r87, %r86, %r177;
	mul.wide.s32 	%rd42, %r87, 4;
	add.s64 	%rd43, %rd16, %rd42;
	ld.global.nc.f32 	%f49, [%rd43];
	mul.wide.s32 	%rd44, %r87, 2;
	add.s64 	%rd45, %rd15, %rd44;
	ld.global.nc.u16 	%rs2, [%rd45];
	// inline asm
	{  cvt.f32.f16 %f48, %rs2;}

	// inline asm
	add.f32 	%f50, %f49, %f48;
	sub.f32 	%f51, %f50, %f190;
	add.f32 	%f185, %f181, %f51;
	sub.f32 	%f52, %f185, %f181;
	sub.f32 	%f190, %f52, %f51;
	bra.uni 	BB0_15;

BB0_13:
	mov.f32 	%f185, %f181;

BB0_15:
	add.s32 	%r170, %r169, 1;

BB0_16:
	shl.b32 	%r88, %r170, 3;
	add.s32 	%r89, %r5, %r88;
	add.s32 	%r90, %r89, %r7;
	setp.gt.s32	%p9, %r90, 10148;
	@%p9 bra 	BB0_17;

	shl.b32 	%r91, %r170, 13;
	add.s32 	%r92, %r6, %r91;
	add.s32 	%r93, %r92, %r8;
	add.s32 	%r94, %r93, %r9;
	add.s32 	%r95, %r94, %r177;
	mul.wide.s32 	%rd46, %r95, 4;
	add.s64 	%rd47, %rd16, %rd46;
	ld.global.nc.f32 	%f54, [%rd47];
	mul.wide.s32 	%rd48, %r95, 2;
	add.s64 	%rd49, %rd15, %rd48;
	ld.global.nc.u16 	%rs3, [%rd49];
	// inline asm
	{  cvt.f32.f16 %f53, %rs3;}

	// inline asm
	add.f32 	%f55, %f54, %f53;
	sub.f32 	%f56, %f55, %f190;
	add.f32 	%f191, %f185, %f56;
	sub.f32 	%f57, %f191, %f185;
	sub.f32 	%f190, %f57, %f56;
	bra.uni 	BB0_19;

BB0_17:
	mov.f32 	%f191, %f185;

BB0_19:
	add.s32 	%r171, %r170, 1;

BB0_20:
	add.s32 	%r154, %r3, 1;
	setp.lt.u32	%p10, %r154, 4;
	@%p10 bra 	BB0_34;

BB0_21:
	shl.b32 	%r96, %r171, 3;
	add.s32 	%r97, %r5, %r96;
	add.s32 	%r98, %r97, %r7;
	shl.b32 	%r99, %r171, 13;
	add.s32 	%r100, %r6, %r99;
	add.s32 	%r101, %r100, %r8;
	add.s32 	%r102, %r101, %r9;
	add.s32 	%r103, %r102, %r177;
	mul.wide.s32 	%rd50, %r103, 4;
	add.s64 	%rd17, %rd16, %rd50;
	mul.wide.s32 	%rd51, %r103, 2;
	add.s64 	%rd18, %rd15, %rd51;
	setp.gt.s32	%p11, %r98, 10148;
	@%p11 bra 	BB0_22;

	ld.global.nc.f32 	%f59, [%rd17];
	ld.global.nc.u16 	%rs4, [%rd18];
	// inline asm
	{  cvt.f32.f16 %f58, %rs4;}

	// inline asm
	add.f32 	%f60, %f59, %f58;
	sub.f32 	%f61, %f60, %f190;
	add.f32 	%f192, %f191, %f61;
	sub.f32 	%f62, %f192, %f191;
	sub.f32 	%f190, %f62, %f61;
	bra.uni 	BB0_24;

BB0_22:
	mov.f32 	%f192, %f191;

BB0_24:
	add.s32 	%r105, %r96, %r5;
	add.s32 	%r106, %r105, %r7;
	add.s32 	%r107, %r106, 8;
	setp.gt.s32	%p12, %r107, 10148;
	@%p12 bra 	BB0_25;

	ld.global.nc.f32 	%f64, [%rd17+32768];
	ld.global.nc.u16 	%rs5, [%rd18+16384];
	// inline asm
	{  cvt.f32.f16 %f63, %rs5;}

	// inline asm
	add.f32 	%f65, %f64, %f63;
	sub.f32 	%f66, %f65, %f190;
	add.f32 	%f194, %f192, %f66;
	sub.f32 	%f67, %f194, %f192;
	sub.f32 	%f190, %f67, %f66;
	bra.uni 	BB0_27;

BB0_25:
	mov.f32 	%f194, %f192;

BB0_27:
	add.s32 	%r111, %r106, 16;
	setp.gt.s32	%p13, %r111, 10148;
	@%p13 bra 	BB0_28;

	ld.global.nc.f32 	%f69, [%rd17+65536];
	ld.global.nc.u16 	%rs6, [%rd18+32768];
	// inline asm
	{  cvt.f32.f16 %f68, %rs6;}

	// inline asm
	add.f32 	%f70, %f69, %f68;
	sub.f32 	%f71, %f70, %f190;
	add.f32 	%f196, %f194, %f71;
	sub.f32 	%f72, %f196, %f194;
	sub.f32 	%f190, %f72, %f71;
	bra.uni 	BB0_30;

BB0_28:
	mov.f32 	%f196, %f194;

BB0_30:
	add.s32 	%r17, %r171, 3;
	shl.b32 	%r112, %r17, 3;
	add.s32 	%r113, %r5, %r112;
	add.s32 	%r114, %r113, %r7;
	setp.gt.s32	%p14, %r114, 10148;
	@%p14 bra 	BB0_31;

	ld.global.nc.f32 	%f74, [%rd17+98304];
	ld.global.nc.u16 	%rs7, [%rd18+49152];
	// inline asm
	{  cvt.f32.f16 %f73, %rs7;}

	// inline asm
	add.f32 	%f75, %f74, %f73;
	sub.f32 	%f76, %f75, %f190;
	add.f32 	%f191, %f196, %f76;
	sub.f32 	%f77, %f191, %f196;
	sub.f32 	%f190, %f77, %f76;
	bra.uni 	BB0_33;

BB0_31:
	mov.f32 	%f191, %f196;

BB0_33:
	add.s32 	%r171, %r171, 4;
	setp.lt.s32	%p15, %r17, %r3;
	@%p15 bra 	BB0_21;

BB0_34:
	mov.u32 	%r155, %tid.x;
	mov.u32 	%r119, %tid.y;
	mov.u32 	%r120, %ntid.x;
	mad.lo.s32 	%r20, %r119, %r120, %r155;
	and.b32  	%r21, %r20, 127;
	shr.u32 	%r22, %r20, 7;
	shl.b32 	%r121, %r22, 7;
	add.s32 	%r122, %r121, %r21;
	shl.b32 	%r123, %r122, 2;
	mov.u32 	%r124, _ZZ102Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0E8red_buf0;
	add.s32 	%r23, %r124, %r123;
	st.shared.f32 	[%r23], %f191;
	bar.sync 	0;
	setp.gt.u32	%p16, %r20, 511;
	@%p16 bra 	BB0_36;

	ld.shared.f32 	%f78, [%r23];
	ld.shared.f32 	%f79, [%r23+2048];
	add.f32 	%f80, %f78, %f79;
	st.shared.f32 	[%r23], %f80;

BB0_36:
	bar.sync 	0;
	setp.gt.u32	%p17, %r20, 255;
	@%p17 bra 	BB0_38;

	ld.shared.f32 	%f81, [%r23];
	ld.shared.f32 	%f82, [%r23+1024];
	add.f32 	%f83, %f81, %f82;
	st.shared.f32 	[%r23], %f83;

BB0_38:
	bar.sync 	0;
	setp.ne.s32	%p18, %r22, 0;
	@%p18 bra 	BB0_40;

	ld.shared.f32 	%f84, [%r23];
	ld.shared.f32 	%f85, [%r23+512];
	add.f32 	%f86, %f84, %f85;
	st.shared.f32 	[%r23], %f86;

BB0_40:
	setp.eq.s32	%p1, %r22, 0;
	bar.sync 	0;
	@!%p1 bra 	BB0_42;
	bra.uni 	BB0_41;

BB0_41:
	shl.b32 	%r125, %r177, 2;
	mov.u32 	%r126, _ZZ102Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0E39T_add_input_1_T_cast_input_0_red_shared;
	add.s32 	%r127, %r126, %r125;
	ld.shared.f32 	%f87, [%r127];
	shl.b32 	%r128, %r21, 2;
	add.s32 	%r130, %r124, %r128;
	ld.shared.f32 	%f88, [%r130];
	add.f32 	%f89, %f87, %f88;
	st.shared.f32 	[%r127], %f89;

BB0_42:
	bar.sync 	0;
	mov.u32 	%r156, %tid.x;
	setp.gt.s32	%p19, %r156, 127;
	@%p19 bra 	BB0_44;

	ld.param.u64 	%rd134, [Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_8];
	mov.u32 	%r158, %tid.x;
	shl.b32 	%r131, %r158, 2;
	mov.u32 	%r132, _ZZ102Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0E39T_add_input_1_T_cast_input_0_red_shared;
	add.s32 	%r133, %r132, %r131;
	ld.shared.f32 	%f90, [%r133];
	mov.u32 	%r134, %ctaid.y;
	shl.b32 	%r135, %r134, 7;
	add.s32 	%r136, %r135, %r158;
	cvta.to.global.u64 	%rd52, %rd134;
	mul.wide.s32 	%rd53, %r136, 4;
	add.s64 	%rd54, %rd52, %rd53;
	atom.global.add.f32 	%f91, [%rd54], %f90;

BB0_44:
	bar.sync 	0;
	mov.u32 	%r157, %tid.x;
	setp.gt.s32	%p20, %r157, 511;
	@%p20 bra 	BB0_63;

	mov.u32 	%r165, %tid.x;
	shr.s32 	%r164, %r165, 31;
	shr.u32 	%r163, %r164, 25;
	add.s32 	%r162, %r165, %r163;
	mov.u32 	%r161, %ctaid.x;
	ld.param.u64 	%rd133, [Fused_Cast_Add_ReduceSum_Sub_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_Mul_split_2790430167180472352_kernel0_param_3];
	mov.u32 	%r24, %ctaid.y;
	shr.s32 	%r25, %r162, 7;
	shl.b32 	%r140, %r161, 2;
	add.s32 	%r141, %r140, %r25;
	cvta.to.global.u64 	%rd55, %rd133;
	mul.wide.s32 	%rd56, %r141, 4;
	add.s64 	%rd19, %rd55, %rd56;
	setp.gt.s32	%p21, %r161, 255;
	@%p21 bra 	BB0_54;

	mov.u32 	%r168, %ctaid.x;
	mad.lo.s32 	%r143, %r24, 1299456, %r25;
	mad.lo.s32 	%r144, %r177, 1024, %r143;
	mad.lo.s32 	%r175, %r168, 4, %r144;
	mad.lo.s32 	%r174, %r24, 1269, %r177;
	mov.u32 	%r176, -10;
	mov.u32 	%r173, %r177;

BB0_47:
	setp.gt.s32	%p22, %r173, 1268;
	@%p22 bra 	BB0_50;

	setp.gt.s32	%p23, %r174, 10148;
	@%p23 bra 	BB0_50;

	mul.wide.s32 	%rd57, %r175, 4;
	add.s64 	%rd58, %rd16, %rd57;
	ld.global.nc.f32 	%f94, [%rd58];
	mul.wide.s32 	%rd59, %r175, 2;
	add.s64 	%rd60, %rd15, %rd59;
	ld.global.nc.u16 	%rs8, [%rd60];
	// inline asm
	{  cvt.f32.f16 %f92, %rs8;}

	// inline asm
	add.f32 	%f95, %f94, %f92;
	ld.global.nc.f32 	%f96, [%rd19];
	mul.f32 	%f97, %f95, %f96;
	add.s64 	%rd61, %rd14, %rd57;
	st.global.f32 	[%rd61], %f97;
	add.s64 	%rd62, %rd13, %rd57;
	mul.wide.s32 	%rd63, %r174, 4;
	add.s64 	%rd64, %rd12, %rd63;
	ld.global.nc.f32 	%f98, [%rd64];
	ld.global.nc.f32 	%f99, [%rd62];
	sub.f32 	%f100, %f99, %f98;
	add.s64 	%rd65, %rd11, %rd57;
	st.global.f32 	[%rd65], %f100;
	add.s64 	%rd66, %rd10, %rd57;
	add.s64 	%rd67, %rd9, %rd63;
	ld.global.nc.f32 	%f101, [%rd67];
	mul.f32 	%f102, %f100, %f101;
	ld.global.nc.f32 	%f103, [%rd66];
	mul.f32 	%f104, %f103, %f102;
	add.s64 	%rd68, %rd8, %rd57;
	st.global.f32 	[%rd68], %f104;
	add.s64 	%rd69, %rd7, %rd63;
	ld.global.nc.f32 	%f105, [%rd69];
	mul.f32 	%f106, %f97, %f105;
	add.s64 	%rd70, %rd6, %rd57;
	st.global.f32 	[%rd70], %f106;
	mul.f32 	%f107, %f103, %f96;
	add.s64 	%rd71, %rd5, %rd57;
	st.global.f32 	[%rd71], %f107;
	mul.f32 	%f108, %f107, %f100;
	add.s64 	%rd72, %rd4, %rd57;
	st.global.f32 	[%rd72], %f108;
	// inline asm
	{  cvt.f32.f16 %f93, %rs8;}

	// inline asm
	add.f32 	%f109, %f94, %f93;
	mul.f32 	%f110, %f105, %f100;
	mul.f32 	%f111, %f109, %f110;
	add.s64 	%rd73, %rd3, %rd57;
	st.global.f32 	[%rd73], %f111;
	mul.f32 	%f112, %f97, %f100;
	add.s64 	%rd74, %rd2, %rd57;
	st.global.f32 	[%rd74], %f112;
	mul.f32 	%f113, %f107, %f101;
	add.s64 	%rd75, %rd1, %rd57;
	st.global.f32 	[%rd75], %f113;

BB0_50:
	add.s32 	%r145, %r173, 128;
	setp.gt.s32	%p24, %r145, 1268;
	@%p24 bra 	BB0_53;

	add.s32 	%r32, %r174, 128;
	setp.gt.s32	%p25, %r32, 10148;
	@%p25 bra 	BB0_53;

	add.s32 	%r146, %r175, 131072;
	mul.wide.s32 	%rd76, %r146, 4;
	add.s64 	%rd77, %rd16, %rd76;
	ld.global.nc.f32 	%f116, [%rd77];
	mul.wide.s32 	%rd78, %r146, 2;
	add.s64 	%rd79, %rd15, %rd78;
	ld.global.nc.u16 	%rs10, [%rd79];
	// inline asm
	{  cvt.f32.f16 %f114, %rs10;}

	// inline asm
	add.f32 	%f117, %f116, %f114;
	ld.global.nc.f32 	%f118, [%rd19];
	mul.f32 	%f119, %f117, %f118;
	add.s64 	%rd80, %rd14, %rd76;
	st.global.f32 	[%rd80], %f119;
	add.s64 	%rd81, %rd13, %rd76;
	mul.wide.s32 	%rd82, %r32, 4;
	add.s64 	%rd83, %rd12, %rd82;
	ld.global.nc.f32 	%f120, [%rd83];
	ld.global.nc.f32 	%f121, [%rd81];
	sub.f32 	%f122, %f121, %f120;
	add.s64 	%rd84, %rd11, %rd76;
	st.global.f32 	[%rd84], %f122;
	add.s64 	%rd85, %rd10, %rd76;
	add.s64 	%rd86, %rd9, %rd82;
	ld.global.nc.f32 	%f123, [%rd86];
	mul.f32 	%f124, %f122, %f123;
	ld.global.nc.f32 	%f125, [%rd85];
	mul.f32 	%f126, %f125, %f124;
	add.s64 	%rd87, %rd8, %rd76;
	st.global.f32 	[%rd87], %f126;
	add.s64 	%rd88, %rd7, %rd82;
	ld.global.nc.f32 	%f127, [%rd88];
	mul.f32 	%f128, %f119, %f127;
	add.s64 	%rd89, %rd6, %rd76;
	st.global.f32 	[%rd89], %f128;
	mul.f32 	%f129, %f125, %f118;
	add.s64 	%rd90, %rd5, %rd76;
	st.global.f32 	[%rd90], %f129;
	mul.f32 	%f130, %f129, %f122;
	add.s64 	%rd91, %rd4, %rd76;
	st.global.f32 	[%rd91], %f130;
	// inline asm
	{  cvt.f32.f16 %f115, %rs10;}

	// inline asm
	add.f32 	%f131, %f116, %f115;
	mul.f32 	%f132, %f127, %f122;
	mul.f32 	%f133, %f131, %f132;
	add.s64 	%rd92, %rd3, %rd76;
	st.global.f32 	[%rd92], %f133;
	mul.f32 	%f134, %f119, %f122;
	add.s64 	%rd93, %rd2, %rd76;
	st.global.f32 	[%rd93], %f134;
	mul.f32 	%f135, %f129, %f123;
	add.s64 	%rd94, %rd1, %rd76;
	st.global.f32 	[%rd94], %f135;

BB0_53:
	add.s32 	%r176, %r176, 2;
	add.s32 	%r175, %r175, 262144;
	add.s32 	%r174, %r174, 256;
	add.s32 	%r173, %r173, 256;
	setp.ne.s32	%p26, %r176, 0;
	@%p26 bra 	BB0_47;

BB0_54:
	mov.u32 	%r166, %ctaid.x;
	add.s32 	%r147, %r166, 159;
	setp.gt.s32	%p27, %r147, 255;
	@%p27 bra 	BB0_63;

	mov.u32 	%r167, %ctaid.x;
	mad.lo.s32 	%r149, %r24, 1299456, %r25;
	mad.lo.s32 	%r150, %r177, 1024, %r149;
	mad.lo.s32 	%r179, %r167, 4, %r150;
	mad.lo.s32 	%r178, %r24, 1269, %r177;
	mov.u32 	%r180, -10;

BB0_56:
	setp.gt.s32	%p28, %r177, 1268;
	@%p28 bra 	BB0_59;

	setp.gt.s32	%p29, %r178, 10148;
	@%p29 bra 	BB0_59;

	add.s32 	%r151, %r179, 636;
	mul.wide.s32 	%rd95, %r151, 4;
	add.s64 	%rd96, %rd16, %rd95;
	ld.global.nc.f32 	%f138, [%rd96];
	mul.wide.s32 	%rd97, %r151, 2;
	add.s64 	%rd98, %rd15, %rd97;
	ld.global.nc.u16 	%rs12, [%rd98];
	// inline asm
	{  cvt.f32.f16 %f136, %rs12;}

	// inline asm
	add.f32 	%f139, %f138, %f136;
	ld.global.nc.f32 	%f140, [%rd19+2544];
	mul.f32 	%f141, %f139, %f140;
	add.s64 	%rd99, %rd14, %rd95;
	st.global.f32 	[%rd99], %f141;
	add.s64 	%rd100, %rd13, %rd95;
	mul.wide.s32 	%rd101, %r178, 4;
	add.s64 	%rd102, %rd12, %rd101;
	ld.global.nc.f32 	%f142, [%rd102];
	ld.global.nc.f32 	%f143, [%rd100];
	sub.f32 	%f144, %f143, %f142;
	add.s64 	%rd103, %rd11, %rd95;
	st.global.f32 	[%rd103], %f144;
	add.s64 	%rd104, %rd10, %rd95;
	add.s64 	%rd105, %rd9, %rd101;
	ld.global.nc.f32 	%f145, [%rd105];
	mul.f32 	%f146, %f144, %f145;
	ld.global.nc.f32 	%f147, [%rd104];
	mul.f32 	%f148, %f147, %f146;
	add.s64 	%rd106, %rd8, %rd95;
	st.global.f32 	[%rd106], %f148;
	add.s64 	%rd107, %rd7, %rd101;
	ld.global.nc.f32 	%f149, [%rd107];
	mul.f32 	%f150, %f141, %f149;
	add.s64 	%rd108, %rd6, %rd95;
	st.global.f32 	[%rd108], %f150;
	mul.f32 	%f151, %f147, %f140;
	add.s64 	%rd109, %rd5, %rd95;
	st.global.f32 	[%rd109], %f151;
	mul.f32 	%f152, %f151, %f144;
	add.s64 	%rd110, %rd4, %rd95;
	st.global.f32 	[%rd110], %f152;
	// inline asm
	{  cvt.f32.f16 %f137, %rs12;}

	// inline asm
	add.f32 	%f153, %f138, %f137;
	mul.f32 	%f154, %f149, %f144;
	mul.f32 	%f155, %f153, %f154;
	add.s64 	%rd111, %rd3, %rd95;
	st.global.f32 	[%rd111], %f155;
	mul.f32 	%f156, %f141, %f144;
	add.s64 	%rd112, %rd2, %rd95;
	st.global.f32 	[%rd112], %f156;
	mul.f32 	%f157, %f151, %f145;
	add.s64 	%rd113, %rd1, %rd95;
	st.global.f32 	[%rd113], %f157;

BB0_59:
	add.s32 	%r152, %r177, 128;
	setp.gt.s32	%p30, %r152, 1268;
	@%p30 bra 	BB0_62;

	add.s32 	%r43, %r178, 128;
	setp.gt.s32	%p31, %r43, 10148;
	@%p31 bra 	BB0_62;

	add.s32 	%r153, %r179, 131708;
	mul.wide.s32 	%rd114, %r153, 4;
	add.s64 	%rd115, %rd16, %rd114;
	ld.global.nc.f32 	%f160, [%rd115];
	mul.wide.s32 	%rd116, %r153, 2;
	add.s64 	%rd117, %rd15, %rd116;
	ld.global.nc.u16 	%rs14, [%rd117];
	// inline asm
	{  cvt.f32.f16 %f158, %rs14;}

	// inline asm
	add.f32 	%f161, %f160, %f158;
	ld.global.nc.f32 	%f162, [%rd19+2544];
	mul.f32 	%f163, %f161, %f162;
	add.s64 	%rd118, %rd14, %rd114;
	st.global.f32 	[%rd118], %f163;
	add.s64 	%rd119, %rd13, %rd114;
	mul.wide.s32 	%rd120, %r43, 4;
	add.s64 	%rd121, %rd12, %rd120;
	ld.global.nc.f32 	%f164, [%rd121];
	ld.global.nc.f32 	%f165, [%rd119];
	sub.f32 	%f166, %f165, %f164;
	add.s64 	%rd122, %rd11, %rd114;
	st.global.f32 	[%rd122], %f166;
	add.s64 	%rd123, %rd10, %rd114;
	add.s64 	%rd124, %rd9, %rd120;
	ld.global.nc.f32 	%f167, [%rd124];
	mul.f32 	%f168, %f166, %f167;
	ld.global.nc.f32 	%f169, [%rd123];
	mul.f32 	%f170, %f169, %f168;
	add.s64 	%rd125, %rd8, %rd114;
	st.global.f32 	[%rd125], %f170;
	add.s64 	%rd126, %rd7, %rd120;
	ld.global.nc.f32 	%f171, [%rd126];
	mul.f32 	%f172, %f163, %f171;
	add.s64 	%rd127, %rd6, %rd114;
	st.global.f32 	[%rd127], %f172;
	mul.f32 	%f173, %f169, %f162;
	add.s64 	%rd128, %rd5, %rd114;
	st.global.f32 	[%rd128], %f173;
	mul.f32 	%f174, %f173, %f166;
	add.s64 	%rd129, %rd4, %rd114;
	st.global.f32 	[%rd129], %f174;
	// inline asm
	{  cvt.f32.f16 %f159, %rs14;}

	// inline asm
	add.f32 	%f175, %f160, %f159;
	mul.f32 	%f176, %f171, %f166;
	mul.f32 	%f177, %f175, %f176;
	add.s64 	%rd130, %rd3, %rd114;
	st.global.f32 	[%rd130], %f177;
	mul.f32 	%f178, %f163, %f166;
	add.s64 	%rd131, %rd2, %rd114;
	st.global.f32 	[%rd131], %f178;
	mul.f32 	%f179, %f173, %f167;
	add.s64 	%rd132, %rd1, %rd114;
	st.global.f32 	[%rd132], %f179;

BB0_62:
	add.s32 	%r180, %r180, 2;
	add.s32 	%r179, %r179, 262144;
	add.s32 	%r178, %r178, 256;
	add.s32 	%r177, %r177, 256;
	setp.ne.s32	%p32, %r180, 0;
	@%p32 bra 	BB0_56;

BB0_63:
	ret;
}


