MODULE main
VAR
 state : 0..3;

ASSIGN
 init(state) := 2;
 next(state):=case
  state = 0: 1;
  state = 1: 1;
  state = 2: {0,1,3};
  state = 3: 2;
 esac;

DEFINE
 a:= (state = 2 | state = 3);
 b:= (state = 1 | state = 3);

LTLSPEC G a
LTLSPEC a U b
LTLSPEC a U X (a & !b)
LTLSPEC X !b & G (!a | !b)
LTLSPEC X (a&b) & F (!a&!b)

SPEC EF EG a
SPEC EF EG b

LTLSPEC F((G a)|(G b))