/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [8:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire [25:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [14:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [8:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [16:0] celloutsig_1_5z;
  wire [24:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = ~(celloutsig_0_6z[0] & celloutsig_0_8z);
  assign celloutsig_1_2z = ~(in_data[178] & celloutsig_1_1z);
  assign celloutsig_0_8z = _00_ | celloutsig_0_5z[21];
  reg [6:0] _05_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _05_ <= 7'h00;
    else _05_ <= celloutsig_1_12z[14:8];
  assign out_data[102:96] = _05_;
  reg [8:0] _06_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _06_ <= 9'h000;
    else _06_ <= { celloutsig_0_5z[20:15], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign { _01_[8:4], _00_, _01_[2:0] } = _06_;
  assign celloutsig_0_27z = { _01_[6], celloutsig_0_11z, celloutsig_0_2z } && { celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_24z };
  assign celloutsig_1_1z = { in_data[182:175], celloutsig_1_0z } && { in_data[180:173], celloutsig_1_0z };
  assign celloutsig_1_9z = { in_data[103:101], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_2z } || in_data[151:144];
  assign celloutsig_0_17z = { _01_[4], _00_, _01_[2:1], celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_0z } || { in_data[69:65], celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_1_7z = { celloutsig_1_3z[5:2], celloutsig_1_2z, celloutsig_1_0z } | { in_data[176:172], celloutsig_1_1z };
  assign celloutsig_0_5z = { in_data[87:64], celloutsig_0_2z, celloutsig_0_4z } | { in_data[39:22], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_12z = { celloutsig_1_7z[5:4], celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z } | { celloutsig_1_7z[5:2], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_14z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_4z } | { in_data[138:136], celloutsig_1_7z };
  assign celloutsig_0_6z = { in_data[5:2], celloutsig_0_4z, celloutsig_0_1z } | { in_data[6:2], celloutsig_0_4z };
  assign celloutsig_0_9z = { _01_[7:4], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z } | { in_data[75:73], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_0z = & in_data[62:60];
  assign celloutsig_0_4z = & in_data[86:72];
  assign celloutsig_0_1z = & in_data[64:59];
  assign celloutsig_0_13z = & { celloutsig_0_9z, celloutsig_0_6z, in_data[41:39] };
  assign celloutsig_0_2z = & in_data[41:39];
  assign celloutsig_0_19z = & { celloutsig_0_8z, in_data[86:72], in_data[62:60] };
  assign celloutsig_1_8z = { celloutsig_1_6z[11:10], celloutsig_1_0z } >> celloutsig_1_6z[19:17];
  assign celloutsig_1_18z = { celloutsig_1_14z[3], celloutsig_1_13z, celloutsig_1_17z } >> celloutsig_1_3z[5:3];
  assign celloutsig_1_10z = celloutsig_1_7z[4:2] <<< { celloutsig_1_5z[4:3], celloutsig_1_0z };
  assign celloutsig_0_21z = celloutsig_0_6z[4:0] <<< { _01_[7:4], celloutsig_0_1z };
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z } >>> { in_data[124:118], celloutsig_1_1z };
  assign celloutsig_1_5z = { in_data[118:103], celloutsig_1_4z } >>> { in_data[177:164], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_6z = { celloutsig_1_3z[4:0], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z } >>> { celloutsig_1_5z[15:0], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_4z = ~((celloutsig_1_1z & celloutsig_1_2z) | celloutsig_1_0z);
  assign celloutsig_1_13z = ~((celloutsig_1_2z & celloutsig_1_9z) | in_data[139]);
  assign celloutsig_0_11z = ~((celloutsig_0_6z[5] & celloutsig_0_8z) | celloutsig_0_6z[2]);
  assign celloutsig_0_16z = ~((celloutsig_0_9z[1] & celloutsig_0_5z[0]) | celloutsig_0_6z[3]);
  assign celloutsig_0_24z = ~((_00_ & celloutsig_0_15z) | celloutsig_0_21z[2]);
  assign celloutsig_0_26z = ~((celloutsig_0_19z & celloutsig_0_11z) | celloutsig_0_9z[7]);
  assign celloutsig_1_0z = ~((in_data[106] & in_data[152]) | in_data[105]);
  assign celloutsig_1_17z = ~((in_data[104] & celloutsig_1_4z) | (celloutsig_1_3z[0] & celloutsig_1_0z));
  assign _01_[3] = _00_;
  assign { out_data[130:128], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
