(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param14 = ((({(8'ha6)} ~^ (8'ha3)) ? (((8'ha0) << (8'ha2)) >>> ((8'ha3) << (8'h9f))) : (~&((8'ha2) ? (8'hab) : (8'hb0)))) ^~ (~({(8'haa)} != (~&(8'hac))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h43):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(2'h3):(1'h0)] wire3;
  input wire [(3'h4):(1'h0)] wire2;
  input wire signed [(2'h2):(1'h0)] wire1;
  input wire signed [(3'h5):(1'h0)] wire0;
  wire [(2'h3):(1'h0)] wire13;
  wire [(4'hb):(1'h0)] wire7;
  wire signed [(2'h2):(1'h0)] wire6;
  wire signed [(3'h5):(1'h0)] wire5;
  wire [(4'h9):(1'h0)] wire4;
  reg [(3'h7):(1'h0)] reg12 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg11 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg10 = (1'h0);
  reg [(2'h2):(1'h0)] reg9 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg8 = (1'h0);
  assign y = {wire13,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 (1'h0)};
  assign wire4 = (~^(~^{wire1}));
  assign wire5 = (wire0 ? wire0[(3'h4):(1'h1)] : (8'ha6));
  assign wire6 = (wire1 >> (wire1 ?
                     $unsigned((wire3 <<< wire1)) : $unsigned(wire4)));
  assign wire7 = $signed((wire1 + wire2));
  always
    @(posedge clk) begin
      if ($unsigned(wire6[(1'h1):(1'h0)]))
        begin
          reg8 <= wire3;
          if ($unsigned((^{wire3})))
            begin
              reg9 <= $signed(wire5[(2'h2):(1'h1)]);
            end
          else
            begin
              reg9 <= {$unsigned(wire4)};
              reg10 <= (~$signed((~&(^wire2))));
              reg11 <= {wire6[(1'h1):(1'h1)]};
            end
          reg12 <= $signed($signed(({wire0} ^~ (wire5 << wire7))));
        end
      else
        begin
          reg8 <= (wire0[(1'h1):(1'h1)] || (reg12 > (~|(wire4 ?
              wire4 : wire7))));
        end
    end
  assign wire13 = (^(~^($unsigned((8'h9f)) << ((8'ha1) ^~ wire1))));
endmodule