{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694760393746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694760393746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 15 08:46:33 2023 " "Processing started: Fri Sep 15 08:46:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694760393746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694760393746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694760393746 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694760394325 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694760394325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux4v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/mux4v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4v1-ar " "Found design unit 1: mux4v1-ar" {  } { { "src/mux4v1.vhd" "" { Text "H:/Programmation/VHDL/TP_1_Ex_1/src/mux4v1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694760411959 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4v1 " "Found entity 1: mux4v1" {  } { { "src/mux4v1.vhd" "" { Text "H:/Programmation/VHDL/TP_1_Ex_1/src/mux4v1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694760411959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694760411959 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux4v1 " "Elaborating entity \"mux4v1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694760411993 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1694760412757 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1694760413551 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694760413551 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694760413875 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694760413875 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694760413875 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694760413875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694760414029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 15 08:46:54 2023 " "Processing ended: Fri Sep 15 08:46:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694760414029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694760414029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694760414029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694760414029 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1694760415938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694760415954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 15 08:46:55 2023 " "Processing started: Fri Sep 15 08:46:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694760415954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1694760415954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1694760415954 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1694760416070 ""}
{ "Info" "0" "" "Project  = DE2_115" {  } {  } 0 0 "Project  = DE2_115" 0 0 "Fitter" 0 0 1694760416070 ""}
{ "Info" "0" "" "Revision = DE2_115" {  } {  } 0 0 "Revision = DE2_115" 0 0 "Fitter" 0 0 1694760416070 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1694760416270 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1694760416270 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_115 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_115\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1694760416354 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1694760416401 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1694760416401 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1694760416802 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694760417169 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694760417169 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694760417169 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694760417169 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694760417169 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694760417169 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694760417169 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694760417169 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694760417169 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1694760417169 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "LEDG\[0\] " "Can't reserve pin LEDG\[0\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1694760417185 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "LEDG\[1\] " "Can't reserve pin LEDG\[1\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1694760417191 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "LEDG\[2\] " "Can't reserve pin LEDG\[2\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1694760417191 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "LEDG\[3\] " "Can't reserve pin LEDG\[3\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1694760417191 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "LEDG\[4\] " "Can't reserve pin LEDG\[4\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1694760417191 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "LEDG\[5\] " "Can't reserve pin LEDG\[5\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1694760417191 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "LEDG\[6\] " "Can't reserve pin LEDG\[6\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1694760417191 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "LEDG\[7\] " "Can't reserve pin LEDG\[7\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1694760417191 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "LEDG\[8\] " "Can't reserve pin LEDG\[8\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1694760417191 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "LEDR\[0\] " "Can't reserve pin LEDR\[0\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1694760417191 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "LEDR\[10\] " "Can't reserve pin LEDR\[10\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1694760417191 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "LEDR\[11\] " "Can't reserve pin LEDR\[11\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1694760417191 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "LEDR\[12\] " "Can't reserve pin LEDR\[12\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1694760417191 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "LEDR\[13\] " "Can't reserve pin LEDR\[13\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1694760417191 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "LEDR\[14\] " "Can't reserve pin LEDR\[14\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1694760417191 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "LEDR\[15\] " "Can't reserve pin LEDR\[15\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1694760417191 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "LEDR\[16\] " "Can't reserve pin LEDR\[16\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1694760417191 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "LEDR\[17\] " "Can't reserve pin LEDR\[17\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1694760417191 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "LEDR\[1\] " "Can't reserve pin LEDR\[1\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1694760417191 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "LEDR\[2\] " "Can't reserve pin LEDR\[2\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1694760417191 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "LEDR\[3\] " "Can't reserve pin LEDR\[3\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1694760417191 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "LEDR\[4\] " "Can't reserve pin LEDR\[4\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1694760417191 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "LEDR\[5\] " "Can't reserve pin LEDR\[5\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1694760417191 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "LEDR\[6\] " "Can't reserve pin LEDR\[6\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1694760417191 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "LEDR\[7\] " "Can't reserve pin LEDR\[7\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1694760417191 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "LEDR\[9\] " "Can't reserve pin LEDR\[9\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1694760417191 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/applis/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "H:/Programmation/VHDL/TP_1_Ex_1/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694760417191 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/applis/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "H:/Programmation/VHDL/TP_1_Ex_1/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694760417191 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/applis/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "H:/Programmation/VHDL/TP_1_Ex_1/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694760417191 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/applis/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "H:/Programmation/VHDL/TP_1_Ex_1/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694760417191 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1694760417191 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1694760417191 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115.sdc " "Reading SDC File: 'DE2_115.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1694760418005 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_115.sdc 9 CLOCK_50 port " "Ignored filter at DE2_115.sdc(9): CLOCK_50 could not be matched with a port" {  } { { "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.sdc" "" { Text "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1694760418021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2_115.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE2_115.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK_50\] " "create_clock -period 20.000ns \[get_ports CLOCK_50\]" {  } { { "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.sdc" "" { Text "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1694760418021 ""}  } { { "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.sdc" "" { Text "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1694760418021 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_115.sdc 10 CLOCK2_50 port " "Ignored filter at DE2_115.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.sdc" "" { Text "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1694760418021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2_115.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE2_115.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK2_50\] " "create_clock -period 20.000ns \[get_ports CLOCK2_50\]" {  } { { "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.sdc" "" { Text "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1694760418021 ""}  } { { "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.sdc" "" { Text "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1694760418021 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_115.sdc 11 CLOCK3_50 port " "Ignored filter at DE2_115.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.sdc" "" { Text "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1694760418021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2_115.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE2_115.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK3_50\] " "create_clock -period 20.000ns \[get_ports CLOCK3_50\]" {  } { { "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.sdc" "" { Text "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1694760418021 ""}  } { { "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.sdc" "" { Text "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1694760418021 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1694760418021 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1694760418021 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1694760418021 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1694760418021 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1694760418021 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1694760418021 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1694760418021 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1694760418021 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1694760418021 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1694760418021 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1694760418021 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1694760418021 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1694760418021 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1694760418021 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1694760418021 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1694760418021 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1694760418021 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_0 " "Node \"GPIO0_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_1 " "Node \"GPIO0_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_10 " "Node \"GPIO0_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_11 " "Node \"GPIO0_11\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_12 " "Node \"GPIO0_12\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_13 " "Node \"GPIO0_13\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_14 " "Node \"GPIO0_14\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_15 " "Node \"GPIO0_15\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_16 " "Node \"GPIO0_16\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_17 " "Node \"GPIO0_17\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_18 " "Node \"GPIO0_18\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_19 " "Node \"GPIO0_19\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_2 " "Node \"GPIO0_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_20 " "Node \"GPIO0_20\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_21 " "Node \"GPIO0_21\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_22 " "Node \"GPIO0_22\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_22" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_23 " "Node \"GPIO0_23\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_24 " "Node \"GPIO0_24\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_25 " "Node \"GPIO0_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_26 " "Node \"GPIO0_26\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_26" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_27 " "Node \"GPIO0_27\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_28 " "Node \"GPIO0_28\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_29 " "Node \"GPIO0_29\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_29" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_3 " "Node \"GPIO0_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_30 " "Node \"GPIO0_30\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_31 " "Node \"GPIO0_31\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_32 " "Node \"GPIO0_32\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_32" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_33 " "Node \"GPIO0_33\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_33" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_34 " "Node \"GPIO0_34\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_34" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_35 " "Node \"GPIO0_35\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_35" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_4 " "Node \"GPIO0_4\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_5 " "Node \"GPIO0_5\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_6 " "Node \"GPIO0_6\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_7 " "Node \"GPIO0_7\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_8 " "Node \"GPIO0_8\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_9 " "Node \"GPIO0_9\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_0 " "Node \"GPIO1_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_1 " "Node \"GPIO1_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_10 " "Node \"GPIO1_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_11 " "Node \"GPIO1_11\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_12 " "Node \"GPIO1_12\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_13 " "Node \"GPIO1_13\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_14 " "Node \"GPIO1_14\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_15 " "Node \"GPIO1_15\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_16 " "Node \"GPIO1_16\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_17 " "Node \"GPIO1_17\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_18 " "Node \"GPIO1_18\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_19 " "Node \"GPIO1_19\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_2 " "Node \"GPIO1_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_20 " "Node \"GPIO1_20\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_21 " "Node \"GPIO1_21\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_22 " "Node \"GPIO1_22\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_22" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_23 " "Node \"GPIO1_23\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_24 " "Node \"GPIO1_24\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_25 " "Node \"GPIO1_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_26 " "Node \"GPIO1_26\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_26" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_27 " "Node \"GPIO1_27\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_28 " "Node \"GPIO1_28\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_29 " "Node \"GPIO1_29\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_29" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_3 " "Node \"GPIO1_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_30 " "Node \"GPIO1_30\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_31 " "Node \"GPIO1_31\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_32 " "Node \"GPIO1_32\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_32" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_33 " "Node \"GPIO1_33\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_33" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_34 " "Node \"GPIO1_34\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_34" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_35 " "Node \"GPIO1_35\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_35" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_4 " "Node \"GPIO1_4\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_5 " "Node \"GPIO1_5\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_6 " "Node \"GPIO1_6\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_7 " "Node \"GPIO1_7\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_8 " "Node \"GPIO1_8\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO1_9 " "Node \"GPIO1_9\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694760418058 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1694760418058 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694760418074 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1694760418121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1694760420077 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694760420155 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1694760420193 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1694760420378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694760420378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1694760421000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X104_Y12 X115_Y23 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23" {  } { { "loc" "" { Generic "H:/Programmation/VHDL/TP_1_Ex_1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} { { 12 { 0 ""} 104 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1694760423067 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1694760423067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1694760423237 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1694760423237 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1694760423237 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694760423237 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1694760423663 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1694760423663 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1694760423954 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1694760423954 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1694760424186 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694760424455 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1694760424693 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "6 Cyclone IV E " "6 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "d\[2\] 3.3-V LVTTL AC27 " "Pin d\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/applis/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/18.1/quartus/bin64/pin_planner.ppl" { d[2] } } } { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "d\[2\]" } } } } { "src/mux4v1.vhd" "" { Text "H:/Programmation/VHDL/TP_1_Ex_1/src/mux4v1.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "H:/Programmation/VHDL/TP_1_Ex_1/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694760424703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sel\[1\] 3.3-V LVTTL Y23 " "Pin sel\[1\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "c:/applis/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/18.1/quartus/bin64/pin_planner.ppl" { sel[1] } } } { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sel\[1\]" } } } } { "src/mux4v1.vhd" "" { Text "H:/Programmation/VHDL/TP_1_Ex_1/src/mux4v1.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "H:/Programmation/VHDL/TP_1_Ex_1/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694760424703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "d\[1\] 3.3-V LVTTL AC28 " "Pin d\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "c:/applis/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/18.1/quartus/bin64/pin_planner.ppl" { d[1] } } } { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "d\[1\]" } } } } { "src/mux4v1.vhd" "" { Text "H:/Programmation/VHDL/TP_1_Ex_1/src/mux4v1.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "H:/Programmation/VHDL/TP_1_Ex_1/" { { 0 { 0 ""} 0 6 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694760424703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sel\[0\] 3.3-V LVTTL Y24 " "Pin sel\[0\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "c:/applis/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/18.1/quartus/bin64/pin_planner.ppl" { sel[0] } } } { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sel\[0\]" } } } } { "src/mux4v1.vhd" "" { Text "H:/Programmation/VHDL/TP_1_Ex_1/src/mux4v1.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "H:/Programmation/VHDL/TP_1_Ex_1/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694760424703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "d\[0\] 3.3-V LVTTL AB28 " "Pin d\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/applis/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/18.1/quartus/bin64/pin_planner.ppl" { d[0] } } } { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "d\[0\]" } } } } { "src/mux4v1.vhd" "" { Text "H:/Programmation/VHDL/TP_1_Ex_1/src/mux4v1.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "H:/Programmation/VHDL/TP_1_Ex_1/" { { 0 { 0 ""} 0 5 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694760424703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "d\[3\] 3.3-V LVTTL AD27 " "Pin d\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "c:/applis/altera/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/applis/altera/18.1/quartus/bin64/pin_planner.ppl" { d[3] } } } { "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "d\[3\]" } } } } { "src/mux4v1.vhd" "" { Text "H:/Programmation/VHDL/TP_1_Ex_1/src/mux4v1.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "H:/Programmation/VHDL/TP_1_Ex_1/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694760424703 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1694760424703 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.fit.smsg " "Generated suppressed messages file H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1694760425069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 187 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 187 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5875 " "Peak virtual memory: 5875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694760426425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 15 08:47:06 2023 " "Processing ended: Fri Sep 15 08:47:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694760426425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694760426425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694760426425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1694760426425 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1694760429247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694760429263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 15 08:47:09 2023 " "Processing started: Fri Sep 15 08:47:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694760429263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1694760429263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1694760429263 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1694760429795 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1694760431710 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1694760431872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694760433213 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 15 08:47:13 2023 " "Processing ended: Fri Sep 15 08:47:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694760433213 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694760433213 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694760433213 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1694760433213 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1694760434030 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1694760434592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694760434592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 15 08:47:14 2023 " "Processing started: Fri Sep 15 08:47:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694760434592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1694760434592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_115 -c DE2_115 " "Command: quartus_sta DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1694760434592 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1694760434692 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1694760434962 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1694760434962 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694760435009 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694760435009 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115.sdc " "Reading SDC File: 'DE2_115.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1694760435529 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_115.sdc 9 CLOCK_50 port " "Ignored filter at DE2_115.sdc(9): CLOCK_50 could not be matched with a port" {  } { { "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.sdc" "" { Text "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1694760435529 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2_115.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE2_115.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK_50\] " "create_clock -period 20.000ns \[get_ports CLOCK_50\]" {  } { { "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.sdc" "" { Text "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1694760435544 ""}  } { { "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.sdc" "" { Text "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1694760435544 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_115.sdc 10 CLOCK2_50 port " "Ignored filter at DE2_115.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.sdc" "" { Text "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1694760435544 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2_115.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE2_115.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK2_50\] " "create_clock -period 20.000ns \[get_ports CLOCK2_50\]" {  } { { "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.sdc" "" { Text "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1694760435544 ""}  } { { "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.sdc" "" { Text "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1694760435544 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_115.sdc 11 CLOCK3_50 port " "Ignored filter at DE2_115.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.sdc" "" { Text "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1694760435544 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2_115.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE2_115.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK3_50\] " "create_clock -period 20.000ns \[get_ports CLOCK3_50\]" {  } { { "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.sdc" "" { Text "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1694760435544 ""}  } { { "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.sdc" "" { Text "H:/Programmation/VHDL/TP_1_Ex_1/DE2_115.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1694760435544 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1694760435544 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1694760435576 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1694760435591 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1694760435591 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1694760435591 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1694760435591 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1694760435645 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1694760435696 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694760435698 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694760435829 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694760435860 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694760435913 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694760435945 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694760435998 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1694760436029 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1694760436061 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1694760436330 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1694760436464 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1694760436464 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1694760436464 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1694760436464 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694760436464 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694760436531 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694760436562 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694760436616 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694760436662 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694760436732 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1694760436794 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1694760437017 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1694760437017 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1694760437017 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1694760437017 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694760437064 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694760437117 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694760437180 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694760437233 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694760437264 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1694760438383 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1694760438383 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694760438759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 15 08:47:18 2023 " "Processing ended: Fri Sep 15 08:47:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694760438759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694760438759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694760438759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1694760438759 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1694760440673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694760440673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 15 08:47:20 2023 " "Processing started: Fri Sep 15 08:47:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694760440673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1694760440673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1694760440673 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1694760441159 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_115_7_1200mv_85c_slow.vho H:/Programmation/VHDL/TP_1_Ex_1/simulation/modelsim/ simulation " "Generated file DE2_115_7_1200mv_85c_slow.vho in folder \"H:/Programmation/VHDL/TP_1_Ex_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1694760441375 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_115_7_1200mv_0c_slow.vho H:/Programmation/VHDL/TP_1_Ex_1/simulation/modelsim/ simulation " "Generated file DE2_115_7_1200mv_0c_slow.vho in folder \"H:/Programmation/VHDL/TP_1_Ex_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1694760441412 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_115_min_1200mv_0c_fast.vho H:/Programmation/VHDL/TP_1_Ex_1/simulation/modelsim/ simulation " "Generated file DE2_115_min_1200mv_0c_fast.vho in folder \"H:/Programmation/VHDL/TP_1_Ex_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1694760441460 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_115.vho H:/Programmation/VHDL/TP_1_Ex_1/simulation/modelsim/ simulation " "Generated file DE2_115.vho in folder \"H:/Programmation/VHDL/TP_1_Ex_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1694760441513 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_115_7_1200mv_85c_vhd_slow.sdo H:/Programmation/VHDL/TP_1_Ex_1/simulation/modelsim/ simulation " "Generated file DE2_115_7_1200mv_85c_vhd_slow.sdo in folder \"H:/Programmation/VHDL/TP_1_Ex_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1694760441544 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_115_7_1200mv_0c_vhd_slow.sdo H:/Programmation/VHDL/TP_1_Ex_1/simulation/modelsim/ simulation " "Generated file DE2_115_7_1200mv_0c_vhd_slow.sdo in folder \"H:/Programmation/VHDL/TP_1_Ex_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1694760441575 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_115_min_1200mv_0c_vhd_fast.sdo H:/Programmation/VHDL/TP_1_Ex_1/simulation/modelsim/ simulation " "Generated file DE2_115_min_1200mv_0c_vhd_fast.sdo in folder \"H:/Programmation/VHDL/TP_1_Ex_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1694760441613 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_115_vhd.sdo H:/Programmation/VHDL/TP_1_Ex_1/simulation/modelsim/ simulation " "Generated file DE2_115_vhd.sdo in folder \"H:/Programmation/VHDL/TP_1_Ex_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1694760441644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694760441844 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 15 08:47:21 2023 " "Processing ended: Fri Sep 15 08:47:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694760441844 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694760441844 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694760441844 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1694760441844 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 200 s " "Quartus Prime Full Compilation was successful. 0 errors, 200 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1694760442716 ""}
