// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module SyncDataModuleTemplate__64entry_1(
  input          clock,
  input          reset,
  input          io_ren_0,
  input  [5:0]   io_raddr_0,
  output [259:0] io_rdata_0_meta,
  output         io_rdata_0_ftb_entry_isCall,
  output         io_rdata_0_ftb_entry_isRet,
  output         io_rdata_0_ftb_entry_isJalr,
  output         io_rdata_0_ftb_entry_valid,
  output [3:0]   io_rdata_0_ftb_entry_brSlots_0_offset,
  output         io_rdata_0_ftb_entry_brSlots_0_sharing,
  output         io_rdata_0_ftb_entry_brSlots_0_valid,
  output [11:0]  io_rdata_0_ftb_entry_brSlots_0_lower,
  output [1:0]   io_rdata_0_ftb_entry_brSlots_0_tarStat,
  output [3:0]   io_rdata_0_ftb_entry_tailSlot_offset,
  output         io_rdata_0_ftb_entry_tailSlot_sharing,
  output         io_rdata_0_ftb_entry_tailSlot_valid,
  output [19:0]  io_rdata_0_ftb_entry_tailSlot_lower,
  output [1:0]   io_rdata_0_ftb_entry_tailSlot_tarStat,
  output [3:0]   io_rdata_0_ftb_entry_pftAddr,
  output         io_rdata_0_ftb_entry_carry,
  output         io_rdata_0_ftb_entry_last_may_be_rvi_call,
  output         io_rdata_0_ftb_entry_strong_bias_0,
  output         io_rdata_0_ftb_entry_strong_bias_1,
  input          io_wen_0,
  input  [5:0]   io_waddr_0,
  input  [259:0] io_wdata_0_meta,
  input          io_wdata_0_ftb_entry_isCall,
  input          io_wdata_0_ftb_entry_isRet,
  input          io_wdata_0_ftb_entry_isJalr,
  input          io_wdata_0_ftb_entry_valid,
  input  [3:0]   io_wdata_0_ftb_entry_brSlots_0_offset,
  input          io_wdata_0_ftb_entry_brSlots_0_sharing,
  input          io_wdata_0_ftb_entry_brSlots_0_valid,
  input  [11:0]  io_wdata_0_ftb_entry_brSlots_0_lower,
  input  [1:0]   io_wdata_0_ftb_entry_brSlots_0_tarStat,
  input  [3:0]   io_wdata_0_ftb_entry_tailSlot_offset,
  input          io_wdata_0_ftb_entry_tailSlot_sharing,
  input          io_wdata_0_ftb_entry_tailSlot_valid,
  input  [19:0]  io_wdata_0_ftb_entry_tailSlot_lower,
  input  [1:0]   io_wdata_0_ftb_entry_tailSlot_tarStat,
  input  [3:0]   io_wdata_0_ftb_entry_pftAddr,
  input          io_wdata_0_ftb_entry_carry,
  input          io_wdata_0_ftb_entry_last_may_be_rvi_call,
  input          io_wdata_0_ftb_entry_strong_bias_0,
  input          io_wdata_0_ftb_entry_strong_bias_1
);

  wire [259:0] _dataBanks_3_io_rdata_0_meta;
  wire         _dataBanks_3_io_rdata_0_ftb_entry_isCall;
  wire         _dataBanks_3_io_rdata_0_ftb_entry_isRet;
  wire         _dataBanks_3_io_rdata_0_ftb_entry_isJalr;
  wire         _dataBanks_3_io_rdata_0_ftb_entry_valid;
  wire [3:0]   _dataBanks_3_io_rdata_0_ftb_entry_brSlots_0_offset;
  wire         _dataBanks_3_io_rdata_0_ftb_entry_brSlots_0_sharing;
  wire         _dataBanks_3_io_rdata_0_ftb_entry_brSlots_0_valid;
  wire [11:0]  _dataBanks_3_io_rdata_0_ftb_entry_brSlots_0_lower;
  wire [1:0]   _dataBanks_3_io_rdata_0_ftb_entry_brSlots_0_tarStat;
  wire [3:0]   _dataBanks_3_io_rdata_0_ftb_entry_tailSlot_offset;
  wire         _dataBanks_3_io_rdata_0_ftb_entry_tailSlot_sharing;
  wire         _dataBanks_3_io_rdata_0_ftb_entry_tailSlot_valid;
  wire [19:0]  _dataBanks_3_io_rdata_0_ftb_entry_tailSlot_lower;
  wire [1:0]   _dataBanks_3_io_rdata_0_ftb_entry_tailSlot_tarStat;
  wire [3:0]   _dataBanks_3_io_rdata_0_ftb_entry_pftAddr;
  wire         _dataBanks_3_io_rdata_0_ftb_entry_carry;
  wire         _dataBanks_3_io_rdata_0_ftb_entry_last_may_be_rvi_call;
  wire         _dataBanks_3_io_rdata_0_ftb_entry_strong_bias_0;
  wire         _dataBanks_3_io_rdata_0_ftb_entry_strong_bias_1;
  wire [259:0] _dataBanks_2_io_rdata_0_meta;
  wire         _dataBanks_2_io_rdata_0_ftb_entry_isCall;
  wire         _dataBanks_2_io_rdata_0_ftb_entry_isRet;
  wire         _dataBanks_2_io_rdata_0_ftb_entry_isJalr;
  wire         _dataBanks_2_io_rdata_0_ftb_entry_valid;
  wire [3:0]   _dataBanks_2_io_rdata_0_ftb_entry_brSlots_0_offset;
  wire         _dataBanks_2_io_rdata_0_ftb_entry_brSlots_0_sharing;
  wire         _dataBanks_2_io_rdata_0_ftb_entry_brSlots_0_valid;
  wire [11:0]  _dataBanks_2_io_rdata_0_ftb_entry_brSlots_0_lower;
  wire [1:0]   _dataBanks_2_io_rdata_0_ftb_entry_brSlots_0_tarStat;
  wire [3:0]   _dataBanks_2_io_rdata_0_ftb_entry_tailSlot_offset;
  wire         _dataBanks_2_io_rdata_0_ftb_entry_tailSlot_sharing;
  wire         _dataBanks_2_io_rdata_0_ftb_entry_tailSlot_valid;
  wire [19:0]  _dataBanks_2_io_rdata_0_ftb_entry_tailSlot_lower;
  wire [1:0]   _dataBanks_2_io_rdata_0_ftb_entry_tailSlot_tarStat;
  wire [3:0]   _dataBanks_2_io_rdata_0_ftb_entry_pftAddr;
  wire         _dataBanks_2_io_rdata_0_ftb_entry_carry;
  wire         _dataBanks_2_io_rdata_0_ftb_entry_last_may_be_rvi_call;
  wire         _dataBanks_2_io_rdata_0_ftb_entry_strong_bias_0;
  wire         _dataBanks_2_io_rdata_0_ftb_entry_strong_bias_1;
  wire [259:0] _dataBanks_1_io_rdata_0_meta;
  wire         _dataBanks_1_io_rdata_0_ftb_entry_isCall;
  wire         _dataBanks_1_io_rdata_0_ftb_entry_isRet;
  wire         _dataBanks_1_io_rdata_0_ftb_entry_isJalr;
  wire         _dataBanks_1_io_rdata_0_ftb_entry_valid;
  wire [3:0]   _dataBanks_1_io_rdata_0_ftb_entry_brSlots_0_offset;
  wire         _dataBanks_1_io_rdata_0_ftb_entry_brSlots_0_sharing;
  wire         _dataBanks_1_io_rdata_0_ftb_entry_brSlots_0_valid;
  wire [11:0]  _dataBanks_1_io_rdata_0_ftb_entry_brSlots_0_lower;
  wire [1:0]   _dataBanks_1_io_rdata_0_ftb_entry_brSlots_0_tarStat;
  wire [3:0]   _dataBanks_1_io_rdata_0_ftb_entry_tailSlot_offset;
  wire         _dataBanks_1_io_rdata_0_ftb_entry_tailSlot_sharing;
  wire         _dataBanks_1_io_rdata_0_ftb_entry_tailSlot_valid;
  wire [19:0]  _dataBanks_1_io_rdata_0_ftb_entry_tailSlot_lower;
  wire [1:0]   _dataBanks_1_io_rdata_0_ftb_entry_tailSlot_tarStat;
  wire [3:0]   _dataBanks_1_io_rdata_0_ftb_entry_pftAddr;
  wire         _dataBanks_1_io_rdata_0_ftb_entry_carry;
  wire         _dataBanks_1_io_rdata_0_ftb_entry_last_may_be_rvi_call;
  wire         _dataBanks_1_io_rdata_0_ftb_entry_strong_bias_0;
  wire         _dataBanks_1_io_rdata_0_ftb_entry_strong_bias_1;
  wire [259:0] _dataBanks_0_io_rdata_0_meta;
  wire         _dataBanks_0_io_rdata_0_ftb_entry_isCall;
  wire         _dataBanks_0_io_rdata_0_ftb_entry_isRet;
  wire         _dataBanks_0_io_rdata_0_ftb_entry_isJalr;
  wire         _dataBanks_0_io_rdata_0_ftb_entry_valid;
  wire [3:0]   _dataBanks_0_io_rdata_0_ftb_entry_brSlots_0_offset;
  wire         _dataBanks_0_io_rdata_0_ftb_entry_brSlots_0_sharing;
  wire         _dataBanks_0_io_rdata_0_ftb_entry_brSlots_0_valid;
  wire [11:0]  _dataBanks_0_io_rdata_0_ftb_entry_brSlots_0_lower;
  wire [1:0]   _dataBanks_0_io_rdata_0_ftb_entry_brSlots_0_tarStat;
  wire [3:0]   _dataBanks_0_io_rdata_0_ftb_entry_tailSlot_offset;
  wire         _dataBanks_0_io_rdata_0_ftb_entry_tailSlot_sharing;
  wire         _dataBanks_0_io_rdata_0_ftb_entry_tailSlot_valid;
  wire [19:0]  _dataBanks_0_io_rdata_0_ftb_entry_tailSlot_lower;
  wire [1:0]   _dataBanks_0_io_rdata_0_ftb_entry_tailSlot_tarStat;
  wire [3:0]   _dataBanks_0_io_rdata_0_ftb_entry_pftAddr;
  wire         _dataBanks_0_io_rdata_0_ftb_entry_carry;
  wire         _dataBanks_0_io_rdata_0_ftb_entry_last_may_be_rvi_call;
  wire         _dataBanks_0_io_rdata_0_ftb_entry_strong_bias_0;
  wire         _dataBanks_0_io_rdata_0_ftb_entry_strong_bias_1;
  reg  [5:0]   raddr_dup_0;
  reg          wen_dup_last_REG;
  reg  [5:0]   waddr_dup_0;
  reg  [259:0] r_meta;
  reg          r_ftb_entry_isCall;
  reg          r_ftb_entry_isRet;
  reg          r_ftb_entry_isJalr;
  reg          r_ftb_entry_valid;
  reg  [3:0]   r_ftb_entry_brSlots_0_offset;
  reg          r_ftb_entry_brSlots_0_sharing;
  reg          r_ftb_entry_brSlots_0_valid;
  reg  [11:0]  r_ftb_entry_brSlots_0_lower;
  reg  [1:0]   r_ftb_entry_brSlots_0_tarStat;
  reg  [3:0]   r_ftb_entry_tailSlot_offset;
  reg          r_ftb_entry_tailSlot_sharing;
  reg          r_ftb_entry_tailSlot_valid;
  reg  [19:0]  r_ftb_entry_tailSlot_lower;
  reg  [1:0]   r_ftb_entry_tailSlot_tarStat;
  reg  [3:0]   r_ftb_entry_pftAddr;
  reg          r_ftb_entry_carry;
  reg          r_ftb_entry_last_may_be_rvi_call;
  reg          r_ftb_entry_strong_bias_0;
  reg          r_ftb_entry_strong_bias_1;
  reg  [5:0]   raddr_dup_0_1;
  reg          wen_dup_last_REG_1;
  reg  [5:0]   waddr_dup_0_1;
  reg  [259:0] r_1_meta;
  reg          r_1_ftb_entry_isCall;
  reg          r_1_ftb_entry_isRet;
  reg          r_1_ftb_entry_isJalr;
  reg          r_1_ftb_entry_valid;
  reg  [3:0]   r_1_ftb_entry_brSlots_0_offset;
  reg          r_1_ftb_entry_brSlots_0_sharing;
  reg          r_1_ftb_entry_brSlots_0_valid;
  reg  [11:0]  r_1_ftb_entry_brSlots_0_lower;
  reg  [1:0]   r_1_ftb_entry_brSlots_0_tarStat;
  reg  [3:0]   r_1_ftb_entry_tailSlot_offset;
  reg          r_1_ftb_entry_tailSlot_sharing;
  reg          r_1_ftb_entry_tailSlot_valid;
  reg  [19:0]  r_1_ftb_entry_tailSlot_lower;
  reg  [1:0]   r_1_ftb_entry_tailSlot_tarStat;
  reg  [3:0]   r_1_ftb_entry_pftAddr;
  reg          r_1_ftb_entry_carry;
  reg          r_1_ftb_entry_last_may_be_rvi_call;
  reg          r_1_ftb_entry_strong_bias_0;
  reg          r_1_ftb_entry_strong_bias_1;
  reg  [5:0]   raddr_dup_0_2;
  reg          wen_dup_last_REG_2;
  reg  [5:0]   waddr_dup_0_2;
  reg  [259:0] r_2_meta;
  reg          r_2_ftb_entry_isCall;
  reg          r_2_ftb_entry_isRet;
  reg          r_2_ftb_entry_isJalr;
  reg          r_2_ftb_entry_valid;
  reg  [3:0]   r_2_ftb_entry_brSlots_0_offset;
  reg          r_2_ftb_entry_brSlots_0_sharing;
  reg          r_2_ftb_entry_brSlots_0_valid;
  reg  [11:0]  r_2_ftb_entry_brSlots_0_lower;
  reg  [1:0]   r_2_ftb_entry_brSlots_0_tarStat;
  reg  [3:0]   r_2_ftb_entry_tailSlot_offset;
  reg          r_2_ftb_entry_tailSlot_sharing;
  reg          r_2_ftb_entry_tailSlot_valid;
  reg  [19:0]  r_2_ftb_entry_tailSlot_lower;
  reg  [1:0]   r_2_ftb_entry_tailSlot_tarStat;
  reg  [3:0]   r_2_ftb_entry_pftAddr;
  reg          r_2_ftb_entry_carry;
  reg          r_2_ftb_entry_last_may_be_rvi_call;
  reg          r_2_ftb_entry_strong_bias_0;
  reg          r_2_ftb_entry_strong_bias_1;
  reg  [5:0]   raddr_dup_0_3;
  reg          wen_dup_last_REG_3;
  reg  [5:0]   waddr_dup_0_3;
  reg  [259:0] r_3_meta;
  reg          r_3_ftb_entry_isCall;
  reg          r_3_ftb_entry_isRet;
  reg          r_3_ftb_entry_isJalr;
  reg          r_3_ftb_entry_valid;
  reg  [3:0]   r_3_ftb_entry_brSlots_0_offset;
  reg          r_3_ftb_entry_brSlots_0_sharing;
  reg          r_3_ftb_entry_brSlots_0_valid;
  reg  [11:0]  r_3_ftb_entry_brSlots_0_lower;
  reg  [1:0]   r_3_ftb_entry_brSlots_0_tarStat;
  reg  [3:0]   r_3_ftb_entry_tailSlot_offset;
  reg          r_3_ftb_entry_tailSlot_sharing;
  reg          r_3_ftb_entry_tailSlot_valid;
  reg  [19:0]  r_3_ftb_entry_tailSlot_lower;
  reg  [1:0]   r_3_ftb_entry_tailSlot_tarStat;
  reg  [3:0]   r_3_ftb_entry_pftAddr;
  reg          r_3_ftb_entry_carry;
  reg          r_3_ftb_entry_last_may_be_rvi_call;
  reg          r_3_ftb_entry_strong_bias_0;
  reg          r_3_ftb_entry_strong_bias_1;
  reg  [5:0]   raddr_dup;
  wire         _io_rdata_0_T = raddr_dup[5:4] == 2'h0;
  wire         _io_rdata_0_T_1 = raddr_dup[5:4] == 2'h1;
  wire         _io_rdata_0_T_2 = raddr_dup[5:4] == 2'h2;
  always @(posedge clock) begin
    if (io_ren_0) begin
      raddr_dup_0 <= io_raddr_0;
      raddr_dup_0_1 <= io_raddr_0;
      raddr_dup_0_2 <= io_raddr_0;
      raddr_dup_0_3 <= io_raddr_0;
      raddr_dup <= io_raddr_0;
    end
    if (io_wen_0) begin
      waddr_dup_0 <= io_waddr_0;
      r_meta <= io_wdata_0_meta;
      r_ftb_entry_isCall <= io_wdata_0_ftb_entry_isCall;
      r_ftb_entry_isRet <= io_wdata_0_ftb_entry_isRet;
      r_ftb_entry_isJalr <= io_wdata_0_ftb_entry_isJalr;
      r_ftb_entry_valid <= io_wdata_0_ftb_entry_valid;
      r_ftb_entry_brSlots_0_offset <= io_wdata_0_ftb_entry_brSlots_0_offset;
      r_ftb_entry_brSlots_0_sharing <= io_wdata_0_ftb_entry_brSlots_0_sharing;
      r_ftb_entry_brSlots_0_valid <= io_wdata_0_ftb_entry_brSlots_0_valid;
      r_ftb_entry_brSlots_0_lower <= io_wdata_0_ftb_entry_brSlots_0_lower;
      r_ftb_entry_brSlots_0_tarStat <= io_wdata_0_ftb_entry_brSlots_0_tarStat;
      r_ftb_entry_tailSlot_offset <= io_wdata_0_ftb_entry_tailSlot_offset;
      r_ftb_entry_tailSlot_sharing <= io_wdata_0_ftb_entry_tailSlot_sharing;
      r_ftb_entry_tailSlot_valid <= io_wdata_0_ftb_entry_tailSlot_valid;
      r_ftb_entry_tailSlot_lower <= io_wdata_0_ftb_entry_tailSlot_lower;
      r_ftb_entry_tailSlot_tarStat <= io_wdata_0_ftb_entry_tailSlot_tarStat;
      r_ftb_entry_pftAddr <= io_wdata_0_ftb_entry_pftAddr;
      r_ftb_entry_carry <= io_wdata_0_ftb_entry_carry;
      r_ftb_entry_last_may_be_rvi_call <= io_wdata_0_ftb_entry_last_may_be_rvi_call;
      r_ftb_entry_strong_bias_0 <= io_wdata_0_ftb_entry_strong_bias_0;
      r_ftb_entry_strong_bias_1 <= io_wdata_0_ftb_entry_strong_bias_1;
      waddr_dup_0_1 <= io_waddr_0;
      r_1_meta <= io_wdata_0_meta;
      r_1_ftb_entry_isCall <= io_wdata_0_ftb_entry_isCall;
      r_1_ftb_entry_isRet <= io_wdata_0_ftb_entry_isRet;
      r_1_ftb_entry_isJalr <= io_wdata_0_ftb_entry_isJalr;
      r_1_ftb_entry_valid <= io_wdata_0_ftb_entry_valid;
      r_1_ftb_entry_brSlots_0_offset <= io_wdata_0_ftb_entry_brSlots_0_offset;
      r_1_ftb_entry_brSlots_0_sharing <= io_wdata_0_ftb_entry_brSlots_0_sharing;
      r_1_ftb_entry_brSlots_0_valid <= io_wdata_0_ftb_entry_brSlots_0_valid;
      r_1_ftb_entry_brSlots_0_lower <= io_wdata_0_ftb_entry_brSlots_0_lower;
      r_1_ftb_entry_brSlots_0_tarStat <= io_wdata_0_ftb_entry_brSlots_0_tarStat;
      r_1_ftb_entry_tailSlot_offset <= io_wdata_0_ftb_entry_tailSlot_offset;
      r_1_ftb_entry_tailSlot_sharing <= io_wdata_0_ftb_entry_tailSlot_sharing;
      r_1_ftb_entry_tailSlot_valid <= io_wdata_0_ftb_entry_tailSlot_valid;
      r_1_ftb_entry_tailSlot_lower <= io_wdata_0_ftb_entry_tailSlot_lower;
      r_1_ftb_entry_tailSlot_tarStat <= io_wdata_0_ftb_entry_tailSlot_tarStat;
      r_1_ftb_entry_pftAddr <= io_wdata_0_ftb_entry_pftAddr;
      r_1_ftb_entry_carry <= io_wdata_0_ftb_entry_carry;
      r_1_ftb_entry_last_may_be_rvi_call <= io_wdata_0_ftb_entry_last_may_be_rvi_call;
      r_1_ftb_entry_strong_bias_0 <= io_wdata_0_ftb_entry_strong_bias_0;
      r_1_ftb_entry_strong_bias_1 <= io_wdata_0_ftb_entry_strong_bias_1;
      waddr_dup_0_2 <= io_waddr_0;
      r_2_meta <= io_wdata_0_meta;
      r_2_ftb_entry_isCall <= io_wdata_0_ftb_entry_isCall;
      r_2_ftb_entry_isRet <= io_wdata_0_ftb_entry_isRet;
      r_2_ftb_entry_isJalr <= io_wdata_0_ftb_entry_isJalr;
      r_2_ftb_entry_valid <= io_wdata_0_ftb_entry_valid;
      r_2_ftb_entry_brSlots_0_offset <= io_wdata_0_ftb_entry_brSlots_0_offset;
      r_2_ftb_entry_brSlots_0_sharing <= io_wdata_0_ftb_entry_brSlots_0_sharing;
      r_2_ftb_entry_brSlots_0_valid <= io_wdata_0_ftb_entry_brSlots_0_valid;
      r_2_ftb_entry_brSlots_0_lower <= io_wdata_0_ftb_entry_brSlots_0_lower;
      r_2_ftb_entry_brSlots_0_tarStat <= io_wdata_0_ftb_entry_brSlots_0_tarStat;
      r_2_ftb_entry_tailSlot_offset <= io_wdata_0_ftb_entry_tailSlot_offset;
      r_2_ftb_entry_tailSlot_sharing <= io_wdata_0_ftb_entry_tailSlot_sharing;
      r_2_ftb_entry_tailSlot_valid <= io_wdata_0_ftb_entry_tailSlot_valid;
      r_2_ftb_entry_tailSlot_lower <= io_wdata_0_ftb_entry_tailSlot_lower;
      r_2_ftb_entry_tailSlot_tarStat <= io_wdata_0_ftb_entry_tailSlot_tarStat;
      r_2_ftb_entry_pftAddr <= io_wdata_0_ftb_entry_pftAddr;
      r_2_ftb_entry_carry <= io_wdata_0_ftb_entry_carry;
      r_2_ftb_entry_last_may_be_rvi_call <= io_wdata_0_ftb_entry_last_may_be_rvi_call;
      r_2_ftb_entry_strong_bias_0 <= io_wdata_0_ftb_entry_strong_bias_0;
      r_2_ftb_entry_strong_bias_1 <= io_wdata_0_ftb_entry_strong_bias_1;
      waddr_dup_0_3 <= io_waddr_0;
      r_3_meta <= io_wdata_0_meta;
      r_3_ftb_entry_isCall <= io_wdata_0_ftb_entry_isCall;
      r_3_ftb_entry_isRet <= io_wdata_0_ftb_entry_isRet;
      r_3_ftb_entry_isJalr <= io_wdata_0_ftb_entry_isJalr;
      r_3_ftb_entry_valid <= io_wdata_0_ftb_entry_valid;
      r_3_ftb_entry_brSlots_0_offset <= io_wdata_0_ftb_entry_brSlots_0_offset;
      r_3_ftb_entry_brSlots_0_sharing <= io_wdata_0_ftb_entry_brSlots_0_sharing;
      r_3_ftb_entry_brSlots_0_valid <= io_wdata_0_ftb_entry_brSlots_0_valid;
      r_3_ftb_entry_brSlots_0_lower <= io_wdata_0_ftb_entry_brSlots_0_lower;
      r_3_ftb_entry_brSlots_0_tarStat <= io_wdata_0_ftb_entry_brSlots_0_tarStat;
      r_3_ftb_entry_tailSlot_offset <= io_wdata_0_ftb_entry_tailSlot_offset;
      r_3_ftb_entry_tailSlot_sharing <= io_wdata_0_ftb_entry_tailSlot_sharing;
      r_3_ftb_entry_tailSlot_valid <= io_wdata_0_ftb_entry_tailSlot_valid;
      r_3_ftb_entry_tailSlot_lower <= io_wdata_0_ftb_entry_tailSlot_lower;
      r_3_ftb_entry_tailSlot_tarStat <= io_wdata_0_ftb_entry_tailSlot_tarStat;
      r_3_ftb_entry_pftAddr <= io_wdata_0_ftb_entry_pftAddr;
      r_3_ftb_entry_carry <= io_wdata_0_ftb_entry_carry;
      r_3_ftb_entry_last_may_be_rvi_call <= io_wdata_0_ftb_entry_last_may_be_rvi_call;
      r_3_ftb_entry_strong_bias_0 <= io_wdata_0_ftb_entry_strong_bias_0;
      r_3_ftb_entry_strong_bias_1 <= io_wdata_0_ftb_entry_strong_bias_1;
    end
  end // always @(posedge)
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      wen_dup_last_REG <= 1'h0;
      wen_dup_last_REG_1 <= 1'h0;
      wen_dup_last_REG_2 <= 1'h0;
      wen_dup_last_REG_3 <= 1'h0;
    end
    else begin
      wen_dup_last_REG <= io_wen_0;
      wen_dup_last_REG_1 <= io_wen_0;
      wen_dup_last_REG_2 <= io_wen_0;
      wen_dup_last_REG_3 <= io_wen_0;
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:41];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h2A; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        raddr_dup_0 = _RANDOM[6'h0][5:0];
        wen_dup_last_REG = _RANDOM[6'h0][6];
        waddr_dup_0 = _RANDOM[6'h0][12:7];
        r_meta =
          {_RANDOM[6'h0][31:13],
           _RANDOM[6'h1],
           _RANDOM[6'h2],
           _RANDOM[6'h3],
           _RANDOM[6'h4],
           _RANDOM[6'h5],
           _RANDOM[6'h6],
           _RANDOM[6'h7],
           _RANDOM[6'h8][16:0]};
        r_ftb_entry_isCall = _RANDOM[6'h8][17];
        r_ftb_entry_isRet = _RANDOM[6'h8][18];
        r_ftb_entry_isJalr = _RANDOM[6'h8][19];
        r_ftb_entry_valid = _RANDOM[6'h8][20];
        r_ftb_entry_brSlots_0_offset = _RANDOM[6'h8][24:21];
        r_ftb_entry_brSlots_0_sharing = _RANDOM[6'h8][25];
        r_ftb_entry_brSlots_0_valid = _RANDOM[6'h8][26];
        r_ftb_entry_brSlots_0_lower = {_RANDOM[6'h8][31:27], _RANDOM[6'h9][6:0]};
        r_ftb_entry_brSlots_0_tarStat = _RANDOM[6'h9][8:7];
        r_ftb_entry_tailSlot_offset = _RANDOM[6'h9][12:9];
        r_ftb_entry_tailSlot_sharing = _RANDOM[6'h9][13];
        r_ftb_entry_tailSlot_valid = _RANDOM[6'h9][14];
        r_ftb_entry_tailSlot_lower = {_RANDOM[6'h9][31:15], _RANDOM[6'hA][2:0]};
        r_ftb_entry_tailSlot_tarStat = _RANDOM[6'hA][4:3];
        r_ftb_entry_pftAddr = _RANDOM[6'hA][8:5];
        r_ftb_entry_carry = _RANDOM[6'hA][9];
        r_ftb_entry_last_may_be_rvi_call = _RANDOM[6'hA][10];
        r_ftb_entry_strong_bias_0 = _RANDOM[6'hA][11];
        r_ftb_entry_strong_bias_1 = _RANDOM[6'hA][12];
        raddr_dup_0_1 = _RANDOM[6'hA][18:13];
        wen_dup_last_REG_1 = _RANDOM[6'hA][19];
        waddr_dup_0_1 = _RANDOM[6'hA][25:20];
        r_1_meta =
          {_RANDOM[6'hA][31:26],
           _RANDOM[6'hB],
           _RANDOM[6'hC],
           _RANDOM[6'hD],
           _RANDOM[6'hE],
           _RANDOM[6'hF],
           _RANDOM[6'h10],
           _RANDOM[6'h11],
           _RANDOM[6'h12][29:0]};
        r_1_ftb_entry_isCall = _RANDOM[6'h12][30];
        r_1_ftb_entry_isRet = _RANDOM[6'h12][31];
        r_1_ftb_entry_isJalr = _RANDOM[6'h13][0];
        r_1_ftb_entry_valid = _RANDOM[6'h13][1];
        r_1_ftb_entry_brSlots_0_offset = _RANDOM[6'h13][5:2];
        r_1_ftb_entry_brSlots_0_sharing = _RANDOM[6'h13][6];
        r_1_ftb_entry_brSlots_0_valid = _RANDOM[6'h13][7];
        r_1_ftb_entry_brSlots_0_lower = _RANDOM[6'h13][19:8];
        r_1_ftb_entry_brSlots_0_tarStat = _RANDOM[6'h13][21:20];
        r_1_ftb_entry_tailSlot_offset = _RANDOM[6'h13][25:22];
        r_1_ftb_entry_tailSlot_sharing = _RANDOM[6'h13][26];
        r_1_ftb_entry_tailSlot_valid = _RANDOM[6'h13][27];
        r_1_ftb_entry_tailSlot_lower = {_RANDOM[6'h13][31:28], _RANDOM[6'h14][15:0]};
        r_1_ftb_entry_tailSlot_tarStat = _RANDOM[6'h14][17:16];
        r_1_ftb_entry_pftAddr = _RANDOM[6'h14][21:18];
        r_1_ftb_entry_carry = _RANDOM[6'h14][22];
        r_1_ftb_entry_last_may_be_rvi_call = _RANDOM[6'h14][23];
        r_1_ftb_entry_strong_bias_0 = _RANDOM[6'h14][24];
        r_1_ftb_entry_strong_bias_1 = _RANDOM[6'h14][25];
        raddr_dup_0_2 = _RANDOM[6'h14][31:26];
        wen_dup_last_REG_2 = _RANDOM[6'h15][0];
        waddr_dup_0_2 = _RANDOM[6'h15][6:1];
        r_2_meta =
          {_RANDOM[6'h15][31:7],
           _RANDOM[6'h16],
           _RANDOM[6'h17],
           _RANDOM[6'h18],
           _RANDOM[6'h19],
           _RANDOM[6'h1A],
           _RANDOM[6'h1B],
           _RANDOM[6'h1C],
           _RANDOM[6'h1D][10:0]};
        r_2_ftb_entry_isCall = _RANDOM[6'h1D][11];
        r_2_ftb_entry_isRet = _RANDOM[6'h1D][12];
        r_2_ftb_entry_isJalr = _RANDOM[6'h1D][13];
        r_2_ftb_entry_valid = _RANDOM[6'h1D][14];
        r_2_ftb_entry_brSlots_0_offset = _RANDOM[6'h1D][18:15];
        r_2_ftb_entry_brSlots_0_sharing = _RANDOM[6'h1D][19];
        r_2_ftb_entry_brSlots_0_valid = _RANDOM[6'h1D][20];
        r_2_ftb_entry_brSlots_0_lower = {_RANDOM[6'h1D][31:21], _RANDOM[6'h1E][0]};
        r_2_ftb_entry_brSlots_0_tarStat = _RANDOM[6'h1E][2:1];
        r_2_ftb_entry_tailSlot_offset = _RANDOM[6'h1E][6:3];
        r_2_ftb_entry_tailSlot_sharing = _RANDOM[6'h1E][7];
        r_2_ftb_entry_tailSlot_valid = _RANDOM[6'h1E][8];
        r_2_ftb_entry_tailSlot_lower = _RANDOM[6'h1E][28:9];
        r_2_ftb_entry_tailSlot_tarStat = _RANDOM[6'h1E][30:29];
        r_2_ftb_entry_pftAddr = {_RANDOM[6'h1E][31], _RANDOM[6'h1F][2:0]};
        r_2_ftb_entry_carry = _RANDOM[6'h1F][3];
        r_2_ftb_entry_last_may_be_rvi_call = _RANDOM[6'h1F][4];
        r_2_ftb_entry_strong_bias_0 = _RANDOM[6'h1F][5];
        r_2_ftb_entry_strong_bias_1 = _RANDOM[6'h1F][6];
        raddr_dup_0_3 = _RANDOM[6'h1F][12:7];
        wen_dup_last_REG_3 = _RANDOM[6'h1F][13];
        waddr_dup_0_3 = _RANDOM[6'h1F][19:14];
        r_3_meta =
          {_RANDOM[6'h1F][31:20],
           _RANDOM[6'h20],
           _RANDOM[6'h21],
           _RANDOM[6'h22],
           _RANDOM[6'h23],
           _RANDOM[6'h24],
           _RANDOM[6'h25],
           _RANDOM[6'h26],
           _RANDOM[6'h27][23:0]};
        r_3_ftb_entry_isCall = _RANDOM[6'h27][24];
        r_3_ftb_entry_isRet = _RANDOM[6'h27][25];
        r_3_ftb_entry_isJalr = _RANDOM[6'h27][26];
        r_3_ftb_entry_valid = _RANDOM[6'h27][27];
        r_3_ftb_entry_brSlots_0_offset = _RANDOM[6'h27][31:28];
        r_3_ftb_entry_brSlots_0_sharing = _RANDOM[6'h28][0];
        r_3_ftb_entry_brSlots_0_valid = _RANDOM[6'h28][1];
        r_3_ftb_entry_brSlots_0_lower = _RANDOM[6'h28][13:2];
        r_3_ftb_entry_brSlots_0_tarStat = _RANDOM[6'h28][15:14];
        r_3_ftb_entry_tailSlot_offset = _RANDOM[6'h28][19:16];
        r_3_ftb_entry_tailSlot_sharing = _RANDOM[6'h28][20];
        r_3_ftb_entry_tailSlot_valid = _RANDOM[6'h28][21];
        r_3_ftb_entry_tailSlot_lower = {_RANDOM[6'h28][31:22], _RANDOM[6'h29][9:0]};
        r_3_ftb_entry_tailSlot_tarStat = _RANDOM[6'h29][11:10];
        r_3_ftb_entry_pftAddr = _RANDOM[6'h29][15:12];
        r_3_ftb_entry_carry = _RANDOM[6'h29][16];
        r_3_ftb_entry_last_may_be_rvi_call = _RANDOM[6'h29][17];
        r_3_ftb_entry_strong_bias_0 = _RANDOM[6'h29][18];
        r_3_ftb_entry_strong_bias_1 = _RANDOM[6'h29][19];
        raddr_dup = _RANDOM[6'h29][25:20];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        wen_dup_last_REG = 1'h0;
        wen_dup_last_REG_1 = 1'h0;
        wen_dup_last_REG_2 = 1'h0;
        wen_dup_last_REG_3 = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  DataModule__16entry_4 dataBanks_0 (
    .clock                                     (clock),
    .io_raddr_0                                (raddr_dup_0[3:0]),
    .io_rdata_0_meta                           (_dataBanks_0_io_rdata_0_meta),
    .io_rdata_0_ftb_entry_isCall               (_dataBanks_0_io_rdata_0_ftb_entry_isCall),
    .io_rdata_0_ftb_entry_isRet                (_dataBanks_0_io_rdata_0_ftb_entry_isRet),
    .io_rdata_0_ftb_entry_isJalr               (_dataBanks_0_io_rdata_0_ftb_entry_isJalr),
    .io_rdata_0_ftb_entry_valid                (_dataBanks_0_io_rdata_0_ftb_entry_valid),
    .io_rdata_0_ftb_entry_brSlots_0_offset
      (_dataBanks_0_io_rdata_0_ftb_entry_brSlots_0_offset),
    .io_rdata_0_ftb_entry_brSlots_0_sharing
      (_dataBanks_0_io_rdata_0_ftb_entry_brSlots_0_sharing),
    .io_rdata_0_ftb_entry_brSlots_0_valid
      (_dataBanks_0_io_rdata_0_ftb_entry_brSlots_0_valid),
    .io_rdata_0_ftb_entry_brSlots_0_lower
      (_dataBanks_0_io_rdata_0_ftb_entry_brSlots_0_lower),
    .io_rdata_0_ftb_entry_brSlots_0_tarStat
      (_dataBanks_0_io_rdata_0_ftb_entry_brSlots_0_tarStat),
    .io_rdata_0_ftb_entry_tailSlot_offset
      (_dataBanks_0_io_rdata_0_ftb_entry_tailSlot_offset),
    .io_rdata_0_ftb_entry_tailSlot_sharing
      (_dataBanks_0_io_rdata_0_ftb_entry_tailSlot_sharing),
    .io_rdata_0_ftb_entry_tailSlot_valid
      (_dataBanks_0_io_rdata_0_ftb_entry_tailSlot_valid),
    .io_rdata_0_ftb_entry_tailSlot_lower
      (_dataBanks_0_io_rdata_0_ftb_entry_tailSlot_lower),
    .io_rdata_0_ftb_entry_tailSlot_tarStat
      (_dataBanks_0_io_rdata_0_ftb_entry_tailSlot_tarStat),
    .io_rdata_0_ftb_entry_pftAddr
      (_dataBanks_0_io_rdata_0_ftb_entry_pftAddr),
    .io_rdata_0_ftb_entry_carry                (_dataBanks_0_io_rdata_0_ftb_entry_carry),
    .io_rdata_0_ftb_entry_last_may_be_rvi_call
      (_dataBanks_0_io_rdata_0_ftb_entry_last_may_be_rvi_call),
    .io_rdata_0_ftb_entry_strong_bias_0
      (_dataBanks_0_io_rdata_0_ftb_entry_strong_bias_0),
    .io_rdata_0_ftb_entry_strong_bias_1
      (_dataBanks_0_io_rdata_0_ftb_entry_strong_bias_1),
    .io_wen_0
      (wen_dup_last_REG & waddr_dup_0[5:4] == 2'h0),
    .io_waddr_0                                (waddr_dup_0[3:0]),
    .io_wdata_0_meta                           (r_meta),
    .io_wdata_0_ftb_entry_isCall               (r_ftb_entry_isCall),
    .io_wdata_0_ftb_entry_isRet                (r_ftb_entry_isRet),
    .io_wdata_0_ftb_entry_isJalr               (r_ftb_entry_isJalr),
    .io_wdata_0_ftb_entry_valid                (r_ftb_entry_valid),
    .io_wdata_0_ftb_entry_brSlots_0_offset     (r_ftb_entry_brSlots_0_offset),
    .io_wdata_0_ftb_entry_brSlots_0_sharing    (r_ftb_entry_brSlots_0_sharing),
    .io_wdata_0_ftb_entry_brSlots_0_valid      (r_ftb_entry_brSlots_0_valid),
    .io_wdata_0_ftb_entry_brSlots_0_lower      (r_ftb_entry_brSlots_0_lower),
    .io_wdata_0_ftb_entry_brSlots_0_tarStat    (r_ftb_entry_brSlots_0_tarStat),
    .io_wdata_0_ftb_entry_tailSlot_offset      (r_ftb_entry_tailSlot_offset),
    .io_wdata_0_ftb_entry_tailSlot_sharing     (r_ftb_entry_tailSlot_sharing),
    .io_wdata_0_ftb_entry_tailSlot_valid       (r_ftb_entry_tailSlot_valid),
    .io_wdata_0_ftb_entry_tailSlot_lower       (r_ftb_entry_tailSlot_lower),
    .io_wdata_0_ftb_entry_tailSlot_tarStat     (r_ftb_entry_tailSlot_tarStat),
    .io_wdata_0_ftb_entry_pftAddr              (r_ftb_entry_pftAddr),
    .io_wdata_0_ftb_entry_carry                (r_ftb_entry_carry),
    .io_wdata_0_ftb_entry_last_may_be_rvi_call (r_ftb_entry_last_may_be_rvi_call),
    .io_wdata_0_ftb_entry_strong_bias_0        (r_ftb_entry_strong_bias_0),
    .io_wdata_0_ftb_entry_strong_bias_1        (r_ftb_entry_strong_bias_1)
  );
  DataModule__16entry_4 dataBanks_1 (
    .clock                                     (clock),
    .io_raddr_0                                (raddr_dup_0_1[3:0]),
    .io_rdata_0_meta                           (_dataBanks_1_io_rdata_0_meta),
    .io_rdata_0_ftb_entry_isCall               (_dataBanks_1_io_rdata_0_ftb_entry_isCall),
    .io_rdata_0_ftb_entry_isRet                (_dataBanks_1_io_rdata_0_ftb_entry_isRet),
    .io_rdata_0_ftb_entry_isJalr               (_dataBanks_1_io_rdata_0_ftb_entry_isJalr),
    .io_rdata_0_ftb_entry_valid                (_dataBanks_1_io_rdata_0_ftb_entry_valid),
    .io_rdata_0_ftb_entry_brSlots_0_offset
      (_dataBanks_1_io_rdata_0_ftb_entry_brSlots_0_offset),
    .io_rdata_0_ftb_entry_brSlots_0_sharing
      (_dataBanks_1_io_rdata_0_ftb_entry_brSlots_0_sharing),
    .io_rdata_0_ftb_entry_brSlots_0_valid
      (_dataBanks_1_io_rdata_0_ftb_entry_brSlots_0_valid),
    .io_rdata_0_ftb_entry_brSlots_0_lower
      (_dataBanks_1_io_rdata_0_ftb_entry_brSlots_0_lower),
    .io_rdata_0_ftb_entry_brSlots_0_tarStat
      (_dataBanks_1_io_rdata_0_ftb_entry_brSlots_0_tarStat),
    .io_rdata_0_ftb_entry_tailSlot_offset
      (_dataBanks_1_io_rdata_0_ftb_entry_tailSlot_offset),
    .io_rdata_0_ftb_entry_tailSlot_sharing
      (_dataBanks_1_io_rdata_0_ftb_entry_tailSlot_sharing),
    .io_rdata_0_ftb_entry_tailSlot_valid
      (_dataBanks_1_io_rdata_0_ftb_entry_tailSlot_valid),
    .io_rdata_0_ftb_entry_tailSlot_lower
      (_dataBanks_1_io_rdata_0_ftb_entry_tailSlot_lower),
    .io_rdata_0_ftb_entry_tailSlot_tarStat
      (_dataBanks_1_io_rdata_0_ftb_entry_tailSlot_tarStat),
    .io_rdata_0_ftb_entry_pftAddr
      (_dataBanks_1_io_rdata_0_ftb_entry_pftAddr),
    .io_rdata_0_ftb_entry_carry                (_dataBanks_1_io_rdata_0_ftb_entry_carry),
    .io_rdata_0_ftb_entry_last_may_be_rvi_call
      (_dataBanks_1_io_rdata_0_ftb_entry_last_may_be_rvi_call),
    .io_rdata_0_ftb_entry_strong_bias_0
      (_dataBanks_1_io_rdata_0_ftb_entry_strong_bias_0),
    .io_rdata_0_ftb_entry_strong_bias_1
      (_dataBanks_1_io_rdata_0_ftb_entry_strong_bias_1),
    .io_wen_0
      (wen_dup_last_REG_1 & waddr_dup_0_1[5:4] == 2'h1),
    .io_waddr_0                                (waddr_dup_0_1[3:0]),
    .io_wdata_0_meta                           (r_1_meta),
    .io_wdata_0_ftb_entry_isCall               (r_1_ftb_entry_isCall),
    .io_wdata_0_ftb_entry_isRet                (r_1_ftb_entry_isRet),
    .io_wdata_0_ftb_entry_isJalr               (r_1_ftb_entry_isJalr),
    .io_wdata_0_ftb_entry_valid                (r_1_ftb_entry_valid),
    .io_wdata_0_ftb_entry_brSlots_0_offset     (r_1_ftb_entry_brSlots_0_offset),
    .io_wdata_0_ftb_entry_brSlots_0_sharing    (r_1_ftb_entry_brSlots_0_sharing),
    .io_wdata_0_ftb_entry_brSlots_0_valid      (r_1_ftb_entry_brSlots_0_valid),
    .io_wdata_0_ftb_entry_brSlots_0_lower      (r_1_ftb_entry_brSlots_0_lower),
    .io_wdata_0_ftb_entry_brSlots_0_tarStat    (r_1_ftb_entry_brSlots_0_tarStat),
    .io_wdata_0_ftb_entry_tailSlot_offset      (r_1_ftb_entry_tailSlot_offset),
    .io_wdata_0_ftb_entry_tailSlot_sharing     (r_1_ftb_entry_tailSlot_sharing),
    .io_wdata_0_ftb_entry_tailSlot_valid       (r_1_ftb_entry_tailSlot_valid),
    .io_wdata_0_ftb_entry_tailSlot_lower       (r_1_ftb_entry_tailSlot_lower),
    .io_wdata_0_ftb_entry_tailSlot_tarStat     (r_1_ftb_entry_tailSlot_tarStat),
    .io_wdata_0_ftb_entry_pftAddr              (r_1_ftb_entry_pftAddr),
    .io_wdata_0_ftb_entry_carry                (r_1_ftb_entry_carry),
    .io_wdata_0_ftb_entry_last_may_be_rvi_call (r_1_ftb_entry_last_may_be_rvi_call),
    .io_wdata_0_ftb_entry_strong_bias_0        (r_1_ftb_entry_strong_bias_0),
    .io_wdata_0_ftb_entry_strong_bias_1        (r_1_ftb_entry_strong_bias_1)
  );
  DataModule__16entry_4 dataBanks_2 (
    .clock                                     (clock),
    .io_raddr_0                                (raddr_dup_0_2[3:0]),
    .io_rdata_0_meta                           (_dataBanks_2_io_rdata_0_meta),
    .io_rdata_0_ftb_entry_isCall               (_dataBanks_2_io_rdata_0_ftb_entry_isCall),
    .io_rdata_0_ftb_entry_isRet                (_dataBanks_2_io_rdata_0_ftb_entry_isRet),
    .io_rdata_0_ftb_entry_isJalr               (_dataBanks_2_io_rdata_0_ftb_entry_isJalr),
    .io_rdata_0_ftb_entry_valid                (_dataBanks_2_io_rdata_0_ftb_entry_valid),
    .io_rdata_0_ftb_entry_brSlots_0_offset
      (_dataBanks_2_io_rdata_0_ftb_entry_brSlots_0_offset),
    .io_rdata_0_ftb_entry_brSlots_0_sharing
      (_dataBanks_2_io_rdata_0_ftb_entry_brSlots_0_sharing),
    .io_rdata_0_ftb_entry_brSlots_0_valid
      (_dataBanks_2_io_rdata_0_ftb_entry_brSlots_0_valid),
    .io_rdata_0_ftb_entry_brSlots_0_lower
      (_dataBanks_2_io_rdata_0_ftb_entry_brSlots_0_lower),
    .io_rdata_0_ftb_entry_brSlots_0_tarStat
      (_dataBanks_2_io_rdata_0_ftb_entry_brSlots_0_tarStat),
    .io_rdata_0_ftb_entry_tailSlot_offset
      (_dataBanks_2_io_rdata_0_ftb_entry_tailSlot_offset),
    .io_rdata_0_ftb_entry_tailSlot_sharing
      (_dataBanks_2_io_rdata_0_ftb_entry_tailSlot_sharing),
    .io_rdata_0_ftb_entry_tailSlot_valid
      (_dataBanks_2_io_rdata_0_ftb_entry_tailSlot_valid),
    .io_rdata_0_ftb_entry_tailSlot_lower
      (_dataBanks_2_io_rdata_0_ftb_entry_tailSlot_lower),
    .io_rdata_0_ftb_entry_tailSlot_tarStat
      (_dataBanks_2_io_rdata_0_ftb_entry_tailSlot_tarStat),
    .io_rdata_0_ftb_entry_pftAddr
      (_dataBanks_2_io_rdata_0_ftb_entry_pftAddr),
    .io_rdata_0_ftb_entry_carry                (_dataBanks_2_io_rdata_0_ftb_entry_carry),
    .io_rdata_0_ftb_entry_last_may_be_rvi_call
      (_dataBanks_2_io_rdata_0_ftb_entry_last_may_be_rvi_call),
    .io_rdata_0_ftb_entry_strong_bias_0
      (_dataBanks_2_io_rdata_0_ftb_entry_strong_bias_0),
    .io_rdata_0_ftb_entry_strong_bias_1
      (_dataBanks_2_io_rdata_0_ftb_entry_strong_bias_1),
    .io_wen_0
      (wen_dup_last_REG_2 & waddr_dup_0_2[5:4] == 2'h2),
    .io_waddr_0                                (waddr_dup_0_2[3:0]),
    .io_wdata_0_meta                           (r_2_meta),
    .io_wdata_0_ftb_entry_isCall               (r_2_ftb_entry_isCall),
    .io_wdata_0_ftb_entry_isRet                (r_2_ftb_entry_isRet),
    .io_wdata_0_ftb_entry_isJalr               (r_2_ftb_entry_isJalr),
    .io_wdata_0_ftb_entry_valid                (r_2_ftb_entry_valid),
    .io_wdata_0_ftb_entry_brSlots_0_offset     (r_2_ftb_entry_brSlots_0_offset),
    .io_wdata_0_ftb_entry_brSlots_0_sharing    (r_2_ftb_entry_brSlots_0_sharing),
    .io_wdata_0_ftb_entry_brSlots_0_valid      (r_2_ftb_entry_brSlots_0_valid),
    .io_wdata_0_ftb_entry_brSlots_0_lower      (r_2_ftb_entry_brSlots_0_lower),
    .io_wdata_0_ftb_entry_brSlots_0_tarStat    (r_2_ftb_entry_brSlots_0_tarStat),
    .io_wdata_0_ftb_entry_tailSlot_offset      (r_2_ftb_entry_tailSlot_offset),
    .io_wdata_0_ftb_entry_tailSlot_sharing     (r_2_ftb_entry_tailSlot_sharing),
    .io_wdata_0_ftb_entry_tailSlot_valid       (r_2_ftb_entry_tailSlot_valid),
    .io_wdata_0_ftb_entry_tailSlot_lower       (r_2_ftb_entry_tailSlot_lower),
    .io_wdata_0_ftb_entry_tailSlot_tarStat     (r_2_ftb_entry_tailSlot_tarStat),
    .io_wdata_0_ftb_entry_pftAddr              (r_2_ftb_entry_pftAddr),
    .io_wdata_0_ftb_entry_carry                (r_2_ftb_entry_carry),
    .io_wdata_0_ftb_entry_last_may_be_rvi_call (r_2_ftb_entry_last_may_be_rvi_call),
    .io_wdata_0_ftb_entry_strong_bias_0        (r_2_ftb_entry_strong_bias_0),
    .io_wdata_0_ftb_entry_strong_bias_1        (r_2_ftb_entry_strong_bias_1)
  );
  DataModule__16entry_4 dataBanks_3 (
    .clock                                     (clock),
    .io_raddr_0                                (raddr_dup_0_3[3:0]),
    .io_rdata_0_meta                           (_dataBanks_3_io_rdata_0_meta),
    .io_rdata_0_ftb_entry_isCall               (_dataBanks_3_io_rdata_0_ftb_entry_isCall),
    .io_rdata_0_ftb_entry_isRet                (_dataBanks_3_io_rdata_0_ftb_entry_isRet),
    .io_rdata_0_ftb_entry_isJalr               (_dataBanks_3_io_rdata_0_ftb_entry_isJalr),
    .io_rdata_0_ftb_entry_valid                (_dataBanks_3_io_rdata_0_ftb_entry_valid),
    .io_rdata_0_ftb_entry_brSlots_0_offset
      (_dataBanks_3_io_rdata_0_ftb_entry_brSlots_0_offset),
    .io_rdata_0_ftb_entry_brSlots_0_sharing
      (_dataBanks_3_io_rdata_0_ftb_entry_brSlots_0_sharing),
    .io_rdata_0_ftb_entry_brSlots_0_valid
      (_dataBanks_3_io_rdata_0_ftb_entry_brSlots_0_valid),
    .io_rdata_0_ftb_entry_brSlots_0_lower
      (_dataBanks_3_io_rdata_0_ftb_entry_brSlots_0_lower),
    .io_rdata_0_ftb_entry_brSlots_0_tarStat
      (_dataBanks_3_io_rdata_0_ftb_entry_brSlots_0_tarStat),
    .io_rdata_0_ftb_entry_tailSlot_offset
      (_dataBanks_3_io_rdata_0_ftb_entry_tailSlot_offset),
    .io_rdata_0_ftb_entry_tailSlot_sharing
      (_dataBanks_3_io_rdata_0_ftb_entry_tailSlot_sharing),
    .io_rdata_0_ftb_entry_tailSlot_valid
      (_dataBanks_3_io_rdata_0_ftb_entry_tailSlot_valid),
    .io_rdata_0_ftb_entry_tailSlot_lower
      (_dataBanks_3_io_rdata_0_ftb_entry_tailSlot_lower),
    .io_rdata_0_ftb_entry_tailSlot_tarStat
      (_dataBanks_3_io_rdata_0_ftb_entry_tailSlot_tarStat),
    .io_rdata_0_ftb_entry_pftAddr
      (_dataBanks_3_io_rdata_0_ftb_entry_pftAddr),
    .io_rdata_0_ftb_entry_carry                (_dataBanks_3_io_rdata_0_ftb_entry_carry),
    .io_rdata_0_ftb_entry_last_may_be_rvi_call
      (_dataBanks_3_io_rdata_0_ftb_entry_last_may_be_rvi_call),
    .io_rdata_0_ftb_entry_strong_bias_0
      (_dataBanks_3_io_rdata_0_ftb_entry_strong_bias_0),
    .io_rdata_0_ftb_entry_strong_bias_1
      (_dataBanks_3_io_rdata_0_ftb_entry_strong_bias_1),
    .io_wen_0
      (wen_dup_last_REG_3 & (&(waddr_dup_0_3[5:4]))),
    .io_waddr_0                                (waddr_dup_0_3[3:0]),
    .io_wdata_0_meta                           (r_3_meta),
    .io_wdata_0_ftb_entry_isCall               (r_3_ftb_entry_isCall),
    .io_wdata_0_ftb_entry_isRet                (r_3_ftb_entry_isRet),
    .io_wdata_0_ftb_entry_isJalr               (r_3_ftb_entry_isJalr),
    .io_wdata_0_ftb_entry_valid                (r_3_ftb_entry_valid),
    .io_wdata_0_ftb_entry_brSlots_0_offset     (r_3_ftb_entry_brSlots_0_offset),
    .io_wdata_0_ftb_entry_brSlots_0_sharing    (r_3_ftb_entry_brSlots_0_sharing),
    .io_wdata_0_ftb_entry_brSlots_0_valid      (r_3_ftb_entry_brSlots_0_valid),
    .io_wdata_0_ftb_entry_brSlots_0_lower      (r_3_ftb_entry_brSlots_0_lower),
    .io_wdata_0_ftb_entry_brSlots_0_tarStat    (r_3_ftb_entry_brSlots_0_tarStat),
    .io_wdata_0_ftb_entry_tailSlot_offset      (r_3_ftb_entry_tailSlot_offset),
    .io_wdata_0_ftb_entry_tailSlot_sharing     (r_3_ftb_entry_tailSlot_sharing),
    .io_wdata_0_ftb_entry_tailSlot_valid       (r_3_ftb_entry_tailSlot_valid),
    .io_wdata_0_ftb_entry_tailSlot_lower       (r_3_ftb_entry_tailSlot_lower),
    .io_wdata_0_ftb_entry_tailSlot_tarStat     (r_3_ftb_entry_tailSlot_tarStat),
    .io_wdata_0_ftb_entry_pftAddr              (r_3_ftb_entry_pftAddr),
    .io_wdata_0_ftb_entry_carry                (r_3_ftb_entry_carry),
    .io_wdata_0_ftb_entry_last_may_be_rvi_call (r_3_ftb_entry_last_may_be_rvi_call),
    .io_wdata_0_ftb_entry_strong_bias_0        (r_3_ftb_entry_strong_bias_0),
    .io_wdata_0_ftb_entry_strong_bias_1        (r_3_ftb_entry_strong_bias_1)
  );
  assign io_rdata_0_meta =
    (_io_rdata_0_T ? _dataBanks_0_io_rdata_0_meta : 260'h0)
    | (_io_rdata_0_T_1 ? _dataBanks_1_io_rdata_0_meta : 260'h0)
    | (_io_rdata_0_T_2 ? _dataBanks_2_io_rdata_0_meta : 260'h0)
    | ((&(raddr_dup[5:4])) ? _dataBanks_3_io_rdata_0_meta : 260'h0);
  assign io_rdata_0_ftb_entry_isCall =
    _io_rdata_0_T & _dataBanks_0_io_rdata_0_ftb_entry_isCall | _io_rdata_0_T_1
    & _dataBanks_1_io_rdata_0_ftb_entry_isCall | _io_rdata_0_T_2
    & _dataBanks_2_io_rdata_0_ftb_entry_isCall | (&(raddr_dup[5:4]))
    & _dataBanks_3_io_rdata_0_ftb_entry_isCall;
  assign io_rdata_0_ftb_entry_isRet =
    _io_rdata_0_T & _dataBanks_0_io_rdata_0_ftb_entry_isRet | _io_rdata_0_T_1
    & _dataBanks_1_io_rdata_0_ftb_entry_isRet | _io_rdata_0_T_2
    & _dataBanks_2_io_rdata_0_ftb_entry_isRet | (&(raddr_dup[5:4]))
    & _dataBanks_3_io_rdata_0_ftb_entry_isRet;
  assign io_rdata_0_ftb_entry_isJalr =
    _io_rdata_0_T & _dataBanks_0_io_rdata_0_ftb_entry_isJalr | _io_rdata_0_T_1
    & _dataBanks_1_io_rdata_0_ftb_entry_isJalr | _io_rdata_0_T_2
    & _dataBanks_2_io_rdata_0_ftb_entry_isJalr | (&(raddr_dup[5:4]))
    & _dataBanks_3_io_rdata_0_ftb_entry_isJalr;
  assign io_rdata_0_ftb_entry_valid =
    _io_rdata_0_T & _dataBanks_0_io_rdata_0_ftb_entry_valid | _io_rdata_0_T_1
    & _dataBanks_1_io_rdata_0_ftb_entry_valid | _io_rdata_0_T_2
    & _dataBanks_2_io_rdata_0_ftb_entry_valid | (&(raddr_dup[5:4]))
    & _dataBanks_3_io_rdata_0_ftb_entry_valid;
  assign io_rdata_0_ftb_entry_brSlots_0_offset =
    (_io_rdata_0_T ? _dataBanks_0_io_rdata_0_ftb_entry_brSlots_0_offset : 4'h0)
    | (_io_rdata_0_T_1 ? _dataBanks_1_io_rdata_0_ftb_entry_brSlots_0_offset : 4'h0)
    | (_io_rdata_0_T_2 ? _dataBanks_2_io_rdata_0_ftb_entry_brSlots_0_offset : 4'h0)
    | ((&(raddr_dup[5:4])) ? _dataBanks_3_io_rdata_0_ftb_entry_brSlots_0_offset : 4'h0);
  assign io_rdata_0_ftb_entry_brSlots_0_sharing =
    _io_rdata_0_T & _dataBanks_0_io_rdata_0_ftb_entry_brSlots_0_sharing | _io_rdata_0_T_1
    & _dataBanks_1_io_rdata_0_ftb_entry_brSlots_0_sharing | _io_rdata_0_T_2
    & _dataBanks_2_io_rdata_0_ftb_entry_brSlots_0_sharing | (&(raddr_dup[5:4]))
    & _dataBanks_3_io_rdata_0_ftb_entry_brSlots_0_sharing;
  assign io_rdata_0_ftb_entry_brSlots_0_valid =
    _io_rdata_0_T & _dataBanks_0_io_rdata_0_ftb_entry_brSlots_0_valid | _io_rdata_0_T_1
    & _dataBanks_1_io_rdata_0_ftb_entry_brSlots_0_valid | _io_rdata_0_T_2
    & _dataBanks_2_io_rdata_0_ftb_entry_brSlots_0_valid | (&(raddr_dup[5:4]))
    & _dataBanks_3_io_rdata_0_ftb_entry_brSlots_0_valid;
  assign io_rdata_0_ftb_entry_brSlots_0_lower =
    (_io_rdata_0_T ? _dataBanks_0_io_rdata_0_ftb_entry_brSlots_0_lower : 12'h0)
    | (_io_rdata_0_T_1 ? _dataBanks_1_io_rdata_0_ftb_entry_brSlots_0_lower : 12'h0)
    | (_io_rdata_0_T_2 ? _dataBanks_2_io_rdata_0_ftb_entry_brSlots_0_lower : 12'h0)
    | ((&(raddr_dup[5:4])) ? _dataBanks_3_io_rdata_0_ftb_entry_brSlots_0_lower : 12'h0);
  assign io_rdata_0_ftb_entry_brSlots_0_tarStat =
    (_io_rdata_0_T ? _dataBanks_0_io_rdata_0_ftb_entry_brSlots_0_tarStat : 2'h0)
    | (_io_rdata_0_T_1 ? _dataBanks_1_io_rdata_0_ftb_entry_brSlots_0_tarStat : 2'h0)
    | (_io_rdata_0_T_2 ? _dataBanks_2_io_rdata_0_ftb_entry_brSlots_0_tarStat : 2'h0)
    | ((&(raddr_dup[5:4])) ? _dataBanks_3_io_rdata_0_ftb_entry_brSlots_0_tarStat : 2'h0);
  assign io_rdata_0_ftb_entry_tailSlot_offset =
    (_io_rdata_0_T ? _dataBanks_0_io_rdata_0_ftb_entry_tailSlot_offset : 4'h0)
    | (_io_rdata_0_T_1 ? _dataBanks_1_io_rdata_0_ftb_entry_tailSlot_offset : 4'h0)
    | (_io_rdata_0_T_2 ? _dataBanks_2_io_rdata_0_ftb_entry_tailSlot_offset : 4'h0)
    | ((&(raddr_dup[5:4])) ? _dataBanks_3_io_rdata_0_ftb_entry_tailSlot_offset : 4'h0);
  assign io_rdata_0_ftb_entry_tailSlot_sharing =
    _io_rdata_0_T & _dataBanks_0_io_rdata_0_ftb_entry_tailSlot_sharing | _io_rdata_0_T_1
    & _dataBanks_1_io_rdata_0_ftb_entry_tailSlot_sharing | _io_rdata_0_T_2
    & _dataBanks_2_io_rdata_0_ftb_entry_tailSlot_sharing | (&(raddr_dup[5:4]))
    & _dataBanks_3_io_rdata_0_ftb_entry_tailSlot_sharing;
  assign io_rdata_0_ftb_entry_tailSlot_valid =
    _io_rdata_0_T & _dataBanks_0_io_rdata_0_ftb_entry_tailSlot_valid | _io_rdata_0_T_1
    & _dataBanks_1_io_rdata_0_ftb_entry_tailSlot_valid | _io_rdata_0_T_2
    & _dataBanks_2_io_rdata_0_ftb_entry_tailSlot_valid | (&(raddr_dup[5:4]))
    & _dataBanks_3_io_rdata_0_ftb_entry_tailSlot_valid;
  assign io_rdata_0_ftb_entry_tailSlot_lower =
    (_io_rdata_0_T ? _dataBanks_0_io_rdata_0_ftb_entry_tailSlot_lower : 20'h0)
    | (_io_rdata_0_T_1 ? _dataBanks_1_io_rdata_0_ftb_entry_tailSlot_lower : 20'h0)
    | (_io_rdata_0_T_2 ? _dataBanks_2_io_rdata_0_ftb_entry_tailSlot_lower : 20'h0)
    | ((&(raddr_dup[5:4])) ? _dataBanks_3_io_rdata_0_ftb_entry_tailSlot_lower : 20'h0);
  assign io_rdata_0_ftb_entry_tailSlot_tarStat =
    (_io_rdata_0_T ? _dataBanks_0_io_rdata_0_ftb_entry_tailSlot_tarStat : 2'h0)
    | (_io_rdata_0_T_1 ? _dataBanks_1_io_rdata_0_ftb_entry_tailSlot_tarStat : 2'h0)
    | (_io_rdata_0_T_2 ? _dataBanks_2_io_rdata_0_ftb_entry_tailSlot_tarStat : 2'h0)
    | ((&(raddr_dup[5:4])) ? _dataBanks_3_io_rdata_0_ftb_entry_tailSlot_tarStat : 2'h0);
  assign io_rdata_0_ftb_entry_pftAddr =
    (_io_rdata_0_T ? _dataBanks_0_io_rdata_0_ftb_entry_pftAddr : 4'h0)
    | (_io_rdata_0_T_1 ? _dataBanks_1_io_rdata_0_ftb_entry_pftAddr : 4'h0)
    | (_io_rdata_0_T_2 ? _dataBanks_2_io_rdata_0_ftb_entry_pftAddr : 4'h0)
    | ((&(raddr_dup[5:4])) ? _dataBanks_3_io_rdata_0_ftb_entry_pftAddr : 4'h0);
  assign io_rdata_0_ftb_entry_carry =
    _io_rdata_0_T & _dataBanks_0_io_rdata_0_ftb_entry_carry | _io_rdata_0_T_1
    & _dataBanks_1_io_rdata_0_ftb_entry_carry | _io_rdata_0_T_2
    & _dataBanks_2_io_rdata_0_ftb_entry_carry | (&(raddr_dup[5:4]))
    & _dataBanks_3_io_rdata_0_ftb_entry_carry;
  assign io_rdata_0_ftb_entry_last_may_be_rvi_call =
    _io_rdata_0_T & _dataBanks_0_io_rdata_0_ftb_entry_last_may_be_rvi_call
    | _io_rdata_0_T_1 & _dataBanks_1_io_rdata_0_ftb_entry_last_may_be_rvi_call
    | _io_rdata_0_T_2 & _dataBanks_2_io_rdata_0_ftb_entry_last_may_be_rvi_call
    | (&(raddr_dup[5:4])) & _dataBanks_3_io_rdata_0_ftb_entry_last_may_be_rvi_call;
  assign io_rdata_0_ftb_entry_strong_bias_0 =
    _io_rdata_0_T & _dataBanks_0_io_rdata_0_ftb_entry_strong_bias_0 | _io_rdata_0_T_1
    & _dataBanks_1_io_rdata_0_ftb_entry_strong_bias_0 | _io_rdata_0_T_2
    & _dataBanks_2_io_rdata_0_ftb_entry_strong_bias_0 | (&(raddr_dup[5:4]))
    & _dataBanks_3_io_rdata_0_ftb_entry_strong_bias_0;
  assign io_rdata_0_ftb_entry_strong_bias_1 =
    _io_rdata_0_T & _dataBanks_0_io_rdata_0_ftb_entry_strong_bias_1 | _io_rdata_0_T_1
    & _dataBanks_1_io_rdata_0_ftb_entry_strong_bias_1 | _io_rdata_0_T_2
    & _dataBanks_2_io_rdata_0_ftb_entry_strong_bias_1 | (&(raddr_dup[5:4]))
    & _dataBanks_3_io_rdata_0_ftb_entry_strong_bias_1;
endmodule

