{"Source Block": ["verilog-ethernet/rtl/gmii_phy_if.v@154:164@HdlIdDef", "    end\nend\n\n// register RX data from PHY to MAC\n(* IOB = \"TRUE\" *)\nreg [7:0] gmii_rxd_reg = 0;\n(* IOB = \"TRUE\" *)\nreg gmii_rx_dv_reg = 0;\n(* IOB = \"TRUE\" *)\nreg gmii_rx_er_reg = 0;\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[159, "reg [7:0] gmii_rxd_reg = 0;\n"]], "Add": [[159, "reg [7:0] gmii_rxd_reg = 8'd0;\n"]]}}