#***************************************************************************

#sjplacer

#Version:            1.1

#Build Date:         Mar 26 2013 14:54:34

#File Generated:     Dec 30 2014 00:05:32

#Purpose:            

#Copyright (C) 2010-2011 by Softjin Technologies Pvt Ltd. All rights reserved.

#***************************************************************************

Executing : C:\program files\cypress\psoc creator\3.0\psoc creator\bin/sjplacer.exe --proj-name Lab1_Led --netlist-vh2 Lab1_Led_p.vh2 --arch-file C:\program files\cypress\psoc creator\3.0\psoc creator\dev/psoc4/psoc4a/placer.ark --rrg-file C:\program files\cypress\psoc creator\3.0\psoc creator\dev/psoc4/psoc4a/route_arch-rrg.cydata --irq-file C:\program files\cypress\psoc creator\3.0\psoc creator\dev/psoc4/psoc4a/irqconn.cydata --dsi-conn-file C:\program files\cypress\psoc creator\3.0\psoc creator\dev/psoc4/psoc4a/dsiconn.cydata --pins-file pins_44-TQFP.xml --lib-file Lab1_Led_p.lib --sdc-file Lab1_Led.sdc --io-pcf Lab1_Led.pci --outdir .

		Softjin Techologies Placer, Version 1.1

Build Date : Jul 22 2013	11:20:09

D2004: Option and Settings Summary
=============================================================
Netlist vh2 file          - Lab1_Led_p.vh2
Architecture file         - C:\program files\cypress\psoc creator\3.0\psoc creator\dev/psoc4/psoc4a/placer.ark
Package                   - 
Defparam file             - 
SDC file                  - Lab1_Led.sdc
Output directory          - .
Timing library            - Lab1_Led_p.lib
IO Placement file         - Lab1_Led.pci

D2050: Starting reading inputs for placer
=============================================================
D2065: Reading netlist file : "Lab1_Led_p.vh2"
D2065: Reading arch file : "C:\program files\cypress\psoc creator\3.0\psoc creator\dev/psoc4/psoc4a/placer.ark"
D2051: Reading of inputs for placer completed successfully

D2053: Starting placement of the design
=============================================================

Phase 2
Phase 3
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of Combinational MCs 	:	0
    Number of Sequential MCs    	:	0
    Number of DPs               	:	0
    Number of Controls          	:	0
    Number of Status            	:	0
    Number of SyncCells         	:	0
    Number of count7cells       	:	0

Device Utilization Summary after Packing
    Macrocells                  :	0/32
    UDBS                        :	0/4
    IOs                         :	4/36


D2088: Phase 3, elapsed time : 0.0 (sec)

Phase 4
D2088: Phase 4, elapsed time : 0.0 (sec)

Phase 8
D2088: Phase 8, elapsed time : 0.0 (sec)

D2054: Placement of the design completed successfully

I2076: Total run-time: 0.8 sec.

