# Reading pref.tcl
# do top_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin (LCD funzionante + spi F22F e C0C0)/spi.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:32:07 on Feb 01,2025
# vcom -reportprogress 300 -93 -work work C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin (LCD funzionante + spi F22F e C0C0)/spi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity spi
# -- Compiling architecture Behavioral of spi
# End time: 09:32:07 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin (LCD funzionante + spi F22F e C0C0)/debounce_fsm.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:32:07 on Feb 01,2025
# vcom -reportprogress 300 -93 -work work C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin (LCD funzionante + spi F22F e C0C0)/debounce_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity debounce_fsm
# -- Compiling architecture controller of debounce_fsm
# End time: 09:32:07 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin (LCD funzionante + spi F22F e C0C0)/fsm.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:32:07 on Feb 01,2025
# vcom -reportprogress 300 -93 -work work C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin (LCD funzionante + spi F22F e C0C0)/fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fsm
# -- Compiling architecture controller of fsm
# End time: 09:32:07 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin (LCD funzionante + spi F22F e C0C0)/clock_generator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:32:07 on Feb 01,2025
# vcom -reportprogress 300 -93 -work work C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin (LCD funzionante + spi F22F e C0C0)/clock_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clock_generator
# -- Compiling architecture rtl of clock_generator
# End time: 09:32:07 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin (LCD funzionante + spi F22F e C0C0)/lcd_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:32:07 on Feb 01,2025
# vcom -reportprogress 300 -93 -work work C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin (LCD funzionante + spi F22F e C0C0)/lcd_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lcd_controller
# -- Compiling architecture controller of lcd_controller
# End time: 09:32:07 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin (LCD funzionante + spi F22F e C0C0)/spi_fsm.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:32:07 on Feb 01,2025
# vcom -reportprogress 300 -93 -work work C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin (LCD funzionante + spi F22F e C0C0)/spi_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity spi_fsm
# -- Compiling architecture Behavioral of spi_fsm
# -- Loading entity spi
# End time: 09:32:07 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin (LCD funzionante + spi F22F e C0C0)/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:32:07 on Feb 01,2025
# vcom -reportprogress 300 -93 -work work C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin (LCD funzionante + spi F22F e C0C0)/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity top
# -- Compiling architecture logicfunction of top
# -- Loading entity fsm
# -- Loading entity debounce_fsm
# -- Loading entity lcd_controller
# -- Loading entity spi_fsm
# -- Loading entity clock_generator
# End time: 09:32:07 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.top
# vsim work.top 
# Start time: 09:32:11 on Feb 01,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(logicfunction)
# Loading work.fsm(controller)
# Loading work.debounce_fsm(controller)
# Loading work.lcd_controller(controller)
# Loading work.spi_fsm(behavioral)
# Loading work.spi(behavioral)
# Loading work.clock_generator(rtl)
# End time: 09:32:21 on Feb 01,2025, Elapsed time: 0:00:10
# Errors: 0, Warnings: 0
