<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file forthcpu_impl1_map.ncd.
Design name: mcu
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.17.
Performance Hardware Data Status:   Final          Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Sat Dec 16 17:46:38 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o ForthCPU_impl1.tw1 -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1_map.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1_map.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#map_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz (8 errors)</FONT></A></LI>
</FONT>            4096 items scored, 8 timing errors detected.
Warning:  11.954MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 8 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.162ns (weighted slack = -0.324ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_OPX[2]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[2]  (to PIN_CLK_X1_c +)

   Delay:              41.679ns  (36.8% logic, 63.2% route), 36 logic levels.

 Constraint Details:

     41.679ns physical path delay coreInst/SLICE_1061 to coreInst/programCounterInst/SLICE_342 exceeds
     41.667ns delay constraint less
      0.150ns DIN_SET requirement (totaling 41.517ns) by 0.162ns

 Physical Path Details:

      Data path coreInst/SLICE_1061 to coreInst/programCounterInst/SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409 *LICE_1061.CLK to *SLICE_1061.Q1 coreInst/SLICE_1061 (from PIN_CLK_X1_c)
ROUTE        25   e 1.030 *SLICE_1061.Q1 to */SLICE_774.C0 coreInst/DEBUG_OPX[2]
CTOF_DEL    ---     0.452 */SLICE_774.C0 to */SLICE_774.F0 coreInst/busControllerInst/sequencer/SLICE_774
ROUTE         1   e 0.401 */SLICE_774.F0 to */SLICE_774.A1 coreInst/busControllerInst/sequencer/ADDR_m10_i_m4_sn
CTOF_DEL    ---     0.452 */SLICE_774.A1 to */SLICE_774.F1 coreInst/busControllerInst/sequencer/SLICE_774
ROUTE         7   e 1.030 */SLICE_774.F1 to */SLICE_735.C1 coreInst/N_27
CTOF_DEL    ---     0.452 */SLICE_735.C1 to */SLICE_735.F1 coreInst/opxMultiplexerInst/SLICE_735
ROUTE         6   e 1.030 */SLICE_735.F1 to *SLICE_1073.C0 coreInst/PC_OFFSETX_m1_0_a2_0_yy_RNI9F873[0]
CTOF_DEL    ---     0.452 *SLICE_1073.C0 to *SLICE_1073.F0 coreInst/opxMultiplexerInst/SLICE_1073
ROUTE         1   e 1.030 *SLICE_1073.F0 to */SLICE_738.C0 coreInst/opxMultiplexerInst/ALUB_N_14
CTOF_DEL    ---     0.452 */SLICE_738.C0 to */SLICE_738.F0 coreInst/SLICE_738
ROUTE        15   e 1.030 */SLICE_738.F0 to */SLICE_539.M0 coreInst/REGA_ADDRX_2_sqmuxa_1_0_o2_RNIGK7BA
MTOOFX_DEL  ---     0.345 */SLICE_539.M0 to *LICE_539.OFX0 coreInst/fullALUInst/muxB/ALUB_DATA_5_xx_mm[1]/SLICE_539
ROUTE        11   e 1.030 *LICE_539.OFX0 to */SLICE_672.C0 coreInst/N_66
CTOF_DEL    ---     0.452 */SLICE_672.C0 to */SLICE_672.F0 coreInst/fullALUInst/SLICE_672
ROUTE        73   e 1.030 */SLICE_672.F0 to */SLICE_235.A0 coreInst/ALUB_DATA[1]
C0TOFCO_DE  ---     0.905 */SLICE_235.A0 to *SLICE_235.FCO coreInst/fullALUInst/aluInst/SLICE_235
ROUTE         1   e 0.001 *SLICE_235.FCO to *SLICE_234.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_2
FCITOFCO_D  ---     0.146 *SLICE_234.FCI to *SLICE_234.FCO coreInst/fullALUInst/aluInst/SLICE_234
ROUTE         1   e 0.001 *SLICE_234.FCO to *SLICE_233.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146 *SLICE_233.FCI to *SLICE_233.FCO coreInst/fullALUInst/aluInst/SLICE_233
ROUTE         1   e 0.001 *SLICE_233.FCO to *SLICE_232.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146 *SLICE_232.FCI to *SLICE_232.FCO coreInst/fullALUInst/aluInst/SLICE_232
ROUTE         1   e 0.001 *SLICE_232.FCO to *SLICE_231.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146 *SLICE_231.FCI to *SLICE_231.FCO coreInst/fullALUInst/aluInst/SLICE_231
ROUTE         1   e 0.001 *SLICE_231.FCO to *SLICE_230.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOFCO_D  ---     0.146 *SLICE_230.FCI to *SLICE_230.FCO coreInst/fullALUInst/aluInst/SLICE_230
ROUTE         1   e 0.001 *SLICE_230.FCO to *SLICE_229.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_12
FCITOFCO_D  ---     0.146 *SLICE_229.FCI to *SLICE_229.FCO coreInst/fullALUInst/aluInst/SLICE_229
ROUTE         1   e 0.001 *SLICE_229.FCO to *SLICE_228.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_14
FCITOF0_DE  ---     0.517 *SLICE_228.FCI to */SLICE_228.F0 coreInst/fullALUInst/aluInst/SLICE_228
ROUTE         1   e 1.030 */SLICE_228.F0 to */SLICE_949.C1 coreInst/fullALUInst/aluInst/un47_RESULT[15]
CTOF_DEL    ---     0.452 */SLICE_949.C1 to */SLICE_949.F1 coreInst/fullALUInst/aluInst/SLICE_949
ROUTE         1   e 0.401 */SLICE_949.F1 to */SLICE_949.A0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_6
CTOF_DEL    ---     0.452 */SLICE_949.A0 to */SLICE_949.F0 coreInst/fullALUInst/aluInst/SLICE_949
ROUTE         1   e 1.030 */SLICE_949.F0 to */SLICE_856.C1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452 */SLICE_856.C1 to */SLICE_856.F1 coreInst/fullALUInst/aluInst/SLICE_856
ROUTE        16   e 1.030 */SLICE_856.F1 to */SLICE_897.C0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452 */SLICE_897.C0 to */SLICE_897.F0 coreInst/fullALUInst/aluInst/SLICE_897
ROUTE         1   e 1.030 */SLICE_897.F0 to */SLICE_882.D0 coreInst/fullALUInst/aluInst/un53_RESULT[15]
CTOF_DEL    ---     0.452 */SLICE_882.D0 to */SLICE_882.F0 coreInst/fullALUInst/aluInst/SLICE_882
ROUTE         2   e 1.030 */SLICE_882.F0 to */SLICE_879.C0 coreInst/fullALUInst/aluInst/N_202
CTOF_DEL    ---     0.452 */SLICE_879.C0 to */SLICE_879.F0 coreInst/fullALUInst/aluInst/SLICE_879
ROUTE         1   e 1.030 */SLICE_879.F0 to */SLICE_875.A0 coreInst/fullALUInst/aluInst/N_266
CTOF_DEL    ---     0.452 */SLICE_875.A0 to */SLICE_875.F0 coreInst/fullALUInst/aluInst/SLICE_875
ROUTE         1   e 1.030 */SLICE_875.F0 to */SLICE_795.C1 coreInst/fullALUInst/aluInst/RESULT_11_RNITVPP[15]
CTOF_DEL    ---     0.452 */SLICE_795.C1 to */SLICE_795.F1 coreInst/SLICE_795
ROUTE         1   e 0.401 */SLICE_795.F1 to */SLICE_795.C0 coreInst/d_N_5_i_0_li
CTOF_DEL    ---     0.452 */SLICE_795.C0 to */SLICE_795.F0 coreInst/SLICE_795
ROUTE         2   e 1.030 */SLICE_795.F0 to */SLICE_665.B1 ADDR_BUF_i_2_RNI35H53[15]
CTOF_DEL    ---     0.452 */SLICE_665.B1 to */SLICE_665.F1 coreInst/SLICE_665
ROUTE         2   e 1.030 */SLICE_665.F1 to   SLICE_698.D1 coreInst/un3_tmp_15_0_RNIKUES5
CTOF_DEL    ---     0.452   SLICE_698.D1 to   SLICE_698.F1 SLICE_698
ROUTE        16   e 1.030   SLICE_698.F1 to */SLICE_719.A1 N_100
CTOF_DEL    ---     0.452 */SLICE_719.A1 to */SLICE_719.F1 mcuResourcesInst/memoryMapperInst/SLICE_719
ROUTE        15   e 1.030 */SLICE_719.F1 to */SLICE_712.C1 mcuResourcesInst/un5_ROM_MAP
CTOF_DEL    ---     0.452 */SLICE_712.C1 to */SLICE_712.F1 mcuResourcesInst/memoryMapperInst/SLICE_712
ROUTE         1   e 0.401 */SLICE_712.F1 to */SLICE_712.B0 mcuResourcesInst/memoryMapperInst/N_28
CTOF_DEL    ---     0.452 */SLICE_712.B0 to */SLICE_712.F0 mcuResourcesInst/memoryMapperInst/SLICE_712
ROUTE         1   e 1.030 */SLICE_712.F0 to */SLICE_525.C0 mcuResourcesInst/memoryMapperInst/CPU_DIN_0_RNIP92N[1]
CTOOFX_DEL  ---     0.661 */SLICE_525.C0 to *LICE_525.OFX0 mcuResourcesInst/memoryMapperInst/GPIO_MAP_3_RNI0MP5Q/SLICE_525
ROUTE         3   e 1.030 *LICE_525.OFX0 to   SLICE_496.B1 GPIO_MAP_3_RNI0MP5Q
CTOF_DEL    ---     0.452   SLICE_496.B1 to   SLICE_496.F1 SLICE_496
ROUTE         1   e 1.030   SLICE_496.F1 to *t/SLICE_79.B0 coreInst/programCounterInst/N_620
CTOF1_DEL   ---     0.786 *t/SLICE_79.B0 to *t/SLICE_79.F1 coreInst/programCounterInst/SLICE_79
ROUTE         4   e 1.030 *t/SLICE_79.F1 to */SLICE_968.D1 coreInst/programCounterInst/SUM[2]
CTOF_DEL    ---     0.452 */SLICE_968.D1 to */SLICE_968.F1 coreInst/programCounterInst/SLICE_968
ROUTE         1   e 1.030 */SLICE_968.F1 to */SLICE_771.B0 coreInst/programCounterInst/N_844
CTOF_DEL    ---     0.452 */SLICE_771.B0 to */SLICE_771.F0 coreInst/programCounterInst/SLICE_771
ROUTE         1   e 1.030 */SLICE_771.F0 to */SLICE_342.C1 coreInst/programCounterInst/PC_A_NEXT_6_i_1[2]
CTOF_DEL    ---     0.452 */SLICE_342.C1 to */SLICE_342.F1 coreInst/programCounterInst/SLICE_342
ROUTE         1   e 0.001 */SLICE_342.F1 to *SLICE_342.DI1 coreInst/programCounterInst/N_348_i (to PIN_CLK_X1_c)
                  --------
                   41.679   (36.8% logic, 63.2% route), 36 logic levels.

Warning:  11.954MHz is the maximum frequency for this preference.

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |   12.000 MHz|   11.954 MHz|  36 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
coreInst/fullALUInst/aluInst/un47_RESULT|        |        |
_cry_4                                  |       1|       8|    100.00%
                                        |        |        |
coreInst/fullALUInst/aluInst/un47_RESULT|        |        |
_cry_6                                  |       1|       8|    100.00%
                                        |        |        |
coreInst/fullALUInst/aluInst/un47_RESULT|        |        |
_cry_8                                  |       1|       8|    100.00%
                                        |        |        |
coreInst/fullALUInst/aluInst/un47_RESULT|        |        |
_cry_10                                 |       1|       8|    100.00%
                                        |        |        |
coreInst/fullALUInst/aluInst/un47_RESULT|        |        |
_cry_12                                 |       1|       8|    100.00%
                                        |        |        |
coreInst/fullALUInst/aluInst/un47_RESULT|        |        |
_cry_14                                 |       1|       8|    100.00%
                                        |        |        |
coreInst/fullALUInst/aluInst/un47_RESULT|        |        |
[15]                                    |       1|       8|    100.00%
                                        |        |        |
coreInst/fullALUInst/aluInst/OVER_i_1_a2|        |        |
_6                                      |       1|       8|    100.00%
                                        |        |        |
coreInst/fullALUInst/aluInst/OVER_i_1_a2|        |        |
_9                                      |       1|       8|    100.00%
                                        |        |        |
coreInst/fullALUInst/aluInst/OVER_i     |      16|       8|    100.00%
                                        |        |        |
coreInst/busControllerInst/sequencer/ADD|        |        |
R_m10_i_m4_sn                           |       1|       8|    100.00%
                                        |        |        |
coreInst/programCounterInst/N_844       |       1|       8|    100.00%
                                        |        |        |
coreInst/programCounterInst/PC_A_NEXT_6_|        |        |
i_1[2]                                  |       1|       8|    100.00%
                                        |        |        |
coreInst/programCounterInst/SUM[2]      |       4|       8|    100.00%
                                        |        |        |
coreInst/programCounterInst/N_348_i     |       1|       8|    100.00%
                                        |        |        |
coreInst/DEBUG_OPX[2]                   |      25|       8|    100.00%
                                        |        |        |
coreInst/N_27                           |       7|       8|    100.00%
                                        |        |        |
coreInst/fullALUInst/aluInst/un47_RESULT|        |        |
_cry_2                                  |       1|       6|     75.00%
                                        |        |        |
coreInst/fullALUInst/aluInst/un53_RESULT|        |        |
[15]                                    |       1|       6|     75.00%
                                        |        |        |
coreInst/fullALUInst/aluInst/N_266      |       1|       6|     75.00%
                                        |        |        |
coreInst/fullALUInst/aluInst/N_202      |       2|       6|     75.00%
                                        |        |        |
coreInst/fullALUInst/aluInst/RESULT_11_R|        |        |
NITVPP[15]                              |       1|       6|     75.00%
                                        |        |        |
coreInst/d_N_5_i_0_li                   |       1|       6|     75.00%
                                        |        |        |
coreInst/un3_tmp_15_0_RNIKUES5          |       2|       6|     75.00%
                                        |        |        |
coreInst/programCounterInst/N_620       |       1|       6|     75.00%
                                        |        |        |
coreInst/REGA_ADDRX_2_sqmuxa_1_0_o2_RNIG|        |        |
K7BA                                    |      15|       6|     75.00%
                                        |        |        |
coreInst/opxMultiplexerInst/ALUB_N_14   |       1|       6|     75.00%
                                        |        |        |
ADDR_BUF_i_2_RNI35H53[15]               |       2|       6|     75.00%
                                        |        |        |
mcuResourcesInst/memoryMapperInst/N_28  |       1|       6|     75.00%
                                        |        |        |
GPIO_MAP_3_RNI0MP5Q                     |       3|       6|     75.00%
                                        |        |        |
mcuResourcesInst/memoryMapperInst/CPU_DI|        |        |
N_0_RNIP92N[1]                          |       1|       6|     75.00%
                                        |        |        |
mcuResourcesInst/un5_ROM_MAP            |      15|       6|     75.00%
                                        |        |        |
N_100                                   |      16|       6|     75.00%
                                        |        |        |
coreInst/PC_OFFSETX_m1_0_a2_0_yy_RNI9F87|        |        |
3[0]                                    |       6|       5|     62.50%
                                        |        |        |
coreInst/fullALUInst/ALUB_DATA[2]       |      74|       3|     37.50%
                                        |        |        |
coreInst/fullALUInst/muxB/ALUB_DATA_6_1[|        |        |
2]                                      |       1|       3|     37.50%
                                        |        |        |
coreInst/N_66                           |      11|       3|     37.50%
                                        |        |        |
coreInst/ALUB_DATA[1]                   |      73|       3|     37.50%
                                        |        |        |
coreInst/ADDR_N_8                       |       6|       3|     37.50%
                                        |        |        |
coreInst/fullALUInst/aluInst/un53_RESULT|        |        |
[12]                                    |       1|       2|     25.00%
                                        |        |        |
coreInst/fullALUInst/aluInst/N_263      |       1|       2|     25.00%
                                        |        |        |
coreInst/fullALUInst/aluInst/RESULT_12_0|        |        |
_d[12]                                  |       2|       2|     25.00%
                                        |        |        |
coreInst/N_68                           |       8|       2|     25.00%
                                        |        |        |
coreInst/d_N_5_i_0_li_5                 |       1|       2|     25.00%
                                        |        |        |
coreInst/programCounterInst/SUM_cry_1_0_|        |        |
RNO_1                                   |       1|       2|     25.00%
                                        |        |        |
coreInst/programCounterInst/N_170       |       1|       2|     25.00%
                                        |        |        |
coreInst/programCounterInst/ARGA_N_11_mu|        |        |
x_0_0_1                                 |       2|       2|     25.00%
                                        |        |        |
coreInst/programCounterInst/ARGA_0_iv_i_|        |        |
1_0_0[2]                                |       1|       2|     25.00%
                                        |        |        |
coreInst/ALUB_DATA[3]                   |      79|       2|     25.00%
                                        |        |        |
coreInst/ALUB_SRCX[1]                   |      14|       2|     25.00%
                                        |        |        |
mcuResourcesInst/memoryMapperInst/CPU_m2|        |        |
_e_1_1_1                                |       1|       2|     25.00%
                                        |        |        |
ADDR_BUF_i_2_RNIOVJE4[12]               |       2|       2|     25.00%
                                        |        |        |
mcuResourcesInst/memoryMapperInst/CPU_m2|        |        |
_e_1_1                                  |       4|       2|     25.00%
                                        |        |        |
mcuResourcesInst/memoryMapperInst/CPU_m2|        |        |
_e_1_2                                  |       3|       2|     25.00%
                                        |        |        |
mcuResourcesInst.memoryMapperInst.UART_M|        |        |
AP                                      |      17|       2|     25.00%
                                        |        |        |
coreInst/ALUB_SRCX_0_4[1]               |      13|       1|     12.50%
                                        |        |        |
coreInst/ALUB_SRCX_0_0[1]               |      11|       1|     12.50%
                                        |        |        |
----------------------------------------------------------------------------


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk   Source: SLICE_490.F0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: PIN_DEBUG_WRN_c   Source: PIN_DEBUG_WRN.PAD   Loads: 20
   No transfer within this clock domain is found

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 250
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk   Source: SLICE_490.F0
      Not reported because source and destination domains are unrelated.

   Clock Domain: PIN_DEBUG_WRN_c   Source: PIN_DEBUG_WRN.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 8  Score: 1218
Cumulative negative slack: 609

Constraints cover 2147483647 paths, 1 nets, and 7302 connections (92.45% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Sat Dec 16 17:46:38 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o ForthCPU_impl1.tw1 -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1_map.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1_map.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.351ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/debugger/requestGen/dhReqReg/Q_PHI0[0]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/debugger/requestGen/dhReqReg/Q[0]  (to PIN_CLK_X1_c +)

   Delay:               0.332ns  (40.1% logic, 59.9% route), 1 logic levels.

 Constraint Details:

      0.332ns physical path delay coreInst/SLICE_686 to coreInst/SLICE_686 meets
     -0.019ns M_HLD and
      0.000ns delay constraint requirement (totaling -0.019ns) by 0.351ns

 Physical Path Details:

      Data path coreInst/SLICE_686 to coreInst/SLICE_686:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133 *SLICE_686.CLK to */SLICE_686.Q1 coreInst/SLICE_686 (from PIN_CLK_X1_c)
ROUTE         1   e 0.199 */SLICE_686.Q1 to */SLICE_686.M0 coreInst/debugger/requestGen/dhReqReg/Q_PHI0[0] (to PIN_CLK_X1_c)
                  --------
                    0.332   (40.1% logic, 59.9% route), 1 logic levels.

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk   Source: SLICE_490.F0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: PIN_DEBUG_WRN_c   Source: PIN_DEBUG_WRN.PAD   Loads: 20
   No transfer within this clock domain is found

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 250
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk   Source: SLICE_490.F0
      Not reported because source and destination domains are unrelated.

   Clock Domain: PIN_DEBUG_WRN_c   Source: PIN_DEBUG_WRN.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 1 nets, and 7533 connections (95.38% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 8 (setup), 0 (hold)
Score: 1218 (setup), 0 (hold)
Cumulative negative slack: 609 (609+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
