{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755882507298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755882507339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 22 10:08:27 2025 " "Processing started: Fri Aug 22 10:08:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755882507339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755882507339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755882507339 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1755882509014 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755882509014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/ee271labs/Lab6_files/clock_divider.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755882525322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755882525322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755882525336 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_testbench " "Found entity 2: DE1_SoC_testbench" {  } { { "DE1_SoC.sv" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755882525336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755882525336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_conversion.sv 2 2 " "Found 2 design units, including 2 entities, in source file input_conversion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_conversion " "Found entity 1: input_conversion" {  } { { "input_conversion.sv" "" { Text "C:/ee271labs/Lab6_files/input_conversion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755882525336 ""} { "Info" "ISGN_ENTITY_NAME" "2 input_conversion_testbench " "Found entity 2: input_conversion_testbench" {  } { { "input_conversion.sv" "" { Text "C:/ee271labs/Lab6_files/input_conversion.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755882525336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755882525336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "victory_display.sv 2 2 " "Found 2 design units, including 2 entities, in source file victory_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 victory_display " "Found entity 1: victory_display" {  } { { "victory_display.sv" "" { Text "C:/ee271labs/Lab6_files/victory_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755882525352 ""} { "Info" "ISGN_ENTITY_NAME" "2 victory_display_testbench " "Found entity 2: victory_display_testbench" {  } { { "victory_display.sv" "" { Text "C:/ee271labs/Lab6_files/victory_display.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755882525352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755882525352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anti_metastability.sv 1 1 " "Found 1 design units, including 1 entities, in source file anti_metastability.sv" { { "Info" "ISGN_ENTITY_NAME" "1 anti_metastability " "Found entity 1: anti_metastability" {  } { { "anti_metastability.sv" "" { Text "C:/ee271labs/Lab6_files/anti_metastability.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755882525352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755882525352 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "L_won l_won all_lights.sv(3) " "Verilog HDL Declaration information at all_lights.sv(3): object \"L_won\" differs only in case from object \"l_won\" in the same scope" {  } { { "all_lights.sv" "" { Text "C:/ee271labs/Lab6_files/all_lights.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755882525375 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R_won r_won all_lights.sv(3) " "Verilog HDL Declaration information at all_lights.sv(3): object \"R_won\" differs only in case from object \"r_won\" in the same scope" {  } { { "all_lights.sv" "" { Text "C:/ee271labs/Lab6_files/all_lights.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755882525375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_lights.sv 2 2 " "Found 2 design units, including 2 entities, in source file all_lights.sv" { { "Info" "ISGN_ENTITY_NAME" "1 all_lights " "Found entity 1: all_lights" {  } { { "all_lights.sv" "" { Text "C:/ee271labs/Lab6_files/all_lights.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755882525377 ""} { "Info" "ISGN_ENTITY_NAME" "2 all_lights_testbench " "Found entity 2: all_lights_testbench" {  } { { "all_lights.sv" "" { Text "C:/ee271labs/Lab6_files/all_lights.sv" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755882525377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755882525377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/ee271labs/Lab6_files/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755882525388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755882525388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_10b.sv 2 2 " "Found 2 design units, including 2 entities, in source file lfsr_10b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_10b " "Found entity 1: LFSR_10b" {  } { { "LFSR_10b.sv" "" { Text "C:/ee271labs/Lab6_files/LFSR_10b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755882525398 ""} { "Info" "ISGN_ENTITY_NAME" "2 LFSR_10b_testbench " "Found entity 2: LFSR_10b_testbench" {  } { { "LFSR_10b.sv" "" { Text "C:/ee271labs/Lab6_files/LFSR_10b.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755882525398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755882525398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 2 2 " "Found 2 design units, including 2 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "C:/ee271labs/Lab6_files/comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755882525408 ""} { "Info" "ISGN_ENTITY_NAME" "2 comparator_testbench " "Found entity 2: comparator_testbench" {  } { { "comparator.sv" "" { Text "C:/ee271labs/Lab6_files/comparator.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755882525408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755882525408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddriver.sv 3 3 " "Found 3 design units, including 3 entities, in source file leddriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LEDDriver " "Found entity 1: LEDDriver" {  } { { "LEDDriver.sv" "" { Text "C:/ee271labs/Lab6_files/LEDDriver.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755882525421 ""} { "Info" "ISGN_ENTITY_NAME" "2 LEDDriver_Test " "Found entity 2: LEDDriver_Test" {  } { { "LEDDriver.sv" "" { Text "C:/ee271labs/Lab6_files/LEDDriver.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755882525421 ""} { "Info" "ISGN_ENTITY_NAME" "3 LEDDriver_TestPhysical " "Found entity 3: LEDDriver_TestPhysical" {  } { { "LEDDriver.sv" "" { Text "C:/ee271labs/Lab6_files/LEDDriver.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755882525421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755882525421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_test.sv 2 2 " "Found 2 design units, including 2 entities, in source file led_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LED_test " "Found entity 1: LED_test" {  } { { "LED_test.sv" "" { Text "C:/ee271labs/Lab6_files/LED_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755882525431 ""} { "Info" "ISGN_ENTITY_NAME" "2 LED_test_testbench " "Found entity 2: LED_test_testbench" {  } { { "LED_test.sv" "" { Text "C:/ee271labs/Lab6_files/LED_test.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755882525431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755882525431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_green.sv 2 2 " "Found 2 design units, including 2 entities, in source file control_green.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_green " "Found entity 1: control_green" {  } { { "control_green.sv" "" { Text "C:/ee271labs/Lab6_files/control_green.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755882525444 ""} { "Info" "ISGN_ENTITY_NAME" "2 control_green_testbench " "Found entity 2: control_green_testbench" {  } { { "control_green.sv" "" { Text "C:/ee271labs/Lab6_files/control_green.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755882525444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755882525444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_obst.sv 2 2 " "Found 2 design units, including 2 entities, in source file shift_obst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_obst " "Found entity 1: shift_obst" {  } { { "shift_obst.sv" "" { Text "C:/ee271labs/Lab6_files/shift_obst.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755882525455 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_obst_testbench " "Found entity 2: shift_obst_testbench" {  } { { "shift_obst.sv" "" { Text "C:/ee271labs/Lab6_files/shift_obst.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755882525455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755882525455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_red.sv 2 2 " "Found 2 design units, including 2 entities, in source file control_red.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_red " "Found entity 1: control_red" {  } { { "control_red.sv" "" { Text "C:/ee271labs/Lab6_files/control_red.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755882525467 ""} { "Info" "ISGN_ENTITY_NAME" "2 control_red_testbench " "Found entity 2: control_red_testbench" {  } { { "control_red.sv" "" { Text "C:/ee271labs/Lab6_files/control_red.sv" 246 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755882525467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755882525467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detect_end.sv 2 2 " "Found 2 design units, including 2 entities, in source file detect_end.sv" { { "Info" "ISGN_ENTITY_NAME" "1 detect_end " "Found entity 1: detect_end" {  } { { "detect_end.sv" "" { Text "C:/ee271labs/Lab6_files/detect_end.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755882525476 ""} { "Info" "ISGN_ENTITY_NAME" "2 detect_end_testbench " "Found entity 2: detect_end_testbench" {  } { { "detect_end.sv" "" { Text "C:/ee271labs/Lab6_files/detect_end.sv" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755882525476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755882525476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win_sound.sv 0 0 " "Found 0 design units, including 0 entities, in source file win_sound.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755882525485 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755882525611 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SoC.sv(4) " "Output port \"LEDR\" at DE1_SoC.sv(4) has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1755882525630 "|DE1_SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "anti_metastability anti_metastability:anti0 " "Elaborating entity \"anti_metastability\" for hierarchy \"anti_metastability:anti0\"" {  } { { "DE1_SoC.sv" "anti0" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755882525632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_conversion input_conversion:conv0 " "Elaborating entity \"input_conversion\" for hierarchy \"input_conversion:conv0\"" {  } { { "DE1_SoC.sv" "conv0" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755882525644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_10b LFSR_10b:lfsr " "Elaborating entity \"LFSR_10b\" for hierarchy \"LFSR_10b:lfsr\"" {  } { { "DE1_SoC.sv" "lfsr" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755882525658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_green control_green:grn " "Elaborating entity \"control_green\" for hierarchy \"control_green:grn\"" {  } { { "DE1_SoC.sv" "grn" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755882525673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_red control_red:rd " "Elaborating entity \"control_red\" for hierarchy \"control_red:rd\"" {  } { { "DE1_SoC.sv" "rd" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755882525685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_obst control_red:rd\|shift_obst:row_arr\[0\].row " "Elaborating entity \"shift_obst\" for hierarchy \"control_red:rd\|shift_obst:row_arr\[0\].row\"" {  } { { "control_red.sv" "row_arr\[0\].row" { Text "C:/ee271labs/Lab6_files/control_red.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755882525704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDDriver LEDDriver:Driver " "Elaborating entity \"LEDDriver\" for hierarchy \"LEDDriver:Driver\"" {  } { { "DE1_SoC.sv" "Driver" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755882525718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detect_end detect_end:detector " "Elaborating entity \"detect_end\" for hierarchy \"detect_end:detector\"" {  } { { "DE1_SoC.sv" "detector" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755882525734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "victory_display victory_display:vict " "Elaborating entity \"victory_display\" for hierarchy \"victory_display:vict\"" {  } { { "DE1_SoC.sv" "vict" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755882525741 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755882527156 "|DE1_SoC|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755882527156 "|DE1_SoC|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755882527156 "|DE1_SoC|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755882527156 "|DE1_SoC|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755882527156 "|DE1_SoC|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755882527156 "|DE1_SoC|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755882527156 "|DE1_SoC|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755882527156 "|DE1_SoC|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755882527156 "|DE1_SoC|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755882527156 "|DE1_SoC|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755882527156 "|DE1_SoC|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755882527156 "|DE1_SoC|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755882527156 "|DE1_SoC|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755882527156 "|DE1_SoC|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755882527156 "|DE1_SoC|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755882527156 "|DE1_SoC|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755882527156 "|DE1_SoC|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755882527156 "|DE1_SoC|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755882527156 "|DE1_SoC|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755882527156 "|DE1_SoC|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755882527156 "|DE1_SoC|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755882527156 "|DE1_SoC|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1755882527156 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1755882527270 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ee271labs/Lab6_files/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/ee271labs/Lab6_files/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755882527894 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1755882528158 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755882528158 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755882528392 "|DE1_SoC|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755882528392 "|DE1_SoC|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755882528392 "|DE1_SoC|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755882528392 "|DE1_SoC|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755882528392 "|DE1_SoC|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755882528392 "|DE1_SoC|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1755882528392 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1199 " "Implemented 1199 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1755882528395 ""} { "Info" "ICUT_CUT_TM_OPINS" "88 " "Implemented 88 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1755882528395 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1096 " "Implemented 1096 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1755882528395 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1755882528395 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755882528408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 22 10:08:48 2025 " "Processing ended: Fri Aug 22 10:08:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755882528408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755882528408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755882528408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755882528408 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1755882530137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755882530137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 22 10:08:49 2025 " "Processing started: Fri Aug 22 10:08:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755882530137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1755882530137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1755882530137 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1755882531443 ""}
{ "Info" "0" "" "Project  = DE1_SoC" {  } {  } 0 0 "Project  = DE1_SoC" 0 0 "Fitter" 0 0 1755882531443 ""}
{ "Info" "0" "" "Revision = DE1_SoC" {  } {  } 0 0 "Revision = DE1_SoC" 0 0 "Fitter" 0 0 1755882531443 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Fitter" 0 -1 1755882531598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1755882531598 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SoC 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SoC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1755882531609 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1755882531656 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1755882531656 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1755882532106 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 1 0 "Fitter" 0 -1 1755882532185 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 1 0 "Fitter" 0 -1 1755882532428 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1755882543173 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 758 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 758 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1755882543380 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1755882543380 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755882543380 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1755882543437 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1755882543437 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1755882543453 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1755882543453 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1755882543453 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1755882543468 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_golden_top.sdc " "Reading SDC File: 'DE1_SoC_golden_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 10 CLOCK2_50 port " "Ignored filter at DE1_SoC_golden_top.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC_golden_top.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC_golden_top.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544554 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 11 CLOCK3_50 port " "Ignored filter at DE1_SoC_golden_top.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC_golden_top.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC_golden_top.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544554 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 12 CLOCK4_50 port " "Ignored filter at DE1_SoC_golden_top.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC_golden_top.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC_golden_top.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544554 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 14 TD_CLK27 port " "Ignored filter at DE1_SoC_golden_top.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC_golden_top.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC_golden_top.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544554 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 15 DRAM_CLK port " "Ignored filter at DE1_SoC_golden_top.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC_golden_top.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC_golden_top.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544554 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 20 VGA_CLK port " "Ignored filter at DE1_SoC_golden_top.sdc(20): VGA_CLK could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC_golden_top.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC_golden_top.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544554 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 53 DRAM_DQ* port " "Ignored filter at DE1_SoC_golden_top.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 53 clk_dram clock " "Ignored filter at DE1_SoC_golden_top.sdc(53): clk_dram could not be matched with a clock" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544554 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(53): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544554 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(54): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 56 TD_DATA* port " "Ignored filter at DE1_SoC_golden_top.sdc(56): TD_DATA* could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 56 tv_27m clock " "Ignored filter at DE1_SoC_golden_top.sdc(56): tv_27m could not be matched with a clock" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544554 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(56): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544554 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(57): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 58 TD_HS port " "Ignored filter at DE1_SoC_golden_top.sdc(58): TD_HS could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544554 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(58): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544554 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(59): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 60 TD_VS port " "Ignored filter at DE1_SoC_golden_top.sdc(60): TD_VS could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544554 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(60): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544554 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(61): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544554 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(68): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544554 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(69): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 70 DRAM_ADDR* port " "Ignored filter at DE1_SoC_golden_top.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544554 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(70): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544554 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(71): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 72 DRAM_*DQM port " "Ignored filter at DE1_SoC_golden_top.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544554 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(72): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544554 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(73): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 74 DRAM_BA* port " "Ignored filter at DE1_SoC_golden_top.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544554 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(74): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544554 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(75): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 76 DRAM_RAS_N port " "Ignored filter at DE1_SoC_golden_top.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544554 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(76): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544554 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(77): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 78 DRAM_CAS_N port " "Ignored filter at DE1_SoC_golden_top.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544554 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(78): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544554 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(79): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 80 DRAM_WE_N port " "Ignored filter at DE1_SoC_golden_top.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544554 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(80): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544554 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(81): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 82 DRAM_CKE port " "Ignored filter at DE1_SoC_golden_top.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544554 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(82): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544554 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(83): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 84 DRAM_CS_N port " "Ignored filter at DE1_SoC_golden_top.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544554 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(84): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544554 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(85): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 87 VGA_R* port " "Ignored filter at DE1_SoC_golden_top.sdc(87): VGA_R* could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 87 clk_vga clock " "Ignored filter at DE1_SoC_golden_top.sdc(87): clk_vga could not be matched with a clock" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544554 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(87): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544570 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544570 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(88): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544570 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 89 VGA_G* port " "Ignored filter at DE1_SoC_golden_top.sdc(89): VGA_G* could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1755882544570 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 89 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544570 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544570 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(89): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544570 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544570 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544570 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(90): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544570 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 91 VGA_B* port " "Ignored filter at DE1_SoC_golden_top.sdc(91): VGA_B* could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1755882544570 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\] " "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544571 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(91): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544571 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(92): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544571 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 93 VGA_BLANK port " "Ignored filter at DE1_SoC_golden_top.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1755882544571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544571 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(93): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882544571 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(94): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1755882544571 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1755882544587 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1755882544588 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1755882544588 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1755882544588 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1755882544588 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1755882544588 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1755882544667 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1755882544667 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1755882544667 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1755882544921 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 1 0 "Fitter" 0 -1 1755882544921 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755882544930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1755882549800 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1755882550319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:27 " "Fitter placement preparation operations ending: elapsed time is 00:00:27" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755882576487 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1755882598569 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1755882599172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755882599187 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1755882600782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "C:/ee271labs/Lab6_files/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1755882604992 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1755882604992 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1755882605704 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1755882605704 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1755882605704 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755882605704 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.69 " "Total time spent on timing analysis during the Fitter is 1.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1755882610543 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1755882610580 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1755882611338 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1755882611338 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1755882612037 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755882616112 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 1 0 "Fitter" 0 -1 1755882616398 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ee271labs/Lab6_files/output_files/DE1_SoC.fit.smsg " "Generated suppressed messages file C:/ee271labs/Lab6_files/output_files/DE1_SoC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1755882616571 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6753 " "Peak virtual memory: 6753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755882617324 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 22 10:10:17 2025 " "Processing ended: Fri Aug 22 10:10:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755882617324 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:28 " "Elapsed time: 00:01:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755882617324 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:28 " "Total CPU time (on all processors): 00:04:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755882617324 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1755882617324 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1755882618604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755882618619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 22 10:10:18 2025 " "Processing started: Fri Aug 22 10:10:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755882618619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1755882618619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1755882618619 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Assembler" 0 -1 1755882619460 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1755882627742 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755882628201 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 22 10:10:28 2025 " "Processing ended: Fri Aug 22 10:10:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755882628201 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755882628201 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755882628201 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1755882628201 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1755882628857 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1755882629589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755882629599 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 22 10:10:29 2025 " "Processing started: Fri Aug 22 10:10:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755882629599 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882629599 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE1_SoC -c DE1_SoC " "Command: quartus_sta DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882629599 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1755882629730 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882630428 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882630428 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882630469 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882630469 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_golden_top.sdc " "Reading SDC File: 'DE1_SoC_golden_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882631051 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 10 CLOCK2_50 port " "Ignored filter at DE1_SoC_golden_top.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631055 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC_golden_top.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC_golden_top.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631055 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631055 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 11 CLOCK3_50 port " "Ignored filter at DE1_SoC_golden_top.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631055 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC_golden_top.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC_golden_top.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631055 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631055 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 12 CLOCK4_50 port " "Ignored filter at DE1_SoC_golden_top.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC_golden_top.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC_golden_top.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631057 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631057 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 14 TD_CLK27 port " "Ignored filter at DE1_SoC_golden_top.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC_golden_top.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC_golden_top.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631057 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631057 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 15 DRAM_CLK port " "Ignored filter at DE1_SoC_golden_top.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC_golden_top.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC_golden_top.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631057 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631057 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 20 VGA_CLK port " "Ignored filter at DE1_SoC_golden_top.sdc(20): VGA_CLK could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC_golden_top.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC_golden_top.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631057 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631057 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882631057 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 53 DRAM_DQ* port " "Ignored filter at DE1_SoC_golden_top.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631057 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 53 clk_dram clock " "Ignored filter at DE1_SoC_golden_top.sdc(53): clk_dram could not be matched with a clock" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631057 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(53): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631057 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(54): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631057 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 56 TD_DATA* port " "Ignored filter at DE1_SoC_golden_top.sdc(56): TD_DATA* could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631057 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 56 tv_27m clock " "Ignored filter at DE1_SoC_golden_top.sdc(56): tv_27m could not be matched with a clock" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631057 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(56): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631057 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(57): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631057 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 58 TD_HS port " "Ignored filter at DE1_SoC_golden_top.sdc(58): TD_HS could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631059 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(58): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631059 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(59): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631059 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 60 TD_VS port " "Ignored filter at DE1_SoC_golden_top.sdc(60): TD_VS could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631059 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(60): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631059 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(61): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631059 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(68): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631059 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(69): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631059 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 70 DRAM_ADDR* port " "Ignored filter at DE1_SoC_golden_top.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631059 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(70): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631059 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(71): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631059 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 72 DRAM_*DQM port " "Ignored filter at DE1_SoC_golden_top.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631061 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(72): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631061 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(73): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631061 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 74 DRAM_BA* port " "Ignored filter at DE1_SoC_golden_top.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631061 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(74): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631061 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(75): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631061 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 76 DRAM_RAS_N port " "Ignored filter at DE1_SoC_golden_top.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631061 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(76): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631061 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(77): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631061 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 78 DRAM_CAS_N port " "Ignored filter at DE1_SoC_golden_top.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631061 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(78): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631061 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(79): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631061 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 80 DRAM_WE_N port " "Ignored filter at DE1_SoC_golden_top.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631063 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(80): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631063 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(81): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631063 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 82 DRAM_CKE port " "Ignored filter at DE1_SoC_golden_top.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631063 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(82): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631063 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(83): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631063 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 84 DRAM_CS_N port " "Ignored filter at DE1_SoC_golden_top.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631063 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(84): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631063 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(85): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631063 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 87 VGA_R* port " "Ignored filter at DE1_SoC_golden_top.sdc(87): VGA_R* could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631063 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 87 clk_vga clock " "Ignored filter at DE1_SoC_golden_top.sdc(87): clk_vga could not be matched with a clock" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631063 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(87): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631063 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(88): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631065 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 89 VGA_G* port " "Ignored filter at DE1_SoC_golden_top.sdc(89): VGA_G* could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 89 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631065 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(89): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631065 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(90): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631065 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 91 VGA_B* port " "Ignored filter at DE1_SoC_golden_top.sdc(91): VGA_B* could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\] " "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631065 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(91): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631065 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(92): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631065 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 93 VGA_BLANK port " "Ignored filter at DE1_SoC_golden_top.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631065 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(93): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1755882631065 ""}  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(94): Argument -clock is not an object ID" {  } { { "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" "" { Text "C:/ee271labs/Lab6_files/DE1_SoC_golden_top.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1755882631065 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882631077 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1755882631077 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1755882631095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.610 " "Worst-case setup slack is 13.610" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755882631119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755882631119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.610               0.000 CLOCK_50  " "   13.610               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755882631119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882631119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.291 " "Worst-case hold slack is 0.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755882631124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755882631124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 CLOCK_50  " "    0.291               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755882631124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882631124 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882631126 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882631128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.216 " "Worst-case minimum pulse width slack is 9.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755882631130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755882631130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.216               0.000 CLOCK_50  " "    9.216               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755882631130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882631130 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755882631151 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755882631151 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755882631151 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755882631151 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.802 ns " "Worst Case Available Settling Time: 33.802 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755882631151 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755882631151 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882631151 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1755882631151 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882631197 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882632453 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882632561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.733 " "Worst-case setup slack is 13.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755882632578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755882632578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.733               0.000 CLOCK_50  " "   13.733               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755882632578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882632578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.278 " "Worst-case hold slack is 0.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755882632583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755882632583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 CLOCK_50  " "    0.278               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755882632583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882632583 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882632585 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882632587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.279 " "Worst-case minimum pulse width slack is 9.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755882632589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755882632589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.279               0.000 CLOCK_50  " "    9.279               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755882632589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882632589 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755882632599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755882632599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755882632599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755882632599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.052 ns " "Worst Case Available Settling Time: 34.052 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755882632599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755882632599 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882632599 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1755882632599 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882632771 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882633900 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882633987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.937 " "Worst-case setup slack is 15.937" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755882633999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755882633999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.937               0.000 CLOCK_50  " "   15.937               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755882633999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882633999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.169 " "Worst-case hold slack is 0.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755882634004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755882634004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 CLOCK_50  " "    0.169               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755882634004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882634004 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882634006 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882634008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.100 " "Worst-case minimum pulse width slack is 9.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755882634010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755882634010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.100               0.000 CLOCK_50  " "    9.100               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755882634010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882634010 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755882634025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755882634025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755882634025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755882634025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.017 ns " "Worst Case Available Settling Time: 36.017 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755882634025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755882634025 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882634025 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1755882634027 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882634212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.382 " "Worst-case setup slack is 16.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755882634216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755882634216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.382               0.000 CLOCK_50  " "   16.382               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755882634216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882634216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.158 " "Worst-case hold slack is 0.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755882634224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755882634224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 CLOCK_50  " "    0.158               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755882634224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882634224 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882634224 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882634224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.063 " "Worst-case minimum pulse width slack is 9.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755882634224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755882634224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.063               0.000 CLOCK_50  " "    9.063               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755882634224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882634224 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755882634240 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755882634240 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755882634240 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755882634240 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.396 ns " "Worst Case Available Settling Time: 36.396 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755882634240 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755882634240 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882634240 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882636257 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882636272 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ee271labs/Lab6_files/output_files/DE1_SoC.sta.smsg " "Generated suppressed messages file C:/ee271labs/Lab6_files/output_files/DE1_SoC.sta.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882636322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5183 " "Peak virtual memory: 5183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755882636356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 22 10:10:36 2025 " "Processing ended: Fri Aug 22 10:10:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755882636356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755882636356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755882636356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882636356 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1755882637521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755882637532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 22 10:10:37 2025 " "Processing started: Fri Aug 22 10:10:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755882637532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1755882637532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1755882637532 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "EDA Netlist Writer" 0 -1 1755882638528 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 1 0 "EDA Netlist Writer" 0 -1 1755882638581 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE1_SoC.svo C:/ee271labs/Lab6_files/simulation/modelsim/ simulation " "Generated file DE1_SoC.svo in folder \"C:/ee271labs/Lab6_files/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1755882638965 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755882639029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 22 10:10:39 2025 " "Processing ended: Fri Aug 22 10:10:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755882639029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755882639029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755882639029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1755882639029 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 0 s " "Quartus Prime Full Compilation was successful. 0 errors, 0 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1755882639676 ""}
