TimeQuest Timing Analyzer report for hdmi_colorbar
Thu Jan 21 22:40:28 2021
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 100C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 100C Model Setup Summary
  8. Slow 1200mV 100C Model Hold Summary
  9. Slow 1200mV 100C Model Recovery Summary
 10. Slow 1200mV 100C Model Removal Summary
 11. Slow 1200mV 100C Model Minimum Pulse Width Summary
 12. Slow 1200mV 100C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 13. Slow 1200mV 100C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 100C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 100C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 100C Model Metastability Summary
 17. Slow 1200mV -40C Model Fmax Summary
 18. Slow 1200mV -40C Model Setup Summary
 19. Slow 1200mV -40C Model Hold Summary
 20. Slow 1200mV -40C Model Recovery Summary
 21. Slow 1200mV -40C Model Removal Summary
 22. Slow 1200mV -40C Model Minimum Pulse Width Summary
 23. Slow 1200mV -40C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 24. Slow 1200mV -40C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV -40C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV -40C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV -40C Model Metastability Summary
 28. Fast 1200mV -40C Model Setup Summary
 29. Fast 1200mV -40C Model Hold Summary
 30. Fast 1200mV -40C Model Recovery Summary
 31. Fast 1200mV -40C Model Removal Summary
 32. Fast 1200mV -40C Model Minimum Pulse Width Summary
 33. Fast 1200mV -40C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 34. Fast 1200mV -40C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV -40C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV -40C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 37. Fast 1200mV -40C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv n40c Model)
 42. Signal Integrity Metrics (Slow 1200mv 100c Model)
 43. Signal Integrity Metrics (Fast 1200mv n40c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; hdmi_colorbar                                           ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE22F17I7                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processors 3-6         ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; sys_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; sys_clk                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { sys_clk }                                                  ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary                                                            ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 118.74 MHz ; 118.74 MHz      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 218.25 MHz ; 218.25 MHz      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup Summary                                              ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.709  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.578 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold Summary                                              ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.417 ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.417 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.713  ; 0.000         ;
; sys_clk                                                  ; 9.881  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.713 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.709 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.154     ; 1.614      ;
; 1.727 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.154     ; 1.596      ;
; 1.803 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.148     ; 1.526      ;
; 1.809 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.148     ; 1.520      ;
; 2.014 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.157     ; 1.714      ;
; 2.027 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.151     ; 1.299      ;
; 2.047 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.155     ; 1.683      ;
; 2.060 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.148     ; 1.269      ;
; 2.061 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.160     ; 1.664      ;
; 2.088 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.155     ; 1.642      ;
; 2.233 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.153     ; 1.091      ;
; 2.266 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.153     ; 1.058      ;
; 2.593 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.150     ; 1.142      ;
; 2.593 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.150     ; 1.142      ;
; 2.593 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.154     ; 1.138      ;
; 2.595 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.154     ; 1.136      ;
; 5.181 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 2.734      ;
; 5.256 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 2.666      ;
; 5.257 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 2.665      ;
; 5.259 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 2.663      ;
; 5.261 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 2.661      ;
; 5.428 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.076     ; 2.494      ;
; 5.481 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 2.434      ;
; 5.487 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 2.428      ;
; 5.493 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 2.422      ;
; 5.639 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.078     ; 2.281      ;
; 5.671 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 2.256      ;
; 5.681 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 2.246      ;
; 5.702 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 2.225      ;
; 5.712 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 2.215      ;
; 5.815 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 2.104      ;
; 5.859 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 2.068      ;
; 5.905 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 2.022      ;
; 5.906 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 2.021      ;
; 5.909 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 2.018      ;
; 5.972 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.078     ; 1.948      ;
; 5.975 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.078     ; 1.945      ;
; 5.977 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.078     ; 1.943      ;
; 5.980 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.078     ; 1.940      ;
; 6.212 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.075     ; 1.711      ;
; 6.241 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.075     ; 1.682      ;
; 6.248 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.075     ; 1.675      ;
; 6.253 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.176     ; 1.569      ;
; 6.307 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.063     ; 1.628      ;
; 6.342 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.479      ;
; 6.394 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.075     ; 1.529      ;
; 6.395 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.075     ; 1.528      ;
; 6.399 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.075     ; 1.524      ;
; 6.416 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.172     ; 1.410      ;
; 6.418 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 1.509      ;
; 6.482 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.176     ; 1.340      ;
; 6.494 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.176     ; 1.328      ;
; 6.497 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.175     ; 1.326      ;
; 6.497 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.175     ; 1.326      ;
; 6.500 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.176     ; 1.322      ;
; 6.501 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.176     ; 1.321      ;
; 6.503 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.176     ; 1.319      ;
; 6.503 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.176     ; 1.319      ;
; 6.506 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.176     ; 1.316      ;
; 6.507 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.176     ; 1.315      ;
; 6.510 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.176     ; 1.312      ;
; 6.511 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.175     ; 1.312      ;
; 6.512 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 1.415      ;
; 6.512 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 1.415      ;
; 6.513 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.175     ; 1.310      ;
; 6.515 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.176     ; 1.307      ;
; 6.515 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.176     ; 1.307      ;
; 6.524 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.176     ; 1.298      ;
; 6.525 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.176     ; 1.297      ;
; 6.526 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.176     ; 1.296      ;
; 6.530 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.176     ; 1.292      ;
; 6.537 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.176     ; 1.285      ;
; 6.539 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.176     ; 1.283      ;
; 6.541 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.176     ; 1.281      ;
; 6.550 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.176     ; 1.272      ;
; 6.550 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.178     ; 1.270      ;
; 6.553 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.176     ; 1.269      ;
; 6.555 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.176     ; 1.267      ;
; 6.562 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.176     ; 1.260      ;
; 6.678 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 1.249      ;
; 6.678 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 1.249      ;
; 6.681 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 1.246      ;
; 6.684 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 1.243      ;
; 6.696 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 1.231      ;
; 6.696 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 1.231      ;
; 6.697 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 1.230      ;
; 6.775 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 1.152      ;
; 6.775 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 1.152      ;
; 6.777 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 1.150      ;
; 6.777 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 1.150      ;
; 6.778 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 1.149      ;
; 6.778 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 1.149      ;
; 6.782 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 1.145      ;
; 6.783 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 1.144      ;
; 6.783 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 1.144      ;
; 6.783 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 1.144      ;
; 6.784 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 1.143      ;
; 6.795 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 1.132      ;
; 6.796 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 1.131      ;
; 6.797 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 1.130      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+--------+--------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 31.578 ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                       ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 8.347      ;
; 31.695 ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                       ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 8.230      ;
; 31.695 ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                       ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 8.230      ;
; 31.794 ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                       ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 8.131      ;
; 31.887 ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                       ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 8.036      ;
; 31.895 ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                       ; vga_pic:vga_pic_inst|pix_data[4]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 8.030      ;
; 31.895 ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                       ; vga_pic:vga_pic_inst|pix_data[0]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 8.030      ;
; 31.911 ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                       ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 8.014      ;
; 31.911 ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                       ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 8.014      ;
; 32.004 ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                       ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.919      ;
; 32.004 ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                       ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.919      ;
; 32.111 ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                       ; vga_pic:vga_pic_inst|pix_data[4]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 7.814      ;
; 32.111 ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                       ; vga_pic:vga_pic_inst|pix_data[0]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 7.814      ;
; 32.204 ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                       ; vga_pic:vga_pic_inst|pix_data[4]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.719      ;
; 32.204 ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                       ; vga_pic:vga_pic_inst|pix_data[0]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.719      ;
; 32.279 ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                       ; vga_pic:vga_pic_inst|pix_data[9]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 7.646      ;
; 32.330 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 7.596      ;
; 32.368 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 7.558      ;
; 32.377 ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                       ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.546      ;
; 32.437 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                        ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.486      ;
; 32.445 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                        ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.478      ;
; 32.456 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 7.464      ;
; 32.464 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 7.462      ;
; 32.467 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                        ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 7.458      ;
; 32.494 ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                       ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.429      ;
; 32.494 ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                       ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.429      ;
; 32.494 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 7.426      ;
; 32.495 ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                       ; vga_pic:vga_pic_inst|pix_data[9]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 7.430      ;
; 32.507 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                        ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 7.418      ;
; 32.554 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                        ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.369      ;
; 32.554 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                        ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.369      ;
; 32.555 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 7.372      ;
; 32.562 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                        ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.361      ;
; 32.562 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                        ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.361      ;
; 32.571 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 7.356      ;
; 32.583 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 7.344      ;
; 32.588 ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                       ; vga_pic:vga_pic_inst|pix_data[9]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.335      ;
; 32.590 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                        ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 7.335      ;
; 32.590 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                        ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 7.335      ;
; 32.590 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 7.330      ;
; 32.599 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 7.328      ;
; 32.624 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                        ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 7.301      ;
; 32.624 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                        ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 7.301      ;
; 32.629 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 7.295      ;
; 32.630 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                        ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.293      ;
; 32.633 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 7.287      ;
; 32.662 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 7.258      ;
; 32.667 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 7.257      ;
; 32.694 ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                       ; vga_pic:vga_pic_inst|pix_data[4]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.229      ;
; 32.694 ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                       ; vga_pic:vga_pic_inst|pix_data[0]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.229      ;
; 32.747 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                        ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.176      ;
; 32.747 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                        ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.176      ;
; 32.754 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                        ; vga_pic:vga_pic_inst|pix_data[4]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.169      ;
; 32.754 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                        ; vga_pic:vga_pic_inst|pix_data[0]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.169      ;
; 32.761 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                        ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.162      ;
; 32.762 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                        ; vga_pic:vga_pic_inst|pix_data[4]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.161      ;
; 32.762 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                        ; vga_pic:vga_pic_inst|pix_data[0]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.161      ;
; 32.763 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 7.161      ;
; 32.764 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 7.163      ;
; 32.767 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 7.153      ;
; 32.780 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 7.147      ;
; 32.784 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                        ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 7.141      ;
; 32.790 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                        ; vga_pic:vga_pic_inst|pix_data[4]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 7.135      ;
; 32.790 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                        ; vga_pic:vga_pic_inst|pix_data[0]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 7.135      ;
; 32.796 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                        ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 7.129      ;
; 32.824 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                        ; vga_pic:vga_pic_inst|pix_data[4]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 7.101      ;
; 32.824 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                        ; vga_pic:vga_pic_inst|pix_data[0]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 7.101      ;
; 32.834 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]    ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 7.093      ;
; 32.850 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]    ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 7.077      ;
; 32.853 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]    ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 7.074      ;
; 32.869 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]    ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 7.058      ;
; 32.874 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 7.053      ;
; 32.878 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                        ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.045      ;
; 32.878 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                        ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 7.045      ;
; 32.901 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                        ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 7.024      ;
; 32.901 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                        ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 7.024      ;
; 32.902 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 7.025      ;
; 32.904 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                        ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 7.021      ;
; 32.913 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                        ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 7.012      ;
; 32.913 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                        ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 7.012      ;
; 32.914 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n0[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 7.012      ;
; 32.915 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n0[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 7.011      ;
; 32.916 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 7.011      ;
; 32.932 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 6.995      ;
; 32.937 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                        ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 6.988      ;
; 32.937 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                        ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 6.988      ;
; 32.947 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                        ; vga_pic:vga_pic_inst|pix_data[4]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 6.976      ;
; 32.947 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                        ; vga_pic:vga_pic_inst|pix_data[0]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 6.976      ;
; 32.984 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                        ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 6.939      ;
; 33.021 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]    ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 6.907      ;
; 33.026 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[1]    ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 6.902      ;
; 33.032 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]    ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 6.895      ;
; 33.034 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]    ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 6.894      ;
; 33.036 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 6.890      ;
; 33.048 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n0[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 6.878      ;
; 33.048 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]    ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 6.879      ;
; 33.049 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n0[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 6.877      ;
; 33.050 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]    ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 6.878      ;
; 33.050 ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                        ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 6.873      ;
; 33.055 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[1]    ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 6.873      ;
+--------+--------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.417 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                             ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                            ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                            ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                             ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                             ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                             ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                             ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                             ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                             ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                             ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                             ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                             ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.432 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[3]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.688      ;
; 0.433 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[3]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[3]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.690      ;
; 0.434 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[5]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.690      ;
; 0.435 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_reg[1]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[1]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.692      ;
; 0.474 ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.731      ;
; 0.589 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_reg[8]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[8]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.846      ;
; 0.590 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[4]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.847      ;
; 0.593 ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.850      ;
; 0.597 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[5]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.854      ;
; 0.608 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg1        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg2        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.865      ;
; 0.613 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg1        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg2        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.870      ;
; 0.616 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg1        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg2        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.873      ;
; 0.629 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[8]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.886      ;
; 0.629 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_reg[3]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[3]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.886      ;
; 0.669 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[1]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.926      ;
; 0.670 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[7]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.926      ;
; 0.674 ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                            ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.930      ;
; 0.676 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.932      ;
; 0.678 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.934      ;
; 0.679 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[2]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.936      ;
; 0.680 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.936      ;
; 0.681 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.938      ;
; 0.684 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.940      ;
; 0.694 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.950      ;
; 0.695 ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.951      ;
; 0.699 ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                            ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.955      ;
; 0.708 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.964      ;
; 0.796 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[8]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.050      ;
; 0.841 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.098      ;
; 0.843 ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.100      ;
; 0.844 ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.101      ;
; 0.844 ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.101      ;
; 0.848 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[3] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.106      ;
; 0.849 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[3] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[3]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.107      ;
; 0.855 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[3] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.113      ;
; 0.857 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.114      ;
; 0.879 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[5]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.137      ;
; 0.881 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[1]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.139      ;
; 0.893 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[8]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.147      ;
; 0.903 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[8]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.157      ;
; 0.913 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[4]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.167      ;
; 0.925 ; vga_pic:vga_pic_inst|pix_data[8]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.189      ;
; 0.926 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_reg[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[2]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.181      ;
; 0.930 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[8]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[6]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.184      ;
; 0.968 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.226      ;
; 0.972 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.229      ;
; 0.978 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.236      ;
; 0.986 ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.243      ;
; 0.986 ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.243      ;
; 0.986 ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.243      ;
; 0.997 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.253      ;
; 0.999 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.255      ;
; 1.007 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.263      ;
; 1.015 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.271      ;
; 1.015 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.271      ;
; 1.019 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.275      ;
; 1.019 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.275      ;
; 1.027 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.286      ;
; 1.028 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.284      ;
; 1.029 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.288      ;
; 1.030 ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                            ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.286      ;
; 1.031 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.290      ;
; 1.078 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.335      ;
; 1.080 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.337      ;
; 1.081 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.337      ;
; 1.090 ; vga_pic:vga_pic_inst|pix_data[9]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.354      ;
; 1.114 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.372      ;
; 1.121 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.377      ;
; 1.125 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[3] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[4]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.377      ;
; 1.125 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.381      ;
; 1.127 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.383      ;
; 1.131 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[5]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.389      ;
; 1.132 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[3]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.390      ;
; 1.133 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.391      ;
; 1.139 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.395      ;
; 1.142 ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.398      ;
; 1.143 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.399      ;
; 1.147 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.403      ;
; 1.147 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.403      ;
; 1.148 ; vga_pic:vga_pic_inst|pix_data[15]                           ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.412      ;
; 1.149 ; vga_pic:vga_pic_inst|pix_data[15]                           ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.413      ;
; 1.152 ; vga_pic:vga_pic_inst|pix_data[8]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_reg[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.416      ;
; 1.152 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.408      ;
; 1.156 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.412      ;
; 1.160 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.417      ;
; 1.160 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.417      ;
; 1.161 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.418      ;
; 1.165 ; vga_pic:vga_pic_inst|pix_data[0]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_reg[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.429      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.417 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.674      ;
; 0.421 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.678      ;
; 0.438 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.695      ;
; 0.439 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.696      ;
; 0.440 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.697      ;
; 0.440 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.697      ;
; 0.441 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.697      ;
; 0.441 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.698      ;
; 0.442 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.699      ;
; 0.442 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.698      ;
; 0.442 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.698      ;
; 0.443 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.699      ;
; 0.568 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.825      ;
; 0.568 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.825      ;
; 0.568 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.825      ;
; 0.576 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.833      ;
; 0.577 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.834      ;
; 0.622 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.879      ;
; 0.626 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.883      ;
; 0.627 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.884      ;
; 0.635 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.892      ;
; 0.650 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.907      ;
; 0.650 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.907      ;
; 0.651 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.908      ;
; 0.652 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.909      ;
; 0.652 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.909      ;
; 0.652 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.909      ;
; 0.653 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.910      ;
; 0.653 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.910      ;
; 0.653 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.910      ;
; 0.668 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.925      ;
; 0.668 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.925      ;
; 0.668 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.925      ;
; 0.670 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.927      ;
; 0.689 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 1.071      ;
; 0.693 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 1.075      ;
; 0.694 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 1.076      ;
; 0.696 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.953      ;
; 0.697 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 1.079      ;
; 0.697 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 1.079      ;
; 0.699 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.956      ;
; 0.701 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.958      ;
; 0.702 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 1.084      ;
; 0.721 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.978      ;
; 0.731 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 1.113      ;
; 0.731 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 1.113      ;
; 0.733 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 1.115      ;
; 0.740 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 1.122      ;
; 0.754 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.011      ;
; 0.797 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 1.177      ;
; 0.810 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 1.192      ;
; 0.813 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 1.195      ;
; 0.815 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 1.197      ;
; 0.825 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.082      ;
; 0.828 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 1.210      ;
; 0.828 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 1.210      ;
; 0.830 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.087      ;
; 0.831 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.175      ; 1.212      ;
; 0.832 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.175      ; 1.213      ;
; 0.835 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.092      ;
; 0.841 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 1.223      ;
; 0.845 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 1.227      ;
; 0.847 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 1.229      ;
; 0.847 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 1.229      ;
; 0.848 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 1.230      ;
; 0.851 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 1.233      ;
; 0.852 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.175      ; 1.233      ;
; 0.855 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.175      ; 1.236      ;
; 0.857 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 1.239      ;
; 0.868 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.125      ;
; 0.948 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.205      ;
; 0.948 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.205      ;
; 0.952 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 1.338      ;
; 1.024 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 1.404      ;
; 1.093 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 1.475      ;
; 1.097 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.354      ;
; 1.114 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.367      ;
; 1.115 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.368      ;
; 1.115 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.368      ;
; 1.142 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.407      ;
; 1.212 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.465      ;
; 1.231 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.484      ;
; 1.243 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.496      ;
; 1.571 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.821      ;
; 1.573 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.823      ;
; 1.576 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.826      ;
; 1.582 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.832      ;
; 1.639 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.896      ;
; 1.641 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.898      ;
; 1.642 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.899      ;
; 1.685 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.934      ;
; 1.694 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.951      ;
; 1.743 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.000      ;
; 1.751 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.008      ;
; 1.763 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.020      ;
; 1.772 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.029      ;
; 1.809 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.059      ;
; 2.052 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.297      ;
; 2.057 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.302      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 100C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                            ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 133.82 MHz ; 133.82 MHz      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 243.43 MHz ; 243.43 MHz      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                                              ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.946  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 32.527 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary                                              ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.344 ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.344 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.707  ; 0.000         ;
; sys_clk                                                  ; 9.883  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.707 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.946 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.134     ; 1.459      ;
; 2.001 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.134     ; 1.404      ;
; 2.006 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.132     ; 1.401      ;
; 2.061 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.132     ; 1.346      ;
; 2.192 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.137     ; 1.561      ;
; 2.218 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.134     ; 1.538      ;
; 2.258 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.126     ; 1.155      ;
; 2.283 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.128     ; 1.128      ;
; 2.301 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.139     ; 1.450      ;
; 2.301 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.134     ; 1.455      ;
; 2.448 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.131     ; 0.960      ;
; 2.451 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.131     ; 0.957      ;
; 2.723 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.134     ; 1.033      ;
; 2.730 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.131     ; 1.029      ;
; 2.747 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.134     ; 1.009      ;
; 2.753 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.131     ; 1.006      ;
; 5.477 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.074     ; 2.449      ;
; 5.513 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.065     ; 2.422      ;
; 5.515 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.065     ; 2.420      ;
; 5.516 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.065     ; 2.419      ;
; 5.518 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.065     ; 2.417      ;
; 5.666 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.065     ; 2.269      ;
; 5.717 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.074     ; 2.209      ;
; 5.723 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.074     ; 2.203      ;
; 5.723 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.074     ; 2.203      ;
; 5.910 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.066     ; 2.024      ;
; 5.938 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 2.000      ;
; 5.947 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 1.991      ;
; 5.951 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 1.987      ;
; 5.960 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 1.978      ;
; 6.060 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.868      ;
; 6.094 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 1.844      ;
; 6.124 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 1.814      ;
; 6.125 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 1.813      ;
; 6.128 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 1.810      ;
; 6.192 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.066     ; 1.742      ;
; 6.194 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.066     ; 1.740      ;
; 6.195 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.066     ; 1.739      ;
; 6.197 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.066     ; 1.737      ;
; 6.438 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.146     ; 1.416      ;
; 6.454 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.064     ; 1.482      ;
; 6.492 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.064     ; 1.444      ;
; 6.498 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.064     ; 1.438      ;
; 6.508 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.148     ; 1.344      ;
; 6.543 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.051     ; 1.406      ;
; 6.560 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.143     ; 1.297      ;
; 6.621 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.064     ; 1.315      ;
; 6.622 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.064     ; 1.314      ;
; 6.625 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.064     ; 1.311      ;
; 6.633 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.061     ; 1.306      ;
; 6.673 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.147     ; 1.180      ;
; 6.675 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.147     ; 1.178      ;
; 6.676 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.146     ; 1.178      ;
; 6.678 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.147     ; 1.175      ;
; 6.680 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.147     ; 1.173      ;
; 6.680 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.147     ; 1.173      ;
; 6.684 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.146     ; 1.170      ;
; 6.687 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.147     ; 1.166      ;
; 6.687 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.146     ; 1.167      ;
; 6.688 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.147     ; 1.165      ;
; 6.689 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.146     ; 1.165      ;
; 6.699 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.146     ; 1.155      ;
; 6.700 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.146     ; 1.154      ;
; 6.709 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.147     ; 1.144      ;
; 6.715 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.147     ; 1.138      ;
; 6.715 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.146     ; 1.139      ;
; 6.726 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 1.212      ;
; 6.726 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 1.212      ;
; 6.727 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.148     ; 1.125      ;
; 6.733 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.147     ; 1.120      ;
; 6.739 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.147     ; 1.114      ;
; 6.743 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.147     ; 1.110      ;
; 6.747 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.147     ; 1.106      ;
; 6.748 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.147     ; 1.105      ;
; 6.761 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.147     ; 1.092      ;
; 6.769 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.147     ; 1.084      ;
; 6.770 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.147     ; 1.083      ;
; 6.775 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.147     ; 1.078      ;
; 6.779 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.147     ; 1.074      ;
; 6.826 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 1.112      ;
; 6.826 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 1.112      ;
; 6.870 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 1.068      ;
; 6.878 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 1.060      ;
; 6.879 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 1.059      ;
; 6.881 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 1.057      ;
; 6.882 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 1.056      ;
; 6.950 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 0.988      ;
; 6.950 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 0.988      ;
; 6.951 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.061     ; 0.988      ;
; 6.953 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 0.985      ;
; 6.953 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 0.985      ;
; 6.953 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 0.985      ;
; 6.958 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.061     ; 0.981      ;
; 6.959 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 0.979      ;
; 6.960 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 0.978      ;
; 6.961 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 0.977      ;
; 6.962 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.061     ; 0.977      ;
; 6.970 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 0.968      ;
; 6.972 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 0.966      ;
; 6.972 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 0.966      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+--------+--------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 32.527 ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                       ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 7.406      ;
; 32.597 ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                       ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 7.336      ;
; 32.597 ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                       ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 7.336      ;
; 32.686 ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                       ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 7.247      ;
; 32.756 ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                       ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 7.177      ;
; 32.756 ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                       ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 7.177      ;
; 32.769 ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                       ; vga_pic:vga_pic_inst|pix_data[4]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 7.164      ;
; 32.769 ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                       ; vga_pic:vga_pic_inst|pix_data[0]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 7.164      ;
; 32.784 ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                       ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.147      ;
; 32.854 ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                       ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.077      ;
; 32.854 ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                       ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.077      ;
; 32.928 ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                       ; vga_pic:vga_pic_inst|pix_data[4]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 7.005      ;
; 32.928 ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                       ; vga_pic:vga_pic_inst|pix_data[0]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 7.005      ;
; 33.026 ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                       ; vga_pic:vga_pic_inst|pix_data[4]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.905      ;
; 33.026 ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                       ; vga_pic:vga_pic_inst|pix_data[0]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.905      ;
; 33.123 ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                       ; vga_pic:vga_pic_inst|pix_data[9]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 6.810      ;
; 33.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                       ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.744      ;
; 33.210 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 6.724      ;
; 33.257 ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                       ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.674      ;
; 33.257 ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                       ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.674      ;
; 33.269 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 6.665      ;
; 33.273 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 6.655      ;
; 33.276 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                        ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.655      ;
; 33.282 ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                       ; vga_pic:vga_pic_inst|pix_data[9]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 6.651      ;
; 33.284 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                        ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.647      ;
; 33.320 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 6.614      ;
; 33.332 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 6.596      ;
; 33.339 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.598      ;
; 33.346 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                        ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.585      ;
; 33.346 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                        ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.585      ;
; 33.349 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                        ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 6.584      ;
; 33.354 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                        ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.577      ;
; 33.354 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                        ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.577      ;
; 33.366 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.571      ;
; 33.378 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.559      ;
; 33.380 ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                       ; vga_pic:vga_pic_inst|pix_data[9]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.551      ;
; 33.383 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 6.545      ;
; 33.390 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                        ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 6.543      ;
; 33.405 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.532      ;
; 33.419 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                        ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 6.514      ;
; 33.419 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                        ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 6.514      ;
; 33.425 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                        ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.506      ;
; 33.426 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 6.502      ;
; 33.429 ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                       ; vga_pic:vga_pic_inst|pix_data[4]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.502      ;
; 33.429 ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                       ; vga_pic:vga_pic_inst|pix_data[0]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.502      ;
; 33.441 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.496      ;
; 33.460 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                        ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 6.473      ;
; 33.460 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                        ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 6.473      ;
; 33.467 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.464      ;
; 33.480 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.457      ;
; 33.485 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 6.443      ;
; 33.495 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                        ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.436      ;
; 33.495 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                        ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.436      ;
; 33.518 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                        ; vga_pic:vga_pic_inst|pix_data[4]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.413      ;
; 33.518 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                        ; vga_pic:vga_pic_inst|pix_data[0]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.413      ;
; 33.526 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.405      ;
; 33.526 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                        ; vga_pic:vga_pic_inst|pix_data[4]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.405      ;
; 33.526 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                        ; vga_pic:vga_pic_inst|pix_data[0]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.405      ;
; 33.536 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 6.392      ;
; 33.541 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                        ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.390      ;
; 33.573 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.364      ;
; 33.577 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.354      ;
; 33.581 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]    ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.357      ;
; 33.591 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                        ; vga_pic:vga_pic_inst|pix_data[4]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 6.342      ;
; 33.591 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                        ; vga_pic:vga_pic_inst|pix_data[0]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 6.342      ;
; 33.600 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]    ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.338      ;
; 33.611 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                        ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.320      ;
; 33.611 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                        ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.320      ;
; 33.612 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.325      ;
; 33.612 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.325      ;
; 33.620 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]    ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.318      ;
; 33.632 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                        ; vga_pic:vga_pic_inst|pix_data[4]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 6.301      ;
; 33.632 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                        ; vga_pic:vga_pic_inst|pix_data[0]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 6.301      ;
; 33.639 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.298      ;
; 33.639 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]    ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.299      ;
; 33.661 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                        ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 6.272      ;
; 33.663 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n0[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.274      ;
; 33.667 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                        ; vga_pic:vga_pic_inst|pix_data[4]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.264      ;
; 33.667 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                        ; vga_pic:vga_pic_inst|pix_data[0]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.264      ;
; 33.674 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n0[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.263      ;
; 33.674 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                        ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 6.259      ;
; 33.714 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.223      ;
; 33.731 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                        ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 6.202      ;
; 33.731 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                        ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 6.202      ;
; 33.735 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]    ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.203      ;
; 33.744 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                        ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 6.189      ;
; 33.744 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                        ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 6.189      ;
; 33.756 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                        ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 6.177      ;
; 33.771 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n0[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.166      ;
; 33.774 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]    ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 6.164      ;
; 33.782 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n0[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.155      ;
; 33.783 ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                       ; vga_pic:vga_pic_inst|pix_data[9]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.148      ;
; 33.783 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                        ; vga_pic:vga_pic_inst|pix_data[4]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.148      ;
; 33.783 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                        ; vga_pic:vga_pic_inst|pix_data[0]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.148      ;
; 33.801 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]    ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 6.138      ;
; 33.804 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n0[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.133      ;
; 33.804 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n1[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.133      ;
; 33.810 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                        ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.121      ;
; 33.813 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 6.121      ;
; 33.815 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n0[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 6.122      ;
+--------+--------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.344 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                             ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                            ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                             ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                             ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                             ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                             ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                             ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                             ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                             ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                             ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                             ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.345 ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                            ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.574      ;
; 0.378 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[3]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.608      ;
; 0.379 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[3]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[3]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.609      ;
; 0.379 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[5]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.609      ;
; 0.381 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_reg[1]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[1]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.611      ;
; 0.414 ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.643      ;
; 0.520 ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.749      ;
; 0.523 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_reg[8]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[8]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.753      ;
; 0.525 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[4]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.755      ;
; 0.537 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[5]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.542 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg1        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg2        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.545 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg1        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg2        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.775      ;
; 0.548 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg1        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg2        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.777      ;
; 0.560 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_reg[3]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[3]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.570 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[8]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.800      ;
; 0.594 ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                            ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.824      ;
; 0.596 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[1]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.597 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.827      ;
; 0.598 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.599 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[7]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.829      ;
; 0.599 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.829      ;
; 0.600 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[2]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.829      ;
; 0.601 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.831      ;
; 0.605 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.835      ;
; 0.613 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.843      ;
; 0.614 ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.844      ;
; 0.617 ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                            ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.847      ;
; 0.622 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.852      ;
; 0.724 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.954      ;
; 0.727 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[8]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.952      ;
; 0.727 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[3] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.958      ;
; 0.729 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[3] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.960      ;
; 0.730 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[3] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[3]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.961      ;
; 0.748 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[5]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.978      ;
; 0.751 ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.980      ;
; 0.751 ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.980      ;
; 0.751 ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.980      ;
; 0.753 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.984      ;
; 0.758 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[1]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.989      ;
; 0.782 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[8]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.010      ;
; 0.801 ; vga_pic:vga_pic_inst|pix_data[8]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.041      ;
; 0.802 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[4]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.027      ;
; 0.803 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[8]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.031      ;
; 0.803 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_reg[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[2]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.031      ;
; 0.833 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[8]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[6]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.058      ;
; 0.840 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.070      ;
; 0.843 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.074      ;
; 0.860 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.091      ;
; 0.862 ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.091      ;
; 0.862 ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.091      ;
; 0.862 ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.091      ;
; 0.874 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.104      ;
; 0.874 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.104      ;
; 0.876 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.106      ;
; 0.880 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.110      ;
; 0.881 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.111      ;
; 0.893 ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                            ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.123      ;
; 0.894 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.124      ;
; 0.895 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.125      ;
; 0.900 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.130      ;
; 0.919 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.151      ;
; 0.921 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.153      ;
; 0.923 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.155      ;
; 0.950 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.181      ;
; 0.960 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.190      ;
; 0.964 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.194      ;
; 0.965 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.196      ;
; 0.965 ; vga_pic:vga_pic_inst|pix_data[9]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.205      ;
; 0.969 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[3] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[4]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.194      ;
; 0.969 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.199      ;
; 0.972 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[5]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.202      ;
; 0.978 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.208      ;
; 0.980 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.210      ;
; 0.983 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[3]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.214      ;
; 0.984 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.215      ;
; 0.984 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.214      ;
; 0.990 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.220      ;
; 0.992 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.222      ;
; 0.996 ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.226      ;
; 0.998 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.228      ;
; 0.999 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.229      ;
; 1.003 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.230      ;
; 1.008 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.238      ;
; 1.010 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.240      ;
; 1.022 ; vga_pic:vga_pic_inst|pix_data[15]                           ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.262      ;
; 1.022 ; vga_pic:vga_pic_inst|pix_data[15]                           ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.262      ;
; 1.028 ; vga_pic:vga_pic_inst|pix_data[8]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_reg[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.268      ;
; 1.029 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[8]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.262      ;
; 1.032 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.261      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.344 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.358 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.588      ;
; 0.383 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.613      ;
; 0.386 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.616      ;
; 0.396 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.626      ;
; 0.396 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.626      ;
; 0.396 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.626      ;
; 0.397 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.627      ;
; 0.397 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.627      ;
; 0.398 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.628      ;
; 0.398 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.628      ;
; 0.400 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.629      ;
; 0.506 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.736      ;
; 0.507 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.737      ;
; 0.507 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.737      ;
; 0.515 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.745      ;
; 0.515 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.745      ;
; 0.547 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.777      ;
; 0.551 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.781      ;
; 0.552 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.782      ;
; 0.567 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.797      ;
; 0.575 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.805      ;
; 0.576 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.806      ;
; 0.576 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.806      ;
; 0.577 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.807      ;
; 0.578 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.808      ;
; 0.578 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.808      ;
; 0.580 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.810      ;
; 0.580 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.810      ;
; 0.580 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.810      ;
; 0.598 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.828      ;
; 0.599 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.829      ;
; 0.600 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.829      ;
; 0.600 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.830      ;
; 0.615 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.844      ;
; 0.618 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.847      ;
; 0.620 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.849      ;
; 0.627 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.147      ; 0.962      ;
; 0.628 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.147      ; 0.963      ;
; 0.630 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.147      ; 0.965      ;
; 0.631 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.147      ; 0.966      ;
; 0.634 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.147      ; 0.969      ;
; 0.636 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.147      ; 0.971      ;
; 0.638 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.147      ; 0.973      ;
; 0.641 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.147      ; 0.976      ;
; 0.643 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.873      ;
; 0.646 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.147      ; 0.981      ;
; 0.657 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.147      ; 0.992      ;
; 0.666 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.896      ;
; 0.690 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.145      ; 1.023      ;
; 0.712 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.147      ; 1.047      ;
; 0.717 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.147      ; 1.052      ;
; 0.718 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.146      ; 1.052      ;
; 0.722 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.147      ; 1.057      ;
; 0.723 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.147      ; 1.058      ;
; 0.728 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.146      ; 1.062      ;
; 0.734 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.146      ; 1.068      ;
; 0.734 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.146      ; 1.068      ;
; 0.735 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.147      ; 1.070      ;
; 0.735 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.146      ; 1.069      ;
; 0.735 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.965      ;
; 0.736 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.147      ; 1.071      ;
; 0.739 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.146      ; 1.073      ;
; 0.739 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.969      ;
; 0.741 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.147      ; 1.076      ;
; 0.741 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.147      ; 1.076      ;
; 0.743 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.146      ; 1.077      ;
; 0.752 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.147      ; 1.087      ;
; 0.753 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.983      ;
; 0.789 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.151      ; 1.128      ;
; 0.789 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.019      ;
; 0.832 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.062      ;
; 0.832 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.062      ;
; 0.860 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.146      ; 1.194      ;
; 0.932 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.146      ; 1.266      ;
; 0.938 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.167      ;
; 0.999 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.239      ;
; 1.002 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.230      ;
; 1.003 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.231      ;
; 1.004 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.232      ;
; 1.075 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.303      ;
; 1.079 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.307      ;
; 1.101 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.329      ;
; 1.349 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.574      ;
; 1.350 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.575      ;
; 1.352 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.577      ;
; 1.353 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.578      ;
; 1.425 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.655      ;
; 1.428 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.658      ;
; 1.429 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.659      ;
; 1.434 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.653      ;
; 1.486 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.716      ;
; 1.507 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.737      ;
; 1.517 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.747      ;
; 1.523 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.753      ;
; 1.533 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.763      ;
; 1.543 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.768      ;
; 1.751 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.968      ;
; 1.751 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.968      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                                              ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.927  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 36.045 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary                                              ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.179 ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.179 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.782  ; 0.000         ;
; sys_clk                                                  ; 9.618  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.782 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.927 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.057     ; 0.773      ;
; 2.936 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.057     ; 0.764      ;
; 2.998 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.053     ; 0.706      ;
; 3.007 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.053     ; 0.697      ;
; 3.066 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.060     ; 0.816      ;
; 3.089 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.061     ; 0.792      ;
; 3.106 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.057     ; 0.779      ;
; 3.107 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.053     ; 0.597      ;
; 3.111 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.057     ; 0.774      ;
; 3.122 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.052     ; 0.583      ;
; 3.211 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.054     ; 0.492      ;
; 3.220 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.054     ; 0.483      ;
; 3.373 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.054     ; 0.515      ;
; 3.374 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.054     ; 0.514      ;
; 3.378 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.054     ; 0.510      ;
; 3.379 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.054     ; 0.509      ;
; 6.569 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.044     ; 1.375      ;
; 6.631 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 1.319      ;
; 6.633 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 1.317      ;
; 6.634 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 1.316      ;
; 6.636 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 1.314      ;
; 6.710 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.044     ; 1.234      ;
; 6.715 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.044     ; 1.229      ;
; 6.715 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.044     ; 1.229      ;
; 6.715 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 1.235      ;
; 6.821 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 1.128      ;
; 6.857 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 1.096      ;
; 6.868 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 1.085      ;
; 6.869 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 1.084      ;
; 6.881 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 1.072      ;
; 6.920 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.042     ; 1.026      ;
; 6.965 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 0.988      ;
; 6.974 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 0.979      ;
; 6.975 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 0.978      ;
; 6.978 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 0.971      ;
; 6.979 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 0.974      ;
; 6.979 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 0.970      ;
; 6.981 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 0.968      ;
; 6.983 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.039     ; 0.966      ;
; 7.124 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.827      ;
; 7.136 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.815      ;
; 7.142 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.809      ;
; 7.167 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 0.734      ;
; 7.183 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.027     ; 0.778      ;
; 7.190 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.089     ; 0.709      ;
; 7.212 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.739      ;
; 7.214 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.737      ;
; 7.216 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.735      ;
; 7.235 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 0.670      ;
; 7.254 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 0.700      ;
; 7.281 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.088     ; 0.619      ;
; 7.287 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.088     ; 0.613      ;
; 7.288 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 0.613      ;
; 7.288 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 0.613      ;
; 7.289 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 0.612      ;
; 7.290 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.088     ; 0.610      ;
; 7.290 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 0.611      ;
; 7.291 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 0.610      ;
; 7.291 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 0.610      ;
; 7.292 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 0.609      ;
; 7.294 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 0.607      ;
; 7.295 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.089     ; 0.604      ;
; 7.296 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 0.657      ;
; 7.297 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 0.656      ;
; 7.298 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 0.603      ;
; 7.299 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 0.602      ;
; 7.300 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.087     ; 0.601      ;
; 7.300 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.088     ; 0.600      ;
; 7.301 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.088     ; 0.599      ;
; 7.302 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.088     ; 0.598      ;
; 7.302 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.088     ; 0.598      ;
; 7.306 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.088     ; 0.594      ;
; 7.309 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.088     ; 0.591      ;
; 7.310 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.088     ; 0.590      ;
; 7.311 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.088     ; 0.589      ;
; 7.311 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.088     ; 0.589      ;
; 7.316 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.088     ; 0.584      ;
; 7.317 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.088     ; 0.583      ;
; 7.319 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.088     ; 0.581      ;
; 7.381 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 0.572      ;
; 7.384 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 0.569      ;
; 7.387 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 0.566      ;
; 7.387 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 0.566      ;
; 7.388 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 0.565      ;
; 7.406 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 0.547      ;
; 7.406 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 0.547      ;
; 7.431 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 0.522      ;
; 7.431 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 0.522      ;
; 7.432 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 0.522      ;
; 7.433 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 0.521      ;
; 7.434 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 0.519      ;
; 7.434 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 0.519      ;
; 7.434 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 0.519      ;
; 7.435 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 0.518      ;
; 7.435 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 0.518      ;
; 7.436 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 0.517      ;
; 7.437 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 0.517      ;
; 7.442 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 0.511      ;
; 7.445 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 0.508      ;
; 7.445 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 0.508      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+--------+--------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 36.045 ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                       ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.906      ;
; 36.101 ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                       ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.850      ;
; 36.101 ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                       ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.850      ;
; 36.136 ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                       ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.815      ;
; 36.192 ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                       ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.757      ;
; 36.192 ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                       ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.759      ;
; 36.192 ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                       ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.759      ;
; 36.197 ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                       ; vga_pic:vga_pic_inst|pix_data[4]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.754      ;
; 36.197 ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                       ; vga_pic:vga_pic_inst|pix_data[0]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.754      ;
; 36.248 ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                       ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.701      ;
; 36.248 ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                       ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.701      ;
; 36.288 ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                       ; vga_pic:vga_pic_inst|pix_data[4]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.663      ;
; 36.288 ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                       ; vga_pic:vga_pic_inst|pix_data[0]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.663      ;
; 36.344 ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                       ; vga_pic:vga_pic_inst|pix_data[4]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.605      ;
; 36.344 ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                       ; vga_pic:vga_pic_inst|pix_data[0]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.605      ;
; 36.357 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.595      ;
; 36.361 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.591      ;
; 36.367 ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                       ; vga_pic:vga_pic_inst|pix_data[9]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.584      ;
; 36.401 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 3.545      ;
; 36.405 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 3.541      ;
; 36.408 ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                       ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.541      ;
; 36.443 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                        ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.507      ;
; 36.444 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                        ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.506      ;
; 36.458 ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                       ; vga_pic:vga_pic_inst|pix_data[9]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.493      ;
; 36.464 ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                       ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.485      ;
; 36.464 ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                       ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.485      ;
; 36.474 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                        ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.477      ;
; 36.485 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.467      ;
; 36.488 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 3.458      ;
; 36.492 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 3.454      ;
; 36.493 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                        ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.458      ;
; 36.499 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                        ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.451      ;
; 36.499 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                        ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.451      ;
; 36.500 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                        ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.450      ;
; 36.500 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                        ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.450      ;
; 36.512 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.438      ;
; 36.514 ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                       ; vga_pic:vga_pic_inst|pix_data[9]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.435      ;
; 36.516 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.434      ;
; 36.524 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                        ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.426      ;
; 36.529 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 3.417      ;
; 36.530 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                        ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.421      ;
; 36.530 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                        ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.421      ;
; 36.549 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                        ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.402      ;
; 36.549 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                        ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.402      ;
; 36.560 ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                       ; vga_pic:vga_pic_inst|pix_data[4]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.389      ;
; 36.560 ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                       ; vga_pic:vga_pic_inst|pix_data[0]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.389      ;
; 36.580 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                        ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.370      ;
; 36.580 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                        ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.370      ;
; 36.582 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                        ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.368      ;
; 36.595 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                        ; vga_pic:vga_pic_inst|pix_data[4]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.355      ;
; 36.595 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                        ; vga_pic:vga_pic_inst|pix_data[0]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.355      ;
; 36.596 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                        ; vga_pic:vga_pic_inst|pix_data[4]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.354      ;
; 36.596 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                        ; vga_pic:vga_pic_inst|pix_data[0]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.354      ;
; 36.598 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.355      ;
; 36.602 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.351      ;
; 36.613 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.340      ;
; 36.616 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 3.330      ;
; 36.617 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.336      ;
; 36.617 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.336      ;
; 36.621 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.332      ;
; 36.624 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                        ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.327      ;
; 36.626 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                        ; vga_pic:vga_pic_inst|pix_data[4]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.325      ;
; 36.626 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                        ; vga_pic:vga_pic_inst|pix_data[0]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.325      ;
; 36.627 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                        ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.324      ;
; 36.638 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                        ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.312      ;
; 36.638 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                        ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.312      ;
; 36.640 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.310      ;
; 36.645 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                        ; vga_pic:vga_pic_inst|pix_data[4]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.306      ;
; 36.645 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                        ; vga_pic:vga_pic_inst|pix_data[0]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.306      ;
; 36.670 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]    ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 3.284      ;
; 36.674 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]    ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 3.280      ;
; 36.676 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                        ; vga_pic:vga_pic_inst|pix_data[4]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.274      ;
; 36.676 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                        ; vga_pic:vga_pic_inst|pix_data[0]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.274      ;
; 36.680 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                        ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.271      ;
; 36.680 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                        ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.271      ;
; 36.683 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                        ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.268      ;
; 36.683 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                        ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.268      ;
; 36.684 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                        ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.267      ;
; 36.690 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.263      ;
; 36.694 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.259      ;
; 36.699 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.253      ;
; 36.707 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]    ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.246      ;
; 36.711 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]    ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.242      ;
; 36.719 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]    ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.234      ;
; 36.723 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]    ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.230      ;
; 36.726 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                        ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.224      ;
; 36.730 ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                       ; vga_pic:vga_pic_inst|pix_data[9]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.219      ;
; 36.734 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                        ; vga_pic:vga_pic_inst|pix_data[4]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.216      ;
; 36.734 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                        ; vga_pic:vga_pic_inst|pix_data[0]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.216      ;
; 36.740 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                        ; vga_pic:vga_pic_inst|pix_data[15]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.211      ;
; 36.740 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                        ; vga_pic:vga_pic_inst|pix_data[13]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.211      ;
; 36.743 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[1] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 3.203      ;
; 36.749 ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                        ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.200      ;
; 36.754 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                        ; vga_pic:vga_pic_inst|pix_data[10]                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.197      ;
; 36.765 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                        ; vga_pic:vga_pic_inst|pix_data[9]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.185      ;
; 36.766 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                        ; vga_pic:vga_pic_inst|pix_data[9]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 3.184      ;
; 36.770 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]    ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 3.184      ;
; 36.774 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]    ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 3.180      ;
; 36.776 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                        ; vga_pic:vga_pic_inst|pix_data[4]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.175      ;
; 36.776 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                        ; vga_pic:vga_pic_inst|pix_data[0]                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.175      ;
+--------+--------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.179 ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                            ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                             ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                             ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.296      ;
; 0.180 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                             ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                            ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                             ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                             ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                             ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                             ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                             ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                             ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                             ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.184 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[3]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[3]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.301      ;
; 0.184 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[3]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.300      ;
; 0.186 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[5]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.302      ;
; 0.187 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_reg[1]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[1]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.304      ;
; 0.209 ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.325      ;
; 0.249 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_reg[8]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[8]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.366      ;
; 0.250 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[5]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.367      ;
; 0.250 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[4]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.367      ;
; 0.252 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg1        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg2        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.369      ;
; 0.256 ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.372      ;
; 0.259 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg1        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg2        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.375      ;
; 0.261 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg1        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg2        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.377      ;
; 0.262 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_reg[3]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[3]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.379      ;
; 0.267 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[8]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.384      ;
; 0.283 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[1]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.400      ;
; 0.286 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[7]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.402      ;
; 0.288 ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                            ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.289 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.291 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.408      ;
; 0.291 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[2]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.407      ;
; 0.292 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.408      ;
; 0.293 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.409      ;
; 0.294 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.410      ;
; 0.299 ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.415      ;
; 0.299 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.415      ;
; 0.300 ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                            ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.416      ;
; 0.304 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.420      ;
; 0.336 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[8]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.450      ;
; 0.356 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[3] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.474      ;
; 0.357 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[3] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.475      ;
; 0.358 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[3] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[3]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.476      ;
; 0.367 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[5]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.484      ;
; 0.368 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.485      ;
; 0.368 ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.484      ;
; 0.368 ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.484      ;
; 0.368 ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.484      ;
; 0.374 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[1]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.492      ;
; 0.379 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.495      ;
; 0.392 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[8]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.506      ;
; 0.395 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[8]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.509      ;
; 0.398 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[4]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[4]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.512      ;
; 0.400 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_reg[2] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[2]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.515      ;
; 0.401 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[8]     ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[6]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.515      ;
; 0.403 ; vga_pic:vga_pic_inst|pix_data[8]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.527      ;
; 0.411 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.529      ;
; 0.412 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[4] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.530      ;
; 0.433 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.551      ;
; 0.434 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.552      ;
; 0.434 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.550      ;
; 0.435 ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.551      ;
; 0.435 ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.551      ;
; 0.435 ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.551      ;
; 0.436 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.554      ;
; 0.436 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.552      ;
; 0.437 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.553      ;
; 0.442 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.558      ;
; 0.446 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.562      ;
; 0.447 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.563      ;
; 0.448 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.564      ;
; 0.449 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.565      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                            ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.569      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.569      ;
; 0.463 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg1        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.579      ;
; 0.465 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.581      ;
; 0.465 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg2        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.582      ;
; 0.467 ; vga_pic:vga_pic_inst|pix_data[9]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.591      ;
; 0.472 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[5]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.589      ;
; 0.474 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.481 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[3]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.599      ;
; 0.482 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[1]      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.600      ;
; 0.494 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.610      ;
; 0.495 ; vga_pic:vga_pic_inst|pix_data[15]                           ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.619      ;
; 0.496 ; vga_pic:vga_pic_inst|pix_data[15]                           ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.620      ;
; 0.496 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.612      ;
; 0.497 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.613      ;
; 0.497 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.614      ;
; 0.497 ; vga_pic:vga_pic_inst|pix_data[8]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_reg[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.621      ;
; 0.497 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.613      ;
; 0.499 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[3] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[4]     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.611      ;
; 0.503 ; vga_pic:vga_pic_inst|pix_data[0]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_reg[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.627      ;
; 0.503 ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.619      ;
; 0.504 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.620      ;
; 0.506 ; vga_pic:vga_pic_inst|pix_data[9]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_reg[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.630      ;
; 0.506 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.622      ;
; 0.507 ; vga_pic:vga_pic_inst|pix_data[0]                            ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.631      ;
; 0.508 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.624      ;
; 0.509 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.625      ;
; 0.511 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                             ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.627      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.179 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.183 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.300      ;
; 0.184 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.301      ;
; 0.184 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.301      ;
; 0.185 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.301      ;
; 0.185 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.301      ;
; 0.185 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.302      ;
; 0.186 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.302      ;
; 0.187 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.303      ;
; 0.187 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.304      ;
; 0.188 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.304      ;
; 0.189 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.306      ;
; 0.240 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.357      ;
; 0.240 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.357      ;
; 0.241 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.358      ;
; 0.245 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.362      ;
; 0.245 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.362      ;
; 0.269 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.459      ;
; 0.271 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.388      ;
; 0.272 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.462      ;
; 0.273 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.463      ;
; 0.273 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.463      ;
; 0.273 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.390      ;
; 0.274 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.391      ;
; 0.275 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.465      ;
; 0.276 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.393      ;
; 0.277 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.467      ;
; 0.277 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.394      ;
; 0.277 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.394      ;
; 0.277 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.394      ;
; 0.277 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.394      ;
; 0.278 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.395      ;
; 0.278 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.395      ;
; 0.279 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.396      ;
; 0.279 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.396      ;
; 0.279 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.396      ;
; 0.282 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.472      ;
; 0.282 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.472      ;
; 0.282 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.472      ;
; 0.284 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.401      ;
; 0.284 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.401      ;
; 0.285 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.401      ;
; 0.285 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.402      ;
; 0.287 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.477      ;
; 0.298 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.414      ;
; 0.300 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.416      ;
; 0.301 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.417      ;
; 0.313 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.430      ;
; 0.315 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.504      ;
; 0.316 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.505      ;
; 0.317 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.507      ;
; 0.321 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.510      ;
; 0.321 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.511      ;
; 0.323 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.512      ;
; 0.324 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.512      ;
; 0.327 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.517      ;
; 0.327 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.516      ;
; 0.327 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.516      ;
; 0.328 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.518      ;
; 0.328 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.517      ;
; 0.328 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.445      ;
; 0.330 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.519      ;
; 0.332 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.521      ;
; 0.332 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.521      ;
; 0.333 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.522      ;
; 0.333 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.523      ;
; 0.350 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.467      ;
; 0.351 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.468      ;
; 0.352 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.469      ;
; 0.373 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.490      ;
; 0.376 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.570      ;
; 0.402 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.519      ;
; 0.402 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.519      ;
; 0.412 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.600      ;
; 0.435 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.624      ;
; 0.458 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.574      ;
; 0.494 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.618      ;
; 0.496 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.611      ;
; 0.498 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.613      ;
; 0.499 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.614      ;
; 0.537 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.652      ;
; 0.547 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.662      ;
; 0.552 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.667      ;
; 0.705 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 0.817      ;
; 0.706 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 0.818      ;
; 0.707 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 0.819      ;
; 0.709 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 0.821      ;
; 0.715 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.832      ;
; 0.718 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.835      ;
; 0.719 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.836      ;
; 0.731 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.848      ;
; 0.745 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 0.854      ;
; 0.756 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.873      ;
; 0.764 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.881      ;
; 0.764 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.881      ;
; 0.772 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.889      ;
; 0.806 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 0.918      ;
; 0.934 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 1.047      ;
; 0.937 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 1.044      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 1.709  ; 0.179 ; N/A      ; N/A     ; 3.707               ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.578 ; 0.179 ; N/A      ; N/A     ; 19.707              ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.709  ; 0.179 ; N/A      ; N/A     ; 3.707               ;
;  sys_clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.618               ;
; Design-wide TNS                                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sys_clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ddc_scl        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ddc_sda        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_p     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ddc_scl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.34 V              ; -0.00664 V          ; 0.204 V                              ; 0.106 V                              ; 2.63e-09 s                  ; 2.46e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.34 V             ; -0.00664 V         ; 0.204 V                             ; 0.106 V                             ; 2.63e-09 s                 ; 2.46e-09 s                 ; No                        ; Yes                       ;
; ddc_sda        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; tmds_clk_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; tmds_data_p[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; tmds_data_p[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; tmds_data_p[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; tmds_data_n[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; tmds_data_n[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; tmds_data_n[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0798 V           ; 0.13 V                               ; 0.103 V                              ; 2.71e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0798 V          ; 0.13 V                              ; 0.103 V                             ; 2.71e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.64e-09 V                   ; 2.39 V              ; -0.00331 V          ; 0.132 V                              ; 0.006 V                              ; 4.59e-10 s                  ; 5.62e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.64e-09 V                  ; 2.39 V             ; -0.00331 V         ; 0.132 V                             ; 0.006 V                             ; 4.59e-10 s                 ; 5.62e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ddc_scl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.33 V              ; -0.00252 V          ; 0.116 V                              ; 0.051 V                              ; 3.6e-09 s                   ; 3.43e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.33 V             ; -0.00252 V         ; 0.116 V                             ; 0.051 V                             ; 3.6e-09 s                  ; 3.43e-09 s                 ; Yes                       ; Yes                       ;
; ddc_sda        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.0071 V           ; 0.116 V                              ; 0.028 V                              ; 4.61e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.0071 V          ; 0.116 V                             ; 0.028 V                             ; 4.61e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; tmds_clk_p     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.77e-07 V                   ; 2.35 V              ; -0.00801 V          ; 0.087 V                              ; 0.01 V                               ; 4.39e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.77e-07 V                  ; 2.35 V             ; -0.00801 V         ; 0.087 V                             ; 0.01 V                              ; 4.39e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.28e-06 V                   ; 2.34 V              ; -0.00738 V          ; 0.097 V                              ; 0.024 V                              ; 6.41e-10 s                  ; 8.13e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.28e-06 V                  ; 2.34 V             ; -0.00738 V         ; 0.097 V                             ; 0.024 V                             ; 6.41e-10 s                 ; 8.13e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ddc_scl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.65 V              ; -0.0149 V           ; 0.207 V                              ; 0.176 V                              ; 2.15e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.65 V             ; -0.0149 V          ; 0.207 V                             ; 0.176 V                             ; 2.15e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; ddc_sda        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; tmds_clk_p     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; tmds_clk_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; tmds_data_p[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; tmds_data_p[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; tmds_data_p[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; tmds_data_n[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; tmds_data_n[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; tmds_data_n[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.87e-09 V                   ; 2.79 V              ; -0.0524 V           ; 0.19 V                               ; 0.066 V                              ; 2.63e-10 s                  ; 1.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.87e-09 V                  ; 2.79 V             ; -0.0524 V          ; 0.19 V                              ; 0.066 V                             ; 2.63e-10 s                 ; 1.96e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.91e-09 V                   ; 2.73 V              ; -0.0159 V           ; 0.231 V                              ; 0.026 V                              ; 2.89e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.91e-09 V                  ; 2.73 V             ; -0.0159 V          ; 0.231 V                             ; 0.026 V                             ; 2.89e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 13010    ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 30       ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 78       ; 0        ; 16       ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 13010    ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 30       ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 78       ; 0        ; 16       ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 123   ; 123  ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                          ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; Target                                                   ; Clock                                                    ; Type      ; Status      ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; sys_clk                                                  ; sys_clk                                                  ; Base      ; Constrained ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; sys_rst_n  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; tmds_clk_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_clk_p     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_n[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_n[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_n[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_p[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_p[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_p[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; sys_rst_n  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; tmds_clk_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_clk_p     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_n[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_n[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_n[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_p[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_p[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_p[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Thu Jan 21 22:40:16 2021
Info: Command: quartus_sta hdmi_colorbar -c hdmi_colorbar
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'hdmi_colorbar.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]} {clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]} {clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Info (332146): Worst-case setup slack is 1.709
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.709               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    31.578               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.417
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.417               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.417               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.713
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.713               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.881               0.000 sys_clk 
    Info (332119):    19.713               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.946
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.946               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    32.527               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.344
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.344               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.344               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.707
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.707               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.883               0.000 sys_clk 
    Info (332119):    19.707               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.927
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.927               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    36.045               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.179               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.782
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.782               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.618               0.000 sys_clk 
    Info (332119):    19.782               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4798 megabytes
    Info: Processing ended: Thu Jan 21 22:40:28 2021
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:02


