Last Modified Date & Time: 04/28/2017 12:49:46

ADC_SingleEndedMode01: TopDesign.cysch
	ADC_DelSig_1 [v2.30] to [v3.20]
	Pin_1 [v1.90] to [v2.20]
	Pin_2 [v1.90] to [v2.20]
	LCD [v1.90] to [v2.20]
	Clock_1 [v2.0] to [v2.20]
	Clock_2 [v2.0] to [v2.20]
	PWM [v2.40] to [v3.30]

ADC_SingleEndedMode01: ADC_SingleEndedMode01.cydwr
	cy_boot [v3.40] to [v5.50]
	LIN_Dynamic [v3.30] to [v3.40]


