L -925 -825 -950 -850 -1 0
L -900 -850 -925 -825 -1 0
L -925 -875 -900 -850 -1 0
L -950 -850 -925 -875 -1 0
L -925 0 -950 -25 -1 0
L -900 -25 -925 0 -1 0
L -925 -50 -900 -25 -1 0
L -950 -25 -925 -50 -1 0
L -925 425 -950 400 -1 0
L -900 425 -925 425 -1 0
L -900 375 -900 425 -1 0
L -925 375 -900 375 -1 0
L -950 400 -925 375 -1 0
L 875 750 850 725 -1 0
L 900 725 875 750 -1 0
L 875 700 900 725 -1 0
L 850 725 875 700 -1 0
L -950 850 -950 -950 -1 0
L 900 850 -950 850 -1 0
L 900 -950 900 850 -1 0
L -950 -950 900 -950 -1 0
C -950 -850 "TIMING<27..0>" -975 -850 0 0 28 0 R
X "PIN_TEXT" "TIMING<27..0>" -890 -864 0.00 0.00 28 0 0 0 0 0 1 0 1
X "VHDL_MODE" "INOUT" -950 -850 0.00 0.00 10 0 0 0 0 0 0 0 0
C 900 725 "BP<180..0>" 925 725 0 0 28 0 L
X "PIN_TEXT" "BP<180..0>" 840 711 0.00 0.00 28 0 0 2 0 0 1 0 1
X "VHDL_MODE" "INOUT" 900 725 0.00 0.00 10 0 0 0 0 0 0 0 0
C -950 400 "FPGA_PG" -975 400 0 0 28 0 R
X "PIN_TEXT" "FPGA_PG" -890 386 0.00 0.00 28 0 0 0 0 0 1 0 1
X "VHDL_MODE" "OUT" -950 400 0.00 0.00 10 0 0 0 0 0 0 0 0
C -950 -25 "SFP<29..0>" -975 -25 0 0 28 0 R
X "PIN_TEXT" "SFP<29..0>" -890 -39 0.00 0.00 28 0 0 0 0 0 1 0 1
X "VHDL_MODE" "INOUT" -950 -25 0.00 0.00 10 0 0 0 0 0 0 0 0
P "$LOCATION" "05 TRENZ TE0712 FPGA MODULE" -950 853 0.00 0.00 50 0 0 0 0 0 0 0 0
