// Seed: 49130748
module module_0 (
    output supply0 id_0,
    output tri0 id_1,
    input wire id_2,
    input wire id_3,
    input wor id_4,
    output wor id_5,
    output supply0 id_6,
    input supply0 id_7,
    output tri id_8,
    input wire id_9,
    input tri id_10,
    output tri0 id_11,
    input tri id_12,
    output wor id_13,
    output tri1 id_14,
    input tri0 id_15,
    output tri id_16,
    output wand id_17,
    input supply1 id_18,
    input supply1 id_19,
    input wire id_20,
    input tri0 id_21,
    output tri0 id_22,
    output tri0 id_23,
    input tri id_24,
    input supply0 id_25,
    input wor id_26,
    input wor id_27,
    input supply1 id_28
);
  assign id_23 = id_4;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output tri id_2,
    output supply1 id_3,
    input tri id_4,
    id_14,
    input uwire id_5,
    input wor id_6,
    input tri id_7,
    input tri id_8,
    input supply0 id_9,
    output uwire id_10,
    output logic id_11,
    input wand id_12
);
  supply0 id_15 = -1, id_16;
  supply0 id_17 = -1'b0;
  assign id_14 = -1 & -1'b0;
  uwire id_18, id_19;
  parameter id_20 = "";
  assign id_18 = -1;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_6,
      id_4,
      id_6,
      id_2,
      id_3,
      id_9,
      id_16,
      id_9,
      id_6,
      id_15,
      id_1,
      id_15,
      id_2,
      id_0,
      id_2,
      id_3,
      id_5,
      id_15,
      id_1,
      id_5,
      id_16,
      id_15,
      id_6,
      id_4,
      id_0,
      id_0,
      id_6
  );
  always id_11 <= #(1'h0) 'b0;
  assign id_2 = id_16;
endmodule
