// Seed: 2679482527
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    output supply1 id_2,
    input tri id_3,
    output wor id_4,
    input tri1 id_5
);
  assign id_2 = id_3;
  always
    for (id_1 = 1; 1; id_2 = id_5) begin
      #(id_3) begin
        if (id_3) $display(1'b0);
      end
    end
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    output wor   id_2,
    output uwire id_3,
    output uwire id_4,
    input  logic id_5,
    input  uwire id_6
);
  reg id_8, id_9;
  module_0(
      id_0, id_3, id_4, id_0, id_3, id_1
  );
  always @(posedge id_5 * id_9)
    if ((~1'b0))
      if ("") begin
        if (1) id_8 <= id_5;
        id_8 <= 1;
      end else begin
        id_8 <= 1;
      end
endmodule
