#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Feb 28 11:55:47 2020
# Process ID: 7352
# Current directory: F:/DAKSHA/CommSrcs/FPGA/CZT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13128 F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.xpr
# Log file: F:/DAKSHA/CommSrcs/FPGA/CZT/vivado.log
# Journal file: F:/DAKSHA/CommSrcs/FPGA/CZT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/DAKSHA/CommSrcs/FPGA/ip_repo/CZT_SPI_Comm_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/DAKSHA/CommSrcs/FPGA/ip_repo/CZT_SPI_Comm_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/FPGA/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 858.801 ; gain = 257.305
update_compile_order -fileset sources_1
update_module_reference BD_wo_axi_Time_Stamp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/DAKSHA/CommSrcs/FPGA/ip_repo/CZT_SPI_Comm_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/DAKSHA/CommSrcs/FPGA/ip_repo/CZT_SPI_Comm_1.0'.
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - axi_clock_converter_0
Adding component instance block -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:module_ref:CZT_SPI_Comm:1.0 - CZT_SPI_Comm_0
Adding component instance block -- xilinx.com:module_ref:Serial_to_Parallel:1.0 - Serial_to_Parallel_0
Adding component instance block -- xilinx.com:module_ref:Time_Stamp:1.0 - Time_Stamp_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - FIFO_Full_Empty
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - FIFO_Read_Data
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - Cmd_Out
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - CZT_WR_Req
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - CZT_Data_RW
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - CZT_SPI_Comm_ILA
Adding component instance block -- xilinx.com:ip:ila:6.2 - FIFO_ILA
INFO: [xilinx.com:ip:ila:6.2-6] /FIFO_ILA: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_aresetn(rst) and /fifo_generator_0/rd_en(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_aresetn(rst) and /fifo_generator_0/wr_en(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_aresetn(rst) and /fifo_generator_0/rst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /CZT_SPI_Comm_0/m_axis_tlast(undef) and /fifo_generator_0/wr_clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /FIFO_Read_Data/gpio2_io_o(undef) and /fifo_generator_0/rd_clk(clk)
Successfully read diagram <BD_wo_axi> from BD file <F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/BD_wo_axi.bd>
Upgrading 'F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/BD_wo_axi.bd'
INFO: [IP_Flow 19-3420] Updated BD_wo_axi_Time_Stamp_0_0 to use current project options
Wrote  : <F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.srcs\sources_1\bd\BD_wo_axi\BD_wo_axi.bd> 
Wrote  : <F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ui/bd_88f27708.ui> 
upgrade_ip: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1005.508 ; gain = 111.988
update_module_reference: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1005.508 ; gain = 111.988
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {525} CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {50} CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {650} CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {30} CONFIG.PCW_EN_CLK2_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
disconnect_bd_net /processing_system7_0_FCLK_CLK1 [get_bd_pins CZT_SPI_Comm_ILA/clk]
disconnect_bd_net /processing_system7_0_FCLK_CLK1 [get_bd_pins FIFO_ILA/clk]
undo
INFO: [Common 17-17] undo 'disconnect_bd_net /processing_system7_0_FCLK_CLK1 [get_bd_pins FIFO_ILA/clk]'
undo
INFO: [Common 17-17] undo 'disconnect_bd_net /processing_system7_0_FCLK_CLK1 [get_bd_pins CZT_SPI_Comm_ILA/clk]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {525} CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {50} CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {650} CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {30} CONFIG.PCW_EN_CLK2_PORT {1}] [get_bd_cells processing_system7_0]'
INFO: [Common 17-17] undo 'startgroup'
redo
INFO: [Common 17-16] redo 'startgroup'
INFO: [Common 17-16] redo 'set_property -dict [list CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {525} CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {50} CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {650} CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {30} CONFIG.PCW_EN_CLK2_PORT {1}] [get_bd_cells processing_system7_0]'
INFO: [Common 17-16] redo 'endgroup'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_PROBE0_WIDTH {32} CONFIG.C_NUM_OF_PROBES {6} CONFIG.C_ENABLE_ILA_AXI_MON {false} CONFIG.C_MONITOR_TYPE {Native}] [get_bd_cells ila_0]
set_property location {9.5 3379 721} [get_bd_cells ila_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK2] [get_bd_pins ila_0/clk]
connect_bd_net [get_bd_pins ila_0/probe0] [get_bd_pins CZT_SPI_Comm_0/SSbar]
connect_bd_net [get_bd_pins ila_0/probe1] [get_bd_pins CZT_SPI_Comm_0/MOSI]
connect_bd_net [get_bd_ports MISO_0] [get_bd_pins ila_0/probe2]
connect_bd_net [get_bd_pins ila_0/probe3] [get_bd_pins CZT_SPI_Comm_0/data_read]
connect_bd_net [get_bd_pins ila_0/probe4] [get_bd_pins CZT_SPI_Comm_0/rd_avail]
connect_bd_net [get_bd_pins ila_0/probe5] [get_bd_pins CZT_WR_Req/gpio2_io_o]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_PROBE3_WIDTH {32} CONFIG.C_PROBE0_WIDTH {1}] [get_bd_cells ila_0]
endgroup
delete_bd_objs [get_bd_cells CZT_SPI_Comm_ILA]
set_property name CZT_SPI_Comm_ILA [get_bd_cells ila_0]
regenerate_bd_layout -routing
disconnect_bd_net /processing_system7_0_FCLK_CLK1 [get_bd_pins FIFO_ILA/clk]
connect_bd_net [get_bd_pins FIFO_ILA/clk] [get_bd_pins processing_system7_0/FCLK_CLK2]
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /Time_Stamp_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=BD_wo_axi_processing_system7_0_0_FCLK_CLK1 
set_property CONFIG.CLK_DOMAIN BD_wo_axi_processing_system7_0_0_FCLK_CLK2 [get_bd_pins /Time_Stamp_0/clk]
save_bd_design
Wrote  : <F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.srcs\sources_1\bd\BD_wo_axi\BD_wo_axi.bd> 
Wrote  : <F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ui/bd_88f27708.ui> 
set_property CONFIG.CLK_DOMAIN BD_wo_axi_processing_system7_0_0_FCLK_CLK1 [get_bd_pins /Time_Stamp_0/clk]
save_bd_design
Wrote  : <F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.srcs\sources_1\bd\BD_wo_axi\BD_wo_axi.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 6
WARNING: [BD 41-927] Following properties on pin /Time_Stamp_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=10000000 
Wrote  : <F:\DAKSHA\CommSrcs\FPGA\CZT\CZT.srcs\sources_1\bd\BD_wo_axi\BD_wo_axi.bd> 
VHDL Output written to : F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/synth/BD_wo_axi.vhd
VHDL Output written to : F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/sim/BD_wo_axi.vhd
VHDL Output written to : F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/hdl/BD_wo_axi_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_clock_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CZT_SPI_Comm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Serial_to_Parallel_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Time_Stamp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FIFO_Full_Empty .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FIFO_Read_Data .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cmd_Out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CZT_WR_Req .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CZT_Data_RW .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_ila_0_1/BD_wo_axi_ila_0_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block FIFO_ILA .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_ila_0_2/BD_wo_axi_ila_0_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block CZT_SPI_Comm_ILA .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_auto_pc_0/BD_wo_axi_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/hw_handoff/BD_wo_axi.hwh
Generated Block Design Tcl file F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/hw_handoff/BD_wo_axi_bd.tcl
Generated Hardware Definition File F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/synth/BD_wo_axi.hwdef
[Fri Feb 28 12:18:17 2020] Launched synth_1...
Run output will be captured here: F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1412.066 ; gain = 149.465
set_msg_config -suppress -id {BD 41-1731} 
set_msg_config -suppress -id {IP_Flow 19-3153} 
reset_msg_config  -ruleid {1} -suppress
reset_msg_config  -ruleid {2} -suppress
reset_msg_config  -ruleid {3} -suppress
reset_msg_config  -ruleid {4} -suppress
reset_msg_config  -ruleid {5} -suppress
reset_msg_config  -ruleid {6} -suppress
reset_msg_config  -ruleid {7} -suppress
reset_msg_config  -ruleid {8} -suppress
reset_msg_config  -ruleid {9} -suppress
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Feb 28 12:29:45 2020] Launched synth_1...
Run output will be captured here: F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Feb 28 12:36:30 2020] Launched synth_1...
Run output will be captured here: F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 572 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_processing_system7_0_0/BD_wo_axi_processing_system7_0_0.xdc] for cell 'BD_wo_axi_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.999990 which will be rounded to 1.000 to ensure it is an integer multiple of 1 picosecond [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_processing_system7_0_0/BD_wo_axi_processing_system7_0_0.xdc:27]
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_processing_system7_0_0/BD_wo_axi_processing_system7_0_0.xdc] for cell 'BD_wo_axi_i/processing_system7_0/inst'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_fifo_generator_0_0/BD_wo_axi_fifo_generator_0_0.xdc] for cell 'BD_wo_axi_i/fifo_generator_0/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_fifo_generator_0_0/BD_wo_axi_fifo_generator_0_0.xdc] for cell 'BD_wo_axi_i/fifo_generator_0/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_proc_sys_reset_0_0/BD_wo_axi_proc_sys_reset_0_0_board.xdc] for cell 'BD_wo_axi_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_proc_sys_reset_0_0/BD_wo_axi_proc_sys_reset_0_0_board.xdc] for cell 'BD_wo_axi_i/proc_sys_reset_0/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_proc_sys_reset_0_0/BD_wo_axi_proc_sys_reset_0_0.xdc] for cell 'BD_wo_axi_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_proc_sys_reset_0_0/BD_wo_axi_proc_sys_reset_0_0.xdc] for cell 'BD_wo_axi_i/proc_sys_reset_0/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_gpio_0_0/BD_wo_axi_axi_gpio_0_0_board.xdc] for cell 'BD_wo_axi_i/FIFO_Full_Empty/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_gpio_0_0/BD_wo_axi_axi_gpio_0_0_board.xdc] for cell 'BD_wo_axi_i/FIFO_Full_Empty/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_gpio_0_0/BD_wo_axi_axi_gpio_0_0.xdc] for cell 'BD_wo_axi_i/FIFO_Full_Empty/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_gpio_0_0/BD_wo_axi_axi_gpio_0_0.xdc] for cell 'BD_wo_axi_i/FIFO_Full_Empty/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_gpio_0_1/BD_wo_axi_axi_gpio_0_1_board.xdc] for cell 'BD_wo_axi_i/FIFO_Read_Data/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_gpio_0_1/BD_wo_axi_axi_gpio_0_1_board.xdc] for cell 'BD_wo_axi_i/FIFO_Read_Data/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_gpio_0_1/BD_wo_axi_axi_gpio_0_1.xdc] for cell 'BD_wo_axi_i/FIFO_Read_Data/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_gpio_0_1/BD_wo_axi_axi_gpio_0_1.xdc] for cell 'BD_wo_axi_i/FIFO_Read_Data/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_gpio_1_1/BD_wo_axi_axi_gpio_1_1_board.xdc] for cell 'BD_wo_axi_i/Cmd_Out/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_gpio_1_1/BD_wo_axi_axi_gpio_1_1_board.xdc] for cell 'BD_wo_axi_i/Cmd_Out/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_gpio_1_1/BD_wo_axi_axi_gpio_1_1.xdc] for cell 'BD_wo_axi_i/Cmd_Out/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_gpio_1_1/BD_wo_axi_axi_gpio_1_1.xdc] for cell 'BD_wo_axi_i/Cmd_Out/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_Cmd_Out_0/BD_wo_axi_Cmd_Out_0_board.xdc] for cell 'BD_wo_axi_i/CZT_WR_Req/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_Cmd_Out_0/BD_wo_axi_Cmd_Out_0_board.xdc] for cell 'BD_wo_axi_i/CZT_WR_Req/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_Cmd_Out_0/BD_wo_axi_Cmd_Out_0.xdc] for cell 'BD_wo_axi_i/CZT_WR_Req/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_Cmd_Out_0/BD_wo_axi_Cmd_Out_0.xdc] for cell 'BD_wo_axi_i/CZT_WR_Req/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_WR_Req_Out_0/BD_wo_axi_WR_Req_Out_0_board.xdc] for cell 'BD_wo_axi_i/CZT_Data_RW/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_WR_Req_Out_0/BD_wo_axi_WR_Req_Out_0_board.xdc] for cell 'BD_wo_axi_i/CZT_Data_RW/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_WR_Req_Out_0/BD_wo_axi_WR_Req_Out_0.xdc] for cell 'BD_wo_axi_i/CZT_Data_RW/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_WR_Req_Out_0/BD_wo_axi_WR_Req_Out_0.xdc] for cell 'BD_wo_axi_i/CZT_Data_RW/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_ila_0_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'BD_wo_axi_i/FIFO_ILA/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_ila_0_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'BD_wo_axi_i/FIFO_ILA/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'BD_wo_axi_i/FIFO_ILA/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'BD_wo_axi_i/FIFO_ILA/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_ila_0_2/ila_v6_2/constraints/ila_impl.xdc] for cell 'BD_wo_axi_i/CZT_SPI_Comm_ILA/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_ila_0_2/ila_v6_2/constraints/ila_impl.xdc] for cell 'BD_wo_axi_i/CZT_SPI_Comm_ILA/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_ila_0_2/ila_v6_2/constraints/ila.xdc] for cell 'BD_wo_axi_i/CZT_SPI_Comm_ILA/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_ila_0_2/ila_v6_2/constraints/ila.xdc] for cell 'BD_wo_axi_i/CZT_SPI_Comm_ILA/U0'
Parsing XDC File [F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/constrs_1/new/Zybo_Board_Constrs.xdc]
WARNING: [Vivado 12-584] No ports matched 'peripheral_aresetn'. [F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/constrs_1/new/Zybo_Board_Constrs.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/constrs_1/new/Zybo_Board_Constrs.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'peripheral_aresetn'. [F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/constrs_1/new/Zybo_Board_Constrs.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/constrs_1/new/Zybo_Board_Constrs.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/constrs_1/new/Zybo_Board_Constrs.xdc]
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_clock_converter_0_0/BD_wo_axi_axi_clock_converter_0_0_clocks.xdc] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_clock_converter_0_0/BD_wo_axi_axi_clock_converter_0_0_clocks.xdc:16]
all_fanout: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2391.387 ; gain = 572.617
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_clock_converter_0_0/BD_wo_axi_axi_clock_converter_0_0_clocks.xdc] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_fifo_generator_0_0/BD_wo_axi_fifo_generator_0_0_clocks.xdc] for cell 'BD_wo_axi_i/fifo_generator_0/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_fifo_generator_0_0/BD_wo_axi_fifo_generator_0_0_clocks.xdc] for cell 'BD_wo_axi_i/fifo_generator_0/U0'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2391.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 276 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 232 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 44 instances

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2415.137 ; gain = 920.750
set_msg_config -suppress -id {Synth 8-3331} 
set_msg_config -suppress -id {IP_Flow 19-3153} 
set_msg_config -suppress -id {IP_Flow 19-2207} 
set_msg_config -suppress -id {IP_Flow 19-5463} 
set_msg_config -suppress -id {IP_Flow 19-5462} 
set_msg_config -suppress -id {IP_Flow 19-3480} 
set_msg_config -suppress -id {IP_Flow 19-1965} 
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
set_msg_config -suppress -id {Synth 8-3295} 
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_processing_system7_0_0/BD_wo_axi_processing_system7_0_0.xdc] for cell 'BD_wo_axi_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.999990 which will be rounded to 1.000 to ensure it is an integer multiple of 1 picosecond [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_processing_system7_0_0/BD_wo_axi_processing_system7_0_0.xdc:27]
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_processing_system7_0_0/BD_wo_axi_processing_system7_0_0.xdc] for cell 'BD_wo_axi_i/processing_system7_0/inst'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_fifo_generator_0_0/BD_wo_axi_fifo_generator_0_0.xdc] for cell 'BD_wo_axi_i/fifo_generator_0/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_fifo_generator_0_0/BD_wo_axi_fifo_generator_0_0.xdc] for cell 'BD_wo_axi_i/fifo_generator_0/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_proc_sys_reset_0_0/BD_wo_axi_proc_sys_reset_0_0_board.xdc] for cell 'BD_wo_axi_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_proc_sys_reset_0_0/BD_wo_axi_proc_sys_reset_0_0_board.xdc] for cell 'BD_wo_axi_i/proc_sys_reset_0/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_proc_sys_reset_0_0/BD_wo_axi_proc_sys_reset_0_0.xdc] for cell 'BD_wo_axi_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_proc_sys_reset_0_0/BD_wo_axi_proc_sys_reset_0_0.xdc] for cell 'BD_wo_axi_i/proc_sys_reset_0/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_gpio_0_0/BD_wo_axi_axi_gpio_0_0_board.xdc] for cell 'BD_wo_axi_i/FIFO_Full_Empty/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_gpio_0_0/BD_wo_axi_axi_gpio_0_0_board.xdc] for cell 'BD_wo_axi_i/FIFO_Full_Empty/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_gpio_0_0/BD_wo_axi_axi_gpio_0_0.xdc] for cell 'BD_wo_axi_i/FIFO_Full_Empty/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_gpio_0_0/BD_wo_axi_axi_gpio_0_0.xdc] for cell 'BD_wo_axi_i/FIFO_Full_Empty/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_gpio_0_1/BD_wo_axi_axi_gpio_0_1_board.xdc] for cell 'BD_wo_axi_i/FIFO_Read_Data/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_gpio_0_1/BD_wo_axi_axi_gpio_0_1_board.xdc] for cell 'BD_wo_axi_i/FIFO_Read_Data/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_gpio_0_1/BD_wo_axi_axi_gpio_0_1.xdc] for cell 'BD_wo_axi_i/FIFO_Read_Data/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_gpio_0_1/BD_wo_axi_axi_gpio_0_1.xdc] for cell 'BD_wo_axi_i/FIFO_Read_Data/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_gpio_1_1/BD_wo_axi_axi_gpio_1_1_board.xdc] for cell 'BD_wo_axi_i/Cmd_Out/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_gpio_1_1/BD_wo_axi_axi_gpio_1_1_board.xdc] for cell 'BD_wo_axi_i/Cmd_Out/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_gpio_1_1/BD_wo_axi_axi_gpio_1_1.xdc] for cell 'BD_wo_axi_i/Cmd_Out/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_gpio_1_1/BD_wo_axi_axi_gpio_1_1.xdc] for cell 'BD_wo_axi_i/Cmd_Out/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_Cmd_Out_0/BD_wo_axi_Cmd_Out_0_board.xdc] for cell 'BD_wo_axi_i/CZT_WR_Req/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_Cmd_Out_0/BD_wo_axi_Cmd_Out_0_board.xdc] for cell 'BD_wo_axi_i/CZT_WR_Req/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_Cmd_Out_0/BD_wo_axi_Cmd_Out_0.xdc] for cell 'BD_wo_axi_i/CZT_WR_Req/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_Cmd_Out_0/BD_wo_axi_Cmd_Out_0.xdc] for cell 'BD_wo_axi_i/CZT_WR_Req/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_WR_Req_Out_0/BD_wo_axi_WR_Req_Out_0_board.xdc] for cell 'BD_wo_axi_i/CZT_Data_RW/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_WR_Req_Out_0/BD_wo_axi_WR_Req_Out_0_board.xdc] for cell 'BD_wo_axi_i/CZT_Data_RW/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_WR_Req_Out_0/BD_wo_axi_WR_Req_Out_0.xdc] for cell 'BD_wo_axi_i/CZT_Data_RW/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_WR_Req_Out_0/BD_wo_axi_WR_Req_Out_0.xdc] for cell 'BD_wo_axi_i/CZT_Data_RW/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_ila_0_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'BD_wo_axi_i/FIFO_ILA/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_ila_0_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'BD_wo_axi_i/FIFO_ILA/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'BD_wo_axi_i/FIFO_ILA/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'BD_wo_axi_i/FIFO_ILA/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_ila_0_2/ila_v6_2/constraints/ila_impl.xdc] for cell 'BD_wo_axi_i/CZT_SPI_Comm_ILA/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_ila_0_2/ila_v6_2/constraints/ila_impl.xdc] for cell 'BD_wo_axi_i/CZT_SPI_Comm_ILA/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_ila_0_2/ila_v6_2/constraints/ila.xdc] for cell 'BD_wo_axi_i/CZT_SPI_Comm_ILA/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_ila_0_2/ila_v6_2/constraints/ila.xdc] for cell 'BD_wo_axi_i/CZT_SPI_Comm_ILA/U0'
Parsing XDC File [F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/constrs_1/new/Zybo_Board_Constrs.xdc]
WARNING: [Vivado 12-584] No ports matched 'peripheral_aresetn'. [F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/constrs_1/new/Zybo_Board_Constrs.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/constrs_1/new/Zybo_Board_Constrs.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'peripheral_aresetn'. [F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/constrs_1/new/Zybo_Board_Constrs.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/constrs_1/new/Zybo_Board_Constrs.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/constrs_1/new/Zybo_Board_Constrs.xdc]
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_clock_converter_0_0/BD_wo_axi_axi_clock_converter_0_0_clocks.xdc] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_clock_converter_0_0/BD_wo_axi_axi_clock_converter_0_0_clocks.xdc:16]
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_clock_converter_0_0/BD_wo_axi_axi_clock_converter_0_0_clocks.xdc] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_fifo_generator_0_0/BD_wo_axi_fifo_generator_0_0_clocks.xdc] for cell 'BD_wo_axi_i/fifo_generator_0/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_fifo_generator_0_0/BD_wo_axi_fifo_generator_0_0_clocks.xdc] for cell 'BD_wo_axi_i/fifo_generator_0/U0'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2512.301 ; gain = 22.270
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Feb 28 12:54:53 2020] Launched synth_1...
Run output will be captured here: F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 572 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_processing_system7_0_0/BD_wo_axi_processing_system7_0_0.xdc] for cell 'BD_wo_axi_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.999990 which will be rounded to 1.000 to ensure it is an integer multiple of 1 picosecond [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_processing_system7_0_0/BD_wo_axi_processing_system7_0_0.xdc:27]
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_processing_system7_0_0/BD_wo_axi_processing_system7_0_0.xdc] for cell 'BD_wo_axi_i/processing_system7_0/inst'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_fifo_generator_0_0/BD_wo_axi_fifo_generator_0_0.xdc] for cell 'BD_wo_axi_i/fifo_generator_0/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_fifo_generator_0_0/BD_wo_axi_fifo_generator_0_0.xdc] for cell 'BD_wo_axi_i/fifo_generator_0/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_proc_sys_reset_0_0/BD_wo_axi_proc_sys_reset_0_0_board.xdc] for cell 'BD_wo_axi_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_proc_sys_reset_0_0/BD_wo_axi_proc_sys_reset_0_0_board.xdc] for cell 'BD_wo_axi_i/proc_sys_reset_0/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_proc_sys_reset_0_0/BD_wo_axi_proc_sys_reset_0_0.xdc] for cell 'BD_wo_axi_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_proc_sys_reset_0_0/BD_wo_axi_proc_sys_reset_0_0.xdc] for cell 'BD_wo_axi_i/proc_sys_reset_0/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_gpio_0_0/BD_wo_axi_axi_gpio_0_0_board.xdc] for cell 'BD_wo_axi_i/FIFO_Full_Empty/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_gpio_0_0/BD_wo_axi_axi_gpio_0_0_board.xdc] for cell 'BD_wo_axi_i/FIFO_Full_Empty/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_gpio_0_0/BD_wo_axi_axi_gpio_0_0.xdc] for cell 'BD_wo_axi_i/FIFO_Full_Empty/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_gpio_0_0/BD_wo_axi_axi_gpio_0_0.xdc] for cell 'BD_wo_axi_i/FIFO_Full_Empty/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_gpio_0_1/BD_wo_axi_axi_gpio_0_1_board.xdc] for cell 'BD_wo_axi_i/FIFO_Read_Data/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_gpio_0_1/BD_wo_axi_axi_gpio_0_1_board.xdc] for cell 'BD_wo_axi_i/FIFO_Read_Data/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_gpio_0_1/BD_wo_axi_axi_gpio_0_1.xdc] for cell 'BD_wo_axi_i/FIFO_Read_Data/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_gpio_0_1/BD_wo_axi_axi_gpio_0_1.xdc] for cell 'BD_wo_axi_i/FIFO_Read_Data/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_gpio_1_1/BD_wo_axi_axi_gpio_1_1_board.xdc] for cell 'BD_wo_axi_i/Cmd_Out/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_gpio_1_1/BD_wo_axi_axi_gpio_1_1_board.xdc] for cell 'BD_wo_axi_i/Cmd_Out/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_gpio_1_1/BD_wo_axi_axi_gpio_1_1.xdc] for cell 'BD_wo_axi_i/Cmd_Out/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_gpio_1_1/BD_wo_axi_axi_gpio_1_1.xdc] for cell 'BD_wo_axi_i/Cmd_Out/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_Cmd_Out_0/BD_wo_axi_Cmd_Out_0_board.xdc] for cell 'BD_wo_axi_i/CZT_WR_Req/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_Cmd_Out_0/BD_wo_axi_Cmd_Out_0_board.xdc] for cell 'BD_wo_axi_i/CZT_WR_Req/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_Cmd_Out_0/BD_wo_axi_Cmd_Out_0.xdc] for cell 'BD_wo_axi_i/CZT_WR_Req/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_Cmd_Out_0/BD_wo_axi_Cmd_Out_0.xdc] for cell 'BD_wo_axi_i/CZT_WR_Req/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_WR_Req_Out_0/BD_wo_axi_WR_Req_Out_0_board.xdc] for cell 'BD_wo_axi_i/CZT_Data_RW/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_WR_Req_Out_0/BD_wo_axi_WR_Req_Out_0_board.xdc] for cell 'BD_wo_axi_i/CZT_Data_RW/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_WR_Req_Out_0/BD_wo_axi_WR_Req_Out_0.xdc] for cell 'BD_wo_axi_i/CZT_Data_RW/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_WR_Req_Out_0/BD_wo_axi_WR_Req_Out_0.xdc] for cell 'BD_wo_axi_i/CZT_Data_RW/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_ila_0_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'BD_wo_axi_i/FIFO_ILA/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_ila_0_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'BD_wo_axi_i/FIFO_ILA/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'BD_wo_axi_i/FIFO_ILA/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'BD_wo_axi_i/FIFO_ILA/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_ila_0_2/ila_v6_2/constraints/ila_impl.xdc] for cell 'BD_wo_axi_i/CZT_SPI_Comm_ILA/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_ila_0_2/ila_v6_2/constraints/ila_impl.xdc] for cell 'BD_wo_axi_i/CZT_SPI_Comm_ILA/U0'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_ila_0_2/ila_v6_2/constraints/ila.xdc] for cell 'BD_wo_axi_i/CZT_SPI_Comm_ILA/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_ila_0_2/ila_v6_2/constraints/ila.xdc] for cell 'BD_wo_axi_i/CZT_SPI_Comm_ILA/U0'
Parsing XDC File [F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/constrs_1/new/Zybo_Board_Constrs.xdc]
WARNING: [Vivado 12-584] No ports matched 'peripheral_aresetn'. [F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/constrs_1/new/Zybo_Board_Constrs.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/constrs_1/new/Zybo_Board_Constrs.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'peripheral_aresetn'. [F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/constrs_1/new/Zybo_Board_Constrs.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/constrs_1/new/Zybo_Board_Constrs.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/constrs_1/new/Zybo_Board_Constrs.xdc]
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_clock_converter_0_0/BD_wo_axi_axi_clock_converter_0_0_clocks.xdc] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_clock_converter_0_0/BD_wo_axi_axi_clock_converter_0_0_clocks.xdc:16]
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_axi_clock_converter_0_0/BD_wo_axi_axi_clock_converter_0_0_clocks.xdc] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst'
Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_fifo_generator_0_0/BD_wo_axi_fifo_generator_0_0_clocks.xdc] for cell 'BD_wo_axi_i/fifo_generator_0/U0'
Finished Parsing XDC File [f:/DAKSHA/CommSrcs/FPGA/CZT/CZT.srcs/sources_1/bd/BD_wo_axi/ip/BD_wo_axi_fifo_generator_0_0/BD_wo_axi_fifo_generator_0_0_clocks.xdc] for cell 'BD_wo_axi_i/fifo_generator_0/U0'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'BD_wo_axi_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [F:/FPGA/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'BD_wo_axi_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2567.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 276 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 232 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 44 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2567.242 ; gain = 54.941
reset_run synth_1
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Feb 28 13:03:21 2020] Launched synth_1...
Run output will be captured here: F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.runs/synth_1/runme.log
[Fri Feb 28 13:03:21 2020] Launched impl_1...
Run output will be captured here: F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 580 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2594.133 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2594.133 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2594.133 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 276 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 232 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 44 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2627.047 ; gain = 59.805
open_report: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2647.738 ; gain = 5.781
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Feb 28 13:55:12 2020] Launched impl_1...
Run output will be captured here: F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3469.227 ; gain = 13.734
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Zybo Z7/Digilent Zybo Z7]
ERROR: [Common 17-165] Too many positional options when parsing 'Z7', please type 'get_hw_targets -help' for usage info.
open_hw_target {localhost:3121/xilinx_tcf/Zybo Z7/Digilent Zybo Z7}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Zybo Z7/Digilent Zybo Z7
disconnect_hw_server localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Common 17-165] Too many positional options when parsing 'Z7', please type 'get_hw_targets -help' for usage info.
ERROR: [Common 17-165] Too many positional options when parsing 'Z7', please type 'get_hw_targets -help' for usage info.
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Zybo Z7/Digilent Zybo Z7]
ERROR: [Common 17-165] Too many positional options when parsing 'Z7', please type 'get_hw_targets -help' for usage info.
open_hw_target {localhost:3121/xilinx_tcf/Zybo Z7/Digilent Zybo Z7}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Zybo Z7/Digilent Zybo Z7
refresh_hw_device [lindex [get_hw_devices arm_dap_0] 0]
get_hw_targets -help
get_hw_targets

Description: 
Get a list of hardware targets.

Syntax: 
get_hw_targets  [-of_objects <args>] [-regexp] [-nocase] [-filter <arg>]
                [-quiet] [-verbose] [<patterns>]

Returns: 
hardware targets

Usage: 
  Name           Description
  --------------------------
  [-of_objects]  Get 'hw_target' objects of these types: 'hw_server'.
  [-regexp]      Patterns are full regular expressions
  [-nocase]      Perform case-insensitive matching. (valid only when -regexp 
                 specified)
  [-filter]      Filter list with expression
  [-quiet]       Ignore command errors
  [-verbose]     Suspend message limits during command execution
  [<patterns>]   Match the 'hw_target' objects against patterns.
                 Default: *

Categories: 
Hardware, Object

Description:

  Returns the available hardware targets of the connected hardware servers.

  The hardware target is a system board containing a JTAG chain of one or
  more Xilinx devices that you can program with a bitstream file, or use to
  debug your design. Connections between hardware targets on the system board
  and the Vivado Design Suite are managed by the Xilinx hardware server
  application, and the connect_hw_server command. Refer to Vivado Design
  Suite User Guide: Programming and Debugging (UG908) for a list of supported
  JTAG download cables and devices.

  Use the open_hw_target command to open a connection to one of the available
  hardware targets. The open target is automatically defined as the current
  hardware target. Alternatively, you can define the current target with the
  current_hw_target command, and then open a connection to the current
  target. The Vivado Design Suite directs programming and debug commands to
  the open target through the hardware server connection.

  This command returns a list of available hardware targets through all
  connected hardware servers, or returns an error if it fails.

Arguments:

  -of_objects <arg> - (Optional) Return the hardware targets of the specified
  hardware server. The hardware server must be specified as a hw_server
  object using the get_hw_servers commands.

  Note: The -of_objects option requires objects to be specified using the
  get_* commands, such as get_cells or get_pins, rather than specifying
  objects by name. In addition, -of_objects cannot be used with a search
  <pattern>.

  -regexp - (Optional) Specifies that the search <patterns> are written as
  regular expressions. Both search <patterns> and -filter expressions must be
  written as regular expressions when this argument is used. Xilinx regular
  expression Tcl commands are always anchored to the start of the search
  string. You can add ".*" to the beginning or end of a search string to
  widen the search to include a substring. See
  http://perldoc.perl.org/perlre.html for help with regular expression
  syntax.

  Note: The Tcl built-in command regexp is not anchored, and works as a
  standard Tcl command. For more information refer to
  http://www.tcl.tk/man/tcl8.5/TclCmd/regexp.htm.

  -nocase - (Optional) Perform case-insensitive matching when a pattern has
  been specified. This argument applies to the use of -regexp only.

  -filter <args> - (Optional) Filter the results list with the specified
  expression. The -filter argument filters the list of objects returned by
  get_hw_targets based on property values on the targets. You can find the
  properties on an object with the report_property or list_property commands.
  In the case of the "hw_target" object, "NAME" and "IS_OPENED" are two of
  the properties that can be used to filter results.

  The filter search pattern should be quoted to avoid having to escape
  special characters that may be found in net, pin, or cell names, or other
  properties. String matching is case-sensitive and is always anchored to the
  start and to the end of the search string. The wildcard "*" character can
  be used at the beginning or at the end of a search string to widen the
  search to include a substring of the property value.

  Note: The filter returns an object if a specified property exists on the
  object, and the specified pattern matches the property value on the object.
  In the case of the "*" wildcard character, this will match a property with
  a defined value of "".

  For string comparison, the specific operators that can be used in filter
  expressions are "equal" (==), "not-equal" (!=), "match" (=~), and
  "not-match" (!~). Numeric comparison operators <, >, <=, and >= can also be
  used. Multiple filter expressions can be joined by AND and OR (&& and ||).
  The following gets input pins that do NOT contain the "RESET" substring
  within their name:

    get_pins * -filter {DIRECTION == IN && NAME !~ "*RESET*"} 
    

  Boolean (bool) type properties can be directly evaluated in filter
  expressions as true or not true:

    -filter {IS_PRIMITIVE && !IS_LOC_FIXED} 
    

  -quiet - (Optional) Execute the command quietly, returning no messages from
  the command. The command also returns TCL_OK regardless of any errors
  encountered during execution.

  Note: Any errors encountered on the command-line, while launching the
  command, will be returned. Only errors occurring inside the command will be
  trapped.

  -verbose - (Optional) Temporarily override any message limits and return
  all messages from this command.

  Note: Message limits can be defined with the set_msg_config command.

  <patterns> - (Optional) Match hw_targets against the specified patterns.
  The default pattern is the wildcard `*` which gets a list of all hw_targets
  available on the connected hardware server.

Example:

  The following example returns the available hardware targets on the
  currently connected hardware servers:

    get_hw_targets 
    

See Also:

   *  connect_hw_server
   *  create_hw_targets
   *  current_hw_target
   *  get_hw_servers
   *  open_hw_target
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Feb 28 14:16:32 2020] Launched impl_1...
Run output will be captured here: F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
report_ip_status -name ip_status 
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Zybo Z7/Digilent Zybo Z7
ERROR: [Common 17-165] Too many positional options when parsing '-exp', please type 'close_hw_target -help' for usage info.
ERROR: [Common 17-165] Too many positional options when parsing '-exp', please type 'close_hw_target -help' for usage info.
refresh_hw_server {localhost:3121}
WARNING: [Labtoolstcl 44-27] No hardware targets exist on the server [localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the refresh_hw_server command to re-register the hardware targets.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4631.277 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Zybo Z7/Digilent Zybo Z7
ERROR: [Common 17-165] Too many positional options when parsing '-exp', please type 'close_hw_target -help' for usage info.
disconnect_hw_server localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Zybo Z7/Digilent Zybo Z7]
ERROR: [Common 17-165] Too many positional options when parsing 'Z7', please type 'get_hw_targets -help' for usage info.
current_hw_target [get_hw_targets */xilinx_tcf/ZyboZ7/DigilentZyboZ7]
ERROR: [Labtoolstcl 44-199] No matching targets found on connected servers: localhost
Resolution: If needed connect the desired target to a server and use command refresh_hw_server. Then rerun the get_hw_targets command.
ERROR: [Common 17-39] 'get_hw_targets' failed due to earlier errors.
get_hw_targets
localhost:3121/xilinx_tcf/Zybo Z7/Digilent Zybo Z7
current_hw_target [get_hw_targets localhost:3121/xilinx_tcf/Zybo Z7/Digilent Zybo Z7]
ERROR: [Common 17-165] Too many positional options when parsing 'Z7', please type 'get_hw_targets -help' for usage info.
reset_property UID [get_hw_targets {localhost:3121/xilinx_tcf/Zybo Z7/Digilent Zybo Z7}]
ERROR: [Common 17-229] Tcl reset_property command for property <UID> is currently not supported.  The property <UID> cannot be reset.
ERROR: [Common 17-39] 'reset_property' failed due to earlier errors.
open_hw_target {localhost:3121/xilinx_tcf/Zybo Z7/Digilent Zybo Z7}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Zybo Z7/Digilent Zybo Z7
disconnect_hw_server localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Zybo Z7/Digilent Zybo Z7]
ERROR: [Common 17-165] Too many positional options when parsing 'Z7', please type 'get_hw_targets -help' for usage info.
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 28 14:43:09 2020...
