/-
  EvmAsm.Evm32.And

  Full 256-bit EVM AND spec with ProgramAt/ValidMemRange abstractions.
-/

import EvmAsm.Evm32.Bitwise
import EvmAsm.Rv32.Tactics.LiftSpec

namespace EvmAsm

-- ============================================================================
-- Full 256-bit AND spec with ProgramAt/ValidMemRange
-- ============================================================================

local macro "bv_addr" : tactic =>
  `(tactic| (apply BitVec.eq_of_toNat_eq; simp [BitVec.toNat_add, BitVec.toNat_ofNat]))

/-- Code requirement for the 256-bit EVM AND operation (RV32). -/
abbrev evm_and_code (base : Addr) : CodeReq :=
  -- Limb 0 code
  CodeReq.union (CodeReq.singleton base (.LW .x7 .x12 0))
  (CodeReq.union (CodeReq.singleton (base + 4) (.LW .x6 .x12 32))
  (CodeReq.union (CodeReq.singleton (base + 8) (.AND .x7 .x7 .x6))
  (CodeReq.union (CodeReq.singleton (base + 12) (.SW .x12 .x7 32))
  -- Limb 1 code
  (CodeReq.union (CodeReq.singleton (base + 16) (.LW .x7 .x12 4))
  (CodeReq.union (CodeReq.singleton (base + 20) (.LW .x6 .x12 36))
  (CodeReq.union (CodeReq.singleton (base + 24) (.AND .x7 .x7 .x6))
  (CodeReq.union (CodeReq.singleton (base + 28) (.SW .x12 .x7 36))
  -- Limb 2 code
  (CodeReq.union (CodeReq.singleton (base + 32) (.LW .x7 .x12 8))
  (CodeReq.union (CodeReq.singleton (base + 36) (.LW .x6 .x12 40))
  (CodeReq.union (CodeReq.singleton (base + 40) (.AND .x7 .x7 .x6))
  (CodeReq.union (CodeReq.singleton (base + 44) (.SW .x12 .x7 40))
  -- Limb 3 code
  (CodeReq.union (CodeReq.singleton (base + 48) (.LW .x7 .x12 12))
  (CodeReq.union (CodeReq.singleton (base + 52) (.LW .x6 .x12 44))
  (CodeReq.union (CodeReq.singleton (base + 56) (.AND .x7 .x7 .x6))
  (CodeReq.union (CodeReq.singleton (base + 60) (.SW .x12 .x7 44))
  -- Limb 4 code
  (CodeReq.union (CodeReq.singleton (base + 64) (.LW .x7 .x12 16))
  (CodeReq.union (CodeReq.singleton (base + 68) (.LW .x6 .x12 48))
  (CodeReq.union (CodeReq.singleton (base + 72) (.AND .x7 .x7 .x6))
  (CodeReq.union (CodeReq.singleton (base + 76) (.SW .x12 .x7 48))
  -- Limb 5 code
  (CodeReq.union (CodeReq.singleton (base + 80) (.LW .x7 .x12 20))
  (CodeReq.union (CodeReq.singleton (base + 84) (.LW .x6 .x12 52))
  (CodeReq.union (CodeReq.singleton (base + 88) (.AND .x7 .x7 .x6))
  (CodeReq.union (CodeReq.singleton (base + 92) (.SW .x12 .x7 52))
  -- Limb 6 code
  (CodeReq.union (CodeReq.singleton (base + 96) (.LW .x7 .x12 24))
  (CodeReq.union (CodeReq.singleton (base + 100) (.LW .x6 .x12 56))
  (CodeReq.union (CodeReq.singleton (base + 104) (.AND .x7 .x7 .x6))
  (CodeReq.union (CodeReq.singleton (base + 108) (.SW .x12 .x7 56))
  -- Limb 7 code
  (CodeReq.union (CodeReq.singleton (base + 112) (.LW .x7 .x12 28))
  (CodeReq.union (CodeReq.singleton (base + 116) (.LW .x6 .x12 60))
  (CodeReq.union (CodeReq.singleton (base + 120) (.AND .x7 .x7 .x6))
  (CodeReq.union (CodeReq.singleton (base + 124) (.SW .x12 .x7 60))
  -- ADDI
   (CodeReq.singleton (base + 128) (.ADDI .x12 .x12 32)))))))))))))))))))))))))))))))))

set_option maxHeartbeats 6400000 in
/-- Full 256-bit EVM AND: composes 8 per-limb AND specs + sp adjustment.
    33 instructions total. Pops 2 stack words (A at sp, B at sp+32),
    writes A &&& B to sp+32..sp+60, advances sp by 32.
    Uses ValidMemRange for clean hypotheses. -/
theorem evm_and_spec (sp base : Addr)
    (a0 a1 a2 a3 a4 a5 a6 a7 : Word)
    (b0 b1 b2 b3 b4 b5 b6 b7 : Word)
    (v7 v6 : Word)
    (hvalid : ValidMemRange sp 16) :
    let code := evm_and_code base
    cpsTriple base (base + 132) code
      -- Registers + memory
      ((.x12 ↦ᵣ sp) ** (.x7 ↦ᵣ v7) ** (.x6 ↦ᵣ v6) **
       (sp ↦ₘ a0) ** ((sp + 4) ↦ₘ a1) ** ((sp + 8) ↦ₘ a2) ** ((sp + 12) ↦ₘ a3) **
       ((sp + 16) ↦ₘ a4) ** ((sp + 20) ↦ₘ a5) ** ((sp + 24) ↦ₘ a6) ** ((sp + 28) ↦ₘ a7) **
       ((sp + 32) ↦ₘ b0) ** ((sp + 36) ↦ₘ b1) ** ((sp + 40) ↦ₘ b2) ** ((sp + 44) ↦ₘ b3) **
       ((sp + 48) ↦ₘ b4) ** ((sp + 52) ↦ₘ b5) ** ((sp + 56) ↦ₘ b6) ** ((sp + 60) ↦ₘ b7))
      -- Registers + memory (updated)
      ((.x12 ↦ᵣ (sp + 32)) ** (.x7 ↦ᵣ (a7 &&& b7)) ** (.x6 ↦ᵣ b7) **
       (sp ↦ₘ a0) ** ((sp + 4) ↦ₘ a1) ** ((sp + 8) ↦ₘ a2) ** ((sp + 12) ↦ₘ a3) **
       ((sp + 16) ↦ₘ a4) ** ((sp + 20) ↦ₘ a5) ** ((sp + 24) ↦ₘ a6) ** ((sp + 28) ↦ₘ a7) **
       ((sp + 32) ↦ₘ (a0 &&& b0)) ** ((sp + 36) ↦ₘ (a1 &&& b1)) ** ((sp + 40) ↦ₘ (a2 &&& b2)) ** ((sp + 44) ↦ₘ (a3 &&& b3)) **
       ((sp + 48) ↦ₘ (a4 &&& b4)) ** ((sp + 52) ↦ₘ (a5 &&& b5)) ** ((sp + 56) ↦ₘ (a6 &&& b6)) ** ((sp + 60) ↦ₘ (a7 &&& b7))) := by
  sorry

-- ============================================================================
-- Stack-level AND spec
-- ============================================================================

set_option maxHeartbeats 6400000 in
/-- Stack-level 256-bit EVM AND: operates on two EvmWords via evmWordIs.
    Uses ValidMemRange for clean hypotheses. -/
theorem evm_and_stack_spec (sp base : Addr)
    (a b : EvmWord) (v7 v6 : Word)
    (hvalid : ValidMemRange sp 16) :
    let code := evm_and_code base
    cpsTriple base (base + 132) code
      -- Registers + memory
      ((.x12 ↦ᵣ sp) ** (.x7 ↦ᵣ v7) ** (.x6 ↦ᵣ v6) **
       evmWordIs sp a ** evmWordIs (sp + 32) b)
      -- Registers + memory (updated)
      ((.x12 ↦ᵣ (sp + 32)) ** (.x7 ↦ᵣ (a.getLimb 7 &&& b.getLimb 7)) ** (.x6 ↦ᵣ b.getLimb 7) **
       evmWordIs sp a ** evmWordIs (sp + 32) (a &&& b)) := by
  have h_main := evm_and_spec sp base
    (a.getLimb 0) (a.getLimb 1) (a.getLimb 2) (a.getLimb 3)
    (a.getLimb 4) (a.getLimb 5) (a.getLimb 6) (a.getLimb 7)
    (b.getLimb 0) (b.getLimb 1) (b.getLimb 2) (b.getLimb 3)
    (b.getLimb 4) (b.getLimb 5) (b.getLimb 6) (b.getLimb 7)
    v7 v6 hvalid
  liftSpec h_main post_simp [EvmWord.getLimb_and]

end EvmAsm
