example-0: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
out = in;

================================================================
example-1: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_inout( input in, output out );

// a module that does nothing
module wire_do_nothing( input in, output out );

// A module that does nothing
module wire_do_nothing_inout( input in, output out );

// A module that does nothing
module wire_do_nothing_inout_2( input in, output out );

// A module that does nothing
module wire_do_nothing_inout_3( input in, output out );

// A module that does nothing
module wire_do_nothing_inout_4( input in, output out );

// A module that does nothing
module wire_do_nothing_inout_5( input in, output out );

// A module that does nothing
module wire_do_nothing_inout_6( input in, output out );

//
================================================================
example-2: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_reverse( input in, output out ) {
    wire_assign( in, out );
}
// wire_assign_reverse is a module
module wire_assign_reverse_2( input in, output out ) {
    wire_assign_reverse( in, out );
}
// wire_assign_reverse_2 is a module
module wire_assign_reverse_3( input in, output out ) {
    wire_assign_reverse( in, out );
}
// wire_assign_reverse_3 is a module

module wire_assign_2( input in, output out ) {
    wire_assign( in, out );
}
// wire_assign_2 is a module

module wire_assign_3( input in, output out ) {
    wire_assign( in, out );
================================================================
example-3: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
assign out = in;

================================================================
example-4: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign2( input in, output out );

// Design a module that assigns the output to the input
module wire_assign( input in, output out ) {
  out <= in;
}

// assign out to in
module wire_assign2( input in, output out ) {
  out = in;
}

// Design a module that assigns the output to the input
module wire_assign( input in, output out ) {
  out = in;
}

// assign out to in
module wire_assign2( input in, output out ) {
  out = in;
}

// Design a module that assigns the output to the input
module wire_assign( input in, output out ) {
  out = in;
}

// assign out to in
module wire_assign2( input in, output out ) {
================================================================
