$date
	Sat Aug 30 19:27:57 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module seq_111_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module DUT $end
$var wire 1 % J0 $end
$var wire 1 & J1 $end
$var wire 1 ' K0 $end
$var wire 1 ( K1 $end
$var wire 1 " clk $end
$var wire 1 ! out $end
$var wire 1 # reset $end
$var wire 1 $ x $end
$var wire 1 ) Q1 $end
$var wire 1 * Q0 $end
$scope module FF0 $end
$var wire 1 % J $end
$var wire 1 ' K $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 * Q $end
$upscope $end
$scope module FF1 $end
$var wire 1 & J $end
$var wire 1 ( K $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 ) Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0*
0)
0(
1'
0&
0%
0$
1#
0"
0!
$end
#5
1"
#6
0#
#10
1%
0'
1$
0"
#15
0%
1&
1*
1"
#20
0"
#25
1!
1'
1)
1"
#30
0"
#35
0!
0&
0*
1"
#40
0"
#45
1"
#50
0"
0$
#55
1"
#60
0"
1$
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
0$
#95
1"
#100
0"
