[Configuration]

EmulatorType: OCELOT
Schedule: Wed Dec 21 21:40:18 UTC 2022

[RAM statistics]

For channel 0:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 0 | Writes: 0

		 Bank 2 ::  Reads : 0 | Writes: 0

		 Bank 3 ::  Reads : 0 | Writes: 0

		 Bank 4 ::  Reads : 0 | Writes: 0

		 Bank 5 ::  Reads : 0 | Writes: 0

		 Bank 6 ::  Reads : 0 | Writes: 0

		 Bank 7 ::  Reads : 0 | Writes: 0

		 Bank 8 ::  Reads : 0 | Writes: 0

		 Bank 9 ::  Reads : 0 | Writes: 0

		 Bank 10 ::  Reads : 0 | Writes: 0

		 Bank 11 ::  Reads : 0 | Writes: 0

		 Bank 12 ::  Reads : 0 | Writes: 0

		 Bank 13 ::  Reads : 0 | Writes: 0

		 Bank 14 ::  Reads : 0 | Writes: 0

		 Bank 15 ::  Reads : 0 | Writes: 0

		 Bank 16 ::  Reads : 0 | Writes: 0

	 Total Reads: 0	 Total Writes: 0

Total Reads and Writes: 0 Bytes

For channel 1:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 0 | Writes: 0

		 Bank 2 ::  Reads : 0 | Writes: 0

		 Bank 3 ::  Reads : 0 | Writes: 0

		 Bank 4 ::  Reads : 0 | Writes: 0

		 Bank 5 ::  Reads : 0 | Writes: 0

		 Bank 6 ::  Reads : 0 | Writes: 0

		 Bank 7 ::  Reads : 0 | Writes: 0

		 Bank 8 ::  Reads : 0 | Writes: 0

		 Bank 9 ::  Reads : 0 | Writes: 0

		 Bank 10 ::  Reads : 0 | Writes: 0

		 Bank 11 ::  Reads : 0 | Writes: 0

		 Bank 12 ::  Reads : 0 | Writes: 0

		 Bank 13 ::  Reads : 0 | Writes: 0

		 Bank 14 ::  Reads : 0 | Writes: 0

		 Bank 15 ::  Reads : 0 | Writes: 0

		 Bank 16 ::  Reads : 0 | Writes: 0

	 Total Reads: 0	 Total Writes: 0

Total Reads and Writes: 0 Bytes

For channel 2:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 0 | Writes: 0

		 Bank 2 ::  Reads : 0 | Writes: 0

		 Bank 3 ::  Reads : 0 | Writes: 0

		 Bank 4 ::  Reads : 0 | Writes: 0

		 Bank 5 ::  Reads : 0 | Writes: 0

		 Bank 6 ::  Reads : 0 | Writes: 0

		 Bank 7 ::  Reads : 0 | Writes: 0

		 Bank 8 ::  Reads : 0 | Writes: 0

		 Bank 9 ::  Reads : 0 | Writes: 0

		 Bank 10 ::  Reads : 0 | Writes: 0

		 Bank 11 ::  Reads : 0 | Writes: 0

		 Bank 12 ::  Reads : 0 | Writes: 0

		 Bank 13 ::  Reads : 0 | Writes: 0

		 Bank 14 ::  Reads : 0 | Writes: 0

		 Bank 15 ::  Reads : 0 | Writes: 0

		 Bank 16 ::  Reads : 0 | Writes: 0

	 Total Reads: 0	 Total Writes: 0

Total Reads and Writes: 0 Bytes

For channel 3:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 0 | Writes: 0

		 Bank 2 ::  Reads : 0 | Writes: 0

		 Bank 3 ::  Reads : 0 | Writes: 0

		 Bank 4 ::  Reads : 0 | Writes: 0

		 Bank 5 ::  Reads : 0 | Writes: 0

		 Bank 6 ::  Reads : 0 | Writes: 0

		 Bank 7 ::  Reads : 0 | Writes: 0

		 Bank 8 ::  Reads : 0 | Writes: 0

		 Bank 9 ::  Reads : 0 | Writes: 0

		 Bank 10 ::  Reads : 0 | Writes: 0

		 Bank 11 ::  Reads : 0 | Writes: 0

		 Bank 12 ::  Reads : 0 | Writes: 0

		 Bank 13 ::  Reads : 0 | Writes: 0

		 Bank 14 ::  Reads : 0 | Writes: 0

		 Bank 15 ::  Reads : 0 | Writes: 0

		 Bank 16 ::  Reads : 0 | Writes: 0

	 Total Reads: 0	 Total Writes: 0

Total Reads and Writes: 0 Bytes

For channel 4:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 0 | Writes: 0

		 Bank 2 ::  Reads : 0 | Writes: 0

		 Bank 3 ::  Reads : 0 | Writes: 0

		 Bank 4 ::  Reads : 0 | Writes: 0

		 Bank 5 ::  Reads : 0 | Writes: 0

		 Bank 6 ::  Reads : 0 | Writes: 0

		 Bank 7 ::  Reads : 0 | Writes: 0

		 Bank 8 ::  Reads : 0 | Writes: 0

		 Bank 9 ::  Reads : 0 | Writes: 0

		 Bank 10 ::  Reads : 0 | Writes: 0

		 Bank 11 ::  Reads : 0 | Writes: 0

		 Bank 12 ::  Reads : 0 | Writes: 0

		 Bank 13 ::  Reads : 0 | Writes: 0

		 Bank 14 ::  Reads : 0 | Writes: 0

		 Bank 15 ::  Reads : 0 | Writes: 0

		 Bank 16 ::  Reads : 0 | Writes: 0

	 Total Reads: 0	 Total Writes: 0

Total Reads and Writes: 0 Bytes

For channel 5:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 0 | Writes: 0

		 Bank 2 ::  Reads : 0 | Writes: 0

		 Bank 3 ::  Reads : 0 | Writes: 0

		 Bank 4 ::  Reads : 0 | Writes: 0

		 Bank 5 ::  Reads : 0 | Writes: 0

		 Bank 6 ::  Reads : 0 | Writes: 0

		 Bank 7 ::  Reads : 0 | Writes: 0

		 Bank 8 ::  Reads : 0 | Writes: 0

		 Bank 9 ::  Reads : 0 | Writes: 0

		 Bank 10 ::  Reads : 0 | Writes: 0

		 Bank 11 ::  Reads : 0 | Writes: 0

		 Bank 12 ::  Reads : 0 | Writes: 0

		 Bank 13 ::  Reads : 0 | Writes: 0

		 Bank 14 ::  Reads : 0 | Writes: 0

		 Bank 15 ::  Reads : 0 | Writes: 0

		 Bank 16 ::  Reads : 0 | Writes: 0

	 Total Reads: 0	 Total Writes: 0

Total Reads and Writes: 0 Bytes

For channel 6:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 0 | Writes: 0

		 Bank 2 ::  Reads : 0 | Writes: 0

		 Bank 3 ::  Reads : 0 | Writes: 0

		 Bank 4 ::  Reads : 0 | Writes: 0

		 Bank 5 ::  Reads : 0 | Writes: 0

		 Bank 6 ::  Reads : 0 | Writes: 0

		 Bank 7 ::  Reads : 0 | Writes: 0

		 Bank 8 ::  Reads : 0 | Writes: 0

		 Bank 9 ::  Reads : 0 | Writes: 0

		 Bank 10 ::  Reads : 0 | Writes: 0

		 Bank 11 ::  Reads : 0 | Writes: 0

		 Bank 12 ::  Reads : 0 | Writes: 0

		 Bank 13 ::  Reads : 0 | Writes: 0

		 Bank 14 ::  Reads : 0 | Writes: 0

		 Bank 15 ::  Reads : 0 | Writes: 0

		 Bank 16 ::  Reads : 0 | Writes: 0

	 Total Reads: 0	 Total Writes: 0

Total Reads and Writes: 0 Bytes

For channel 7:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 0 | Writes: 0

		 Bank 2 ::  Reads : 0 | Writes: 0

		 Bank 3 ::  Reads : 0 | Writes: 0

		 Bank 4 ::  Reads : 0 | Writes: 0

		 Bank 5 ::  Reads : 0 | Writes: 0

		 Bank 6 ::  Reads : 0 | Writes: 0

		 Bank 7 ::  Reads : 0 | Writes: 0

		 Bank 8 ::  Reads : 0 | Writes: 0

		 Bank 9 ::  Reads : 0 | Writes: 0

		 Bank 10 ::  Reads : 0 | Writes: 0

		 Bank 11 ::  Reads : 0 | Writes: 0

		 Bank 12 ::  Reads : 0 | Writes: 0

		 Bank 13 ::  Reads : 0 | Writes: 0

		 Bank 14 ::  Reads : 0 | Writes: 0

		 Bank 15 ::  Reads : 0 | Writes: 0

		 Bank 16 ::  Reads : 0 | Writes: 0

	 Total Reads: 0	 Total Writes: 0

Total Reads and Writes: 0 Bytes




[Simulator Time]
Time Taken		=	0 : 18 minutes
Total Instructions executed : 2304
Instructions per Second	=	0.12274252836822759 KIPS		
****************************************************************************
TOTAL INSTRUCTIONS = 2304
TOTAL CYCLES = 9440
TOTAL INSTRUCTIONS PER CYCLE = 0.2440677966101695
**************************************************************************** 

[Memory System Statistics]

[Per core statistics]

iCacheRequests are zero for SM 0 of TPC 0
SM : 0 of TPC : 0
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 1
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 17
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 17
iCacheRequests are zero for SM 0 of TPC 1
SM : 0 of TPC : 1
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 1
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 17
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 17
iCacheRequests are zero for SM 0 of TPC 2
SM : 0 of TPC : 2
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 1
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 17
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 17
iCacheRequests are zero for SM 0 of TPC 3
SM : 0 of TPC : 3
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 1
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 17
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 17
iCacheRequests are zero for SM 0 of TPC 4
SM : 0 of TPC : 4
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 5
SM : 0 of TPC : 5
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 6
SM : 0 of TPC : 6
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 7
SM : 0 of TPC : 7
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 8
SM : 0 of TPC : 8
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 9
SM : 0 of TPC : 9
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 10
SM : 0 of TPC : 10
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 11
SM : 0 of TPC : 11
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 12
SM : 0 of TPC : 12
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 13
SM : 0 of TPC : 13
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 14
SM : 0 of TPC : 14
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 15
SM : 0 of TPC : 15
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 16
SM : 0 of TPC : 16
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 17
SM : 0 of TPC : 17
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 18
SM : 0 of TPC : 18
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 19
SM : 0 of TPC : 19
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
****************************************************************************
Cache details
Total Instruction Cache Access 0
Total Instruction Cache Misses 4

Total Constant Cache Access 0
Total Constant Cache Misses 68

Total Shared Cache Access 0
Total Shared Cache Misses 0

****************************************************************************


[ComponentName LeakageEnergy DynamicEnergy TotalEnergy NumDynamicAccesses] : 


core[0][0].iCache	1030.8480	0.3396	1031.1876	1
core[0][0].dCache	1030.8480	5.7739	1036.6219	17
core[0][0].pipeline.regFile	3387.0720	0.0000	3387.0720	0
core[0][0].pipeline.FuncUnit.decoder	564.5120	0.0000	564.5120	0
core[0][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[0][0].pipeline.resultsBroadcastBus	564.5120	0.0000	564.5120	0
core[0][0].pipeline.total	3951.5840	0.0000	3951.5840	0
core[0][0].total	6013.2800	6.1136	6019.3936	0


core[1][0].iCache	1030.8480	0.3396	1031.1876	1
core[1][0].dCache	1030.8480	5.7739	1036.6219	17
core[1][0].pipeline.regFile	3387.0720	0.0000	3387.0720	0
core[1][0].pipeline.FuncUnit.decoder	564.5120	0.0000	564.5120	0
core[1][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[1][0].pipeline.resultsBroadcastBus	564.5120	0.0000	564.5120	0
core[1][0].pipeline.total	3951.5840	0.0000	3951.5840	0
core[1][0].total	6013.2800	6.1136	6019.3936	0


core[2][0].iCache	1030.8480	0.3396	1031.1876	1
core[2][0].dCache	1030.8480	5.7739	1036.6219	17
core[2][0].pipeline.regFile	3387.0720	0.0000	3387.0720	0
core[2][0].pipeline.FuncUnit.decoder	564.5120	0.0000	564.5120	0
core[2][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[2][0].pipeline.resultsBroadcastBus	564.5120	0.0000	564.5120	0
core[2][0].pipeline.total	3951.5840	0.0000	3951.5840	0
core[2][0].total	6013.2800	6.1136	6019.3936	0


core[3][0].iCache	1030.8480	0.3396	1031.1876	1
core[3][0].dCache	1030.8480	5.7739	1036.6219	17
core[3][0].pipeline.regFile	3387.0720	0.0000	3387.0720	0
core[3][0].pipeline.FuncUnit.decoder	564.5120	0.0000	564.5120	0
core[3][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[3][0].pipeline.resultsBroadcastBus	564.5120	0.0000	564.5120	0
core[3][0].pipeline.total	3951.5840	0.0000	3951.5840	0
core[3][0].total	6013.2800	6.1136	6019.3936	0
coreCyclesTaken is shown to zero


core[4][0].iCache	1030.8480	0.0000	1030.8480	0
core[4][0].dCache	1030.8480	0.0000	1030.8480	0
core[4][0].pipeline.regFile	3387.0720	0.0000	3387.0720	0
core[4][0].pipeline.FuncUnit.decoder	564.5120	0.0000	564.5120	0
core[4][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[4][0].pipeline.resultsBroadcastBus	564.5120	0.0000	564.5120	0
core[4][0].pipeline.total	3951.5840	0.0000	3951.5840	0
core[4][0].total	6013.2800	0.0000	6013.2800	0
coreCyclesTaken is shown to zero


core[5][0].iCache	1030.8480	0.0000	1030.8480	0
core[5][0].dCache	1030.8480	0.0000	1030.8480	0
core[5][0].pipeline.regFile	3387.0720	0.0000	3387.0720	0
core[5][0].pipeline.FuncUnit.decoder	564.5120	0.0000	564.5120	0
core[5][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[5][0].pipeline.resultsBroadcastBus	564.5120	0.0000	564.5120	0
core[5][0].pipeline.total	3951.5840	0.0000	3951.5840	0
core[5][0].total	6013.2800	0.0000	6013.2800	0
coreCyclesTaken is shown to zero


core[6][0].iCache	1030.8480	0.0000	1030.8480	0
core[6][0].dCache	1030.8480	0.0000	1030.8480	0
core[6][0].pipeline.regFile	3387.0720	0.0000	3387.0720	0
core[6][0].pipeline.FuncUnit.decoder	564.5120	0.0000	564.5120	0
core[6][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[6][0].pipeline.resultsBroadcastBus	564.5120	0.0000	564.5120	0
core[6][0].pipeline.total	3951.5840	0.0000	3951.5840	0
core[6][0].total	6013.2800	0.0000	6013.2800	0
coreCyclesTaken is shown to zero


core[7][0].iCache	1030.8480	0.0000	1030.8480	0
core[7][0].dCache	1030.8480	0.0000	1030.8480	0
core[7][0].pipeline.regFile	3387.0720	0.0000	3387.0720	0
core[7][0].pipeline.FuncUnit.decoder	564.5120	0.0000	564.5120	0
core[7][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[7][0].pipeline.resultsBroadcastBus	564.5120	0.0000	564.5120	0
core[7][0].pipeline.total	3951.5840	0.0000	3951.5840	0
core[7][0].total	6013.2800	0.0000	6013.2800	0
coreCyclesTaken is shown to zero


core[8][0].iCache	1030.8480	0.0000	1030.8480	0
core[8][0].dCache	1030.8480	0.0000	1030.8480	0
core[8][0].pipeline.regFile	3387.0720	0.0000	3387.0720	0
core[8][0].pipeline.FuncUnit.decoder	564.5120	0.0000	564.5120	0
core[8][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[8][0].pipeline.resultsBroadcastBus	564.5120	0.0000	564.5120	0
core[8][0].pipeline.total	3951.5840	0.0000	3951.5840	0
core[8][0].total	6013.2800	0.0000	6013.2800	0
coreCyclesTaken is shown to zero


core[9][0].iCache	1030.8480	0.0000	1030.8480	0
core[9][0].dCache	1030.8480	0.0000	1030.8480	0
core[9][0].pipeline.regFile	3387.0720	0.0000	3387.0720	0
core[9][0].pipeline.FuncUnit.decoder	564.5120	0.0000	564.5120	0
core[9][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[9][0].pipeline.resultsBroadcastBus	564.5120	0.0000	564.5120	0
core[9][0].pipeline.total	3951.5840	0.0000	3951.5840	0
core[9][0].total	6013.2800	0.0000	6013.2800	0
coreCyclesTaken is shown to zero


core[10][0].iCache	1030.8480	0.0000	1030.8480	0
core[10][0].dCache	1030.8480	0.0000	1030.8480	0
core[10][0].pipeline.regFile	3387.0720	0.0000	3387.0720	0
core[10][0].pipeline.FuncUnit.decoder	564.5120	0.0000	564.5120	0
core[10][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[10][0].pipeline.resultsBroadcastBus	564.5120	0.0000	564.5120	0
core[10][0].pipeline.total	3951.5840	0.0000	3951.5840	0
core[10][0].total	6013.2800	0.0000	6013.2800	0
coreCyclesTaken is shown to zero


core[11][0].iCache	1030.8480	0.0000	1030.8480	0
core[11][0].dCache	1030.8480	0.0000	1030.8480	0
core[11][0].pipeline.regFile	3387.0720	0.0000	3387.0720	0
core[11][0].pipeline.FuncUnit.decoder	564.5120	0.0000	564.5120	0
core[11][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[11][0].pipeline.resultsBroadcastBus	564.5120	0.0000	564.5120	0
core[11][0].pipeline.total	3951.5840	0.0000	3951.5840	0
core[11][0].total	6013.2800	0.0000	6013.2800	0
coreCyclesTaken is shown to zero


core[12][0].iCache	1030.8480	0.0000	1030.8480	0
core[12][0].dCache	1030.8480	0.0000	1030.8480	0
core[12][0].pipeline.regFile	3387.0720	0.0000	3387.0720	0
core[12][0].pipeline.FuncUnit.decoder	564.5120	0.0000	564.5120	0
core[12][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[12][0].pipeline.resultsBroadcastBus	564.5120	0.0000	564.5120	0
core[12][0].pipeline.total	3951.5840	0.0000	3951.5840	0
core[12][0].total	6013.2800	0.0000	6013.2800	0
coreCyclesTaken is shown to zero


core[13][0].iCache	1030.8480	0.0000	1030.8480	0
core[13][0].dCache	1030.8480	0.0000	1030.8480	0
core[13][0].pipeline.regFile	3387.0720	0.0000	3387.0720	0
core[13][0].pipeline.FuncUnit.decoder	564.5120	0.0000	564.5120	0
core[13][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[13][0].pipeline.resultsBroadcastBus	564.5120	0.0000	564.5120	0
core[13][0].pipeline.total	3951.5840	0.0000	3951.5840	0
core[13][0].total	6013.2800	0.0000	6013.2800	0
coreCyclesTaken is shown to zero


core[14][0].iCache	1030.8480	0.0000	1030.8480	0
core[14][0].dCache	1030.8480	0.0000	1030.8480	0
core[14][0].pipeline.regFile	3387.0720	0.0000	3387.0720	0
core[14][0].pipeline.FuncUnit.decoder	564.5120	0.0000	564.5120	0
core[14][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[14][0].pipeline.resultsBroadcastBus	564.5120	0.0000	564.5120	0
core[14][0].pipeline.total	3951.5840	0.0000	3951.5840	0
core[14][0].total	6013.2800	0.0000	6013.2800	0
coreCyclesTaken is shown to zero


core[15][0].iCache	1030.8480	0.0000	1030.8480	0
core[15][0].dCache	1030.8480	0.0000	1030.8480	0
core[15][0].pipeline.regFile	3387.0720	0.0000	3387.0720	0
core[15][0].pipeline.FuncUnit.decoder	564.5120	0.0000	564.5120	0
core[15][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[15][0].pipeline.resultsBroadcastBus	564.5120	0.0000	564.5120	0
core[15][0].pipeline.total	3951.5840	0.0000	3951.5840	0
core[15][0].total	6013.2800	0.0000	6013.2800	0
coreCyclesTaken is shown to zero


core[16][0].iCache	1030.8480	0.0000	1030.8480	0
core[16][0].dCache	1030.8480	0.0000	1030.8480	0
core[16][0].pipeline.regFile	3387.0720	0.0000	3387.0720	0
core[16][0].pipeline.FuncUnit.decoder	564.5120	0.0000	564.5120	0
core[16][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[16][0].pipeline.resultsBroadcastBus	564.5120	0.0000	564.5120	0
core[16][0].pipeline.total	3951.5840	0.0000	3951.5840	0
core[16][0].total	6013.2800	0.0000	6013.2800	0
coreCyclesTaken is shown to zero


core[17][0].iCache	1030.8480	0.0000	1030.8480	0
core[17][0].dCache	1030.8480	0.0000	1030.8480	0
core[17][0].pipeline.regFile	3387.0720	0.0000	3387.0720	0
core[17][0].pipeline.FuncUnit.decoder	564.5120	0.0000	564.5120	0
core[17][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[17][0].pipeline.resultsBroadcastBus	564.5120	0.0000	564.5120	0
core[17][0].pipeline.total	3951.5840	0.0000	3951.5840	0
core[17][0].total	6013.2800	0.0000	6013.2800	0
coreCyclesTaken is shown to zero


core[18][0].iCache	1030.8480	0.0000	1030.8480	0
core[18][0].dCache	1030.8480	0.0000	1030.8480	0
core[18][0].pipeline.regFile	3387.0720	0.0000	3387.0720	0
core[18][0].pipeline.FuncUnit.decoder	564.5120	0.0000	564.5120	0
core[18][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[18][0].pipeline.resultsBroadcastBus	564.5120	0.0000	564.5120	0
core[18][0].pipeline.total	3951.5840	0.0000	3951.5840	0
core[18][0].total	6013.2800	0.0000	6013.2800	0
coreCyclesTaken is shown to zero


core[19][0].iCache	1030.8480	0.0000	1030.8480	0
core[19][0].dCache	1030.8480	0.0000	1030.8480	0
core[19][0].pipeline.regFile	3387.0720	0.0000	3387.0720	0
core[19][0].pipeline.FuncUnit.decoder	564.5120	0.0000	564.5120	0
core[19][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[19][0].pipeline.resultsBroadcastBus	564.5120	0.0000	564.5120	0
core[19][0].pipeline.total	3951.5840	0.0000	3951.5840	0
core[19][0].total	6013.2800	0.0000	6013.2800	0


coreEnergy.total	120265.6000	24.4543	120290.0543	0


L2	6221.3973	0.0000	6221.3973	0
L2[0]	6221.3973	0.0000	6221.3973	0


sharedCacheEnergy.total	12442.7946	0.0000	12442.7946	0


MainMemoryDRAMController[0]	1771.8880	0.0000	1771.8880	0
MainMemoryDRAMController[1]	1771.8880	0.0000	1771.8880	0
MainMemoryDRAMController[2]	1771.8880	0.0000	1771.8880	0
MainMemoryDRAMController[3]	1771.8880	0.0000	1771.8880	0
MainMemoryDRAMController[4]	1771.8880	0.0000	1771.8880	0
MainMemoryDRAMController[5]	1771.8880	0.0000	1771.8880	0
MainMemoryDRAMController[6]	1771.8880	0.0000	1771.8880	0
MainMemoryDRAMController[7]	1771.8880	0.0000	1771.8880	0

mainMemoryControllerEnergy.total	14175.1040	0.0000	14175.1040	0


coherenceEnergy.total	0.0000	0.0000	0.0000	0


TotalEnergy	146883.4986	24.4543	146907.9529	0
