{
  "module_name": "57xx_hsi_bnx2fc.h",
  "hash_id": "7576b38b0094c259108418a0400d87a8c17442eb729703eddfd0e38b0d0727af",
  "original_prompt": "Ingested from linux-6.6.14/drivers/scsi/bnx2fc/57xx_hsi_bnx2fc.h",
  "human_readable_source": " \n\n#ifndef __57XX_FCOE_HSI_LINUX_LE__\n#define __57XX_FCOE_HSI_LINUX_LE__\n\n \nstruct b577xx_doorbell_hdr {\n\tu8 header;\n#define B577XX_DOORBELL_HDR_RX (0x1<<0)\n#define B577XX_DOORBELL_HDR_RX_SHIFT 0\n#define B577XX_DOORBELL_HDR_DB_TYPE (0x1<<1)\n#define B577XX_DOORBELL_HDR_DB_TYPE_SHIFT 1\n#define B577XX_DOORBELL_HDR_DPM_SIZE (0x3<<2)\n#define B577XX_DOORBELL_HDR_DPM_SIZE_SHIFT 2\n#define B577XX_DOORBELL_HDR_CONN_TYPE (0xF<<4)\n#define B577XX_DOORBELL_HDR_CONN_TYPE_SHIFT 4\n};\n\n \nstruct b577xx_doorbell {\n#if defined(__BIG_ENDIAN)\n\tu16 zero_fill2;\n\tu8 zero_fill1;\n\tstruct b577xx_doorbell_hdr header;\n#elif defined(__LITTLE_ENDIAN)\n\tstruct b577xx_doorbell_hdr header;\n\tu8 zero_fill1;\n\tu16 zero_fill2;\n#endif\n};\n\n\n\n \nstruct b577xx_doorbell_set_prod {\n#if defined(__BIG_ENDIAN)\n\tu16 prod;\n\tu8 zero_fill1;\n\tstruct b577xx_doorbell_hdr header;\n#elif defined(__LITTLE_ENDIAN)\n\tstruct b577xx_doorbell_hdr header;\n\tu8 zero_fill1;\n\tu16 prod;\n#endif\n};\n\n\nstruct regpair {\n\t__le32 lo;\n\t__le32 hi;\n};\n\n\n \nstruct fcoe_abts_info {\n\t__le16 aborted_task_id;\n\t__le16 reserved0;\n\t__le32 reserved1;\n};\n\n\n \nstruct fcoe_abts_rsp_union {\n\tu8 r_ctl;\n\tu8 rsrv[3];\n\t__le32 abts_rsp_payload[7];\n};\n\n\n \nstruct fcoe_bd_ctx {\n\t__le32 buf_addr_hi;\n\t__le32 buf_addr_lo;\n\t__le16 buf_len;\n\t__le16 rsrv0;\n\t__le16 flags;\n\t__le16 rsrv1;\n};\n\n\n \nstruct fcoe_cached_sge_ctx {\n\tstruct regpair cur_buf_addr;\n\t__le16 cur_buf_rem;\n\t__le16 second_buf_rem;\n\tstruct regpair second_buf_addr;\n};\n\n\n \nstruct fcoe_cleanup_info {\n\t__le16 cleaned_task_id;\n\t__le16 rolled_tx_seq_cnt;\n\t__le32 rolled_tx_data_offset;\n};\n\n\n \nstruct fcoe_fcp_rsp_flags {\n\tu8 flags;\n#define FCOE_FCP_RSP_FLAGS_FCP_RSP_LEN_VALID (0x1<<0)\n#define FCOE_FCP_RSP_FLAGS_FCP_RSP_LEN_VALID_SHIFT 0\n#define FCOE_FCP_RSP_FLAGS_FCP_SNS_LEN_VALID (0x1<<1)\n#define FCOE_FCP_RSP_FLAGS_FCP_SNS_LEN_VALID_SHIFT 1\n#define FCOE_FCP_RSP_FLAGS_FCP_RESID_OVER (0x1<<2)\n#define FCOE_FCP_RSP_FLAGS_FCP_RESID_OVER_SHIFT 2\n#define FCOE_FCP_RSP_FLAGS_FCP_RESID_UNDER (0x1<<3)\n#define FCOE_FCP_RSP_FLAGS_FCP_RESID_UNDER_SHIFT 3\n#define FCOE_FCP_RSP_FLAGS_FCP_CONF_REQ (0x1<<4)\n#define FCOE_FCP_RSP_FLAGS_FCP_CONF_REQ_SHIFT 4\n#define FCOE_FCP_RSP_FLAGS_FCP_BIDI_FLAGS (0x7<<5)\n#define FCOE_FCP_RSP_FLAGS_FCP_BIDI_FLAGS_SHIFT 5\n};\n\n \nstruct fcoe_fcp_rsp_payload {\n\tstruct regpair reserved0;\n\t__le32 fcp_resid;\n\tu8 scsi_status_code;\n\tstruct fcoe_fcp_rsp_flags fcp_flags;\n\t__le16 retry_delay_timer;\n\t__le32 fcp_rsp_len;\n\t__le32 fcp_sns_len;\n};\n\n \nstruct fcoe_fcp_rsp_union {\n\tstruct fcoe_fcp_rsp_payload payload;\n\tstruct regpair reserved0;\n};\n\n \nstruct fcoe_fc_hdr {\n\tu8 s_id[3];\n\tu8 cs_ctl;\n\tu8 d_id[3];\n\tu8 r_ctl;\n\t__le16 seq_cnt;\n\tu8 df_ctl;\n\tu8 seq_id;\n\tu8 f_ctl[3];\n\tu8 type;\n\t__le32 parameters;\n\t__le16 rx_id;\n\t__le16 ox_id;\n};\n\n \nstruct fcoe_mp_rsp_union {\n\tstruct fcoe_fc_hdr fc_hdr;\n\t__le32 mp_payload_len;\n\t__le32 rsrv;\n};\n\n \nunion fcoe_comp_flow_info {\n\tstruct fcoe_fcp_rsp_union fcp_rsp;\n\tstruct fcoe_abts_rsp_union abts_rsp;\n\tstruct fcoe_mp_rsp_union mp_rsp;\n\t__le32 opaque[8];\n};\n\n\n \nstruct fcoe_ext_abts_info {\n\t__le32 rsrv0[6];\n\tstruct fcoe_abts_info ctx;\n};\n\n\n \nstruct fcoe_ext_cleanup_info {\n\t__le32 rsrv0[6];\n\tstruct fcoe_cleanup_info ctx;\n};\n\n\n \nstruct fcoe_fw_tx_seq_ctx {\n\t__le32 data_offset;\n\t__le16 seq_cnt;\n\t__le16 rsrv0;\n};\n\n \nstruct fcoe_ext_fw_tx_seq_ctx {\n\t__le32 rsrv0[6];\n\tstruct fcoe_fw_tx_seq_ctx ctx;\n};\n\n\n \nstruct fcoe_mul_sges_ctx {\n\tstruct regpair cur_sge_addr;\n\t__le16 cur_sge_off;\n\tu8 cur_sge_idx;\n\tu8 sgl_size;\n};\n\n \nstruct fcoe_ext_mul_sges_ctx {\n\tstruct fcoe_mul_sges_ctx mul_sgl;\n\tstruct regpair rsrv0;\n};\n\n\n \nstruct fcoe_fcp_cmd_payload {\n\t__le32 opaque[8];\n};\n\n\n\n\n\n \nstruct fcoe_fcp_xfr_rdy_payload {\n\t__le32 burst_len;\n\t__le32 data_ro;\n};\n\n\n \nstruct fcoe_fc_frame {\n\tstruct fcoe_fc_hdr fc_hdr;\n\t__le32 reserved0[2];\n};\n\n\n\n\n \nunion fcoe_kcqe_params {\n\t__le32 reserved0[4];\n};\n\n \nstruct fcoe_kcqe {\n\t__le32 fcoe_conn_id;\n\t__le32 completion_status;\n\t__le32 fcoe_conn_context_id;\n\tunion fcoe_kcqe_params params;\n\t__le16 qe_self_seq;\n\tu8 op_code;\n\tu8 flags;\n#define FCOE_KCQE_RESERVED0 (0x7<<0)\n#define FCOE_KCQE_RESERVED0_SHIFT 0\n#define FCOE_KCQE_RAMROD_COMPLETION (0x1<<3)\n#define FCOE_KCQE_RAMROD_COMPLETION_SHIFT 3\n#define FCOE_KCQE_LAYER_CODE (0x7<<4)\n#define FCOE_KCQE_LAYER_CODE_SHIFT 4\n#define FCOE_KCQE_LINKED_WITH_NEXT (0x1<<7)\n#define FCOE_KCQE_LINKED_WITH_NEXT_SHIFT 7\n};\n\n\n\n \nstruct fcoe_kwqe_header {\n\tu8 op_code;\n\tu8 flags;\n#define FCOE_KWQE_HEADER_RESERVED0 (0xF<<0)\n#define FCOE_KWQE_HEADER_RESERVED0_SHIFT 0\n#define FCOE_KWQE_HEADER_LAYER_CODE (0x7<<4)\n#define FCOE_KWQE_HEADER_LAYER_CODE_SHIFT 4\n#define FCOE_KWQE_HEADER_RESERVED1 (0x1<<7)\n#define FCOE_KWQE_HEADER_RESERVED1_SHIFT 7\n};\n\n \nstruct fcoe_kwqe_init1 {\n\t__le16 num_tasks;\n\tstruct fcoe_kwqe_header hdr;\n\t__le32 task_list_pbl_addr_lo;\n\t__le32 task_list_pbl_addr_hi;\n\t__le32 dummy_buffer_addr_lo;\n\t__le32 dummy_buffer_addr_hi;\n\t__le16 sq_num_wqes;\n\t__le16 rq_num_wqes;\n\t__le16 rq_buffer_log_size;\n\t__le16 cq_num_wqes;\n\t__le16 mtu;\n\tu8 num_sessions_log;\n\tu8 flags;\n#define FCOE_KWQE_INIT1_LOG_PAGE_SIZE (0xF<<0)\n#define FCOE_KWQE_INIT1_LOG_PAGE_SIZE_SHIFT 0\n#define FCOE_KWQE_INIT1_LOG_CACHED_PBES_PER_FUNC (0x7<<4)\n#define FCOE_KWQE_INIT1_LOG_CACHED_PBES_PER_FUNC_SHIFT 4\n#define FCOE_KWQE_INIT1_RESERVED1 (0x1<<7)\n#define FCOE_KWQE_INIT1_RESERVED1_SHIFT 7\n};\n\n \nstruct fcoe_kwqe_init2 {\n\tu8 hsi_major_version;\n\tu8 hsi_minor_version;\n\tstruct fcoe_kwqe_header hdr;\n\t__le32 hash_tbl_pbl_addr_lo;\n\t__le32 hash_tbl_pbl_addr_hi;\n\t__le32 t2_hash_tbl_addr_lo;\n\t__le32 t2_hash_tbl_addr_hi;\n\t__le32 t2_ptr_hash_tbl_addr_lo;\n\t__le32 t2_ptr_hash_tbl_addr_hi;\n\t__le32 free_list_count;\n};\n\n \nstruct fcoe_kwqe_init3 {\n\t__le16 reserved0;\n\tstruct fcoe_kwqe_header hdr;\n\t__le32 error_bit_map_lo;\n\t__le32 error_bit_map_hi;\n\tu8 perf_config;\n\tu8 reserved21[3];\n\t__le32 reserved2[4];\n};\n\n \nstruct fcoe_kwqe_conn_offload1 {\n\t__le16 fcoe_conn_id;\n\tstruct fcoe_kwqe_header hdr;\n\t__le32 sq_addr_lo;\n\t__le32 sq_addr_hi;\n\t__le32 rq_pbl_addr_lo;\n\t__le32 rq_pbl_addr_hi;\n\t__le32 rq_first_pbe_addr_lo;\n\t__le32 rq_first_pbe_addr_hi;\n\t__le16 rq_prod;\n\t__le16 reserved0;\n};\n\n \nstruct fcoe_kwqe_conn_offload2 {\n\t__le16 tx_max_fc_pay_len;\n\tstruct fcoe_kwqe_header hdr;\n\t__le32 cq_addr_lo;\n\t__le32 cq_addr_hi;\n\t__le32 xferq_addr_lo;\n\t__le32 xferq_addr_hi;\n\t__le32 conn_db_addr_lo;\n\t__le32 conn_db_addr_hi;\n\t__le32 reserved1;\n};\n\n \nstruct fcoe_kwqe_conn_offload3 {\n\t__le16 vlan_tag;\n#define FCOE_KWQE_CONN_OFFLOAD3_VLAN_ID (0xFFF<<0)\n#define FCOE_KWQE_CONN_OFFLOAD3_VLAN_ID_SHIFT 0\n#define FCOE_KWQE_CONN_OFFLOAD3_CFI (0x1<<12)\n#define FCOE_KWQE_CONN_OFFLOAD3_CFI_SHIFT 12\n#define FCOE_KWQE_CONN_OFFLOAD3_PRIORITY (0x7<<13)\n#define FCOE_KWQE_CONN_OFFLOAD3_PRIORITY_SHIFT 13\n\tstruct fcoe_kwqe_header hdr;\n\tu8 s_id[3];\n\tu8 tx_max_conc_seqs_c3;\n\tu8 d_id[3];\n\tu8 flags;\n#define FCOE_KWQE_CONN_OFFLOAD3_B_MUL_N_PORT_IDS (0x1<<0)\n#define FCOE_KWQE_CONN_OFFLOAD3_B_MUL_N_PORT_IDS_SHIFT 0\n#define FCOE_KWQE_CONN_OFFLOAD3_B_E_D_TOV_RES (0x1<<1)\n#define FCOE_KWQE_CONN_OFFLOAD3_B_E_D_TOV_RES_SHIFT 1\n#define FCOE_KWQE_CONN_OFFLOAD3_B_CONT_INCR_SEQ_CNT (0x1<<2)\n#define FCOE_KWQE_CONN_OFFLOAD3_B_CONT_INCR_SEQ_CNT_SHIFT 2\n#define FCOE_KWQE_CONN_OFFLOAD3_B_CONF_REQ (0x1<<3)\n#define FCOE_KWQE_CONN_OFFLOAD3_B_CONF_REQ_SHIFT 3\n#define FCOE_KWQE_CONN_OFFLOAD3_B_REC_VALID (0x1<<4)\n#define FCOE_KWQE_CONN_OFFLOAD3_B_REC_VALID_SHIFT 4\n#define FCOE_KWQE_CONN_OFFLOAD3_B_C2_VALID (0x1<<5)\n#define FCOE_KWQE_CONN_OFFLOAD3_B_C2_VALID_SHIFT 5\n#define FCOE_KWQE_CONN_OFFLOAD3_B_ACK_0 (0x1<<6)\n#define FCOE_KWQE_CONN_OFFLOAD3_B_ACK_0_SHIFT 6\n#define FCOE_KWQE_CONN_OFFLOAD3_B_VLAN_FLAG (0x1<<7)\n#define FCOE_KWQE_CONN_OFFLOAD3_B_VLAN_FLAG_SHIFT 7\n\t__le32 reserved;\n\t__le32 confq_first_pbe_addr_lo;\n\t__le32 confq_first_pbe_addr_hi;\n\t__le16 tx_total_conc_seqs;\n\t__le16 rx_max_fc_pay_len;\n\t__le16 rx_total_conc_seqs;\n\tu8 rx_max_conc_seqs_c3;\n\tu8 rx_open_seqs_exch_c3;\n};\n\n \nstruct fcoe_kwqe_conn_offload4 {\n\tu8 e_d_tov_timer_val;\n\tu8 reserved2;\n\tstruct fcoe_kwqe_header hdr;\n\tu8 src_mac_addr_lo[2];\n\tu8 src_mac_addr_mid[2];\n\tu8 src_mac_addr_hi[2];\n\tu8 dst_mac_addr_hi[2];\n\tu8 dst_mac_addr_lo[2];\n\tu8 dst_mac_addr_mid[2];\n\t__le32 lcq_addr_lo;\n\t__le32 lcq_addr_hi;\n\t__le32 confq_pbl_base_addr_lo;\n\t__le32 confq_pbl_base_addr_hi;\n};\n\n \nstruct fcoe_kwqe_conn_enable_disable {\n\t__le16 reserved0;\n\tstruct fcoe_kwqe_header hdr;\n\tu8 src_mac_addr_lo[2];\n\tu8 src_mac_addr_mid[2];\n\tu8 src_mac_addr_hi[2];\n\tu16 vlan_tag;\n#define FCOE_KWQE_CONN_ENABLE_DISABLE_VLAN_ID (0xFFF<<0)\n#define FCOE_KWQE_CONN_ENABLE_DISABLE_VLAN_ID_SHIFT 0\n#define FCOE_KWQE_CONN_ENABLE_DISABLE_CFI (0x1<<12)\n#define FCOE_KWQE_CONN_ENABLE_DISABLE_CFI_SHIFT 12\n#define FCOE_KWQE_CONN_ENABLE_DISABLE_PRIORITY (0x7<<13)\n#define FCOE_KWQE_CONN_ENABLE_DISABLE_PRIORITY_SHIFT 13\n\tu8 dst_mac_addr_lo[2];\n\tu8 dst_mac_addr_mid[2];\n\tu8 dst_mac_addr_hi[2];\n\t__le16 reserved1;\n\tu8 s_id[3];\n\tu8 vlan_flag;\n\tu8 d_id[3];\n\tu8 reserved3;\n\t__le32 context_id;\n\t__le32 conn_id;\n\t__le32 reserved4;\n};\n\n \nstruct fcoe_kwqe_conn_destroy {\n\t__le16 reserved0;\n\tstruct fcoe_kwqe_header hdr;\n\t__le32 context_id;\n\t__le32 conn_id;\n\t__le32 reserved1[5];\n};\n\n \nstruct fcoe_kwqe_destroy {\n\t__le16 reserved0;\n\tstruct fcoe_kwqe_header hdr;\n\t__le32 reserved1[7];\n};\n\n \nstruct fcoe_kwqe_stat {\n\t__le16 reserved0;\n\tstruct fcoe_kwqe_header hdr;\n\t__le32 stat_params_addr_lo;\n\t__le32 stat_params_addr_hi;\n\t__le32 reserved1[5];\n};\n\n \nunion fcoe_kwqe {\n\tstruct fcoe_kwqe_init1 init1;\n\tstruct fcoe_kwqe_init2 init2;\n\tstruct fcoe_kwqe_init3 init3;\n\tstruct fcoe_kwqe_conn_offload1 conn_offload1;\n\tstruct fcoe_kwqe_conn_offload2 conn_offload2;\n\tstruct fcoe_kwqe_conn_offload3 conn_offload3;\n\tstruct fcoe_kwqe_conn_offload4 conn_offload4;\n\tstruct fcoe_kwqe_conn_enable_disable conn_enable_disable;\n\tstruct fcoe_kwqe_conn_destroy conn_destroy;\n\tstruct fcoe_kwqe_destroy destroy;\n\tstruct fcoe_kwqe_stat statistics;\n};\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n \nunion fcoe_sgl_union_ctx {\n\tstruct fcoe_cached_sge_ctx cached_sge;\n\tstruct fcoe_ext_mul_sges_ctx sgl;\n\t__le32 opaque[5];\n};\n\n \nstruct fcoe_read_flow_info {\n\tunion fcoe_sgl_union_ctx sgl_ctx;\n\t__le32 rsrv0[3];\n};\n\n\n \nstruct fcoe_s_stat_ctx {\n\tu8 flags;\n#define FCOE_S_STAT_CTX_ACTIVE (0x1<<0)\n#define FCOE_S_STAT_CTX_ACTIVE_SHIFT 0\n#define FCOE_S_STAT_CTX_ACK_ABORT_SEQ_COND (0x1<<1)\n#define FCOE_S_STAT_CTX_ACK_ABORT_SEQ_COND_SHIFT 1\n#define FCOE_S_STAT_CTX_ABTS_PERFORMED (0x1<<2)\n#define FCOE_S_STAT_CTX_ABTS_PERFORMED_SHIFT 2\n#define FCOE_S_STAT_CTX_SEQ_TIMEOUT (0x1<<3)\n#define FCOE_S_STAT_CTX_SEQ_TIMEOUT_SHIFT 3\n#define FCOE_S_STAT_CTX_P_RJT (0x1<<4)\n#define FCOE_S_STAT_CTX_P_RJT_SHIFT 4\n#define FCOE_S_STAT_CTX_ACK_EOFT (0x1<<5)\n#define FCOE_S_STAT_CTX_ACK_EOFT_SHIFT 5\n#define FCOE_S_STAT_CTX_RSRV1 (0x3<<6)\n#define FCOE_S_STAT_CTX_RSRV1_SHIFT 6\n};\n\n \nstruct fcoe_rx_seq_ctx {\n\tu8 seq_id;\n\tstruct fcoe_s_stat_ctx s_stat;\n\t__le16 seq_cnt;\n\t__le32 low_exp_ro;\n\t__le32 high_exp_ro;\n};\n\n\n \nunion fcoe_rx_wr_union_ctx {\n\tstruct fcoe_read_flow_info read_info;\n\tunion fcoe_comp_flow_info comp_info;\n\t__le32 opaque[8];\n};\n\n\n\n \nstruct fcoe_sqe {\n\t__le16 wqe;\n#define FCOE_SQE_TASK_ID (0x7FFF<<0)\n#define FCOE_SQE_TASK_ID_SHIFT 0\n#define FCOE_SQE_TOGGLE_BIT (0x1<<15)\n#define FCOE_SQE_TOGGLE_BIT_SHIFT 15\n};\n\n\n\n \nstruct fcoe_tce_tx_only {\n\tunion fcoe_sgl_union_ctx sgl_ctx;\n\t__le32 rsrv0;\n};\n\n \nunion fcoe_tx_wr_rx_rd_union_ctx {\n\tstruct fcoe_fc_frame tx_frame;\n\tstruct fcoe_fcp_cmd_payload fcp_cmd;\n\tstruct fcoe_ext_cleanup_info cleanup;\n\tstruct fcoe_ext_abts_info abts;\n\tstruct fcoe_ext_fw_tx_seq_ctx tx_seq;\n\t__le32 opaque[8];\n};\n\n \nstruct fcoe_tce_tx_wr_rx_rd_const {\n\tu8 init_flags;\n#define FCOE_TCE_TX_WR_RX_RD_CONST_TASK_TYPE (0x7<<0)\n#define FCOE_TCE_TX_WR_RX_RD_CONST_TASK_TYPE_SHIFT 0\n#define FCOE_TCE_TX_WR_RX_RD_CONST_DEV_TYPE (0x1<<3)\n#define FCOE_TCE_TX_WR_RX_RD_CONST_DEV_TYPE_SHIFT 3\n#define FCOE_TCE_TX_WR_RX_RD_CONST_CLASS_TYPE (0x1<<4)\n#define FCOE_TCE_TX_WR_RX_RD_CONST_CLASS_TYPE_SHIFT 4\n#define FCOE_TCE_TX_WR_RX_RD_CONST_CACHED_SGE (0x3<<5)\n#define FCOE_TCE_TX_WR_RX_RD_CONST_CACHED_SGE_SHIFT 5\n#define FCOE_TCE_TX_WR_RX_RD_CONST_SUPPORT_REC_TOV (0x1<<7)\n#define FCOE_TCE_TX_WR_RX_RD_CONST_SUPPORT_REC_TOV_SHIFT 7\n\tu8 tx_flags;\n#define FCOE_TCE_TX_WR_RX_RD_CONST_TX_VALID (0x1<<0)\n#define FCOE_TCE_TX_WR_RX_RD_CONST_TX_VALID_SHIFT 0\n#define FCOE_TCE_TX_WR_RX_RD_CONST_TX_STATE (0xF<<1)\n#define FCOE_TCE_TX_WR_RX_RD_CONST_TX_STATE_SHIFT 1\n#define FCOE_TCE_TX_WR_RX_RD_CONST_RSRV1 (0x1<<5)\n#define FCOE_TCE_TX_WR_RX_RD_CONST_RSRV1_SHIFT 5\n#define FCOE_TCE_TX_WR_RX_RD_CONST_TX_SEQ_INIT (0x1<<6)\n#define FCOE_TCE_TX_WR_RX_RD_CONST_TX_SEQ_INIT_SHIFT 6\n#define FCOE_TCE_TX_WR_RX_RD_CONST_RSRV2 (0x1<<7)\n#define FCOE_TCE_TX_WR_RX_RD_CONST_RSRV2_SHIFT 7\n\t__le16 rsrv3;\n\t__le32 verify_tx_seq;\n};\n\n \nstruct fcoe_tce_tx_wr_rx_rd {\n\tunion fcoe_tx_wr_rx_rd_union_ctx union_ctx;\n\tstruct fcoe_tce_tx_wr_rx_rd_const const_ctx;\n};\n\n \nstruct fcoe_tce_rx_wr_tx_rd_const {\n\t__le32 data_2_trns;\n\t__le32 init_flags;\n#define FCOE_TCE_RX_WR_TX_RD_CONST_CID (0xFFFFFF<<0)\n#define FCOE_TCE_RX_WR_TX_RD_CONST_CID_SHIFT 0\n#define FCOE_TCE_RX_WR_TX_RD_CONST_RSRV0 (0xFF<<24)\n#define FCOE_TCE_RX_WR_TX_RD_CONST_RSRV0_SHIFT 24\n};\n\n \nstruct fcoe_tce_rx_wr_tx_rd_var {\n\t__le16 rx_flags;\n#define FCOE_TCE_RX_WR_TX_RD_VAR_RSRV1 (0xF<<0)\n#define FCOE_TCE_RX_WR_TX_RD_VAR_RSRV1_SHIFT 0\n#define FCOE_TCE_RX_WR_TX_RD_VAR_NUM_RQ_WQE (0x7<<4)\n#define FCOE_TCE_RX_WR_TX_RD_VAR_NUM_RQ_WQE_SHIFT 4\n#define FCOE_TCE_RX_WR_TX_RD_VAR_CONF_REQ (0x1<<7)\n#define FCOE_TCE_RX_WR_TX_RD_VAR_CONF_REQ_SHIFT 7\n#define FCOE_TCE_RX_WR_TX_RD_VAR_RX_STATE (0xF<<8)\n#define FCOE_TCE_RX_WR_TX_RD_VAR_RX_STATE_SHIFT 8\n#define FCOE_TCE_RX_WR_TX_RD_VAR_EXP_FIRST_FRAME (0x1<<12)\n#define FCOE_TCE_RX_WR_TX_RD_VAR_EXP_FIRST_FRAME_SHIFT 12\n#define FCOE_TCE_RX_WR_TX_RD_VAR_RX_SEQ_INIT (0x1<<13)\n#define FCOE_TCE_RX_WR_TX_RD_VAR_RX_SEQ_INIT_SHIFT 13\n#define FCOE_TCE_RX_WR_TX_RD_VAR_RSRV2 (0x1<<14)\n#define FCOE_TCE_RX_WR_TX_RD_VAR_RSRV2_SHIFT 14\n#define FCOE_TCE_RX_WR_TX_RD_VAR_RX_VALID (0x1<<15)\n#define FCOE_TCE_RX_WR_TX_RD_VAR_RX_VALID_SHIFT 15\n\t__le16 rx_id;\n\tstruct fcoe_fcp_xfr_rdy_payload fcp_xfr_rdy;\n};\n\n \nstruct fcoe_tce_rx_wr_tx_rd {\n\tstruct fcoe_tce_rx_wr_tx_rd_const const_ctx;\n\tstruct fcoe_tce_rx_wr_tx_rd_var var_ctx;\n};\n\n \nstruct fcoe_tce_rx_only {\n\tstruct fcoe_rx_seq_ctx rx_seq_ctx;\n\tunion fcoe_rx_wr_union_ctx union_ctx;\n};\n\n \nstruct fcoe_task_ctx_entry {\n\tstruct fcoe_tce_tx_only txwr_only;\n\tstruct fcoe_tce_tx_wr_rx_rd txwr_rxrd;\n\tstruct fcoe_tce_rx_wr_tx_rd rxwr_txrd;\n\tstruct fcoe_tce_rx_only rxwr_only;\n};\n\n\n\n\n\n\n\n\n\n\n \nstruct fcoe_xfrqe {\n\t__le16 wqe;\n#define FCOE_XFRQE_TASK_ID (0x7FFF<<0)\n#define FCOE_XFRQE_TASK_ID_SHIFT 0\n#define FCOE_XFRQE_TOGGLE_BIT (0x1<<15)\n#define FCOE_XFRQE_TOGGLE_BIT_SHIFT 15\n};\n\n\n \nstruct b577xx_fcoe_rx_doorbell {\n\tstruct b577xx_doorbell_hdr hdr;\n\tu8 params;\n#define B577XX_FCOE_RX_DOORBELL_NEGATIVE_ARM (0x1F<<0)\n#define B577XX_FCOE_RX_DOORBELL_NEGATIVE_ARM_SHIFT 0\n#define B577XX_FCOE_RX_DOORBELL_OPCODE (0x7<<5)\n#define B577XX_FCOE_RX_DOORBELL_OPCODE_SHIFT 5\n\t__le16 doorbell_cq_cons;\n};\n\n\n \nstruct fcoe_confqe {\n\t__le16 ox_id;\n\t__le16 rx_id;\n\t__le32 param;\n};\n\n\n \nstruct fcoe_conn_db {\n#if defined(__BIG_ENDIAN)\n\tu16 rsrv0;\n\tu16 rq_prod;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 rq_prod;\n\tu16 rsrv0;\n#endif\n\tu32 rsrv1;\n\tstruct regpair cq_arm;\n};\n\n\n \nstruct fcoe_cqe {\n\t__le16 wqe;\n#define FCOE_CQE_CQE_INFO (0x3FFF<<0)\n#define FCOE_CQE_CQE_INFO_SHIFT 0\n#define FCOE_CQE_CQE_TYPE (0x1<<14)\n#define FCOE_CQE_CQE_TYPE_SHIFT 14\n#define FCOE_CQE_TOGGLE_BIT (0x1<<15)\n#define FCOE_CQE_TOGGLE_BIT_SHIFT 15\n};\n\n\n \nstruct fcoe_partial_err_report_entry {\n\t__le32 err_warn_bitmap_lo;\n\t__le32 err_warn_bitmap_hi;\n\t__le32 tx_buf_off;\n\t__le32 rx_buf_off;\n};\n\n \nstruct fcoe_err_report_entry {\n\tstruct fcoe_partial_err_report_entry data;\n\tstruct fcoe_fc_hdr fc_hdr;\n};\n\n\n \nstruct fcoe_hash_table_entry {\n\tu8 s_id_0;\n\tu8 s_id_1;\n\tu8 s_id_2;\n\tu8 d_id_0;\n\tu8 d_id_1;\n\tu8 d_id_2;\n\t__le16 dst_mac_addr_hi;\n\t__le16 dst_mac_addr_mid;\n\t__le16 dst_mac_addr_lo;\n\t__le16 src_mac_addr_hi;\n\t__le16 vlan_id;\n\t__le16 src_mac_addr_lo;\n\t__le16 src_mac_addr_mid;\n\tu8 vlan_flag;\n\tu8 reserved0;\n\t__le16 reserved1;\n\t__le32 reserved2;\n\t__le32 field_id;\n#define FCOE_HASH_TABLE_ENTRY_CID (0xFFFFFF<<0)\n#define FCOE_HASH_TABLE_ENTRY_CID_SHIFT 0\n#define FCOE_HASH_TABLE_ENTRY_RESERVED3 (0x7F<<24)\n#define FCOE_HASH_TABLE_ENTRY_RESERVED3_SHIFT 24\n#define FCOE_HASH_TABLE_ENTRY_VALID (0x1<<31)\n#define FCOE_HASH_TABLE_ENTRY_VALID_SHIFT 31\n};\n\n\n \nstruct fcoe_lcqe {\n\t__le32 wqe;\n#define FCOE_LCQE_TASK_ID (0xFFFF<<0)\n#define FCOE_LCQE_TASK_ID_SHIFT 0\n#define FCOE_LCQE_LCQE_TYPE (0xFF<<16)\n#define FCOE_LCQE_LCQE_TYPE_SHIFT 16\n#define FCOE_LCQE_RESERVED (0xFF<<24)\n#define FCOE_LCQE_RESERVED_SHIFT 24\n};\n\n\n\n \nstruct fcoe_pend_wq_cqe {\n\t__le16 wqe;\n#define FCOE_PEND_WQ_CQE_TASK_ID (0x3FFF<<0)\n#define FCOE_PEND_WQ_CQE_TASK_ID_SHIFT 0\n#define FCOE_PEND_WQ_CQE_CQE_TYPE (0x1<<14)\n#define FCOE_PEND_WQ_CQE_CQE_TYPE_SHIFT 14\n#define FCOE_PEND_WQ_CQE_TOGGLE_BIT (0x1<<15)\n#define FCOE_PEND_WQ_CQE_TOGGLE_BIT_SHIFT 15\n};\n\n\n \nstruct fcoe_rx_stat_params_section0 {\n\t__le32 fcoe_rx_pkt_cnt;\n\t__le32 fcoe_rx_byte_cnt;\n};\n\n\n \nstruct fcoe_rx_stat_params_section1 {\n\t__le32 fcoe_ver_cnt;\n\t__le32 fcoe_rx_drop_pkt_cnt;\n};\n\n\n \nstruct fcoe_rx_stat_params_section2 {\n\t__le32 fc_crc_cnt;\n\t__le32 eofa_del_cnt;\n\t__le32 miss_frame_cnt;\n\t__le32 seq_timeout_cnt;\n\t__le32 drop_seq_cnt;\n\t__le32 fcoe_rx_drop_pkt_cnt;\n\t__le32 fcp_rx_pkt_cnt;\n\t__le32 reserved0;\n};\n\n\n \nstruct fcoe_tx_stat_params {\n\t__le32 fcoe_tx_pkt_cnt;\n\t__le32 fcoe_tx_byte_cnt;\n\t__le32 fcp_tx_pkt_cnt;\n\t__le32 reserved0;\n};\n\n \nstruct fcoe_statistics_params {\n\tstruct fcoe_tx_stat_params tx_stat;\n\tstruct fcoe_rx_stat_params_section0 rx_stat0;\n\tstruct fcoe_rx_stat_params_section1 rx_stat1;\n\tstruct fcoe_rx_stat_params_section2 rx_stat2;\n};\n\n\n \nstruct fcoe_t2_hash_table_entry {\n\tstruct fcoe_hash_table_entry data;\n\tstruct regpair next;\n\tstruct regpair reserved0[3];\n};\n\n\n\n \nstruct fcoe_unsolicited_cqe {\n\t__le16 wqe;\n#define FCOE_UNSOLICITED_CQE_SUBTYPE (0x3<<0)\n#define FCOE_UNSOLICITED_CQE_SUBTYPE_SHIFT 0\n#define FCOE_UNSOLICITED_CQE_PKT_LEN (0xFFF<<2)\n#define FCOE_UNSOLICITED_CQE_PKT_LEN_SHIFT 2\n#define FCOE_UNSOLICITED_CQE_CQE_TYPE (0x1<<14)\n#define FCOE_UNSOLICITED_CQE_CQE_TYPE_SHIFT 14\n#define FCOE_UNSOLICITED_CQE_TOGGLE_BIT (0x1<<15)\n#define FCOE_UNSOLICITED_CQE_TOGGLE_BIT_SHIFT 15\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}