
WARNING: The Trce option "-ucf" is either illegal or not supported by projNav and hence will not be added in the strategy file(mapextraeffortioreg.xds) created by Smartxplorer.

Command Line : 
-------------
map /home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/smartxplorer_results/run5/mcs_top.ngd -ol high -xe n -pr b -t 7 -w -p xc6slx45-csg324-2 -o mcs_top_map.ncd /home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/smartxplorer_results/run5/mcs_top.pcf

Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Using target part "6slx45csg324-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '/home/kugel/.Xilinx' in
/home/kugel/.flexlmrc.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file mcs_top_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 36 secs 
Total CPU  time at the beginning of Placer: 36 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:3b3d5451) REAL time: 40 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:3b3d5451) REAL time: 42 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:c6e72fb1) REAL time: 42 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:a5188749) REAL time: 1 mins 46 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:a5188749) REAL time: 1 mins 46 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:a5188749) REAL time: 1 mins 46 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:a5188749) REAL time: 1 mins 47 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:a5188749) REAL time: 1 mins 47 secs 

Phase 9.8  Global Placement
......................
...................................................................................................
..........................................................................................................................................................................................
...........................................................................................................................................................................................................
................................................
