ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB154:
  26              		.file 1 "../../CM7/Core/Src/main.c"
   1:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:../../CM7/Core/Src/main.c **** /**
   3:../../CM7/Core/Src/main.c ****   ******************************************************************************
   4:../../CM7/Core/Src/main.c ****   * @file           : main.c
   5:../../CM7/Core/Src/main.c ****   * @brief          : Main program body
   6:../../CM7/Core/Src/main.c ****   ******************************************************************************
   7:../../CM7/Core/Src/main.c ****   * @attention
   8:../../CM7/Core/Src/main.c ****   *
   9:../../CM7/Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:../../CM7/Core/Src/main.c ****   * All rights reserved.
  11:../../CM7/Core/Src/main.c ****   *
  12:../../CM7/Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:../../CM7/Core/Src/main.c ****   * in the root directory of this software component.
  14:../../CM7/Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:../../CM7/Core/Src/main.c ****   *
  16:../../CM7/Core/Src/main.c ****   ******************************************************************************
  17:../../CM7/Core/Src/main.c ****   */
  18:../../CM7/Core/Src/main.c **** /* USER CODE END Header */
  19:../../CM7/Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:../../CM7/Core/Src/main.c **** #include "main.h"
  21:../../CM7/Core/Src/main.c **** #include "string.h"
  22:../../CM7/Core/Src/main.c **** #include "cmsis_os.h"
  23:../../CM7/Core/Src/main.c **** 
  24:../../CM7/Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  25:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Includes */
  26:../../CM7/Core/Src/main.c **** 
  27:../../CM7/Core/Src/main.c **** /* USER CODE END Includes */
  28:../../CM7/Core/Src/main.c **** 
  29:../../CM7/Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:../../CM7/Core/Src/main.c **** 
  32:../../CM7/Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 2


  33:../../CM7/Core/Src/main.c **** 
  34:../../CM7/Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:../../CM7/Core/Src/main.c **** 
  37:../../CM7/Core/Src/main.c **** #ifndef HSEM_ID_0
  38:../../CM7/Core/Src/main.c **** #define HSEM_ID_0 (0U) /* HW semaphore 0*/
  39:../../CM7/Core/Src/main.c **** #endif
  40:../../CM7/Core/Src/main.c **** 
  41:../../CM7/Core/Src/main.c **** /* USER CODE END PD */
  42:../../CM7/Core/Src/main.c **** 
  43:../../CM7/Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  44:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PM */
  45:../../CM7/Core/Src/main.c **** 
  46:../../CM7/Core/Src/main.c **** /* USER CODE END PM */
  47:../../CM7/Core/Src/main.c **** 
  48:../../CM7/Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  49:../../CM7/Core/Src/main.c **** #if defined ( __ICCARM__ ) /*!< IAR Compiler */
  50:../../CM7/Core/Src/main.c **** #pragma location=0x30000000
  51:../../CM7/Core/Src/main.c **** ETH_DMADescTypeDef  DMARxDscrTab[ETH_RX_DESC_CNT]; /* Ethernet Rx DMA Descriptors */
  52:../../CM7/Core/Src/main.c **** #pragma location=0x30000200
  53:../../CM7/Core/Src/main.c **** ETH_DMADescTypeDef  DMATxDscrTab[ETH_TX_DESC_CNT]; /* Ethernet Tx DMA Descriptors */
  54:../../CM7/Core/Src/main.c **** 
  55:../../CM7/Core/Src/main.c **** #elif defined ( __CC_ARM )  /* MDK ARM Compiler */
  56:../../CM7/Core/Src/main.c **** 
  57:../../CM7/Core/Src/main.c **** __attribute__((at(0x30000000))) ETH_DMADescTypeDef  DMARxDscrTab[ETH_RX_DESC_CNT]; /* Ethernet Rx D
  58:../../CM7/Core/Src/main.c **** __attribute__((at(0x30000200))) ETH_DMADescTypeDef  DMATxDscrTab[ETH_TX_DESC_CNT]; /* Ethernet Tx D
  59:../../CM7/Core/Src/main.c **** 
  60:../../CM7/Core/Src/main.c **** #elif defined ( __GNUC__ ) /* GNU Compiler */
  61:../../CM7/Core/Src/main.c **** ETH_DMADescTypeDef DMARxDscrTab[ETH_RX_DESC_CNT] __attribute__((section(".RxDecripSection"))); /* E
  62:../../CM7/Core/Src/main.c **** ETH_DMADescTypeDef DMATxDscrTab[ETH_TX_DESC_CNT] __attribute__((section(".TxDecripSection")));   /*
  63:../../CM7/Core/Src/main.c **** 
  64:../../CM7/Core/Src/main.c **** #endif
  65:../../CM7/Core/Src/main.c **** 
  66:../../CM7/Core/Src/main.c **** ETH_TxPacketConfig TxConfig;
  67:../../CM7/Core/Src/main.c **** 
  68:../../CM7/Core/Src/main.c **** ETH_HandleTypeDef heth;
  69:../../CM7/Core/Src/main.c **** 
  70:../../CM7/Core/Src/main.c **** RTC_HandleTypeDef hrtc;
  71:../../CM7/Core/Src/main.c **** 
  72:../../CM7/Core/Src/main.c **** UART_HandleTypeDef huart3;
  73:../../CM7/Core/Src/main.c **** 
  74:../../CM7/Core/Src/main.c **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  75:../../CM7/Core/Src/main.c **** 
  76:../../CM7/Core/Src/main.c **** /* Definitions for defaultTask */
  77:../../CM7/Core/Src/main.c **** osThreadId_t defaultTaskHandle;
  78:../../CM7/Core/Src/main.c **** const osThreadAttr_t defaultTask_attributes = {
  79:../../CM7/Core/Src/main.c ****   .name = "defaultTask",
  80:../../CM7/Core/Src/main.c ****   .stack_size = 128 * 4,
  81:../../CM7/Core/Src/main.c ****   .priority = (osPriority_t) osPriorityNormal,
  82:../../CM7/Core/Src/main.c **** };
  83:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PV */
  84:../../CM7/Core/Src/main.c **** 
  85:../../CM7/Core/Src/main.c **** /* USER CODE END PV */
  86:../../CM7/Core/Src/main.c **** 
  87:../../CM7/Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  88:../../CM7/Core/Src/main.c **** void SystemClock_Config(void);
  89:../../CM7/Core/Src/main.c **** static void MX_GPIO_Init(void);
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 3


  90:../../CM7/Core/Src/main.c **** static void MX_ETH_Init(void);
  91:../../CM7/Core/Src/main.c **** static void MX_USART3_UART_Init(void);
  92:../../CM7/Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void);
  93:../../CM7/Core/Src/main.c **** static void MX_RTC_Init(void);
  94:../../CM7/Core/Src/main.c **** void StartDefaultTask(void *argument);
  95:../../CM7/Core/Src/main.c **** 
  96:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PFP */
  97:../../CM7/Core/Src/main.c **** 
  98:../../CM7/Core/Src/main.c **** /* USER CODE END PFP */
  99:../../CM7/Core/Src/main.c **** 
 100:../../CM7/Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 101:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN 0 */
 102:../../CM7/Core/Src/main.c **** 
 103:../../CM7/Core/Src/main.c **** /* USER CODE END 0 */
 104:../../CM7/Core/Src/main.c **** 
 105:../../CM7/Core/Src/main.c **** /**
 106:../../CM7/Core/Src/main.c ****   * @brief  The application entry point.
 107:../../CM7/Core/Src/main.c ****   * @retval int
 108:../../CM7/Core/Src/main.c ****   */
 109:../../CM7/Core/Src/main.c **** int main(void)
 110:../../CM7/Core/Src/main.c **** {
 111:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 112:../../CM7/Core/Src/main.c **** 
 113:../../CM7/Core/Src/main.c ****   /* USER CODE END 1 */
 114:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_0 */
 115:../../CM7/Core/Src/main.c ****   int32_t timeout;
 116:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_0 */
 117:../../CM7/Core/Src/main.c **** 
 118:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_1 */
 119:../../CM7/Core/Src/main.c ****   /* Wait until CPU2 boots and enters in stop mode or timeout*/
 120:../../CM7/Core/Src/main.c ****   timeout = 0xFFFF;
 121:../../CM7/Core/Src/main.c ****   while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 122:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 123:../../CM7/Core/Src/main.c ****   {
 124:../../CM7/Core/Src/main.c ****   Error_Handler();
 125:../../CM7/Core/Src/main.c ****   }
 126:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_1 */
 127:../../CM7/Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 128:../../CM7/Core/Src/main.c **** 
 129:../../CM7/Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 130:../../CM7/Core/Src/main.c ****   HAL_Init();
 131:../../CM7/Core/Src/main.c **** 
 132:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Init */
 133:../../CM7/Core/Src/main.c **** 
 134:../../CM7/Core/Src/main.c ****   /* USER CODE END Init */
 135:../../CM7/Core/Src/main.c **** 
 136:../../CM7/Core/Src/main.c ****   /* Configure the system clock */
 137:../../CM7/Core/Src/main.c ****   SystemClock_Config();
 138:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_2 */
 139:../../CM7/Core/Src/main.c **** /* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
 140:../../CM7/Core/Src/main.c **** HSEM notification */
 141:../../CM7/Core/Src/main.c **** /*HW semaphore Clock enable*/
 142:../../CM7/Core/Src/main.c **** __HAL_RCC_HSEM_CLK_ENABLE();
 143:../../CM7/Core/Src/main.c **** /*Take HSEM */
 144:../../CM7/Core/Src/main.c **** HAL_HSEM_FastTake(HSEM_ID_0);
 145:../../CM7/Core/Src/main.c **** /*Release HSEM in order to notify the CPU2(CM4)*/
 146:../../CM7/Core/Src/main.c **** HAL_HSEM_Release(HSEM_ID_0,0);
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 4


 147:../../CM7/Core/Src/main.c **** /* wait until CPU2 wakes up from stop mode */
 148:../../CM7/Core/Src/main.c **** timeout = 0xFFFF;
 149:../../CM7/Core/Src/main.c **** while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 150:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 151:../../CM7/Core/Src/main.c **** {
 152:../../CM7/Core/Src/main.c **** Error_Handler();
 153:../../CM7/Core/Src/main.c **** }
 154:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_2 */
 155:../../CM7/Core/Src/main.c **** 
 156:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 157:../../CM7/Core/Src/main.c **** 
 158:../../CM7/Core/Src/main.c ****   /* USER CODE END SysInit */
 159:../../CM7/Core/Src/main.c **** 
 160:../../CM7/Core/Src/main.c ****   /* Initialize all configured peripherals */
 161:../../CM7/Core/Src/main.c ****   MX_GPIO_Init();
 162:../../CM7/Core/Src/main.c ****   MX_ETH_Init();
 163:../../CM7/Core/Src/main.c ****   MX_USART3_UART_Init();
 164:../../CM7/Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 165:../../CM7/Core/Src/main.c ****   MX_RTC_Init();
 166:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 167:../../CM7/Core/Src/main.c **** 
 168:../../CM7/Core/Src/main.c ****   /* USER CODE END 2 */
 169:../../CM7/Core/Src/main.c **** 
 170:../../CM7/Core/Src/main.c ****   /* Init scheduler */
 171:../../CM7/Core/Src/main.c ****   osKernelInitialize();
 172:../../CM7/Core/Src/main.c **** 
 173:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_MUTEX */
 174:../../CM7/Core/Src/main.c ****   /* add mutexes, ... */
 175:../../CM7/Core/Src/main.c ****   /* USER CODE END RTOS_MUTEX */
 176:../../CM7/Core/Src/main.c **** 
 177:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_SEMAPHORES */
 178:../../CM7/Core/Src/main.c ****   /* add semaphores, ... */
 179:../../CM7/Core/Src/main.c ****   /* USER CODE END RTOS_SEMAPHORES */
 180:../../CM7/Core/Src/main.c **** 
 181:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_TIMERS */
 182:../../CM7/Core/Src/main.c ****   /* start timers, add new ones, ... */
 183:../../CM7/Core/Src/main.c ****   /* USER CODE END RTOS_TIMERS */
 184:../../CM7/Core/Src/main.c **** 
 185:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_QUEUES */
 186:../../CM7/Core/Src/main.c ****   /* add queues, ... */
 187:../../CM7/Core/Src/main.c ****   /* USER CODE END RTOS_QUEUES */
 188:../../CM7/Core/Src/main.c **** 
 189:../../CM7/Core/Src/main.c ****   /* Create the thread(s) */
 190:../../CM7/Core/Src/main.c ****   /* creation of defaultTask */
 191:../../CM7/Core/Src/main.c ****   defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 192:../../CM7/Core/Src/main.c **** 
 193:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_THREADS */
 194:../../CM7/Core/Src/main.c ****   /* add threads, ... */
 195:../../CM7/Core/Src/main.c ****   /* USER CODE END RTOS_THREADS */
 196:../../CM7/Core/Src/main.c **** 
 197:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_EVENTS */
 198:../../CM7/Core/Src/main.c ****   /* add events, ... */
 199:../../CM7/Core/Src/main.c ****   /* USER CODE END RTOS_EVENTS */
 200:../../CM7/Core/Src/main.c **** 
 201:../../CM7/Core/Src/main.c ****   /* Start scheduler */
 202:../../CM7/Core/Src/main.c ****   osKernelStart();
 203:../../CM7/Core/Src/main.c **** 
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 5


 204:../../CM7/Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 205:../../CM7/Core/Src/main.c ****   /* Infinite loop */
 206:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 207:../../CM7/Core/Src/main.c ****   while (1)
 208:../../CM7/Core/Src/main.c ****   {
 209:../../CM7/Core/Src/main.c ****     /* USER CODE END WHILE */
 210:../../CM7/Core/Src/main.c **** 
 211:../../CM7/Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 212:../../CM7/Core/Src/main.c ****   }
 213:../../CM7/Core/Src/main.c ****   /* USER CODE END 3 */
 214:../../CM7/Core/Src/main.c **** }
 215:../../CM7/Core/Src/main.c **** 
 216:../../CM7/Core/Src/main.c **** /**
 217:../../CM7/Core/Src/main.c ****   * @brief System Clock Configuration
 218:../../CM7/Core/Src/main.c ****   * @retval None
 219:../../CM7/Core/Src/main.c ****   */
 220:../../CM7/Core/Src/main.c **** void SystemClock_Config(void)
 221:../../CM7/Core/Src/main.c **** {
 222:../../CM7/Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 223:../../CM7/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 224:../../CM7/Core/Src/main.c **** 
 225:../../CM7/Core/Src/main.c ****   /** Supply configuration update enable
 226:../../CM7/Core/Src/main.c ****   */
 227:../../CM7/Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 228:../../CM7/Core/Src/main.c **** 
 229:../../CM7/Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 230:../../CM7/Core/Src/main.c ****   */
 231:../../CM7/Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 232:../../CM7/Core/Src/main.c **** 
 233:../../CM7/Core/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 234:../../CM7/Core/Src/main.c **** 
 235:../../CM7/Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 236:../../CM7/Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 237:../../CM7/Core/Src/main.c ****   */
 238:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 239:../../CM7/Core/Src/main.c ****                               |RCC_OSCILLATORTYPE_HSE;
 240:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 241:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 242:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 243:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 244:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 245:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 246:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 247:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 24;
 248:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 249:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 250:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 251:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 252:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 253:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 254:../../CM7/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 255:../../CM7/Core/Src/main.c ****   {
 256:../../CM7/Core/Src/main.c ****     Error_Handler();
 257:../../CM7/Core/Src/main.c ****   }
 258:../../CM7/Core/Src/main.c **** 
 259:../../CM7/Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 260:../../CM7/Core/Src/main.c ****   */
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 6


 261:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 262:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 263:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 264:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 265:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 266:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 267:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 268:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 269:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 270:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 271:../../CM7/Core/Src/main.c **** 
 272:../../CM7/Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 273:../../CM7/Core/Src/main.c ****   {
 274:../../CM7/Core/Src/main.c ****     Error_Handler();
 275:../../CM7/Core/Src/main.c ****   }
 276:../../CM7/Core/Src/main.c **** }
 277:../../CM7/Core/Src/main.c **** 
 278:../../CM7/Core/Src/main.c **** /**
 279:../../CM7/Core/Src/main.c ****   * @brief ETH Initialization Function
 280:../../CM7/Core/Src/main.c ****   * @param None
 281:../../CM7/Core/Src/main.c ****   * @retval None
 282:../../CM7/Core/Src/main.c ****   */
 283:../../CM7/Core/Src/main.c **** static void MX_ETH_Init(void)
 284:../../CM7/Core/Src/main.c **** {
 285:../../CM7/Core/Src/main.c **** 
 286:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 0 */
 287:../../CM7/Core/Src/main.c **** 
 288:../../CM7/Core/Src/main.c ****   /* USER CODE END ETH_Init 0 */
 289:../../CM7/Core/Src/main.c **** 
 290:../../CM7/Core/Src/main.c ****    static uint8_t MACAddr[6];
 291:../../CM7/Core/Src/main.c **** 
 292:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 1 */
 293:../../CM7/Core/Src/main.c **** 
 294:../../CM7/Core/Src/main.c ****   /* USER CODE END ETH_Init 1 */
 295:../../CM7/Core/Src/main.c ****   heth.Instance = ETH;
 296:../../CM7/Core/Src/main.c ****   MACAddr[0] = 0x00;
 297:../../CM7/Core/Src/main.c ****   MACAddr[1] = 0x80;
 298:../../CM7/Core/Src/main.c ****   MACAddr[2] = 0xE1;
 299:../../CM7/Core/Src/main.c ****   MACAddr[3] = 0x00;
 300:../../CM7/Core/Src/main.c ****   MACAddr[4] = 0x00;
 301:../../CM7/Core/Src/main.c ****   MACAddr[5] = 0x00;
 302:../../CM7/Core/Src/main.c ****   heth.Init.MACAddr = &MACAddr[0];
 303:../../CM7/Core/Src/main.c ****   heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 304:../../CM7/Core/Src/main.c ****   heth.Init.TxDesc = DMATxDscrTab;
 305:../../CM7/Core/Src/main.c ****   heth.Init.RxDesc = DMARxDscrTab;
 306:../../CM7/Core/Src/main.c ****   heth.Init.RxBuffLen = 1524;
 307:../../CM7/Core/Src/main.c **** 
 308:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN MACADDRESS */
 309:../../CM7/Core/Src/main.c **** 
 310:../../CM7/Core/Src/main.c ****   /* USER CODE END MACADDRESS */
 311:../../CM7/Core/Src/main.c **** 
 312:../../CM7/Core/Src/main.c ****   if (HAL_ETH_Init(&heth) != HAL_OK)
 313:../../CM7/Core/Src/main.c ****   {
 314:../../CM7/Core/Src/main.c ****     Error_Handler();
 315:../../CM7/Core/Src/main.c ****   }
 316:../../CM7/Core/Src/main.c **** 
 317:../../CM7/Core/Src/main.c ****   memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 7


 318:../../CM7/Core/Src/main.c ****   TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 319:../../CM7/Core/Src/main.c ****   TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 320:../../CM7/Core/Src/main.c ****   TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 321:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 2 */
 322:../../CM7/Core/Src/main.c **** 
 323:../../CM7/Core/Src/main.c ****   /* USER CODE END ETH_Init 2 */
 324:../../CM7/Core/Src/main.c **** 
 325:../../CM7/Core/Src/main.c **** }
 326:../../CM7/Core/Src/main.c **** 
 327:../../CM7/Core/Src/main.c **** /**
 328:../../CM7/Core/Src/main.c ****   * @brief RTC Initialization Function
 329:../../CM7/Core/Src/main.c ****   * @param None
 330:../../CM7/Core/Src/main.c ****   * @retval None
 331:../../CM7/Core/Src/main.c ****   */
 332:../../CM7/Core/Src/main.c **** static void MX_RTC_Init(void)
 333:../../CM7/Core/Src/main.c **** {
 334:../../CM7/Core/Src/main.c **** 
 335:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 0 */
 336:../../CM7/Core/Src/main.c **** 
 337:../../CM7/Core/Src/main.c ****   /* USER CODE END RTC_Init 0 */
 338:../../CM7/Core/Src/main.c **** 
 339:../../CM7/Core/Src/main.c ****   RTC_TimeTypeDef sTime = {0};
 340:../../CM7/Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 341:../../CM7/Core/Src/main.c **** 
 342:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 1 */
 343:../../CM7/Core/Src/main.c **** 
 344:../../CM7/Core/Src/main.c ****   /* USER CODE END RTC_Init 1 */
 345:../../CM7/Core/Src/main.c **** 
 346:../../CM7/Core/Src/main.c ****   /** Initialize RTC Only
 347:../../CM7/Core/Src/main.c ****   */
 348:../../CM7/Core/Src/main.c ****   hrtc.Instance = RTC;
 349:../../CM7/Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 350:../../CM7/Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 351:../../CM7/Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 352:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 353:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 354:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 355:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 356:../../CM7/Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 357:../../CM7/Core/Src/main.c ****   {
 358:../../CM7/Core/Src/main.c ****     Error_Handler();
 359:../../CM7/Core/Src/main.c ****   }
 360:../../CM7/Core/Src/main.c **** 
 361:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Check_RTC_BKUP */
 362:../../CM7/Core/Src/main.c **** 
 363:../../CM7/Core/Src/main.c ****   /* USER CODE END Check_RTC_BKUP */
 364:../../CM7/Core/Src/main.c **** 
 365:../../CM7/Core/Src/main.c ****   /** Initialize RTC and set the Time and Date
 366:../../CM7/Core/Src/main.c ****   */
 367:../../CM7/Core/Src/main.c ****   sTime.Hours = 0x0;
 368:../../CM7/Core/Src/main.c ****   sTime.Minutes = 0x0;
 369:../../CM7/Core/Src/main.c ****   sTime.Seconds = 0x0;
 370:../../CM7/Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 371:../../CM7/Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 372:../../CM7/Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 373:../../CM7/Core/Src/main.c ****   {
 374:../../CM7/Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 8


 375:../../CM7/Core/Src/main.c ****   }
 376:../../CM7/Core/Src/main.c ****   sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 377:../../CM7/Core/Src/main.c ****   sDate.Month = RTC_MONTH_MARCH;
 378:../../CM7/Core/Src/main.c ****   sDate.Date = 0x13;
 379:../../CM7/Core/Src/main.c ****   sDate.Year = 0x24;
 380:../../CM7/Core/Src/main.c **** 
 381:../../CM7/Core/Src/main.c ****   if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 382:../../CM7/Core/Src/main.c ****   {
 383:../../CM7/Core/Src/main.c ****     Error_Handler();
 384:../../CM7/Core/Src/main.c ****   }
 385:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 2 */
 386:../../CM7/Core/Src/main.c **** 
 387:../../CM7/Core/Src/main.c ****   /* USER CODE END RTC_Init 2 */
 388:../../CM7/Core/Src/main.c **** 
 389:../../CM7/Core/Src/main.c **** }
 390:../../CM7/Core/Src/main.c **** 
 391:../../CM7/Core/Src/main.c **** /**
 392:../../CM7/Core/Src/main.c ****   * @brief USART3 Initialization Function
 393:../../CM7/Core/Src/main.c ****   * @param None
 394:../../CM7/Core/Src/main.c ****   * @retval None
 395:../../CM7/Core/Src/main.c ****   */
 396:../../CM7/Core/Src/main.c **** static void MX_USART3_UART_Init(void)
 397:../../CM7/Core/Src/main.c **** {
 398:../../CM7/Core/Src/main.c **** 
 399:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 0 */
 400:../../CM7/Core/Src/main.c **** 
 401:../../CM7/Core/Src/main.c ****   /* USER CODE END USART3_Init 0 */
 402:../../CM7/Core/Src/main.c **** 
 403:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 1 */
 404:../../CM7/Core/Src/main.c **** 
 405:../../CM7/Core/Src/main.c ****   /* USER CODE END USART3_Init 1 */
 406:../../CM7/Core/Src/main.c ****   huart3.Instance = USART3;
 407:../../CM7/Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 408:../../CM7/Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 409:../../CM7/Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 410:../../CM7/Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 411:../../CM7/Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 412:../../CM7/Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 413:../../CM7/Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 414:../../CM7/Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 415:../../CM7/Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 416:../../CM7/Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 417:../../CM7/Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 418:../../CM7/Core/Src/main.c ****   {
 419:../../CM7/Core/Src/main.c ****     Error_Handler();
 420:../../CM7/Core/Src/main.c ****   }
 421:../../CM7/Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 422:../../CM7/Core/Src/main.c ****   {
 423:../../CM7/Core/Src/main.c ****     Error_Handler();
 424:../../CM7/Core/Src/main.c ****   }
 425:../../CM7/Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 426:../../CM7/Core/Src/main.c ****   {
 427:../../CM7/Core/Src/main.c ****     Error_Handler();
 428:../../CM7/Core/Src/main.c ****   }
 429:../../CM7/Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 430:../../CM7/Core/Src/main.c ****   {
 431:../../CM7/Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 9


 432:../../CM7/Core/Src/main.c ****   }
 433:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 2 */
 434:../../CM7/Core/Src/main.c **** 
 435:../../CM7/Core/Src/main.c ****   /* USER CODE END USART3_Init 2 */
 436:../../CM7/Core/Src/main.c **** 
 437:../../CM7/Core/Src/main.c **** }
 438:../../CM7/Core/Src/main.c **** 
 439:../../CM7/Core/Src/main.c **** /**
 440:../../CM7/Core/Src/main.c ****   * @brief USB_OTG_FS Initialization Function
 441:../../CM7/Core/Src/main.c ****   * @param None
 442:../../CM7/Core/Src/main.c ****   * @retval None
 443:../../CM7/Core/Src/main.c ****   */
 444:../../CM7/Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void)
 445:../../CM7/Core/Src/main.c **** {
 446:../../CM7/Core/Src/main.c **** 
 447:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 448:../../CM7/Core/Src/main.c **** 
 449:../../CM7/Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 0 */
 450:../../CM7/Core/Src/main.c **** 
 451:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 452:../../CM7/Core/Src/main.c **** 
 453:../../CM7/Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 1 */
 454:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 455:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 456:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 457:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 458:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 459:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 460:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 461:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 462:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 463:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 464:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 465:../../CM7/Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 466:../../CM7/Core/Src/main.c ****   {
 467:../../CM7/Core/Src/main.c ****     Error_Handler();
 468:../../CM7/Core/Src/main.c ****   }
 469:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 470:../../CM7/Core/Src/main.c **** 
 471:../../CM7/Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 2 */
 472:../../CM7/Core/Src/main.c **** 
 473:../../CM7/Core/Src/main.c **** }
 474:../../CM7/Core/Src/main.c **** 
 475:../../CM7/Core/Src/main.c **** /**
 476:../../CM7/Core/Src/main.c ****   * @brief GPIO Initialization Function
 477:../../CM7/Core/Src/main.c ****   * @param None
 478:../../CM7/Core/Src/main.c ****   * @retval None
 479:../../CM7/Core/Src/main.c ****   */
 480:../../CM7/Core/Src/main.c **** static void MX_GPIO_Init(void)
 481:../../CM7/Core/Src/main.c **** {
  27              		.loc 1 481 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 24
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 86B0     		sub	sp, sp, #24
  33              	.LCFI0:
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 10


  34              		.cfi_def_cfa_offset 24
 482:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 483:../../CM7/Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 484:../../CM7/Core/Src/main.c **** 
 485:../../CM7/Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 486:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  35              		.loc 1 486 3 view .LVU1
  36              	.LBB4:
  37              		.loc 1 486 3 view .LVU2
  38              		.loc 1 486 3 view .LVU3
  39 0002 254B     		ldr	r3, .L3
  40 0004 D3F8E020 		ldr	r2, [r3, #224]
  41 0008 42F00402 		orr	r2, r2, #4
  42 000c C3F8E020 		str	r2, [r3, #224]
  43              		.loc 1 486 3 view .LVU4
  44 0010 D3F8E020 		ldr	r2, [r3, #224]
  45 0014 02F00402 		and	r2, r2, #4
  46 0018 0092     		str	r2, [sp]
  47              		.loc 1 486 3 view .LVU5
  48 001a 009A     		ldr	r2, [sp]
  49              	.LBE4:
  50              		.loc 1 486 3 view .LVU6
 487:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  51              		.loc 1 487 3 view .LVU7
  52              	.LBB5:
  53              		.loc 1 487 3 view .LVU8
  54              		.loc 1 487 3 view .LVU9
  55 001c D3F8E020 		ldr	r2, [r3, #224]
  56 0020 42F08002 		orr	r2, r2, #128
  57 0024 C3F8E020 		str	r2, [r3, #224]
  58              		.loc 1 487 3 view .LVU10
  59 0028 D3F8E020 		ldr	r2, [r3, #224]
  60 002c 02F08002 		and	r2, r2, #128
  61 0030 0192     		str	r2, [sp, #4]
  62              		.loc 1 487 3 view .LVU11
  63 0032 019A     		ldr	r2, [sp, #4]
  64              	.LBE5:
  65              		.loc 1 487 3 view .LVU12
 488:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  66              		.loc 1 488 3 view .LVU13
  67              	.LBB6:
  68              		.loc 1 488 3 view .LVU14
  69              		.loc 1 488 3 view .LVU15
  70 0034 D3F8E020 		ldr	r2, [r3, #224]
  71 0038 42F00102 		orr	r2, r2, #1
  72 003c C3F8E020 		str	r2, [r3, #224]
  73              		.loc 1 488 3 view .LVU16
  74 0040 D3F8E020 		ldr	r2, [r3, #224]
  75 0044 02F00102 		and	r2, r2, #1
  76 0048 0292     		str	r2, [sp, #8]
  77              		.loc 1 488 3 view .LVU17
  78 004a 029A     		ldr	r2, [sp, #8]
  79              	.LBE6:
  80              		.loc 1 488 3 view .LVU18
 489:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  81              		.loc 1 489 3 view .LVU19
  82              	.LBB7:
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 11


  83              		.loc 1 489 3 view .LVU20
  84              		.loc 1 489 3 view .LVU21
  85 004c D3F8E020 		ldr	r2, [r3, #224]
  86 0050 42F00202 		orr	r2, r2, #2
  87 0054 C3F8E020 		str	r2, [r3, #224]
  88              		.loc 1 489 3 view .LVU22
  89 0058 D3F8E020 		ldr	r2, [r3, #224]
  90 005c 02F00202 		and	r2, r2, #2
  91 0060 0392     		str	r2, [sp, #12]
  92              		.loc 1 489 3 view .LVU23
  93 0062 039A     		ldr	r2, [sp, #12]
  94              	.LBE7:
  95              		.loc 1 489 3 view .LVU24
 490:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  96              		.loc 1 490 3 view .LVU25
  97              	.LBB8:
  98              		.loc 1 490 3 view .LVU26
  99              		.loc 1 490 3 view .LVU27
 100 0064 D3F8E020 		ldr	r2, [r3, #224]
 101 0068 42F00802 		orr	r2, r2, #8
 102 006c C3F8E020 		str	r2, [r3, #224]
 103              		.loc 1 490 3 view .LVU28
 104 0070 D3F8E020 		ldr	r2, [r3, #224]
 105 0074 02F00802 		and	r2, r2, #8
 106 0078 0492     		str	r2, [sp, #16]
 107              		.loc 1 490 3 view .LVU29
 108 007a 049A     		ldr	r2, [sp, #16]
 109              	.LBE8:
 110              		.loc 1 490 3 view .LVU30
 491:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 111              		.loc 1 491 3 view .LVU31
 112              	.LBB9:
 113              		.loc 1 491 3 view .LVU32
 114              		.loc 1 491 3 view .LVU33
 115 007c D3F8E020 		ldr	r2, [r3, #224]
 116 0080 42F04002 		orr	r2, r2, #64
 117 0084 C3F8E020 		str	r2, [r3, #224]
 118              		.loc 1 491 3 view .LVU34
 119 0088 D3F8E030 		ldr	r3, [r3, #224]
 120 008c 03F04003 		and	r3, r3, #64
 121 0090 0593     		str	r3, [sp, #20]
 122              		.loc 1 491 3 view .LVU35
 123 0092 059B     		ldr	r3, [sp, #20]
 124              	.LBE9:
 125              		.loc 1 491 3 view .LVU36
 492:../../CM7/Core/Src/main.c **** 
 493:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 494:../../CM7/Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 495:../../CM7/Core/Src/main.c **** }
 126              		.loc 1 495 1 is_stmt 0 view .LVU37
 127 0094 06B0     		add	sp, sp, #24
 128              	.LCFI1:
 129              		.cfi_def_cfa_offset 0
 130              		@ sp needed
 131 0096 7047     		bx	lr
 132              	.L4:
 133              		.align	2
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 12


 134              	.L3:
 135 0098 00440258 		.word	1476543488
 136              		.cfi_endproc
 137              	.LFE154:
 139              		.section	.text.StartDefaultTask,"ax",%progbits
 140              		.align	1
 141              		.global	StartDefaultTask
 142              		.syntax unified
 143              		.thumb
 144              		.thumb_func
 146              	StartDefaultTask:
 147              	.LFB155:
 496:../../CM7/Core/Src/main.c **** 
 497:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN 4 */
 498:../../CM7/Core/Src/main.c **** 
 499:../../CM7/Core/Src/main.c **** /* USER CODE END 4 */
 500:../../CM7/Core/Src/main.c **** 
 501:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Header_StartDefaultTask */
 502:../../CM7/Core/Src/main.c **** /**
 503:../../CM7/Core/Src/main.c ****   * @brief  Function implementing the defaultTask thread.
 504:../../CM7/Core/Src/main.c ****   * @param  argument: Not used
 505:../../CM7/Core/Src/main.c ****   * @retval None
 506:../../CM7/Core/Src/main.c ****   */
 507:../../CM7/Core/Src/main.c **** /* USER CODE END Header_StartDefaultTask */
 508:../../CM7/Core/Src/main.c **** void StartDefaultTask(void *argument)
 509:../../CM7/Core/Src/main.c **** {
 148              		.loc 1 509 1 is_stmt 1 view -0
 149              		.cfi_startproc
 150              		@ Volatile: function does not return.
 151              		@ args = 0, pretend = 0, frame = 0
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153              	.LVL0:
 154              		.loc 1 509 1 is_stmt 0 view .LVU39
 155 0000 08B5     		push	{r3, lr}
 156              	.LCFI2:
 157              		.cfi_def_cfa_offset 8
 158              		.cfi_offset 3, -8
 159              		.cfi_offset 14, -4
 160              	.LVL1:
 161              	.L6:
 510:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 5 */
 511:../../CM7/Core/Src/main.c ****   /* Infinite loop */
 512:../../CM7/Core/Src/main.c ****   for(;;)
 162              		.loc 1 512 3 is_stmt 1 discriminator 1 view .LVU40
 513:../../CM7/Core/Src/main.c ****   {
 514:../../CM7/Core/Src/main.c ****     osDelay(1);
 163              		.loc 1 514 5 discriminator 1 view .LVU41
 164 0002 0120     		movs	r0, #1
 165 0004 FFF7FEFF 		bl	osDelay
 166              	.LVL2:
 512:../../CM7/Core/Src/main.c ****   {
 167              		.loc 1 512 8 discriminator 1 view .LVU42
 168 0008 FBE7     		b	.L6
 169              		.cfi_endproc
 170              	.LFE155:
 172              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 173              		.align	1
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 13


 174              		.global	HAL_TIM_PeriodElapsedCallback
 175              		.syntax unified
 176              		.thumb
 177              		.thumb_func
 179              	HAL_TIM_PeriodElapsedCallback:
 180              	.LVL3:
 181              	.LFB156:
 515:../../CM7/Core/Src/main.c ****   }
 516:../../CM7/Core/Src/main.c ****   /* USER CODE END 5 */
 517:../../CM7/Core/Src/main.c **** }
 518:../../CM7/Core/Src/main.c **** 
 519:../../CM7/Core/Src/main.c **** /**
 520:../../CM7/Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 521:../../CM7/Core/Src/main.c ****   * @note   This function is called  when TIM1 interrupt took place, inside
 522:../../CM7/Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 523:../../CM7/Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 524:../../CM7/Core/Src/main.c ****   * @param  htim : TIM handle
 525:../../CM7/Core/Src/main.c ****   * @retval None
 526:../../CM7/Core/Src/main.c ****   */
 527:../../CM7/Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 528:../../CM7/Core/Src/main.c **** {
 182              		.loc 1 528 1 view -0
 183              		.cfi_startproc
 184              		@ args = 0, pretend = 0, frame = 0
 185              		@ frame_needed = 0, uses_anonymous_args = 0
 186              		.loc 1 528 1 is_stmt 0 view .LVU44
 187 0000 08B5     		push	{r3, lr}
 188              	.LCFI3:
 189              		.cfi_def_cfa_offset 8
 190              		.cfi_offset 3, -8
 191              		.cfi_offset 14, -4
 529:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 530:../../CM7/Core/Src/main.c **** 
 531:../../CM7/Core/Src/main.c ****   /* USER CODE END Callback 0 */
 532:../../CM7/Core/Src/main.c ****   if (htim->Instance == TIM1) {
 192              		.loc 1 532 3 is_stmt 1 view .LVU45
 193              		.loc 1 532 11 is_stmt 0 view .LVU46
 194 0002 0268     		ldr	r2, [r0]
 195              		.loc 1 532 6 view .LVU47
 196 0004 034B     		ldr	r3, .L12
 197 0006 9A42     		cmp	r2, r3
 198 0008 00D0     		beq	.L11
 199              	.LVL4:
 200              	.L8:
 533:../../CM7/Core/Src/main.c ****     HAL_IncTick();
 534:../../CM7/Core/Src/main.c ****   }
 535:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 536:../../CM7/Core/Src/main.c **** 
 537:../../CM7/Core/Src/main.c ****   /* USER CODE END Callback 1 */
 538:../../CM7/Core/Src/main.c **** }
 201              		.loc 1 538 1 view .LVU48
 202 000a 08BD     		pop	{r3, pc}
 203              	.LVL5:
 204              	.L11:
 533:../../CM7/Core/Src/main.c ****     HAL_IncTick();
 205              		.loc 1 533 5 is_stmt 1 view .LVU49
 206 000c FFF7FEFF 		bl	HAL_IncTick
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 14


 207              	.LVL6:
 208              		.loc 1 538 1 is_stmt 0 view .LVU50
 209 0010 FBE7     		b	.L8
 210              	.L13:
 211 0012 00BF     		.align	2
 212              	.L12:
 213 0014 00000140 		.word	1073807360
 214              		.cfi_endproc
 215              	.LFE156:
 217              		.section	.text.Error_Handler,"ax",%progbits
 218              		.align	1
 219              		.global	Error_Handler
 220              		.syntax unified
 221              		.thumb
 222              		.thumb_func
 224              	Error_Handler:
 225              	.LFB157:
 539:../../CM7/Core/Src/main.c **** 
 540:../../CM7/Core/Src/main.c **** /**
 541:../../CM7/Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 542:../../CM7/Core/Src/main.c ****   * @retval None
 543:../../CM7/Core/Src/main.c ****   */
 544:../../CM7/Core/Src/main.c **** void Error_Handler(void)
 545:../../CM7/Core/Src/main.c **** {
 226              		.loc 1 545 1 is_stmt 1 view -0
 227              		.cfi_startproc
 228              		@ Volatile: function does not return.
 229              		@ args = 0, pretend = 0, frame = 0
 230              		@ frame_needed = 0, uses_anonymous_args = 0
 231              		@ link register save eliminated.
 546:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 547:../../CM7/Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 548:../../CM7/Core/Src/main.c ****   __disable_irq();
 232              		.loc 1 548 3 view .LVU52
 233              	.LBB10:
 234              	.LBI10:
 235              		.file 2 "../../Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 15


  21:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 16


  78:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 17


 135:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 18


 192:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 236              		.loc 2 207 27 view .LVU53
 237              	.LBB11:
 208:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 238              		.loc 2 209 3 view .LVU54
 239              		.syntax unified
 240              	@ 209 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 241 0000 72B6     		cpsid i
 242              	@ 0 "" 2
 243              		.thumb
 244              		.syntax unified
 245              	.L15:
 246              	.LBE11:
 247              	.LBE10:
 549:../../CM7/Core/Src/main.c ****   while (1)
 248              		.loc 1 549 3 discriminator 1 view .LVU55
 550:../../CM7/Core/Src/main.c ****   {
 551:../../CM7/Core/Src/main.c ****   }
 249              		.loc 1 551 3 discriminator 1 view .LVU56
 549:../../CM7/Core/Src/main.c ****   while (1)
 250              		.loc 1 549 9 discriminator 1 view .LVU57
 251 0002 FEE7     		b	.L15
 252              		.cfi_endproc
 253              	.LFE157:
 255              		.section	.text.MX_ETH_Init,"ax",%progbits
 256              		.align	1
 257              		.syntax unified
 258              		.thumb
 259              		.thumb_func
 261              	MX_ETH_Init:
 262              	.LFB150:
 284:../../CM7/Core/Src/main.c **** 
 263              		.loc 1 284 1 view -0
 264              		.cfi_startproc
 265              		@ args = 0, pretend = 0, frame = 0
 266              		@ frame_needed = 0, uses_anonymous_args = 0
 267 0000 10B5     		push	{r4, lr}
 268              	.LCFI4:
 269              		.cfi_def_cfa_offset 8
 270              		.cfi_offset 4, -8
 271              		.cfi_offset 14, -4
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 19


 290:../../CM7/Core/Src/main.c **** 
 272              		.loc 1 290 4 view .LVU59
 295:../../CM7/Core/Src/main.c ****   MACAddr[0] = 0x00;
 273              		.loc 1 295 3 view .LVU60
 295:../../CM7/Core/Src/main.c ****   MACAddr[0] = 0x00;
 274              		.loc 1 295 17 is_stmt 0 view .LVU61
 275 0002 1448     		ldr	r0, .L20
 276 0004 144B     		ldr	r3, .L20+4
 277 0006 0360     		str	r3, [r0]
 296:../../CM7/Core/Src/main.c ****   MACAddr[1] = 0x80;
 278              		.loc 1 296 3 is_stmt 1 view .LVU62
 296:../../CM7/Core/Src/main.c ****   MACAddr[1] = 0x80;
 279              		.loc 1 296 14 is_stmt 0 view .LVU63
 280 0008 144B     		ldr	r3, .L20+8
 281 000a 0022     		movs	r2, #0
 282 000c 1A70     		strb	r2, [r3]
 297:../../CM7/Core/Src/main.c ****   MACAddr[2] = 0xE1;
 283              		.loc 1 297 3 is_stmt 1 view .LVU64
 297:../../CM7/Core/Src/main.c ****   MACAddr[2] = 0xE1;
 284              		.loc 1 297 14 is_stmt 0 view .LVU65
 285 000e 8021     		movs	r1, #128
 286 0010 5970     		strb	r1, [r3, #1]
 298:../../CM7/Core/Src/main.c ****   MACAddr[3] = 0x00;
 287              		.loc 1 298 3 is_stmt 1 view .LVU66
 298:../../CM7/Core/Src/main.c ****   MACAddr[3] = 0x00;
 288              		.loc 1 298 14 is_stmt 0 view .LVU67
 289 0012 E121     		movs	r1, #225
 290 0014 9970     		strb	r1, [r3, #2]
 299:../../CM7/Core/Src/main.c ****   MACAddr[4] = 0x00;
 291              		.loc 1 299 3 is_stmt 1 view .LVU68
 299:../../CM7/Core/Src/main.c ****   MACAddr[4] = 0x00;
 292              		.loc 1 299 14 is_stmt 0 view .LVU69
 293 0016 DA70     		strb	r2, [r3, #3]
 300:../../CM7/Core/Src/main.c ****   MACAddr[5] = 0x00;
 294              		.loc 1 300 3 is_stmt 1 view .LVU70
 300:../../CM7/Core/Src/main.c ****   MACAddr[5] = 0x00;
 295              		.loc 1 300 14 is_stmt 0 view .LVU71
 296 0018 1A71     		strb	r2, [r3, #4]
 301:../../CM7/Core/Src/main.c ****   heth.Init.MACAddr = &MACAddr[0];
 297              		.loc 1 301 3 is_stmt 1 view .LVU72
 301:../../CM7/Core/Src/main.c ****   heth.Init.MACAddr = &MACAddr[0];
 298              		.loc 1 301 14 is_stmt 0 view .LVU73
 299 001a 5A71     		strb	r2, [r3, #5]
 302:../../CM7/Core/Src/main.c ****   heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 300              		.loc 1 302 3 is_stmt 1 view .LVU74
 302:../../CM7/Core/Src/main.c ****   heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 301              		.loc 1 302 21 is_stmt 0 view .LVU75
 302 001c 4360     		str	r3, [r0, #4]
 303:../../CM7/Core/Src/main.c ****   heth.Init.TxDesc = DMATxDscrTab;
 303              		.loc 1 303 3 is_stmt 1 view .LVU76
 303:../../CM7/Core/Src/main.c ****   heth.Init.TxDesc = DMATxDscrTab;
 304              		.loc 1 303 28 is_stmt 0 view .LVU77
 305 001e 0123     		movs	r3, #1
 306 0020 0372     		strb	r3, [r0, #8]
 304:../../CM7/Core/Src/main.c ****   heth.Init.RxDesc = DMARxDscrTab;
 307              		.loc 1 304 3 is_stmt 1 view .LVU78
 304:../../CM7/Core/Src/main.c ****   heth.Init.RxDesc = DMARxDscrTab;
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 20


 308              		.loc 1 304 20 is_stmt 0 view .LVU79
 309 0022 0F4B     		ldr	r3, .L20+12
 310 0024 C360     		str	r3, [r0, #12]
 305:../../CM7/Core/Src/main.c ****   heth.Init.RxBuffLen = 1524;
 311              		.loc 1 305 3 is_stmt 1 view .LVU80
 305:../../CM7/Core/Src/main.c ****   heth.Init.RxBuffLen = 1524;
 312              		.loc 1 305 20 is_stmt 0 view .LVU81
 313 0026 0F4B     		ldr	r3, .L20+16
 314 0028 0361     		str	r3, [r0, #16]
 306:../../CM7/Core/Src/main.c **** 
 315              		.loc 1 306 3 is_stmt 1 view .LVU82
 306:../../CM7/Core/Src/main.c **** 
 316              		.loc 1 306 23 is_stmt 0 view .LVU83
 317 002a 40F2F453 		movw	r3, #1524
 318 002e 4361     		str	r3, [r0, #20]
 312:../../CM7/Core/Src/main.c ****   {
 319              		.loc 1 312 3 is_stmt 1 view .LVU84
 312:../../CM7/Core/Src/main.c ****   {
 320              		.loc 1 312 7 is_stmt 0 view .LVU85
 321 0030 FFF7FEFF 		bl	HAL_ETH_Init
 322              	.LVL7:
 312:../../CM7/Core/Src/main.c ****   {
 323              		.loc 1 312 6 view .LVU86
 324 0034 58B9     		cbnz	r0, .L19
 317:../../CM7/Core/Src/main.c ****   TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 325              		.loc 1 317 3 is_stmt 1 view .LVU87
 326 0036 0C4C     		ldr	r4, .L20+20
 327 0038 3822     		movs	r2, #56
 328 003a 0021     		movs	r1, #0
 329 003c 2046     		mov	r0, r4
 330 003e FFF7FEFF 		bl	memset
 331              	.LVL8:
 318:../../CM7/Core/Src/main.c ****   TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 332              		.loc 1 318 3 view .LVU88
 318:../../CM7/Core/Src/main.c ****   TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 333              		.loc 1 318 23 is_stmt 0 view .LVU89
 334 0042 2123     		movs	r3, #33
 335 0044 2360     		str	r3, [r4]
 319:../../CM7/Core/Src/main.c ****   TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 336              		.loc 1 319 3 is_stmt 1 view .LVU90
 319:../../CM7/Core/Src/main.c ****   TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 337              		.loc 1 319 25 is_stmt 0 view .LVU91
 338 0046 4FF44033 		mov	r3, #196608
 339 004a 6361     		str	r3, [r4, #20]
 320:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 2 */
 340              		.loc 1 320 3 is_stmt 1 view .LVU92
 325:../../CM7/Core/Src/main.c **** 
 341              		.loc 1 325 1 is_stmt 0 view .LVU93
 342 004c 10BD     		pop	{r4, pc}
 343              	.L19:
 314:../../CM7/Core/Src/main.c ****   }
 344              		.loc 1 314 5 is_stmt 1 view .LVU94
 345 004e FFF7FEFF 		bl	Error_Handler
 346              	.LVL9:
 347              	.L21:
 348 0052 00BF     		.align	2
 349              	.L20:
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 21


 350 0054 00000000 		.word	.LANCHOR0
 351 0058 00800240 		.word	1073905664
 352 005c 00000000 		.word	.LANCHOR1
 353 0060 00000000 		.word	.LANCHOR2
 354 0064 00000000 		.word	.LANCHOR3
 355 0068 00000000 		.word	.LANCHOR4
 356              		.cfi_endproc
 357              	.LFE150:
 359              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 360              		.align	1
 361              		.syntax unified
 362              		.thumb
 363              		.thumb_func
 365              	MX_USART3_UART_Init:
 366              	.LFB152:
 397:../../CM7/Core/Src/main.c **** 
 367              		.loc 1 397 1 view -0
 368              		.cfi_startproc
 369              		@ args = 0, pretend = 0, frame = 0
 370              		@ frame_needed = 0, uses_anonymous_args = 0
 371 0000 08B5     		push	{r3, lr}
 372              	.LCFI5:
 373              		.cfi_def_cfa_offset 8
 374              		.cfi_offset 3, -8
 375              		.cfi_offset 14, -4
 406:../../CM7/Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 376              		.loc 1 406 3 view .LVU96
 406:../../CM7/Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 377              		.loc 1 406 19 is_stmt 0 view .LVU97
 378 0002 1548     		ldr	r0, .L32
 379 0004 154B     		ldr	r3, .L32+4
 380 0006 0360     		str	r3, [r0]
 407:../../CM7/Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 381              		.loc 1 407 3 is_stmt 1 view .LVU98
 407:../../CM7/Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 382              		.loc 1 407 24 is_stmt 0 view .LVU99
 383 0008 4FF4E133 		mov	r3, #115200
 384 000c 4360     		str	r3, [r0, #4]
 408:../../CM7/Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 385              		.loc 1 408 3 is_stmt 1 view .LVU100
 408:../../CM7/Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 386              		.loc 1 408 26 is_stmt 0 view .LVU101
 387 000e 0023     		movs	r3, #0
 388 0010 8360     		str	r3, [r0, #8]
 409:../../CM7/Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 389              		.loc 1 409 3 is_stmt 1 view .LVU102
 409:../../CM7/Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 390              		.loc 1 409 24 is_stmt 0 view .LVU103
 391 0012 C360     		str	r3, [r0, #12]
 410:../../CM7/Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 392              		.loc 1 410 3 is_stmt 1 view .LVU104
 410:../../CM7/Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 393              		.loc 1 410 22 is_stmt 0 view .LVU105
 394 0014 0361     		str	r3, [r0, #16]
 411:../../CM7/Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 395              		.loc 1 411 3 is_stmt 1 view .LVU106
 411:../../CM7/Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 22


 396              		.loc 1 411 20 is_stmt 0 view .LVU107
 397 0016 0C22     		movs	r2, #12
 398 0018 4261     		str	r2, [r0, #20]
 412:../../CM7/Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 399              		.loc 1 412 3 is_stmt 1 view .LVU108
 412:../../CM7/Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 400              		.loc 1 412 25 is_stmt 0 view .LVU109
 401 001a 8361     		str	r3, [r0, #24]
 413:../../CM7/Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 402              		.loc 1 413 3 is_stmt 1 view .LVU110
 413:../../CM7/Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 403              		.loc 1 413 28 is_stmt 0 view .LVU111
 404 001c C361     		str	r3, [r0, #28]
 414:../../CM7/Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 405              		.loc 1 414 3 is_stmt 1 view .LVU112
 414:../../CM7/Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 406              		.loc 1 414 30 is_stmt 0 view .LVU113
 407 001e 0362     		str	r3, [r0, #32]
 415:../../CM7/Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 408              		.loc 1 415 3 is_stmt 1 view .LVU114
 415:../../CM7/Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 409              		.loc 1 415 30 is_stmt 0 view .LVU115
 410 0020 4362     		str	r3, [r0, #36]
 416:../../CM7/Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 411              		.loc 1 416 3 is_stmt 1 view .LVU116
 416:../../CM7/Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 412              		.loc 1 416 38 is_stmt 0 view .LVU117
 413 0022 8362     		str	r3, [r0, #40]
 417:../../CM7/Core/Src/main.c ****   {
 414              		.loc 1 417 3 is_stmt 1 view .LVU118
 417:../../CM7/Core/Src/main.c ****   {
 415              		.loc 1 417 7 is_stmt 0 view .LVU119
 416 0024 FFF7FEFF 		bl	HAL_UART_Init
 417              	.LVL10:
 417:../../CM7/Core/Src/main.c ****   {
 418              		.loc 1 417 6 view .LVU120
 419 0028 70B9     		cbnz	r0, .L28
 421:../../CM7/Core/Src/main.c ****   {
 420              		.loc 1 421 3 is_stmt 1 view .LVU121
 421:../../CM7/Core/Src/main.c ****   {
 421              		.loc 1 421 7 is_stmt 0 view .LVU122
 422 002a 0021     		movs	r1, #0
 423 002c 0A48     		ldr	r0, .L32
 424 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 425              	.LVL11:
 421:../../CM7/Core/Src/main.c ****   {
 426              		.loc 1 421 6 view .LVU123
 427 0032 58B9     		cbnz	r0, .L29
 425:../../CM7/Core/Src/main.c ****   {
 428              		.loc 1 425 3 is_stmt 1 view .LVU124
 425:../../CM7/Core/Src/main.c ****   {
 429              		.loc 1 425 7 is_stmt 0 view .LVU125
 430 0034 0021     		movs	r1, #0
 431 0036 0848     		ldr	r0, .L32
 432 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 433              	.LVL12:
 425:../../CM7/Core/Src/main.c ****   {
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 23


 434              		.loc 1 425 6 view .LVU126
 435 003c 40B9     		cbnz	r0, .L30
 429:../../CM7/Core/Src/main.c ****   {
 436              		.loc 1 429 3 is_stmt 1 view .LVU127
 429:../../CM7/Core/Src/main.c ****   {
 437              		.loc 1 429 7 is_stmt 0 view .LVU128
 438 003e 0648     		ldr	r0, .L32
 439 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 440              	.LVL13:
 429:../../CM7/Core/Src/main.c ****   {
 441              		.loc 1 429 6 view .LVU129
 442 0044 30B9     		cbnz	r0, .L31
 437:../../CM7/Core/Src/main.c **** 
 443              		.loc 1 437 1 view .LVU130
 444 0046 08BD     		pop	{r3, pc}
 445              	.L28:
 419:../../CM7/Core/Src/main.c ****   }
 446              		.loc 1 419 5 is_stmt 1 view .LVU131
 447 0048 FFF7FEFF 		bl	Error_Handler
 448              	.LVL14:
 449              	.L29:
 423:../../CM7/Core/Src/main.c ****   }
 450              		.loc 1 423 5 view .LVU132
 451 004c FFF7FEFF 		bl	Error_Handler
 452              	.LVL15:
 453              	.L30:
 427:../../CM7/Core/Src/main.c ****   }
 454              		.loc 1 427 5 view .LVU133
 455 0050 FFF7FEFF 		bl	Error_Handler
 456              	.LVL16:
 457              	.L31:
 431:../../CM7/Core/Src/main.c ****   }
 458              		.loc 1 431 5 view .LVU134
 459 0054 FFF7FEFF 		bl	Error_Handler
 460              	.LVL17:
 461              	.L33:
 462              		.align	2
 463              	.L32:
 464 0058 00000000 		.word	.LANCHOR5
 465 005c 00480040 		.word	1073760256
 466              		.cfi_endproc
 467              	.LFE152:
 469              		.section	.text.MX_USB_OTG_FS_PCD_Init,"ax",%progbits
 470              		.align	1
 471              		.syntax unified
 472              		.thumb
 473              		.thumb_func
 475              	MX_USB_OTG_FS_PCD_Init:
 476              	.LFB153:
 445:../../CM7/Core/Src/main.c **** 
 477              		.loc 1 445 1 view -0
 478              		.cfi_startproc
 479              		@ args = 0, pretend = 0, frame = 0
 480              		@ frame_needed = 0, uses_anonymous_args = 0
 481 0000 08B5     		push	{r3, lr}
 482              	.LCFI6:
 483              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 24


 484              		.cfi_offset 3, -8
 485              		.cfi_offset 14, -4
 454:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 486              		.loc 1 454 3 view .LVU136
 454:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 487              		.loc 1 454 28 is_stmt 0 view .LVU137
 488 0002 0B48     		ldr	r0, .L38
 489 0004 0B4B     		ldr	r3, .L38+4
 490 0006 0360     		str	r3, [r0]
 455:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 491              		.loc 1 455 3 is_stmt 1 view .LVU138
 455:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 492              		.loc 1 455 38 is_stmt 0 view .LVU139
 493 0008 0923     		movs	r3, #9
 494 000a 4360     		str	r3, [r0, #4]
 456:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 495              		.loc 1 456 3 is_stmt 1 view .LVU140
 456:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 496              		.loc 1 456 30 is_stmt 0 view .LVU141
 497 000c 0222     		movs	r2, #2
 498 000e 0261     		str	r2, [r0, #16]
 457:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 499              		.loc 1 457 3 is_stmt 1 view .LVU142
 457:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 500              		.loc 1 457 35 is_stmt 0 view .LVU143
 501 0010 0023     		movs	r3, #0
 502 0012 C360     		str	r3, [r0, #12]
 458:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 503              		.loc 1 458 3 is_stmt 1 view .LVU144
 458:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 504              		.loc 1 458 35 is_stmt 0 view .LVU145
 505 0014 8261     		str	r2, [r0, #24]
 459:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 506              		.loc 1 459 3 is_stmt 1 view .LVU146
 459:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 507              		.loc 1 459 35 is_stmt 0 view .LVU147
 508 0016 C361     		str	r3, [r0, #28]
 460:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 509              		.loc 1 460 3 is_stmt 1 view .LVU148
 460:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 510              		.loc 1 460 41 is_stmt 0 view .LVU149
 511 0018 0362     		str	r3, [r0, #32]
 461:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 512              		.loc 1 461 3 is_stmt 1 view .LVU150
 461:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 513              		.loc 1 461 35 is_stmt 0 view .LVU151
 514 001a 4362     		str	r3, [r0, #36]
 462:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 515              		.loc 1 462 3 is_stmt 1 view .LVU152
 462:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 516              		.loc 1 462 48 is_stmt 0 view .LVU153
 517 001c 0122     		movs	r2, #1
 518 001e 8262     		str	r2, [r0, #40]
 463:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 519              		.loc 1 463 3 is_stmt 1 view .LVU154
 463:../../CM7/Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 520              		.loc 1 463 44 is_stmt 0 view .LVU155
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 25


 521 0020 C262     		str	r2, [r0, #44]
 464:../../CM7/Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 522              		.loc 1 464 3 is_stmt 1 view .LVU156
 464:../../CM7/Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 523              		.loc 1 464 42 is_stmt 0 view .LVU157
 524 0022 0363     		str	r3, [r0, #48]
 465:../../CM7/Core/Src/main.c ****   {
 525              		.loc 1 465 3 is_stmt 1 view .LVU158
 465:../../CM7/Core/Src/main.c ****   {
 526              		.loc 1 465 7 is_stmt 0 view .LVU159
 527 0024 FFF7FEFF 		bl	HAL_PCD_Init
 528              	.LVL18:
 465:../../CM7/Core/Src/main.c ****   {
 529              		.loc 1 465 6 view .LVU160
 530 0028 00B9     		cbnz	r0, .L37
 473:../../CM7/Core/Src/main.c **** 
 531              		.loc 1 473 1 view .LVU161
 532 002a 08BD     		pop	{r3, pc}
 533              	.L37:
 467:../../CM7/Core/Src/main.c ****   }
 534              		.loc 1 467 5 is_stmt 1 view .LVU162
 535 002c FFF7FEFF 		bl	Error_Handler
 536              	.LVL19:
 537              	.L39:
 538              		.align	2
 539              	.L38:
 540 0030 00000000 		.word	.LANCHOR6
 541 0034 00000840 		.word	1074266112
 542              		.cfi_endproc
 543              	.LFE153:
 545              		.section	.text.MX_RTC_Init,"ax",%progbits
 546              		.align	1
 547              		.syntax unified
 548              		.thumb
 549              		.thumb_func
 551              	MX_RTC_Init:
 552              	.LFB151:
 333:../../CM7/Core/Src/main.c **** 
 553              		.loc 1 333 1 view -0
 554              		.cfi_startproc
 555              		@ args = 0, pretend = 0, frame = 24
 556              		@ frame_needed = 0, uses_anonymous_args = 0
 557 0000 00B5     		push	{lr}
 558              	.LCFI7:
 559              		.cfi_def_cfa_offset 4
 560              		.cfi_offset 14, -4
 561 0002 87B0     		sub	sp, sp, #28
 562              	.LCFI8:
 563              		.cfi_def_cfa_offset 32
 339:../../CM7/Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 564              		.loc 1 339 3 view .LVU164
 339:../../CM7/Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 565              		.loc 1 339 19 is_stmt 0 view .LVU165
 566 0004 0023     		movs	r3, #0
 567 0006 0193     		str	r3, [sp, #4]
 568 0008 0293     		str	r3, [sp, #8]
 569 000a 0393     		str	r3, [sp, #12]
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 26


 570 000c 0493     		str	r3, [sp, #16]
 571 000e 0593     		str	r3, [sp, #20]
 340:../../CM7/Core/Src/main.c **** 
 572              		.loc 1 340 3 is_stmt 1 view .LVU166
 340:../../CM7/Core/Src/main.c **** 
 573              		.loc 1 340 19 is_stmt 0 view .LVU167
 574 0010 0093     		str	r3, [sp]
 348:../../CM7/Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 575              		.loc 1 348 3 is_stmt 1 view .LVU168
 348:../../CM7/Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 576              		.loc 1 348 17 is_stmt 0 view .LVU169
 577 0012 1C48     		ldr	r0, .L48
 578 0014 1C4A     		ldr	r2, .L48+4
 579 0016 0260     		str	r2, [r0]
 349:../../CM7/Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 580              		.loc 1 349 3 is_stmt 1 view .LVU170
 349:../../CM7/Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 581              		.loc 1 349 24 is_stmt 0 view .LVU171
 582 0018 4360     		str	r3, [r0, #4]
 350:../../CM7/Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 583              		.loc 1 350 3 is_stmt 1 view .LVU172
 350:../../CM7/Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 584              		.loc 1 350 26 is_stmt 0 view .LVU173
 585 001a 7F22     		movs	r2, #127
 586 001c 8260     		str	r2, [r0, #8]
 351:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 587              		.loc 1 351 3 is_stmt 1 view .LVU174
 351:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 588              		.loc 1 351 25 is_stmt 0 view .LVU175
 589 001e FF22     		movs	r2, #255
 590 0020 C260     		str	r2, [r0, #12]
 352:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 591              		.loc 1 352 3 is_stmt 1 view .LVU176
 352:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 592              		.loc 1 352 20 is_stmt 0 view .LVU177
 593 0022 0361     		str	r3, [r0, #16]
 353:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 594              		.loc 1 353 3 is_stmt 1 view .LVU178
 353:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 595              		.loc 1 353 28 is_stmt 0 view .LVU179
 596 0024 8361     		str	r3, [r0, #24]
 354:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 597              		.loc 1 354 3 is_stmt 1 view .LVU180
 354:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 598              		.loc 1 354 24 is_stmt 0 view .LVU181
 599 0026 C361     		str	r3, [r0, #28]
 355:../../CM7/Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 600              		.loc 1 355 3 is_stmt 1 view .LVU182
 355:../../CM7/Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 601              		.loc 1 355 25 is_stmt 0 view .LVU183
 602 0028 4361     		str	r3, [r0, #20]
 356:../../CM7/Core/Src/main.c ****   {
 603              		.loc 1 356 3 is_stmt 1 view .LVU184
 356:../../CM7/Core/Src/main.c ****   {
 604              		.loc 1 356 7 is_stmt 0 view .LVU185
 605 002a FFF7FEFF 		bl	HAL_RTC_Init
 606              	.LVL20:
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 27


 356:../../CM7/Core/Src/main.c ****   {
 607              		.loc 1 356 6 view .LVU186
 608 002e 10BB     		cbnz	r0, .L45
 367:../../CM7/Core/Src/main.c ****   sTime.Minutes = 0x0;
 609              		.loc 1 367 3 is_stmt 1 view .LVU187
 367:../../CM7/Core/Src/main.c ****   sTime.Minutes = 0x0;
 610              		.loc 1 367 15 is_stmt 0 view .LVU188
 611 0030 0023     		movs	r3, #0
 612 0032 8DF80430 		strb	r3, [sp, #4]
 368:../../CM7/Core/Src/main.c ****   sTime.Seconds = 0x0;
 613              		.loc 1 368 3 is_stmt 1 view .LVU189
 368:../../CM7/Core/Src/main.c ****   sTime.Seconds = 0x0;
 614              		.loc 1 368 17 is_stmt 0 view .LVU190
 615 0036 8DF80530 		strb	r3, [sp, #5]
 369:../../CM7/Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 616              		.loc 1 369 3 is_stmt 1 view .LVU191
 369:../../CM7/Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 617              		.loc 1 369 17 is_stmt 0 view .LVU192
 618 003a 8DF80630 		strb	r3, [sp, #6]
 370:../../CM7/Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 619              		.loc 1 370 3 is_stmt 1 view .LVU193
 370:../../CM7/Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 620              		.loc 1 370 24 is_stmt 0 view .LVU194
 621 003e 0493     		str	r3, [sp, #16]
 371:../../CM7/Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 622              		.loc 1 371 3 is_stmt 1 view .LVU195
 371:../../CM7/Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 623              		.loc 1 371 24 is_stmt 0 view .LVU196
 624 0040 0593     		str	r3, [sp, #20]
 372:../../CM7/Core/Src/main.c ****   {
 625              		.loc 1 372 3 is_stmt 1 view .LVU197
 372:../../CM7/Core/Src/main.c ****   {
 626              		.loc 1 372 7 is_stmt 0 view .LVU198
 627 0042 0122     		movs	r2, #1
 628 0044 01A9     		add	r1, sp, #4
 629 0046 0F48     		ldr	r0, .L48
 630 0048 FFF7FEFF 		bl	HAL_RTC_SetTime
 631              	.LVL21:
 372:../../CM7/Core/Src/main.c ****   {
 632              		.loc 1 372 6 view .LVU199
 633 004c A8B9     		cbnz	r0, .L46
 376:../../CM7/Core/Src/main.c ****   sDate.Month = RTC_MONTH_MARCH;
 634              		.loc 1 376 3 is_stmt 1 view .LVU200
 376:../../CM7/Core/Src/main.c ****   sDate.Month = RTC_MONTH_MARCH;
 635              		.loc 1 376 17 is_stmt 0 view .LVU201
 636 004e 0122     		movs	r2, #1
 637 0050 8DF80020 		strb	r2, [sp]
 377:../../CM7/Core/Src/main.c ****   sDate.Date = 0x13;
 638              		.loc 1 377 3 is_stmt 1 view .LVU202
 377:../../CM7/Core/Src/main.c ****   sDate.Date = 0x13;
 639              		.loc 1 377 15 is_stmt 0 view .LVU203
 640 0054 0323     		movs	r3, #3
 641 0056 8DF80130 		strb	r3, [sp, #1]
 378:../../CM7/Core/Src/main.c ****   sDate.Year = 0x24;
 642              		.loc 1 378 3 is_stmt 1 view .LVU204
 378:../../CM7/Core/Src/main.c ****   sDate.Year = 0x24;
 643              		.loc 1 378 14 is_stmt 0 view .LVU205
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 28


 644 005a 1323     		movs	r3, #19
 645 005c 8DF80230 		strb	r3, [sp, #2]
 379:../../CM7/Core/Src/main.c **** 
 646              		.loc 1 379 3 is_stmt 1 view .LVU206
 379:../../CM7/Core/Src/main.c **** 
 647              		.loc 1 379 14 is_stmt 0 view .LVU207
 648 0060 2423     		movs	r3, #36
 649 0062 8DF80330 		strb	r3, [sp, #3]
 381:../../CM7/Core/Src/main.c ****   {
 650              		.loc 1 381 3 is_stmt 1 view .LVU208
 381:../../CM7/Core/Src/main.c ****   {
 651              		.loc 1 381 7 is_stmt 0 view .LVU209
 652 0066 6946     		mov	r1, sp
 653 0068 0648     		ldr	r0, .L48
 654 006a FFF7FEFF 		bl	HAL_RTC_SetDate
 655              	.LVL22:
 381:../../CM7/Core/Src/main.c ****   {
 656              		.loc 1 381 6 view .LVU210
 657 006e 30B9     		cbnz	r0, .L47
 389:../../CM7/Core/Src/main.c **** 
 658              		.loc 1 389 1 view .LVU211
 659 0070 07B0     		add	sp, sp, #28
 660              	.LCFI9:
 661              		.cfi_remember_state
 662              		.cfi_def_cfa_offset 4
 663              		@ sp needed
 664 0072 5DF804FB 		ldr	pc, [sp], #4
 665              	.L45:
 666              	.LCFI10:
 667              		.cfi_restore_state
 358:../../CM7/Core/Src/main.c ****   }
 668              		.loc 1 358 5 is_stmt 1 view .LVU212
 669 0076 FFF7FEFF 		bl	Error_Handler
 670              	.LVL23:
 671              	.L46:
 374:../../CM7/Core/Src/main.c ****   }
 672              		.loc 1 374 5 view .LVU213
 673 007a FFF7FEFF 		bl	Error_Handler
 674              	.LVL24:
 675              	.L47:
 383:../../CM7/Core/Src/main.c ****   }
 676              		.loc 1 383 5 view .LVU214
 677 007e FFF7FEFF 		bl	Error_Handler
 678              	.LVL25:
 679              	.L49:
 680 0082 00BF     		.align	2
 681              	.L48:
 682 0084 00000000 		.word	.LANCHOR7
 683 0088 00400058 		.word	1476411392
 684              		.cfi_endproc
 685              	.LFE151:
 687              		.section	.text.SystemClock_Config,"ax",%progbits
 688              		.align	1
 689              		.global	SystemClock_Config
 690              		.syntax unified
 691              		.thumb
 692              		.thumb_func
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 29


 694              	SystemClock_Config:
 695              	.LFB149:
 221:../../CM7/Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 696              		.loc 1 221 1 view -0
 697              		.cfi_startproc
 698              		@ args = 0, pretend = 0, frame = 112
 699              		@ frame_needed = 0, uses_anonymous_args = 0
 700 0000 00B5     		push	{lr}
 701              	.LCFI11:
 702              		.cfi_def_cfa_offset 4
 703              		.cfi_offset 14, -4
 704 0002 9DB0     		sub	sp, sp, #116
 705              	.LCFI12:
 706              		.cfi_def_cfa_offset 120
 222:../../CM7/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 707              		.loc 1 222 3 view .LVU216
 222:../../CM7/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 708              		.loc 1 222 22 is_stmt 0 view .LVU217
 709 0004 4C22     		movs	r2, #76
 710 0006 0021     		movs	r1, #0
 711 0008 09A8     		add	r0, sp, #36
 712 000a FFF7FEFF 		bl	memset
 713              	.LVL26:
 223:../../CM7/Core/Src/main.c **** 
 714              		.loc 1 223 3 is_stmt 1 view .LVU218
 223:../../CM7/Core/Src/main.c **** 
 715              		.loc 1 223 22 is_stmt 0 view .LVU219
 716 000e 2022     		movs	r2, #32
 717 0010 0021     		movs	r1, #0
 718 0012 01A8     		add	r0, sp, #4
 719 0014 FFF7FEFF 		bl	memset
 720              	.LVL27:
 227:../../CM7/Core/Src/main.c **** 
 721              		.loc 1 227 3 is_stmt 1 view .LVU220
 722 0018 0420     		movs	r0, #4
 723 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 724              	.LVL28:
 231:../../CM7/Core/Src/main.c **** 
 725              		.loc 1 231 3 view .LVU221
 726              	.LBB12:
 231:../../CM7/Core/Src/main.c **** 
 727              		.loc 1 231 3 view .LVU222
 728 001e 0023     		movs	r3, #0
 729 0020 0093     		str	r3, [sp]
 231:../../CM7/Core/Src/main.c **** 
 730              		.loc 1 231 3 view .LVU223
 231:../../CM7/Core/Src/main.c **** 
 731              		.loc 1 231 3 view .LVU224
 732 0022 264B     		ldr	r3, .L57
 733 0024 DA6A     		ldr	r2, [r3, #44]
 734 0026 22F00102 		bic	r2, r2, #1
 735 002a DA62     		str	r2, [r3, #44]
 231:../../CM7/Core/Src/main.c **** 
 736              		.loc 1 231 3 view .LVU225
 737 002c DB6A     		ldr	r3, [r3, #44]
 738 002e 03F00103 		and	r3, r3, #1
 739 0032 0093     		str	r3, [sp]
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 30


 231:../../CM7/Core/Src/main.c **** 
 740              		.loc 1 231 3 view .LVU226
 741 0034 224A     		ldr	r2, .L57+4
 742 0036 9369     		ldr	r3, [r2, #24]
 743 0038 23F44043 		bic	r3, r3, #49152
 744 003c 43F40043 		orr	r3, r3, #32768
 745 0040 9361     		str	r3, [r2, #24]
 231:../../CM7/Core/Src/main.c **** 
 746              		.loc 1 231 3 view .LVU227
 747 0042 9369     		ldr	r3, [r2, #24]
 748 0044 03F44043 		and	r3, r3, #49152
 749 0048 0093     		str	r3, [sp]
 231:../../CM7/Core/Src/main.c **** 
 750              		.loc 1 231 3 view .LVU228
 751 004a 009B     		ldr	r3, [sp]
 752              	.LBE12:
 231:../../CM7/Core/Src/main.c **** 
 753              		.loc 1 231 3 view .LVU229
 233:../../CM7/Core/Src/main.c **** 
 754              		.loc 1 233 3 view .LVU230
 755              	.L51:
 233:../../CM7/Core/Src/main.c **** 
 756              		.loc 1 233 48 discriminator 1 view .LVU231
 233:../../CM7/Core/Src/main.c **** 
 757              		.loc 1 233 8 discriminator 1 view .LVU232
 233:../../CM7/Core/Src/main.c **** 
 758              		.loc 1 233 10 is_stmt 0 discriminator 1 view .LVU233
 759 004c 1C4B     		ldr	r3, .L57+4
 760 004e 9B69     		ldr	r3, [r3, #24]
 233:../../CM7/Core/Src/main.c **** 
 761              		.loc 1 233 8 discriminator 1 view .LVU234
 762 0050 13F4005F 		tst	r3, #8192
 763 0054 FAD0     		beq	.L51
 238:../../CM7/Core/Src/main.c ****                               |RCC_OSCILLATORTYPE_HSE;
 764              		.loc 1 238 3 is_stmt 1 view .LVU235
 238:../../CM7/Core/Src/main.c ****                               |RCC_OSCILLATORTYPE_HSE;
 765              		.loc 1 238 36 is_stmt 0 view .LVU236
 766 0056 0B23     		movs	r3, #11
 767 0058 0993     		str	r3, [sp, #36]
 240:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 768              		.loc 1 240 3 is_stmt 1 view .LVU237
 240:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 769              		.loc 1 240 30 is_stmt 0 view .LVU238
 770 005a 4FF4A023 		mov	r3, #327680
 771 005e 0A93     		str	r3, [sp, #40]
 241:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 772              		.loc 1 241 3 is_stmt 1 view .LVU239
 241:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 773              		.loc 1 241 30 is_stmt 0 view .LVU240
 774 0060 0122     		movs	r2, #1
 775 0062 0C92     		str	r2, [sp, #48]
 242:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 776              		.loc 1 242 3 is_stmt 1 view .LVU241
 242:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 777              		.loc 1 242 41 is_stmt 0 view .LVU242
 778 0064 4023     		movs	r3, #64
 779 0066 0D93     		str	r3, [sp, #52]
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 31


 243:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 780              		.loc 1 243 3 is_stmt 1 view .LVU243
 243:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 781              		.loc 1 243 30 is_stmt 0 view .LVU244
 782 0068 0E92     		str	r2, [sp, #56]
 244:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 783              		.loc 1 244 3 is_stmt 1 view .LVU245
 244:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 784              		.loc 1 244 34 is_stmt 0 view .LVU246
 785 006a 0223     		movs	r3, #2
 786 006c 1293     		str	r3, [sp, #72]
 245:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 787              		.loc 1 245 3 is_stmt 1 view .LVU247
 245:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 788              		.loc 1 245 35 is_stmt 0 view .LVU248
 789 006e 1393     		str	r3, [sp, #76]
 246:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 24;
 790              		.loc 1 246 3 is_stmt 1 view .LVU249
 246:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 24;
 791              		.loc 1 246 30 is_stmt 0 view .LVU250
 792 0070 1492     		str	r2, [sp, #80]
 247:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 793              		.loc 1 247 3 is_stmt 1 view .LVU251
 247:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 794              		.loc 1 247 30 is_stmt 0 view .LVU252
 795 0072 1822     		movs	r2, #24
 796 0074 1592     		str	r2, [sp, #84]
 248:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 797              		.loc 1 248 3 is_stmt 1 view .LVU253
 248:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 798              		.loc 1 248 30 is_stmt 0 view .LVU254
 799 0076 1693     		str	r3, [sp, #88]
 249:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 800              		.loc 1 249 3 is_stmt 1 view .LVU255
 249:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 801              		.loc 1 249 30 is_stmt 0 view .LVU256
 802 0078 0422     		movs	r2, #4
 803 007a 1792     		str	r2, [sp, #92]
 250:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 804              		.loc 1 250 3 is_stmt 1 view .LVU257
 250:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 805              		.loc 1 250 30 is_stmt 0 view .LVU258
 806 007c 1893     		str	r3, [sp, #96]
 251:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 807              		.loc 1 251 3 is_stmt 1 view .LVU259
 251:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 808              		.loc 1 251 32 is_stmt 0 view .LVU260
 809 007e 0C23     		movs	r3, #12
 810 0080 1993     		str	r3, [sp, #100]
 252:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 811              		.loc 1 252 3 is_stmt 1 view .LVU261
 252:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 812              		.loc 1 252 35 is_stmt 0 view .LVU262
 813 0082 0023     		movs	r3, #0
 814 0084 1A93     		str	r3, [sp, #104]
 253:../../CM7/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 815              		.loc 1 253 3 is_stmt 1 view .LVU263
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 32


 253:../../CM7/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 816              		.loc 1 253 34 is_stmt 0 view .LVU264
 817 0086 1B93     		str	r3, [sp, #108]
 254:../../CM7/Core/Src/main.c ****   {
 818              		.loc 1 254 3 is_stmt 1 view .LVU265
 254:../../CM7/Core/Src/main.c ****   {
 819              		.loc 1 254 7 is_stmt 0 view .LVU266
 820 0088 09A8     		add	r0, sp, #36
 821 008a FFF7FEFF 		bl	HAL_RCC_OscConfig
 822              	.LVL29:
 254:../../CM7/Core/Src/main.c ****   {
 823              		.loc 1 254 6 view .LVU267
 824 008e 88B9     		cbnz	r0, .L55
 261:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 825              		.loc 1 261 3 is_stmt 1 view .LVU268
 261:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 826              		.loc 1 261 31 is_stmt 0 view .LVU269
 827 0090 3F23     		movs	r3, #63
 828 0092 0193     		str	r3, [sp, #4]
 264:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 829              		.loc 1 264 3 is_stmt 1 view .LVU270
 264:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 830              		.loc 1 264 34 is_stmt 0 view .LVU271
 831 0094 0023     		movs	r3, #0
 832 0096 0293     		str	r3, [sp, #8]
 265:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 833              		.loc 1 265 3 is_stmt 1 view .LVU272
 265:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 834              		.loc 1 265 35 is_stmt 0 view .LVU273
 835 0098 0393     		str	r3, [sp, #12]
 266:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 836              		.loc 1 266 3 is_stmt 1 view .LVU274
 266:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 837              		.loc 1 266 35 is_stmt 0 view .LVU275
 838 009a 0493     		str	r3, [sp, #16]
 267:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 839              		.loc 1 267 3 is_stmt 1 view .LVU276
 267:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 840              		.loc 1 267 36 is_stmt 0 view .LVU277
 841 009c 0593     		str	r3, [sp, #20]
 268:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 842              		.loc 1 268 3 is_stmt 1 view .LVU278
 268:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 843              		.loc 1 268 36 is_stmt 0 view .LVU279
 844 009e 0693     		str	r3, [sp, #24]
 269:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 845              		.loc 1 269 3 is_stmt 1 view .LVU280
 269:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 846              		.loc 1 269 36 is_stmt 0 view .LVU281
 847 00a0 0793     		str	r3, [sp, #28]
 270:../../CM7/Core/Src/main.c **** 
 848              		.loc 1 270 3 is_stmt 1 view .LVU282
 270:../../CM7/Core/Src/main.c **** 
 849              		.loc 1 270 36 is_stmt 0 view .LVU283
 850 00a2 0893     		str	r3, [sp, #32]
 272:../../CM7/Core/Src/main.c ****   {
 851              		.loc 1 272 3 is_stmt 1 view .LVU284
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 33


 272:../../CM7/Core/Src/main.c ****   {
 852              		.loc 1 272 7 is_stmt 0 view .LVU285
 853 00a4 0121     		movs	r1, #1
 854 00a6 01A8     		add	r0, sp, #4
 855 00a8 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 856              	.LVL30:
 272:../../CM7/Core/Src/main.c ****   {
 857              		.loc 1 272 6 view .LVU286
 858 00ac 20B9     		cbnz	r0, .L56
 276:../../CM7/Core/Src/main.c **** 
 859              		.loc 1 276 1 view .LVU287
 860 00ae 1DB0     		add	sp, sp, #116
 861              	.LCFI13:
 862              		.cfi_remember_state
 863              		.cfi_def_cfa_offset 4
 864              		@ sp needed
 865 00b0 5DF804FB 		ldr	pc, [sp], #4
 866              	.L55:
 867              	.LCFI14:
 868              		.cfi_restore_state
 256:../../CM7/Core/Src/main.c ****   }
 869              		.loc 1 256 5 is_stmt 1 view .LVU288
 870 00b4 FFF7FEFF 		bl	Error_Handler
 871              	.LVL31:
 872              	.L56:
 274:../../CM7/Core/Src/main.c ****   }
 873              		.loc 1 274 5 view .LVU289
 874 00b8 FFF7FEFF 		bl	Error_Handler
 875              	.LVL32:
 876              	.L58:
 877              		.align	2
 878              	.L57:
 879 00bc 00040058 		.word	1476396032
 880 00c0 00480258 		.word	1476544512
 881              		.cfi_endproc
 882              	.LFE149:
 884              		.section	.text.main,"ax",%progbits
 885              		.align	1
 886              		.global	main
 887              		.syntax unified
 888              		.thumb
 889              		.thumb_func
 891              	main:
 892              	.LFB148:
 110:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 893              		.loc 1 110 1 view -0
 894              		.cfi_startproc
 895              		@ args = 0, pretend = 0, frame = 8
 896              		@ frame_needed = 0, uses_anonymous_args = 0
 897 0000 00B5     		push	{lr}
 898              	.LCFI15:
 899              		.cfi_def_cfa_offset 4
 900              		.cfi_offset 14, -4
 901 0002 83B0     		sub	sp, sp, #12
 902              	.LCFI16:
 903              		.cfi_def_cfa_offset 16
 115:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_0 */
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 34


 904              		.loc 1 115 3 view .LVU291
 120:../../CM7/Core/Src/main.c ****   while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 905              		.loc 1 120 3 view .LVU292
 906              	.LVL33:
 121:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 907              		.loc 1 121 3 view .LVU293
 120:../../CM7/Core/Src/main.c ****   while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 908              		.loc 1 120 11 is_stmt 0 view .LVU294
 909 0004 4FF6FF73 		movw	r3, #65535
 121:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 910              		.loc 1 121 8 view .LVU295
 911 0008 00E0     		b	.L61
 912              	.LVL34:
 913              	.L67:
 121:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 914              		.loc 1 121 68 view .LVU296
 915 000a 1346     		mov	r3, r2
 916              	.LVL35:
 917              	.L61:
 121:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 918              		.loc 1 121 76 is_stmt 1 discriminator 2 view .LVU297
 121:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 919              		.loc 1 121 8 discriminator 2 view .LVU298
 121:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 920              		.loc 1 121 10 is_stmt 0 discriminator 2 view .LVU299
 921 000c 254A     		ldr	r2, .L72
 922 000e 1268     		ldr	r2, [r2]
 121:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 923              		.loc 1 121 8 discriminator 2 view .LVU300
 924 0010 12F4004F 		tst	r2, #32768
 925 0014 03D0     		beq	.L60
 121:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 926              		.loc 1 121 68 discriminator 1 view .LVU301
 927 0016 5A1E     		subs	r2, r3, #1
 928              	.LVL36:
 121:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 929              		.loc 1 121 57 discriminator 1 view .LVU302
 930 0018 002B     		cmp	r3, #0
 931 001a F6DC     		bgt	.L67
 121:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 932              		.loc 1 121 68 view .LVU303
 933 001c 1346     		mov	r3, r2
 934              	.LVL37:
 935              	.L60:
 122:../../CM7/Core/Src/main.c ****   {
 936              		.loc 1 122 3 is_stmt 1 view .LVU304
 122:../../CM7/Core/Src/main.c ****   {
 937              		.loc 1 122 6 is_stmt 0 view .LVU305
 938 001e 002B     		cmp	r3, #0
 939 0020 1ADB     		blt	.L70
 130:../../CM7/Core/Src/main.c **** 
 940              		.loc 1 130 3 is_stmt 1 view .LVU306
 941 0022 FFF7FEFF 		bl	HAL_Init
 942              	.LVL38:
 137:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_2 */
 943              		.loc 1 137 3 view .LVU307
 944 0026 FFF7FEFF 		bl	SystemClock_Config
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 35


 945              	.LVL39:
 142:../../CM7/Core/Src/main.c **** /*Take HSEM */
 946              		.loc 1 142 1 view .LVU308
 947              	.LBB13:
 142:../../CM7/Core/Src/main.c **** /*Take HSEM */
 948              		.loc 1 142 1 view .LVU309
 142:../../CM7/Core/Src/main.c **** /*Take HSEM */
 949              		.loc 1 142 1 view .LVU310
 950 002a 1E4B     		ldr	r3, .L72
 951 002c D3F8E020 		ldr	r2, [r3, #224]
 952 0030 42F00072 		orr	r2, r2, #33554432
 953 0034 C3F8E020 		str	r2, [r3, #224]
 142:../../CM7/Core/Src/main.c **** /*Take HSEM */
 954              		.loc 1 142 1 view .LVU311
 955 0038 D3F8E030 		ldr	r3, [r3, #224]
 956 003c 03F00073 		and	r3, r3, #33554432
 957 0040 0193     		str	r3, [sp, #4]
 142:../../CM7/Core/Src/main.c **** /*Take HSEM */
 958              		.loc 1 142 1 view .LVU312
 959 0042 019B     		ldr	r3, [sp, #4]
 960              	.LBE13:
 142:../../CM7/Core/Src/main.c **** /*Take HSEM */
 961              		.loc 1 142 1 view .LVU313
 144:../../CM7/Core/Src/main.c **** /*Release HSEM in order to notify the CPU2(CM4)*/
 962              		.loc 1 144 1 view .LVU314
 963 0044 0020     		movs	r0, #0
 964 0046 FFF7FEFF 		bl	HAL_HSEM_FastTake
 965              	.LVL40:
 146:../../CM7/Core/Src/main.c **** /* wait until CPU2 wakes up from stop mode */
 966              		.loc 1 146 1 view .LVU315
 967 004a 0021     		movs	r1, #0
 968 004c 0846     		mov	r0, r1
 969 004e FFF7FEFF 		bl	HAL_HSEM_Release
 970              	.LVL41:
 148:../../CM7/Core/Src/main.c **** while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 971              		.loc 1 148 1 view .LVU316
 149:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 972              		.loc 1 149 1 view .LVU317
 148:../../CM7/Core/Src/main.c **** while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 973              		.loc 1 148 9 is_stmt 0 view .LVU318
 974 0052 4FF6FF73 		movw	r3, #65535
 149:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 975              		.loc 1 149 6 view .LVU319
 976 0056 02E0     		b	.L64
 977              	.LVL42:
 978              	.L70:
 124:../../CM7/Core/Src/main.c ****   }
 979              		.loc 1 124 3 is_stmt 1 view .LVU320
 980 0058 FFF7FEFF 		bl	Error_Handler
 981              	.LVL43:
 982              	.L68:
 149:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 983              		.loc 1 149 66 is_stmt 0 view .LVU321
 984 005c 1346     		mov	r3, r2
 985              	.LVL44:
 986              	.L64:
 149:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 36


 987              		.loc 1 149 74 is_stmt 1 discriminator 2 view .LVU322
 149:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 988              		.loc 1 149 6 discriminator 2 view .LVU323
 149:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 989              		.loc 1 149 8 is_stmt 0 discriminator 2 view .LVU324
 990 005e 114A     		ldr	r2, .L72
 991 0060 1268     		ldr	r2, [r2]
 149:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 992              		.loc 1 149 6 discriminator 2 view .LVU325
 993 0062 12F4004F 		tst	r2, #32768
 994 0066 03D1     		bne	.L63
 149:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 995              		.loc 1 149 66 discriminator 1 view .LVU326
 996 0068 5A1E     		subs	r2, r3, #1
 997              	.LVL45:
 149:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 998              		.loc 1 149 55 discriminator 1 view .LVU327
 999 006a 002B     		cmp	r3, #0
 1000 006c F6DC     		bgt	.L68
 149:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 1001              		.loc 1 149 66 view .LVU328
 1002 006e 1346     		mov	r3, r2
 1003              	.LVL46:
 1004              	.L63:
 150:../../CM7/Core/Src/main.c **** {
 1005              		.loc 1 150 1 is_stmt 1 view .LVU329
 150:../../CM7/Core/Src/main.c **** {
 1006              		.loc 1 150 4 is_stmt 0 view .LVU330
 1007 0070 002B     		cmp	r3, #0
 1008 0072 15DB     		blt	.L71
 161:../../CM7/Core/Src/main.c ****   MX_ETH_Init();
 1009              		.loc 1 161 3 is_stmt 1 view .LVU331
 1010 0074 FFF7FEFF 		bl	MX_GPIO_Init
 1011              	.LVL47:
 162:../../CM7/Core/Src/main.c ****   MX_USART3_UART_Init();
 1012              		.loc 1 162 3 view .LVU332
 1013 0078 FFF7FEFF 		bl	MX_ETH_Init
 1014              	.LVL48:
 163:../../CM7/Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 1015              		.loc 1 163 3 view .LVU333
 1016 007c FFF7FEFF 		bl	MX_USART3_UART_Init
 1017              	.LVL49:
 164:../../CM7/Core/Src/main.c ****   MX_RTC_Init();
 1018              		.loc 1 164 3 view .LVU334
 1019 0080 FFF7FEFF 		bl	MX_USB_OTG_FS_PCD_Init
 1020              	.LVL50:
 165:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1021              		.loc 1 165 3 view .LVU335
 1022 0084 FFF7FEFF 		bl	MX_RTC_Init
 1023              	.LVL51:
 171:../../CM7/Core/Src/main.c **** 
 1024              		.loc 1 171 3 view .LVU336
 1025 0088 FFF7FEFF 		bl	osKernelInitialize
 1026              	.LVL52:
 191:../../CM7/Core/Src/main.c **** 
 1027              		.loc 1 191 3 view .LVU337
 191:../../CM7/Core/Src/main.c **** 
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 37


 1028              		.loc 1 191 23 is_stmt 0 view .LVU338
 1029 008c 064A     		ldr	r2, .L72+4
 1030 008e 0021     		movs	r1, #0
 1031 0090 0648     		ldr	r0, .L72+8
 1032 0092 FFF7FEFF 		bl	osThreadNew
 1033              	.LVL53:
 191:../../CM7/Core/Src/main.c **** 
 1034              		.loc 1 191 21 view .LVU339
 1035 0096 064B     		ldr	r3, .L72+12
 1036 0098 1860     		str	r0, [r3]
 202:../../CM7/Core/Src/main.c **** 
 1037              		.loc 1 202 3 is_stmt 1 view .LVU340
 1038 009a FFF7FEFF 		bl	osKernelStart
 1039              	.LVL54:
 1040              	.L66:
 207:../../CM7/Core/Src/main.c ****   {
 1041              		.loc 1 207 3 discriminator 1 view .LVU341
 212:../../CM7/Core/Src/main.c ****   /* USER CODE END 3 */
 1042              		.loc 1 212 3 discriminator 1 view .LVU342
 207:../../CM7/Core/Src/main.c ****   {
 1043              		.loc 1 207 9 discriminator 1 view .LVU343
 1044 009e FEE7     		b	.L66
 1045              	.LVL55:
 1046              	.L71:
 152:../../CM7/Core/Src/main.c **** }
 1047              		.loc 1 152 1 view .LVU344
 1048 00a0 FFF7FEFF 		bl	Error_Handler
 1049              	.LVL56:
 1050              	.L73:
 152:../../CM7/Core/Src/main.c **** }
 1051              		.loc 1 152 1 is_stmt 0 view .LVU345
 1052              		.align	2
 1053              	.L72:
 1054 00a4 00440258 		.word	1476543488
 1055 00a8 00000000 		.word	.LANCHOR8
 1056 00ac 00000000 		.word	StartDefaultTask
 1057 00b0 00000000 		.word	.LANCHOR9
 1058              		.cfi_endproc
 1059              	.LFE148:
 1061              		.global	defaultTask_attributes
 1062              		.section	.rodata.str1.4,"aMS",%progbits,1
 1063              		.align	2
 1064              	.LC0:
 1065 0000 64656661 		.ascii	"defaultTask\000"
 1065      756C7454 
 1065      61736B00 
 1066              		.global	defaultTaskHandle
 1067              		.global	hpcd_USB_OTG_FS
 1068              		.global	huart3
 1069              		.global	hrtc
 1070              		.global	heth
 1071              		.global	TxConfig
 1072              		.global	DMATxDscrTab
 1073              		.global	DMARxDscrTab
 1074              		.section	.RxDecripSection,"aw"
 1075              		.align	2
 1076              		.set	.LANCHOR3,. + 0
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 38


 1079              	DMARxDscrTab:
 1080 0000 00000000 		.space	96
 1080      00000000 
 1080      00000000 
 1080      00000000 
 1080      00000000 
 1081              		.section	.TxDecripSection,"aw"
 1082              		.align	2
 1083              		.set	.LANCHOR2,. + 0
 1086              	DMATxDscrTab:
 1087 0000 00000000 		.space	96
 1087      00000000 
 1087      00000000 
 1087      00000000 
 1087      00000000 
 1088              		.section	.bss.MACAddr.0,"aw",%nobits
 1089              		.align	2
 1090              		.set	.LANCHOR1,. + 0
 1093              	MACAddr.0:
 1094 0000 00000000 		.space	6
 1094      0000
 1095              		.section	.bss.TxConfig,"aw",%nobits
 1096              		.align	2
 1097              		.set	.LANCHOR4,. + 0
 1100              	TxConfig:
 1101 0000 00000000 		.space	56
 1101      00000000 
 1101      00000000 
 1101      00000000 
 1101      00000000 
 1102              		.section	.bss.defaultTaskHandle,"aw",%nobits
 1103              		.align	2
 1104              		.set	.LANCHOR9,. + 0
 1107              	defaultTaskHandle:
 1108 0000 00000000 		.space	4
 1109              		.section	.bss.heth,"aw",%nobits
 1110              		.align	2
 1111              		.set	.LANCHOR0,. + 0
 1114              	heth:
 1115 0000 00000000 		.space	176
 1115      00000000 
 1115      00000000 
 1115      00000000 
 1115      00000000 
 1116              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
 1117              		.align	2
 1118              		.set	.LANCHOR6,. + 0
 1121              	hpcd_USB_OTG_FS:
 1122 0000 00000000 		.space	1292
 1122      00000000 
 1122      00000000 
 1122      00000000 
 1122      00000000 
 1123              		.section	.bss.hrtc,"aw",%nobits
 1124              		.align	2
 1125              		.set	.LANCHOR7,. + 0
 1128              	hrtc:
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 39


 1129 0000 00000000 		.space	36
 1129      00000000 
 1129      00000000 
 1129      00000000 
 1129      00000000 
 1130              		.section	.bss.huart3,"aw",%nobits
 1131              		.align	2
 1132              		.set	.LANCHOR5,. + 0
 1135              	huart3:
 1136 0000 00000000 		.space	148
 1136      00000000 
 1136      00000000 
 1136      00000000 
 1136      00000000 
 1137              		.section	.rodata.defaultTask_attributes,"a"
 1138              		.align	2
 1139              		.set	.LANCHOR8,. + 0
 1142              	defaultTask_attributes:
 1143 0000 00000000 		.word	.LC0
 1144 0004 00000000 		.space	16
 1144      00000000 
 1144      00000000 
 1144      00000000 
 1145 0014 00020000 		.word	512
 1146 0018 18000000 		.word	24
 1147 001c 00000000 		.space	8
 1147      00000000 
 1148              		.text
 1149              	.Letext0:
 1150              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 1151              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 1152              		.file 5 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h755xx.h"
 1153              		.file 6 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 1154              		.file 7 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 1155              		.file 8 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 1156              		.file 9 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 1157              		.file 10 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_eth.h"
 1158              		.file 11 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rtc.h"
 1159              		.file 12 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 1160              		.file 13 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 1161              		.file 14 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_usb.h"
 1162              		.file 15 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pcd.h"
 1163              		.file 16 "../../Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS_V2/cmsis_os2.h"
 1164              		.file 17 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 1165              		.file 18 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart_ex.h"
 1166              		.file 19 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 1167              		.file 20 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h"
 1168              		.file 21 "<built-in>"
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 40


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:19     .text.MX_GPIO_Init:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:135    .text.MX_GPIO_Init:00000098 $d
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:140    .text.StartDefaultTask:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:146    .text.StartDefaultTask:00000000 StartDefaultTask
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:173    .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:179    .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:213    .text.HAL_TIM_PeriodElapsedCallback:00000014 $d
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:218    .text.Error_Handler:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:224    .text.Error_Handler:00000000 Error_Handler
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:256    .text.MX_ETH_Init:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:261    .text.MX_ETH_Init:00000000 MX_ETH_Init
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:350    .text.MX_ETH_Init:00000054 $d
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:360    .text.MX_USART3_UART_Init:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:365    .text.MX_USART3_UART_Init:00000000 MX_USART3_UART_Init
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:464    .text.MX_USART3_UART_Init:00000058 $d
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:470    .text.MX_USB_OTG_FS_PCD_Init:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:475    .text.MX_USB_OTG_FS_PCD_Init:00000000 MX_USB_OTG_FS_PCD_Init
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:540    .text.MX_USB_OTG_FS_PCD_Init:00000030 $d
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:546    .text.MX_RTC_Init:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:551    .text.MX_RTC_Init:00000000 MX_RTC_Init
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:682    .text.MX_RTC_Init:00000084 $d
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:688    .text.SystemClock_Config:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:694    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:879    .text.SystemClock_Config:000000bc $d
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:885    .text.main:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:891    .text.main:00000000 main
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:1054   .text.main:000000a4 $d
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:1142   .rodata.defaultTask_attributes:00000000 defaultTask_attributes
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:1063   .rodata.str1.4:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:1107   .bss.defaultTaskHandle:00000000 defaultTaskHandle
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:1121   .bss.hpcd_USB_OTG_FS:00000000 hpcd_USB_OTG_FS
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:1135   .bss.huart3:00000000 huart3
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:1128   .bss.hrtc:00000000 hrtc
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:1114   .bss.heth:00000000 heth
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:1100   .bss.TxConfig:00000000 TxConfig
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:1086   .TxDecripSection:00000000 DMATxDscrTab
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:1079   .RxDecripSection:00000000 DMARxDscrTab
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:1075   .RxDecripSection:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:1082   .TxDecripSection:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:1089   .bss.MACAddr.0:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:1093   .bss.MACAddr.0:00000000 MACAddr.0
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:1096   .bss.TxConfig:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:1103   .bss.defaultTaskHandle:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:1110   .bss.heth:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:1117   .bss.hpcd_USB_OTG_FS:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:1124   .bss.hrtc:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:1131   .bss.huart3:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s:1138   .rodata.defaultTask_attributes:00000000 $d

UNDEFINED SYMBOLS
osDelay
HAL_IncTick
HAL_ETH_Init
memset
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccsKOSb1.s 			page 41


HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_PCD_Init
HAL_RTC_Init
HAL_RTC_SetTime
HAL_RTC_SetDate
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_HSEM_FastTake
HAL_HSEM_Release
osKernelInitialize
osThreadNew
osKernelStart
