// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "07/16/2025 09:48:14"

// 
// Device: Altera 5M570ZF256C4 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ULA (
	controladorULA,
	dados1,
	dados2,
	saida,
	zero);
input 	[3:0] controladorULA;
input 	[31:0] dados1;
input 	[31:0] dados2;
output 	[31:0] saida;
output 	zero;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \LessThan0~5 ;
wire \Add0~161 ;
wire \LessThan0~10 ;
wire \LessThan0~15 ;
wire \LessThan0~20 ;
wire \LessThan0~25 ;
wire \LessThan0~30 ;
wire \LessThan0~35 ;
wire \LessThan0~40 ;
wire \LessThan0~45 ;
wire \LessThan0~50 ;
wire \LessThan0~55 ;
wire \LessThan0~60 ;
wire \LessThan0~65 ;
wire \LessThan0~70 ;
wire \LessThan0~75 ;
wire \LessThan0~80 ;
wire \LessThan0~85 ;
wire \LessThan0~90 ;
wire \LessThan0~95 ;
wire \LessThan0~100 ;
wire \LessThan0~105 ;
wire \LessThan0~110 ;
wire \LessThan0~115 ;
wire \LessThan0~120 ;
wire \LessThan0~125 ;
wire \LessThan0~130 ;
wire \LessThan0~135 ;
wire \LessThan0~140 ;
wire \LessThan0~145 ;
wire \LessThan0~150 ;
wire \LessThan0~155 ;
wire \Mux31~0_combout ;
wire \Mux31~1_combout ;
wire \LessThan0~157_cout ;
wire \LessThan0~152_cout0 ;
wire \LessThan0~152COUT1_161 ;
wire \LessThan0~147_cout0 ;
wire \LessThan0~147COUT1_162 ;
wire \LessThan0~142_cout0 ;
wire \LessThan0~142COUT1_163 ;
wire \LessThan0~137_cout0 ;
wire \LessThan0~137COUT1_164 ;
wire \LessThan0~132_cout ;
wire \LessThan0~127_cout0 ;
wire \LessThan0~127COUT1_165 ;
wire \LessThan0~122_cout0 ;
wire \LessThan0~122COUT1_166 ;
wire \LessThan0~117_cout0 ;
wire \LessThan0~117COUT1_167 ;
wire \LessThan0~112_cout0 ;
wire \LessThan0~112COUT1_168 ;
wire \LessThan0~107_cout ;
wire \LessThan0~102_cout0 ;
wire \LessThan0~102COUT1_169 ;
wire \LessThan0~97_cout0 ;
wire \LessThan0~97COUT1_170 ;
wire \LessThan0~92_cout0 ;
wire \LessThan0~92COUT1_171 ;
wire \LessThan0~87_cout0 ;
wire \LessThan0~87COUT1_172 ;
wire \LessThan0~82_cout ;
wire \LessThan0~77_cout0 ;
wire \LessThan0~77COUT1_173 ;
wire \LessThan0~72_cout0 ;
wire \LessThan0~72COUT1_174 ;
wire \LessThan0~67_cout0 ;
wire \LessThan0~67COUT1_175 ;
wire \LessThan0~62_cout0 ;
wire \LessThan0~62COUT1_176 ;
wire \LessThan0~57_cout ;
wire \LessThan0~52_cout0 ;
wire \LessThan0~52COUT1_177 ;
wire \LessThan0~47_cout0 ;
wire \LessThan0~47COUT1_178 ;
wire \LessThan0~42_cout0 ;
wire \LessThan0~42COUT1_179 ;
wire \LessThan0~37_cout0 ;
wire \LessThan0~37COUT1_180 ;
wire \LessThan0~32_cout ;
wire \LessThan0~27_cout0 ;
wire \LessThan0~27COUT1_181 ;
wire \LessThan0~22_cout0 ;
wire \LessThan0~22COUT1_182 ;
wire \LessThan0~17_cout0 ;
wire \LessThan0~17COUT1_183 ;
wire \LessThan0~12_cout0 ;
wire \LessThan0~12COUT1_184 ;
wire \LessThan0~7_cout ;
wire \LessThan0~0_combout ;
wire \Add0~160_combout ;
wire \Add0~163_cout ;
wire \Add0~0_combout ;
wire \Mux31~2_combout ;
wire \Mux31~3_combout ;
wire \Mux1~0_combout ;
wire \Add0~166_combout ;
wire \Add0~2 ;
wire \Add0~2COUT1_198 ;
wire \Add0~5_combout ;
wire \Mux30~0_combout ;
wire \Mux30~1_combout ;
wire \Mux29~0_combout ;
wire \Add0~167_combout ;
wire \Add0~7 ;
wire \Add0~7COUT1_199 ;
wire \Add0~10_combout ;
wire \Mux29~1_combout ;
wire \Mux28~0_combout ;
wire \Add0~168_combout ;
wire \Add0~12 ;
wire \Add0~12COUT1_200 ;
wire \Add0~15_combout ;
wire \Mux28~1_combout ;
wire \Add0~169_combout ;
wire \Add0~17 ;
wire \Add0~17COUT1_201 ;
wire \Add0~20_combout ;
wire \Mux27~0_combout ;
wire \Mux27~1_combout ;
wire \Add0~170_combout ;
wire \Add0~22 ;
wire \Add0~25_combout ;
wire \Mux26~0_combout ;
wire \Mux26~1_combout ;
wire \Mux25~0_combout ;
wire \Add0~171_combout ;
wire \Add0~27 ;
wire \Add0~27COUT1_202 ;
wire \Add0~30_combout ;
wire \Mux25~1_combout ;
wire \Mux24~0_combout ;
wire \Add0~172_combout ;
wire \Add0~32 ;
wire \Add0~32COUT1_203 ;
wire \Add0~35_combout ;
wire \Mux24~1_combout ;
wire \Mux23~0_combout ;
wire \Add0~173_combout ;
wire \Add0~37 ;
wire \Add0~37COUT1_204 ;
wire \Add0~40_combout ;
wire \Mux23~1_combout ;
wire \Add0~174_combout ;
wire \Add0~42 ;
wire \Add0~42COUT1_205 ;
wire \Add0~45_combout ;
wire \Mux22~0_combout ;
wire \Mux22~1_combout ;
wire \Mux21~0_combout ;
wire \Add0~175_combout ;
wire \Add0~47 ;
wire \Add0~50_combout ;
wire \Mux21~1_combout ;
wire \Add0~176_combout ;
wire \Add0~52 ;
wire \Add0~52COUT1_206 ;
wire \Add0~55_combout ;
wire \Mux20~0_combout ;
wire \Mux20~1_combout ;
wire \Mux19~0_combout ;
wire \Add0~177_combout ;
wire \Add0~57 ;
wire \Add0~57COUT1_207 ;
wire \Add0~60_combout ;
wire \Mux19~1_combout ;
wire \Mux18~0_combout ;
wire \Add0~178_combout ;
wire \Add0~62 ;
wire \Add0~62COUT1_208 ;
wire \Add0~65_combout ;
wire \Mux18~1_combout ;
wire \Add0~179_combout ;
wire \Add0~67 ;
wire \Add0~67COUT1_209 ;
wire \Add0~70_combout ;
wire \Mux17~0_combout ;
wire \Mux17~1_combout ;
wire \Mux16~0_combout ;
wire \Add0~180_combout ;
wire \Add0~72 ;
wire \Add0~75_combout ;
wire \Mux16~1_combout ;
wire \Mux15~0_combout ;
wire \Add0~181_combout ;
wire \Add0~77 ;
wire \Add0~77COUT1_210 ;
wire \Add0~80_combout ;
wire \Mux15~1_combout ;
wire \Mux14~0_combout ;
wire \Add0~182_combout ;
wire \Add0~82 ;
wire \Add0~82COUT1_211 ;
wire \Add0~85_combout ;
wire \Mux14~1_combout ;
wire \Mux13~0_combout ;
wire \Add0~183_combout ;
wire \Add0~87 ;
wire \Add0~87COUT1_212 ;
wire \Add0~90_combout ;
wire \Mux13~1_combout ;
wire \Add0~184_combout ;
wire \Add0~92 ;
wire \Add0~92COUT1_213 ;
wire \Add0~95_combout ;
wire \Mux12~0_combout ;
wire \Mux12~1_combout ;
wire \Mux11~0_combout ;
wire \Add0~185_combout ;
wire \Add0~97 ;
wire \Add0~100_combout ;
wire \Mux11~1_combout ;
wire \Mux10~0_combout ;
wire \Add0~186_combout ;
wire \Add0~102 ;
wire \Add0~102COUT1_214 ;
wire \Add0~105_combout ;
wire \Mux10~1_combout ;
wire \Mux9~0_combout ;
wire \Add0~187_combout ;
wire \Add0~107 ;
wire \Add0~107COUT1_215 ;
wire \Add0~110_combout ;
wire \Mux9~1_combout ;
wire \Add0~188_combout ;
wire \Add0~112 ;
wire \Add0~112COUT1_216 ;
wire \Add0~115_combout ;
wire \Mux8~0_combout ;
wire \Mux8~1_combout ;
wire \Add0~189_combout ;
wire \Add0~117 ;
wire \Add0~117COUT1_217 ;
wire \Add0~120_combout ;
wire \Mux7~0_combout ;
wire \Mux7~1_combout ;
wire \Mux6~0_combout ;
wire \Add0~190_combout ;
wire \Add0~122 ;
wire \Add0~125_combout ;
wire \Mux6~1_combout ;
wire \Mux5~0_combout ;
wire \Add0~191_combout ;
wire \Add0~127 ;
wire \Add0~127COUT1_218 ;
wire \Add0~130_combout ;
wire \Mux5~1_combout ;
wire \Mux4~0_combout ;
wire \Add0~192_combout ;
wire \Add0~132 ;
wire \Add0~132COUT1_219 ;
wire \Add0~135_combout ;
wire \Mux4~1_combout ;
wire \Add0~193_combout ;
wire \Add0~137 ;
wire \Add0~137COUT1_220 ;
wire \Add0~140_combout ;
wire \Mux3~0_combout ;
wire \Mux3~1_combout ;
wire \Add0~194_combout ;
wire \Add0~142 ;
wire \Add0~142COUT1_221 ;
wire \Add0~145_combout ;
wire \Mux2~0_combout ;
wire \Mux2~1_combout ;
wire \Mux1~1_combout ;
wire \Mux1~2_combout ;
wire \Add0~195_combout ;
wire \Add0~147 ;
wire \Add0~150_combout ;
wire \Mux1~3_combout ;
wire \Mux0~0_combout ;
wire \Add0~196_combout ;
wire \Add0~152 ;
wire \Add0~152COUT1_222 ;
wire \Add0~155_combout ;
wire \Mux0~1_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \Equal0~3_combout ;
wire \Equal0~2_combout ;
wire \Equal0~4_combout ;
wire \Equal0~5_combout ;
wire \Equal0~7_combout ;
wire \Equal0~6_combout ;
wire \Equal0~8_combout ;
wire \Equal0~9_combout ;
wire \Equal0~10_combout ;
wire [3:0] \controladorULA~combout ;
wire [31:0] \dados2~combout ;
wire [31:0] \dados1~combout ;


// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados1[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados1~combout [0]),
	.padio(dados1[0]));
// synopsys translate_off
defparam \dados1[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados2[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados2~combout [0]),
	.padio(dados2[0]));
// synopsys translate_off
defparam \dados2[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \controladorULA[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\controladorULA~combout [1]),
	.padio(controladorULA[1]));
// synopsys translate_off
defparam \controladorULA[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \controladorULA[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\controladorULA~combout [2]),
	.padio(controladorULA[2]));
// synopsys translate_off
defparam \controladorULA[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \controladorULA[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\controladorULA~combout [3]),
	.padio(controladorULA[3]));
// synopsys translate_off
defparam \controladorULA[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y5_N8
maxv_lcell \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = ((!\controladorULA~combout [1] & (!\controladorULA~combout [2] & !\controladorULA~combout [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\controladorULA~combout [1]),
	.datac(\controladorULA~combout [2]),
	.datad(\controladorULA~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux31~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux31~0 .lut_mask = "0003";
defparam \Mux31~0 .operation_mode = "normal";
defparam \Mux31~0 .output_mode = "comb_only";
defparam \Mux31~0 .register_cascade_mode = "off";
defparam \Mux31~0 .sum_lutc_input = "datac";
defparam \Mux31~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \controladorULA[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\controladorULA~combout [0]),
	.padio(controladorULA[0]));
// synopsys translate_off
defparam \controladorULA[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y5_N1
maxv_lcell \Mux31~1 (
// Equation(s):
// \Mux31~1_combout  = (\Mux31~0_combout  & ((\dados1~combout [0] & ((\dados2~combout [0]) # (\controladorULA~combout [0]))) # (!\dados1~combout [0] & (\dados2~combout [0] & \controladorULA~combout [0]))))

	.clk(gnd),
	.dataa(\dados1~combout [0]),
	.datab(\dados2~combout [0]),
	.datac(\Mux31~0_combout ),
	.datad(\controladorULA~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux31~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux31~1 .lut_mask = "e080";
defparam \Mux31~1 .operation_mode = "normal";
defparam \Mux31~1 .output_mode = "comb_only";
defparam \Mux31~1 .register_cascade_mode = "off";
defparam \Mux31~1 .sum_lutc_input = "datac";
defparam \Mux31~1 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados1[31]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados1~combout [31]),
	.padio(dados1[31]));
// synopsys translate_off
defparam \dados1[31]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados2[31]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados2~combout [31]),
	.padio(dados2[31]));
// synopsys translate_off
defparam \dados2[31]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados2[30]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados2~combout [30]),
	.padio(dados2[30]));
// synopsys translate_off
defparam \dados2[30]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados1[30]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados1~combout [30]),
	.padio(dados1[30]));
// synopsys translate_off
defparam \dados1[30]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados2[25]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados2~combout [25]),
	.padio(dados2[25]));
// synopsys translate_off
defparam \dados2[25]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados1[25]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados1~combout [25]),
	.padio(dados1[25]));
// synopsys translate_off
defparam \dados1[25]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados2[20]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados2~combout [20]),
	.padio(dados2[20]));
// synopsys translate_off
defparam \dados2[20]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados1[20]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados1~combout [20]),
	.padio(dados1[20]));
// synopsys translate_off
defparam \dados1[20]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_P10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados1[15]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados1~combout [15]),
	.padio(dados1[15]));
// synopsys translate_off
defparam \dados1[15]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados2[15]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados2~combout [15]),
	.padio(dados2[15]));
// synopsys translate_off
defparam \dados2[15]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados2[10]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados2~combout [10]),
	.padio(dados2[10]));
// synopsys translate_off
defparam \dados2[10]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados1[10]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados1~combout [10]),
	.padio(dados1[10]));
// synopsys translate_off
defparam \dados1[10]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados2[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados2~combout [5]),
	.padio(dados2[5]));
// synopsys translate_off
defparam \dados2[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados1[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados1~combout [5]),
	.padio(dados1[5]));
// synopsys translate_off
defparam \dados1[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y5_N4
maxv_lcell \LessThan0~157 (
// Equation(s):
// \LessThan0~157_cout  = CARRY((!\dados1~combout [0] & (\dados2~combout [0])))

	.clk(gnd),
	.dataa(\dados1~combout [0]),
	.datab(\dados2~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~155 ),
	.regout(),
	.cout(\LessThan0~157_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~157 .lut_mask = "ff44";
defparam \LessThan0~157 .operation_mode = "arithmetic";
defparam \LessThan0~157 .output_mode = "none";
defparam \LessThan0~157 .register_cascade_mode = "off";
defparam \LessThan0~157 .sum_lutc_input = "datac";
defparam \LessThan0~157 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados2[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados2~combout [4]),
	.padio(dados2[4]));
// synopsys translate_off
defparam \dados2[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados1[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados1~combout [4]),
	.padio(dados1[4]));
// synopsys translate_off
defparam \dados1[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados2[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados2~combout [3]),
	.padio(dados2[3]));
// synopsys translate_off
defparam \dados2[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados1[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados1~combout [3]),
	.padio(dados1[3]));
// synopsys translate_off
defparam \dados1[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados1[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados1~combout [2]),
	.padio(dados1[2]));
// synopsys translate_off
defparam \dados1[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados2[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados2~combout [2]),
	.padio(dados2[2]));
// synopsys translate_off
defparam \dados2[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados2[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados2~combout [1]),
	.padio(dados2[1]));
// synopsys translate_off
defparam \dados2[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados1[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados1~combout [1]),
	.padio(dados1[1]));
// synopsys translate_off
defparam \dados1[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y5_N5
maxv_lcell \LessThan0~152 (
// Equation(s):
// \LessThan0~152_cout0  = CARRY((\dados2~combout [1] & (\dados1~combout [1] & !\LessThan0~157_cout )) # (!\dados2~combout [1] & ((\dados1~combout [1]) # (!\LessThan0~157_cout ))))
// \LessThan0~152COUT1_161  = CARRY((\dados2~combout [1] & (\dados1~combout [1] & !\LessThan0~157_cout )) # (!\dados2~combout [1] & ((\dados1~combout [1]) # (!\LessThan0~157_cout ))))

	.clk(gnd),
	.dataa(\dados2~combout [1]),
	.datab(\dados1~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan0~157_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~150 ),
	.regout(),
	.cout(),
	.cout0(\LessThan0~152_cout0 ),
	.cout1(\LessThan0~152COUT1_161 ));
// synopsys translate_off
defparam \LessThan0~152 .cin_used = "true";
defparam \LessThan0~152 .lut_mask = "ff4d";
defparam \LessThan0~152 .operation_mode = "arithmetic";
defparam \LessThan0~152 .output_mode = "none";
defparam \LessThan0~152 .register_cascade_mode = "off";
defparam \LessThan0~152 .sum_lutc_input = "cin";
defparam \LessThan0~152 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N6
maxv_lcell \LessThan0~147 (
// Equation(s):
// \LessThan0~147_cout0  = CARRY((\dados1~combout [2] & (\dados2~combout [2] & !\LessThan0~152_cout0 )) # (!\dados1~combout [2] & ((\dados2~combout [2]) # (!\LessThan0~152_cout0 ))))
// \LessThan0~147COUT1_162  = CARRY((\dados1~combout [2] & (\dados2~combout [2] & !\LessThan0~152COUT1_161 )) # (!\dados1~combout [2] & ((\dados2~combout [2]) # (!\LessThan0~152COUT1_161 ))))

	.clk(gnd),
	.dataa(\dados1~combout [2]),
	.datab(\dados2~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan0~157_cout ),
	.cin0(\LessThan0~152_cout0 ),
	.cin1(\LessThan0~152COUT1_161 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~145 ),
	.regout(),
	.cout(),
	.cout0(\LessThan0~147_cout0 ),
	.cout1(\LessThan0~147COUT1_162 ));
// synopsys translate_off
defparam \LessThan0~147 .cin0_used = "true";
defparam \LessThan0~147 .cin1_used = "true";
defparam \LessThan0~147 .cin_used = "true";
defparam \LessThan0~147 .lut_mask = "ff4d";
defparam \LessThan0~147 .operation_mode = "arithmetic";
defparam \LessThan0~147 .output_mode = "none";
defparam \LessThan0~147 .register_cascade_mode = "off";
defparam \LessThan0~147 .sum_lutc_input = "cin";
defparam \LessThan0~147 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N7
maxv_lcell \LessThan0~142 (
// Equation(s):
// \LessThan0~142_cout0  = CARRY((\dados2~combout [3] & (\dados1~combout [3] & !\LessThan0~147_cout0 )) # (!\dados2~combout [3] & ((\dados1~combout [3]) # (!\LessThan0~147_cout0 ))))
// \LessThan0~142COUT1_163  = CARRY((\dados2~combout [3] & (\dados1~combout [3] & !\LessThan0~147COUT1_162 )) # (!\dados2~combout [3] & ((\dados1~combout [3]) # (!\LessThan0~147COUT1_162 ))))

	.clk(gnd),
	.dataa(\dados2~combout [3]),
	.datab(\dados1~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan0~157_cout ),
	.cin0(\LessThan0~147_cout0 ),
	.cin1(\LessThan0~147COUT1_162 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~140 ),
	.regout(),
	.cout(),
	.cout0(\LessThan0~142_cout0 ),
	.cout1(\LessThan0~142COUT1_163 ));
// synopsys translate_off
defparam \LessThan0~142 .cin0_used = "true";
defparam \LessThan0~142 .cin1_used = "true";
defparam \LessThan0~142 .cin_used = "true";
defparam \LessThan0~142 .lut_mask = "ff4d";
defparam \LessThan0~142 .operation_mode = "arithmetic";
defparam \LessThan0~142 .output_mode = "none";
defparam \LessThan0~142 .register_cascade_mode = "off";
defparam \LessThan0~142 .sum_lutc_input = "cin";
defparam \LessThan0~142 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N8
maxv_lcell \LessThan0~137 (
// Equation(s):
// \LessThan0~137_cout0  = CARRY((\dados2~combout [4] & ((!\LessThan0~142_cout0 ) # (!\dados1~combout [4]))) # (!\dados2~combout [4] & (!\dados1~combout [4] & !\LessThan0~142_cout0 )))
// \LessThan0~137COUT1_164  = CARRY((\dados2~combout [4] & ((!\LessThan0~142COUT1_163 ) # (!\dados1~combout [4]))) # (!\dados2~combout [4] & (!\dados1~combout [4] & !\LessThan0~142COUT1_163 )))

	.clk(gnd),
	.dataa(\dados2~combout [4]),
	.datab(\dados1~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan0~157_cout ),
	.cin0(\LessThan0~142_cout0 ),
	.cin1(\LessThan0~142COUT1_163 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~135 ),
	.regout(),
	.cout(),
	.cout0(\LessThan0~137_cout0 ),
	.cout1(\LessThan0~137COUT1_164 ));
// synopsys translate_off
defparam \LessThan0~137 .cin0_used = "true";
defparam \LessThan0~137 .cin1_used = "true";
defparam \LessThan0~137 .cin_used = "true";
defparam \LessThan0~137 .lut_mask = "ff2b";
defparam \LessThan0~137 .operation_mode = "arithmetic";
defparam \LessThan0~137 .output_mode = "none";
defparam \LessThan0~137 .register_cascade_mode = "off";
defparam \LessThan0~137 .sum_lutc_input = "cin";
defparam \LessThan0~137 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N9
maxv_lcell \LessThan0~132 (
// Equation(s):
// \LessThan0~132_cout  = CARRY((\dados2~combout [5] & (\dados1~combout [5] & !\LessThan0~137COUT1_164 )) # (!\dados2~combout [5] & ((\dados1~combout [5]) # (!\LessThan0~137COUT1_164 ))))

	.clk(gnd),
	.dataa(\dados2~combout [5]),
	.datab(\dados1~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan0~157_cout ),
	.cin0(\LessThan0~137_cout0 ),
	.cin1(\LessThan0~137COUT1_164 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~130 ),
	.regout(),
	.cout(\LessThan0~132_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~132 .cin0_used = "true";
defparam \LessThan0~132 .cin1_used = "true";
defparam \LessThan0~132 .cin_used = "true";
defparam \LessThan0~132 .lut_mask = "ff4d";
defparam \LessThan0~132 .operation_mode = "arithmetic";
defparam \LessThan0~132 .output_mode = "none";
defparam \LessThan0~132 .register_cascade_mode = "off";
defparam \LessThan0~132 .sum_lutc_input = "cin";
defparam \LessThan0~132 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados1[9]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados1~combout [9]),
	.padio(dados1[9]));
// synopsys translate_off
defparam \dados1[9]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados2[9]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados2~combout [9]),
	.padio(dados2[9]));
// synopsys translate_off
defparam \dados2[9]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados1[8]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados1~combout [8]),
	.padio(dados1[8]));
// synopsys translate_off
defparam \dados1[8]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados2[8]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados2~combout [8]),
	.padio(dados2[8]));
// synopsys translate_off
defparam \dados2[8]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados1[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados1~combout [7]),
	.padio(dados1[7]));
// synopsys translate_off
defparam \dados1[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados2[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados2~combout [7]),
	.padio(dados2[7]));
// synopsys translate_off
defparam \dados2[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados2[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados2~combout [6]),
	.padio(dados2[6]));
// synopsys translate_off
defparam \dados2[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados1[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados1~combout [6]),
	.padio(dados1[6]));
// synopsys translate_off
defparam \dados1[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y5_N0
maxv_lcell \LessThan0~127 (
// Equation(s):
// \LessThan0~127_cout0  = CARRY((\dados2~combout [6] & ((!\LessThan0~132_cout ) # (!\dados1~combout [6]))) # (!\dados2~combout [6] & (!\dados1~combout [6] & !\LessThan0~132_cout )))
// \LessThan0~127COUT1_165  = CARRY((\dados2~combout [6] & ((!\LessThan0~132_cout ) # (!\dados1~combout [6]))) # (!\dados2~combout [6] & (!\dados1~combout [6] & !\LessThan0~132_cout )))

	.clk(gnd),
	.dataa(\dados2~combout [6]),
	.datab(\dados1~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan0~132_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~125 ),
	.regout(),
	.cout(),
	.cout0(\LessThan0~127_cout0 ),
	.cout1(\LessThan0~127COUT1_165 ));
// synopsys translate_off
defparam \LessThan0~127 .cin_used = "true";
defparam \LessThan0~127 .lut_mask = "ff2b";
defparam \LessThan0~127 .operation_mode = "arithmetic";
defparam \LessThan0~127 .output_mode = "none";
defparam \LessThan0~127 .register_cascade_mode = "off";
defparam \LessThan0~127 .sum_lutc_input = "cin";
defparam \LessThan0~127 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxv_lcell \LessThan0~122 (
// Equation(s):
// \LessThan0~122_cout0  = CARRY((\dados1~combout [7] & ((!\LessThan0~127_cout0 ) # (!\dados2~combout [7]))) # (!\dados1~combout [7] & (!\dados2~combout [7] & !\LessThan0~127_cout0 )))
// \LessThan0~122COUT1_166  = CARRY((\dados1~combout [7] & ((!\LessThan0~127COUT1_165 ) # (!\dados2~combout [7]))) # (!\dados1~combout [7] & (!\dados2~combout [7] & !\LessThan0~127COUT1_165 )))

	.clk(gnd),
	.dataa(\dados1~combout [7]),
	.datab(\dados2~combout [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan0~132_cout ),
	.cin0(\LessThan0~127_cout0 ),
	.cin1(\LessThan0~127COUT1_165 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~120 ),
	.regout(),
	.cout(),
	.cout0(\LessThan0~122_cout0 ),
	.cout1(\LessThan0~122COUT1_166 ));
// synopsys translate_off
defparam \LessThan0~122 .cin0_used = "true";
defparam \LessThan0~122 .cin1_used = "true";
defparam \LessThan0~122 .cin_used = "true";
defparam \LessThan0~122 .lut_mask = "ff2b";
defparam \LessThan0~122 .operation_mode = "arithmetic";
defparam \LessThan0~122 .output_mode = "none";
defparam \LessThan0~122 .register_cascade_mode = "off";
defparam \LessThan0~122 .sum_lutc_input = "cin";
defparam \LessThan0~122 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxv_lcell \LessThan0~117 (
// Equation(s):
// \LessThan0~117_cout0  = CARRY((\dados1~combout [8] & (\dados2~combout [8] & !\LessThan0~122_cout0 )) # (!\dados1~combout [8] & ((\dados2~combout [8]) # (!\LessThan0~122_cout0 ))))
// \LessThan0~117COUT1_167  = CARRY((\dados1~combout [8] & (\dados2~combout [8] & !\LessThan0~122COUT1_166 )) # (!\dados1~combout [8] & ((\dados2~combout [8]) # (!\LessThan0~122COUT1_166 ))))

	.clk(gnd),
	.dataa(\dados1~combout [8]),
	.datab(\dados2~combout [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan0~132_cout ),
	.cin0(\LessThan0~122_cout0 ),
	.cin1(\LessThan0~122COUT1_166 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~115 ),
	.regout(),
	.cout(),
	.cout0(\LessThan0~117_cout0 ),
	.cout1(\LessThan0~117COUT1_167 ));
// synopsys translate_off
defparam \LessThan0~117 .cin0_used = "true";
defparam \LessThan0~117 .cin1_used = "true";
defparam \LessThan0~117 .cin_used = "true";
defparam \LessThan0~117 .lut_mask = "ff4d";
defparam \LessThan0~117 .operation_mode = "arithmetic";
defparam \LessThan0~117 .output_mode = "none";
defparam \LessThan0~117 .register_cascade_mode = "off";
defparam \LessThan0~117 .sum_lutc_input = "cin";
defparam \LessThan0~117 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxv_lcell \LessThan0~112 (
// Equation(s):
// \LessThan0~112_cout0  = CARRY((\dados1~combout [9] & ((!\LessThan0~117_cout0 ) # (!\dados2~combout [9]))) # (!\dados1~combout [9] & (!\dados2~combout [9] & !\LessThan0~117_cout0 )))
// \LessThan0~112COUT1_168  = CARRY((\dados1~combout [9] & ((!\LessThan0~117COUT1_167 ) # (!\dados2~combout [9]))) # (!\dados1~combout [9] & (!\dados2~combout [9] & !\LessThan0~117COUT1_167 )))

	.clk(gnd),
	.dataa(\dados1~combout [9]),
	.datab(\dados2~combout [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan0~132_cout ),
	.cin0(\LessThan0~117_cout0 ),
	.cin1(\LessThan0~117COUT1_167 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~110 ),
	.regout(),
	.cout(),
	.cout0(\LessThan0~112_cout0 ),
	.cout1(\LessThan0~112COUT1_168 ));
// synopsys translate_off
defparam \LessThan0~112 .cin0_used = "true";
defparam \LessThan0~112 .cin1_used = "true";
defparam \LessThan0~112 .cin_used = "true";
defparam \LessThan0~112 .lut_mask = "ff2b";
defparam \LessThan0~112 .operation_mode = "arithmetic";
defparam \LessThan0~112 .output_mode = "none";
defparam \LessThan0~112 .register_cascade_mode = "off";
defparam \LessThan0~112 .sum_lutc_input = "cin";
defparam \LessThan0~112 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxv_lcell \LessThan0~107 (
// Equation(s):
// \LessThan0~107_cout  = CARRY((\dados2~combout [10] & ((!\LessThan0~112COUT1_168 ) # (!\dados1~combout [10]))) # (!\dados2~combout [10] & (!\dados1~combout [10] & !\LessThan0~112COUT1_168 )))

	.clk(gnd),
	.dataa(\dados2~combout [10]),
	.datab(\dados1~combout [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan0~132_cout ),
	.cin0(\LessThan0~112_cout0 ),
	.cin1(\LessThan0~112COUT1_168 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~105 ),
	.regout(),
	.cout(\LessThan0~107_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~107 .cin0_used = "true";
defparam \LessThan0~107 .cin1_used = "true";
defparam \LessThan0~107 .cin_used = "true";
defparam \LessThan0~107 .lut_mask = "ff2b";
defparam \LessThan0~107 .operation_mode = "arithmetic";
defparam \LessThan0~107 .output_mode = "none";
defparam \LessThan0~107 .register_cascade_mode = "off";
defparam \LessThan0~107 .sum_lutc_input = "cin";
defparam \LessThan0~107 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados2[14]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados2~combout [14]),
	.padio(dados2[14]));
// synopsys translate_off
defparam \dados2[14]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados1[14]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados1~combout [14]),
	.padio(dados1[14]));
// synopsys translate_off
defparam \dados1[14]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados1[13]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados1~combout [13]),
	.padio(dados1[13]));
// synopsys translate_off
defparam \dados1[13]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados2[13]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados2~combout [13]),
	.padio(dados2[13]));
// synopsys translate_off
defparam \dados2[13]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados1[12]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados1~combout [12]),
	.padio(dados1[12]));
// synopsys translate_off
defparam \dados1[12]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados2[12]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados2~combout [12]),
	.padio(dados2[12]));
// synopsys translate_off
defparam \dados2[12]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados2[11]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados2~combout [11]),
	.padio(dados2[11]));
// synopsys translate_off
defparam \dados2[11]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados1[11]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados1~combout [11]),
	.padio(dados1[11]));
// synopsys translate_off
defparam \dados1[11]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxv_lcell \LessThan0~102 (
// Equation(s):
// \LessThan0~102_cout0  = CARRY((\dados2~combout [11] & (\dados1~combout [11] & !\LessThan0~107_cout )) # (!\dados2~combout [11] & ((\dados1~combout [11]) # (!\LessThan0~107_cout ))))
// \LessThan0~102COUT1_169  = CARRY((\dados2~combout [11] & (\dados1~combout [11] & !\LessThan0~107_cout )) # (!\dados2~combout [11] & ((\dados1~combout [11]) # (!\LessThan0~107_cout ))))

	.clk(gnd),
	.dataa(\dados2~combout [11]),
	.datab(\dados1~combout [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan0~107_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~100 ),
	.regout(),
	.cout(),
	.cout0(\LessThan0~102_cout0 ),
	.cout1(\LessThan0~102COUT1_169 ));
// synopsys translate_off
defparam \LessThan0~102 .cin_used = "true";
defparam \LessThan0~102 .lut_mask = "ff4d";
defparam \LessThan0~102 .operation_mode = "arithmetic";
defparam \LessThan0~102 .output_mode = "none";
defparam \LessThan0~102 .register_cascade_mode = "off";
defparam \LessThan0~102 .sum_lutc_input = "cin";
defparam \LessThan0~102 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxv_lcell \LessThan0~97 (
// Equation(s):
// \LessThan0~97_cout0  = CARRY((\dados1~combout [12] & (\dados2~combout [12] & !\LessThan0~102_cout0 )) # (!\dados1~combout [12] & ((\dados2~combout [12]) # (!\LessThan0~102_cout0 ))))
// \LessThan0~97COUT1_170  = CARRY((\dados1~combout [12] & (\dados2~combout [12] & !\LessThan0~102COUT1_169 )) # (!\dados1~combout [12] & ((\dados2~combout [12]) # (!\LessThan0~102COUT1_169 ))))

	.clk(gnd),
	.dataa(\dados1~combout [12]),
	.datab(\dados2~combout [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan0~107_cout ),
	.cin0(\LessThan0~102_cout0 ),
	.cin1(\LessThan0~102COUT1_169 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~95 ),
	.regout(),
	.cout(),
	.cout0(\LessThan0~97_cout0 ),
	.cout1(\LessThan0~97COUT1_170 ));
// synopsys translate_off
defparam \LessThan0~97 .cin0_used = "true";
defparam \LessThan0~97 .cin1_used = "true";
defparam \LessThan0~97 .cin_used = "true";
defparam \LessThan0~97 .lut_mask = "ff4d";
defparam \LessThan0~97 .operation_mode = "arithmetic";
defparam \LessThan0~97 .output_mode = "none";
defparam \LessThan0~97 .register_cascade_mode = "off";
defparam \LessThan0~97 .sum_lutc_input = "cin";
defparam \LessThan0~97 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxv_lcell \LessThan0~92 (
// Equation(s):
// \LessThan0~92_cout0  = CARRY((\dados1~combout [13] & ((!\LessThan0~97_cout0 ) # (!\dados2~combout [13]))) # (!\dados1~combout [13] & (!\dados2~combout [13] & !\LessThan0~97_cout0 )))
// \LessThan0~92COUT1_171  = CARRY((\dados1~combout [13] & ((!\LessThan0~97COUT1_170 ) # (!\dados2~combout [13]))) # (!\dados1~combout [13] & (!\dados2~combout [13] & !\LessThan0~97COUT1_170 )))

	.clk(gnd),
	.dataa(\dados1~combout [13]),
	.datab(\dados2~combout [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan0~107_cout ),
	.cin0(\LessThan0~97_cout0 ),
	.cin1(\LessThan0~97COUT1_170 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~90 ),
	.regout(),
	.cout(),
	.cout0(\LessThan0~92_cout0 ),
	.cout1(\LessThan0~92COUT1_171 ));
// synopsys translate_off
defparam \LessThan0~92 .cin0_used = "true";
defparam \LessThan0~92 .cin1_used = "true";
defparam \LessThan0~92 .cin_used = "true";
defparam \LessThan0~92 .lut_mask = "ff2b";
defparam \LessThan0~92 .operation_mode = "arithmetic";
defparam \LessThan0~92 .output_mode = "none";
defparam \LessThan0~92 .register_cascade_mode = "off";
defparam \LessThan0~92 .sum_lutc_input = "cin";
defparam \LessThan0~92 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxv_lcell \LessThan0~87 (
// Equation(s):
// \LessThan0~87_cout0  = CARRY((\dados2~combout [14] & ((!\LessThan0~92_cout0 ) # (!\dados1~combout [14]))) # (!\dados2~combout [14] & (!\dados1~combout [14] & !\LessThan0~92_cout0 )))
// \LessThan0~87COUT1_172  = CARRY((\dados2~combout [14] & ((!\LessThan0~92COUT1_171 ) # (!\dados1~combout [14]))) # (!\dados2~combout [14] & (!\dados1~combout [14] & !\LessThan0~92COUT1_171 )))

	.clk(gnd),
	.dataa(\dados2~combout [14]),
	.datab(\dados1~combout [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan0~107_cout ),
	.cin0(\LessThan0~92_cout0 ),
	.cin1(\LessThan0~92COUT1_171 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~85 ),
	.regout(),
	.cout(),
	.cout0(\LessThan0~87_cout0 ),
	.cout1(\LessThan0~87COUT1_172 ));
// synopsys translate_off
defparam \LessThan0~87 .cin0_used = "true";
defparam \LessThan0~87 .cin1_used = "true";
defparam \LessThan0~87 .cin_used = "true";
defparam \LessThan0~87 .lut_mask = "ff2b";
defparam \LessThan0~87 .operation_mode = "arithmetic";
defparam \LessThan0~87 .output_mode = "none";
defparam \LessThan0~87 .register_cascade_mode = "off";
defparam \LessThan0~87 .sum_lutc_input = "cin";
defparam \LessThan0~87 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxv_lcell \LessThan0~82 (
// Equation(s):
// \LessThan0~82_cout  = CARRY((\dados1~combout [15] & ((!\LessThan0~87COUT1_172 ) # (!\dados2~combout [15]))) # (!\dados1~combout [15] & (!\dados2~combout [15] & !\LessThan0~87COUT1_172 )))

	.clk(gnd),
	.dataa(\dados1~combout [15]),
	.datab(\dados2~combout [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan0~107_cout ),
	.cin0(\LessThan0~87_cout0 ),
	.cin1(\LessThan0~87COUT1_172 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~80 ),
	.regout(),
	.cout(\LessThan0~82_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~82 .cin0_used = "true";
defparam \LessThan0~82 .cin1_used = "true";
defparam \LessThan0~82 .cin_used = "true";
defparam \LessThan0~82 .lut_mask = "ff2b";
defparam \LessThan0~82 .operation_mode = "arithmetic";
defparam \LessThan0~82 .output_mode = "none";
defparam \LessThan0~82 .register_cascade_mode = "off";
defparam \LessThan0~82 .sum_lutc_input = "cin";
defparam \LessThan0~82 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados1[19]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados1~combout [19]),
	.padio(dados1[19]));
// synopsys translate_off
defparam \dados1[19]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados2[19]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados2~combout [19]),
	.padio(dados2[19]));
// synopsys translate_off
defparam \dados2[19]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados2[18]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados2~combout [18]),
	.padio(dados2[18]));
// synopsys translate_off
defparam \dados2[18]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados1[18]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados1~combout [18]),
	.padio(dados1[18]));
// synopsys translate_off
defparam \dados1[18]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados1[17]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados1~combout [17]),
	.padio(dados1[17]));
// synopsys translate_off
defparam \dados1[17]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados2[17]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados2~combout [17]),
	.padio(dados2[17]));
// synopsys translate_off
defparam \dados2[17]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados1[16]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados1~combout [16]),
	.padio(dados1[16]));
// synopsys translate_off
defparam \dados1[16]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados2[16]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados2~combout [16]),
	.padio(dados2[16]));
// synopsys translate_off
defparam \dados2[16]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxv_lcell \LessThan0~77 (
// Equation(s):
// \LessThan0~77_cout0  = CARRY((\dados1~combout [16] & (\dados2~combout [16] & !\LessThan0~82_cout )) # (!\dados1~combout [16] & ((\dados2~combout [16]) # (!\LessThan0~82_cout ))))
// \LessThan0~77COUT1_173  = CARRY((\dados1~combout [16] & (\dados2~combout [16] & !\LessThan0~82_cout )) # (!\dados1~combout [16] & ((\dados2~combout [16]) # (!\LessThan0~82_cout ))))

	.clk(gnd),
	.dataa(\dados1~combout [16]),
	.datab(\dados2~combout [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan0~82_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~75 ),
	.regout(),
	.cout(),
	.cout0(\LessThan0~77_cout0 ),
	.cout1(\LessThan0~77COUT1_173 ));
// synopsys translate_off
defparam \LessThan0~77 .cin_used = "true";
defparam \LessThan0~77 .lut_mask = "ff4d";
defparam \LessThan0~77 .operation_mode = "arithmetic";
defparam \LessThan0~77 .output_mode = "none";
defparam \LessThan0~77 .register_cascade_mode = "off";
defparam \LessThan0~77 .sum_lutc_input = "cin";
defparam \LessThan0~77 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxv_lcell \LessThan0~72 (
// Equation(s):
// \LessThan0~72_cout0  = CARRY((\dados1~combout [17] & ((!\LessThan0~77_cout0 ) # (!\dados2~combout [17]))) # (!\dados1~combout [17] & (!\dados2~combout [17] & !\LessThan0~77_cout0 )))
// \LessThan0~72COUT1_174  = CARRY((\dados1~combout [17] & ((!\LessThan0~77COUT1_173 ) # (!\dados2~combout [17]))) # (!\dados1~combout [17] & (!\dados2~combout [17] & !\LessThan0~77COUT1_173 )))

	.clk(gnd),
	.dataa(\dados1~combout [17]),
	.datab(\dados2~combout [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan0~82_cout ),
	.cin0(\LessThan0~77_cout0 ),
	.cin1(\LessThan0~77COUT1_173 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~70 ),
	.regout(),
	.cout(),
	.cout0(\LessThan0~72_cout0 ),
	.cout1(\LessThan0~72COUT1_174 ));
// synopsys translate_off
defparam \LessThan0~72 .cin0_used = "true";
defparam \LessThan0~72 .cin1_used = "true";
defparam \LessThan0~72 .cin_used = "true";
defparam \LessThan0~72 .lut_mask = "ff2b";
defparam \LessThan0~72 .operation_mode = "arithmetic";
defparam \LessThan0~72 .output_mode = "none";
defparam \LessThan0~72 .register_cascade_mode = "off";
defparam \LessThan0~72 .sum_lutc_input = "cin";
defparam \LessThan0~72 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxv_lcell \LessThan0~67 (
// Equation(s):
// \LessThan0~67_cout0  = CARRY((\dados2~combout [18] & ((!\LessThan0~72_cout0 ) # (!\dados1~combout [18]))) # (!\dados2~combout [18] & (!\dados1~combout [18] & !\LessThan0~72_cout0 )))
// \LessThan0~67COUT1_175  = CARRY((\dados2~combout [18] & ((!\LessThan0~72COUT1_174 ) # (!\dados1~combout [18]))) # (!\dados2~combout [18] & (!\dados1~combout [18] & !\LessThan0~72COUT1_174 )))

	.clk(gnd),
	.dataa(\dados2~combout [18]),
	.datab(\dados1~combout [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan0~82_cout ),
	.cin0(\LessThan0~72_cout0 ),
	.cin1(\LessThan0~72COUT1_174 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~65 ),
	.regout(),
	.cout(),
	.cout0(\LessThan0~67_cout0 ),
	.cout1(\LessThan0~67COUT1_175 ));
// synopsys translate_off
defparam \LessThan0~67 .cin0_used = "true";
defparam \LessThan0~67 .cin1_used = "true";
defparam \LessThan0~67 .cin_used = "true";
defparam \LessThan0~67 .lut_mask = "ff2b";
defparam \LessThan0~67 .operation_mode = "arithmetic";
defparam \LessThan0~67 .output_mode = "none";
defparam \LessThan0~67 .register_cascade_mode = "off";
defparam \LessThan0~67 .sum_lutc_input = "cin";
defparam \LessThan0~67 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxv_lcell \LessThan0~62 (
// Equation(s):
// \LessThan0~62_cout0  = CARRY((\dados1~combout [19] & ((!\LessThan0~67_cout0 ) # (!\dados2~combout [19]))) # (!\dados1~combout [19] & (!\dados2~combout [19] & !\LessThan0~67_cout0 )))
// \LessThan0~62COUT1_176  = CARRY((\dados1~combout [19] & ((!\LessThan0~67COUT1_175 ) # (!\dados2~combout [19]))) # (!\dados1~combout [19] & (!\dados2~combout [19] & !\LessThan0~67COUT1_175 )))

	.clk(gnd),
	.dataa(\dados1~combout [19]),
	.datab(\dados2~combout [19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan0~82_cout ),
	.cin0(\LessThan0~67_cout0 ),
	.cin1(\LessThan0~67COUT1_175 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~60 ),
	.regout(),
	.cout(),
	.cout0(\LessThan0~62_cout0 ),
	.cout1(\LessThan0~62COUT1_176 ));
// synopsys translate_off
defparam \LessThan0~62 .cin0_used = "true";
defparam \LessThan0~62 .cin1_used = "true";
defparam \LessThan0~62 .cin_used = "true";
defparam \LessThan0~62 .lut_mask = "ff2b";
defparam \LessThan0~62 .operation_mode = "arithmetic";
defparam \LessThan0~62 .output_mode = "none";
defparam \LessThan0~62 .register_cascade_mode = "off";
defparam \LessThan0~62 .sum_lutc_input = "cin";
defparam \LessThan0~62 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxv_lcell \LessThan0~57 (
// Equation(s):
// \LessThan0~57_cout  = CARRY((\dados2~combout [20] & ((!\LessThan0~62COUT1_176 ) # (!\dados1~combout [20]))) # (!\dados2~combout [20] & (!\dados1~combout [20] & !\LessThan0~62COUT1_176 )))

	.clk(gnd),
	.dataa(\dados2~combout [20]),
	.datab(\dados1~combout [20]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan0~82_cout ),
	.cin0(\LessThan0~62_cout0 ),
	.cin1(\LessThan0~62COUT1_176 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~55 ),
	.regout(),
	.cout(\LessThan0~57_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~57 .cin0_used = "true";
defparam \LessThan0~57 .cin1_used = "true";
defparam \LessThan0~57 .cin_used = "true";
defparam \LessThan0~57 .lut_mask = "ff2b";
defparam \LessThan0~57 .operation_mode = "arithmetic";
defparam \LessThan0~57 .output_mode = "none";
defparam \LessThan0~57 .register_cascade_mode = "off";
defparam \LessThan0~57 .sum_lutc_input = "cin";
defparam \LessThan0~57 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados2[24]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados2~combout [24]),
	.padio(dados2[24]));
// synopsys translate_off
defparam \dados2[24]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados1[24]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados1~combout [24]),
	.padio(dados1[24]));
// synopsys translate_off
defparam \dados1[24]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados1[23]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados1~combout [23]),
	.padio(dados1[23]));
// synopsys translate_off
defparam \dados1[23]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados2[23]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados2~combout [23]),
	.padio(dados2[23]));
// synopsys translate_off
defparam \dados2[23]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados2[22]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados2~combout [22]),
	.padio(dados2[22]));
// synopsys translate_off
defparam \dados2[22]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados1[22]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados1~combout [22]),
	.padio(dados1[22]));
// synopsys translate_off
defparam \dados1[22]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados2[21]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados2~combout [21]),
	.padio(dados2[21]));
// synopsys translate_off
defparam \dados2[21]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados1[21]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados1~combout [21]),
	.padio(dados1[21]));
// synopsys translate_off
defparam \dados1[21]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxv_lcell \LessThan0~52 (
// Equation(s):
// \LessThan0~52_cout0  = CARRY((\dados2~combout [21] & (\dados1~combout [21] & !\LessThan0~57_cout )) # (!\dados2~combout [21] & ((\dados1~combout [21]) # (!\LessThan0~57_cout ))))
// \LessThan0~52COUT1_177  = CARRY((\dados2~combout [21] & (\dados1~combout [21] & !\LessThan0~57_cout )) # (!\dados2~combout [21] & ((\dados1~combout [21]) # (!\LessThan0~57_cout ))))

	.clk(gnd),
	.dataa(\dados2~combout [21]),
	.datab(\dados1~combout [21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan0~57_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~50 ),
	.regout(),
	.cout(),
	.cout0(\LessThan0~52_cout0 ),
	.cout1(\LessThan0~52COUT1_177 ));
// synopsys translate_off
defparam \LessThan0~52 .cin_used = "true";
defparam \LessThan0~52 .lut_mask = "ff4d";
defparam \LessThan0~52 .operation_mode = "arithmetic";
defparam \LessThan0~52 .output_mode = "none";
defparam \LessThan0~52 .register_cascade_mode = "off";
defparam \LessThan0~52 .sum_lutc_input = "cin";
defparam \LessThan0~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxv_lcell \LessThan0~47 (
// Equation(s):
// \LessThan0~47_cout0  = CARRY((\dados2~combout [22] & ((!\LessThan0~52_cout0 ) # (!\dados1~combout [22]))) # (!\dados2~combout [22] & (!\dados1~combout [22] & !\LessThan0~52_cout0 )))
// \LessThan0~47COUT1_178  = CARRY((\dados2~combout [22] & ((!\LessThan0~52COUT1_177 ) # (!\dados1~combout [22]))) # (!\dados2~combout [22] & (!\dados1~combout [22] & !\LessThan0~52COUT1_177 )))

	.clk(gnd),
	.dataa(\dados2~combout [22]),
	.datab(\dados1~combout [22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan0~57_cout ),
	.cin0(\LessThan0~52_cout0 ),
	.cin1(\LessThan0~52COUT1_177 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~45 ),
	.regout(),
	.cout(),
	.cout0(\LessThan0~47_cout0 ),
	.cout1(\LessThan0~47COUT1_178 ));
// synopsys translate_off
defparam \LessThan0~47 .cin0_used = "true";
defparam \LessThan0~47 .cin1_used = "true";
defparam \LessThan0~47 .cin_used = "true";
defparam \LessThan0~47 .lut_mask = "ff2b";
defparam \LessThan0~47 .operation_mode = "arithmetic";
defparam \LessThan0~47 .output_mode = "none";
defparam \LessThan0~47 .register_cascade_mode = "off";
defparam \LessThan0~47 .sum_lutc_input = "cin";
defparam \LessThan0~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxv_lcell \LessThan0~42 (
// Equation(s):
// \LessThan0~42_cout0  = CARRY((\dados1~combout [23] & ((!\LessThan0~47_cout0 ) # (!\dados2~combout [23]))) # (!\dados1~combout [23] & (!\dados2~combout [23] & !\LessThan0~47_cout0 )))
// \LessThan0~42COUT1_179  = CARRY((\dados1~combout [23] & ((!\LessThan0~47COUT1_178 ) # (!\dados2~combout [23]))) # (!\dados1~combout [23] & (!\dados2~combout [23] & !\LessThan0~47COUT1_178 )))

	.clk(gnd),
	.dataa(\dados1~combout [23]),
	.datab(\dados2~combout [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan0~57_cout ),
	.cin0(\LessThan0~47_cout0 ),
	.cin1(\LessThan0~47COUT1_178 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~40 ),
	.regout(),
	.cout(),
	.cout0(\LessThan0~42_cout0 ),
	.cout1(\LessThan0~42COUT1_179 ));
// synopsys translate_off
defparam \LessThan0~42 .cin0_used = "true";
defparam \LessThan0~42 .cin1_used = "true";
defparam \LessThan0~42 .cin_used = "true";
defparam \LessThan0~42 .lut_mask = "ff2b";
defparam \LessThan0~42 .operation_mode = "arithmetic";
defparam \LessThan0~42 .output_mode = "none";
defparam \LessThan0~42 .register_cascade_mode = "off";
defparam \LessThan0~42 .sum_lutc_input = "cin";
defparam \LessThan0~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxv_lcell \LessThan0~37 (
// Equation(s):
// \LessThan0~37_cout0  = CARRY((\dados2~combout [24] & ((!\LessThan0~42_cout0 ) # (!\dados1~combout [24]))) # (!\dados2~combout [24] & (!\dados1~combout [24] & !\LessThan0~42_cout0 )))
// \LessThan0~37COUT1_180  = CARRY((\dados2~combout [24] & ((!\LessThan0~42COUT1_179 ) # (!\dados1~combout [24]))) # (!\dados2~combout [24] & (!\dados1~combout [24] & !\LessThan0~42COUT1_179 )))

	.clk(gnd),
	.dataa(\dados2~combout [24]),
	.datab(\dados1~combout [24]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan0~57_cout ),
	.cin0(\LessThan0~42_cout0 ),
	.cin1(\LessThan0~42COUT1_179 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~35 ),
	.regout(),
	.cout(),
	.cout0(\LessThan0~37_cout0 ),
	.cout1(\LessThan0~37COUT1_180 ));
// synopsys translate_off
defparam \LessThan0~37 .cin0_used = "true";
defparam \LessThan0~37 .cin1_used = "true";
defparam \LessThan0~37 .cin_used = "true";
defparam \LessThan0~37 .lut_mask = "ff2b";
defparam \LessThan0~37 .operation_mode = "arithmetic";
defparam \LessThan0~37 .output_mode = "none";
defparam \LessThan0~37 .register_cascade_mode = "off";
defparam \LessThan0~37 .sum_lutc_input = "cin";
defparam \LessThan0~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxv_lcell \LessThan0~32 (
// Equation(s):
// \LessThan0~32_cout  = CARRY((\dados2~combout [25] & (\dados1~combout [25] & !\LessThan0~37COUT1_180 )) # (!\dados2~combout [25] & ((\dados1~combout [25]) # (!\LessThan0~37COUT1_180 ))))

	.clk(gnd),
	.dataa(\dados2~combout [25]),
	.datab(\dados1~combout [25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan0~57_cout ),
	.cin0(\LessThan0~37_cout0 ),
	.cin1(\LessThan0~37COUT1_180 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~30 ),
	.regout(),
	.cout(\LessThan0~32_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~32 .cin0_used = "true";
defparam \LessThan0~32 .cin1_used = "true";
defparam \LessThan0~32 .cin_used = "true";
defparam \LessThan0~32 .lut_mask = "ff4d";
defparam \LessThan0~32 .operation_mode = "arithmetic";
defparam \LessThan0~32 .output_mode = "none";
defparam \LessThan0~32 .register_cascade_mode = "off";
defparam \LessThan0~32 .sum_lutc_input = "cin";
defparam \LessThan0~32 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados1[29]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados1~combout [29]),
	.padio(dados1[29]));
// synopsys translate_off
defparam \dados1[29]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados2[29]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados2~combout [29]),
	.padio(dados2[29]));
// synopsys translate_off
defparam \dados2[29]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados1[28]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados1~combout [28]),
	.padio(dados1[28]));
// synopsys translate_off
defparam \dados1[28]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados2[28]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados2~combout [28]),
	.padio(dados2[28]));
// synopsys translate_off
defparam \dados2[28]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados2[27]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados2~combout [27]),
	.padio(dados2[27]));
// synopsys translate_off
defparam \dados2[27]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados1[27]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados1~combout [27]),
	.padio(dados1[27]));
// synopsys translate_off
defparam \dados1[27]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados2[26]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados2~combout [26]),
	.padio(dados2[26]));
// synopsys translate_off
defparam \dados2[26]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \dados1[26]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\dados1~combout [26]),
	.padio(dados1[26]));
// synopsys translate_off
defparam \dados1[26]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxv_lcell \LessThan0~27 (
// Equation(s):
// \LessThan0~27_cout0  = CARRY((\dados2~combout [26] & ((!\LessThan0~32_cout ) # (!\dados1~combout [26]))) # (!\dados2~combout [26] & (!\dados1~combout [26] & !\LessThan0~32_cout )))
// \LessThan0~27COUT1_181  = CARRY((\dados2~combout [26] & ((!\LessThan0~32_cout ) # (!\dados1~combout [26]))) # (!\dados2~combout [26] & (!\dados1~combout [26] & !\LessThan0~32_cout )))

	.clk(gnd),
	.dataa(\dados2~combout [26]),
	.datab(\dados1~combout [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan0~32_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~25 ),
	.regout(),
	.cout(),
	.cout0(\LessThan0~27_cout0 ),
	.cout1(\LessThan0~27COUT1_181 ));
// synopsys translate_off
defparam \LessThan0~27 .cin_used = "true";
defparam \LessThan0~27 .lut_mask = "ff2b";
defparam \LessThan0~27 .operation_mode = "arithmetic";
defparam \LessThan0~27 .output_mode = "none";
defparam \LessThan0~27 .register_cascade_mode = "off";
defparam \LessThan0~27 .sum_lutc_input = "cin";
defparam \LessThan0~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxv_lcell \LessThan0~22 (
// Equation(s):
// \LessThan0~22_cout0  = CARRY((\dados2~combout [27] & (\dados1~combout [27] & !\LessThan0~27_cout0 )) # (!\dados2~combout [27] & ((\dados1~combout [27]) # (!\LessThan0~27_cout0 ))))
// \LessThan0~22COUT1_182  = CARRY((\dados2~combout [27] & (\dados1~combout [27] & !\LessThan0~27COUT1_181 )) # (!\dados2~combout [27] & ((\dados1~combout [27]) # (!\LessThan0~27COUT1_181 ))))

	.clk(gnd),
	.dataa(\dados2~combout [27]),
	.datab(\dados1~combout [27]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan0~32_cout ),
	.cin0(\LessThan0~27_cout0 ),
	.cin1(\LessThan0~27COUT1_181 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~20 ),
	.regout(),
	.cout(),
	.cout0(\LessThan0~22_cout0 ),
	.cout1(\LessThan0~22COUT1_182 ));
// synopsys translate_off
defparam \LessThan0~22 .cin0_used = "true";
defparam \LessThan0~22 .cin1_used = "true";
defparam \LessThan0~22 .cin_used = "true";
defparam \LessThan0~22 .lut_mask = "ff4d";
defparam \LessThan0~22 .operation_mode = "arithmetic";
defparam \LessThan0~22 .output_mode = "none";
defparam \LessThan0~22 .register_cascade_mode = "off";
defparam \LessThan0~22 .sum_lutc_input = "cin";
defparam \LessThan0~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxv_lcell \LessThan0~17 (
// Equation(s):
// \LessThan0~17_cout0  = CARRY((\dados1~combout [28] & (\dados2~combout [28] & !\LessThan0~22_cout0 )) # (!\dados1~combout [28] & ((\dados2~combout [28]) # (!\LessThan0~22_cout0 ))))
// \LessThan0~17COUT1_183  = CARRY((\dados1~combout [28] & (\dados2~combout [28] & !\LessThan0~22COUT1_182 )) # (!\dados1~combout [28] & ((\dados2~combout [28]) # (!\LessThan0~22COUT1_182 ))))

	.clk(gnd),
	.dataa(\dados1~combout [28]),
	.datab(\dados2~combout [28]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan0~32_cout ),
	.cin0(\LessThan0~22_cout0 ),
	.cin1(\LessThan0~22COUT1_182 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~15 ),
	.regout(),
	.cout(),
	.cout0(\LessThan0~17_cout0 ),
	.cout1(\LessThan0~17COUT1_183 ));
// synopsys translate_off
defparam \LessThan0~17 .cin0_used = "true";
defparam \LessThan0~17 .cin1_used = "true";
defparam \LessThan0~17 .cin_used = "true";
defparam \LessThan0~17 .lut_mask = "ff4d";
defparam \LessThan0~17 .operation_mode = "arithmetic";
defparam \LessThan0~17 .output_mode = "none";
defparam \LessThan0~17 .register_cascade_mode = "off";
defparam \LessThan0~17 .sum_lutc_input = "cin";
defparam \LessThan0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxv_lcell \LessThan0~12 (
// Equation(s):
// \LessThan0~12_cout0  = CARRY((\dados1~combout [29] & ((!\LessThan0~17_cout0 ) # (!\dados2~combout [29]))) # (!\dados1~combout [29] & (!\dados2~combout [29] & !\LessThan0~17_cout0 )))
// \LessThan0~12COUT1_184  = CARRY((\dados1~combout [29] & ((!\LessThan0~17COUT1_183 ) # (!\dados2~combout [29]))) # (!\dados1~combout [29] & (!\dados2~combout [29] & !\LessThan0~17COUT1_183 )))

	.clk(gnd),
	.dataa(\dados1~combout [29]),
	.datab(\dados2~combout [29]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan0~32_cout ),
	.cin0(\LessThan0~17_cout0 ),
	.cin1(\LessThan0~17COUT1_183 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~10 ),
	.regout(),
	.cout(),
	.cout0(\LessThan0~12_cout0 ),
	.cout1(\LessThan0~12COUT1_184 ));
// synopsys translate_off
defparam \LessThan0~12 .cin0_used = "true";
defparam \LessThan0~12 .cin1_used = "true";
defparam \LessThan0~12 .cin_used = "true";
defparam \LessThan0~12 .lut_mask = "ff2b";
defparam \LessThan0~12 .operation_mode = "arithmetic";
defparam \LessThan0~12 .output_mode = "none";
defparam \LessThan0~12 .register_cascade_mode = "off";
defparam \LessThan0~12 .sum_lutc_input = "cin";
defparam \LessThan0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxv_lcell \LessThan0~7 (
// Equation(s):
// \LessThan0~7_cout  = CARRY((\dados2~combout [30] & ((!\LessThan0~12COUT1_184 ) # (!\dados1~combout [30]))) # (!\dados2~combout [30] & (!\dados1~combout [30] & !\LessThan0~12COUT1_184 )))

	.clk(gnd),
	.dataa(\dados2~combout [30]),
	.datab(\dados1~combout [30]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan0~32_cout ),
	.cin0(\LessThan0~12_cout0 ),
	.cin1(\LessThan0~12COUT1_184 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~5 ),
	.regout(),
	.cout(\LessThan0~7_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~7 .cin0_used = "true";
defparam \LessThan0~7 .cin1_used = "true";
defparam \LessThan0~7 .cin_used = "true";
defparam \LessThan0~7 .lut_mask = "ff2b";
defparam \LessThan0~7 .operation_mode = "arithmetic";
defparam \LessThan0~7 .output_mode = "none";
defparam \LessThan0~7 .register_cascade_mode = "off";
defparam \LessThan0~7 .sum_lutc_input = "cin";
defparam \LessThan0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxv_lcell \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ((\dados1~combout [31] & (\LessThan0~7_cout  & \dados2~combout [31])) # (!\dados1~combout [31] & ((\LessThan0~7_cout ) # (\dados2~combout [31]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\dados1~combout [31]),
	.datac(vcc),
	.datad(\dados2~combout [31]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\LessThan0~7_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~0 .cin_used = "true";
defparam \LessThan0~0 .lut_mask = "f330";
defparam \LessThan0~0 .operation_mode = "normal";
defparam \LessThan0~0 .output_mode = "comb_only";
defparam \LessThan0~0 .register_cascade_mode = "off";
defparam \LessThan0~0 .sum_lutc_input = "cin";
defparam \LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxv_lcell \Add0~160 (
// Equation(s):
// \Add0~160_combout  = ((\dados2~combout [0] $ (\controladorULA~combout [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\dados2~combout [0]),
	.datad(\controladorULA~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~160_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~160 .lut_mask = "0ff0";
defparam \Add0~160 .operation_mode = "normal";
defparam \Add0~160 .output_mode = "comb_only";
defparam \Add0~160 .register_cascade_mode = "off";
defparam \Add0~160 .sum_lutc_input = "datac";
defparam \Add0~160 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxv_lcell \Add0~163 (
// Equation(s):
// \Add0~163_cout  = CARRY(((\controladorULA~combout [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\controladorULA~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~161 ),
	.regout(),
	.cout(\Add0~163_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~163 .lut_mask = "ffcc";
defparam \Add0~163 .operation_mode = "arithmetic";
defparam \Add0~163 .output_mode = "none";
defparam \Add0~163 .register_cascade_mode = "off";
defparam \Add0~163 .sum_lutc_input = "datac";
defparam \Add0~163 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxv_lcell \Add0~0 (
// Equation(s):
// \Add0~0_combout  = \dados1~combout [0] $ (\Add0~160_combout  $ ((\Add0~163_cout )))
// \Add0~2  = CARRY((\dados1~combout [0] & (!\Add0~160_combout  & !\Add0~163_cout )) # (!\dados1~combout [0] & ((!\Add0~163_cout ) # (!\Add0~160_combout ))))
// \Add0~2COUT1_198  = CARRY((\dados1~combout [0] & (!\Add0~160_combout  & !\Add0~163_cout )) # (!\dados1~combout [0] & ((!\Add0~163_cout ) # (!\Add0~160_combout ))))

	.clk(gnd),
	.dataa(\dados1~combout [0]),
	.datab(\Add0~160_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~163_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~2 ),
	.cout1(\Add0~2COUT1_198 ));
// synopsys translate_off
defparam \Add0~0 .cin_used = "true";
defparam \Add0~0 .lut_mask = "9617";
defparam \Add0~0 .operation_mode = "arithmetic";
defparam \Add0~0 .output_mode = "comb_only";
defparam \Add0~0 .register_cascade_mode = "off";
defparam \Add0~0 .sum_lutc_input = "cin";
defparam \Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N9
maxv_lcell \Mux31~2 (
// Equation(s):
// \Mux31~2_combout  = (\controladorULA~combout [0] & (\LessThan0~0_combout  & (\controladorULA~combout [2]))) # (!\controladorULA~combout [0] & (((\Add0~0_combout ))))

	.clk(gnd),
	.dataa(\LessThan0~0_combout ),
	.datab(\controladorULA~combout [2]),
	.datac(\controladorULA~combout [0]),
	.datad(\Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux31~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux31~2 .lut_mask = "8f80";
defparam \Mux31~2 .operation_mode = "normal";
defparam \Mux31~2 .output_mode = "comb_only";
defparam \Mux31~2 .register_cascade_mode = "off";
defparam \Mux31~2 .sum_lutc_input = "datac";
defparam \Mux31~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N3
maxv_lcell \Mux31~3 (
// Equation(s):
// \Mux31~3_combout  = (\Mux31~1_combout ) # ((\controladorULA~combout [1] & (\Mux31~2_combout  & !\controladorULA~combout [3])))

	.clk(gnd),
	.dataa(\Mux31~1_combout ),
	.datab(\controladorULA~combout [1]),
	.datac(\Mux31~2_combout ),
	.datad(\controladorULA~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux31~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux31~3 .lut_mask = "aaea";
defparam \Mux31~3 .operation_mode = "normal";
defparam \Mux31~3 .output_mode = "comb_only";
defparam \Mux31~3 .register_cascade_mode = "off";
defparam \Mux31~3 .sum_lutc_input = "datac";
defparam \Mux31~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N5
maxv_lcell \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ((\controladorULA~combout [1] & (!\controladorULA~combout [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\controladorULA~combout [1]),
	.datac(\controladorULA~combout [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = "0c0c";
defparam \Mux1~0 .operation_mode = "normal";
defparam \Mux1~0 .output_mode = "comb_only";
defparam \Mux1~0 .register_cascade_mode = "off";
defparam \Mux1~0 .sum_lutc_input = "datac";
defparam \Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxv_lcell \Add0~166 (
// Equation(s):
// \Add0~166_combout  = (\controladorULA~combout [2] $ (((\dados2~combout [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\controladorULA~combout [2]),
	.datac(vcc),
	.datad(\dados2~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~166_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~166 .lut_mask = "33cc";
defparam \Add0~166 .operation_mode = "normal";
defparam \Add0~166 .output_mode = "comb_only";
defparam \Add0~166 .register_cascade_mode = "off";
defparam \Add0~166 .sum_lutc_input = "datac";
defparam \Add0~166 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxv_lcell \Add0~5 (
// Equation(s):
// \Add0~5_combout  = \dados1~combout [1] $ (\Add0~166_combout  $ ((!(!\Add0~163_cout  & \Add0~2 ) # (\Add0~163_cout  & \Add0~2COUT1_198 ))))
// \Add0~7  = CARRY((\dados1~combout [1] & ((\Add0~166_combout ) # (!\Add0~2 ))) # (!\dados1~combout [1] & (\Add0~166_combout  & !\Add0~2 )))
// \Add0~7COUT1_199  = CARRY((\dados1~combout [1] & ((\Add0~166_combout ) # (!\Add0~2COUT1_198 ))) # (!\dados1~combout [1] & (\Add0~166_combout  & !\Add0~2COUT1_198 )))

	.clk(gnd),
	.dataa(\dados1~combout [1]),
	.datab(\Add0~166_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~163_cout ),
	.cin0(\Add0~2 ),
	.cin1(\Add0~2COUT1_198 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~7 ),
	.cout1(\Add0~7COUT1_199 ));
// synopsys translate_off
defparam \Add0~5 .cin0_used = "true";
defparam \Add0~5 .cin1_used = "true";
defparam \Add0~5 .cin_used = "true";
defparam \Add0~5 .lut_mask = "698e";
defparam \Add0~5 .operation_mode = "arithmetic";
defparam \Add0~5 .output_mode = "comb_only";
defparam \Add0~5 .register_cascade_mode = "off";
defparam \Add0~5 .sum_lutc_input = "cin";
defparam \Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N0
maxv_lcell \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = (\Mux31~0_combout  & ((\controladorULA~combout [0] & ((\dados2~combout [1]) # (\dados1~combout [1]))) # (!\controladorULA~combout [0] & (\dados2~combout [1] & \dados1~combout [1]))))

	.clk(gnd),
	.dataa(\controladorULA~combout [0]),
	.datab(\dados2~combout [1]),
	.datac(\Mux31~0_combout ),
	.datad(\dados1~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux30~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux30~0 .lut_mask = "e080";
defparam \Mux30~0 .operation_mode = "normal";
defparam \Mux30~0 .output_mode = "comb_only";
defparam \Mux30~0 .register_cascade_mode = "off";
defparam \Mux30~0 .sum_lutc_input = "datac";
defparam \Mux30~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxv_lcell \Mux30~1 (
// Equation(s):
// \Mux30~1_combout  = (\Mux30~0_combout ) # ((!\controladorULA~combout [3] & (\Mux1~0_combout  & \Add0~5_combout )))

	.clk(gnd),
	.dataa(\controladorULA~combout [3]),
	.datab(\Mux1~0_combout ),
	.datac(\Add0~5_combout ),
	.datad(\Mux30~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux30~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux30~1 .lut_mask = "ff40";
defparam \Mux30~1 .operation_mode = "normal";
defparam \Mux30~1 .output_mode = "comb_only";
defparam \Mux30~1 .register_cascade_mode = "off";
defparam \Mux30~1 .sum_lutc_input = "datac";
defparam \Mux30~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N0
maxv_lcell \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = (\Mux31~0_combout  & ((\dados1~combout [2] & ((\dados2~combout [2]) # (\controladorULA~combout [0]))) # (!\dados1~combout [2] & (\dados2~combout [2] & \controladorULA~combout [0]))))

	.clk(gnd),
	.dataa(\Mux31~0_combout ),
	.datab(\dados1~combout [2]),
	.datac(\dados2~combout [2]),
	.datad(\controladorULA~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux29~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux29~0 .lut_mask = "a880";
defparam \Mux29~0 .operation_mode = "normal";
defparam \Mux29~0 .output_mode = "comb_only";
defparam \Mux29~0 .register_cascade_mode = "off";
defparam \Mux29~0 .sum_lutc_input = "datac";
defparam \Mux29~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxv_lcell \Add0~167 (
// Equation(s):
// \Add0~167_combout  = (\controladorULA~combout [2] $ (((\dados2~combout [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\controladorULA~combout [2]),
	.datac(vcc),
	.datad(\dados2~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~167_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~167 .lut_mask = "33cc";
defparam \Add0~167 .operation_mode = "normal";
defparam \Add0~167 .output_mode = "comb_only";
defparam \Add0~167 .register_cascade_mode = "off";
defparam \Add0~167 .sum_lutc_input = "datac";
defparam \Add0~167 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxv_lcell \Add0~10 (
// Equation(s):
// \Add0~10_combout  = \Add0~167_combout  $ (\dados1~combout [2] $ (((!\Add0~163_cout  & \Add0~7 ) # (\Add0~163_cout  & \Add0~7COUT1_199 ))))
// \Add0~12  = CARRY((\Add0~167_combout  & (!\dados1~combout [2] & !\Add0~7 )) # (!\Add0~167_combout  & ((!\Add0~7 ) # (!\dados1~combout [2]))))
// \Add0~12COUT1_200  = CARRY((\Add0~167_combout  & (!\dados1~combout [2] & !\Add0~7COUT1_199 )) # (!\Add0~167_combout  & ((!\Add0~7COUT1_199 ) # (!\dados1~combout [2]))))

	.clk(gnd),
	.dataa(\Add0~167_combout ),
	.datab(\dados1~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~163_cout ),
	.cin0(\Add0~7 ),
	.cin1(\Add0~7COUT1_199 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~12 ),
	.cout1(\Add0~12COUT1_200 ));
// synopsys translate_off
defparam \Add0~10 .cin0_used = "true";
defparam \Add0~10 .cin1_used = "true";
defparam \Add0~10 .cin_used = "true";
defparam \Add0~10 .lut_mask = "9617";
defparam \Add0~10 .operation_mode = "arithmetic";
defparam \Add0~10 .output_mode = "comb_only";
defparam \Add0~10 .register_cascade_mode = "off";
defparam \Add0~10 .sum_lutc_input = "cin";
defparam \Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxv_lcell \Mux29~1 (
// Equation(s):
// \Mux29~1_combout  = (\Mux29~0_combout ) # ((!\controladorULA~combout [3] & (\Mux1~0_combout  & \Add0~10_combout )))

	.clk(gnd),
	.dataa(\controladorULA~combout [3]),
	.datab(\Mux1~0_combout ),
	.datac(\Mux29~0_combout ),
	.datad(\Add0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux29~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux29~1 .lut_mask = "f4f0";
defparam \Mux29~1 .operation_mode = "normal";
defparam \Mux29~1 .output_mode = "comb_only";
defparam \Mux29~1 .register_cascade_mode = "off";
defparam \Mux29~1 .sum_lutc_input = "datac";
defparam \Mux29~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N2
maxv_lcell \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = (\Mux31~0_combout  & ((\controladorULA~combout [0] & ((\dados2~combout [3]) # (\dados1~combout [3]))) # (!\controladorULA~combout [0] & (\dados2~combout [3] & \dados1~combout [3]))))

	.clk(gnd),
	.dataa(\controladorULA~combout [0]),
	.datab(\Mux31~0_combout ),
	.datac(\dados2~combout [3]),
	.datad(\dados1~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux28~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux28~0 .lut_mask = "c880";
defparam \Mux28~0 .operation_mode = "normal";
defparam \Mux28~0 .output_mode = "comb_only";
defparam \Mux28~0 .register_cascade_mode = "off";
defparam \Mux28~0 .sum_lutc_input = "datac";
defparam \Mux28~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxv_lcell \Add0~168 (
// Equation(s):
// \Add0~168_combout  = (\controladorULA~combout [2] $ (((\dados2~combout [3]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\controladorULA~combout [2]),
	.datac(vcc),
	.datad(\dados2~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~168_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~168 .lut_mask = "33cc";
defparam \Add0~168 .operation_mode = "normal";
defparam \Add0~168 .output_mode = "comb_only";
defparam \Add0~168 .register_cascade_mode = "off";
defparam \Add0~168 .sum_lutc_input = "datac";
defparam \Add0~168 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxv_lcell \Add0~15 (
// Equation(s):
// \Add0~15_combout  = \dados1~combout [3] $ (\Add0~168_combout  $ ((!(!\Add0~163_cout  & \Add0~12 ) # (\Add0~163_cout  & \Add0~12COUT1_200 ))))
// \Add0~17  = CARRY((\dados1~combout [3] & ((\Add0~168_combout ) # (!\Add0~12 ))) # (!\dados1~combout [3] & (\Add0~168_combout  & !\Add0~12 )))
// \Add0~17COUT1_201  = CARRY((\dados1~combout [3] & ((\Add0~168_combout ) # (!\Add0~12COUT1_200 ))) # (!\dados1~combout [3] & (\Add0~168_combout  & !\Add0~12COUT1_200 )))

	.clk(gnd),
	.dataa(\dados1~combout [3]),
	.datab(\Add0~168_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~163_cout ),
	.cin0(\Add0~12 ),
	.cin1(\Add0~12COUT1_200 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~17 ),
	.cout1(\Add0~17COUT1_201 ));
// synopsys translate_off
defparam \Add0~15 .cin0_used = "true";
defparam \Add0~15 .cin1_used = "true";
defparam \Add0~15 .cin_used = "true";
defparam \Add0~15 .lut_mask = "698e";
defparam \Add0~15 .operation_mode = "arithmetic";
defparam \Add0~15 .output_mode = "comb_only";
defparam \Add0~15 .register_cascade_mode = "off";
defparam \Add0~15 .sum_lutc_input = "cin";
defparam \Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N1
maxv_lcell \Mux28~1 (
// Equation(s):
// \Mux28~1_combout  = (\Mux28~0_combout ) # ((!\controladorULA~combout [3] & (\Mux1~0_combout  & \Add0~15_combout )))

	.clk(gnd),
	.dataa(\controladorULA~combout [3]),
	.datab(\Mux1~0_combout ),
	.datac(\Mux28~0_combout ),
	.datad(\Add0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux28~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux28~1 .lut_mask = "f4f0";
defparam \Mux28~1 .operation_mode = "normal";
defparam \Mux28~1 .output_mode = "comb_only";
defparam \Mux28~1 .register_cascade_mode = "off";
defparam \Mux28~1 .sum_lutc_input = "datac";
defparam \Mux28~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxv_lcell \Add0~169 (
// Equation(s):
// \Add0~169_combout  = ((\dados2~combout [4] $ (\controladorULA~combout [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\dados2~combout [4]),
	.datad(\controladorULA~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~169_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~169 .lut_mask = "0ff0";
defparam \Add0~169 .operation_mode = "normal";
defparam \Add0~169 .output_mode = "comb_only";
defparam \Add0~169 .register_cascade_mode = "off";
defparam \Add0~169 .sum_lutc_input = "datac";
defparam \Add0~169 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxv_lcell \Add0~20 (
// Equation(s):
// \Add0~20_combout  = \dados1~combout [4] $ (\Add0~169_combout  $ (((!\Add0~163_cout  & \Add0~17 ) # (\Add0~163_cout  & \Add0~17COUT1_201 ))))
// \Add0~22  = CARRY((\dados1~combout [4] & (!\Add0~169_combout  & !\Add0~17COUT1_201 )) # (!\dados1~combout [4] & ((!\Add0~17COUT1_201 ) # (!\Add0~169_combout ))))

	.clk(gnd),
	.dataa(\dados1~combout [4]),
	.datab(\Add0~169_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~163_cout ),
	.cin0(\Add0~17 ),
	.cin1(\Add0~17COUT1_201 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~20_combout ),
	.regout(),
	.cout(\Add0~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~20 .cin0_used = "true";
defparam \Add0~20 .cin1_used = "true";
defparam \Add0~20 .cin_used = "true";
defparam \Add0~20 .lut_mask = "9617";
defparam \Add0~20 .operation_mode = "arithmetic";
defparam \Add0~20 .output_mode = "comb_only";
defparam \Add0~20 .register_cascade_mode = "off";
defparam \Add0~20 .sum_lutc_input = "cin";
defparam \Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N3
maxv_lcell \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = (\Mux31~0_combout  & ((\dados1~combout [4] & ((\dados2~combout [4]) # (\controladorULA~combout [0]))) # (!\dados1~combout [4] & (\dados2~combout [4] & \controladorULA~combout [0]))))

	.clk(gnd),
	.dataa(\dados1~combout [4]),
	.datab(\Mux31~0_combout ),
	.datac(\dados2~combout [4]),
	.datad(\controladorULA~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux27~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux27~0 .lut_mask = "c880";
defparam \Mux27~0 .operation_mode = "normal";
defparam \Mux27~0 .output_mode = "comb_only";
defparam \Mux27~0 .register_cascade_mode = "off";
defparam \Mux27~0 .sum_lutc_input = "datac";
defparam \Mux27~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxv_lcell \Mux27~1 (
// Equation(s):
// \Mux27~1_combout  = (\Mux27~0_combout ) # ((!\controladorULA~combout [3] & (\Mux1~0_combout  & \Add0~20_combout )))

	.clk(gnd),
	.dataa(\controladorULA~combout [3]),
	.datab(\Mux1~0_combout ),
	.datac(\Add0~20_combout ),
	.datad(\Mux27~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux27~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux27~1 .lut_mask = "ff40";
defparam \Mux27~1 .operation_mode = "normal";
defparam \Mux27~1 .output_mode = "comb_only";
defparam \Mux27~1 .register_cascade_mode = "off";
defparam \Mux27~1 .sum_lutc_input = "datac";
defparam \Mux27~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxv_lcell \Add0~170 (
// Equation(s):
// \Add0~170_combout  = (\dados2~combout [5] $ (((\controladorULA~combout [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\dados2~combout [5]),
	.datac(vcc),
	.datad(\controladorULA~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~170_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~170 .lut_mask = "33cc";
defparam \Add0~170 .operation_mode = "normal";
defparam \Add0~170 .output_mode = "comb_only";
defparam \Add0~170 .register_cascade_mode = "off";
defparam \Add0~170 .sum_lutc_input = "datac";
defparam \Add0~170 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxv_lcell \Add0~25 (
// Equation(s):
// \Add0~25_combout  = \dados1~combout [5] $ (\Add0~170_combout  $ ((!\Add0~22 )))
// \Add0~27  = CARRY((\dados1~combout [5] & ((\Add0~170_combout ) # (!\Add0~22 ))) # (!\dados1~combout [5] & (\Add0~170_combout  & !\Add0~22 )))
// \Add0~27COUT1_202  = CARRY((\dados1~combout [5] & ((\Add0~170_combout ) # (!\Add0~22 ))) # (!\dados1~combout [5] & (\Add0~170_combout  & !\Add0~22 )))

	.clk(gnd),
	.dataa(\dados1~combout [5]),
	.datab(\Add0~170_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~27 ),
	.cout1(\Add0~27COUT1_202 ));
// synopsys translate_off
defparam \Add0~25 .cin_used = "true";
defparam \Add0~25 .lut_mask = "698e";
defparam \Add0~25 .operation_mode = "arithmetic";
defparam \Add0~25 .output_mode = "comb_only";
defparam \Add0~25 .register_cascade_mode = "off";
defparam \Add0~25 .sum_lutc_input = "cin";
defparam \Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxv_lcell \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = (\Mux31~0_combout  & ((\dados1~combout [5] & ((\dados2~combout [5]) # (\controladorULA~combout [0]))) # (!\dados1~combout [5] & (\dados2~combout [5] & \controladorULA~combout [0]))))

	.clk(gnd),
	.dataa(\Mux31~0_combout ),
	.datab(\dados1~combout [5]),
	.datac(\dados2~combout [5]),
	.datad(\controladorULA~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux26~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux26~0 .lut_mask = "a880";
defparam \Mux26~0 .operation_mode = "normal";
defparam \Mux26~0 .output_mode = "comb_only";
defparam \Mux26~0 .register_cascade_mode = "off";
defparam \Mux26~0 .sum_lutc_input = "datac";
defparam \Mux26~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxv_lcell \Mux26~1 (
// Equation(s):
// \Mux26~1_combout  = (\Mux26~0_combout ) # ((!\controladorULA~combout [3] & (\Mux1~0_combout  & \Add0~25_combout )))

	.clk(gnd),
	.dataa(\controladorULA~combout [3]),
	.datab(\Mux1~0_combout ),
	.datac(\Add0~25_combout ),
	.datad(\Mux26~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux26~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux26~1 .lut_mask = "ff40";
defparam \Mux26~1 .operation_mode = "normal";
defparam \Mux26~1 .output_mode = "comb_only";
defparam \Mux26~1 .register_cascade_mode = "off";
defparam \Mux26~1 .sum_lutc_input = "datac";
defparam \Mux26~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxv_lcell \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = (\Mux31~0_combout  & ((\dados1~combout [6] & ((\dados2~combout [6]) # (\controladorULA~combout [0]))) # (!\dados1~combout [6] & (\dados2~combout [6] & \controladorULA~combout [0]))))

	.clk(gnd),
	.dataa(\Mux31~0_combout ),
	.datab(\dados1~combout [6]),
	.datac(\dados2~combout [6]),
	.datad(\controladorULA~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux25~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux25~0 .lut_mask = "a880";
defparam \Mux25~0 .operation_mode = "normal";
defparam \Mux25~0 .output_mode = "comb_only";
defparam \Mux25~0 .register_cascade_mode = "off";
defparam \Mux25~0 .sum_lutc_input = "datac";
defparam \Mux25~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxv_lcell \Add0~171 (
// Equation(s):
// \Add0~171_combout  = (\controladorULA~combout [2] $ ((\dados2~combout [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\controladorULA~combout [2]),
	.datac(\dados2~combout [6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~171_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~171 .lut_mask = "3c3c";
defparam \Add0~171 .operation_mode = "normal";
defparam \Add0~171 .output_mode = "comb_only";
defparam \Add0~171 .register_cascade_mode = "off";
defparam \Add0~171 .sum_lutc_input = "datac";
defparam \Add0~171 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxv_lcell \Add0~30 (
// Equation(s):
// \Add0~30_combout  = \dados1~combout [6] $ (\Add0~171_combout  $ (((!\Add0~22  & \Add0~27 ) # (\Add0~22  & \Add0~27COUT1_202 ))))
// \Add0~32  = CARRY((\dados1~combout [6] & (!\Add0~171_combout  & !\Add0~27 )) # (!\dados1~combout [6] & ((!\Add0~27 ) # (!\Add0~171_combout ))))
// \Add0~32COUT1_203  = CARRY((\dados1~combout [6] & (!\Add0~171_combout  & !\Add0~27COUT1_202 )) # (!\dados1~combout [6] & ((!\Add0~27COUT1_202 ) # (!\Add0~171_combout ))))

	.clk(gnd),
	.dataa(\dados1~combout [6]),
	.datab(\Add0~171_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~22 ),
	.cin0(\Add0~27 ),
	.cin1(\Add0~27COUT1_202 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~32 ),
	.cout1(\Add0~32COUT1_203 ));
// synopsys translate_off
defparam \Add0~30 .cin0_used = "true";
defparam \Add0~30 .cin1_used = "true";
defparam \Add0~30 .cin_used = "true";
defparam \Add0~30 .lut_mask = "9617";
defparam \Add0~30 .operation_mode = "arithmetic";
defparam \Add0~30 .output_mode = "comb_only";
defparam \Add0~30 .register_cascade_mode = "off";
defparam \Add0~30 .sum_lutc_input = "cin";
defparam \Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxv_lcell \Mux25~1 (
// Equation(s):
// \Mux25~1_combout  = (\Mux25~0_combout ) # ((\Mux1~0_combout  & (!\controladorULA~combout [3] & \Add0~30_combout )))

	.clk(gnd),
	.dataa(\Mux1~0_combout ),
	.datab(\controladorULA~combout [3]),
	.datac(\Mux25~0_combout ),
	.datad(\Add0~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux25~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux25~1 .lut_mask = "f2f0";
defparam \Mux25~1 .operation_mode = "normal";
defparam \Mux25~1 .output_mode = "comb_only";
defparam \Mux25~1 .register_cascade_mode = "off";
defparam \Mux25~1 .sum_lutc_input = "datac";
defparam \Mux25~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxv_lcell \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = (\Mux31~0_combout  & ((\controladorULA~combout [0] & ((\dados2~combout [7]) # (\dados1~combout [7]))) # (!\controladorULA~combout [0] & (\dados2~combout [7] & \dados1~combout [7]))))

	.clk(gnd),
	.dataa(\controladorULA~combout [0]),
	.datab(\dados2~combout [7]),
	.datac(\Mux31~0_combout ),
	.datad(\dados1~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux24~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux24~0 .lut_mask = "e080";
defparam \Mux24~0 .operation_mode = "normal";
defparam \Mux24~0 .output_mode = "comb_only";
defparam \Mux24~0 .register_cascade_mode = "off";
defparam \Mux24~0 .sum_lutc_input = "datac";
defparam \Mux24~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N0
maxv_lcell \Add0~172 (
// Equation(s):
// \Add0~172_combout  = ((\dados2~combout [7] $ (\controladorULA~combout [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\dados2~combout [7]),
	.datad(\controladorULA~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~172_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~172 .lut_mask = "0ff0";
defparam \Add0~172 .operation_mode = "normal";
defparam \Add0~172 .output_mode = "comb_only";
defparam \Add0~172 .register_cascade_mode = "off";
defparam \Add0~172 .sum_lutc_input = "datac";
defparam \Add0~172 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxv_lcell \Add0~35 (
// Equation(s):
// \Add0~35_combout  = \dados1~combout [7] $ (\Add0~172_combout  $ ((!(!\Add0~22  & \Add0~32 ) # (\Add0~22  & \Add0~32COUT1_203 ))))
// \Add0~37  = CARRY((\dados1~combout [7] & ((\Add0~172_combout ) # (!\Add0~32 ))) # (!\dados1~combout [7] & (\Add0~172_combout  & !\Add0~32 )))
// \Add0~37COUT1_204  = CARRY((\dados1~combout [7] & ((\Add0~172_combout ) # (!\Add0~32COUT1_203 ))) # (!\dados1~combout [7] & (\Add0~172_combout  & !\Add0~32COUT1_203 )))

	.clk(gnd),
	.dataa(\dados1~combout [7]),
	.datab(\Add0~172_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~22 ),
	.cin0(\Add0~32 ),
	.cin1(\Add0~32COUT1_203 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~37 ),
	.cout1(\Add0~37COUT1_204 ));
// synopsys translate_off
defparam \Add0~35 .cin0_used = "true";
defparam \Add0~35 .cin1_used = "true";
defparam \Add0~35 .cin_used = "true";
defparam \Add0~35 .lut_mask = "698e";
defparam \Add0~35 .operation_mode = "arithmetic";
defparam \Add0~35 .output_mode = "comb_only";
defparam \Add0~35 .register_cascade_mode = "off";
defparam \Add0~35 .sum_lutc_input = "cin";
defparam \Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxv_lcell \Mux24~1 (
// Equation(s):
// \Mux24~1_combout  = (\Mux24~0_combout ) # ((\Mux1~0_combout  & (\Add0~35_combout  & !\controladorULA~combout [3])))

	.clk(gnd),
	.dataa(\Mux24~0_combout ),
	.datab(\Mux1~0_combout ),
	.datac(\Add0~35_combout ),
	.datad(\controladorULA~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux24~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux24~1 .lut_mask = "aaea";
defparam \Mux24~1 .operation_mode = "normal";
defparam \Mux24~1 .output_mode = "comb_only";
defparam \Mux24~1 .register_cascade_mode = "off";
defparam \Mux24~1 .sum_lutc_input = "datac";
defparam \Mux24~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxv_lcell \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = (\Mux31~0_combout  & ((\dados1~combout [8] & ((\dados2~combout [8]) # (\controladorULA~combout [0]))) # (!\dados1~combout [8] & (\dados2~combout [8] & \controladorULA~combout [0]))))

	.clk(gnd),
	.dataa(\dados1~combout [8]),
	.datab(\dados2~combout [8]),
	.datac(\Mux31~0_combout ),
	.datad(\controladorULA~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux23~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux23~0 .lut_mask = "e080";
defparam \Mux23~0 .operation_mode = "normal";
defparam \Mux23~0 .output_mode = "comb_only";
defparam \Mux23~0 .register_cascade_mode = "off";
defparam \Mux23~0 .sum_lutc_input = "datac";
defparam \Mux23~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxv_lcell \Add0~173 (
// Equation(s):
// \Add0~173_combout  = (\controladorULA~combout [2] $ ((\dados2~combout [8])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\controladorULA~combout [2]),
	.datac(\dados2~combout [8]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~173_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~173 .lut_mask = "3c3c";
defparam \Add0~173 .operation_mode = "normal";
defparam \Add0~173 .output_mode = "comb_only";
defparam \Add0~173 .register_cascade_mode = "off";
defparam \Add0~173 .sum_lutc_input = "datac";
defparam \Add0~173 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxv_lcell \Add0~40 (
// Equation(s):
// \Add0~40_combout  = \dados1~combout [8] $ (\Add0~173_combout  $ (((!\Add0~22  & \Add0~37 ) # (\Add0~22  & \Add0~37COUT1_204 ))))
// \Add0~42  = CARRY((\dados1~combout [8] & (!\Add0~173_combout  & !\Add0~37 )) # (!\dados1~combout [8] & ((!\Add0~37 ) # (!\Add0~173_combout ))))
// \Add0~42COUT1_205  = CARRY((\dados1~combout [8] & (!\Add0~173_combout  & !\Add0~37COUT1_204 )) # (!\dados1~combout [8] & ((!\Add0~37COUT1_204 ) # (!\Add0~173_combout ))))

	.clk(gnd),
	.dataa(\dados1~combout [8]),
	.datab(\Add0~173_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~22 ),
	.cin0(\Add0~37 ),
	.cin1(\Add0~37COUT1_204 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~42 ),
	.cout1(\Add0~42COUT1_205 ));
// synopsys translate_off
defparam \Add0~40 .cin0_used = "true";
defparam \Add0~40 .cin1_used = "true";
defparam \Add0~40 .cin_used = "true";
defparam \Add0~40 .lut_mask = "9617";
defparam \Add0~40 .operation_mode = "arithmetic";
defparam \Add0~40 .output_mode = "comb_only";
defparam \Add0~40 .register_cascade_mode = "off";
defparam \Add0~40 .sum_lutc_input = "cin";
defparam \Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxv_lcell \Mux23~1 (
// Equation(s):
// \Mux23~1_combout  = (\Mux23~0_combout ) # ((\Mux1~0_combout  & (!\controladorULA~combout [3] & \Add0~40_combout )))

	.clk(gnd),
	.dataa(\Mux1~0_combout ),
	.datab(\controladorULA~combout [3]),
	.datac(\Mux23~0_combout ),
	.datad(\Add0~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux23~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux23~1 .lut_mask = "f2f0";
defparam \Mux23~1 .operation_mode = "normal";
defparam \Mux23~1 .output_mode = "comb_only";
defparam \Mux23~1 .register_cascade_mode = "off";
defparam \Mux23~1 .sum_lutc_input = "datac";
defparam \Mux23~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxv_lcell \Add0~174 (
// Equation(s):
// \Add0~174_combout  = (\controladorULA~combout [2] $ (((\dados2~combout [9]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\controladorULA~combout [2]),
	.datac(vcc),
	.datad(\dados2~combout [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~174_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~174 .lut_mask = "33cc";
defparam \Add0~174 .operation_mode = "normal";
defparam \Add0~174 .output_mode = "comb_only";
defparam \Add0~174 .register_cascade_mode = "off";
defparam \Add0~174 .sum_lutc_input = "datac";
defparam \Add0~174 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxv_lcell \Add0~45 (
// Equation(s):
// \Add0~45_combout  = \dados1~combout [9] $ (\Add0~174_combout  $ ((!(!\Add0~22  & \Add0~42 ) # (\Add0~22  & \Add0~42COUT1_205 ))))
// \Add0~47  = CARRY((\dados1~combout [9] & ((\Add0~174_combout ) # (!\Add0~42COUT1_205 ))) # (!\dados1~combout [9] & (\Add0~174_combout  & !\Add0~42COUT1_205 )))

	.clk(gnd),
	.dataa(\dados1~combout [9]),
	.datab(\Add0~174_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~22 ),
	.cin0(\Add0~42 ),
	.cin1(\Add0~42COUT1_205 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~45_combout ),
	.regout(),
	.cout(\Add0~47 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~45 .cin0_used = "true";
defparam \Add0~45 .cin1_used = "true";
defparam \Add0~45 .cin_used = "true";
defparam \Add0~45 .lut_mask = "698e";
defparam \Add0~45 .operation_mode = "arithmetic";
defparam \Add0~45 .output_mode = "comb_only";
defparam \Add0~45 .register_cascade_mode = "off";
defparam \Add0~45 .sum_lutc_input = "cin";
defparam \Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxv_lcell \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = (\Mux31~0_combout  & ((\dados2~combout [9] & ((\dados1~combout [9]) # (\controladorULA~combout [0]))) # (!\dados2~combout [9] & (\dados1~combout [9] & \controladorULA~combout [0]))))

	.clk(gnd),
	.dataa(\Mux31~0_combout ),
	.datab(\dados2~combout [9]),
	.datac(\dados1~combout [9]),
	.datad(\controladorULA~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux22~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux22~0 .lut_mask = "a880";
defparam \Mux22~0 .operation_mode = "normal";
defparam \Mux22~0 .output_mode = "comb_only";
defparam \Mux22~0 .register_cascade_mode = "off";
defparam \Mux22~0 .sum_lutc_input = "datac";
defparam \Mux22~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxv_lcell \Mux22~1 (
// Equation(s):
// \Mux22~1_combout  = (\Mux22~0_combout ) # ((\Add0~45_combout  & (!\controladorULA~combout [3] & \Mux1~0_combout )))

	.clk(gnd),
	.dataa(\Add0~45_combout ),
	.datab(\controladorULA~combout [3]),
	.datac(\Mux22~0_combout ),
	.datad(\Mux1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux22~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux22~1 .lut_mask = "f2f0";
defparam \Mux22~1 .operation_mode = "normal";
defparam \Mux22~1 .output_mode = "comb_only";
defparam \Mux22~1 .register_cascade_mode = "off";
defparam \Mux22~1 .sum_lutc_input = "datac";
defparam \Mux22~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxv_lcell \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = (\Mux31~0_combout  & ((\controladorULA~combout [0] & ((\dados2~combout [10]) # (\dados1~combout [10]))) # (!\controladorULA~combout [0] & (\dados2~combout [10] & \dados1~combout [10]))))

	.clk(gnd),
	.dataa(\Mux31~0_combout ),
	.datab(\controladorULA~combout [0]),
	.datac(\dados2~combout [10]),
	.datad(\dados1~combout [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux21~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux21~0 .lut_mask = "a880";
defparam \Mux21~0 .operation_mode = "normal";
defparam \Mux21~0 .output_mode = "comb_only";
defparam \Mux21~0 .register_cascade_mode = "off";
defparam \Mux21~0 .sum_lutc_input = "datac";
defparam \Mux21~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxv_lcell \Add0~175 (
// Equation(s):
// \Add0~175_combout  = (\controladorULA~combout [2] $ ((\dados2~combout [10])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\controladorULA~combout [2]),
	.datac(\dados2~combout [10]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~175_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~175 .lut_mask = "3c3c";
defparam \Add0~175 .operation_mode = "normal";
defparam \Add0~175 .output_mode = "comb_only";
defparam \Add0~175 .register_cascade_mode = "off";
defparam \Add0~175 .sum_lutc_input = "datac";
defparam \Add0~175 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxv_lcell \Add0~50 (
// Equation(s):
// \Add0~50_combout  = \dados1~combout [10] $ (\Add0~175_combout  $ ((\Add0~47 )))
// \Add0~52  = CARRY((\dados1~combout [10] & (!\Add0~175_combout  & !\Add0~47 )) # (!\dados1~combout [10] & ((!\Add0~47 ) # (!\Add0~175_combout ))))
// \Add0~52COUT1_206  = CARRY((\dados1~combout [10] & (!\Add0~175_combout  & !\Add0~47 )) # (!\dados1~combout [10] & ((!\Add0~47 ) # (!\Add0~175_combout ))))

	.clk(gnd),
	.dataa(\dados1~combout [10]),
	.datab(\Add0~175_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~47 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~52 ),
	.cout1(\Add0~52COUT1_206 ));
// synopsys translate_off
defparam \Add0~50 .cin_used = "true";
defparam \Add0~50 .lut_mask = "9617";
defparam \Add0~50 .operation_mode = "arithmetic";
defparam \Add0~50 .output_mode = "comb_only";
defparam \Add0~50 .register_cascade_mode = "off";
defparam \Add0~50 .sum_lutc_input = "cin";
defparam \Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxv_lcell \Mux21~1 (
// Equation(s):
// \Mux21~1_combout  = (\Mux21~0_combout ) # ((\Mux1~0_combout  & (!\controladorULA~combout [3] & \Add0~50_combout )))

	.clk(gnd),
	.dataa(\Mux1~0_combout ),
	.datab(\Mux21~0_combout ),
	.datac(\controladorULA~combout [3]),
	.datad(\Add0~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux21~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux21~1 .lut_mask = "cecc";
defparam \Mux21~1 .operation_mode = "normal";
defparam \Mux21~1 .output_mode = "comb_only";
defparam \Mux21~1 .register_cascade_mode = "off";
defparam \Mux21~1 .sum_lutc_input = "datac";
defparam \Mux21~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxv_lcell \Add0~176 (
// Equation(s):
// \Add0~176_combout  = (\controladorULA~combout [2] $ (((\dados2~combout [11]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\controladorULA~combout [2]),
	.datac(vcc),
	.datad(\dados2~combout [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~176_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~176 .lut_mask = "33cc";
defparam \Add0~176 .operation_mode = "normal";
defparam \Add0~176 .output_mode = "comb_only";
defparam \Add0~176 .register_cascade_mode = "off";
defparam \Add0~176 .sum_lutc_input = "datac";
defparam \Add0~176 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxv_lcell \Add0~55 (
// Equation(s):
// \Add0~55_combout  = \Add0~176_combout  $ (\dados1~combout [11] $ ((!(!\Add0~47  & \Add0~52 ) # (\Add0~47  & \Add0~52COUT1_206 ))))
// \Add0~57  = CARRY((\Add0~176_combout  & ((\dados1~combout [11]) # (!\Add0~52 ))) # (!\Add0~176_combout  & (\dados1~combout [11] & !\Add0~52 )))
// \Add0~57COUT1_207  = CARRY((\Add0~176_combout  & ((\dados1~combout [11]) # (!\Add0~52COUT1_206 ))) # (!\Add0~176_combout  & (\dados1~combout [11] & !\Add0~52COUT1_206 )))

	.clk(gnd),
	.dataa(\Add0~176_combout ),
	.datab(\dados1~combout [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~47 ),
	.cin0(\Add0~52 ),
	.cin1(\Add0~52COUT1_206 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~57 ),
	.cout1(\Add0~57COUT1_207 ));
// synopsys translate_off
defparam \Add0~55 .cin0_used = "true";
defparam \Add0~55 .cin1_used = "true";
defparam \Add0~55 .cin_used = "true";
defparam \Add0~55 .lut_mask = "698e";
defparam \Add0~55 .operation_mode = "arithmetic";
defparam \Add0~55 .output_mode = "comb_only";
defparam \Add0~55 .register_cascade_mode = "off";
defparam \Add0~55 .sum_lutc_input = "cin";
defparam \Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N3
maxv_lcell \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = (\Mux31~0_combout  & ((\dados1~combout [11] & ((\controladorULA~combout [0]) # (\dados2~combout [11]))) # (!\dados1~combout [11] & (\controladorULA~combout [0] & \dados2~combout [11]))))

	.clk(gnd),
	.dataa(\dados1~combout [11]),
	.datab(\Mux31~0_combout ),
	.datac(\controladorULA~combout [0]),
	.datad(\dados2~combout [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux20~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux20~0 .lut_mask = "c880";
defparam \Mux20~0 .operation_mode = "normal";
defparam \Mux20~0 .output_mode = "comb_only";
defparam \Mux20~0 .register_cascade_mode = "off";
defparam \Mux20~0 .sum_lutc_input = "datac";
defparam \Mux20~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxv_lcell \Mux20~1 (
// Equation(s):
// \Mux20~1_combout  = (\Mux20~0_combout ) # ((!\controladorULA~combout [3] & (\Add0~55_combout  & \Mux1~0_combout )))

	.clk(gnd),
	.dataa(\controladorULA~combout [3]),
	.datab(\Add0~55_combout ),
	.datac(\Mux1~0_combout ),
	.datad(\Mux20~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux20~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux20~1 .lut_mask = "ff40";
defparam \Mux20~1 .operation_mode = "normal";
defparam \Mux20~1 .output_mode = "comb_only";
defparam \Mux20~1 .register_cascade_mode = "off";
defparam \Mux20~1 .sum_lutc_input = "datac";
defparam \Mux20~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxv_lcell \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = (\Mux31~0_combout  & ((\dados1~combout [12] & ((\dados2~combout [12]) # (\controladorULA~combout [0]))) # (!\dados1~combout [12] & (\dados2~combout [12] & \controladorULA~combout [0]))))

	.clk(gnd),
	.dataa(\dados1~combout [12]),
	.datab(\dados2~combout [12]),
	.datac(\Mux31~0_combout ),
	.datad(\controladorULA~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux19~0 .lut_mask = "e080";
defparam \Mux19~0 .operation_mode = "normal";
defparam \Mux19~0 .output_mode = "comb_only";
defparam \Mux19~0 .register_cascade_mode = "off";
defparam \Mux19~0 .sum_lutc_input = "datac";
defparam \Mux19~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxv_lcell \Add0~177 (
// Equation(s):
// \Add0~177_combout  = (\controladorULA~combout [2] $ (((\dados2~combout [12]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\controladorULA~combout [2]),
	.datac(vcc),
	.datad(\dados2~combout [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~177_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~177 .lut_mask = "33cc";
defparam \Add0~177 .operation_mode = "normal";
defparam \Add0~177 .output_mode = "comb_only";
defparam \Add0~177 .register_cascade_mode = "off";
defparam \Add0~177 .sum_lutc_input = "datac";
defparam \Add0~177 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxv_lcell \Add0~60 (
// Equation(s):
// \Add0~60_combout  = \Add0~177_combout  $ (\dados1~combout [12] $ (((!\Add0~47  & \Add0~57 ) # (\Add0~47  & \Add0~57COUT1_207 ))))
// \Add0~62  = CARRY((\Add0~177_combout  & (!\dados1~combout [12] & !\Add0~57 )) # (!\Add0~177_combout  & ((!\Add0~57 ) # (!\dados1~combout [12]))))
// \Add0~62COUT1_208  = CARRY((\Add0~177_combout  & (!\dados1~combout [12] & !\Add0~57COUT1_207 )) # (!\Add0~177_combout  & ((!\Add0~57COUT1_207 ) # (!\dados1~combout [12]))))

	.clk(gnd),
	.dataa(\Add0~177_combout ),
	.datab(\dados1~combout [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~47 ),
	.cin0(\Add0~57 ),
	.cin1(\Add0~57COUT1_207 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~60_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~62 ),
	.cout1(\Add0~62COUT1_208 ));
// synopsys translate_off
defparam \Add0~60 .cin0_used = "true";
defparam \Add0~60 .cin1_used = "true";
defparam \Add0~60 .cin_used = "true";
defparam \Add0~60 .lut_mask = "9617";
defparam \Add0~60 .operation_mode = "arithmetic";
defparam \Add0~60 .output_mode = "comb_only";
defparam \Add0~60 .register_cascade_mode = "off";
defparam \Add0~60 .sum_lutc_input = "cin";
defparam \Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxv_lcell \Mux19~1 (
// Equation(s):
// \Mux19~1_combout  = (\Mux19~0_combout ) # ((!\controladorULA~combout [3] & (\Add0~60_combout  & \Mux1~0_combout )))

	.clk(gnd),
	.dataa(\controladorULA~combout [3]),
	.datab(\Mux19~0_combout ),
	.datac(\Add0~60_combout ),
	.datad(\Mux1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux19~1 .lut_mask = "dccc";
defparam \Mux19~1 .operation_mode = "normal";
defparam \Mux19~1 .output_mode = "comb_only";
defparam \Mux19~1 .register_cascade_mode = "off";
defparam \Mux19~1 .sum_lutc_input = "datac";
defparam \Mux19~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N4
maxv_lcell \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = (\Mux31~0_combout  & ((\dados2~combout [13] & ((\dados1~combout [13]) # (\controladorULA~combout [0]))) # (!\dados2~combout [13] & (\dados1~combout [13] & \controladorULA~combout [0]))))

	.clk(gnd),
	.dataa(\dados2~combout [13]),
	.datab(\dados1~combout [13]),
	.datac(\controladorULA~combout [0]),
	.datad(\Mux31~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux18~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux18~0 .lut_mask = "e800";
defparam \Mux18~0 .operation_mode = "normal";
defparam \Mux18~0 .output_mode = "comb_only";
defparam \Mux18~0 .register_cascade_mode = "off";
defparam \Mux18~0 .sum_lutc_input = "datac";
defparam \Mux18~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N7
maxv_lcell \Add0~178 (
// Equation(s):
// \Add0~178_combout  = ((\controladorULA~combout [2] $ (\dados2~combout [13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\controladorULA~combout [2]),
	.datad(\dados2~combout [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~178_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~178 .lut_mask = "0ff0";
defparam \Add0~178 .operation_mode = "normal";
defparam \Add0~178 .output_mode = "comb_only";
defparam \Add0~178 .register_cascade_mode = "off";
defparam \Add0~178 .sum_lutc_input = "datac";
defparam \Add0~178 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxv_lcell \Add0~65 (
// Equation(s):
// \Add0~65_combout  = \dados1~combout [13] $ (\Add0~178_combout  $ ((!(!\Add0~47  & \Add0~62 ) # (\Add0~47  & \Add0~62COUT1_208 ))))
// \Add0~67  = CARRY((\dados1~combout [13] & ((\Add0~178_combout ) # (!\Add0~62 ))) # (!\dados1~combout [13] & (\Add0~178_combout  & !\Add0~62 )))
// \Add0~67COUT1_209  = CARRY((\dados1~combout [13] & ((\Add0~178_combout ) # (!\Add0~62COUT1_208 ))) # (!\dados1~combout [13] & (\Add0~178_combout  & !\Add0~62COUT1_208 )))

	.clk(gnd),
	.dataa(\dados1~combout [13]),
	.datab(\Add0~178_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~47 ),
	.cin0(\Add0~62 ),
	.cin1(\Add0~62COUT1_208 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~65_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~67 ),
	.cout1(\Add0~67COUT1_209 ));
// synopsys translate_off
defparam \Add0~65 .cin0_used = "true";
defparam \Add0~65 .cin1_used = "true";
defparam \Add0~65 .cin_used = "true";
defparam \Add0~65 .lut_mask = "698e";
defparam \Add0~65 .operation_mode = "arithmetic";
defparam \Add0~65 .output_mode = "comb_only";
defparam \Add0~65 .register_cascade_mode = "off";
defparam \Add0~65 .sum_lutc_input = "cin";
defparam \Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N2
maxv_lcell \Mux18~1 (
// Equation(s):
// \Mux18~1_combout  = (\Mux18~0_combout ) # ((\Mux1~0_combout  & (!\controladorULA~combout [3] & \Add0~65_combout )))

	.clk(gnd),
	.dataa(\Mux1~0_combout ),
	.datab(\controladorULA~combout [3]),
	.datac(\Mux18~0_combout ),
	.datad(\Add0~65_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux18~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux18~1 .lut_mask = "f2f0";
defparam \Mux18~1 .operation_mode = "normal";
defparam \Mux18~1 .output_mode = "comb_only";
defparam \Mux18~1 .register_cascade_mode = "off";
defparam \Mux18~1 .sum_lutc_input = "datac";
defparam \Mux18~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxv_lcell \Add0~179 (
// Equation(s):
// \Add0~179_combout  = (\dados2~combout [14] $ (((\controladorULA~combout [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\dados2~combout [14]),
	.datac(vcc),
	.datad(\controladorULA~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~179_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~179 .lut_mask = "33cc";
defparam \Add0~179 .operation_mode = "normal";
defparam \Add0~179 .output_mode = "comb_only";
defparam \Add0~179 .register_cascade_mode = "off";
defparam \Add0~179 .sum_lutc_input = "datac";
defparam \Add0~179 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxv_lcell \Add0~70 (
// Equation(s):
// \Add0~70_combout  = \Add0~179_combout  $ (\dados1~combout [14] $ (((!\Add0~47  & \Add0~67 ) # (\Add0~47  & \Add0~67COUT1_209 ))))
// \Add0~72  = CARRY((\Add0~179_combout  & (!\dados1~combout [14] & !\Add0~67COUT1_209 )) # (!\Add0~179_combout  & ((!\Add0~67COUT1_209 ) # (!\dados1~combout [14]))))

	.clk(gnd),
	.dataa(\Add0~179_combout ),
	.datab(\dados1~combout [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~47 ),
	.cin0(\Add0~67 ),
	.cin1(\Add0~67COUT1_209 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~70_combout ),
	.regout(),
	.cout(\Add0~72 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~70 .cin0_used = "true";
defparam \Add0~70 .cin1_used = "true";
defparam \Add0~70 .cin_used = "true";
defparam \Add0~70 .lut_mask = "9617";
defparam \Add0~70 .operation_mode = "arithmetic";
defparam \Add0~70 .output_mode = "comb_only";
defparam \Add0~70 .register_cascade_mode = "off";
defparam \Add0~70 .sum_lutc_input = "cin";
defparam \Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxv_lcell \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = (\Mux31~0_combout  & ((\controladorULA~combout [0] & ((\dados2~combout [14]) # (\dados1~combout [14]))) # (!\controladorULA~combout [0] & (\dados2~combout [14] & \dados1~combout [14]))))

	.clk(gnd),
	.dataa(\controladorULA~combout [0]),
	.datab(\Mux31~0_combout ),
	.datac(\dados2~combout [14]),
	.datad(\dados1~combout [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux17~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux17~0 .lut_mask = "c880";
defparam \Mux17~0 .operation_mode = "normal";
defparam \Mux17~0 .output_mode = "comb_only";
defparam \Mux17~0 .register_cascade_mode = "off";
defparam \Mux17~0 .sum_lutc_input = "datac";
defparam \Mux17~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxv_lcell \Mux17~1 (
// Equation(s):
// \Mux17~1_combout  = (\Mux17~0_combout ) # ((\Add0~70_combout  & (!\controladorULA~combout [3] & \Mux1~0_combout )))

	.clk(gnd),
	.dataa(\Add0~70_combout ),
	.datab(\controladorULA~combout [3]),
	.datac(\Mux1~0_combout ),
	.datad(\Mux17~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux17~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux17~1 .lut_mask = "ff20";
defparam \Mux17~1 .operation_mode = "normal";
defparam \Mux17~1 .output_mode = "comb_only";
defparam \Mux17~1 .register_cascade_mode = "off";
defparam \Mux17~1 .sum_lutc_input = "datac";
defparam \Mux17~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxv_lcell \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = (\Mux31~0_combout  & ((\controladorULA~combout [0] & ((\dados1~combout [15]) # (\dados2~combout [15]))) # (!\controladorULA~combout [0] & (\dados1~combout [15] & \dados2~combout [15]))))

	.clk(gnd),
	.dataa(\controladorULA~combout [0]),
	.datab(\Mux31~0_combout ),
	.datac(\dados1~combout [15]),
	.datad(\dados2~combout [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux16~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux16~0 .lut_mask = "c880";
defparam \Mux16~0 .operation_mode = "normal";
defparam \Mux16~0 .output_mode = "comb_only";
defparam \Mux16~0 .register_cascade_mode = "off";
defparam \Mux16~0 .sum_lutc_input = "datac";
defparam \Mux16~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxv_lcell \Add0~180 (
// Equation(s):
// \Add0~180_combout  = ((\dados2~combout [15] $ (\controladorULA~combout [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\dados2~combout [15]),
	.datad(\controladorULA~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~180_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~180 .lut_mask = "0ff0";
defparam \Add0~180 .operation_mode = "normal";
defparam \Add0~180 .output_mode = "comb_only";
defparam \Add0~180 .register_cascade_mode = "off";
defparam \Add0~180 .sum_lutc_input = "datac";
defparam \Add0~180 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxv_lcell \Add0~75 (
// Equation(s):
// \Add0~75_combout  = \dados1~combout [15] $ (\Add0~180_combout  $ ((!\Add0~72 )))
// \Add0~77  = CARRY((\dados1~combout [15] & ((\Add0~180_combout ) # (!\Add0~72 ))) # (!\dados1~combout [15] & (\Add0~180_combout  & !\Add0~72 )))
// \Add0~77COUT1_210  = CARRY((\dados1~combout [15] & ((\Add0~180_combout ) # (!\Add0~72 ))) # (!\dados1~combout [15] & (\Add0~180_combout  & !\Add0~72 )))

	.clk(gnd),
	.dataa(\dados1~combout [15]),
	.datab(\Add0~180_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~72 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~75_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~77 ),
	.cout1(\Add0~77COUT1_210 ));
// synopsys translate_off
defparam \Add0~75 .cin_used = "true";
defparam \Add0~75 .lut_mask = "698e";
defparam \Add0~75 .operation_mode = "arithmetic";
defparam \Add0~75 .output_mode = "comb_only";
defparam \Add0~75 .register_cascade_mode = "off";
defparam \Add0~75 .sum_lutc_input = "cin";
defparam \Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxv_lcell \Mux16~1 (
// Equation(s):
// \Mux16~1_combout  = (\Mux16~0_combout ) # ((!\controladorULA~combout [3] & (\Add0~75_combout  & \Mux1~0_combout )))

	.clk(gnd),
	.dataa(\Mux16~0_combout ),
	.datab(\controladorULA~combout [3]),
	.datac(\Add0~75_combout ),
	.datad(\Mux1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux16~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux16~1 .lut_mask = "baaa";
defparam \Mux16~1 .operation_mode = "normal";
defparam \Mux16~1 .output_mode = "comb_only";
defparam \Mux16~1 .register_cascade_mode = "off";
defparam \Mux16~1 .sum_lutc_input = "datac";
defparam \Mux16~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxv_lcell \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (\Mux31~0_combout  & ((\dados1~combout [16] & ((\dados2~combout [16]) # (\controladorULA~combout [0]))) # (!\dados1~combout [16] & (\dados2~combout [16] & \controladorULA~combout [0]))))

	.clk(gnd),
	.dataa(\dados1~combout [16]),
	.datab(\dados2~combout [16]),
	.datac(\controladorULA~combout [0]),
	.datad(\Mux31~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = "e800";
defparam \Mux15~0 .operation_mode = "normal";
defparam \Mux15~0 .output_mode = "comb_only";
defparam \Mux15~0 .register_cascade_mode = "off";
defparam \Mux15~0 .sum_lutc_input = "datac";
defparam \Mux15~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxv_lcell \Add0~181 (
// Equation(s):
// \Add0~181_combout  = (\controladorULA~combout [2] $ (((\dados2~combout [16]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\controladorULA~combout [2]),
	.datac(vcc),
	.datad(\dados2~combout [16]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~181_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~181 .lut_mask = "33cc";
defparam \Add0~181 .operation_mode = "normal";
defparam \Add0~181 .output_mode = "comb_only";
defparam \Add0~181 .register_cascade_mode = "off";
defparam \Add0~181 .sum_lutc_input = "datac";
defparam \Add0~181 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxv_lcell \Add0~80 (
// Equation(s):
// \Add0~80_combout  = \dados1~combout [16] $ (\Add0~181_combout  $ (((!\Add0~72  & \Add0~77 ) # (\Add0~72  & \Add0~77COUT1_210 ))))
// \Add0~82  = CARRY((\dados1~combout [16] & (!\Add0~181_combout  & !\Add0~77 )) # (!\dados1~combout [16] & ((!\Add0~77 ) # (!\Add0~181_combout ))))
// \Add0~82COUT1_211  = CARRY((\dados1~combout [16] & (!\Add0~181_combout  & !\Add0~77COUT1_210 )) # (!\dados1~combout [16] & ((!\Add0~77COUT1_210 ) # (!\Add0~181_combout ))))

	.clk(gnd),
	.dataa(\dados1~combout [16]),
	.datab(\Add0~181_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~72 ),
	.cin0(\Add0~77 ),
	.cin1(\Add0~77COUT1_210 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~80_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~82 ),
	.cout1(\Add0~82COUT1_211 ));
// synopsys translate_off
defparam \Add0~80 .cin0_used = "true";
defparam \Add0~80 .cin1_used = "true";
defparam \Add0~80 .cin_used = "true";
defparam \Add0~80 .lut_mask = "9617";
defparam \Add0~80 .operation_mode = "arithmetic";
defparam \Add0~80 .output_mode = "comb_only";
defparam \Add0~80 .register_cascade_mode = "off";
defparam \Add0~80 .sum_lutc_input = "cin";
defparam \Add0~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxv_lcell \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = (\Mux15~0_combout ) # ((!\controladorULA~combout [3] & (\Mux1~0_combout  & \Add0~80_combout )))

	.clk(gnd),
	.dataa(\Mux15~0_combout ),
	.datab(\controladorULA~combout [3]),
	.datac(\Mux1~0_combout ),
	.datad(\Add0~80_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~1 .lut_mask = "baaa";
defparam \Mux15~1 .operation_mode = "normal";
defparam \Mux15~1 .output_mode = "comb_only";
defparam \Mux15~1 .register_cascade_mode = "off";
defparam \Mux15~1 .sum_lutc_input = "datac";
defparam \Mux15~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxv_lcell \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (\Mux31~0_combout  & ((\controladorULA~combout [0] & ((\dados2~combout [17]) # (\dados1~combout [17]))) # (!\controladorULA~combout [0] & (\dados2~combout [17] & \dados1~combout [17]))))

	.clk(gnd),
	.dataa(\controladorULA~combout [0]),
	.datab(\Mux31~0_combout ),
	.datac(\dados2~combout [17]),
	.datad(\dados1~combout [17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = "c880";
defparam \Mux14~0 .operation_mode = "normal";
defparam \Mux14~0 .output_mode = "comb_only";
defparam \Mux14~0 .register_cascade_mode = "off";
defparam \Mux14~0 .sum_lutc_input = "datac";
defparam \Mux14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxv_lcell \Add0~182 (
// Equation(s):
// \Add0~182_combout  = (\controladorULA~combout [2] $ ((\dados2~combout [17])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\controladorULA~combout [2]),
	.datac(\dados2~combout [17]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~182_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~182 .lut_mask = "3c3c";
defparam \Add0~182 .operation_mode = "normal";
defparam \Add0~182 .output_mode = "comb_only";
defparam \Add0~182 .register_cascade_mode = "off";
defparam \Add0~182 .sum_lutc_input = "datac";
defparam \Add0~182 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxv_lcell \Add0~85 (
// Equation(s):
// \Add0~85_combout  = \Add0~182_combout  $ (\dados1~combout [17] $ ((!(!\Add0~72  & \Add0~82 ) # (\Add0~72  & \Add0~82COUT1_211 ))))
// \Add0~87  = CARRY((\Add0~182_combout  & ((\dados1~combout [17]) # (!\Add0~82 ))) # (!\Add0~182_combout  & (\dados1~combout [17] & !\Add0~82 )))
// \Add0~87COUT1_212  = CARRY((\Add0~182_combout  & ((\dados1~combout [17]) # (!\Add0~82COUT1_211 ))) # (!\Add0~182_combout  & (\dados1~combout [17] & !\Add0~82COUT1_211 )))

	.clk(gnd),
	.dataa(\Add0~182_combout ),
	.datab(\dados1~combout [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~72 ),
	.cin0(\Add0~82 ),
	.cin1(\Add0~82COUT1_211 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~85_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~87 ),
	.cout1(\Add0~87COUT1_212 ));
// synopsys translate_off
defparam \Add0~85 .cin0_used = "true";
defparam \Add0~85 .cin1_used = "true";
defparam \Add0~85 .cin_used = "true";
defparam \Add0~85 .lut_mask = "698e";
defparam \Add0~85 .operation_mode = "arithmetic";
defparam \Add0~85 .output_mode = "comb_only";
defparam \Add0~85 .register_cascade_mode = "off";
defparam \Add0~85 .sum_lutc_input = "cin";
defparam \Add0~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxv_lcell \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = (\Mux14~0_combout ) # ((\Mux1~0_combout  & (\Add0~85_combout  & !\controladorULA~combout [3])))

	.clk(gnd),
	.dataa(\Mux14~0_combout ),
	.datab(\Mux1~0_combout ),
	.datac(\Add0~85_combout ),
	.datad(\controladorULA~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux14~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux14~1 .lut_mask = "aaea";
defparam \Mux14~1 .operation_mode = "normal";
defparam \Mux14~1 .output_mode = "comb_only";
defparam \Mux14~1 .register_cascade_mode = "off";
defparam \Mux14~1 .sum_lutc_input = "datac";
defparam \Mux14~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxv_lcell \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (\Mux31~0_combout  & ((\dados2~combout [18] & ((\dados1~combout [18]) # (\controladorULA~combout [0]))) # (!\dados2~combout [18] & (\dados1~combout [18] & \controladorULA~combout [0]))))

	.clk(gnd),
	.dataa(\dados2~combout [18]),
	.datab(\Mux31~0_combout ),
	.datac(\dados1~combout [18]),
	.datad(\controladorULA~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = "c880";
defparam \Mux13~0 .operation_mode = "normal";
defparam \Mux13~0 .output_mode = "comb_only";
defparam \Mux13~0 .register_cascade_mode = "off";
defparam \Mux13~0 .sum_lutc_input = "datac";
defparam \Mux13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxv_lcell \Add0~183 (
// Equation(s):
// \Add0~183_combout  = (\controladorULA~combout [2] $ (((\dados2~combout [18]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\controladorULA~combout [2]),
	.datac(vcc),
	.datad(\dados2~combout [18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~183_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~183 .lut_mask = "33cc";
defparam \Add0~183 .operation_mode = "normal";
defparam \Add0~183 .output_mode = "comb_only";
defparam \Add0~183 .register_cascade_mode = "off";
defparam \Add0~183 .sum_lutc_input = "datac";
defparam \Add0~183 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxv_lcell \Add0~90 (
// Equation(s):
// \Add0~90_combout  = \Add0~183_combout  $ (\dados1~combout [18] $ (((!\Add0~72  & \Add0~87 ) # (\Add0~72  & \Add0~87COUT1_212 ))))
// \Add0~92  = CARRY((\Add0~183_combout  & (!\dados1~combout [18] & !\Add0~87 )) # (!\Add0~183_combout  & ((!\Add0~87 ) # (!\dados1~combout [18]))))
// \Add0~92COUT1_213  = CARRY((\Add0~183_combout  & (!\dados1~combout [18] & !\Add0~87COUT1_212 )) # (!\Add0~183_combout  & ((!\Add0~87COUT1_212 ) # (!\dados1~combout [18]))))

	.clk(gnd),
	.dataa(\Add0~183_combout ),
	.datab(\dados1~combout [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~72 ),
	.cin0(\Add0~87 ),
	.cin1(\Add0~87COUT1_212 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~90_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~92 ),
	.cout1(\Add0~92COUT1_213 ));
// synopsys translate_off
defparam \Add0~90 .cin0_used = "true";
defparam \Add0~90 .cin1_used = "true";
defparam \Add0~90 .cin_used = "true";
defparam \Add0~90 .lut_mask = "9617";
defparam \Add0~90 .operation_mode = "arithmetic";
defparam \Add0~90 .output_mode = "comb_only";
defparam \Add0~90 .register_cascade_mode = "off";
defparam \Add0~90 .sum_lutc_input = "cin";
defparam \Add0~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxv_lcell \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = (\Mux13~0_combout ) # ((!\controladorULA~combout [3] & (\Mux1~0_combout  & \Add0~90_combout )))

	.clk(gnd),
	.dataa(\controladorULA~combout [3]),
	.datab(\Mux13~0_combout ),
	.datac(\Mux1~0_combout ),
	.datad(\Add0~90_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux13~1 .lut_mask = "dccc";
defparam \Mux13~1 .operation_mode = "normal";
defparam \Mux13~1 .output_mode = "comb_only";
defparam \Mux13~1 .register_cascade_mode = "off";
defparam \Mux13~1 .sum_lutc_input = "datac";
defparam \Mux13~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxv_lcell \Add0~184 (
// Equation(s):
// \Add0~184_combout  = (\controladorULA~combout [2] $ (((\dados2~combout [19]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\controladorULA~combout [2]),
	.datac(vcc),
	.datad(\dados2~combout [19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~184_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~184 .lut_mask = "33cc";
defparam \Add0~184 .operation_mode = "normal";
defparam \Add0~184 .output_mode = "comb_only";
defparam \Add0~184 .register_cascade_mode = "off";
defparam \Add0~184 .sum_lutc_input = "datac";
defparam \Add0~184 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxv_lcell \Add0~95 (
// Equation(s):
// \Add0~95_combout  = \Add0~184_combout  $ (\dados1~combout [19] $ ((!(!\Add0~72  & \Add0~92 ) # (\Add0~72  & \Add0~92COUT1_213 ))))
// \Add0~97  = CARRY((\Add0~184_combout  & ((\dados1~combout [19]) # (!\Add0~92COUT1_213 ))) # (!\Add0~184_combout  & (\dados1~combout [19] & !\Add0~92COUT1_213 )))

	.clk(gnd),
	.dataa(\Add0~184_combout ),
	.datab(\dados1~combout [19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~72 ),
	.cin0(\Add0~92 ),
	.cin1(\Add0~92COUT1_213 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~95_combout ),
	.regout(),
	.cout(\Add0~97 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~95 .cin0_used = "true";
defparam \Add0~95 .cin1_used = "true";
defparam \Add0~95 .cin_used = "true";
defparam \Add0~95 .lut_mask = "698e";
defparam \Add0~95 .operation_mode = "arithmetic";
defparam \Add0~95 .output_mode = "comb_only";
defparam \Add0~95 .register_cascade_mode = "off";
defparam \Add0~95 .sum_lutc_input = "cin";
defparam \Add0~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxv_lcell \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (\Mux31~0_combout  & ((\dados2~combout [19] & ((\dados1~combout [19]) # (\controladorULA~combout [0]))) # (!\dados2~combout [19] & (\dados1~combout [19] & \controladorULA~combout [0]))))

	.clk(gnd),
	.dataa(\dados2~combout [19]),
	.datab(\dados1~combout [19]),
	.datac(\Mux31~0_combout ),
	.datad(\controladorULA~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = "e080";
defparam \Mux12~0 .operation_mode = "normal";
defparam \Mux12~0 .output_mode = "comb_only";
defparam \Mux12~0 .register_cascade_mode = "off";
defparam \Mux12~0 .sum_lutc_input = "datac";
defparam \Mux12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxv_lcell \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = (\Mux12~0_combout ) # ((!\controladorULA~combout [3] & (\Mux1~0_combout  & \Add0~95_combout )))

	.clk(gnd),
	.dataa(\controladorULA~combout [3]),
	.datab(\Mux1~0_combout ),
	.datac(\Add0~95_combout ),
	.datad(\Mux12~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux12~1 .lut_mask = "ff40";
defparam \Mux12~1 .operation_mode = "normal";
defparam \Mux12~1 .output_mode = "comb_only";
defparam \Mux12~1 .register_cascade_mode = "off";
defparam \Mux12~1 .sum_lutc_input = "datac";
defparam \Mux12~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxv_lcell \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = (\Mux31~0_combout  & ((\dados1~combout [20] & ((\dados2~combout [20]) # (\controladorULA~combout [0]))) # (!\dados1~combout [20] & (\dados2~combout [20] & \controladorULA~combout [0]))))

	.clk(gnd),
	.dataa(\dados1~combout [20]),
	.datab(\Mux31~0_combout ),
	.datac(\dados2~combout [20]),
	.datad(\controladorULA~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = "c880";
defparam \Mux11~0 .operation_mode = "normal";
defparam \Mux11~0 .output_mode = "comb_only";
defparam \Mux11~0 .register_cascade_mode = "off";
defparam \Mux11~0 .sum_lutc_input = "datac";
defparam \Mux11~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxv_lcell \Add0~185 (
// Equation(s):
// \Add0~185_combout  = ((\dados2~combout [20] $ (\controladorULA~combout [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\dados2~combout [20]),
	.datad(\controladorULA~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~185_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~185 .lut_mask = "0ff0";
defparam \Add0~185 .operation_mode = "normal";
defparam \Add0~185 .output_mode = "comb_only";
defparam \Add0~185 .register_cascade_mode = "off";
defparam \Add0~185 .sum_lutc_input = "datac";
defparam \Add0~185 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxv_lcell \Add0~100 (
// Equation(s):
// \Add0~100_combout  = \dados1~combout [20] $ (\Add0~185_combout  $ ((\Add0~97 )))
// \Add0~102  = CARRY((\dados1~combout [20] & (!\Add0~185_combout  & !\Add0~97 )) # (!\dados1~combout [20] & ((!\Add0~97 ) # (!\Add0~185_combout ))))
// \Add0~102COUT1_214  = CARRY((\dados1~combout [20] & (!\Add0~185_combout  & !\Add0~97 )) # (!\dados1~combout [20] & ((!\Add0~97 ) # (!\Add0~185_combout ))))

	.clk(gnd),
	.dataa(\dados1~combout [20]),
	.datab(\Add0~185_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~97 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~100_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~102 ),
	.cout1(\Add0~102COUT1_214 ));
// synopsys translate_off
defparam \Add0~100 .cin_used = "true";
defparam \Add0~100 .lut_mask = "9617";
defparam \Add0~100 .operation_mode = "arithmetic";
defparam \Add0~100 .output_mode = "comb_only";
defparam \Add0~100 .register_cascade_mode = "off";
defparam \Add0~100 .sum_lutc_input = "cin";
defparam \Add0~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxv_lcell \Mux11~1 (
// Equation(s):
// \Mux11~1_combout  = (\Mux11~0_combout ) # ((!\controladorULA~combout [3] & (\Mux1~0_combout  & \Add0~100_combout )))

	.clk(gnd),
	.dataa(\controladorULA~combout [3]),
	.datab(\Mux11~0_combout ),
	.datac(\Mux1~0_combout ),
	.datad(\Add0~100_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux11~1 .lut_mask = "dccc";
defparam \Mux11~1 .operation_mode = "normal";
defparam \Mux11~1 .output_mode = "comb_only";
defparam \Mux11~1 .register_cascade_mode = "off";
defparam \Mux11~1 .sum_lutc_input = "datac";
defparam \Mux11~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxv_lcell \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (\Mux31~0_combout  & ((\dados2~combout [21] & ((\dados1~combout [21]) # (\controladorULA~combout [0]))) # (!\dados2~combout [21] & (\dados1~combout [21] & \controladorULA~combout [0]))))

	.clk(gnd),
	.dataa(\dados2~combout [21]),
	.datab(\Mux31~0_combout ),
	.datac(\dados1~combout [21]),
	.datad(\controladorULA~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = "c880";
defparam \Mux10~0 .operation_mode = "normal";
defparam \Mux10~0 .output_mode = "comb_only";
defparam \Mux10~0 .register_cascade_mode = "off";
defparam \Mux10~0 .sum_lutc_input = "datac";
defparam \Mux10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxv_lcell \Add0~186 (
// Equation(s):
// \Add0~186_combout  = ((\dados2~combout [21] $ (\controladorULA~combout [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\dados2~combout [21]),
	.datad(\controladorULA~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~186_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~186 .lut_mask = "0ff0";
defparam \Add0~186 .operation_mode = "normal";
defparam \Add0~186 .output_mode = "comb_only";
defparam \Add0~186 .register_cascade_mode = "off";
defparam \Add0~186 .sum_lutc_input = "datac";
defparam \Add0~186 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxv_lcell \Add0~105 (
// Equation(s):
// \Add0~105_combout  = \Add0~186_combout  $ (\dados1~combout [21] $ ((!(!\Add0~97  & \Add0~102 ) # (\Add0~97  & \Add0~102COUT1_214 ))))
// \Add0~107  = CARRY((\Add0~186_combout  & ((\dados1~combout [21]) # (!\Add0~102 ))) # (!\Add0~186_combout  & (\dados1~combout [21] & !\Add0~102 )))
// \Add0~107COUT1_215  = CARRY((\Add0~186_combout  & ((\dados1~combout [21]) # (!\Add0~102COUT1_214 ))) # (!\Add0~186_combout  & (\dados1~combout [21] & !\Add0~102COUT1_214 )))

	.clk(gnd),
	.dataa(\Add0~186_combout ),
	.datab(\dados1~combout [21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~97 ),
	.cin0(\Add0~102 ),
	.cin1(\Add0~102COUT1_214 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~105_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~107 ),
	.cout1(\Add0~107COUT1_215 ));
// synopsys translate_off
defparam \Add0~105 .cin0_used = "true";
defparam \Add0~105 .cin1_used = "true";
defparam \Add0~105 .cin_used = "true";
defparam \Add0~105 .lut_mask = "698e";
defparam \Add0~105 .operation_mode = "arithmetic";
defparam \Add0~105 .output_mode = "comb_only";
defparam \Add0~105 .register_cascade_mode = "off";
defparam \Add0~105 .sum_lutc_input = "cin";
defparam \Add0~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxv_lcell \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = (\Mux10~0_combout ) # ((!\controladorULA~combout [3] & (\Mux1~0_combout  & \Add0~105_combout )))

	.clk(gnd),
	.dataa(\controladorULA~combout [3]),
	.datab(\Mux10~0_combout ),
	.datac(\Mux1~0_combout ),
	.datad(\Add0~105_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux10~1 .lut_mask = "dccc";
defparam \Mux10~1 .operation_mode = "normal";
defparam \Mux10~1 .output_mode = "comb_only";
defparam \Mux10~1 .register_cascade_mode = "off";
defparam \Mux10~1 .sum_lutc_input = "datac";
defparam \Mux10~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxv_lcell \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (\Mux31~0_combout  & ((\dados2~combout [22] & ((\dados1~combout [22]) # (\controladorULA~combout [0]))) # (!\dados2~combout [22] & (\dados1~combout [22] & \controladorULA~combout [0]))))

	.clk(gnd),
	.dataa(\Mux31~0_combout ),
	.datab(\dados2~combout [22]),
	.datac(\dados1~combout [22]),
	.datad(\controladorULA~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = "a880";
defparam \Mux9~0 .operation_mode = "normal";
defparam \Mux9~0 .output_mode = "comb_only";
defparam \Mux9~0 .register_cascade_mode = "off";
defparam \Mux9~0 .sum_lutc_input = "datac";
defparam \Mux9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxv_lcell \Add0~187 (
// Equation(s):
// \Add0~187_combout  = (\dados2~combout [22] $ (((\controladorULA~combout [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\dados2~combout [22]),
	.datac(vcc),
	.datad(\controladorULA~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~187_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~187 .lut_mask = "33cc";
defparam \Add0~187 .operation_mode = "normal";
defparam \Add0~187 .output_mode = "comb_only";
defparam \Add0~187 .register_cascade_mode = "off";
defparam \Add0~187 .sum_lutc_input = "datac";
defparam \Add0~187 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxv_lcell \Add0~110 (
// Equation(s):
// \Add0~110_combout  = \dados1~combout [22] $ (\Add0~187_combout  $ (((!\Add0~97  & \Add0~107 ) # (\Add0~97  & \Add0~107COUT1_215 ))))
// \Add0~112  = CARRY((\dados1~combout [22] & (!\Add0~187_combout  & !\Add0~107 )) # (!\dados1~combout [22] & ((!\Add0~107 ) # (!\Add0~187_combout ))))
// \Add0~112COUT1_216  = CARRY((\dados1~combout [22] & (!\Add0~187_combout  & !\Add0~107COUT1_215 )) # (!\dados1~combout [22] & ((!\Add0~107COUT1_215 ) # (!\Add0~187_combout ))))

	.clk(gnd),
	.dataa(\dados1~combout [22]),
	.datab(\Add0~187_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~97 ),
	.cin0(\Add0~107 ),
	.cin1(\Add0~107COUT1_215 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~110_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~112 ),
	.cout1(\Add0~112COUT1_216 ));
// synopsys translate_off
defparam \Add0~110 .cin0_used = "true";
defparam \Add0~110 .cin1_used = "true";
defparam \Add0~110 .cin_used = "true";
defparam \Add0~110 .lut_mask = "9617";
defparam \Add0~110 .operation_mode = "arithmetic";
defparam \Add0~110 .output_mode = "comb_only";
defparam \Add0~110 .register_cascade_mode = "off";
defparam \Add0~110 .sum_lutc_input = "cin";
defparam \Add0~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxv_lcell \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = (\Mux9~0_combout ) # ((!\controladorULA~combout [3] & (\Add0~110_combout  & \Mux1~0_combout )))

	.clk(gnd),
	.dataa(\controladorULA~combout [3]),
	.datab(\Mux9~0_combout ),
	.datac(\Add0~110_combout ),
	.datad(\Mux1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~1 .lut_mask = "dccc";
defparam \Mux9~1 .operation_mode = "normal";
defparam \Mux9~1 .output_mode = "comb_only";
defparam \Mux9~1 .register_cascade_mode = "off";
defparam \Mux9~1 .sum_lutc_input = "datac";
defparam \Mux9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxv_lcell \Add0~188 (
// Equation(s):
// \Add0~188_combout  = ((\controladorULA~combout [2] $ (\dados2~combout [23])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\controladorULA~combout [2]),
	.datad(\dados2~combout [23]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~188_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~188 .lut_mask = "0ff0";
defparam \Add0~188 .operation_mode = "normal";
defparam \Add0~188 .output_mode = "comb_only";
defparam \Add0~188 .register_cascade_mode = "off";
defparam \Add0~188 .sum_lutc_input = "datac";
defparam \Add0~188 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxv_lcell \Add0~115 (
// Equation(s):
// \Add0~115_combout  = \Add0~188_combout  $ (\dados1~combout [23] $ ((!(!\Add0~97  & \Add0~112 ) # (\Add0~97  & \Add0~112COUT1_216 ))))
// \Add0~117  = CARRY((\Add0~188_combout  & ((\dados1~combout [23]) # (!\Add0~112 ))) # (!\Add0~188_combout  & (\dados1~combout [23] & !\Add0~112 )))
// \Add0~117COUT1_217  = CARRY((\Add0~188_combout  & ((\dados1~combout [23]) # (!\Add0~112COUT1_216 ))) # (!\Add0~188_combout  & (\dados1~combout [23] & !\Add0~112COUT1_216 )))

	.clk(gnd),
	.dataa(\Add0~188_combout ),
	.datab(\dados1~combout [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~97 ),
	.cin0(\Add0~112 ),
	.cin1(\Add0~112COUT1_216 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~115_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~117 ),
	.cout1(\Add0~117COUT1_217 ));
// synopsys translate_off
defparam \Add0~115 .cin0_used = "true";
defparam \Add0~115 .cin1_used = "true";
defparam \Add0~115 .cin_used = "true";
defparam \Add0~115 .lut_mask = "698e";
defparam \Add0~115 .operation_mode = "arithmetic";
defparam \Add0~115 .output_mode = "comb_only";
defparam \Add0~115 .register_cascade_mode = "off";
defparam \Add0~115 .sum_lutc_input = "cin";
defparam \Add0~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxv_lcell \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (\Mux31~0_combout  & ((\dados1~combout [23] & ((\controladorULA~combout [0]) # (\dados2~combout [23]))) # (!\dados1~combout [23] & (\controladorULA~combout [0] & \dados2~combout [23]))))

	.clk(gnd),
	.dataa(\dados1~combout [23]),
	.datab(\controladorULA~combout [0]),
	.datac(\Mux31~0_combout ),
	.datad(\dados2~combout [23]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = "e080";
defparam \Mux8~0 .operation_mode = "normal";
defparam \Mux8~0 .output_mode = "comb_only";
defparam \Mux8~0 .register_cascade_mode = "off";
defparam \Mux8~0 .sum_lutc_input = "datac";
defparam \Mux8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxv_lcell \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = (\Mux8~0_combout ) # ((!\controladorULA~combout [3] & (\Add0~115_combout  & \Mux1~0_combout )))

	.clk(gnd),
	.dataa(\controladorULA~combout [3]),
	.datab(\Add0~115_combout ),
	.datac(\Mux1~0_combout ),
	.datad(\Mux8~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux8~1 .lut_mask = "ff40";
defparam \Mux8~1 .operation_mode = "normal";
defparam \Mux8~1 .output_mode = "comb_only";
defparam \Mux8~1 .register_cascade_mode = "off";
defparam \Mux8~1 .sum_lutc_input = "datac";
defparam \Mux8~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxv_lcell \Add0~189 (
// Equation(s):
// \Add0~189_combout  = ((\controladorULA~combout [2] $ (\dados2~combout [24])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\controladorULA~combout [2]),
	.datad(\dados2~combout [24]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~189_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~189 .lut_mask = "0ff0";
defparam \Add0~189 .operation_mode = "normal";
defparam \Add0~189 .output_mode = "comb_only";
defparam \Add0~189 .register_cascade_mode = "off";
defparam \Add0~189 .sum_lutc_input = "datac";
defparam \Add0~189 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxv_lcell \Add0~120 (
// Equation(s):
// \Add0~120_combout  = \Add0~189_combout  $ (\dados1~combout [24] $ (((!\Add0~97  & \Add0~117 ) # (\Add0~97  & \Add0~117COUT1_217 ))))
// \Add0~122  = CARRY((\Add0~189_combout  & (!\dados1~combout [24] & !\Add0~117COUT1_217 )) # (!\Add0~189_combout  & ((!\Add0~117COUT1_217 ) # (!\dados1~combout [24]))))

	.clk(gnd),
	.dataa(\Add0~189_combout ),
	.datab(\dados1~combout [24]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~97 ),
	.cin0(\Add0~117 ),
	.cin1(\Add0~117COUT1_217 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~120_combout ),
	.regout(),
	.cout(\Add0~122 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~120 .cin0_used = "true";
defparam \Add0~120 .cin1_used = "true";
defparam \Add0~120 .cin_used = "true";
defparam \Add0~120 .lut_mask = "9617";
defparam \Add0~120 .operation_mode = "arithmetic";
defparam \Add0~120 .output_mode = "comb_only";
defparam \Add0~120 .register_cascade_mode = "off";
defparam \Add0~120 .sum_lutc_input = "cin";
defparam \Add0~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxv_lcell \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (\Mux31~0_combout  & ((\dados1~combout [24] & ((\controladorULA~combout [0]) # (\dados2~combout [24]))) # (!\dados1~combout [24] & (\controladorULA~combout [0] & \dados2~combout [24]))))

	.clk(gnd),
	.dataa(\Mux31~0_combout ),
	.datab(\dados1~combout [24]),
	.datac(\controladorULA~combout [0]),
	.datad(\dados2~combout [24]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = "a880";
defparam \Mux7~0 .operation_mode = "normal";
defparam \Mux7~0 .output_mode = "comb_only";
defparam \Mux7~0 .register_cascade_mode = "off";
defparam \Mux7~0 .sum_lutc_input = "datac";
defparam \Mux7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxv_lcell \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = (\Mux7~0_combout ) # ((!\controladorULA~combout [3] & (\Add0~120_combout  & \Mux1~0_combout )))

	.clk(gnd),
	.dataa(\controladorULA~combout [3]),
	.datab(\Add0~120_combout ),
	.datac(\Mux1~0_combout ),
	.datad(\Mux7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux7~1 .lut_mask = "ff40";
defparam \Mux7~1 .operation_mode = "normal";
defparam \Mux7~1 .output_mode = "comb_only";
defparam \Mux7~1 .register_cascade_mode = "off";
defparam \Mux7~1 .sum_lutc_input = "datac";
defparam \Mux7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxv_lcell \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\Mux31~0_combout  & ((\dados1~combout [25] & ((\controladorULA~combout [0]) # (\dados2~combout [25]))) # (!\dados1~combout [25] & (\controladorULA~combout [0] & \dados2~combout [25]))))

	.clk(gnd),
	.dataa(\dados1~combout [25]),
	.datab(\controladorULA~combout [0]),
	.datac(\Mux31~0_combout ),
	.datad(\dados2~combout [25]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = "e080";
defparam \Mux6~0 .operation_mode = "normal";
defparam \Mux6~0 .output_mode = "comb_only";
defparam \Mux6~0 .register_cascade_mode = "off";
defparam \Mux6~0 .sum_lutc_input = "datac";
defparam \Mux6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxv_lcell \Add0~190 (
// Equation(s):
// \Add0~190_combout  = ((\controladorULA~combout [2] $ (\dados2~combout [25])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\controladorULA~combout [2]),
	.datad(\dados2~combout [25]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~190_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~190 .lut_mask = "0ff0";
defparam \Add0~190 .operation_mode = "normal";
defparam \Add0~190 .output_mode = "comb_only";
defparam \Add0~190 .register_cascade_mode = "off";
defparam \Add0~190 .sum_lutc_input = "datac";
defparam \Add0~190 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxv_lcell \Add0~125 (
// Equation(s):
// \Add0~125_combout  = \Add0~190_combout  $ (\dados1~combout [25] $ ((!\Add0~122 )))
// \Add0~127  = CARRY((\Add0~190_combout  & ((\dados1~combout [25]) # (!\Add0~122 ))) # (!\Add0~190_combout  & (\dados1~combout [25] & !\Add0~122 )))
// \Add0~127COUT1_218  = CARRY((\Add0~190_combout  & ((\dados1~combout [25]) # (!\Add0~122 ))) # (!\Add0~190_combout  & (\dados1~combout [25] & !\Add0~122 )))

	.clk(gnd),
	.dataa(\Add0~190_combout ),
	.datab(\dados1~combout [25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~122 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~125_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~127 ),
	.cout1(\Add0~127COUT1_218 ));
// synopsys translate_off
defparam \Add0~125 .cin_used = "true";
defparam \Add0~125 .lut_mask = "698e";
defparam \Add0~125 .operation_mode = "arithmetic";
defparam \Add0~125 .output_mode = "comb_only";
defparam \Add0~125 .register_cascade_mode = "off";
defparam \Add0~125 .sum_lutc_input = "cin";
defparam \Add0~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxv_lcell \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = (\Mux6~0_combout ) # ((\Mux1~0_combout  & (\Add0~125_combout  & !\controladorULA~combout [3])))

	.clk(gnd),
	.dataa(\Mux1~0_combout ),
	.datab(\Mux6~0_combout ),
	.datac(\Add0~125_combout ),
	.datad(\controladorULA~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux6~1 .lut_mask = "ccec";
defparam \Mux6~1 .operation_mode = "normal";
defparam \Mux6~1 .output_mode = "comb_only";
defparam \Mux6~1 .register_cascade_mode = "off";
defparam \Mux6~1 .sum_lutc_input = "datac";
defparam \Mux6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N4
maxv_lcell \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\Mux31~0_combout  & ((\controladorULA~combout [0] & ((\dados2~combout [26]) # (\dados1~combout [26]))) # (!\controladorULA~combout [0] & (\dados2~combout [26] & \dados1~combout [26]))))

	.clk(gnd),
	.dataa(\controladorULA~combout [0]),
	.datab(\Mux31~0_combout ),
	.datac(\dados2~combout [26]),
	.datad(\dados1~combout [26]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = "c880";
defparam \Mux5~0 .operation_mode = "normal";
defparam \Mux5~0 .output_mode = "comb_only";
defparam \Mux5~0 .register_cascade_mode = "off";
defparam \Mux5~0 .sum_lutc_input = "datac";
defparam \Mux5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxv_lcell \Add0~191 (
// Equation(s):
// \Add0~191_combout  = ((\controladorULA~combout [2] $ (\dados2~combout [26])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\controladorULA~combout [2]),
	.datad(\dados2~combout [26]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~191_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~191 .lut_mask = "0ff0";
defparam \Add0~191 .operation_mode = "normal";
defparam \Add0~191 .output_mode = "comb_only";
defparam \Add0~191 .register_cascade_mode = "off";
defparam \Add0~191 .sum_lutc_input = "datac";
defparam \Add0~191 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxv_lcell \Add0~130 (
// Equation(s):
// \Add0~130_combout  = \dados1~combout [26] $ (\Add0~191_combout  $ (((!\Add0~122  & \Add0~127 ) # (\Add0~122  & \Add0~127COUT1_218 ))))
// \Add0~132  = CARRY((\dados1~combout [26] & (!\Add0~191_combout  & !\Add0~127 )) # (!\dados1~combout [26] & ((!\Add0~127 ) # (!\Add0~191_combout ))))
// \Add0~132COUT1_219  = CARRY((\dados1~combout [26] & (!\Add0~191_combout  & !\Add0~127COUT1_218 )) # (!\dados1~combout [26] & ((!\Add0~127COUT1_218 ) # (!\Add0~191_combout ))))

	.clk(gnd),
	.dataa(\dados1~combout [26]),
	.datab(\Add0~191_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~122 ),
	.cin0(\Add0~127 ),
	.cin1(\Add0~127COUT1_218 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~130_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~132 ),
	.cout1(\Add0~132COUT1_219 ));
// synopsys translate_off
defparam \Add0~130 .cin0_used = "true";
defparam \Add0~130 .cin1_used = "true";
defparam \Add0~130 .cin_used = "true";
defparam \Add0~130 .lut_mask = "9617";
defparam \Add0~130 .operation_mode = "arithmetic";
defparam \Add0~130 .output_mode = "comb_only";
defparam \Add0~130 .register_cascade_mode = "off";
defparam \Add0~130 .sum_lutc_input = "cin";
defparam \Add0~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N8
maxv_lcell \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = (\Mux5~0_combout ) # ((!\controladorULA~combout [3] & (\Mux1~0_combout  & \Add0~130_combout )))

	.clk(gnd),
	.dataa(\Mux5~0_combout ),
	.datab(\controladorULA~combout [3]),
	.datac(\Mux1~0_combout ),
	.datad(\Add0~130_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux5~1 .lut_mask = "baaa";
defparam \Mux5~1 .operation_mode = "normal";
defparam \Mux5~1 .output_mode = "comb_only";
defparam \Mux5~1 .register_cascade_mode = "off";
defparam \Mux5~1 .sum_lutc_input = "datac";
defparam \Mux5~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxv_lcell \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (\Mux31~0_combout  & ((\controladorULA~combout [0] & ((\dados2~combout [27]) # (\dados1~combout [27]))) # (!\controladorULA~combout [0] & (\dados2~combout [27] & \dados1~combout [27]))))

	.clk(gnd),
	.dataa(\controladorULA~combout [0]),
	.datab(\dados2~combout [27]),
	.datac(\Mux31~0_combout ),
	.datad(\dados1~combout [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = "e080";
defparam \Mux4~0 .operation_mode = "normal";
defparam \Mux4~0 .output_mode = "comb_only";
defparam \Mux4~0 .register_cascade_mode = "off";
defparam \Mux4~0 .sum_lutc_input = "datac";
defparam \Mux4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxv_lcell \Add0~192 (
// Equation(s):
// \Add0~192_combout  = (\controladorULA~combout [2] $ (((\dados2~combout [27]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\controladorULA~combout [2]),
	.datac(vcc),
	.datad(\dados2~combout [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~192_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~192 .lut_mask = "33cc";
defparam \Add0~192 .operation_mode = "normal";
defparam \Add0~192 .output_mode = "comb_only";
defparam \Add0~192 .register_cascade_mode = "off";
defparam \Add0~192 .sum_lutc_input = "datac";
defparam \Add0~192 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxv_lcell \Add0~135 (
// Equation(s):
// \Add0~135_combout  = \Add0~192_combout  $ (\dados1~combout [27] $ ((!(!\Add0~122  & \Add0~132 ) # (\Add0~122  & \Add0~132COUT1_219 ))))
// \Add0~137  = CARRY((\Add0~192_combout  & ((\dados1~combout [27]) # (!\Add0~132 ))) # (!\Add0~192_combout  & (\dados1~combout [27] & !\Add0~132 )))
// \Add0~137COUT1_220  = CARRY((\Add0~192_combout  & ((\dados1~combout [27]) # (!\Add0~132COUT1_219 ))) # (!\Add0~192_combout  & (\dados1~combout [27] & !\Add0~132COUT1_219 )))

	.clk(gnd),
	.dataa(\Add0~192_combout ),
	.datab(\dados1~combout [27]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~122 ),
	.cin0(\Add0~132 ),
	.cin1(\Add0~132COUT1_219 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~135_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~137 ),
	.cout1(\Add0~137COUT1_220 ));
// synopsys translate_off
defparam \Add0~135 .cin0_used = "true";
defparam \Add0~135 .cin1_used = "true";
defparam \Add0~135 .cin_used = "true";
defparam \Add0~135 .lut_mask = "698e";
defparam \Add0~135 .operation_mode = "arithmetic";
defparam \Add0~135 .output_mode = "comb_only";
defparam \Add0~135 .register_cascade_mode = "off";
defparam \Add0~135 .sum_lutc_input = "cin";
defparam \Add0~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N5
maxv_lcell \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = (\Mux4~0_combout ) # ((!\controladorULA~combout [3] & (\Mux1~0_combout  & \Add0~135_combout )))

	.clk(gnd),
	.dataa(\Mux4~0_combout ),
	.datab(\controladorULA~combout [3]),
	.datac(\Mux1~0_combout ),
	.datad(\Add0~135_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux4~1 .lut_mask = "baaa";
defparam \Mux4~1 .operation_mode = "normal";
defparam \Mux4~1 .output_mode = "comb_only";
defparam \Mux4~1 .register_cascade_mode = "off";
defparam \Mux4~1 .sum_lutc_input = "datac";
defparam \Mux4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N8
maxv_lcell \Add0~193 (
// Equation(s):
// \Add0~193_combout  = ((\dados2~combout [28] $ (\controladorULA~combout [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\dados2~combout [28]),
	.datad(\controladorULA~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~193_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~193 .lut_mask = "0ff0";
defparam \Add0~193 .operation_mode = "normal";
defparam \Add0~193 .output_mode = "comb_only";
defparam \Add0~193 .register_cascade_mode = "off";
defparam \Add0~193 .sum_lutc_input = "datac";
defparam \Add0~193 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxv_lcell \Add0~140 (
// Equation(s):
// \Add0~140_combout  = \Add0~193_combout  $ (\dados1~combout [28] $ (((!\Add0~122  & \Add0~137 ) # (\Add0~122  & \Add0~137COUT1_220 ))))
// \Add0~142  = CARRY((\Add0~193_combout  & (!\dados1~combout [28] & !\Add0~137 )) # (!\Add0~193_combout  & ((!\Add0~137 ) # (!\dados1~combout [28]))))
// \Add0~142COUT1_221  = CARRY((\Add0~193_combout  & (!\dados1~combout [28] & !\Add0~137COUT1_220 )) # (!\Add0~193_combout  & ((!\Add0~137COUT1_220 ) # (!\dados1~combout [28]))))

	.clk(gnd),
	.dataa(\Add0~193_combout ),
	.datab(\dados1~combout [28]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~122 ),
	.cin0(\Add0~137 ),
	.cin1(\Add0~137COUT1_220 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~140_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~142 ),
	.cout1(\Add0~142COUT1_221 ));
// synopsys translate_off
defparam \Add0~140 .cin0_used = "true";
defparam \Add0~140 .cin1_used = "true";
defparam \Add0~140 .cin_used = "true";
defparam \Add0~140 .lut_mask = "9617";
defparam \Add0~140 .operation_mode = "arithmetic";
defparam \Add0~140 .output_mode = "comb_only";
defparam \Add0~140 .register_cascade_mode = "off";
defparam \Add0~140 .sum_lutc_input = "cin";
defparam \Add0~140 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxv_lcell \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\Mux31~0_combout  & ((\controladorULA~combout [0] & ((\dados2~combout [28]) # (\dados1~combout [28]))) # (!\controladorULA~combout [0] & (\dados2~combout [28] & \dados1~combout [28]))))

	.clk(gnd),
	.dataa(\controladorULA~combout [0]),
	.datab(\Mux31~0_combout ),
	.datac(\dados2~combout [28]),
	.datad(\dados1~combout [28]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = "c880";
defparam \Mux3~0 .operation_mode = "normal";
defparam \Mux3~0 .output_mode = "comb_only";
defparam \Mux3~0 .register_cascade_mode = "off";
defparam \Mux3~0 .sum_lutc_input = "datac";
defparam \Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N9
maxv_lcell \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = (\Mux3~0_combout ) # ((\Add0~140_combout  & (!\controladorULA~combout [3] & \Mux1~0_combout )))

	.clk(gnd),
	.dataa(\Add0~140_combout ),
	.datab(\controladorULA~combout [3]),
	.datac(\Mux1~0_combout ),
	.datad(\Mux3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux3~1 .lut_mask = "ff20";
defparam \Mux3~1 .operation_mode = "normal";
defparam \Mux3~1 .output_mode = "comb_only";
defparam \Mux3~1 .register_cascade_mode = "off";
defparam \Mux3~1 .sum_lutc_input = "datac";
defparam \Mux3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxv_lcell \Add0~194 (
// Equation(s):
// \Add0~194_combout  = \controladorULA~combout [2] $ ((((\dados2~combout [29]))))

	.clk(gnd),
	.dataa(\controladorULA~combout [2]),
	.datab(vcc),
	.datac(\dados2~combout [29]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~194_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~194 .lut_mask = "5a5a";
defparam \Add0~194 .operation_mode = "normal";
defparam \Add0~194 .output_mode = "comb_only";
defparam \Add0~194 .register_cascade_mode = "off";
defparam \Add0~194 .sum_lutc_input = "datac";
defparam \Add0~194 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxv_lcell \Add0~145 (
// Equation(s):
// \Add0~145_combout  = \dados1~combout [29] $ (\Add0~194_combout  $ ((!(!\Add0~122  & \Add0~142 ) # (\Add0~122  & \Add0~142COUT1_221 ))))
// \Add0~147  = CARRY((\dados1~combout [29] & ((\Add0~194_combout ) # (!\Add0~142COUT1_221 ))) # (!\dados1~combout [29] & (\Add0~194_combout  & !\Add0~142COUT1_221 )))

	.clk(gnd),
	.dataa(\dados1~combout [29]),
	.datab(\Add0~194_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~122 ),
	.cin0(\Add0~142 ),
	.cin1(\Add0~142COUT1_221 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~145_combout ),
	.regout(),
	.cout(\Add0~147 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~145 .cin0_used = "true";
defparam \Add0~145 .cin1_used = "true";
defparam \Add0~145 .cin_used = "true";
defparam \Add0~145 .lut_mask = "698e";
defparam \Add0~145 .operation_mode = "arithmetic";
defparam \Add0~145 .output_mode = "comb_only";
defparam \Add0~145 .register_cascade_mode = "off";
defparam \Add0~145 .sum_lutc_input = "cin";
defparam \Add0~145 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N1
maxv_lcell \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\Mux31~0_combout  & ((\controladorULA~combout [0] & ((\dados2~combout [29]) # (\dados1~combout [29]))) # (!\controladorULA~combout [0] & (\dados2~combout [29] & \dados1~combout [29]))))

	.clk(gnd),
	.dataa(\controladorULA~combout [0]),
	.datab(\dados2~combout [29]),
	.datac(\Mux31~0_combout ),
	.datad(\dados1~combout [29]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = "e080";
defparam \Mux2~0 .operation_mode = "normal";
defparam \Mux2~0 .output_mode = "comb_only";
defparam \Mux2~0 .register_cascade_mode = "off";
defparam \Mux2~0 .sum_lutc_input = "datac";
defparam \Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N6
maxv_lcell \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = (\Mux2~0_combout ) # ((\Mux1~0_combout  & (!\controladorULA~combout [3] & \Add0~145_combout )))

	.clk(gnd),
	.dataa(\Mux1~0_combout ),
	.datab(\controladorULA~combout [3]),
	.datac(\Add0~145_combout ),
	.datad(\Mux2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux2~1 .lut_mask = "ff20";
defparam \Mux2~1 .operation_mode = "normal";
defparam \Mux2~1 .output_mode = "comb_only";
defparam \Mux2~1 .register_cascade_mode = "off";
defparam \Mux2~1 .sum_lutc_input = "datac";
defparam \Mux2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N6
maxv_lcell \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = (((!\controladorULA~combout [2] & !\controladorULA~combout [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\controladorULA~combout [2]),
	.datad(\controladorULA~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = "000f";
defparam \Mux1~1 .operation_mode = "normal";
defparam \Mux1~1 .output_mode = "comb_only";
defparam \Mux1~1 .register_cascade_mode = "off";
defparam \Mux1~1 .sum_lutc_input = "datac";
defparam \Mux1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxv_lcell \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = (\Mux1~1_combout  & ((\controladorULA~combout [0] & ((\dados1~combout [30]) # (\dados2~combout [30]))) # (!\controladorULA~combout [0] & (\dados1~combout [30] & \dados2~combout [30]))))

	.clk(gnd),
	.dataa(\controladorULA~combout [0]),
	.datab(\dados1~combout [30]),
	.datac(\dados2~combout [30]),
	.datad(\Mux1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux1~2 .lut_mask = "e800";
defparam \Mux1~2 .operation_mode = "normal";
defparam \Mux1~2 .output_mode = "comb_only";
defparam \Mux1~2 .register_cascade_mode = "off";
defparam \Mux1~2 .sum_lutc_input = "datac";
defparam \Mux1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxv_lcell \Add0~195 (
// Equation(s):
// \Add0~195_combout  = (\controladorULA~combout [2] $ (((\dados2~combout [30]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\controladorULA~combout [2]),
	.datac(vcc),
	.datad(\dados2~combout [30]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~195_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~195 .lut_mask = "33cc";
defparam \Add0~195 .operation_mode = "normal";
defparam \Add0~195 .output_mode = "comb_only";
defparam \Add0~195 .register_cascade_mode = "off";
defparam \Add0~195 .sum_lutc_input = "datac";
defparam \Add0~195 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxv_lcell \Add0~150 (
// Equation(s):
// \Add0~150_combout  = \dados1~combout [30] $ (\Add0~195_combout  $ ((\Add0~147 )))
// \Add0~152  = CARRY((\dados1~combout [30] & (!\Add0~195_combout  & !\Add0~147 )) # (!\dados1~combout [30] & ((!\Add0~147 ) # (!\Add0~195_combout ))))
// \Add0~152COUT1_222  = CARRY((\dados1~combout [30] & (!\Add0~195_combout  & !\Add0~147 )) # (!\dados1~combout [30] & ((!\Add0~147 ) # (!\Add0~195_combout ))))

	.clk(gnd),
	.dataa(\dados1~combout [30]),
	.datab(\Add0~195_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~147 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~150_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~152 ),
	.cout1(\Add0~152COUT1_222 ));
// synopsys translate_off
defparam \Add0~150 .cin_used = "true";
defparam \Add0~150 .lut_mask = "9617";
defparam \Add0~150 .operation_mode = "arithmetic";
defparam \Add0~150 .output_mode = "comb_only";
defparam \Add0~150 .register_cascade_mode = "off";
defparam \Add0~150 .sum_lutc_input = "cin";
defparam \Add0~150 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxv_lcell \Mux1~3 (
// Equation(s):
// \Mux1~3_combout  = (!\controladorULA~combout [3] & ((\Mux1~2_combout ) # ((\Mux1~0_combout  & \Add0~150_combout ))))

	.clk(gnd),
	.dataa(\Mux1~2_combout ),
	.datab(\Mux1~0_combout ),
	.datac(\controladorULA~combout [3]),
	.datad(\Add0~150_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux1~3 .lut_mask = "0e0a";
defparam \Mux1~3 .operation_mode = "normal";
defparam \Mux1~3 .output_mode = "comb_only";
defparam \Mux1~3 .register_cascade_mode = "off";
defparam \Mux1~3 .sum_lutc_input = "datac";
defparam \Mux1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxv_lcell \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\Mux31~0_combout  & ((\dados2~combout [31] & ((\controladorULA~combout [0]) # (\dados1~combout [31]))) # (!\dados2~combout [31] & (\controladorULA~combout [0] & \dados1~combout [31]))))

	.clk(gnd),
	.dataa(\dados2~combout [31]),
	.datab(\Mux31~0_combout ),
	.datac(\controladorULA~combout [0]),
	.datad(\dados1~combout [31]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = "c880";
defparam \Mux0~0 .operation_mode = "normal";
defparam \Mux0~0 .output_mode = "comb_only";
defparam \Mux0~0 .register_cascade_mode = "off";
defparam \Mux0~0 .sum_lutc_input = "datac";
defparam \Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxv_lcell \Add0~196 (
// Equation(s):
// \Add0~196_combout  = \controladorULA~combout [2] $ ((((\dados2~combout [31]))))

	.clk(gnd),
	.dataa(\controladorULA~combout [2]),
	.datab(vcc),
	.datac(\dados2~combout [31]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~196_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~196 .lut_mask = "5a5a";
defparam \Add0~196 .operation_mode = "normal";
defparam \Add0~196 .output_mode = "comb_only";
defparam \Add0~196 .register_cascade_mode = "off";
defparam \Add0~196 .sum_lutc_input = "datac";
defparam \Add0~196 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxv_lcell \Add0~155 (
// Equation(s):
// \Add0~155_combout  = \Add0~196_combout  $ ((((!\Add0~147  & \Add0~152 ) # (\Add0~147  & \Add0~152COUT1_222 ) $ (!\dados1~combout [31]))))

	.clk(gnd),
	.dataa(\Add0~196_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\dados1~combout [31]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~147 ),
	.cin0(\Add0~152 ),
	.cin1(\Add0~152COUT1_222 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~155_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~155 .cin0_used = "true";
defparam \Add0~155 .cin1_used = "true";
defparam \Add0~155 .cin_used = "true";
defparam \Add0~155 .lut_mask = "5aa5";
defparam \Add0~155 .operation_mode = "normal";
defparam \Add0~155 .output_mode = "comb_only";
defparam \Add0~155 .register_cascade_mode = "off";
defparam \Add0~155 .sum_lutc_input = "cin";
defparam \Add0~155 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxv_lcell \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\Mux0~0_combout ) # ((!\controladorULA~combout [3] & (\Mux1~0_combout  & \Add0~155_combout )))

	.clk(gnd),
	.dataa(\controladorULA~combout [3]),
	.datab(\Mux0~0_combout ),
	.datac(\Mux1~0_combout ),
	.datad(\Add0~155_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = "dccc";
defparam \Mux0~1 .operation_mode = "normal";
defparam \Mux0~1 .output_mode = "comb_only";
defparam \Mux0~1 .register_cascade_mode = "off";
defparam \Mux0~1 .sum_lutc_input = "datac";
defparam \Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxv_lcell \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!\Mux29~1_combout  & (!\Mux28~1_combout  & (!\Mux26~1_combout  & !\Mux27~1_combout )))

	.clk(gnd),
	.dataa(\Mux29~1_combout ),
	.datab(\Mux28~1_combout ),
	.datac(\Mux26~1_combout ),
	.datad(\Mux27~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = "0001";
defparam \Equal0~0 .operation_mode = "normal";
defparam \Equal0~0 .output_mode = "comb_only";
defparam \Equal0~0 .register_cascade_mode = "off";
defparam \Equal0~0 .sum_lutc_input = "datac";
defparam \Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxv_lcell \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!\Mux30~1_combout  & (\Equal0~0_combout  & (!\Mux31~3_combout  & !\Mux1~3_combout )))

	.clk(gnd),
	.dataa(\Mux30~1_combout ),
	.datab(\Equal0~0_combout ),
	.datac(\Mux31~3_combout ),
	.datad(\Mux1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = "0004";
defparam \Equal0~1 .operation_mode = "normal";
defparam \Equal0~1 .output_mode = "comb_only";
defparam \Equal0~1 .register_cascade_mode = "off";
defparam \Equal0~1 .sum_lutc_input = "datac";
defparam \Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxv_lcell \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = ((!\Mux21~1_combout  & (!\Mux20~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux21~1_combout ),
	.datac(\Mux20~1_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = "0303";
defparam \Equal0~3 .operation_mode = "normal";
defparam \Equal0~3 .output_mode = "comb_only";
defparam \Equal0~3 .register_cascade_mode = "off";
defparam \Equal0~3 .sum_lutc_input = "datac";
defparam \Equal0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxv_lcell \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!\Mux22~1_combout  & (!\Mux25~1_combout  & (!\Mux24~1_combout  & !\Mux23~1_combout )))

	.clk(gnd),
	.dataa(\Mux22~1_combout ),
	.datab(\Mux25~1_combout ),
	.datac(\Mux24~1_combout ),
	.datad(\Mux23~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = "0001";
defparam \Equal0~2 .operation_mode = "normal";
defparam \Equal0~2 .output_mode = "comb_only";
defparam \Equal0~2 .register_cascade_mode = "off";
defparam \Equal0~2 .sum_lutc_input = "datac";
defparam \Equal0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxv_lcell \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (!\Mux18~1_combout  & (!\Mux19~1_combout  & (\Equal0~3_combout  & \Equal0~2_combout )))

	.clk(gnd),
	.dataa(\Mux18~1_combout ),
	.datab(\Mux19~1_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\Equal0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = "1000";
defparam \Equal0~4 .operation_mode = "normal";
defparam \Equal0~4 .output_mode = "comb_only";
defparam \Equal0~4 .register_cascade_mode = "off";
defparam \Equal0~4 .sum_lutc_input = "datac";
defparam \Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxv_lcell \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (!\Mux15~1_combout  & (!\Mux14~1_combout  & (!\Mux16~1_combout  & !\Mux17~1_combout )))

	.clk(gnd),
	.dataa(\Mux15~1_combout ),
	.datab(\Mux14~1_combout ),
	.datac(\Mux16~1_combout ),
	.datad(\Mux17~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = "0001";
defparam \Equal0~5 .operation_mode = "normal";
defparam \Equal0~5 .output_mode = "comb_only";
defparam \Equal0~5 .register_cascade_mode = "off";
defparam \Equal0~5 .sum_lutc_input = "datac";
defparam \Equal0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxv_lcell \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (!\Mux6~1_combout  & (!\Mux9~1_combout  & (!\Mux8~1_combout  & !\Mux7~1_combout )))

	.clk(gnd),
	.dataa(\Mux6~1_combout ),
	.datab(\Mux9~1_combout ),
	.datac(\Mux8~1_combout ),
	.datad(\Mux7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = "0001";
defparam \Equal0~7 .operation_mode = "normal";
defparam \Equal0~7 .output_mode = "comb_only";
defparam \Equal0~7 .register_cascade_mode = "off";
defparam \Equal0~7 .sum_lutc_input = "datac";
defparam \Equal0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxv_lcell \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (!\Mux12~1_combout  & (!\Mux13~1_combout  & (!\Mux10~1_combout  & !\Mux11~1_combout )))

	.clk(gnd),
	.dataa(\Mux12~1_combout ),
	.datab(\Mux13~1_combout ),
	.datac(\Mux10~1_combout ),
	.datad(\Mux11~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = "0001";
defparam \Equal0~6 .operation_mode = "normal";
defparam \Equal0~6 .output_mode = "comb_only";
defparam \Equal0~6 .register_cascade_mode = "off";
defparam \Equal0~6 .sum_lutc_input = "datac";
defparam \Equal0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxv_lcell \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (!\Mux4~1_combout  & (!\Mux3~1_combout  & (!\Mux2~1_combout  & !\Mux5~1_combout )))

	.clk(gnd),
	.dataa(\Mux4~1_combout ),
	.datab(\Mux3~1_combout ),
	.datac(\Mux2~1_combout ),
	.datad(\Mux5~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = "0001";
defparam \Equal0~8 .operation_mode = "normal";
defparam \Equal0~8 .output_mode = "comb_only";
defparam \Equal0~8 .register_cascade_mode = "off";
defparam \Equal0~8 .sum_lutc_input = "datac";
defparam \Equal0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxv_lcell \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = (\Equal0~5_combout  & (\Equal0~7_combout  & (\Equal0~6_combout  & \Equal0~8_combout )))

	.clk(gnd),
	.dataa(\Equal0~5_combout ),
	.datab(\Equal0~7_combout ),
	.datac(\Equal0~6_combout ),
	.datad(\Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~9 .lut_mask = "8000";
defparam \Equal0~9 .operation_mode = "normal";
defparam \Equal0~9 .output_mode = "comb_only";
defparam \Equal0~9 .register_cascade_mode = "off";
defparam \Equal0~9 .sum_lutc_input = "datac";
defparam \Equal0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxv_lcell \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = (\Equal0~1_combout  & (!\Mux0~1_combout  & (\Equal0~4_combout  & \Equal0~9_combout )))

	.clk(gnd),
	.dataa(\Equal0~1_combout ),
	.datab(\Mux0~1_combout ),
	.datac(\Equal0~4_combout ),
	.datad(\Equal0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~10 .lut_mask = "2000";
defparam \Equal0~10 .operation_mode = "normal";
defparam \Equal0~10 .output_mode = "comb_only";
defparam \Equal0~10 .register_cascade_mode = "off";
defparam \Equal0~10 .sum_lutc_input = "datac";
defparam \Equal0~10 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \saida[0]~I (
	.datain(\Mux31~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(saida[0]));
// synopsys translate_off
defparam \saida[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \saida[1]~I (
	.datain(\Mux30~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(saida[1]));
// synopsys translate_off
defparam \saida[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \saida[2]~I (
	.datain(\Mux29~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(saida[2]));
// synopsys translate_off
defparam \saida[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \saida[3]~I (
	.datain(\Mux28~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(saida[3]));
// synopsys translate_off
defparam \saida[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \saida[4]~I (
	.datain(\Mux27~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(saida[4]));
// synopsys translate_off
defparam \saida[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \saida[5]~I (
	.datain(\Mux26~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(saida[5]));
// synopsys translate_off
defparam \saida[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \saida[6]~I (
	.datain(\Mux25~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(saida[6]));
// synopsys translate_off
defparam \saida[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \saida[7]~I (
	.datain(\Mux24~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(saida[7]));
// synopsys translate_off
defparam \saida[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \saida[8]~I (
	.datain(\Mux23~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(saida[8]));
// synopsys translate_off
defparam \saida[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \saida[9]~I (
	.datain(\Mux22~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(saida[9]));
// synopsys translate_off
defparam \saida[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \saida[10]~I (
	.datain(\Mux21~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(saida[10]));
// synopsys translate_off
defparam \saida[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \saida[11]~I (
	.datain(\Mux20~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(saida[11]));
// synopsys translate_off
defparam \saida[11]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \saida[12]~I (
	.datain(\Mux19~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(saida[12]));
// synopsys translate_off
defparam \saida[12]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \saida[13]~I (
	.datain(\Mux18~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(saida[13]));
// synopsys translate_off
defparam \saida[13]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \saida[14]~I (
	.datain(\Mux17~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(saida[14]));
// synopsys translate_off
defparam \saida[14]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \saida[15]~I (
	.datain(\Mux16~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(saida[15]));
// synopsys translate_off
defparam \saida[15]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \saida[16]~I (
	.datain(\Mux15~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(saida[16]));
// synopsys translate_off
defparam \saida[16]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \saida[17]~I (
	.datain(\Mux14~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(saida[17]));
// synopsys translate_off
defparam \saida[17]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \saida[18]~I (
	.datain(\Mux13~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(saida[18]));
// synopsys translate_off
defparam \saida[18]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \saida[19]~I (
	.datain(\Mux12~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(saida[19]));
// synopsys translate_off
defparam \saida[19]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \saida[20]~I (
	.datain(\Mux11~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(saida[20]));
// synopsys translate_off
defparam \saida[20]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \saida[21]~I (
	.datain(\Mux10~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(saida[21]));
// synopsys translate_off
defparam \saida[21]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \saida[22]~I (
	.datain(\Mux9~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(saida[22]));
// synopsys translate_off
defparam \saida[22]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \saida[23]~I (
	.datain(\Mux8~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(saida[23]));
// synopsys translate_off
defparam \saida[23]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \saida[24]~I (
	.datain(\Mux7~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(saida[24]));
// synopsys translate_off
defparam \saida[24]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \saida[25]~I (
	.datain(\Mux6~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(saida[25]));
// synopsys translate_off
defparam \saida[25]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \saida[26]~I (
	.datain(\Mux5~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(saida[26]));
// synopsys translate_off
defparam \saida[26]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \saida[27]~I (
	.datain(\Mux4~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(saida[27]));
// synopsys translate_off
defparam \saida[27]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \saida[28]~I (
	.datain(\Mux3~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(saida[28]));
// synopsys translate_off
defparam \saida[28]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \saida[29]~I (
	.datain(\Mux2~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(saida[29]));
// synopsys translate_off
defparam \saida[29]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \saida[30]~I (
	.datain(\Mux1~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(saida[30]));
// synopsys translate_off
defparam \saida[30]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \saida[31]~I (
	.datain(\Mux0~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(saida[31]));
// synopsys translate_off
defparam \saida[31]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \zero~I (
	.datain(\Equal0~10_combout ),
	.oe(vcc),
	.combout(),
	.padio(zero));
// synopsys translate_off
defparam \zero~I .operation_mode = "output";
// synopsys translate_on

endmodule
