;redcode
;assert 1
	SPL 0, <332
	CMP -232, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-1
	SPL @0, 204
	SLT -700, 9
	SUB 0, @10
	SUB 0, @10
	JMZ @0, 779
	SPL 0, -101
	JMZ 0, 79
	SUB #92, @10
	JMZ 0, 79
	SUB #92, @10
	ADD 210, 60
	JMZ 0, 79
	SPL 800, #-2
	SUB <0, 204
	JMZ 0, 100
	MOV 0, <340
	SPL @92, <10
	JMP 800, #-2
	SUB @450, @205
	SPL @0, 204
	SPL 100, 92
	SPL @0, 204
	SUB 1, @20
	MOV -1, <-20
	SUB -232, <-120
	ADD 110, 9
	DAT #0, #790
	SLT -700, 9
	JMZ 0, 79
	JMZ 0, 79
	SUB 1, @20
	JMZ 0, 79
	SUB @121, 106
	DAT #800, <-2
	SUB @121, 106
	SUB @121, 106
	SUB -0, 4
	SPL 0, <332
	SPL 0, <332
	MOV -7, <-20
	SPL 0, <332
	SPL 0, <332
	CMP -232, <-120
	SPL 0, <332
	CMP -232, <-120
