// Seed: 1974506854
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1'b0;
  tri0 id_5 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  wire id_5;
  assign id_2[-1'b0] = id_1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_5,
      id_4
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd26,
    parameter id_4 = 32'd18
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire _id_4;
  inout wire _id_3;
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_9,
      id_5
  );
  wire [id_3 : id_4] id_10;
  assign id_5 = id_10;
endmodule
