{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 21:22:44 2024 " "Info: Processing started: Mon Apr 22 21:22:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off exp9 -c exp9 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exp9 -c exp9 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "flip.v" "" { Text "C:/Users/OC/Desktop/exp#9/flip.v" 1 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "q~reg0 d clk 2.877 ns register " "Info: tsu for register \"q~reg0\" (data pin = \"d\", clock pin = \"clk\") is 2.877 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.513 ns + Longest pin register " "Info: + Longest pin to register delay is 5.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns d 1 PIN PIN_25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_25; Fanout = 1; PIN Node = 'd'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { d } "NODE_NAME" } } { "flip.v" "" { Text "C:/Users/OC/Desktop/exp#9/flip.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.428 ns) + CELL(0.149 ns) 5.429 ns q~reg0feeder 2 COMB LCCOMB_X1_Y5_N24 1 " "Info: 2: + IC(4.428 ns) + CELL(0.149 ns) = 5.429 ns; Loc. = LCCOMB_X1_Y5_N24; Fanout = 1; COMB Node = 'q~reg0feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.577 ns" { d q~reg0feeder } "NODE_NAME" } } { "flip.v" "" { Text "C:/Users/OC/Desktop/exp#9/flip.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.513 ns q~reg0 3 REG LCFF_X1_Y5_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.513 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 1; REG Node = 'q~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { q~reg0feeder q~reg0 } "NODE_NAME" } } { "flip.v" "" { Text "C:/Users/OC/Desktop/exp#9/flip.v" 2 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.085 ns ( 19.68 % ) " "Info: Total cell delay = 1.085 ns ( 19.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.428 ns ( 80.32 % ) " "Info: Total interconnect delay = 4.428 ns ( 80.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.513 ns" { d q~reg0feeder q~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.513 ns" { d {} d~combout {} q~reg0feeder {} q~reg0 {} } { 0.000ns 0.000ns 4.428ns 0.000ns } { 0.000ns 0.852ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "flip.v" "" { Text "C:/Users/OC/Desktop/exp#9/flip.v" 2 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.600 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns clk 1 CLK PIN_7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_7; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "flip.v" "" { Text "C:/Users/OC/Desktop/exp#9/flip.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.537 ns) 2.600 ns q~reg0 2 REG LCFF_X1_Y5_N25 1 " "Info: 2: + IC(1.211 ns) + CELL(0.537 ns) = 2.600 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 1; REG Node = 'q~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { clk q~reg0 } "NODE_NAME" } } { "flip.v" "" { Text "C:/Users/OC/Desktop/exp#9/flip.v" 2 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 53.42 % ) " "Info: Total cell delay = 1.389 ns ( 53.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.211 ns ( 46.58 % ) " "Info: Total interconnect delay = 1.211 ns ( 46.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { clk q~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { clk {} clk~combout {} q~reg0 {} } { 0.000ns 0.000ns 1.211ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.513 ns" { d q~reg0feeder q~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.513 ns" { d {} d~combout {} q~reg0feeder {} q~reg0 {} } { 0.000ns 0.000ns 4.428ns 0.000ns } { 0.000ns 0.852ns 0.149ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { clk q~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { clk {} clk~combout {} q~reg0 {} } { 0.000ns 0.000ns 1.211ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q q~reg0 6.017 ns register " "Info: tco from clock \"clk\" to destination pin \"q\" through register \"q~reg0\" is 6.017 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.600 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns clk 1 CLK PIN_7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_7; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "flip.v" "" { Text "C:/Users/OC/Desktop/exp#9/flip.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.537 ns) 2.600 ns q~reg0 2 REG LCFF_X1_Y5_N25 1 " "Info: 2: + IC(1.211 ns) + CELL(0.537 ns) = 2.600 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 1; REG Node = 'q~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { clk q~reg0 } "NODE_NAME" } } { "flip.v" "" { Text "C:/Users/OC/Desktop/exp#9/flip.v" 2 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 53.42 % ) " "Info: Total cell delay = 1.389 ns ( 53.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.211 ns ( 46.58 % ) " "Info: Total interconnect delay = 1.211 ns ( 46.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { clk q~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { clk {} clk~combout {} q~reg0 {} } { 0.000ns 0.000ns 1.211ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "flip.v" "" { Text "C:/Users/OC/Desktop/exp#9/flip.v" 2 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.167 ns + Longest register pin " "Info: + Longest register to pin delay is 3.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q~reg0 1 REG LCFF_X1_Y5_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 1; REG Node = 'q~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { q~reg0 } "NODE_NAME" } } { "flip.v" "" { Text "C:/Users/OC/Desktop/exp#9/flip.v" 2 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.515 ns) + CELL(2.652 ns) 3.167 ns q 2 PIN PIN_26 0 " "Info: 2: + IC(0.515 ns) + CELL(2.652 ns) = 3.167 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'q'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.167 ns" { q~reg0 q } "NODE_NAME" } } { "flip.v" "" { Text "C:/Users/OC/Desktop/exp#9/flip.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.652 ns ( 83.74 % ) " "Info: Total cell delay = 2.652 ns ( 83.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.515 ns ( 16.26 % ) " "Info: Total interconnect delay = 0.515 ns ( 16.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.167 ns" { q~reg0 q } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.167 ns" { q~reg0 {} q {} } { 0.000ns 0.515ns } { 0.000ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { clk q~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { clk {} clk~combout {} q~reg0 {} } { 0.000ns 0.000ns 1.211ns } { 0.000ns 0.852ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.167 ns" { q~reg0 q } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.167 ns" { q~reg0 {} q {} } { 0.000ns 0.515ns } { 0.000ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "q~reg0 d clk -2.647 ns register " "Info: th for register \"q~reg0\" (data pin = \"d\", clock pin = \"clk\") is -2.647 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.600 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns clk 1 CLK PIN_7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_7; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "flip.v" "" { Text "C:/Users/OC/Desktop/exp#9/flip.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.537 ns) 2.600 ns q~reg0 2 REG LCFF_X1_Y5_N25 1 " "Info: 2: + IC(1.211 ns) + CELL(0.537 ns) = 2.600 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 1; REG Node = 'q~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { clk q~reg0 } "NODE_NAME" } } { "flip.v" "" { Text "C:/Users/OC/Desktop/exp#9/flip.v" 2 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 53.42 % ) " "Info: Total cell delay = 1.389 ns ( 53.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.211 ns ( 46.58 % ) " "Info: Total interconnect delay = 1.211 ns ( 46.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { clk q~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { clk {} clk~combout {} q~reg0 {} } { 0.000ns 0.000ns 1.211ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "flip.v" "" { Text "C:/Users/OC/Desktop/exp#9/flip.v" 2 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.513 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns d 1 PIN PIN_25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_25; Fanout = 1; PIN Node = 'd'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { d } "NODE_NAME" } } { "flip.v" "" { Text "C:/Users/OC/Desktop/exp#9/flip.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.428 ns) + CELL(0.149 ns) 5.429 ns q~reg0feeder 2 COMB LCCOMB_X1_Y5_N24 1 " "Info: 2: + IC(4.428 ns) + CELL(0.149 ns) = 5.429 ns; Loc. = LCCOMB_X1_Y5_N24; Fanout = 1; COMB Node = 'q~reg0feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.577 ns" { d q~reg0feeder } "NODE_NAME" } } { "flip.v" "" { Text "C:/Users/OC/Desktop/exp#9/flip.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.513 ns q~reg0 3 REG LCFF_X1_Y5_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.513 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 1; REG Node = 'q~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { q~reg0feeder q~reg0 } "NODE_NAME" } } { "flip.v" "" { Text "C:/Users/OC/Desktop/exp#9/flip.v" 2 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.085 ns ( 19.68 % ) " "Info: Total cell delay = 1.085 ns ( 19.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.428 ns ( 80.32 % ) " "Info: Total interconnect delay = 4.428 ns ( 80.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.513 ns" { d q~reg0feeder q~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.513 ns" { d {} d~combout {} q~reg0feeder {} q~reg0 {} } { 0.000ns 0.000ns 4.428ns 0.000ns } { 0.000ns 0.852ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { clk q~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { clk {} clk~combout {} q~reg0 {} } { 0.000ns 0.000ns 1.211ns } { 0.000ns 0.852ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.513 ns" { d q~reg0feeder q~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.513 ns" { d {} d~combout {} q~reg0feeder {} q~reg0 {} } { 0.000ns 0.000ns 4.428ns 0.000ns } { 0.000ns 0.852ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 22 21:22:44 2024 " "Info: Processing ended: Mon Apr 22 21:22:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
