INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Download/static_pipline_CPU/static_pipline_CPU.srcs/sources_1/new/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Download/static_pipline_CPU/static_pipline_CPU.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Download/static_pipline_CPU/static_pipline_CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
