Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Oct 22 06:14:11 2025
| Host         : abhishek-revoor-PC running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file as_top_mem_timing_summary_routed.rpt -pb as_top_mem_timing_summary_routed.pb -rpx as_top_mem_timing_summary_routed.rpx -warn_on_violation
| Design       : as_top_mem
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                                                                           1           
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints                                              1280        
TIMING-9   Warning   Unknown CDC Logic                                                                                      1           
TIMING-18  Warning   Missing input or output delay                                                                          4           
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.879        0.000                      0                52016        0.108        0.000                      0                52016        3.500        0.000                       0                  7625  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)           Period(ns)      Frequency(MHz)
-----        ------------           ----------      --------------
sys_clk_pin  {0.000 4.000}          8.000           125.000         
  clk_core   {0.000 800.000}        1600.000        0.625           
sys_tck_pin  {0.000 400.000}        800.000         1.250           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.879        0.000                      0                   32        0.292        0.000                      0                   32        3.500        0.000                       0                    97  
  clk_core       1538.705        0.000                      0                51548        0.266        0.000                      0                51548      798.750        0.000                       0                  7378  
sys_tck_pin       396.680        0.000                      0                  291        0.108        0.000                      0                  291      399.500        0.000                       0                   150  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_tck_pin        sys_tck_pin            395.636        0.000                      0                  145        0.743        0.000                      0                  145  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_core      
(none)        sys_clk_pin   clk_core      
(none)        sys_tck_pin   clk_core      
(none)                      sys_clk_pin   
(none)        clk_core      sys_clk_pin   
(none)        sys_tck_pin   sys_clk_pin   
(none)        clk_core      sys_tck_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_core                    
(none)        sys_tck_pin                 
(none)                      clk_core      
(none)                      sys_tck_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.879ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.879ns  (required time - arrival time)
  Source:                 cgu/CGUCore/cnt1_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cgu/CGUCore/cnt1_s_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.099ns  (logic 3.497ns (68.588%)  route 1.602ns (31.412%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y24         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y24         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[1]/Q
                         net (fo=2, routed)           0.446     6.227    cgu/CGUCore/cnt1_s_reg[1]
    SLICE_X19Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.351 r  cgu/CGUCore/cnt1_s1_carry_i_1/O
                         net (fo=1, routed)           0.361     6.712    cgu/CGUCore/cnt1_s1_carry_i_1_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.292 r  cgu/CGUCore/cnt1_s1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.292    cgu/CGUCore/cnt1_s1_carry_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  cgu/CGUCore/cnt1_s1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.406    cgu/CGUCore/cnt1_s1_carry__0_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  cgu/CGUCore/cnt1_s1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.520    cgu/CGUCore/cnt1_s1_carry__1_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.748 f  cgu/CGUCore/cnt1_s1_carry__2/CO[2]
                         net (fo=33, routed)          0.786     8.534    cgu/CGUCore/cnt1_s1_carry__2_n_1
    SLICE_X18Y24         LUT2 (Prop_lut2_I1_O)        0.313     8.847 r  cgu/CGUCore/cnt1_s[0]_i_5/O
                         net (fo=1, routed)           0.000     8.847    cgu/CGUCore/cnt1_s[0]_i_5_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.397 r  cgu/CGUCore/cnt1_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.406    cgu/CGUCore/cnt1_s_reg[0]_i_1_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  cgu/CGUCore/cnt1_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.520    cgu/CGUCore/cnt1_s_reg[4]_i_1_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.634 r  cgu/CGUCore/cnt1_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.634    cgu/CGUCore/cnt1_s_reg[8]_i_1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.748 r  cgu/CGUCore/cnt1_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.748    cgu/CGUCore/cnt1_s_reg[12]_i_1_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.862 r  cgu/CGUCore/cnt1_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    cgu/CGUCore/cnt1_s_reg[16]_i_1_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.976 r  cgu/CGUCore/cnt1_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.976    cgu/CGUCore/cnt1_s_reg[20]_i_1_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.090 r  cgu/CGUCore/cnt1_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.090    cgu/CGUCore/cnt1_s_reg[24]_i_1_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.424 r  cgu/CGUCore/cnt1_s_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.424    cgu/CGUCore/cnt1_s_reg[28]_i_1_n_6
    SLICE_X18Y31         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493    12.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[29]/C
                         clock pessimism              0.391    13.276    
                         clock uncertainty           -0.035    13.241    
    SLICE_X18Y31         FDCE (Setup_fdce_C_D)        0.062    13.303    cgu/CGUCore/cnt1_s_reg[29]
  -------------------------------------------------------------------
                         required time                         13.303    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  2.879    

Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 cgu/CGUCore/cnt1_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cgu/CGUCore/cnt1_s_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 3.476ns (68.458%)  route 1.602ns (31.541%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y24         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y24         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[1]/Q
                         net (fo=2, routed)           0.446     6.227    cgu/CGUCore/cnt1_s_reg[1]
    SLICE_X19Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.351 r  cgu/CGUCore/cnt1_s1_carry_i_1/O
                         net (fo=1, routed)           0.361     6.712    cgu/CGUCore/cnt1_s1_carry_i_1_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.292 r  cgu/CGUCore/cnt1_s1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.292    cgu/CGUCore/cnt1_s1_carry_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  cgu/CGUCore/cnt1_s1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.406    cgu/CGUCore/cnt1_s1_carry__0_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  cgu/CGUCore/cnt1_s1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.520    cgu/CGUCore/cnt1_s1_carry__1_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.748 f  cgu/CGUCore/cnt1_s1_carry__2/CO[2]
                         net (fo=33, routed)          0.786     8.534    cgu/CGUCore/cnt1_s1_carry__2_n_1
    SLICE_X18Y24         LUT2 (Prop_lut2_I1_O)        0.313     8.847 r  cgu/CGUCore/cnt1_s[0]_i_5/O
                         net (fo=1, routed)           0.000     8.847    cgu/CGUCore/cnt1_s[0]_i_5_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.397 r  cgu/CGUCore/cnt1_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.406    cgu/CGUCore/cnt1_s_reg[0]_i_1_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  cgu/CGUCore/cnt1_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.520    cgu/CGUCore/cnt1_s_reg[4]_i_1_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.634 r  cgu/CGUCore/cnt1_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.634    cgu/CGUCore/cnt1_s_reg[8]_i_1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.748 r  cgu/CGUCore/cnt1_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.748    cgu/CGUCore/cnt1_s_reg[12]_i_1_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.862 r  cgu/CGUCore/cnt1_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    cgu/CGUCore/cnt1_s_reg[16]_i_1_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.976 r  cgu/CGUCore/cnt1_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.976    cgu/CGUCore/cnt1_s_reg[20]_i_1_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.090 r  cgu/CGUCore/cnt1_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.090    cgu/CGUCore/cnt1_s_reg[24]_i_1_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.403 r  cgu/CGUCore/cnt1_s_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.403    cgu/CGUCore/cnt1_s_reg[28]_i_1_n_4
    SLICE_X18Y31         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493    12.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[31]/C
                         clock pessimism              0.391    13.276    
                         clock uncertainty           -0.035    13.241    
    SLICE_X18Y31         FDCE (Setup_fdce_C_D)        0.062    13.303    cgu/CGUCore/cnt1_s_reg[31]
  -------------------------------------------------------------------
                         required time                         13.303    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 cgu/CGUCore/cnt1_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cgu/CGUCore/cnt1_s_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 3.402ns (67.992%)  route 1.602ns (32.008%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y24         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y24         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[1]/Q
                         net (fo=2, routed)           0.446     6.227    cgu/CGUCore/cnt1_s_reg[1]
    SLICE_X19Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.351 r  cgu/CGUCore/cnt1_s1_carry_i_1/O
                         net (fo=1, routed)           0.361     6.712    cgu/CGUCore/cnt1_s1_carry_i_1_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.292 r  cgu/CGUCore/cnt1_s1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.292    cgu/CGUCore/cnt1_s1_carry_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  cgu/CGUCore/cnt1_s1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.406    cgu/CGUCore/cnt1_s1_carry__0_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  cgu/CGUCore/cnt1_s1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.520    cgu/CGUCore/cnt1_s1_carry__1_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.748 f  cgu/CGUCore/cnt1_s1_carry__2/CO[2]
                         net (fo=33, routed)          0.786     8.534    cgu/CGUCore/cnt1_s1_carry__2_n_1
    SLICE_X18Y24         LUT2 (Prop_lut2_I1_O)        0.313     8.847 r  cgu/CGUCore/cnt1_s[0]_i_5/O
                         net (fo=1, routed)           0.000     8.847    cgu/CGUCore/cnt1_s[0]_i_5_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.397 r  cgu/CGUCore/cnt1_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.406    cgu/CGUCore/cnt1_s_reg[0]_i_1_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  cgu/CGUCore/cnt1_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.520    cgu/CGUCore/cnt1_s_reg[4]_i_1_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.634 r  cgu/CGUCore/cnt1_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.634    cgu/CGUCore/cnt1_s_reg[8]_i_1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.748 r  cgu/CGUCore/cnt1_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.748    cgu/CGUCore/cnt1_s_reg[12]_i_1_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.862 r  cgu/CGUCore/cnt1_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    cgu/CGUCore/cnt1_s_reg[16]_i_1_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.976 r  cgu/CGUCore/cnt1_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.976    cgu/CGUCore/cnt1_s_reg[20]_i_1_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.090 r  cgu/CGUCore/cnt1_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.090    cgu/CGUCore/cnt1_s_reg[24]_i_1_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.329 r  cgu/CGUCore/cnt1_s_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.329    cgu/CGUCore/cnt1_s_reg[28]_i_1_n_5
    SLICE_X18Y31         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493    12.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[30]/C
                         clock pessimism              0.391    13.276    
                         clock uncertainty           -0.035    13.241    
    SLICE_X18Y31         FDCE (Setup_fdce_C_D)        0.062    13.303    cgu/CGUCore/cnt1_s_reg[30]
  -------------------------------------------------------------------
                         required time                         13.303    
                         arrival time                         -10.329    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             2.990ns  (required time - arrival time)
  Source:                 cgu/CGUCore/cnt1_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cgu/CGUCore/cnt1_s_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 3.386ns (67.889%)  route 1.602ns (32.111%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y24         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y24         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[1]/Q
                         net (fo=2, routed)           0.446     6.227    cgu/CGUCore/cnt1_s_reg[1]
    SLICE_X19Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.351 r  cgu/CGUCore/cnt1_s1_carry_i_1/O
                         net (fo=1, routed)           0.361     6.712    cgu/CGUCore/cnt1_s1_carry_i_1_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.292 r  cgu/CGUCore/cnt1_s1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.292    cgu/CGUCore/cnt1_s1_carry_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  cgu/CGUCore/cnt1_s1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.406    cgu/CGUCore/cnt1_s1_carry__0_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  cgu/CGUCore/cnt1_s1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.520    cgu/CGUCore/cnt1_s1_carry__1_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.748 f  cgu/CGUCore/cnt1_s1_carry__2/CO[2]
                         net (fo=33, routed)          0.786     8.534    cgu/CGUCore/cnt1_s1_carry__2_n_1
    SLICE_X18Y24         LUT2 (Prop_lut2_I1_O)        0.313     8.847 r  cgu/CGUCore/cnt1_s[0]_i_5/O
                         net (fo=1, routed)           0.000     8.847    cgu/CGUCore/cnt1_s[0]_i_5_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.397 r  cgu/CGUCore/cnt1_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.406    cgu/CGUCore/cnt1_s_reg[0]_i_1_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  cgu/CGUCore/cnt1_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.520    cgu/CGUCore/cnt1_s_reg[4]_i_1_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.634 r  cgu/CGUCore/cnt1_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.634    cgu/CGUCore/cnt1_s_reg[8]_i_1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.748 r  cgu/CGUCore/cnt1_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.748    cgu/CGUCore/cnt1_s_reg[12]_i_1_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.862 r  cgu/CGUCore/cnt1_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    cgu/CGUCore/cnt1_s_reg[16]_i_1_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.976 r  cgu/CGUCore/cnt1_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.976    cgu/CGUCore/cnt1_s_reg[20]_i_1_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.090 r  cgu/CGUCore/cnt1_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.090    cgu/CGUCore/cnt1_s_reg[24]_i_1_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.313 r  cgu/CGUCore/cnt1_s_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.313    cgu/CGUCore/cnt1_s_reg[28]_i_1_n_7
    SLICE_X18Y31         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493    12.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[28]/C
                         clock pessimism              0.391    13.276    
                         clock uncertainty           -0.035    13.241    
    SLICE_X18Y31         FDCE (Setup_fdce_C_D)        0.062    13.303    cgu/CGUCore/cnt1_s_reg[28]
  -------------------------------------------------------------------
                         required time                         13.303    
                         arrival time                         -10.313    
  -------------------------------------------------------------------
                         slack                                  2.990    

Slack (MET) :             2.992ns  (required time - arrival time)
  Source:                 cgu/CGUCore/cnt1_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cgu/CGUCore/cnt1_s_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 3.383ns (67.870%)  route 1.602ns (32.130%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 12.884 - 8.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y24         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y24         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[1]/Q
                         net (fo=2, routed)           0.446     6.227    cgu/CGUCore/cnt1_s_reg[1]
    SLICE_X19Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.351 r  cgu/CGUCore/cnt1_s1_carry_i_1/O
                         net (fo=1, routed)           0.361     6.712    cgu/CGUCore/cnt1_s1_carry_i_1_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.292 r  cgu/CGUCore/cnt1_s1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.292    cgu/CGUCore/cnt1_s1_carry_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  cgu/CGUCore/cnt1_s1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.406    cgu/CGUCore/cnt1_s1_carry__0_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  cgu/CGUCore/cnt1_s1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.520    cgu/CGUCore/cnt1_s1_carry__1_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.748 f  cgu/CGUCore/cnt1_s1_carry__2/CO[2]
                         net (fo=33, routed)          0.786     8.534    cgu/CGUCore/cnt1_s1_carry__2_n_1
    SLICE_X18Y24         LUT2 (Prop_lut2_I1_O)        0.313     8.847 r  cgu/CGUCore/cnt1_s[0]_i_5/O
                         net (fo=1, routed)           0.000     8.847    cgu/CGUCore/cnt1_s[0]_i_5_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.397 r  cgu/CGUCore/cnt1_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.406    cgu/CGUCore/cnt1_s_reg[0]_i_1_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  cgu/CGUCore/cnt1_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.520    cgu/CGUCore/cnt1_s_reg[4]_i_1_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.634 r  cgu/CGUCore/cnt1_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.634    cgu/CGUCore/cnt1_s_reg[8]_i_1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.748 r  cgu/CGUCore/cnt1_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.748    cgu/CGUCore/cnt1_s_reg[12]_i_1_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.862 r  cgu/CGUCore/cnt1_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    cgu/CGUCore/cnt1_s_reg[16]_i_1_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.976 r  cgu/CGUCore/cnt1_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.976    cgu/CGUCore/cnt1_s_reg[20]_i_1_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.310 r  cgu/CGUCore/cnt1_s_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.310    cgu/CGUCore/cnt1_s_reg[24]_i_1_n_6
    SLICE_X18Y30         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.492    12.884    cgu/CGUCore/CLK
    SLICE_X18Y30         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[25]/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.240    
    SLICE_X18Y30         FDCE (Setup_fdce_C_D)        0.062    13.302    cgu/CGUCore/cnt1_s_reg[25]
  -------------------------------------------------------------------
                         required time                         13.302    
                         arrival time                         -10.310    
  -------------------------------------------------------------------
                         slack                                  2.992    

Slack (MET) :             3.013ns  (required time - arrival time)
  Source:                 cgu/CGUCore/cnt1_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cgu/CGUCore/cnt1_s_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 3.362ns (67.734%)  route 1.602ns (32.266%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 12.884 - 8.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y24         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y24         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[1]/Q
                         net (fo=2, routed)           0.446     6.227    cgu/CGUCore/cnt1_s_reg[1]
    SLICE_X19Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.351 r  cgu/CGUCore/cnt1_s1_carry_i_1/O
                         net (fo=1, routed)           0.361     6.712    cgu/CGUCore/cnt1_s1_carry_i_1_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.292 r  cgu/CGUCore/cnt1_s1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.292    cgu/CGUCore/cnt1_s1_carry_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  cgu/CGUCore/cnt1_s1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.406    cgu/CGUCore/cnt1_s1_carry__0_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  cgu/CGUCore/cnt1_s1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.520    cgu/CGUCore/cnt1_s1_carry__1_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.748 f  cgu/CGUCore/cnt1_s1_carry__2/CO[2]
                         net (fo=33, routed)          0.786     8.534    cgu/CGUCore/cnt1_s1_carry__2_n_1
    SLICE_X18Y24         LUT2 (Prop_lut2_I1_O)        0.313     8.847 r  cgu/CGUCore/cnt1_s[0]_i_5/O
                         net (fo=1, routed)           0.000     8.847    cgu/CGUCore/cnt1_s[0]_i_5_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.397 r  cgu/CGUCore/cnt1_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.406    cgu/CGUCore/cnt1_s_reg[0]_i_1_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  cgu/CGUCore/cnt1_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.520    cgu/CGUCore/cnt1_s_reg[4]_i_1_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.634 r  cgu/CGUCore/cnt1_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.634    cgu/CGUCore/cnt1_s_reg[8]_i_1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.748 r  cgu/CGUCore/cnt1_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.748    cgu/CGUCore/cnt1_s_reg[12]_i_1_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.862 r  cgu/CGUCore/cnt1_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    cgu/CGUCore/cnt1_s_reg[16]_i_1_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.976 r  cgu/CGUCore/cnt1_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.976    cgu/CGUCore/cnt1_s_reg[20]_i_1_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.289 r  cgu/CGUCore/cnt1_s_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.289    cgu/CGUCore/cnt1_s_reg[24]_i_1_n_4
    SLICE_X18Y30         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.492    12.884    cgu/CGUCore/CLK
    SLICE_X18Y30         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[27]/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.240    
    SLICE_X18Y30         FDCE (Setup_fdce_C_D)        0.062    13.302    cgu/CGUCore/cnt1_s_reg[27]
  -------------------------------------------------------------------
                         required time                         13.302    
                         arrival time                         -10.289    
  -------------------------------------------------------------------
                         slack                                  3.013    

Slack (MET) :             3.087ns  (required time - arrival time)
  Source:                 cgu/CGUCore/cnt1_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cgu/CGUCore/cnt1_s_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 3.288ns (67.246%)  route 1.602ns (32.754%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 12.884 - 8.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y24         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y24         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[1]/Q
                         net (fo=2, routed)           0.446     6.227    cgu/CGUCore/cnt1_s_reg[1]
    SLICE_X19Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.351 r  cgu/CGUCore/cnt1_s1_carry_i_1/O
                         net (fo=1, routed)           0.361     6.712    cgu/CGUCore/cnt1_s1_carry_i_1_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.292 r  cgu/CGUCore/cnt1_s1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.292    cgu/CGUCore/cnt1_s1_carry_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  cgu/CGUCore/cnt1_s1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.406    cgu/CGUCore/cnt1_s1_carry__0_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  cgu/CGUCore/cnt1_s1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.520    cgu/CGUCore/cnt1_s1_carry__1_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.748 f  cgu/CGUCore/cnt1_s1_carry__2/CO[2]
                         net (fo=33, routed)          0.786     8.534    cgu/CGUCore/cnt1_s1_carry__2_n_1
    SLICE_X18Y24         LUT2 (Prop_lut2_I1_O)        0.313     8.847 r  cgu/CGUCore/cnt1_s[0]_i_5/O
                         net (fo=1, routed)           0.000     8.847    cgu/CGUCore/cnt1_s[0]_i_5_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.397 r  cgu/CGUCore/cnt1_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.406    cgu/CGUCore/cnt1_s_reg[0]_i_1_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  cgu/CGUCore/cnt1_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.520    cgu/CGUCore/cnt1_s_reg[4]_i_1_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.634 r  cgu/CGUCore/cnt1_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.634    cgu/CGUCore/cnt1_s_reg[8]_i_1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.748 r  cgu/CGUCore/cnt1_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.748    cgu/CGUCore/cnt1_s_reg[12]_i_1_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.862 r  cgu/CGUCore/cnt1_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    cgu/CGUCore/cnt1_s_reg[16]_i_1_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.976 r  cgu/CGUCore/cnt1_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.976    cgu/CGUCore/cnt1_s_reg[20]_i_1_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.215 r  cgu/CGUCore/cnt1_s_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.215    cgu/CGUCore/cnt1_s_reg[24]_i_1_n_5
    SLICE_X18Y30         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.492    12.884    cgu/CGUCore/CLK
    SLICE_X18Y30         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[26]/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.240    
    SLICE_X18Y30         FDCE (Setup_fdce_C_D)        0.062    13.302    cgu/CGUCore/cnt1_s_reg[26]
  -------------------------------------------------------------------
                         required time                         13.302    
                         arrival time                         -10.215    
  -------------------------------------------------------------------
                         slack                                  3.087    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 cgu/CGUCore/cnt1_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cgu/CGUCore/cnt1_s_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 3.272ns (67.138%)  route 1.602ns (32.862%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 12.884 - 8.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y24         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y24         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[1]/Q
                         net (fo=2, routed)           0.446     6.227    cgu/CGUCore/cnt1_s_reg[1]
    SLICE_X19Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.351 r  cgu/CGUCore/cnt1_s1_carry_i_1/O
                         net (fo=1, routed)           0.361     6.712    cgu/CGUCore/cnt1_s1_carry_i_1_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.292 r  cgu/CGUCore/cnt1_s1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.292    cgu/CGUCore/cnt1_s1_carry_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  cgu/CGUCore/cnt1_s1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.406    cgu/CGUCore/cnt1_s1_carry__0_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  cgu/CGUCore/cnt1_s1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.520    cgu/CGUCore/cnt1_s1_carry__1_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.748 f  cgu/CGUCore/cnt1_s1_carry__2/CO[2]
                         net (fo=33, routed)          0.786     8.534    cgu/CGUCore/cnt1_s1_carry__2_n_1
    SLICE_X18Y24         LUT2 (Prop_lut2_I1_O)        0.313     8.847 r  cgu/CGUCore/cnt1_s[0]_i_5/O
                         net (fo=1, routed)           0.000     8.847    cgu/CGUCore/cnt1_s[0]_i_5_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.397 r  cgu/CGUCore/cnt1_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.406    cgu/CGUCore/cnt1_s_reg[0]_i_1_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  cgu/CGUCore/cnt1_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.520    cgu/CGUCore/cnt1_s_reg[4]_i_1_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.634 r  cgu/CGUCore/cnt1_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.634    cgu/CGUCore/cnt1_s_reg[8]_i_1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.748 r  cgu/CGUCore/cnt1_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.748    cgu/CGUCore/cnt1_s_reg[12]_i_1_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.862 r  cgu/CGUCore/cnt1_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    cgu/CGUCore/cnt1_s_reg[16]_i_1_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.976 r  cgu/CGUCore/cnt1_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.976    cgu/CGUCore/cnt1_s_reg[20]_i_1_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.199 r  cgu/CGUCore/cnt1_s_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.199    cgu/CGUCore/cnt1_s_reg[24]_i_1_n_7
    SLICE_X18Y30         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.492    12.884    cgu/CGUCore/CLK
    SLICE_X18Y30         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[24]/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.240    
    SLICE_X18Y30         FDCE (Setup_fdce_C_D)        0.062    13.302    cgu/CGUCore/cnt1_s_reg[24]
  -------------------------------------------------------------------
                         required time                         13.302    
                         arrival time                         -10.199    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.106ns  (required time - arrival time)
  Source:                 cgu/CGUCore/cnt1_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cgu/CGUCore/cnt1_s_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 3.269ns (67.118%)  route 1.602ns (32.882%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 12.884 - 8.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y24         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y24         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[1]/Q
                         net (fo=2, routed)           0.446     6.227    cgu/CGUCore/cnt1_s_reg[1]
    SLICE_X19Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.351 r  cgu/CGUCore/cnt1_s1_carry_i_1/O
                         net (fo=1, routed)           0.361     6.712    cgu/CGUCore/cnt1_s1_carry_i_1_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.292 r  cgu/CGUCore/cnt1_s1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.292    cgu/CGUCore/cnt1_s1_carry_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  cgu/CGUCore/cnt1_s1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.406    cgu/CGUCore/cnt1_s1_carry__0_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  cgu/CGUCore/cnt1_s1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.520    cgu/CGUCore/cnt1_s1_carry__1_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.748 f  cgu/CGUCore/cnt1_s1_carry__2/CO[2]
                         net (fo=33, routed)          0.786     8.534    cgu/CGUCore/cnt1_s1_carry__2_n_1
    SLICE_X18Y24         LUT2 (Prop_lut2_I1_O)        0.313     8.847 r  cgu/CGUCore/cnt1_s[0]_i_5/O
                         net (fo=1, routed)           0.000     8.847    cgu/CGUCore/cnt1_s[0]_i_5_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.397 r  cgu/CGUCore/cnt1_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.406    cgu/CGUCore/cnt1_s_reg[0]_i_1_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  cgu/CGUCore/cnt1_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.520    cgu/CGUCore/cnt1_s_reg[4]_i_1_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.634 r  cgu/CGUCore/cnt1_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.634    cgu/CGUCore/cnt1_s_reg[8]_i_1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.748 r  cgu/CGUCore/cnt1_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.748    cgu/CGUCore/cnt1_s_reg[12]_i_1_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.862 r  cgu/CGUCore/cnt1_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    cgu/CGUCore/cnt1_s_reg[16]_i_1_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.196 r  cgu/CGUCore/cnt1_s_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.196    cgu/CGUCore/cnt1_s_reg[20]_i_1_n_6
    SLICE_X18Y29         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.492    12.884    cgu/CGUCore/CLK
    SLICE_X18Y29         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[21]/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.240    
    SLICE_X18Y29         FDCE (Setup_fdce_C_D)        0.062    13.302    cgu/CGUCore/cnt1_s_reg[21]
  -------------------------------------------------------------------
                         required time                         13.302    
                         arrival time                         -10.196    
  -------------------------------------------------------------------
                         slack                                  3.106    

Slack (MET) :             3.127ns  (required time - arrival time)
  Source:                 cgu/CGUCore/cnt1_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cgu/CGUCore/cnt1_s_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 3.248ns (66.976%)  route 1.602ns (33.024%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 12.884 - 8.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y24         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y24         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[1]/Q
                         net (fo=2, routed)           0.446     6.227    cgu/CGUCore/cnt1_s_reg[1]
    SLICE_X19Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.351 r  cgu/CGUCore/cnt1_s1_carry_i_1/O
                         net (fo=1, routed)           0.361     6.712    cgu/CGUCore/cnt1_s1_carry_i_1_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.292 r  cgu/CGUCore/cnt1_s1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.292    cgu/CGUCore/cnt1_s1_carry_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  cgu/CGUCore/cnt1_s1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.406    cgu/CGUCore/cnt1_s1_carry__0_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  cgu/CGUCore/cnt1_s1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.520    cgu/CGUCore/cnt1_s1_carry__1_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.748 f  cgu/CGUCore/cnt1_s1_carry__2/CO[2]
                         net (fo=33, routed)          0.786     8.534    cgu/CGUCore/cnt1_s1_carry__2_n_1
    SLICE_X18Y24         LUT2 (Prop_lut2_I1_O)        0.313     8.847 r  cgu/CGUCore/cnt1_s[0]_i_5/O
                         net (fo=1, routed)           0.000     8.847    cgu/CGUCore/cnt1_s[0]_i_5_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.397 r  cgu/CGUCore/cnt1_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.406    cgu/CGUCore/cnt1_s_reg[0]_i_1_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  cgu/CGUCore/cnt1_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.520    cgu/CGUCore/cnt1_s_reg[4]_i_1_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.634 r  cgu/CGUCore/cnt1_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.634    cgu/CGUCore/cnt1_s_reg[8]_i_1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.748 r  cgu/CGUCore/cnt1_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.748    cgu/CGUCore/cnt1_s_reg[12]_i_1_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.862 r  cgu/CGUCore/cnt1_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    cgu/CGUCore/cnt1_s_reg[16]_i_1_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.175 r  cgu/CGUCore/cnt1_s_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.175    cgu/CGUCore/cnt1_s_reg[20]_i_1_n_4
    SLICE_X18Y29         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.492    12.884    cgu/CGUCore/CLK
    SLICE_X18Y29         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[23]/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.240    
    SLICE_X18Y29         FDCE (Setup_fdce_C_D)        0.062    13.302    cgu/CGUCore/cnt1_s_reg[23]
  -------------------------------------------------------------------
                         required time                         13.302    
                         arrival time                         -10.175    
  -------------------------------------------------------------------
                         slack                                  3.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 cgu/CGUCore/cnt1_s_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cgu/CGUCore/cnt1_s_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.464%)  route 0.145ns (36.536%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.555     1.467    cgu/CGUCore/CLK
    SLICE_X18Y28         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  cgu/CGUCore/cnt1_s_reg[18]/Q
                         net (fo=4, routed)           0.145     1.753    cgu/CGUCore/cnt1_s_reg[18]
    SLICE_X18Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.798 r  cgu/CGUCore/cnt1_s[16]_i_3/O
                         net (fo=1, routed)           0.000     1.798    cgu/CGUCore/cnt1_s[16]_i_3_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.864 r  cgu/CGUCore/cnt1_s_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    cgu/CGUCore/cnt1_s_reg[16]_i_1_n_5
    SLICE_X18Y28         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.821     1.980    cgu/CGUCore/CLK
    SLICE_X18Y28         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[18]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X18Y28         FDCE (Hold_fdce_C_D)         0.105     1.572    cgu/CGUCore/cnt1_s_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 cgu/CGUCore/cnt1_s_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cgu/CGUCore/cnt1_s_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.350%)  route 0.146ns (36.650%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.557     1.469    cgu/CGUCore/CLK
    SLICE_X18Y30         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  cgu/CGUCore/cnt1_s_reg[26]/Q
                         net (fo=4, routed)           0.146     1.756    cgu/CGUCore/cnt1_s_reg[26]
    SLICE_X18Y30         LUT2 (Prop_lut2_I0_O)        0.045     1.801 r  cgu/CGUCore/cnt1_s[24]_i_3/O
                         net (fo=1, routed)           0.000     1.801    cgu/CGUCore/cnt1_s[24]_i_3_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.867 r  cgu/CGUCore/cnt1_s_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.867    cgu/CGUCore/cnt1_s_reg[24]_i_1_n_5
    SLICE_X18Y30         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.823     1.982    cgu/CGUCore/CLK
    SLICE_X18Y30         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[26]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X18Y30         FDCE (Hold_fdce_C_D)         0.105     1.574    cgu/CGUCore/cnt1_s_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 cgu/CGUCore/cnt1_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cgu/CGUCore/cnt1_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.996%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.552     1.464    cgu/CGUCore/CLK
    SLICE_X18Y24         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  cgu/CGUCore/cnt1_s_reg[3]/Q
                         net (fo=4, routed)           0.173     1.778    cgu/CGUCore/cnt1_s_reg[3]
    SLICE_X18Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.823 r  cgu/CGUCore/cnt1_s[0]_i_3/O
                         net (fo=1, routed)           0.000     1.823    cgu/CGUCore/cnt1_s[0]_i_3_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.886 r  cgu/CGUCore/cnt1_s_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    cgu/CGUCore/cnt1_s_reg[0]_i_1_n_4
    SLICE_X18Y24         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y24         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[3]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X18Y24         FDCE (Hold_fdce_C_D)         0.105     1.569    cgu/CGUCore/cnt1_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 cgu/CGUCore/cnt1_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cgu/CGUCore/cnt1_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.251ns (59.469%)  route 0.171ns (40.531%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.552     1.464    cgu/CGUCore/CLK
    SLICE_X18Y24         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  cgu/CGUCore/cnt1_s_reg[1]/Q
                         net (fo=2, routed)           0.171     1.776    cgu/CGUCore/cnt1_s_reg[1]
    SLICE_X18Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.821 r  cgu/CGUCore/cnt1_s[0]_i_5/O
                         net (fo=1, routed)           0.000     1.821    cgu/CGUCore/cnt1_s[0]_i_5_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.886 r  cgu/CGUCore/cnt1_s_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.886    cgu/CGUCore/cnt1_s_reg[0]_i_1_n_6
    SLICE_X18Y24         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y24         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[1]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X18Y24         FDCE (Hold_fdce_C_D)         0.105     1.569    cgu/CGUCore/cnt1_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 cgu/CGUCore/cnt1_s_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cgu/CGUCore/cnt1_s_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.285ns (66.268%)  route 0.145ns (33.732%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.555     1.467    cgu/CGUCore/CLK
    SLICE_X18Y28         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  cgu/CGUCore/cnt1_s_reg[18]/Q
                         net (fo=4, routed)           0.145     1.753    cgu/CGUCore/cnt1_s_reg[18]
    SLICE_X18Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.798 r  cgu/CGUCore/cnt1_s[16]_i_3/O
                         net (fo=1, routed)           0.000     1.798    cgu/CGUCore/cnt1_s[16]_i_3_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.897 r  cgu/CGUCore/cnt1_s_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    cgu/CGUCore/cnt1_s_reg[16]_i_1_n_4
    SLICE_X18Y28         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.821     1.980    cgu/CGUCore/CLK
    SLICE_X18Y28         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[19]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X18Y28         FDCE (Hold_fdce_C_D)         0.105     1.572    cgu/CGUCore/cnt1_s_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 cgu/CGUCore/cnt1_s_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cgu/CGUCore/cnt1_s_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.285ns (66.158%)  route 0.146ns (33.842%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.557     1.469    cgu/CGUCore/CLK
    SLICE_X18Y30         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  cgu/CGUCore/cnt1_s_reg[26]/Q
                         net (fo=4, routed)           0.146     1.756    cgu/CGUCore/cnt1_s_reg[26]
    SLICE_X18Y30         LUT2 (Prop_lut2_I0_O)        0.045     1.801 r  cgu/CGUCore/cnt1_s[24]_i_3/O
                         net (fo=1, routed)           0.000     1.801    cgu/CGUCore/cnt1_s[24]_i_3_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.900 r  cgu/CGUCore/cnt1_s_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    cgu/CGUCore/cnt1_s_reg[24]_i_1_n_4
    SLICE_X18Y30         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.823     1.982    cgu/CGUCore/CLK
    SLICE_X18Y30         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[27]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X18Y30         FDCE (Hold_fdce_C_D)         0.105     1.574    cgu/CGUCore/cnt1_s_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 cgu/CGUCore/cnt1_s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cgu/CGUCore/cnt1_s_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.249ns (57.483%)  route 0.184ns (42.517%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.555     1.467    cgu/CGUCore/CLK
    SLICE_X18Y27         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  cgu/CGUCore/cnt1_s_reg[15]/Q
                         net (fo=4, routed)           0.184     1.792    cgu/CGUCore/cnt1_s_reg[15]
    SLICE_X18Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.837 r  cgu/CGUCore/cnt1_s[12]_i_2/O
                         net (fo=1, routed)           0.000     1.837    cgu/CGUCore/cnt1_s[12]_i_2_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.900 r  cgu/CGUCore/cnt1_s_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    cgu/CGUCore/cnt1_s_reg[12]_i_1_n_4
    SLICE_X18Y27         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.820     1.979    cgu/CGUCore/CLK
    SLICE_X18Y27         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[15]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X18Y27         FDCE (Hold_fdce_C_D)         0.105     1.572    cgu/CGUCore/cnt1_s_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 cgu/CGUCore/cnt1_s_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cgu/CGUCore/cnt1_s_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.338%)  route 0.185ns (42.662%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.556     1.468    cgu/CGUCore/CLK
    SLICE_X18Y29         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y29         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  cgu/CGUCore/cnt1_s_reg[23]/Q
                         net (fo=4, routed)           0.185     1.794    cgu/CGUCore/cnt1_s_reg[23]
    SLICE_X18Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.839 r  cgu/CGUCore/cnt1_s[20]_i_2/O
                         net (fo=1, routed)           0.000     1.839    cgu/CGUCore/cnt1_s[20]_i_2_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.902 r  cgu/CGUCore/cnt1_s_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.902    cgu/CGUCore/cnt1_s_reg[20]_i_1_n_4
    SLICE_X18Y29         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.822     1.981    cgu/CGUCore/CLK
    SLICE_X18Y29         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[23]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X18Y29         FDCE (Hold_fdce_C_D)         0.105     1.573    cgu/CGUCore/cnt1_s_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 cgu/CGUCore/cnt1_s_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cgu/CGUCore/cnt1_s_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.338%)  route 0.185ns (42.662%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.553     1.465    cgu/CGUCore/CLK
    SLICE_X18Y26         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  cgu/CGUCore/cnt1_s_reg[11]/Q
                         net (fo=4, routed)           0.185     1.791    cgu/CGUCore/cnt1_s_reg[11]
    SLICE_X18Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.836 r  cgu/CGUCore/cnt1_s[8]_i_2/O
                         net (fo=1, routed)           0.000     1.836    cgu/CGUCore/cnt1_s[8]_i_2_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.899 r  cgu/CGUCore/cnt1_s_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.899    cgu/CGUCore/cnt1_s_reg[8]_i_1_n_4
    SLICE_X18Y26         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.818     1.977    cgu/CGUCore/CLK
    SLICE_X18Y26         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[11]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X18Y26         FDCE (Hold_fdce_C_D)         0.105     1.570    cgu/CGUCore/cnt1_s_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 cgu/CGUCore/cnt1_s_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cgu/CGUCore/cnt1_s_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.338%)  route 0.185ns (42.662%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.470    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  cgu/CGUCore/cnt1_s_reg[31]/Q
                         net (fo=5, routed)           0.185     1.796    cgu/CGUCore/cnt1_s_reg[31]
    SLICE_X18Y31         LUT2 (Prop_lut2_I0_O)        0.045     1.841 r  cgu/CGUCore/cnt1_s[28]_i_2/O
                         net (fo=1, routed)           0.000     1.841    cgu/CGUCore/cnt1_s[28]_i_2_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.904 r  cgu/CGUCore/cnt1_s_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    cgu/CGUCore/cnt1_s_reg[28]_i_1_n_4
    SLICE_X18Y31         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.824     1.983    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[31]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X18Y31         FDCE (Hold_fdce_C_D)         0.105     1.575    cgu/CGUCore/cnt1_s_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.329    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X18Y24    cgu/CGUCore/cnt1_s_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X18Y26    cgu/CGUCore/cnt1_s_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X18Y26    cgu/CGUCore/cnt1_s_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X18Y27    cgu/CGUCore/cnt1_s_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X18Y27    cgu/CGUCore/cnt1_s_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X18Y27    cgu/CGUCore/cnt1_s_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X18Y27    cgu/CGUCore/cnt1_s_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X18Y28    cgu/CGUCore/cnt1_s_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X18Y28    cgu/CGUCore/cnt1_s_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X18Y24    cgu/CGUCore/cnt1_s_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X18Y24    cgu/CGUCore/cnt1_s_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X18Y26    cgu/CGUCore/cnt1_s_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X18Y26    cgu/CGUCore/cnt1_s_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X18Y26    cgu/CGUCore/cnt1_s_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X18Y26    cgu/CGUCore/cnt1_s_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X18Y27    cgu/CGUCore/cnt1_s_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X18Y27    cgu/CGUCore/cnt1_s_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X18Y27    cgu/CGUCore/cnt1_s_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X18Y27    cgu/CGUCore/cnt1_s_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X18Y24    cgu/CGUCore/cnt1_s_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X18Y24    cgu/CGUCore/cnt1_s_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X18Y26    cgu/CGUCore/cnt1_s_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X18Y26    cgu/CGUCore/cnt1_s_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X18Y26    cgu/CGUCore/cnt1_s_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X18Y26    cgu/CGUCore/cnt1_s_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X18Y27    cgu/CGUCore/cnt1_s_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X18Y27    cgu/CGUCore/cnt1_s_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X18Y27    cgu/CGUCore/cnt1_s_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X18Y27    cgu/CGUCore/cnt1_s_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack     1538.705ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      798.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1538.705ns  (required time - arrival time)
  Source:                 cpu/pc/PC_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cpu/regfile/regfile_s_reg[2][45]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1600.000ns  (clk_core rise@1600.000ns - clk_core rise@0.000ns)
  Data Path Delay:        61.022ns  (logic 4.797ns (7.861%)  route 56.225ns (92.139%))
  Logic Levels:           24  (CARRY4=8 LUT2=3 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.717ns = ( 1608.717 - 1600.000 ) 
    Source Clock Delay      (SCD):    10.895ns
    Clock Pessimism Removal (CPR):    2.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.880     6.661    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     6.785    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     7.335    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.449    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.563    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.791 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.169     8.960    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.290     9.250 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.645    10.895    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y79         FDCE                                         r  cpu/pc/PC_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y79         FDCE (Prop_fdce_C_Q)         0.456    11.351 r  cpu/pc/PC_o_reg[11]/Q
                         net (fo=5, routed)           1.745    13.096    imem_load/genblk1[44].ircell/iBusAddr_s[0]
    SLICE_X23Y67         LUT5 (Prop_lut5_I4_O)        0.124    13.220 r  imem_load/genblk1[44].ircell/iram_s_reg_0_255_0_0_i_14/O
                         net (fo=288, routed)        11.952    25.172    imem/p_0_in[9]
    SLICE_X39Y18         LUT6 (Prop_lut6_I2_O)        0.124    25.296 f  imem/sum_o_carry__2_i_68/O
                         net (fo=1, routed)           0.000    25.296    imem/sum_o_carry__2_i_68_n_0
    SLICE_X39Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    25.508 f  imem/sum_o_carry__2_i_31/O
                         net (fo=1, routed)           1.028    26.536    imem/sum_o_carry__2_i_31_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.299    26.835 f  imem/sum_o_carry__2_i_14/O
                         net (fo=29, routed)          3.340    30.175    imem/iBusDataRd_s[13]
    SLICE_X17Y77         LUT2 (Prop_lut2_I1_O)        0.124    30.299 r  imem/genblk1[1].ram_s_reg_0_255_56_56_i_4/O
                         net (fo=17, routed)          1.387    31.686    imem/genblk1[1].ram_s_reg_0_255_56_56_i_4_n_0
    SLICE_X26Y78         LUT6 (Prop_lut6_I1_O)        0.124    31.810 r  imem/gpioAdr_o[3]_i_19/O
                         net (fo=6, routed)           0.742    32.552    imem/cpu/aluSel_s[1]
    SLICE_X27Y80         LUT5 (Prop_lut5_I1_O)        0.150    32.702 f  imem/gpioAdr_o[3]_i_11/O
                         net (fo=161, routed)         6.357    39.060    imem/gpioAdr_o[3]_i_20_0
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.352    39.412 f  imem/gpioAdr_o[3]_i_8/O
                         net (fo=19, routed)          4.290    43.702    imem/gpioAdr_o[3]_i_8_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I3_O)        0.332    44.034 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    44.642    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.766 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    57.027    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    57.151 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    57.151    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.552 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    57.552    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.666 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    57.666    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.780 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.780    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.894 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.894    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.008 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    58.008    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.122 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    58.122    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.236 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.236    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.350 r  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    60.320    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    60.470 r  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.939    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    61.267 f  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.429    61.697    imem/csx_s[3]
    SLICE_X21Y88         LUT4 (Prop_lut4_I0_O)        0.119    61.816 r  imem/regfile_s[31][63]_i_42/O
                         net (fo=64, routed)          4.863    66.679    imem/regfile_s[31][63]_i_42_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I2_O)        0.332    67.011 r  imem/regfile_s[31][45]_i_4/O
                         net (fo=1, routed)           0.655    67.666    imem/regfile_s[31][45]_i_4_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I5_O)        0.124    67.790 r  imem/regfile_s[31][45]_i_1/O
                         net (fo=32, routed)          4.127    71.916    cpu/regfile/D[45]
    SLICE_X7Y95          FDCE                                         r  cpu/regfile/regfile_s_reg[2][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                   1600.000  1600.000 r  
    L16                                               0.000  1600.000 r  clk_i (IN)
                         net (fo=0)                   0.000  1600.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421  1601.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880  1603.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1603.391 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493  1604.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367  1605.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378  1605.630    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100  1605.730 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000  1605.730    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240  1605.970 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008  1606.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243  1607.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.496  1608.716    cpu/regfile/clk_core_s_BUFG
    SLICE_X7Y95          FDCE                                         r  cpu/regfile/regfile_s_reg[2][45]/C
                         clock pessimism              2.043  1610.759    
                         clock uncertainty           -0.035  1610.724    
    SLICE_X7Y95          FDCE (Setup_fdce_C_D)       -0.103  1610.621    cpu/regfile/regfile_s_reg[2][45]
  -------------------------------------------------------------------
                         required time                       1610.621    
                         arrival time                         -71.916    
  -------------------------------------------------------------------
                         slack                               1538.705    

Slack (MET) :             1538.845ns  (required time - arrival time)
  Source:                 cpu/pc/PC_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cpu/regfile/regfile_s_reg[13][45]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1600.000ns  (clk_core rise@1600.000ns - clk_core rise@0.000ns)
  Data Path Delay:        60.918ns  (logic 4.797ns (7.875%)  route 56.121ns (92.125%))
  Logic Levels:           24  (CARRY4=8 LUT2=3 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.717ns = ( 1608.717 - 1600.000 ) 
    Source Clock Delay      (SCD):    10.895ns
    Clock Pessimism Removal (CPR):    2.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.880     6.661    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     6.785    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     7.335    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.449    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.563    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.791 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.169     8.960    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.290     9.250 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.645    10.895    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y79         FDCE                                         r  cpu/pc/PC_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y79         FDCE (Prop_fdce_C_Q)         0.456    11.351 r  cpu/pc/PC_o_reg[11]/Q
                         net (fo=5, routed)           1.745    13.096    imem_load/genblk1[44].ircell/iBusAddr_s[0]
    SLICE_X23Y67         LUT5 (Prop_lut5_I4_O)        0.124    13.220 r  imem_load/genblk1[44].ircell/iram_s_reg_0_255_0_0_i_14/O
                         net (fo=288, routed)        11.952    25.172    imem/p_0_in[9]
    SLICE_X39Y18         LUT6 (Prop_lut6_I2_O)        0.124    25.296 f  imem/sum_o_carry__2_i_68/O
                         net (fo=1, routed)           0.000    25.296    imem/sum_o_carry__2_i_68_n_0
    SLICE_X39Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    25.508 f  imem/sum_o_carry__2_i_31/O
                         net (fo=1, routed)           1.028    26.536    imem/sum_o_carry__2_i_31_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.299    26.835 f  imem/sum_o_carry__2_i_14/O
                         net (fo=29, routed)          3.340    30.175    imem/iBusDataRd_s[13]
    SLICE_X17Y77         LUT2 (Prop_lut2_I1_O)        0.124    30.299 r  imem/genblk1[1].ram_s_reg_0_255_56_56_i_4/O
                         net (fo=17, routed)          1.387    31.686    imem/genblk1[1].ram_s_reg_0_255_56_56_i_4_n_0
    SLICE_X26Y78         LUT6 (Prop_lut6_I1_O)        0.124    31.810 r  imem/gpioAdr_o[3]_i_19/O
                         net (fo=6, routed)           0.742    32.552    imem/cpu/aluSel_s[1]
    SLICE_X27Y80         LUT5 (Prop_lut5_I1_O)        0.150    32.702 f  imem/gpioAdr_o[3]_i_11/O
                         net (fo=161, routed)         6.357    39.060    imem/gpioAdr_o[3]_i_20_0
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.352    39.412 f  imem/gpioAdr_o[3]_i_8/O
                         net (fo=19, routed)          4.290    43.702    imem/gpioAdr_o[3]_i_8_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I3_O)        0.332    44.034 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    44.642    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.766 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    57.027    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    57.151 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    57.151    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.552 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    57.552    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.666 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    57.666    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.780 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.780    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.894 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.894    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.008 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    58.008    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.122 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    58.122    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.236 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.236    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.350 r  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    60.320    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    60.470 r  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.939    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    61.267 f  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.429    61.697    imem/csx_s[3]
    SLICE_X21Y88         LUT4 (Prop_lut4_I0_O)        0.119    61.816 r  imem/regfile_s[31][63]_i_42/O
                         net (fo=64, routed)          4.863    66.679    imem/regfile_s[31][63]_i_42_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I2_O)        0.332    67.011 r  imem/regfile_s[31][45]_i_4/O
                         net (fo=1, routed)           0.655    67.666    imem/regfile_s[31][45]_i_4_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I5_O)        0.124    67.790 r  imem/regfile_s[31][45]_i_1/O
                         net (fo=32, routed)          4.023    71.812    cpu/regfile/D[45]
    SLICE_X7Y96          FDCE                                         r  cpu/regfile/regfile_s_reg[13][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                   1600.000  1600.000 r  
    L16                                               0.000  1600.000 r  clk_i (IN)
                         net (fo=0)                   0.000  1600.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421  1601.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880  1603.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1603.391 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493  1604.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367  1605.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378  1605.630    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100  1605.730 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000  1605.730    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240  1605.970 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008  1606.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243  1607.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.496  1608.716    cpu/regfile/clk_core_s_BUFG
    SLICE_X7Y96          FDCE                                         r  cpu/regfile/regfile_s_reg[13][45]/C
                         clock pessimism              2.043  1610.759    
                         clock uncertainty           -0.035  1610.724    
    SLICE_X7Y96          FDCE (Setup_fdce_C_D)       -0.067  1610.657    cpu/regfile/regfile_s_reg[13][45]
  -------------------------------------------------------------------
                         required time                       1610.657    
                         arrival time                         -71.812    
  -------------------------------------------------------------------
                         slack                               1538.845    

Slack (MET) :             1539.060ns  (required time - arrival time)
  Source:                 cpu/pc/PC_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cpu/regfile/regfile_s_reg[14][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1600.000ns  (clk_core rise@1600.000ns - clk_core rise@0.000ns)
  Data Path Delay:        60.741ns  (logic 4.921ns (8.102%)  route 55.820ns (91.898%))
  Logic Levels:           25  (CARRY4=8 LUT2=3 LUT4=2 LUT5=5 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.747ns = ( 1608.747 - 1600.000 ) 
    Source Clock Delay      (SCD):    10.895ns
    Clock Pessimism Removal (CPR):    2.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.880     6.661    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     6.785    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     7.335    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.449    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.563    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.791 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.169     8.960    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.290     9.250 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.645    10.895    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y79         FDCE                                         r  cpu/pc/PC_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y79         FDCE (Prop_fdce_C_Q)         0.456    11.351 r  cpu/pc/PC_o_reg[11]/Q
                         net (fo=5, routed)           1.745    13.096    imem_load/genblk1[44].ircell/iBusAddr_s[0]
    SLICE_X23Y67         LUT5 (Prop_lut5_I4_O)        0.124    13.220 r  imem_load/genblk1[44].ircell/iram_s_reg_0_255_0_0_i_14/O
                         net (fo=288, routed)        11.952    25.172    imem/p_0_in[9]
    SLICE_X39Y18         LUT6 (Prop_lut6_I2_O)        0.124    25.296 f  imem/sum_o_carry__2_i_68/O
                         net (fo=1, routed)           0.000    25.296    imem/sum_o_carry__2_i_68_n_0
    SLICE_X39Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    25.508 f  imem/sum_o_carry__2_i_31/O
                         net (fo=1, routed)           1.028    26.536    imem/sum_o_carry__2_i_31_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.299    26.835 f  imem/sum_o_carry__2_i_14/O
                         net (fo=29, routed)          3.340    30.175    imem/iBusDataRd_s[13]
    SLICE_X17Y77         LUT2 (Prop_lut2_I1_O)        0.124    30.299 r  imem/genblk1[1].ram_s_reg_0_255_56_56_i_4/O
                         net (fo=17, routed)          1.387    31.686    imem/genblk1[1].ram_s_reg_0_255_56_56_i_4_n_0
    SLICE_X26Y78         LUT6 (Prop_lut6_I1_O)        0.124    31.810 r  imem/gpioAdr_o[3]_i_19/O
                         net (fo=6, routed)           0.742    32.552    imem/cpu/aluSel_s[1]
    SLICE_X27Y80         LUT5 (Prop_lut5_I1_O)        0.150    32.702 f  imem/gpioAdr_o[3]_i_11/O
                         net (fo=161, routed)         6.357    39.060    imem/gpioAdr_o[3]_i_20_0
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.352    39.412 f  imem/gpioAdr_o[3]_i_8/O
                         net (fo=19, routed)          4.290    43.702    imem/gpioAdr_o[3]_i_8_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I3_O)        0.332    44.034 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    44.642    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.766 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    57.027    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    57.151 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    57.151    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.552 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    57.552    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.666 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    57.666    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.780 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.780    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.894 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.894    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.008 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    58.008    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.122 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    58.122    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.236 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.236    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.350 r  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    60.320    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    60.470 r  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.939    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    61.267 f  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.429    61.697    imem/csx_s[3]
    SLICE_X21Y88         LUT4 (Prop_lut4_I0_O)        0.119    61.816 r  imem/regfile_s[31][63]_i_42/O
                         net (fo=64, routed)          3.676    65.492    imem/regfile_s[31][63]_i_42_n_0
    SLICE_X11Y69         LUT6 (Prop_lut6_I2_O)        0.332    65.824 r  imem/regfile_s[31][18]_i_8/O
                         net (fo=1, routed)           0.544    66.368    imem/regfile_s[31][18]_i_8_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.124    66.492 r  imem/regfile_s[31][18]_i_3/O
                         net (fo=1, routed)           1.008    67.500    imem/dBusDataRd_s[18]
    SLICE_X13Y80         LUT5 (Prop_lut5_I4_O)        0.124    67.624 r  imem/regfile_s[31][18]_i_1/O
                         net (fo=32, routed)          4.012    71.636    cpu/regfile/D[18]
    SLICE_X3Y76          FDCE                                         r  cpu/regfile/regfile_s_reg[14][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                   1600.000  1600.000 r  
    L16                                               0.000  1600.000 r  clk_i (IN)
                         net (fo=0)                   0.000  1600.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421  1601.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880  1603.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1603.391 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493  1604.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367  1605.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378  1605.630    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100  1605.730 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000  1605.730    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240  1605.970 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008  1606.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243  1607.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.526  1608.746    cpu/regfile/clk_core_s_BUFG
    SLICE_X3Y76          FDCE                                         r  cpu/regfile/regfile_s_reg[14][18]/C
                         clock pessimism              2.043  1610.789    
                         clock uncertainty           -0.035  1610.754    
    SLICE_X3Y76          FDCE (Setup_fdce_C_D)       -0.058  1610.696    cpu/regfile/regfile_s_reg[14][18]
  -------------------------------------------------------------------
                         required time                       1610.696    
                         arrival time                         -71.636    
  -------------------------------------------------------------------
                         slack                               1539.060    

Slack (MET) :             1539.121ns  (required time - arrival time)
  Source:                 cpu/pc/PC_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cpu/regfile/regfile_s_reg[8][45]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1600.000ns  (clk_core rise@1600.000ns - clk_core rise@0.000ns)
  Data Path Delay:        60.627ns  (logic 4.797ns (7.912%)  route 55.830ns (92.088%))
  Logic Levels:           24  (CARRY4=8 LUT2=3 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.717ns = ( 1608.717 - 1600.000 ) 
    Source Clock Delay      (SCD):    10.895ns
    Clock Pessimism Removal (CPR):    2.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.880     6.661    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     6.785    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     7.335    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.449    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.563    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.791 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.169     8.960    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.290     9.250 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.645    10.895    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y79         FDCE                                         r  cpu/pc/PC_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y79         FDCE (Prop_fdce_C_Q)         0.456    11.351 r  cpu/pc/PC_o_reg[11]/Q
                         net (fo=5, routed)           1.745    13.096    imem_load/genblk1[44].ircell/iBusAddr_s[0]
    SLICE_X23Y67         LUT5 (Prop_lut5_I4_O)        0.124    13.220 r  imem_load/genblk1[44].ircell/iram_s_reg_0_255_0_0_i_14/O
                         net (fo=288, routed)        11.952    25.172    imem/p_0_in[9]
    SLICE_X39Y18         LUT6 (Prop_lut6_I2_O)        0.124    25.296 f  imem/sum_o_carry__2_i_68/O
                         net (fo=1, routed)           0.000    25.296    imem/sum_o_carry__2_i_68_n_0
    SLICE_X39Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    25.508 f  imem/sum_o_carry__2_i_31/O
                         net (fo=1, routed)           1.028    26.536    imem/sum_o_carry__2_i_31_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.299    26.835 f  imem/sum_o_carry__2_i_14/O
                         net (fo=29, routed)          3.340    30.175    imem/iBusDataRd_s[13]
    SLICE_X17Y77         LUT2 (Prop_lut2_I1_O)        0.124    30.299 r  imem/genblk1[1].ram_s_reg_0_255_56_56_i_4/O
                         net (fo=17, routed)          1.387    31.686    imem/genblk1[1].ram_s_reg_0_255_56_56_i_4_n_0
    SLICE_X26Y78         LUT6 (Prop_lut6_I1_O)        0.124    31.810 r  imem/gpioAdr_o[3]_i_19/O
                         net (fo=6, routed)           0.742    32.552    imem/cpu/aluSel_s[1]
    SLICE_X27Y80         LUT5 (Prop_lut5_I1_O)        0.150    32.702 f  imem/gpioAdr_o[3]_i_11/O
                         net (fo=161, routed)         6.357    39.060    imem/gpioAdr_o[3]_i_20_0
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.352    39.412 f  imem/gpioAdr_o[3]_i_8/O
                         net (fo=19, routed)          4.290    43.702    imem/gpioAdr_o[3]_i_8_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I3_O)        0.332    44.034 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    44.642    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.766 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    57.027    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    57.151 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    57.151    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.552 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    57.552    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.666 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    57.666    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.780 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.780    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.894 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.894    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.008 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    58.008    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.122 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    58.122    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.236 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.236    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.350 r  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    60.320    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    60.470 r  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.939    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    61.267 f  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.429    61.697    imem/csx_s[3]
    SLICE_X21Y88         LUT4 (Prop_lut4_I0_O)        0.119    61.816 r  imem/regfile_s[31][63]_i_42/O
                         net (fo=64, routed)          4.863    66.679    imem/regfile_s[31][63]_i_42_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I2_O)        0.332    67.011 r  imem/regfile_s[31][45]_i_4/O
                         net (fo=1, routed)           0.655    67.666    imem/regfile_s[31][45]_i_4_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I5_O)        0.124    67.790 r  imem/regfile_s[31][45]_i_1/O
                         net (fo=32, routed)          3.732    71.522    cpu/regfile/D[45]
    SLICE_X7Y93          FDCE                                         r  cpu/regfile/regfile_s_reg[8][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                   1600.000  1600.000 r  
    L16                                               0.000  1600.000 r  clk_i (IN)
                         net (fo=0)                   0.000  1600.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421  1601.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880  1603.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1603.391 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493  1604.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367  1605.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378  1605.630    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100  1605.730 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000  1605.730    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240  1605.970 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008  1606.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243  1607.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.496  1608.716    cpu/regfile/clk_core_s_BUFG
    SLICE_X7Y93          FDCE                                         r  cpu/regfile/regfile_s_reg[8][45]/C
                         clock pessimism              2.043  1610.759    
                         clock uncertainty           -0.035  1610.724    
    SLICE_X7Y93          FDCE (Setup_fdce_C_D)       -0.081  1610.643    cpu/regfile/regfile_s_reg[8][45]
  -------------------------------------------------------------------
                         required time                       1610.643    
                         arrival time                         -71.522    
  -------------------------------------------------------------------
                         slack                               1539.121    

Slack (MET) :             1539.127ns  (required time - arrival time)
  Source:                 cpu/pc/PC_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cpu/regfile/regfile_s_reg[12][45]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1600.000ns  (clk_core rise@1600.000ns - clk_core rise@0.000ns)
  Data Path Delay:        60.620ns  (logic 4.797ns (7.913%)  route 55.823ns (92.087%))
  Logic Levels:           24  (CARRY4=8 LUT2=3 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.715ns = ( 1608.715 - 1600.000 ) 
    Source Clock Delay      (SCD):    10.895ns
    Clock Pessimism Removal (CPR):    2.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.880     6.661    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     6.785    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     7.335    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.449    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.563    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.791 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.169     8.960    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.290     9.250 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.645    10.895    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y79         FDCE                                         r  cpu/pc/PC_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y79         FDCE (Prop_fdce_C_Q)         0.456    11.351 r  cpu/pc/PC_o_reg[11]/Q
                         net (fo=5, routed)           1.745    13.096    imem_load/genblk1[44].ircell/iBusAddr_s[0]
    SLICE_X23Y67         LUT5 (Prop_lut5_I4_O)        0.124    13.220 r  imem_load/genblk1[44].ircell/iram_s_reg_0_255_0_0_i_14/O
                         net (fo=288, routed)        11.952    25.172    imem/p_0_in[9]
    SLICE_X39Y18         LUT6 (Prop_lut6_I2_O)        0.124    25.296 f  imem/sum_o_carry__2_i_68/O
                         net (fo=1, routed)           0.000    25.296    imem/sum_o_carry__2_i_68_n_0
    SLICE_X39Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    25.508 f  imem/sum_o_carry__2_i_31/O
                         net (fo=1, routed)           1.028    26.536    imem/sum_o_carry__2_i_31_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.299    26.835 f  imem/sum_o_carry__2_i_14/O
                         net (fo=29, routed)          3.340    30.175    imem/iBusDataRd_s[13]
    SLICE_X17Y77         LUT2 (Prop_lut2_I1_O)        0.124    30.299 r  imem/genblk1[1].ram_s_reg_0_255_56_56_i_4/O
                         net (fo=17, routed)          1.387    31.686    imem/genblk1[1].ram_s_reg_0_255_56_56_i_4_n_0
    SLICE_X26Y78         LUT6 (Prop_lut6_I1_O)        0.124    31.810 r  imem/gpioAdr_o[3]_i_19/O
                         net (fo=6, routed)           0.742    32.552    imem/cpu/aluSel_s[1]
    SLICE_X27Y80         LUT5 (Prop_lut5_I1_O)        0.150    32.702 f  imem/gpioAdr_o[3]_i_11/O
                         net (fo=161, routed)         6.357    39.060    imem/gpioAdr_o[3]_i_20_0
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.352    39.412 f  imem/gpioAdr_o[3]_i_8/O
                         net (fo=19, routed)          4.290    43.702    imem/gpioAdr_o[3]_i_8_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I3_O)        0.332    44.034 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    44.642    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.766 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    57.027    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    57.151 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    57.151    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.552 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    57.552    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.666 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    57.666    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.780 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.780    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.894 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.894    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.008 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    58.008    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.122 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    58.122    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.236 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.236    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.350 r  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    60.320    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    60.470 r  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.939    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    61.267 f  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.429    61.697    imem/csx_s[3]
    SLICE_X21Y88         LUT4 (Prop_lut4_I0_O)        0.119    61.816 r  imem/regfile_s[31][63]_i_42/O
                         net (fo=64, routed)          4.863    66.679    imem/regfile_s[31][63]_i_42_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I2_O)        0.332    67.011 r  imem/regfile_s[31][45]_i_4/O
                         net (fo=1, routed)           0.655    67.666    imem/regfile_s[31][45]_i_4_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I5_O)        0.124    67.790 r  imem/regfile_s[31][45]_i_1/O
                         net (fo=32, routed)          3.725    71.514    cpu/regfile/D[45]
    SLICE_X7Y90          FDCE                                         r  cpu/regfile/regfile_s_reg[12][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                   1600.000  1600.000 r  
    L16                                               0.000  1600.000 r  clk_i (IN)
                         net (fo=0)                   0.000  1600.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421  1601.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880  1603.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1603.391 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493  1604.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367  1605.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378  1605.630    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100  1605.730 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000  1605.730    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240  1605.970 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008  1606.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243  1607.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.494  1608.714    cpu/regfile/clk_core_s_BUFG
    SLICE_X7Y90          FDCE                                         r  cpu/regfile/regfile_s_reg[12][45]/C
                         clock pessimism              2.043  1610.757    
                         clock uncertainty           -0.035  1610.722    
    SLICE_X7Y90          FDCE (Setup_fdce_C_D)       -0.081  1610.641    cpu/regfile/regfile_s_reg[12][45]
  -------------------------------------------------------------------
                         required time                       1610.641    
                         arrival time                         -71.514    
  -------------------------------------------------------------------
                         slack                               1539.127    

Slack (MET) :             1539.136ns  (required time - arrival time)
  Source:                 cpu/pc/PC_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cpu/regfile/regfile_s_reg[15][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1600.000ns  (clk_core rise@1600.000ns - clk_core rise@0.000ns)
  Data Path Delay:        60.640ns  (logic 4.921ns (8.115%)  route 55.719ns (91.885%))
  Logic Levels:           25  (CARRY4=8 LUT2=3 LUT4=2 LUT5=5 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.745ns = ( 1608.745 - 1600.000 ) 
    Source Clock Delay      (SCD):    10.895ns
    Clock Pessimism Removal (CPR):    2.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.880     6.661    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     6.785    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     7.335    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.449    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.563    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.791 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.169     8.960    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.290     9.250 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.645    10.895    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y79         FDCE                                         r  cpu/pc/PC_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y79         FDCE (Prop_fdce_C_Q)         0.456    11.351 r  cpu/pc/PC_o_reg[11]/Q
                         net (fo=5, routed)           1.745    13.096    imem_load/genblk1[44].ircell/iBusAddr_s[0]
    SLICE_X23Y67         LUT5 (Prop_lut5_I4_O)        0.124    13.220 r  imem_load/genblk1[44].ircell/iram_s_reg_0_255_0_0_i_14/O
                         net (fo=288, routed)        11.952    25.172    imem/p_0_in[9]
    SLICE_X39Y18         LUT6 (Prop_lut6_I2_O)        0.124    25.296 f  imem/sum_o_carry__2_i_68/O
                         net (fo=1, routed)           0.000    25.296    imem/sum_o_carry__2_i_68_n_0
    SLICE_X39Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    25.508 f  imem/sum_o_carry__2_i_31/O
                         net (fo=1, routed)           1.028    26.536    imem/sum_o_carry__2_i_31_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.299    26.835 f  imem/sum_o_carry__2_i_14/O
                         net (fo=29, routed)          3.340    30.175    imem/iBusDataRd_s[13]
    SLICE_X17Y77         LUT2 (Prop_lut2_I1_O)        0.124    30.299 r  imem/genblk1[1].ram_s_reg_0_255_56_56_i_4/O
                         net (fo=17, routed)          1.387    31.686    imem/genblk1[1].ram_s_reg_0_255_56_56_i_4_n_0
    SLICE_X26Y78         LUT6 (Prop_lut6_I1_O)        0.124    31.810 r  imem/gpioAdr_o[3]_i_19/O
                         net (fo=6, routed)           0.742    32.552    imem/cpu/aluSel_s[1]
    SLICE_X27Y80         LUT5 (Prop_lut5_I1_O)        0.150    32.702 f  imem/gpioAdr_o[3]_i_11/O
                         net (fo=161, routed)         6.357    39.060    imem/gpioAdr_o[3]_i_20_0
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.352    39.412 f  imem/gpioAdr_o[3]_i_8/O
                         net (fo=19, routed)          4.290    43.702    imem/gpioAdr_o[3]_i_8_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I3_O)        0.332    44.034 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    44.642    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.766 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    57.027    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    57.151 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    57.151    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.552 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    57.552    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.666 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    57.666    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.780 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.780    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.894 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.894    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.008 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    58.008    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.122 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    58.122    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.236 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.236    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.350 r  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    60.320    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    60.470 r  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.939    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    61.267 f  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.429    61.697    imem/csx_s[3]
    SLICE_X21Y88         LUT4 (Prop_lut4_I0_O)        0.119    61.816 r  imem/regfile_s[31][63]_i_42/O
                         net (fo=64, routed)          3.676    65.492    imem/regfile_s[31][63]_i_42_n_0
    SLICE_X11Y69         LUT6 (Prop_lut6_I2_O)        0.332    65.824 r  imem/regfile_s[31][18]_i_8/O
                         net (fo=1, routed)           0.544    66.368    imem/regfile_s[31][18]_i_8_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.124    66.492 r  imem/regfile_s[31][18]_i_3/O
                         net (fo=1, routed)           1.008    67.500    imem/dBusDataRd_s[18]
    SLICE_X13Y80         LUT5 (Prop_lut5_I4_O)        0.124    67.624 r  imem/regfile_s[31][18]_i_1/O
                         net (fo=32, routed)          3.911    71.535    cpu/regfile/D[18]
    SLICE_X2Y75          FDCE                                         r  cpu/regfile/regfile_s_reg[15][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                   1600.000  1600.000 r  
    L16                                               0.000  1600.000 r  clk_i (IN)
                         net (fo=0)                   0.000  1600.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421  1601.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880  1603.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1603.391 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493  1604.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367  1605.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378  1605.630    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100  1605.730 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000  1605.730    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240  1605.970 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008  1606.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243  1607.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.524  1608.744    cpu/regfile/clk_core_s_BUFG
    SLICE_X2Y75          FDCE                                         r  cpu/regfile/regfile_s_reg[15][18]/C
                         clock pessimism              2.043  1610.787    
                         clock uncertainty           -0.035  1610.752    
    SLICE_X2Y75          FDCE (Setup_fdce_C_D)       -0.081  1610.671    cpu/regfile/regfile_s_reg[15][18]
  -------------------------------------------------------------------
                         required time                       1610.671    
                         arrival time                         -71.535    
  -------------------------------------------------------------------
                         slack                               1539.136    

Slack (MET) :             1539.247ns  (required time - arrival time)
  Source:                 cpu/pc/PC_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cpu/regfile/regfile_s_reg[2][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1600.000ns  (clk_core rise@1600.000ns - clk_core rise@0.000ns)
  Data Path Delay:        60.555ns  (logic 4.921ns (8.127%)  route 55.634ns (91.873%))
  Logic Levels:           25  (CARRY4=8 LUT2=3 LUT4=2 LUT5=5 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.747ns = ( 1608.747 - 1600.000 ) 
    Source Clock Delay      (SCD):    10.895ns
    Clock Pessimism Removal (CPR):    2.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.880     6.661    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     6.785    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     7.335    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.449    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.563    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.791 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.169     8.960    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.290     9.250 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.645    10.895    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y79         FDCE                                         r  cpu/pc/PC_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y79         FDCE (Prop_fdce_C_Q)         0.456    11.351 r  cpu/pc/PC_o_reg[11]/Q
                         net (fo=5, routed)           1.745    13.096    imem_load/genblk1[44].ircell/iBusAddr_s[0]
    SLICE_X23Y67         LUT5 (Prop_lut5_I4_O)        0.124    13.220 r  imem_load/genblk1[44].ircell/iram_s_reg_0_255_0_0_i_14/O
                         net (fo=288, routed)        11.952    25.172    imem/p_0_in[9]
    SLICE_X39Y18         LUT6 (Prop_lut6_I2_O)        0.124    25.296 f  imem/sum_o_carry__2_i_68/O
                         net (fo=1, routed)           0.000    25.296    imem/sum_o_carry__2_i_68_n_0
    SLICE_X39Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    25.508 f  imem/sum_o_carry__2_i_31/O
                         net (fo=1, routed)           1.028    26.536    imem/sum_o_carry__2_i_31_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.299    26.835 f  imem/sum_o_carry__2_i_14/O
                         net (fo=29, routed)          3.340    30.175    imem/iBusDataRd_s[13]
    SLICE_X17Y77         LUT2 (Prop_lut2_I1_O)        0.124    30.299 r  imem/genblk1[1].ram_s_reg_0_255_56_56_i_4/O
                         net (fo=17, routed)          1.387    31.686    imem/genblk1[1].ram_s_reg_0_255_56_56_i_4_n_0
    SLICE_X26Y78         LUT6 (Prop_lut6_I1_O)        0.124    31.810 r  imem/gpioAdr_o[3]_i_19/O
                         net (fo=6, routed)           0.742    32.552    imem/cpu/aluSel_s[1]
    SLICE_X27Y80         LUT5 (Prop_lut5_I1_O)        0.150    32.702 f  imem/gpioAdr_o[3]_i_11/O
                         net (fo=161, routed)         6.357    39.060    imem/gpioAdr_o[3]_i_20_0
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.352    39.412 f  imem/gpioAdr_o[3]_i_8/O
                         net (fo=19, routed)          4.290    43.702    imem/gpioAdr_o[3]_i_8_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I3_O)        0.332    44.034 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    44.642    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.766 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    57.027    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    57.151 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    57.151    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.552 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    57.552    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.666 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    57.666    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.780 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.780    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.894 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.894    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.008 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    58.008    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.122 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    58.122    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.236 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.236    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.350 r  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    60.320    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    60.470 r  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.939    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    61.267 f  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.429    61.697    imem/csx_s[3]
    SLICE_X21Y88         LUT4 (Prop_lut4_I0_O)        0.119    61.816 r  imem/regfile_s[31][63]_i_42/O
                         net (fo=64, routed)          3.676    65.492    imem/regfile_s[31][63]_i_42_n_0
    SLICE_X11Y69         LUT6 (Prop_lut6_I2_O)        0.332    65.824 r  imem/regfile_s[31][18]_i_8/O
                         net (fo=1, routed)           0.544    66.368    imem/regfile_s[31][18]_i_8_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.124    66.492 r  imem/regfile_s[31][18]_i_3/O
                         net (fo=1, routed)           1.008    67.500    imem/dBusDataRd_s[18]
    SLICE_X13Y80         LUT5 (Prop_lut5_I4_O)        0.124    67.624 r  imem/regfile_s[31][18]_i_1/O
                         net (fo=32, routed)          3.825    71.449    cpu/regfile/D[18]
    SLICE_X2Y76          FDCE                                         r  cpu/regfile/regfile_s_reg[2][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                   1600.000  1600.000 r  
    L16                                               0.000  1600.000 r  clk_i (IN)
                         net (fo=0)                   0.000  1600.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421  1601.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880  1603.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1603.391 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493  1604.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367  1605.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378  1605.630    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100  1605.730 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000  1605.730    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240  1605.970 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008  1606.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243  1607.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.526  1608.746    cpu/regfile/clk_core_s_BUFG
    SLICE_X2Y76          FDCE                                         r  cpu/regfile/regfile_s_reg[2][18]/C
                         clock pessimism              2.043  1610.789    
                         clock uncertainty           -0.035  1610.754    
    SLICE_X2Y76          FDCE (Setup_fdce_C_D)       -0.058  1610.696    cpu/regfile/regfile_s_reg[2][18]
  -------------------------------------------------------------------
                         required time                       1610.696    
                         arrival time                         -71.449    
  -------------------------------------------------------------------
                         slack                               1539.247    

Slack (MET) :             1539.277ns  (required time - arrival time)
  Source:                 cpu/pc/PC_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cpu/regfile/regfile_s_reg[26][45]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1600.000ns  (clk_core rise@1600.000ns - clk_core rise@0.000ns)
  Data Path Delay:        60.515ns  (logic 4.797ns (7.927%)  route 55.718ns (92.073%))
  Logic Levels:           24  (CARRY4=8 LUT2=3 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.760ns = ( 1608.760 - 1600.000 ) 
    Source Clock Delay      (SCD):    10.895ns
    Clock Pessimism Removal (CPR):    2.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.880     6.661    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     6.785    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     7.335    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.449    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.563    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.791 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.169     8.960    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.290     9.250 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.645    10.895    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y79         FDCE                                         r  cpu/pc/PC_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y79         FDCE (Prop_fdce_C_Q)         0.456    11.351 r  cpu/pc/PC_o_reg[11]/Q
                         net (fo=5, routed)           1.745    13.096    imem_load/genblk1[44].ircell/iBusAddr_s[0]
    SLICE_X23Y67         LUT5 (Prop_lut5_I4_O)        0.124    13.220 r  imem_load/genblk1[44].ircell/iram_s_reg_0_255_0_0_i_14/O
                         net (fo=288, routed)        11.952    25.172    imem/p_0_in[9]
    SLICE_X39Y18         LUT6 (Prop_lut6_I2_O)        0.124    25.296 f  imem/sum_o_carry__2_i_68/O
                         net (fo=1, routed)           0.000    25.296    imem/sum_o_carry__2_i_68_n_0
    SLICE_X39Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    25.508 f  imem/sum_o_carry__2_i_31/O
                         net (fo=1, routed)           1.028    26.536    imem/sum_o_carry__2_i_31_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.299    26.835 f  imem/sum_o_carry__2_i_14/O
                         net (fo=29, routed)          3.340    30.175    imem/iBusDataRd_s[13]
    SLICE_X17Y77         LUT2 (Prop_lut2_I1_O)        0.124    30.299 r  imem/genblk1[1].ram_s_reg_0_255_56_56_i_4/O
                         net (fo=17, routed)          1.387    31.686    imem/genblk1[1].ram_s_reg_0_255_56_56_i_4_n_0
    SLICE_X26Y78         LUT6 (Prop_lut6_I1_O)        0.124    31.810 r  imem/gpioAdr_o[3]_i_19/O
                         net (fo=6, routed)           0.742    32.552    imem/cpu/aluSel_s[1]
    SLICE_X27Y80         LUT5 (Prop_lut5_I1_O)        0.150    32.702 f  imem/gpioAdr_o[3]_i_11/O
                         net (fo=161, routed)         6.357    39.060    imem/gpioAdr_o[3]_i_20_0
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.352    39.412 f  imem/gpioAdr_o[3]_i_8/O
                         net (fo=19, routed)          4.290    43.702    imem/gpioAdr_o[3]_i_8_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I3_O)        0.332    44.034 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    44.642    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.766 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    57.027    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    57.151 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    57.151    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.552 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    57.552    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.666 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    57.666    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.780 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.780    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.894 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.894    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.008 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    58.008    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.122 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    58.122    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.236 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.236    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.350 r  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    60.320    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    60.470 r  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.939    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    61.267 f  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.429    61.697    imem/csx_s[3]
    SLICE_X21Y88         LUT4 (Prop_lut4_I0_O)        0.119    61.816 r  imem/regfile_s[31][63]_i_42/O
                         net (fo=64, routed)          4.863    66.679    imem/regfile_s[31][63]_i_42_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I2_O)        0.332    67.011 r  imem/regfile_s[31][45]_i_4/O
                         net (fo=1, routed)           0.655    67.666    imem/regfile_s[31][45]_i_4_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I5_O)        0.124    67.790 r  imem/regfile_s[31][45]_i_1/O
                         net (fo=32, routed)          3.620    71.409    cpu/regfile/D[45]
    SLICE_X2Y90          FDCE                                         r  cpu/regfile/regfile_s_reg[26][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                   1600.000  1600.000 r  
    L16                                               0.000  1600.000 r  clk_i (IN)
                         net (fo=0)                   0.000  1600.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421  1601.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880  1603.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1603.391 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493  1604.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367  1605.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378  1605.630    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100  1605.730 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000  1605.730    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240  1605.970 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008  1606.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243  1607.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.539  1608.759    cpu/regfile/clk_core_s_BUFG
    SLICE_X2Y90          FDCE                                         r  cpu/regfile/regfile_s_reg[26][45]/C
                         clock pessimism              2.043  1610.802    
                         clock uncertainty           -0.035  1610.767    
    SLICE_X2Y90          FDCE (Setup_fdce_C_D)       -0.081  1610.686    cpu/regfile/regfile_s_reg[26][45]
  -------------------------------------------------------------------
                         required time                       1610.686    
                         arrival time                         -71.409    
  -------------------------------------------------------------------
                         slack                               1539.277    

Slack (MET) :             1539.369ns  (required time - arrival time)
  Source:                 cpu/pc/PC_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cpu/regfile/regfile_s_reg[12][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1600.000ns  (clk_core rise@1600.000ns - clk_core rise@0.000ns)
  Data Path Delay:        60.395ns  (logic 4.921ns (8.148%)  route 55.474ns (91.852%))
  Logic Levels:           25  (CARRY4=8 LUT2=3 LUT4=2 LUT5=5 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.747ns = ( 1608.747 - 1600.000 ) 
    Source Clock Delay      (SCD):    10.895ns
    Clock Pessimism Removal (CPR):    2.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.880     6.661    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     6.785    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     7.335    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.449    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.563    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.791 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.169     8.960    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.290     9.250 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.645    10.895    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y79         FDCE                                         r  cpu/pc/PC_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y79         FDCE (Prop_fdce_C_Q)         0.456    11.351 r  cpu/pc/PC_o_reg[11]/Q
                         net (fo=5, routed)           1.745    13.096    imem_load/genblk1[44].ircell/iBusAddr_s[0]
    SLICE_X23Y67         LUT5 (Prop_lut5_I4_O)        0.124    13.220 r  imem_load/genblk1[44].ircell/iram_s_reg_0_255_0_0_i_14/O
                         net (fo=288, routed)        11.952    25.172    imem/p_0_in[9]
    SLICE_X39Y18         LUT6 (Prop_lut6_I2_O)        0.124    25.296 f  imem/sum_o_carry__2_i_68/O
                         net (fo=1, routed)           0.000    25.296    imem/sum_o_carry__2_i_68_n_0
    SLICE_X39Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    25.508 f  imem/sum_o_carry__2_i_31/O
                         net (fo=1, routed)           1.028    26.536    imem/sum_o_carry__2_i_31_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.299    26.835 f  imem/sum_o_carry__2_i_14/O
                         net (fo=29, routed)          3.340    30.175    imem/iBusDataRd_s[13]
    SLICE_X17Y77         LUT2 (Prop_lut2_I1_O)        0.124    30.299 r  imem/genblk1[1].ram_s_reg_0_255_56_56_i_4/O
                         net (fo=17, routed)          1.387    31.686    imem/genblk1[1].ram_s_reg_0_255_56_56_i_4_n_0
    SLICE_X26Y78         LUT6 (Prop_lut6_I1_O)        0.124    31.810 r  imem/gpioAdr_o[3]_i_19/O
                         net (fo=6, routed)           0.742    32.552    imem/cpu/aluSel_s[1]
    SLICE_X27Y80         LUT5 (Prop_lut5_I1_O)        0.150    32.702 f  imem/gpioAdr_o[3]_i_11/O
                         net (fo=161, routed)         6.357    39.060    imem/gpioAdr_o[3]_i_20_0
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.352    39.412 f  imem/gpioAdr_o[3]_i_8/O
                         net (fo=19, routed)          4.290    43.702    imem/gpioAdr_o[3]_i_8_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I3_O)        0.332    44.034 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    44.642    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.766 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    57.027    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    57.151 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    57.151    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.552 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    57.552    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.666 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    57.666    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.780 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.780    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.894 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.894    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.008 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    58.008    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.122 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    58.122    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.236 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.236    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.350 r  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    60.320    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    60.470 r  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.939    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    61.267 f  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.429    61.697    imem/csx_s[3]
    SLICE_X21Y88         LUT4 (Prop_lut4_I0_O)        0.119    61.816 r  imem/regfile_s[31][63]_i_42/O
                         net (fo=64, routed)          3.676    65.492    imem/regfile_s[31][63]_i_42_n_0
    SLICE_X11Y69         LUT6 (Prop_lut6_I2_O)        0.332    65.824 r  imem/regfile_s[31][18]_i_8/O
                         net (fo=1, routed)           0.544    66.368    imem/regfile_s[31][18]_i_8_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.124    66.492 r  imem/regfile_s[31][18]_i_3/O
                         net (fo=1, routed)           1.008    67.500    imem/dBusDataRd_s[18]
    SLICE_X13Y80         LUT5 (Prop_lut5_I4_O)        0.124    67.624 r  imem/regfile_s[31][18]_i_1/O
                         net (fo=32, routed)          3.666    71.290    cpu/regfile/D[18]
    SLICE_X1Y79          FDCE                                         r  cpu/regfile/regfile_s_reg[12][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                   1600.000  1600.000 r  
    L16                                               0.000  1600.000 r  clk_i (IN)
                         net (fo=0)                   0.000  1600.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421  1601.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880  1603.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1603.391 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493  1604.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367  1605.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378  1605.630    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100  1605.730 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000  1605.730    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240  1605.970 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008  1606.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243  1607.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.526  1608.746    cpu/regfile/clk_core_s_BUFG
    SLICE_X1Y79          FDCE                                         r  cpu/regfile/regfile_s_reg[12][18]/C
                         clock pessimism              2.043  1610.789    
                         clock uncertainty           -0.035  1610.754    
    SLICE_X1Y79          FDCE (Setup_fdce_C_D)       -0.095  1610.659    cpu/regfile/regfile_s_reg[12][18]
  -------------------------------------------------------------------
                         required time                       1610.659    
                         arrival time                         -71.290    
  -------------------------------------------------------------------
                         slack                               1539.369    

Slack (MET) :             1539.374ns  (required time - arrival time)
  Source:                 cpu/pc/PC_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cpu/regfile/regfile_s_reg[5][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1600.000ns  (clk_core rise@1600.000ns - clk_core rise@0.000ns)
  Data Path Delay:        60.422ns  (logic 4.921ns (8.144%)  route 55.501ns (91.856%))
  Logic Levels:           25  (CARRY4=8 LUT2=3 LUT4=2 LUT5=5 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.751ns = ( 1608.751 - 1600.000 ) 
    Source Clock Delay      (SCD):    10.895ns
    Clock Pessimism Removal (CPR):    2.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.880     6.661    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     6.785    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     7.335    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.449    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.563    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.791 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.169     8.960    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.290     9.250 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.645    10.895    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y79         FDCE                                         r  cpu/pc/PC_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y79         FDCE (Prop_fdce_C_Q)         0.456    11.351 r  cpu/pc/PC_o_reg[11]/Q
                         net (fo=5, routed)           1.745    13.096    imem_load/genblk1[44].ircell/iBusAddr_s[0]
    SLICE_X23Y67         LUT5 (Prop_lut5_I4_O)        0.124    13.220 r  imem_load/genblk1[44].ircell/iram_s_reg_0_255_0_0_i_14/O
                         net (fo=288, routed)        11.952    25.172    imem/p_0_in[9]
    SLICE_X39Y18         LUT6 (Prop_lut6_I2_O)        0.124    25.296 f  imem/sum_o_carry__2_i_68/O
                         net (fo=1, routed)           0.000    25.296    imem/sum_o_carry__2_i_68_n_0
    SLICE_X39Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    25.508 f  imem/sum_o_carry__2_i_31/O
                         net (fo=1, routed)           1.028    26.536    imem/sum_o_carry__2_i_31_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.299    26.835 f  imem/sum_o_carry__2_i_14/O
                         net (fo=29, routed)          3.340    30.175    imem/iBusDataRd_s[13]
    SLICE_X17Y77         LUT2 (Prop_lut2_I1_O)        0.124    30.299 r  imem/genblk1[1].ram_s_reg_0_255_56_56_i_4/O
                         net (fo=17, routed)          1.387    31.686    imem/genblk1[1].ram_s_reg_0_255_56_56_i_4_n_0
    SLICE_X26Y78         LUT6 (Prop_lut6_I1_O)        0.124    31.810 r  imem/gpioAdr_o[3]_i_19/O
                         net (fo=6, routed)           0.742    32.552    imem/cpu/aluSel_s[1]
    SLICE_X27Y80         LUT5 (Prop_lut5_I1_O)        0.150    32.702 f  imem/gpioAdr_o[3]_i_11/O
                         net (fo=161, routed)         6.357    39.060    imem/gpioAdr_o[3]_i_20_0
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.352    39.412 f  imem/gpioAdr_o[3]_i_8/O
                         net (fo=19, routed)          4.290    43.702    imem/gpioAdr_o[3]_i_8_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I3_O)        0.332    44.034 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    44.642    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.766 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    57.027    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    57.151 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    57.151    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.552 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    57.552    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.666 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    57.666    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.780 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.780    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.894 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.894    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.008 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    58.008    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.122 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    58.122    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.236 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.236    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.350 r  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    60.320    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    60.470 r  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.939    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    61.267 f  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.429    61.697    imem/csx_s[3]
    SLICE_X21Y88         LUT4 (Prop_lut4_I0_O)        0.119    61.816 r  imem/regfile_s[31][63]_i_42/O
                         net (fo=64, routed)          3.676    65.492    imem/regfile_s[31][63]_i_42_n_0
    SLICE_X11Y69         LUT6 (Prop_lut6_I2_O)        0.332    65.824 r  imem/regfile_s[31][18]_i_8/O
                         net (fo=1, routed)           0.544    66.368    imem/regfile_s[31][18]_i_8_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.124    66.492 r  imem/regfile_s[31][18]_i_3/O
                         net (fo=1, routed)           1.008    67.500    imem/dBusDataRd_s[18]
    SLICE_X13Y80         LUT5 (Prop_lut5_I4_O)        0.124    67.624 r  imem/regfile_s[31][18]_i_1/O
                         net (fo=32, routed)          3.693    71.317    cpu/regfile/D[18]
    SLICE_X3Y79          FDCE                                         r  cpu/regfile/regfile_s_reg[5][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                   1600.000  1600.000 r  
    L16                                               0.000  1600.000 r  clk_i (IN)
                         net (fo=0)                   0.000  1600.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421  1601.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880  1603.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1603.391 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493  1604.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367  1605.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378  1605.630    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100  1605.730 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000  1605.730    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240  1605.970 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008  1606.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243  1607.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.530  1608.750    cpu/regfile/clk_core_s_BUFG
    SLICE_X3Y79          FDCE                                         r  cpu/regfile/regfile_s_reg[5][18]/C
                         clock pessimism              2.043  1610.793    
                         clock uncertainty           -0.035  1610.758    
    SLICE_X3Y79          FDCE (Setup_fdce_C_D)       -0.067  1610.691    cpu/regfile/regfile_s_reg[5][18]
  -------------------------------------------------------------------
                         required time                       1610.691    
                         arrival time                         -71.317    
  -------------------------------------------------------------------
                         slack                               1539.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 cpu/pc/PC_o_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cpu/pc/PC_o_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.249ns (67.168%)  route 0.122ns (32.832%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.402ns
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    1.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.470    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.175     1.786    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.831    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.912 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.454     2.366    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.457 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.552     3.008    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y82         FDCE                                         r  cpu/pc/PC_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y82         FDCE (Prop_fdce_C_Q)         0.141     3.149 r  cpu/pc/PC_o_reg[24]/Q
                         net (fo=4, routed)           0.122     3.271    imem/PC_o_reg[24]_0
    SLICE_X25Y82         LUT6 (Prop_lut6_I0_O)        0.045     3.316 r  imem/PC_o[21]_i_2/O
                         net (fo=1, routed)           0.000     3.316    imem/PC_o[21]_i_2_n_0
    SLICE_X25Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     3.379 r  imem/PC_o_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.379    cpu/pc/PC_o_reg[24]_1[3]
    SLICE_X25Y82         FDCE                                         r  cpu/pc/PC_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.819     4.402    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y82         FDCE                                         r  cpu/pc/PC_o_reg[24]/C
                         clock pessimism             -1.394     3.008    
    SLICE_X25Y82         FDCE (Hold_fdce_C_D)         0.105     3.113    cpu/pc/PC_o_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.113    
                         arrival time                           3.379    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 cpu/pc/PC_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cpu/pc/PC_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.400ns
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    1.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.470    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.175     1.786    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.831    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.912 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.454     2.366    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.457 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.551     3.007    cpu/pc/clk_core_s_BUFG
    SLICE_X19Y77         FDCE                                         r  cpu/pc/PC_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y77         FDCE (Prop_fdce_C_Q)         0.141     3.148 r  cpu/pc/PC_o_reg[0]/Q
                         net (fo=4, routed)           0.179     3.328    imem/regfile_s_reg[0][0]
    SLICE_X19Y77         LUT6 (Prop_lut6_I0_O)        0.045     3.373 r  imem/PC_o[0]_i_1/O
                         net (fo=1, routed)           0.000     3.373    cpu/pc/PC_o_reg[0]_1
    SLICE_X19Y77         FDCE                                         r  cpu/pc/PC_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.817     4.400    cpu/pc/clk_core_s_BUFG
    SLICE_X19Y77         FDCE                                         r  cpu/pc/PC_o_reg[0]/C
                         clock pessimism             -1.393     3.007    
    SLICE_X19Y77         FDCE (Hold_fdce_C_D)         0.091     3.098    cpu/pc/PC_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.098    
                         arrival time                           3.373    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 cpu/pc/PC_o_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cpu/pc/PC_o_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.256ns (66.165%)  route 0.131ns (33.835%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.406ns
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    1.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.470    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.175     1.786    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.831    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.912 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.454     2.366    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.457 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.555     3.011    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y87         FDCE                                         r  cpu/pc/PC_o_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y87         FDCE (Prop_fdce_C_Q)         0.141     3.152 r  cpu/pc/PC_o_reg[41]/Q
                         net (fo=4, routed)           0.131     3.283    imem/PC_o_reg[44]_3
    SLICE_X25Y87         LUT6 (Prop_lut6_I0_O)        0.045     3.328 r  imem/PC_o[41]_i_5/O
                         net (fo=1, routed)           0.000     3.328    imem/PC_o[41]_i_5_n_0
    SLICE_X25Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.398 r  imem/PC_o_reg[41]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.398    cpu/pc/PC_o_reg[44]_1[0]
    SLICE_X25Y87         FDCE                                         r  cpu/pc/PC_o_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.823     4.406    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y87         FDCE                                         r  cpu/pc/PC_o_reg[41]/C
                         clock pessimism             -1.395     3.011    
    SLICE_X25Y87         FDCE (Hold_fdce_C_D)         0.105     3.116    cpu/pc/PC_o_reg[41]
  -------------------------------------------------------------------
                         required time                         -3.116    
                         arrival time                           3.398    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 cpu/pc/PC_o_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cpu/pc/PC_o_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.251ns (61.735%)  route 0.156ns (38.265%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    1.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.470    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.175     1.786    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.831    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.912 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.454     2.366    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.457 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.551     3.007    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y81         FDCE                                         r  cpu/pc/PC_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y81         FDCE (Prop_fdce_C_Q)         0.141     3.148 r  cpu/pc/PC_o_reg[18]/Q
                         net (fo=4, routed)           0.156     3.304    imem/PC_o_reg[20]_2
    SLICE_X25Y81         LUT6 (Prop_lut6_I0_O)        0.045     3.349 r  imem/PC_o[17]_i_4/O
                         net (fo=1, routed)           0.000     3.349    imem/PC_o[17]_i_4_n_0
    SLICE_X25Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     3.414 r  imem/PC_o_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.414    cpu/pc/PC_o_reg[20]_1[1]
    SLICE_X25Y81         FDCE                                         r  cpu/pc/PC_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.818     4.401    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y81         FDCE                                         r  cpu/pc/PC_o_reg[18]/C
                         clock pessimism             -1.394     3.007    
    SLICE_X25Y81         FDCE (Hold_fdce_C_D)         0.105     3.112    cpu/pc/PC_o_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.112    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 cpu/pc/PC_o_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cpu/pc/PC_o_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.409ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    1.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.470    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.175     1.786    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.831    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.912 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.454     2.366    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.457 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.557     3.013    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y90         FDCE                                         r  cpu/pc/PC_o_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y90         FDCE (Prop_fdce_C_Q)         0.141     3.154 r  cpu/pc/PC_o_reg[56]/Q
                         net (fo=4, routed)           0.170     3.325    imem/PC_o_reg[56]_0
    SLICE_X25Y90         LUT6 (Prop_lut6_I0_O)        0.045     3.370 r  imem/PC_o[53]_i_2/O
                         net (fo=1, routed)           0.000     3.370    imem/PC_o[53]_i_2_n_0
    SLICE_X25Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     3.433 r  imem/PC_o_reg[53]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.433    cpu/pc/PC_o_reg[56]_1[3]
    SLICE_X25Y90         FDCE                                         r  cpu/pc/PC_o_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.826     4.409    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y90         FDCE                                         r  cpu/pc/PC_o_reg[56]/C
                         clock pessimism             -1.396     3.013    
    SLICE_X25Y90         FDCE (Hold_fdce_C_D)         0.105     3.118    cpu/pc/PC_o_reg[56]
  -------------------------------------------------------------------
                         required time                         -3.118    
                         arrival time                           3.433    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 cpu/pc/PC_o_reg[52]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cpu/pc/PC_o_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.408ns
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    1.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.470    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.175     1.786    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.831    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.912 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.454     2.366    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.457 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.556     3.012    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y89         FDCE                                         r  cpu/pc/PC_o_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y89         FDCE (Prop_fdce_C_Q)         0.141     3.153 r  cpu/pc/PC_o_reg[52]/Q
                         net (fo=4, routed)           0.170     3.324    imem/PC_o_reg[52]_0
    SLICE_X25Y89         LUT6 (Prop_lut6_I0_O)        0.045     3.369 r  imem/PC_o[49]_i_2/O
                         net (fo=1, routed)           0.000     3.369    imem/PC_o[49]_i_2_n_0
    SLICE_X25Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     3.432 r  imem/PC_o_reg[49]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.432    cpu/pc/PC_o_reg[52]_1[3]
    SLICE_X25Y89         FDCE                                         r  cpu/pc/PC_o_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.825     4.408    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y89         FDCE                                         r  cpu/pc/PC_o_reg[52]/C
                         clock pessimism             -1.396     3.012    
    SLICE_X25Y89         FDCE (Hold_fdce_C_D)         0.105     3.117    cpu/pc/PC_o_reg[52]
  -------------------------------------------------------------------
                         required time                         -3.117    
                         arrival time                           3.432    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 cpu/pc/PC_o_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cpu/pc/PC_o_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.399ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    1.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.470    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.175     1.786    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.831    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.912 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.454     2.366    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.457 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.549     3.005    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y79         FDCE                                         r  cpu/pc/PC_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y79         FDCE (Prop_fdce_C_Q)         0.141     3.146 r  cpu/pc/PC_o_reg[12]/Q
                         net (fo=5, routed)           0.170     3.317    imem/iBusAddr_s[10]
    SLICE_X25Y79         LUT6 (Prop_lut6_I0_O)        0.045     3.362 r  imem/PC_o[9]_i_2/O
                         net (fo=1, routed)           0.000     3.362    imem/PC_o[9]_i_2_n_0
    SLICE_X25Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     3.425 r  imem/PC_o_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.425    cpu/pc/PC_o_reg[12]_0[3]
    SLICE_X25Y79         FDCE                                         r  cpu/pc/PC_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.816     4.399    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y79         FDCE                                         r  cpu/pc/PC_o_reg[12]/C
                         clock pessimism             -1.394     3.005    
    SLICE_X25Y79         FDCE (Hold_fdce_C_D)         0.105     3.110    cpu/pc/PC_o_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.110    
                         arrival time                           3.425    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 cpu/pc/PC_o_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cpu/pc/PC_o_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    1.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.470    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.175     1.786    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.831    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.912 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.454     2.366    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.457 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.551     3.007    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y81         FDCE                                         r  cpu/pc/PC_o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y81         FDCE (Prop_fdce_C_Q)         0.141     3.148 r  cpu/pc/PC_o_reg[20]/Q
                         net (fo=4, routed)           0.170     3.319    imem/PC_o_reg[20]_0
    SLICE_X25Y81         LUT6 (Prop_lut6_I0_O)        0.045     3.364 r  imem/PC_o[17]_i_2/O
                         net (fo=1, routed)           0.000     3.364    imem/PC_o[17]_i_2_n_0
    SLICE_X25Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     3.427 r  imem/PC_o_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.427    cpu/pc/PC_o_reg[20]_1[3]
    SLICE_X25Y81         FDCE                                         r  cpu/pc/PC_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.818     4.401    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y81         FDCE                                         r  cpu/pc/PC_o_reg[20]/C
                         clock pessimism             -1.394     3.007    
    SLICE_X25Y81         FDCE (Hold_fdce_C_D)         0.105     3.112    cpu/pc/PC_o_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.112    
                         arrival time                           3.427    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 cpu/pc/PC_o_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cpu/pc/PC_o_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.405ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    1.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.470    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.175     1.786    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.831    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.912 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.454     2.366    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.457 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.554     3.010    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y85         FDCE                                         r  cpu/pc/PC_o_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y85         FDCE (Prop_fdce_C_Q)         0.141     3.151 r  cpu/pc/PC_o_reg[36]/Q
                         net (fo=4, routed)           0.170     3.322    imem/PC_o_reg[36]_1
    SLICE_X25Y85         LUT6 (Prop_lut6_I0_O)        0.045     3.367 r  imem/PC_o[33]_i_2/O
                         net (fo=1, routed)           0.000     3.367    imem/PC_o[33]_i_2_n_0
    SLICE_X25Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     3.430 r  imem/PC_o_reg[33]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.430    cpu/pc/PC_o_reg[36]_1[3]
    SLICE_X25Y85         FDCE                                         r  cpu/pc/PC_o_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.822     4.405    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y85         FDCE                                         r  cpu/pc/PC_o_reg[36]/C
                         clock pessimism             -1.395     3.010    
    SLICE_X25Y85         FDCE (Hold_fdce_C_D)         0.105     3.115    cpu/pc/PC_o_reg[36]
  -------------------------------------------------------------------
                         required time                         -3.115    
                         arrival time                           3.430    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 cpu/pc/PC_o_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cpu/pc/PC_o_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.406ns
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    1.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.470    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.175     1.786    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.831    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.912 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.454     2.366    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.457 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.555     3.011    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y87         FDCE                                         r  cpu/pc/PC_o_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y87         FDCE (Prop_fdce_C_Q)         0.141     3.152 r  cpu/pc/PC_o_reg[44]/Q
                         net (fo=4, routed)           0.170     3.323    imem/PC_o_reg[44]_0
    SLICE_X25Y87         LUT6 (Prop_lut6_I0_O)        0.045     3.368 r  imem/PC_o[41]_i_2/O
                         net (fo=1, routed)           0.000     3.368    imem/PC_o[41]_i_2_n_0
    SLICE_X25Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     3.431 r  imem/PC_o_reg[41]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.431    cpu/pc/PC_o_reg[44]_1[3]
    SLICE_X25Y87         FDCE                                         r  cpu/pc/PC_o_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.823     4.406    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y87         FDCE                                         r  cpu/pc/PC_o_reg[44]/C
                         clock pessimism             -1.395     3.011    
    SLICE_X25Y87         FDCE (Hold_fdce_C_D)         0.105     3.116    cpu/pc/PC_o_reg[44]
  -------------------------------------------------------------------
                         required time                         -3.116    
                         arrival time                           3.431    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_core
Waveform(ns):       { 0.000 800.000 }
Period(ns):         1600.000
Sources:            { cgu/clk_core_o }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         1600.000    1597.845   BUFGCTRL_X0Y0  clk_core_s_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         1600.000    1599.000   SLICE_X43Y60   asGpio/mygpio/cs_o_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         1600.000    1599.000   SLICE_X36Y62   asGpio/mygpio/gpioAdr_o_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         1600.000    1599.000   SLICE_X29Y88   asGpio/mygpio/gpioAdr_o_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         1600.000    1599.000   SLICE_X36Y62   asGpio/mygpio/gpioAdr_o_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         1600.000    1599.000   SLICE_X35Y73   asGpio/mygpio/gpioAdr_o_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         1600.000    1599.000   SLICE_X29Y74   asGpio/mygpio/gpio_o_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         1600.000    1599.000   SLICE_X43Y61   asGpio/mygpio/gpio_o_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         1600.000    1599.000   SLICE_X43Y87   asGpio/mygpio/gpio_o_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         1600.000    1599.000   SLICE_X43Y87   asGpio/mygpio/gpio_o_reg[3]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         800.000     798.750    SLICE_X28Y76   asDMem/genblk1[1].ram_s_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         800.000     798.750    SLICE_X28Y76   asDMem/genblk1[1].ram_s_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         800.000     798.750    SLICE_X28Y76   asDMem/genblk1[1].ram_s_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         800.000     798.750    SLICE_X28Y76   asDMem/genblk1[1].ram_s_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         800.000     798.750    SLICE_X28Y76   asDMem/genblk1[1].ram_s_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         800.000     798.750    SLICE_X28Y76   asDMem/genblk1[1].ram_s_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         800.000     798.750    SLICE_X28Y76   asDMem/genblk1[1].ram_s_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         800.000     798.750    SLICE_X28Y76   asDMem/genblk1[1].ram_s_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         800.000     798.750    SLICE_X34Y97   asDMem/genblk1[1].ram_s_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         800.000     798.750    SLICE_X34Y97   asDMem/genblk1[1].ram_s_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         800.000     798.750    SLICE_X28Y76   asDMem/genblk1[1].ram_s_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         800.000     798.750    SLICE_X28Y76   asDMem/genblk1[1].ram_s_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         800.000     798.750    SLICE_X28Y76   asDMem/genblk1[1].ram_s_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         800.000     798.750    SLICE_X28Y76   asDMem/genblk1[1].ram_s_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         800.000     798.750    SLICE_X28Y76   asDMem/genblk1[1].ram_s_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         800.000     798.750    SLICE_X28Y76   asDMem/genblk1[1].ram_s_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         800.000     798.750    SLICE_X28Y76   asDMem/genblk1[1].ram_s_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         800.000     798.750    SLICE_X28Y76   asDMem/genblk1[1].ram_s_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         800.000     798.750    SLICE_X34Y97   asDMem/genblk1[1].ram_s_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         800.000     798.750    SLICE_X34Y97   asDMem/genblk1[1].ram_s_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_tck_pin
  To Clock:  sys_tck_pin

Setup :            0  Failing Endpoints,  Worst Slack      396.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      399.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             396.680ns  (required time - arrival time)
  Source:                 as_jtag/genblk1[3].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            as_jtag/tdo_3rd_s_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             sys_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (sys_tck_pin fall@400.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.952ns (29.243%)  route 2.303ns (70.757%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 404.845 - 400.000 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.753     5.349    as_jtag/genblk1[3].ircell/tck_i_IBUF_BUFG
    SLICE_X39Y47         FDCE                                         r  as_jtag/genblk1[3].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDCE (Prop_fdce_C_Q)         0.456     5.805 f  as_jtag/genblk1[3].ircell/data_out_s_reg/Q
                         net (fo=3, routed)           0.668     6.474    as_jtag/genblk1[4].ircell/inter_s_reg_2[3]
    SLICE_X39Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.598 f  as_jtag/genblk1[4].ircell/inter_s_i_4/O
                         net (fo=6, routed)           0.752     7.349    as_jtag/idcode/genblk1[31].ircell/tdo_3rd_s_i_3_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124     7.473 r  as_jtag/idcode/genblk1[31].ircell/tdo_3rd_s_i_6/O
                         net (fo=1, routed)           0.580     8.053    as_jtag/tapc/tdo_3rd_s_reg
    SLICE_X41Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.177 r  as_jtag/tapc/tdo_3rd_s_i_3/O
                         net (fo=1, routed)           0.304     8.481    as_jtag/genblk1[0].ircell/tdo_3rd_s_reg
    SLICE_X43Y48         LUT2 (Prop_lut2_I1_O)        0.124     8.605 r  as_jtag/genblk1[0].ircell/tdo_3rd_s_i_1/O
                         net (fo=1, routed)           0.000     8.605    as_jtag/tdo_2nd_s
    SLICE_X43Y48         FDCE                                         r  as_jtag/tdo_3rd_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin fall edge)
                                                    400.000   400.000 f  
    V12                                               0.000   400.000 f  tck_i (IN)
                         net (fo=0)                   0.000   400.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.462   401.462 f  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.715   403.176    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   403.267 f  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.577   404.845    as_jtag/tck_i_IBUF_BUFG
    SLICE_X43Y48         FDCE                                         r  as_jtag/tdo_3rd_s_reg/C  (IS_INVERTED)
                         clock pessimism              0.444   405.288    
                         clock uncertainty           -0.035   405.253    
    SLICE_X43Y48         FDCE (Setup_fdce_C_D)        0.032   405.285    as_jtag/tdo_3rd_s_reg
  -------------------------------------------------------------------
                         required time                        405.285    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                396.680    

Slack (MET) :             397.539ns  (required time - arrival time)
  Source:                 as_jtag/tapc/FSM_sequential_state_s_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            as_jtag/tdo_ena_n_s_reg/D
                            (falling edge-triggered cell FDPE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             sys_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (sys_tck_pin fall@400.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 0.715ns (32.926%)  route 1.457ns (67.074%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 404.832 - 400.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.755     5.351    as_jtag/tapc/tck_i_IBUF_BUFG
    SLICE_X40Y48         FDPE                                         r  as_jtag/tapc/FSM_sequential_state_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDPE (Prop_fdpe_C_Q)         0.419     5.770 r  as_jtag/tapc/FSM_sequential_state_s_reg[3]/Q
                         net (fo=16, routed)          0.929     6.700    as_jtag/tapc/state_s[3]
    SLICE_X39Y48         LUT4 (Prop_lut4_I3_O)        0.296     6.996 r  as_jtag/tapc/tdo_ena_n_s_i_1/O
                         net (fo=1, routed)           0.527     7.523    as_jtag/tapc_n_1
    SLICE_X39Y55         FDPE                                         r  as_jtag/tdo_ena_n_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin fall edge)
                                                    400.000   400.000 f  
    V12                                               0.000   400.000 f  tck_i (IN)
                         net (fo=0)                   0.000   400.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.462   401.462 f  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.715   403.176    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   403.267 f  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.565   404.832    as_jtag/tck_i_IBUF_BUFG
    SLICE_X39Y55         FDPE                                         r  as_jtag/tdo_ena_n_s_reg/C  (IS_INVERTED)
                         clock pessimism              0.329   405.161    
                         clock uncertainty           -0.035   405.126    
    SLICE_X39Y55         FDPE (Setup_fdpe_C_D)       -0.064   405.062    as_jtag/tdo_ena_n_s_reg
  -------------------------------------------------------------------
                         required time                        405.062    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                397.539    

Slack (MET) :             792.854ns  (required time - arrival time)
  Source:                 as_jtag/genblk1[7].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            imem_load/genblk1[10].ircell/data_out_s_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             sys_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            800.000ns  (sys_tck_pin rise@800.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        6.665ns  (logic 0.704ns (10.563%)  route 5.961ns (89.437%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 804.767 - 800.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.755     5.351    as_jtag/genblk1[7].ircell/tck_i_IBUF_BUFG
    SLICE_X41Y47         FDPE                                         r  as_jtag/genblk1[7].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.807 r  as_jtag/genblk1[7].ircell/data_out_s_reg/Q
                         net (fo=7, routed)           1.134     6.941    as_jtag/genblk1[4].ircell/inter_s_reg_2[6]
    SLICE_X39Y47         LUT4 (Prop_lut4_I3_O)        0.124     7.065 r  as_jtag/genblk1[4].ircell/inter_s_i_3__2/O
                         net (fo=6, routed)           0.953     8.018    as_jtag/tapc/inter_s_reg_12
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.142 r  as_jtag/tapc/data_out_s_i_1__0/O
                         net (fo=46, routed)          3.874    12.016    imem_load/genblk1[10].ircell/dr_upd_i
    SLICE_X19Y42         FDCE                                         r  imem_load/genblk1[10].ircell/data_out_s_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                    800.000   800.000 r  
    V12                                               0.000   800.000 r  tck_i (IN)
                         net (fo=0)                   0.000   800.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.462   801.462 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.715   803.176    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   803.267 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.499   804.767    imem_load/genblk1[10].ircell/tck_i_IBUF_BUFG
    SLICE_X19Y42         FDCE                                         r  imem_load/genblk1[10].ircell/data_out_s_reg/C
                         clock pessimism              0.343   805.110    
                         clock uncertainty           -0.035   805.075    
    SLICE_X19Y42         FDCE (Setup_fdce_C_CE)      -0.205   804.870    imem_load/genblk1[10].ircell/data_out_s_reg
  -------------------------------------------------------------------
                         required time                        804.870    
                         arrival time                         -12.016    
  -------------------------------------------------------------------
                         slack                                792.854    

Slack (MET) :             792.899ns  (required time - arrival time)
  Source:                 as_jtag/genblk1[7].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            imem_load/genblk1[12].ircell/data_out_s_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             sys_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            800.000ns  (sys_tck_pin rise@800.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 0.704ns (10.635%)  route 5.915ns (89.365%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 804.767 - 800.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.755     5.351    as_jtag/genblk1[7].ircell/tck_i_IBUF_BUFG
    SLICE_X41Y47         FDPE                                         r  as_jtag/genblk1[7].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.807 r  as_jtag/genblk1[7].ircell/data_out_s_reg/Q
                         net (fo=7, routed)           1.134     6.941    as_jtag/genblk1[4].ircell/inter_s_reg_2[6]
    SLICE_X39Y47         LUT4 (Prop_lut4_I3_O)        0.124     7.065 r  as_jtag/genblk1[4].ircell/inter_s_i_3__2/O
                         net (fo=6, routed)           0.953     8.018    as_jtag/tapc/inter_s_reg_12
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.142 r  as_jtag/tapc/data_out_s_i_1__0/O
                         net (fo=46, routed)          3.828    11.971    imem_load/genblk1[12].ircell/dr_upd_i
    SLICE_X18Y42         FDCE                                         r  imem_load/genblk1[12].ircell/data_out_s_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                    800.000   800.000 r  
    V12                                               0.000   800.000 r  tck_i (IN)
                         net (fo=0)                   0.000   800.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.462   801.462 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.715   803.176    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   803.267 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.499   804.767    imem_load/genblk1[12].ircell/tck_i_IBUF_BUFG
    SLICE_X18Y42         FDCE                                         r  imem_load/genblk1[12].ircell/data_out_s_reg/C
                         clock pessimism              0.343   805.110    
                         clock uncertainty           -0.035   805.075    
    SLICE_X18Y42         FDCE (Setup_fdce_C_CE)      -0.205   804.870    imem_load/genblk1[12].ircell/data_out_s_reg
  -------------------------------------------------------------------
                         required time                        804.870    
                         arrival time                         -11.971    
  -------------------------------------------------------------------
                         slack                                792.899    

Slack (MET) :             792.899ns  (required time - arrival time)
  Source:                 as_jtag/genblk1[7].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            imem_load/genblk1[9].ircell/data_out_s_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             sys_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            800.000ns  (sys_tck_pin rise@800.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 0.704ns (10.635%)  route 5.915ns (89.365%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 804.767 - 800.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.755     5.351    as_jtag/genblk1[7].ircell/tck_i_IBUF_BUFG
    SLICE_X41Y47         FDPE                                         r  as_jtag/genblk1[7].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.807 r  as_jtag/genblk1[7].ircell/data_out_s_reg/Q
                         net (fo=7, routed)           1.134     6.941    as_jtag/genblk1[4].ircell/inter_s_reg_2[6]
    SLICE_X39Y47         LUT4 (Prop_lut4_I3_O)        0.124     7.065 r  as_jtag/genblk1[4].ircell/inter_s_i_3__2/O
                         net (fo=6, routed)           0.953     8.018    as_jtag/tapc/inter_s_reg_12
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.142 r  as_jtag/tapc/data_out_s_i_1__0/O
                         net (fo=46, routed)          3.828    11.971    imem_load/genblk1[9].ircell/dr_upd_i
    SLICE_X18Y42         FDCE                                         r  imem_load/genblk1[9].ircell/data_out_s_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                    800.000   800.000 r  
    V12                                               0.000   800.000 r  tck_i (IN)
                         net (fo=0)                   0.000   800.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.462   801.462 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.715   803.176    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   803.267 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.499   804.767    imem_load/genblk1[9].ircell/tck_i_IBUF_BUFG
    SLICE_X18Y42         FDCE                                         r  imem_load/genblk1[9].ircell/data_out_s_reg/C
                         clock pessimism              0.343   805.110    
                         clock uncertainty           -0.035   805.075    
    SLICE_X18Y42         FDCE (Setup_fdce_C_CE)      -0.205   804.870    imem_load/genblk1[9].ircell/data_out_s_reg
  -------------------------------------------------------------------
                         required time                        804.870    
                         arrival time                         -11.971    
  -------------------------------------------------------------------
                         slack                                792.899    

Slack (MET) :             792.994ns  (required time - arrival time)
  Source:                 as_jtag/genblk1[7].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            imem_load/genblk1[14].ircell/data_out_s_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             sys_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            800.000ns  (sys_tck_pin rise@800.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        6.525ns  (logic 0.704ns (10.790%)  route 5.821ns (89.210%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 804.768 - 800.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.755     5.351    as_jtag/genblk1[7].ircell/tck_i_IBUF_BUFG
    SLICE_X41Y47         FDPE                                         r  as_jtag/genblk1[7].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.807 r  as_jtag/genblk1[7].ircell/data_out_s_reg/Q
                         net (fo=7, routed)           1.134     6.941    as_jtag/genblk1[4].ircell/inter_s_reg_2[6]
    SLICE_X39Y47         LUT4 (Prop_lut4_I3_O)        0.124     7.065 r  as_jtag/genblk1[4].ircell/inter_s_i_3__2/O
                         net (fo=6, routed)           0.953     8.018    as_jtag/tapc/inter_s_reg_12
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.142 r  as_jtag/tapc/data_out_s_i_1__0/O
                         net (fo=46, routed)          3.734    11.876    imem_load/genblk1[14].ircell/dr_upd_i
    SLICE_X18Y43         FDCE                                         r  imem_load/genblk1[14].ircell/data_out_s_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                    800.000   800.000 r  
    V12                                               0.000   800.000 r  tck_i (IN)
                         net (fo=0)                   0.000   800.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.462   801.462 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.715   803.176    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   803.267 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.500   804.768    imem_load/genblk1[14].ircell/tck_i_IBUF_BUFG
    SLICE_X18Y43         FDCE                                         r  imem_load/genblk1[14].ircell/data_out_s_reg/C
                         clock pessimism              0.343   805.111    
                         clock uncertainty           -0.035   805.076    
    SLICE_X18Y43         FDCE (Setup_fdce_C_CE)      -0.205   804.871    imem_load/genblk1[14].ircell/data_out_s_reg
  -------------------------------------------------------------------
                         required time                        804.871    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                792.994    

Slack (MET) :             793.121ns  (required time - arrival time)
  Source:                 as_jtag/genblk1[7].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            imem_load/genblk1[28].ircell/data_out_s_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             sys_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            800.000ns  (sys_tck_pin rise@800.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        6.374ns  (logic 0.704ns (11.044%)  route 5.670ns (88.956%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 804.758 - 800.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.755     5.351    as_jtag/genblk1[7].ircell/tck_i_IBUF_BUFG
    SLICE_X41Y47         FDPE                                         r  as_jtag/genblk1[7].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.807 r  as_jtag/genblk1[7].ircell/data_out_s_reg/Q
                         net (fo=7, routed)           1.134     6.941    as_jtag/genblk1[4].ircell/inter_s_reg_2[6]
    SLICE_X39Y47         LUT4 (Prop_lut4_I3_O)        0.124     7.065 r  as_jtag/genblk1[4].ircell/inter_s_i_3__2/O
                         net (fo=6, routed)           0.953     8.018    as_jtag/tapc/inter_s_reg_12
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.142 r  as_jtag/tapc/data_out_s_i_1__0/O
                         net (fo=46, routed)          3.583    11.726    imem_load/genblk1[28].ircell/dr_upd_i
    SLICE_X17Y51         FDCE                                         r  imem_load/genblk1[28].ircell/data_out_s_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                    800.000   800.000 r  
    V12                                               0.000   800.000 r  tck_i (IN)
                         net (fo=0)                   0.000   800.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.462   801.462 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.715   803.176    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   803.267 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.491   804.758    imem_load/genblk1[28].ircell/tck_i_IBUF_BUFG
    SLICE_X17Y51         FDCE                                         r  imem_load/genblk1[28].ircell/data_out_s_reg/C
                         clock pessimism              0.329   805.087    
                         clock uncertainty           -0.035   805.052    
    SLICE_X17Y51         FDCE (Setup_fdce_C_CE)      -0.205   804.847    imem_load/genblk1[28].ircell/data_out_s_reg
  -------------------------------------------------------------------
                         required time                        804.847    
                         arrival time                         -11.726    
  -------------------------------------------------------------------
                         slack                                793.121    

Slack (MET) :             793.164ns  (required time - arrival time)
  Source:                 as_jtag/genblk1[7].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            imem_load/genblk1[8].ircell/data_out_s_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             sys_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            800.000ns  (sys_tck_pin rise@800.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        6.354ns  (logic 0.704ns (11.079%)  route 5.650ns (88.921%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 804.767 - 800.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.755     5.351    as_jtag/genblk1[7].ircell/tck_i_IBUF_BUFG
    SLICE_X41Y47         FDPE                                         r  as_jtag/genblk1[7].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.807 r  as_jtag/genblk1[7].ircell/data_out_s_reg/Q
                         net (fo=7, routed)           1.134     6.941    as_jtag/genblk1[4].ircell/inter_s_reg_2[6]
    SLICE_X39Y47         LUT4 (Prop_lut4_I3_O)        0.124     7.065 r  as_jtag/genblk1[4].ircell/inter_s_i_3__2/O
                         net (fo=6, routed)           0.953     8.018    as_jtag/tapc/inter_s_reg_12
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.142 r  as_jtag/tapc/data_out_s_i_1__0/O
                         net (fo=46, routed)          3.563    11.706    imem_load/genblk1[8].ircell/dr_upd_i
    SLICE_X21Y44         FDCE                                         r  imem_load/genblk1[8].ircell/data_out_s_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                    800.000   800.000 r  
    V12                                               0.000   800.000 r  tck_i (IN)
                         net (fo=0)                   0.000   800.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.462   801.462 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.715   803.176    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   803.267 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.499   804.767    imem_load/genblk1[8].ircell/tck_i_IBUF_BUFG
    SLICE_X21Y44         FDCE                                         r  imem_load/genblk1[8].ircell/data_out_s_reg/C
                         clock pessimism              0.343   805.110    
                         clock uncertainty           -0.035   805.075    
    SLICE_X21Y44         FDCE (Setup_fdce_C_CE)      -0.205   804.870    imem_load/genblk1[8].ircell/data_out_s_reg
  -------------------------------------------------------------------
                         required time                        804.870    
                         arrival time                         -11.706    
  -------------------------------------------------------------------
                         slack                                793.164    

Slack (MET) :             793.190ns  (required time - arrival time)
  Source:                 as_jtag/genblk1[7].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            imem_load/genblk1[31].ircell/data_out_s_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             sys_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            800.000ns  (sys_tck_pin rise@800.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        6.330ns  (logic 0.704ns (11.122%)  route 5.626ns (88.878%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 804.768 - 800.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.755     5.351    as_jtag/genblk1[7].ircell/tck_i_IBUF_BUFG
    SLICE_X41Y47         FDPE                                         r  as_jtag/genblk1[7].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.807 r  as_jtag/genblk1[7].ircell/data_out_s_reg/Q
                         net (fo=7, routed)           1.134     6.941    as_jtag/genblk1[4].ircell/inter_s_reg_2[6]
    SLICE_X39Y47         LUT4 (Prop_lut4_I3_O)        0.124     7.065 r  as_jtag/genblk1[4].ircell/inter_s_i_3__2/O
                         net (fo=6, routed)           0.953     8.018    as_jtag/tapc/inter_s_reg_12
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.142 r  as_jtag/tapc/data_out_s_i_1__0/O
                         net (fo=46, routed)          3.539    11.681    imem_load/genblk1[31].ircell/dr_upd_i
    SLICE_X18Y44         FDCE                                         r  imem_load/genblk1[31].ircell/data_out_s_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                    800.000   800.000 r  
    V12                                               0.000   800.000 r  tck_i (IN)
                         net (fo=0)                   0.000   800.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.462   801.462 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.715   803.176    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   803.267 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.500   804.768    imem_load/genblk1[31].ircell/tck_i_IBUF_BUFG
    SLICE_X18Y44         FDCE                                         r  imem_load/genblk1[31].ircell/data_out_s_reg/C
                         clock pessimism              0.343   805.111    
                         clock uncertainty           -0.035   805.076    
    SLICE_X18Y44         FDCE (Setup_fdce_C_CE)      -0.205   804.871    imem_load/genblk1[31].ircell/data_out_s_reg
  -------------------------------------------------------------------
                         required time                        804.871    
                         arrival time                         -11.681    
  -------------------------------------------------------------------
                         slack                                793.190    

Slack (MET) :             793.280ns  (required time - arrival time)
  Source:                 as_jtag/genblk1[7].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            imem_load/genblk1[13].ircell/data_out_s_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             sys_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            800.000ns  (sys_tck_pin rise@800.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        6.333ns  (logic 0.704ns (11.116%)  route 5.629ns (88.884%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 804.762 - 800.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.755     5.351    as_jtag/genblk1[7].ircell/tck_i_IBUF_BUFG
    SLICE_X41Y47         FDPE                                         r  as_jtag/genblk1[7].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.807 r  as_jtag/genblk1[7].ircell/data_out_s_reg/Q
                         net (fo=7, routed)           1.134     6.941    as_jtag/genblk1[4].ircell/inter_s_reg_2[6]
    SLICE_X39Y47         LUT4 (Prop_lut4_I3_O)        0.124     7.065 r  as_jtag/genblk1[4].ircell/inter_s_i_3__2/O
                         net (fo=6, routed)           0.953     8.018    as_jtag/tapc/inter_s_reg_12
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.142 r  as_jtag/tapc/data_out_s_i_1__0/O
                         net (fo=46, routed)          3.542    11.685    imem_load/genblk1[13].ircell/dr_upd_i
    SLICE_X22Y42         FDCE                                         r  imem_load/genblk1[13].ircell/data_out_s_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                    800.000   800.000 r  
    V12                                               0.000   800.000 r  tck_i (IN)
                         net (fo=0)                   0.000   800.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.462   801.462 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.715   803.176    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   803.267 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.494   804.762    imem_load/genblk1[13].ircell/tck_i_IBUF_BUFG
    SLICE_X22Y42         FDCE                                         r  imem_load/genblk1[13].ircell/data_out_s_reg/C
                         clock pessimism              0.444   805.205    
                         clock uncertainty           -0.035   805.170    
    SLICE_X22Y42         FDCE (Setup_fdce_C_CE)      -0.205   804.965    imem_load/genblk1[13].ircell/data_out_s_reg
  -------------------------------------------------------------------
                         required time                        804.965    
                         arrival time                         -11.685    
  -------------------------------------------------------------------
                         slack                                793.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 imem_load/genblk1[32].ircell/inter_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            imem_load/genblk1[32].ircell/data_out_s_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             sys_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_tck_pin rise@0.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.136%)  route 0.298ns (67.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.564     1.753    imem_load/genblk1[32].ircell/tck_i_IBUF_BUFG
    SLICE_X18Y48         FDCE                                         r  imem_load/genblk1[32].ircell/inter_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDCE (Prop_fdce_C_Q)         0.141     1.894 r  imem_load/genblk1[32].ircell/inter_s_reg/Q
                         net (fo=2, routed)           0.298     2.192    imem_load/genblk1[32].ircell/ser_s_33
    SLICE_X23Y47         FDCE                                         r  imem_load/genblk1[32].ircell/data_out_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.461    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.490 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.829     2.319    imem_load/genblk1[32].ircell/tck_i_IBUF_BUFG
    SLICE_X23Y47         FDCE                                         r  imem_load/genblk1[32].ircell/data_out_s_reg/C
                         clock pessimism             -0.305     2.014    
    SLICE_X23Y47         FDCE (Hold_fdce_C_D)         0.070     2.084    imem_load/genblk1[32].ircell/data_out_s_reg
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 imem_load/genblk1[34].ircell/inter_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            imem_load/genblk1[35].ircell/inter_s_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             sys_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_tck_pin rise@0.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.507%)  route 0.297ns (61.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.561     1.750    imem_load/genblk1[34].ircell/tck_i_IBUF_BUFG
    SLICE_X22Y48         FDCE                                         r  imem_load/genblk1[34].ircell/inter_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDCE (Prop_fdce_C_Q)         0.141     1.891 r  imem_load/genblk1[34].ircell/inter_s_reg/Q
                         net (fo=1, routed)           0.297     2.188    imem_load/genblk1[34].ircell/ser_s_35
    SLICE_X18Y52         LUT2 (Prop_lut2_I0_O)        0.045     2.233 r  imem_load/genblk1[34].ircell/inter_s_i_1__79/O
                         net (fo=1, routed)           0.000     2.233    imem_load/genblk1[35].ircell/inter_s_reg_1
    SLICE_X18Y52         FDCE                                         r  imem_load/genblk1[35].ircell/inter_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.461    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.490 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.831     2.321    imem_load/genblk1[35].ircell/tck_i_IBUF_BUFG
    SLICE_X18Y52         FDCE                                         r  imem_load/genblk1[35].ircell/inter_s_reg/C
                         clock pessimism             -0.300     2.021    
    SLICE_X18Y52         FDCE (Hold_fdce_C_D)         0.092     2.113    imem_load/genblk1[35].ircell/inter_s_reg
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 as_jtag/tapc/FSM_sequential_state_s_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            as_jtag/idcode/genblk1[3].ircell/inter_s_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             sys_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_tck_pin rise@0.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.189ns (35.033%)  route 0.350ns (64.967%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.593     1.782    as_jtag/tapc/tck_i_IBUF_BUFG
    SLICE_X40Y48         FDPE                                         r  as_jtag/tapc/FSM_sequential_state_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.923 r  as_jtag/tapc/FSM_sequential_state_s_reg[2]/Q
                         net (fo=48, routed)          0.350     2.274    as_jtag/tapc/state_s[2]
    SLICE_X43Y52         LUT4 (Prop_lut4_I0_O)        0.048     2.322 r  as_jtag/tapc/inter_s_i_1__15/O
                         net (fo=1, routed)           0.000     2.322    as_jtag/idcode/genblk1[3].ircell/inter_s_reg_0
    SLICE_X43Y52         FDCE                                         r  as_jtag/idcode/genblk1[3].ircell/inter_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.461    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.490 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.861     2.351    as_jtag/idcode/genblk1[3].ircell/tck_i_IBUF_BUFG
    SLICE_X43Y52         FDCE                                         r  as_jtag/idcode/genblk1[3].ircell/inter_s_reg/C
                         clock pessimism             -0.300     2.051    
    SLICE_X43Y52         FDCE (Hold_fdce_C_D)         0.107     2.158    as_jtag/idcode/genblk1[3].ircell/inter_s_reg
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 imem_load/genblk1[31].ircell/inter_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            imem_load/genblk1[31].ircell/data_out_s_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             sys_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_tck_pin rise@0.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.911%)  route 0.364ns (72.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.562     1.751    imem_load/genblk1[31].ircell/tck_i_IBUF_BUFG
    SLICE_X18Y52         FDCE                                         r  imem_load/genblk1[31].ircell/inter_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y52         FDCE (Prop_fdce_C_Q)         0.141     1.892 r  imem_load/genblk1[31].ircell/inter_s_reg/Q
                         net (fo=2, routed)           0.364     2.257    imem_load/genblk1[31].ircell/ser_s_32
    SLICE_X18Y44         FDCE                                         r  imem_load/genblk1[31].ircell/data_out_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.461    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.490 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.831     2.321    imem_load/genblk1[31].ircell/tck_i_IBUF_BUFG
    SLICE_X18Y44         FDCE                                         r  imem_load/genblk1[31].ircell/data_out_s_reg/C
                         clock pessimism             -0.300     2.021    
    SLICE_X18Y44         FDCE (Hold_fdce_C_D)         0.070     2.091    imem_load/genblk1[31].ircell/data_out_s_reg
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 imem_load/genblk1[4].ircell/inter_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            imem_load/genblk1[4].ircell/data_out_s_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             sys_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_tck_pin rise@0.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.558     1.747    imem_load/genblk1[4].ircell/tck_i_IBUF_BUFG
    SLICE_X23Y55         FDCE                                         r  imem_load/genblk1[4].ircell/inter_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y55         FDCE (Prop_fdce_C_Q)         0.141     1.888 r  imem_load/genblk1[4].ircell/inter_s_reg/Q
                         net (fo=2, routed)           0.111     2.000    imem_load/genblk1[4].ircell/ser_s_5
    SLICE_X25Y54         FDCE                                         r  imem_load/genblk1[4].ircell/data_out_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.461    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.490 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.827     2.317    imem_load/genblk1[4].ircell/tck_i_IBUF_BUFG
    SLICE_X25Y54         FDCE                                         r  imem_load/genblk1[4].ircell/data_out_s_reg/C
                         clock pessimism             -0.554     1.763    
    SLICE_X25Y54         FDCE (Hold_fdce_C_D)         0.070     1.833    imem_load/genblk1[4].ircell/data_out_s_reg
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 imem_load/genblk1[24].ircell/inter_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            imem_load/genblk1[25].ircell/inter_s_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             sys_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_tck_pin rise@0.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.070%)  route 0.344ns (64.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.561     1.750    imem_load/genblk1[24].ircell/tck_i_IBUF_BUFG
    SLICE_X18Y54         FDCE                                         r  imem_load/genblk1[24].ircell/inter_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y54         FDCE (Prop_fdce_C_Q)         0.141     1.891 r  imem_load/genblk1[24].ircell/inter_s_reg/Q
                         net (fo=2, routed)           0.344     2.236    imem_load/genblk1[24].ircell/ser_s_25
    SLICE_X18Y48         LUT2 (Prop_lut2_I0_O)        0.045     2.281 r  imem_load/genblk1[24].ircell/inter_s_i_1__69/O
                         net (fo=1, routed)           0.000     2.281    imem_load/genblk1[25].ircell/inter_s_reg_1
    SLICE_X18Y48         FDCE                                         r  imem_load/genblk1[25].ircell/inter_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.461    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.490 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.832     2.322    imem_load/genblk1[25].ircell/tck_i_IBUF_BUFG
    SLICE_X18Y48         FDCE                                         r  imem_load/genblk1[25].ircell/inter_s_reg/C
                         clock pessimism             -0.300     2.022    
    SLICE_X18Y48         FDCE (Hold_fdce_C_D)         0.091     2.113    imem_load/genblk1[25].ircell/inter_s_reg
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 imem_load/genblk1[8].ircell/inter_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            imem_load/genblk1[9].ircell/inter_s_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             sys_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_tck_pin rise@0.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.163%)  route 0.343ns (64.837%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.560     1.749    imem_load/genblk1[8].ircell/tck_i_IBUF_BUFG
    SLICE_X23Y46         FDCE                                         r  imem_load/genblk1[8].ircell/inter_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDCE (Prop_fdce_C_Q)         0.141     1.890 r  imem_load/genblk1[8].ircell/inter_s_reg/Q
                         net (fo=2, routed)           0.343     2.233    imem_load/genblk1[8].ircell/ser_s_9
    SLICE_X21Y42         LUT2 (Prop_lut2_I0_O)        0.045     2.278 r  imem_load/genblk1[8].ircell/inter_s_i_1__53/O
                         net (fo=1, routed)           0.000     2.278    imem_load/genblk1[9].ircell/inter_s_reg_1
    SLICE_X21Y42         FDCE                                         r  imem_load/genblk1[9].ircell/inter_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.461    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.490 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.829     2.319    imem_load/genblk1[9].ircell/tck_i_IBUF_BUFG
    SLICE_X21Y42         FDCE                                         r  imem_load/genblk1[9].ircell/inter_s_reg/C
                         clock pessimism             -0.305     2.014    
    SLICE_X21Y42         FDCE (Hold_fdce_C_D)         0.092     2.106    imem_load/genblk1[9].ircell/inter_s_reg
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 as_jtag/tapc/FSM_sequential_state_s_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            as_jtag/idcode/genblk1[31].ircell/inter_s_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             sys_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_tck_pin rise@0.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.185ns (33.628%)  route 0.365ns (66.372%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.593     1.782    as_jtag/tapc/tck_i_IBUF_BUFG
    SLICE_X40Y48         FDPE                                         r  as_jtag/tapc/FSM_sequential_state_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.923 r  as_jtag/tapc/FSM_sequential_state_s_reg[2]/Q
                         net (fo=48, routed)          0.365     2.288    as_jtag/tapc/state_s[2]
    SLICE_X41Y50         LUT4 (Prop_lut4_I0_O)        0.044     2.332 r  as_jtag/tapc/inter_s_i_1__43/O
                         net (fo=1, routed)           0.000     2.332    as_jtag/idcode/genblk1[31].ircell/inter_s_reg_1
    SLICE_X41Y50         FDCE                                         r  as_jtag/idcode/genblk1[31].ircell/inter_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.461    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.490 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.861     2.351    as_jtag/idcode/genblk1[31].ircell/tck_i_IBUF_BUFG
    SLICE_X41Y50         FDCE                                         r  as_jtag/idcode/genblk1[31].ircell/inter_s_reg/C
                         clock pessimism             -0.300     2.051    
    SLICE_X41Y50         FDCE (Hold_fdce_C_D)         0.107     2.158    as_jtag/idcode/genblk1[31].ircell/inter_s_reg
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 as_jtag/tapc/FSM_sequential_state_s_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            as_jtag/idcode/genblk1[2].ircell/inter_s_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             sys_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_tck_pin rise@0.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.669%)  route 0.350ns (65.331%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.593     1.782    as_jtag/tapc/tck_i_IBUF_BUFG
    SLICE_X40Y48         FDPE                                         r  as_jtag/tapc/FSM_sequential_state_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.923 r  as_jtag/tapc/FSM_sequential_state_s_reg[2]/Q
                         net (fo=48, routed)          0.350     2.274    as_jtag/tapc/state_s[2]
    SLICE_X43Y52         LUT4 (Prop_lut4_I0_O)        0.045     2.319 r  as_jtag/tapc/inter_s_i_1__14/O
                         net (fo=1, routed)           0.000     2.319    as_jtag/idcode/genblk1[2].ircell/inter_s_reg_0
    SLICE_X43Y52         FDCE                                         r  as_jtag/idcode/genblk1[2].ircell/inter_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.461    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.490 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.861     2.351    as_jtag/idcode/genblk1[2].ircell/tck_i_IBUF_BUFG
    SLICE_X43Y52         FDCE                                         r  as_jtag/idcode/genblk1[2].ircell/inter_s_reg/C
                         clock pessimism             -0.300     2.051    
    SLICE_X43Y52         FDCE (Hold_fdce_C_D)         0.091     2.142    as_jtag/idcode/genblk1[2].ircell/inter_s_reg
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 imem_load/genblk1[22].ircell/inter_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            imem_load/genblk1[22].ircell/data_out_s_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             sys_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_tck_pin rise@0.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.557     1.746    imem_load/genblk1[22].ircell/tck_i_IBUF_BUFG
    SLICE_X21Y57         FDCE                                         r  imem_load/genblk1[22].ircell/inter_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.141     1.887 r  imem_load/genblk1[22].ircell/inter_s_reg/Q
                         net (fo=2, routed)           0.124     2.012    imem_load/genblk1[22].ircell/ser_s_23
    SLICE_X21Y56         FDCE                                         r  imem_load/genblk1[22].ircell/data_out_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.461    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.490 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.829     2.319    imem_load/genblk1[22].ircell/tck_i_IBUF_BUFG
    SLICE_X21Y56         FDCE                                         r  imem_load/genblk1[22].ircell/data_out_s_reg/C
                         clock pessimism             -0.556     1.763    
    SLICE_X21Y56         FDCE (Hold_fdce_C_D)         0.071     1.834    imem_load/genblk1[22].ircell/data_out_s_reg
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_tck_pin
Waveform(ns):       { 0.000 400.000 }
Period(ns):         800.000
Sources:            { tck_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         800.000     797.845    BUFGCTRL_X0Y1  tck_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         800.000     799.000    SLICE_X43Y48   as_jtag/tdo_3rd_s_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         800.000     799.000    SLICE_X39Y55   as_jtag/tdo_ena_n_s_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         800.000     799.000    SLICE_X39Y48   as_jtag/bypass/inter_s_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         800.000     799.000    SLICE_X40Y46   as_jtag/genblk1[0].ircell/data_out_s_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         800.000     799.000    SLICE_X40Y49   as_jtag/genblk1[0].ircell/inter_s_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         800.000     799.000    SLICE_X40Y46   as_jtag/genblk1[1].ircell/data_out_s_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         800.000     799.000    SLICE_X40Y49   as_jtag/genblk1[1].ircell/inter_s_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         800.000     799.000    SLICE_X39Y47   as_jtag/genblk1[2].ircell/data_out_s_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         800.000     799.000    SLICE_X39Y49   as_jtag/genblk1[2].ircell/inter_s_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         400.000     399.500    SLICE_X43Y48   as_jtag/tdo_3rd_s_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         400.000     399.500    SLICE_X43Y48   as_jtag/tdo_3rd_s_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         400.000     399.500    SLICE_X39Y55   as_jtag/tdo_ena_n_s_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         400.000     399.500    SLICE_X39Y55   as_jtag/tdo_ena_n_s_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         400.000     399.500    SLICE_X39Y48   as_jtag/bypass/inter_s_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         400.000     399.500    SLICE_X39Y48   as_jtag/bypass/inter_s_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         400.000     399.500    SLICE_X40Y46   as_jtag/genblk1[0].ircell/data_out_s_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         400.000     399.500    SLICE_X40Y46   as_jtag/genblk1[0].ircell/data_out_s_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         400.000     399.500    SLICE_X40Y49   as_jtag/genblk1[0].ircell/inter_s_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         400.000     399.500    SLICE_X40Y49   as_jtag/genblk1[0].ircell/inter_s_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         400.000     399.500    SLICE_X43Y48   as_jtag/tdo_3rd_s_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         400.000     399.500    SLICE_X43Y48   as_jtag/tdo_3rd_s_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         400.000     399.500    SLICE_X39Y55   as_jtag/tdo_ena_n_s_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         400.000     399.500    SLICE_X39Y55   as_jtag/tdo_ena_n_s_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         400.000     399.500    SLICE_X39Y48   as_jtag/bypass/inter_s_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         400.000     399.500    SLICE_X39Y48   as_jtag/bypass/inter_s_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         400.000     399.500    SLICE_X40Y46   as_jtag/genblk1[0].ircell/data_out_s_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         400.000     399.500    SLICE_X40Y46   as_jtag/genblk1[0].ircell/data_out_s_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         400.000     399.500    SLICE_X40Y49   as_jtag/genblk1[0].ircell/inter_s_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         400.000     399.500    SLICE_X40Y49   as_jtag/genblk1[0].ircell/inter_s_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_tck_pin
  To Clock:  sys_tck_pin

Setup :            0  Failing Endpoints,  Worst Slack      395.636ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.743ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             395.636ns  (required time - arrival time)
  Source:                 as_jtag/tapc/FSM_sequential_state_s_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            as_jtag/tdo_ena_n_s_reg/PRE
                            (recovery check against rising-edge clock sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            400.000ns  (sys_tck_pin fall@400.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 0.715ns (18.902%)  route 3.068ns (81.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 404.832 - 400.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.755     5.351    as_jtag/tapc/tck_i_IBUF_BUFG
    SLICE_X40Y48         FDPE                                         r  as_jtag/tapc/FSM_sequential_state_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDPE (Prop_fdpe_C_Q)         0.419     5.770 f  as_jtag/tapc/FSM_sequential_state_s_reg[3]/Q
                         net (fo=16, routed)          0.937     6.708    as_jtag/tapc/state_s[3]
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.296     7.004 f  as_jtag/tapc/inter_s_i_3__1/O
                         net (fo=145, routed)         2.131     9.134    as_jtag/trst_i
    SLICE_X39Y55         FDPE                                         f  as_jtag/tdo_ena_n_s_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin fall edge)
                                                    400.000   400.000 f  
    V12                                               0.000   400.000 f  tck_i (IN)
                         net (fo=0)                   0.000   400.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.462   401.462 f  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.715   403.176    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   403.267 f  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.565   404.832    as_jtag/tck_i_IBUF_BUFG
    SLICE_X39Y55         FDPE                                         r  as_jtag/tdo_ena_n_s_reg/C  (IS_INVERTED)
                         clock pessimism              0.329   405.161    
                         clock uncertainty           -0.035   405.126    
    SLICE_X39Y55         FDPE (Recov_fdpe_C_PRE)     -0.356   404.770    as_jtag/tdo_ena_n_s_reg
  -------------------------------------------------------------------
                         required time                        404.770    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                395.636    

Slack (MET) :             396.325ns  (required time - arrival time)
  Source:                 as_jtag/tapc/FSM_sequential_state_s_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            as_jtag/tdo_3rd_s_reg/CLR
                            (recovery check against rising-edge clock sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            400.000ns  (sys_tck_pin fall@400.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.715ns (22.257%)  route 2.497ns (77.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 404.845 - 400.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.755     5.351    as_jtag/tapc/tck_i_IBUF_BUFG
    SLICE_X40Y48         FDPE                                         r  as_jtag/tapc/FSM_sequential_state_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDPE (Prop_fdpe_C_Q)         0.419     5.770 f  as_jtag/tapc/FSM_sequential_state_s_reg[3]/Q
                         net (fo=16, routed)          0.937     6.708    as_jtag/tapc/state_s[3]
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.296     7.004 f  as_jtag/tapc/inter_s_i_3__1/O
                         net (fo=145, routed)         1.560     8.564    as_jtag/trst_i
    SLICE_X43Y48         FDCE                                         f  as_jtag/tdo_3rd_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin fall edge)
                                                    400.000   400.000 f  
    V12                                               0.000   400.000 f  tck_i (IN)
                         net (fo=0)                   0.000   400.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.462   401.462 f  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.715   403.176    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   403.267 f  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.577   404.845    as_jtag/tck_i_IBUF_BUFG
    SLICE_X43Y48         FDCE                                         r  as_jtag/tdo_3rd_s_reg/C  (IS_INVERTED)
                         clock pessimism              0.482   405.326    
                         clock uncertainty           -0.035   405.291    
    SLICE_X43Y48         FDCE (Recov_fdce_C_CLR)     -0.402   404.889    as_jtag/tdo_3rd_s_reg
  -------------------------------------------------------------------
                         required time                        404.889    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                396.325    

Slack (MET) :             792.212ns  (required time - arrival time)
  Source:                 as_jtag/tapc/FSM_sequential_state_s_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            imem_load/genblk1[17].ircell/inter_s_reg/CLR
                            (recovery check against rising-edge clock sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            800.000ns  (sys_tck_pin rise@800.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        7.080ns  (logic 0.715ns (10.098%)  route 6.365ns (89.902%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 804.755 - 800.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.755     5.351    as_jtag/tapc/tck_i_IBUF_BUFG
    SLICE_X40Y48         FDPE                                         r  as_jtag/tapc/FSM_sequential_state_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDPE (Prop_fdpe_C_Q)         0.419     5.770 f  as_jtag/tapc/FSM_sequential_state_s_reg[3]/Q
                         net (fo=16, routed)          0.937     6.708    as_jtag/tapc/state_s[3]
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.296     7.004 f  as_jtag/tapc/inter_s_i_3__1/O
                         net (fo=145, routed)         5.428    12.432    imem_load/genblk1[17].ircell/trst_i
    SLICE_X21Y58         FDCE                                         f  imem_load/genblk1[17].ircell/inter_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                    800.000   800.000 r  
    V12                                               0.000   800.000 r  tck_i (IN)
                         net (fo=0)                   0.000   800.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.462   801.462 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.715   803.176    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   803.267 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.488   804.755    imem_load/genblk1[17].ircell/tck_i_IBUF_BUFG
    SLICE_X21Y58         FDCE                                         r  imem_load/genblk1[17].ircell/inter_s_reg/C
                         clock pessimism              0.329   805.084    
                         clock uncertainty           -0.035   805.049    
    SLICE_X21Y58         FDCE (Recov_fdce_C_CLR)     -0.405   804.644    imem_load/genblk1[17].ircell/inter_s_reg
  -------------------------------------------------------------------
                         required time                        804.644    
                         arrival time                         -12.432    
  -------------------------------------------------------------------
                         slack                                792.212    

Slack (MET) :             792.404ns  (required time - arrival time)
  Source:                 as_jtag/tapc/FSM_sequential_state_s_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            imem_load/genblk1[44].ircell/inter_s_reg/CLR
                            (recovery check against rising-edge clock sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            800.000ns  (sys_tck_pin rise@800.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 0.715ns (10.388%)  route 6.168ns (89.612%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 804.750 - 800.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.755     5.351    as_jtag/tapc/tck_i_IBUF_BUFG
    SLICE_X40Y48         FDPE                                         r  as_jtag/tapc/FSM_sequential_state_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDPE (Prop_fdpe_C_Q)         0.419     5.770 f  as_jtag/tapc/FSM_sequential_state_s_reg[3]/Q
                         net (fo=16, routed)          0.937     6.708    as_jtag/tapc/state_s[3]
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.296     7.004 f  as_jtag/tapc/inter_s_i_3__1/O
                         net (fo=145, routed)         5.231    12.235    imem_load/genblk1[44].ircell/trst_i
    SLICE_X23Y59         FDCE                                         f  imem_load/genblk1[44].ircell/inter_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                    800.000   800.000 r  
    V12                                               0.000   800.000 r  tck_i (IN)
                         net (fo=0)                   0.000   800.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.462   801.462 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.715   803.176    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   803.267 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.483   804.750    imem_load/genblk1[44].ircell/tck_i_IBUF_BUFG
    SLICE_X23Y59         FDCE                                         r  imem_load/genblk1[44].ircell/inter_s_reg/C
                         clock pessimism              0.329   805.079    
                         clock uncertainty           -0.035   805.044    
    SLICE_X23Y59         FDCE (Recov_fdce_C_CLR)     -0.405   804.639    imem_load/genblk1[44].ircell/inter_s_reg
  -------------------------------------------------------------------
                         required time                        804.639    
                         arrival time                         -12.235    
  -------------------------------------------------------------------
                         slack                                792.404    

Slack (MET) :             792.404ns  (required time - arrival time)
  Source:                 as_jtag/tapc/FSM_sequential_state_s_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            imem_load/genblk1[45].ircell/inter_s_reg/CLR
                            (recovery check against rising-edge clock sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            800.000ns  (sys_tck_pin rise@800.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 0.715ns (10.388%)  route 6.168ns (89.612%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 804.750 - 800.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.755     5.351    as_jtag/tapc/tck_i_IBUF_BUFG
    SLICE_X40Y48         FDPE                                         r  as_jtag/tapc/FSM_sequential_state_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDPE (Prop_fdpe_C_Q)         0.419     5.770 f  as_jtag/tapc/FSM_sequential_state_s_reg[3]/Q
                         net (fo=16, routed)          0.937     6.708    as_jtag/tapc/state_s[3]
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.296     7.004 f  as_jtag/tapc/inter_s_i_3__1/O
                         net (fo=145, routed)         5.231    12.235    imem_load/genblk1[45].ircell/trst_i
    SLICE_X23Y59         FDCE                                         f  imem_load/genblk1[45].ircell/inter_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                    800.000   800.000 r  
    V12                                               0.000   800.000 r  tck_i (IN)
                         net (fo=0)                   0.000   800.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.462   801.462 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.715   803.176    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   803.267 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.483   804.750    imem_load/genblk1[45].ircell/tck_i_IBUF_BUFG
    SLICE_X23Y59         FDCE                                         r  imem_load/genblk1[45].ircell/inter_s_reg/C
                         clock pessimism              0.329   805.079    
                         clock uncertainty           -0.035   805.044    
    SLICE_X23Y59         FDCE (Recov_fdce_C_CLR)     -0.405   804.639    imem_load/genblk1[45].ircell/inter_s_reg
  -------------------------------------------------------------------
                         required time                        804.639    
                         arrival time                         -12.235    
  -------------------------------------------------------------------
                         slack                                792.404    

Slack (MET) :             792.544ns  (required time - arrival time)
  Source:                 as_jtag/tapc/FSM_sequential_state_s_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            imem_load/genblk1[41].ircell/inter_s_reg/CLR
                            (recovery check against rising-edge clock sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            800.000ns  (sys_tck_pin rise@800.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        6.744ns  (logic 0.715ns (10.602%)  route 6.029ns (89.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.751ns = ( 804.751 - 800.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.755     5.351    as_jtag/tapc/tck_i_IBUF_BUFG
    SLICE_X40Y48         FDPE                                         r  as_jtag/tapc/FSM_sequential_state_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDPE (Prop_fdpe_C_Q)         0.419     5.770 f  as_jtag/tapc/FSM_sequential_state_s_reg[3]/Q
                         net (fo=16, routed)          0.937     6.708    as_jtag/tapc/state_s[3]
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.296     7.004 f  as_jtag/tapc/inter_s_i_3__1/O
                         net (fo=145, routed)         5.092    12.096    imem_load/genblk1[41].ircell/trst_i
    SLICE_X22Y58         FDCE                                         f  imem_load/genblk1[41].ircell/inter_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                    800.000   800.000 r  
    V12                                               0.000   800.000 r  tck_i (IN)
                         net (fo=0)                   0.000   800.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.462   801.462 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.715   803.176    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   803.267 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.484   804.751    imem_load/genblk1[41].ircell/tck_i_IBUF_BUFG
    SLICE_X22Y58         FDCE                                         r  imem_load/genblk1[41].ircell/inter_s_reg/C
                         clock pessimism              0.329   805.080    
                         clock uncertainty           -0.035   805.045    
    SLICE_X22Y58         FDCE (Recov_fdce_C_CLR)     -0.405   804.640    imem_load/genblk1[41].ircell/inter_s_reg
  -------------------------------------------------------------------
                         required time                        804.640    
                         arrival time                         -12.096    
  -------------------------------------------------------------------
                         slack                                792.544    

Slack (MET) :             792.548ns  (required time - arrival time)
  Source:                 as_jtag/tapc/FSM_sequential_state_s_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            imem_load/genblk1[40].ircell/data_out_s_reg/CLR
                            (recovery check against rising-edge clock sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            800.000ns  (sys_tck_pin rise@800.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        6.740ns  (logic 0.715ns (10.608%)  route 6.025ns (89.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.751ns = ( 804.751 - 800.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.755     5.351    as_jtag/tapc/tck_i_IBUF_BUFG
    SLICE_X40Y48         FDPE                                         r  as_jtag/tapc/FSM_sequential_state_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDPE (Prop_fdpe_C_Q)         0.419     5.770 f  as_jtag/tapc/FSM_sequential_state_s_reg[3]/Q
                         net (fo=16, routed)          0.937     6.708    as_jtag/tapc/state_s[3]
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.296     7.004 f  as_jtag/tapc/inter_s_i_3__1/O
                         net (fo=145, routed)         5.088    12.091    imem_load/genblk1[40].ircell/trst_i
    SLICE_X23Y58         FDCE                                         f  imem_load/genblk1[40].ircell/data_out_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                    800.000   800.000 r  
    V12                                               0.000   800.000 r  tck_i (IN)
                         net (fo=0)                   0.000   800.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.462   801.462 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.715   803.176    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   803.267 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.484   804.751    imem_load/genblk1[40].ircell/tck_i_IBUF_BUFG
    SLICE_X23Y58         FDCE                                         r  imem_load/genblk1[40].ircell/data_out_s_reg/C
                         clock pessimism              0.329   805.080    
                         clock uncertainty           -0.035   805.045    
    SLICE_X23Y58         FDCE (Recov_fdce_C_CLR)     -0.405   804.640    imem_load/genblk1[40].ircell/data_out_s_reg
  -------------------------------------------------------------------
                         required time                        804.640    
                         arrival time                         -12.091    
  -------------------------------------------------------------------
                         slack                                792.548    

Slack (MET) :             792.562ns  (required time - arrival time)
  Source:                 as_jtag/tapc/FSM_sequential_state_s_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            imem_load/genblk1[43].ircell/data_out_s_reg/CLR
                            (recovery check against rising-edge clock sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            800.000ns  (sys_tck_pin rise@800.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        6.725ns  (logic 0.715ns (10.631%)  route 6.010ns (89.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 804.750 - 800.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.755     5.351    as_jtag/tapc/tck_i_IBUF_BUFG
    SLICE_X40Y48         FDPE                                         r  as_jtag/tapc/FSM_sequential_state_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDPE (Prop_fdpe_C_Q)         0.419     5.770 f  as_jtag/tapc/FSM_sequential_state_s_reg[3]/Q
                         net (fo=16, routed)          0.937     6.708    as_jtag/tapc/state_s[3]
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.296     7.004 f  as_jtag/tapc/inter_s_i_3__1/O
                         net (fo=145, routed)         5.073    12.077    imem_load/genblk1[43].ircell/trst_i
    SLICE_X22Y60         FDCE                                         f  imem_load/genblk1[43].ircell/data_out_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                    800.000   800.000 r  
    V12                                               0.000   800.000 r  tck_i (IN)
                         net (fo=0)                   0.000   800.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.462   801.462 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.715   803.176    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   803.267 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.483   804.750    imem_load/genblk1[43].ircell/tck_i_IBUF_BUFG
    SLICE_X22Y60         FDCE                                         r  imem_load/genblk1[43].ircell/data_out_s_reg/C
                         clock pessimism              0.329   805.079    
                         clock uncertainty           -0.035   805.044    
    SLICE_X22Y60         FDCE (Recov_fdce_C_CLR)     -0.405   804.639    imem_load/genblk1[43].ircell/data_out_s_reg
  -------------------------------------------------------------------
                         required time                        804.639    
                         arrival time                         -12.077    
  -------------------------------------------------------------------
                         slack                                792.562    

Slack (MET) :             792.562ns  (required time - arrival time)
  Source:                 as_jtag/tapc/FSM_sequential_state_s_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            imem_load/genblk1[45].ircell/data_out_s_reg/CLR
                            (recovery check against rising-edge clock sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            800.000ns  (sys_tck_pin rise@800.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        6.725ns  (logic 0.715ns (10.631%)  route 6.010ns (89.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 804.750 - 800.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.755     5.351    as_jtag/tapc/tck_i_IBUF_BUFG
    SLICE_X40Y48         FDPE                                         r  as_jtag/tapc/FSM_sequential_state_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDPE (Prop_fdpe_C_Q)         0.419     5.770 f  as_jtag/tapc/FSM_sequential_state_s_reg[3]/Q
                         net (fo=16, routed)          0.937     6.708    as_jtag/tapc/state_s[3]
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.296     7.004 f  as_jtag/tapc/inter_s_i_3__1/O
                         net (fo=145, routed)         5.073    12.077    imem_load/genblk1[45].ircell/trst_i
    SLICE_X22Y60         FDCE                                         f  imem_load/genblk1[45].ircell/data_out_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                    800.000   800.000 r  
    V12                                               0.000   800.000 r  tck_i (IN)
                         net (fo=0)                   0.000   800.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.462   801.462 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.715   803.176    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   803.267 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.483   804.750    imem_load/genblk1[45].ircell/tck_i_IBUF_BUFG
    SLICE_X22Y60         FDCE                                         r  imem_load/genblk1[45].ircell/data_out_s_reg/C
                         clock pessimism              0.329   805.079    
                         clock uncertainty           -0.035   805.044    
    SLICE_X22Y60         FDCE (Recov_fdce_C_CLR)     -0.405   804.639    imem_load/genblk1[45].ircell/data_out_s_reg
  -------------------------------------------------------------------
                         required time                        804.639    
                         arrival time                         -12.077    
  -------------------------------------------------------------------
                         slack                                792.562    

Slack (MET) :             792.566ns  (required time - arrival time)
  Source:                 as_jtag/tapc/FSM_sequential_state_s_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            imem_load/genblk1[44].ircell/data_out_s_reg/CLR
                            (recovery check against rising-edge clock sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            800.000ns  (sys_tck_pin rise@800.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        6.721ns  (logic 0.715ns (10.638%)  route 6.006ns (89.362%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 804.750 - 800.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.755     5.351    as_jtag/tapc/tck_i_IBUF_BUFG
    SLICE_X40Y48         FDPE                                         r  as_jtag/tapc/FSM_sequential_state_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDPE (Prop_fdpe_C_Q)         0.419     5.770 f  as_jtag/tapc/FSM_sequential_state_s_reg[3]/Q
                         net (fo=16, routed)          0.937     6.708    as_jtag/tapc/state_s[3]
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.296     7.004 f  as_jtag/tapc/inter_s_i_3__1/O
                         net (fo=145, routed)         5.069    12.072    imem_load/genblk1[44].ircell/trst_i
    SLICE_X23Y60         FDCE                                         f  imem_load/genblk1[44].ircell/data_out_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                    800.000   800.000 r  
    V12                                               0.000   800.000 r  tck_i (IN)
                         net (fo=0)                   0.000   800.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.462   801.462 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.715   803.176    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   803.267 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.483   804.750    imem_load/genblk1[44].ircell/tck_i_IBUF_BUFG
    SLICE_X23Y60         FDCE                                         r  imem_load/genblk1[44].ircell/data_out_s_reg/C
                         clock pessimism              0.329   805.079    
                         clock uncertainty           -0.035   805.044    
    SLICE_X23Y60         FDCE (Recov_fdce_C_CLR)     -0.405   804.639    imem_load/genblk1[44].ircell/data_out_s_reg
  -------------------------------------------------------------------
                         required time                        804.639    
                         arrival time                         -12.072    
  -------------------------------------------------------------------
                         slack                                792.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 as_jtag/tapc/FSM_sequential_state_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            as_jtag/genblk1[0].ircell/data_out_s_reg/CLR
                            (removal check against rising-edge clock sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_tck_pin rise@0.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.911%)  route 0.480ns (72.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.593     1.782    as_jtag/tapc/tck_i_IBUF_BUFG
    SLICE_X40Y48         FDCE                                         r  as_jtag/tapc/FSM_sequential_state_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.141     1.923 r  as_jtag/tapc/FSM_sequential_state_s_reg[0]/Q
                         net (fo=100, routed)         0.276     2.199    as_jtag/tapc/FSM_sequential_state_s_reg[0]_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I3_O)        0.045     2.244 f  as_jtag/tapc/inter_s_i_3__1/O
                         net (fo=145, routed)         0.205     2.449    as_jtag/genblk1[0].ircell/inter_s_reg_1
    SLICE_X40Y46         FDCE                                         f  as_jtag/genblk1[0].ircell/data_out_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.461    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.490 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.861     2.351    as_jtag/genblk1[0].ircell/tck_i_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  as_jtag/genblk1[0].ircell/data_out_s_reg/C
                         clock pessimism             -0.554     1.797    
    SLICE_X40Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.705    as_jtag/genblk1[0].ircell/data_out_s_reg
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 as_jtag/tapc/FSM_sequential_state_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            as_jtag/genblk1[1].ircell/data_out_s_reg/PRE
                            (removal check against rising-edge clock sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_tck_pin rise@0.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.911%)  route 0.480ns (72.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.593     1.782    as_jtag/tapc/tck_i_IBUF_BUFG
    SLICE_X40Y48         FDCE                                         r  as_jtag/tapc/FSM_sequential_state_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.141     1.923 r  as_jtag/tapc/FSM_sequential_state_s_reg[0]/Q
                         net (fo=100, routed)         0.276     2.199    as_jtag/tapc/FSM_sequential_state_s_reg[0]_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I3_O)        0.045     2.244 f  as_jtag/tapc/inter_s_i_3__1/O
                         net (fo=145, routed)         0.205     2.449    as_jtag/genblk1[1].ircell/inter_s_reg_1
    SLICE_X40Y46         FDPE                                         f  as_jtag/genblk1[1].ircell/data_out_s_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.461    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.490 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.861     2.351    as_jtag/genblk1[1].ircell/tck_i_IBUF_BUFG
    SLICE_X40Y46         FDPE                                         r  as_jtag/genblk1[1].ircell/data_out_s_reg/C
                         clock pessimism             -0.554     1.797    
    SLICE_X40Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     1.702    as_jtag/genblk1[1].ircell/data_out_s_reg
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 as_jtag/tapc/FSM_sequential_state_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            as_jtag/genblk1[6].ircell/data_out_s_reg/CLR
                            (removal check against rising-edge clock sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_tck_pin rise@0.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.638%)  route 0.487ns (72.362%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.593     1.782    as_jtag/tapc/tck_i_IBUF_BUFG
    SLICE_X40Y48         FDCE                                         r  as_jtag/tapc/FSM_sequential_state_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.141     1.923 r  as_jtag/tapc/FSM_sequential_state_s_reg[0]/Q
                         net (fo=100, routed)         0.276     2.199    as_jtag/tapc/FSM_sequential_state_s_reg[0]_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I3_O)        0.045     2.244 f  as_jtag/tapc/inter_s_i_3__1/O
                         net (fo=145, routed)         0.211     2.455    as_jtag/genblk1[6].ircell/inter_s_reg_1
    SLICE_X41Y47         FDCE                                         f  as_jtag/genblk1[6].ircell/data_out_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.461    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.490 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.862     2.352    as_jtag/genblk1[6].ircell/tck_i_IBUF_BUFG
    SLICE_X41Y47         FDCE                                         r  as_jtag/genblk1[6].ircell/data_out_s_reg/C
                         clock pessimism             -0.554     1.798    
    SLICE_X41Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.706    as_jtag/genblk1[6].ircell/data_out_s_reg
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 as_jtag/tapc/FSM_sequential_state_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            as_jtag/genblk1[7].ircell/data_out_s_reg/PRE
                            (removal check against rising-edge clock sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_tck_pin rise@0.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.638%)  route 0.487ns (72.362%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.593     1.782    as_jtag/tapc/tck_i_IBUF_BUFG
    SLICE_X40Y48         FDCE                                         r  as_jtag/tapc/FSM_sequential_state_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.141     1.923 r  as_jtag/tapc/FSM_sequential_state_s_reg[0]/Q
                         net (fo=100, routed)         0.276     2.199    as_jtag/tapc/FSM_sequential_state_s_reg[0]_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I3_O)        0.045     2.244 f  as_jtag/tapc/inter_s_i_3__1/O
                         net (fo=145, routed)         0.211     2.455    as_jtag/genblk1[7].ircell/inter_s_reg_1
    SLICE_X41Y47         FDPE                                         f  as_jtag/genblk1[7].ircell/data_out_s_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.461    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.490 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.862     2.352    as_jtag/genblk1[7].ircell/tck_i_IBUF_BUFG
    SLICE_X41Y47         FDPE                                         r  as_jtag/genblk1[7].ircell/data_out_s_reg/C
                         clock pessimism             -0.554     1.798    
    SLICE_X41Y47         FDPE (Remov_fdpe_C_PRE)     -0.095     1.703    as_jtag/genblk1[7].ircell/data_out_s_reg
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 as_jtag/tapc/FSM_sequential_state_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            as_jtag/genblk1[3].ircell/data_out_s_reg/CLR
                            (removal check against rising-edge clock sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_tck_pin rise@0.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.186ns (23.832%)  route 0.594ns (76.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.593     1.782    as_jtag/tapc/tck_i_IBUF_BUFG
    SLICE_X40Y48         FDCE                                         r  as_jtag/tapc/FSM_sequential_state_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.141     1.923 r  as_jtag/tapc/FSM_sequential_state_s_reg[0]/Q
                         net (fo=100, routed)         0.276     2.199    as_jtag/tapc/FSM_sequential_state_s_reg[0]_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I3_O)        0.045     2.244 f  as_jtag/tapc/inter_s_i_3__1/O
                         net (fo=145, routed)         0.319     2.563    as_jtag/genblk1[3].ircell/inter_s_reg_1
    SLICE_X39Y47         FDCE                                         f  as_jtag/genblk1[3].ircell/data_out_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.461    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.490 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.860     2.350    as_jtag/genblk1[3].ircell/tck_i_IBUF_BUFG
    SLICE_X39Y47         FDCE                                         r  as_jtag/genblk1[3].ircell/data_out_s_reg/C
                         clock pessimism             -0.534     1.816    
    SLICE_X39Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.724    as_jtag/genblk1[3].ircell/data_out_s_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 as_jtag/tapc/FSM_sequential_state_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            as_jtag/genblk1[5].ircell/data_out_s_reg/CLR
                            (removal check against rising-edge clock sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_tck_pin rise@0.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.186ns (23.832%)  route 0.594ns (76.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.593     1.782    as_jtag/tapc/tck_i_IBUF_BUFG
    SLICE_X40Y48         FDCE                                         r  as_jtag/tapc/FSM_sequential_state_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.141     1.923 r  as_jtag/tapc/FSM_sequential_state_s_reg[0]/Q
                         net (fo=100, routed)         0.276     2.199    as_jtag/tapc/FSM_sequential_state_s_reg[0]_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I3_O)        0.045     2.244 f  as_jtag/tapc/inter_s_i_3__1/O
                         net (fo=145, routed)         0.319     2.563    as_jtag/genblk1[5].ircell/inter_s_reg_1
    SLICE_X39Y47         FDCE                                         f  as_jtag/genblk1[5].ircell/data_out_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.461    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.490 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.860     2.350    as_jtag/genblk1[5].ircell/tck_i_IBUF_BUFG
    SLICE_X39Y47         FDCE                                         r  as_jtag/genblk1[5].ircell/data_out_s_reg/C
                         clock pessimism             -0.534     1.816    
    SLICE_X39Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.724    as_jtag/genblk1[5].ircell/data_out_s_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 as_jtag/tapc/FSM_sequential_state_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            as_jtag/genblk1[2].ircell/data_out_s_reg/PRE
                            (removal check against rising-edge clock sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_tck_pin rise@0.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.186ns (23.832%)  route 0.594ns (76.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.593     1.782    as_jtag/tapc/tck_i_IBUF_BUFG
    SLICE_X40Y48         FDCE                                         r  as_jtag/tapc/FSM_sequential_state_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.141     1.923 r  as_jtag/tapc/FSM_sequential_state_s_reg[0]/Q
                         net (fo=100, routed)         0.276     2.199    as_jtag/tapc/FSM_sequential_state_s_reg[0]_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I3_O)        0.045     2.244 f  as_jtag/tapc/inter_s_i_3__1/O
                         net (fo=145, routed)         0.319     2.563    as_jtag/genblk1[2].ircell/inter_s_reg_1
    SLICE_X39Y47         FDPE                                         f  as_jtag/genblk1[2].ircell/data_out_s_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.461    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.490 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.860     2.350    as_jtag/genblk1[2].ircell/tck_i_IBUF_BUFG
    SLICE_X39Y47         FDPE                                         r  as_jtag/genblk1[2].ircell/data_out_s_reg/C
                         clock pessimism             -0.534     1.816    
    SLICE_X39Y47         FDPE (Remov_fdpe_C_PRE)     -0.095     1.721    as_jtag/genblk1[2].ircell/data_out_s_reg
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 as_jtag/tapc/FSM_sequential_state_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            as_jtag/genblk1[4].ircell/data_out_s_reg/PRE
                            (removal check against rising-edge clock sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_tck_pin rise@0.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.186ns (23.832%)  route 0.594ns (76.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.593     1.782    as_jtag/tapc/tck_i_IBUF_BUFG
    SLICE_X40Y48         FDCE                                         r  as_jtag/tapc/FSM_sequential_state_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.141     1.923 r  as_jtag/tapc/FSM_sequential_state_s_reg[0]/Q
                         net (fo=100, routed)         0.276     2.199    as_jtag/tapc/FSM_sequential_state_s_reg[0]_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I3_O)        0.045     2.244 f  as_jtag/tapc/inter_s_i_3__1/O
                         net (fo=145, routed)         0.319     2.563    as_jtag/genblk1[4].ircell/inter_s_reg_1
    SLICE_X39Y47         FDPE                                         f  as_jtag/genblk1[4].ircell/data_out_s_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.461    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.490 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.860     2.350    as_jtag/genblk1[4].ircell/tck_i_IBUF_BUFG
    SLICE_X39Y47         FDPE                                         r  as_jtag/genblk1[4].ircell/data_out_s_reg/C
                         clock pessimism             -0.534     1.816    
    SLICE_X39Y47         FDPE (Remov_fdpe_C_PRE)     -0.095     1.721    as_jtag/genblk1[4].ircell/data_out_s_reg
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 as_jtag/tapc/FSM_sequential_state_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            as_jtag/idcode/genblk1[0].ircell/inter_s_reg/CLR
                            (removal check against rising-edge clock sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_tck_pin rise@0.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.774%)  route 0.860ns (82.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.593     1.782    as_jtag/tapc/tck_i_IBUF_BUFG
    SLICE_X40Y48         FDCE                                         r  as_jtag/tapc/FSM_sequential_state_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.141     1.923 r  as_jtag/tapc/FSM_sequential_state_s_reg[0]/Q
                         net (fo=100, routed)         0.276     2.199    as_jtag/tapc/FSM_sequential_state_s_reg[0]_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I3_O)        0.045     2.244 f  as_jtag/tapc/inter_s_i_3__1/O
                         net (fo=145, routed)         0.585     2.829    as_jtag/idcode/genblk1[0].ircell/inter_s_reg_1
    SLICE_X43Y50         FDCE                                         f  as_jtag/idcode/genblk1[0].ircell/inter_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.461    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.490 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.861     2.351    as_jtag/idcode/genblk1[0].ircell/tck_i_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  as_jtag/idcode/genblk1[0].ircell/inter_s_reg/C
                         clock pessimism             -0.300     2.051    
    SLICE_X43Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.959    as_jtag/idcode/genblk1[0].ircell/inter_s_reg
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.829    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 as_jtag/tapc/FSM_sequential_state_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            as_jtag/idcode/genblk1[1].ircell/inter_s_reg/CLR
                            (removal check against rising-edge clock sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_tck_pin rise@0.000ns - sys_tck_pin rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.774%)  route 0.860ns (82.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.593     1.782    as_jtag/tapc/tck_i_IBUF_BUFG
    SLICE_X40Y48         FDCE                                         r  as_jtag/tapc/FSM_sequential_state_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.141     1.923 r  as_jtag/tapc/FSM_sequential_state_s_reg[0]/Q
                         net (fo=100, routed)         0.276     2.199    as_jtag/tapc/FSM_sequential_state_s_reg[0]_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I3_O)        0.045     2.244 f  as_jtag/tapc/inter_s_i_3__1/O
                         net (fo=145, routed)         0.585     2.829    as_jtag/idcode/genblk1[1].ircell/inter_s_reg_1
    SLICE_X43Y50         FDCE                                         f  as_jtag/idcode/genblk1[1].ircell/inter_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.461    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.490 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.861     2.351    as_jtag/idcode/genblk1[1].ircell/tck_i_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  as_jtag/idcode/genblk1[1].ircell/inter_s_reg/C
                         clock pessimism             -0.300     2.051    
    SLICE_X43Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.959    as_jtag/idcode/genblk1[1].ircell/inter_s_reg
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.829    
  -------------------------------------------------------------------
                         slack                                  0.870    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_core

Max Delay          2257 Endpoints
Min Delay          2257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cpu/regfile/regfile_s_reg[13][48]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.798ns  (logic 1.452ns (6.663%)  route 20.345ns (93.337%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        8.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)       20.345    21.798    cpu/regfile/AR[0]
    SLICE_X2Y97          FDCE                                         f  cpu/regfile/regfile_s_reg[13][48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493     4.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367     5.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378     5.631    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100     5.731 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     5.731    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240     5.971 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008     6.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     7.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.542     8.763    cpu/regfile/clk_core_s_BUFG
    SLICE_X2Y97          FDCE                                         r  cpu/regfile/regfile_s_reg[13][48]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cpu/regfile/regfile_s_reg[8][48]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.793ns  (logic 1.452ns (6.664%)  route 20.341ns (93.336%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        8.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)       20.341    21.793    cpu/regfile/AR[0]
    SLICE_X3Y97          FDCE                                         f  cpu/regfile/regfile_s_reg[8][48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493     4.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367     5.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378     5.631    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100     5.731 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     5.731    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240     5.971 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008     6.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     7.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.542     8.763    cpu/regfile/clk_core_s_BUFG
    SLICE_X3Y97          FDCE                                         r  cpu/regfile/regfile_s_reg[8][48]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cpu/regfile/regfile_s_reg[8][49]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.793ns  (logic 1.452ns (6.664%)  route 20.341ns (93.336%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        8.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)       20.341    21.793    cpu/regfile/AR[0]
    SLICE_X3Y97          FDCE                                         f  cpu/regfile/regfile_s_reg[8][49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493     4.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367     5.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378     5.631    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100     5.731 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     5.731    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240     5.971 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008     6.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     7.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.542     8.763    cpu/regfile/clk_core_s_BUFG
    SLICE_X3Y97          FDCE                                         r  cpu/regfile/regfile_s_reg[8][49]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cpu/regfile/regfile_s_reg[18][51]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.756ns  (logic 1.452ns (6.676%)  route 20.304ns (93.324%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        8.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)       20.304    21.756    cpu/regfile/AR[0]
    SLICE_X1Y97          FDCE                                         f  cpu/regfile/regfile_s_reg[18][51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493     4.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367     5.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378     5.631    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100     5.731 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     5.731    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240     5.971 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008     6.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     7.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.538     8.759    cpu/regfile/clk_core_s_BUFG
    SLICE_X1Y97          FDCE                                         r  cpu/regfile/regfile_s_reg[18][51]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cpu/regfile/regfile_s_reg[3][55]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.756ns  (logic 1.452ns (6.676%)  route 20.304ns (93.324%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        8.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)       20.304    21.756    cpu/regfile/AR[0]
    SLICE_X0Y97          FDCE                                         f  cpu/regfile/regfile_s_reg[3][55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493     4.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367     5.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378     5.631    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100     5.731 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     5.731    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240     5.971 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008     6.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     7.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.538     8.759    cpu/regfile/clk_core_s_BUFG
    SLICE_X0Y97          FDCE                                         r  cpu/regfile/regfile_s_reg[3][55]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cpu/regfile/regfile_s_reg[3][58]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.756ns  (logic 1.452ns (6.676%)  route 20.304ns (93.324%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        8.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)       20.304    21.756    cpu/regfile/AR[0]
    SLICE_X0Y97          FDCE                                         f  cpu/regfile/regfile_s_reg[3][58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493     4.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367     5.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378     5.631    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100     5.731 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     5.731    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240     5.971 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008     6.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     7.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.538     8.759    cpu/regfile/clk_core_s_BUFG
    SLICE_X0Y97          FDCE                                         r  cpu/regfile/regfile_s_reg[3][58]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cpu/regfile/regfile_s_reg[6][55]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.647ns  (logic 1.452ns (6.709%)  route 20.195ns (93.291%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        8.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)       20.195    21.647    cpu/regfile/AR[0]
    SLICE_X2Y96          FDCE                                         f  cpu/regfile/regfile_s_reg[6][55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493     4.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367     5.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378     5.631    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100     5.731 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     5.731    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240     5.971 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008     6.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     7.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.541     8.762    cpu/regfile/clk_core_s_BUFG
    SLICE_X2Y96          FDCE                                         r  cpu/regfile/regfile_s_reg[6][55]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cpu/regfile/regfile_s_reg[6][61]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.647ns  (logic 1.452ns (6.709%)  route 20.195ns (93.291%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        8.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)       20.195    21.647    cpu/regfile/AR[0]
    SLICE_X2Y96          FDCE                                         f  cpu/regfile/regfile_s_reg[6][61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493     4.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367     5.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378     5.631    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100     5.731 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     5.731    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240     5.971 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008     6.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     7.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.541     8.762    cpu/regfile/clk_core_s_BUFG
    SLICE_X2Y96          FDCE                                         r  cpu/regfile/regfile_s_reg[6][61]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cpu/regfile/regfile_s_reg[7][49]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.643ns  (logic 1.452ns (6.711%)  route 20.190ns (93.289%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        8.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)       20.190    21.643    cpu/regfile/AR[0]
    SLICE_X3Y96          FDCE                                         f  cpu/regfile/regfile_s_reg[7][49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493     4.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367     5.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378     5.631    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100     5.731 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     5.731    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240     5.971 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008     6.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     7.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.541     8.762    cpu/regfile/clk_core_s_BUFG
    SLICE_X3Y96          FDCE                                         r  cpu/regfile/regfile_s_reg[7][49]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cpu/regfile/regfile_s_reg[7][61]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.643ns  (logic 1.452ns (6.711%)  route 20.190ns (93.289%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        8.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)       20.190    21.643    cpu/regfile/AR[0]
    SLICE_X3Y96          FDCE                                         f  cpu/regfile/regfile_s_reg[7][61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493     4.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367     5.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378     5.631    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100     5.731 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     5.731    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240     5.971 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008     6.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     7.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.541     8.762    cpu/regfile/clk_core_s_BUFG
    SLICE_X3Y96          FDCE                                         r  cpu/regfile/regfile_s_reg[7][61]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            asGpio/mygpio/gpio_o_reg[1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.220ns (34.905%)  route 0.411ns (65.095%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)        0.411     0.632    asGpio/mygpio/rst_i_IBUF
    SLICE_X43Y61         FDCE                                         f  asGpio/mygpio/gpio_o_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.858     4.441    asGpio/mygpio/clk_core_s_BUFG
    SLICE_X43Y61         FDCE                                         r  asGpio/mygpio/gpio_o_reg[1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cpu/regfile/regfile_s_reg[10][1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.649ns  (logic 0.220ns (33.975%)  route 0.428ns (66.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)        0.428     0.649    cpu/regfile/AR[0]
    SLICE_X43Y63         FDCE                                         f  cpu/regfile/regfile_s_reg[10][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.855     4.438    cpu/regfile/clk_core_s_BUFG
    SLICE_X43Y63         FDCE                                         r  cpu/regfile/regfile_s_reg[10][1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            asGpio/mygpio/cs_o_reg/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.220ns (32.137%)  route 0.466ns (67.863%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)        0.466     0.686    asGpio/mygpio/rst_i_IBUF
    SLICE_X43Y60         FDCE                                         f  asGpio/mygpio/cs_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.858     4.441    asGpio/mygpio/clk_core_s_BUFG
    SLICE_X43Y60         FDCE                                         r  asGpio/mygpio/cs_o_reg/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cpu/regfile/regfile_s_reg[4][1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.220ns (30.073%)  route 0.513ns (69.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)        0.513     0.733    cpu/regfile/AR[0]
    SLICE_X39Y61         FDCE                                         f  cpu/regfile/regfile_s_reg[4][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.856     4.439    cpu/regfile/clk_core_s_BUFG
    SLICE_X39Y61         FDCE                                         r  cpu/regfile/regfile_s_reg[4][1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cpu/regfile/regfile_s_reg[17][5]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.756ns  (logic 0.220ns (29.156%)  route 0.536ns (70.844%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)        0.536     0.756    cpu/regfile/AR[0]
    SLICE_X43Y62         FDCE                                         f  cpu/regfile/regfile_s_reg[17][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.856     4.439    cpu/regfile/clk_core_s_BUFG
    SLICE_X43Y62         FDCE                                         r  cpu/regfile/regfile_s_reg[17][5]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cpu/regfile/regfile_s_reg[0][1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.220ns (28.959%)  route 0.541ns (71.041%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)        0.541     0.761    cpu/regfile/AR[0]
    SLICE_X39Y63         FDCE                                         f  cpu/regfile/regfile_s_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.853     4.436    cpu/regfile/clk_core_s_BUFG
    SLICE_X39Y63         FDCE                                         r  cpu/regfile/regfile_s_reg[0][1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cpu/regfile/regfile_s_reg[14][1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.765ns  (logic 0.220ns (28.818%)  route 0.545ns (71.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)        0.545     0.765    cpu/regfile/AR[0]
    SLICE_X43Y64         FDCE                                         f  cpu/regfile/regfile_s_reg[14][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.855     4.438    cpu/regfile/clk_core_s_BUFG
    SLICE_X43Y64         FDCE                                         r  cpu/regfile/regfile_s_reg[14][1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cpu/regfile/regfile_s_reg[14][5]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.765ns  (logic 0.220ns (28.818%)  route 0.545ns (71.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)        0.545     0.765    cpu/regfile/AR[0]
    SLICE_X43Y64         FDCE                                         f  cpu/regfile/regfile_s_reg[14][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.855     4.438    cpu/regfile/clk_core_s_BUFG
    SLICE_X43Y64         FDCE                                         r  cpu/regfile/regfile_s_reg[14][5]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cpu/regfile/regfile_s_reg[8][1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.220ns (28.235%)  route 0.560ns (71.765%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)        0.560     0.781    cpu/regfile/AR[0]
    SLICE_X41Y61         FDCE                                         f  cpu/regfile/regfile_s_reg[8][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.858     4.441    cpu/regfile/clk_core_s_BUFG
    SLICE_X41Y61         FDCE                                         r  cpu/regfile/regfile_s_reg[8][1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cpu/regfile/regfile_s_reg[12][1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.220ns (28.079%)  route 0.565ns (71.921%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)        0.565     0.785    cpu/regfile/AR[0]
    SLICE_X40Y61         FDCE                                         f  cpu/regfile/regfile_s_reg[12][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.858     4.441    cpu/regfile/clk_core_s_BUFG
    SLICE_X40Y61         FDCE                                         r  cpu/regfile/regfile_s_reg[12][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  clk_core

Max Delay          2048 Endpoints
Min Delay          2048 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cgu/sGpioBpi/id_reg_s_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/regfile/regfile_s_reg[14][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.437ns  (logic 0.828ns (11.134%)  route 6.609ns (88.866%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.747ns
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.649     5.317    cgu/sGpioBpi/CLK
    SLICE_X11Y76         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456     5.773 r  cgu/sGpioBpi/id_reg_s_reg[18]/Q
                         net (fo=1, routed)           1.157     6.930    imem/Q[18]
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.054 r  imem/regfile_s[31][18]_i_6/O
                         net (fo=1, routed)           0.433     7.487    imem/regfile_s[31][18]_i_6_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.611 r  imem/regfile_s[31][18]_i_3/O
                         net (fo=1, routed)           1.008     8.618    imem/dBusDataRd_s[18]
    SLICE_X13Y80         LUT5 (Prop_lut5_I4_O)        0.124     8.742 r  imem/regfile_s[31][18]_i_1/O
                         net (fo=32, routed)          4.012    12.754    cpu/regfile/D[18]
    SLICE_X3Y76          FDCE                                         r  cpu/regfile/regfile_s_reg[14][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493     4.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367     5.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378     5.631    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100     5.731 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     5.731    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240     5.971 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008     6.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     7.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.526     8.747    cpu/regfile/clk_core_s_BUFG
    SLICE_X3Y76          FDCE                                         r  cpu/regfile/regfile_s_reg[14][18]/C

Slack:                    inf
  Source:                 cgu/sGpioBpi/id_reg_s_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/regfile/regfile_s_reg[15][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.336ns  (logic 0.828ns (11.286%)  route 6.508ns (88.714%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.745ns
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.649     5.317    cgu/sGpioBpi/CLK
    SLICE_X11Y76         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456     5.773 r  cgu/sGpioBpi/id_reg_s_reg[18]/Q
                         net (fo=1, routed)           1.157     6.930    imem/Q[18]
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.054 r  imem/regfile_s[31][18]_i_6/O
                         net (fo=1, routed)           0.433     7.487    imem/regfile_s[31][18]_i_6_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.611 r  imem/regfile_s[31][18]_i_3/O
                         net (fo=1, routed)           1.008     8.618    imem/dBusDataRd_s[18]
    SLICE_X13Y80         LUT5 (Prop_lut5_I4_O)        0.124     8.742 r  imem/regfile_s[31][18]_i_1/O
                         net (fo=32, routed)          3.911    12.654    cpu/regfile/D[18]
    SLICE_X2Y75          FDCE                                         r  cpu/regfile/regfile_s_reg[15][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493     4.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367     5.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378     5.631    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100     5.731 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     5.731    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240     5.971 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008     6.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     7.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.524     8.745    cpu/regfile/clk_core_s_BUFG
    SLICE_X2Y75          FDCE                                         r  cpu/regfile/regfile_s_reg[15][18]/C

Slack:                    inf
  Source:                 cgu/sGpioBpi/id_reg_s_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/regfile/regfile_s_reg[2][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.251ns  (logic 0.828ns (11.420%)  route 6.423ns (88.580%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.747ns
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.649     5.317    cgu/sGpioBpi/CLK
    SLICE_X11Y76         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456     5.773 r  cgu/sGpioBpi/id_reg_s_reg[18]/Q
                         net (fo=1, routed)           1.157     6.930    imem/Q[18]
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.054 r  imem/regfile_s[31][18]_i_6/O
                         net (fo=1, routed)           0.433     7.487    imem/regfile_s[31][18]_i_6_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.611 r  imem/regfile_s[31][18]_i_3/O
                         net (fo=1, routed)           1.008     8.618    imem/dBusDataRd_s[18]
    SLICE_X13Y80         LUT5 (Prop_lut5_I4_O)        0.124     8.742 r  imem/regfile_s[31][18]_i_1/O
                         net (fo=32, routed)          3.825    12.568    cpu/regfile/D[18]
    SLICE_X2Y76          FDCE                                         r  cpu/regfile/regfile_s_reg[2][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493     4.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367     5.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378     5.631    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100     5.731 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     5.731    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240     5.971 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008     6.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     7.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.526     8.747    cpu/regfile/clk_core_s_BUFG
    SLICE_X2Y76          FDCE                                         r  cpu/regfile/regfile_s_reg[2][18]/C

Slack:                    inf
  Source:                 cgu/sGpioBpi/id_reg_s_reg[60]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/regfile/regfile_s_reg[21][60]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.127ns  (logic 0.828ns (11.617%)  route 6.299ns (88.383%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        3.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.711ns
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.648     5.316    cgu/sGpioBpi/CLK
    SLICE_X21Y81         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y81         FDCE (Prop_fdce_C_Q)         0.456     5.772 r  cgu/sGpioBpi/id_reg_s_reg[60]/Q
                         net (fo=1, routed)           1.001     6.774    imem/Q[60]
    SLICE_X21Y81         LUT6 (Prop_lut6_I5_O)        0.124     6.898 r  imem/regfile_s[31][60]_i_8/O
                         net (fo=1, routed)           0.585     7.482    imem/regfile_s[31][60]_i_8_n_0
    SLICE_X19Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.606 r  imem/regfile_s[31][60]_i_3/O
                         net (fo=1, routed)           1.176     8.783    imem/regfile_s[31][60]_i_3_n_0
    SLICE_X15Y93         LUT6 (Prop_lut6_I4_O)        0.124     8.907 r  imem/regfile_s[31][60]_i_1/O
                         net (fo=32, routed)          3.537    12.444    cpu/regfile/D[60]
    SLICE_X35Y95         FDCE                                         r  cpu/regfile/regfile_s_reg[21][60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493     4.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367     5.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378     5.631    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100     5.731 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     5.731    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240     5.971 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008     6.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     7.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.490     8.711    cpu/regfile/clk_core_s_BUFG
    SLICE_X35Y95         FDCE                                         r  cpu/regfile/regfile_s_reg[21][60]/C

Slack:                    inf
  Source:                 cgu/sGpioBpi/id_reg_s_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/regfile/regfile_s_reg[5][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.118ns  (logic 0.828ns (11.632%)  route 6.290ns (88.368%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.751ns
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.649     5.317    cgu/sGpioBpi/CLK
    SLICE_X11Y76         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456     5.773 r  cgu/sGpioBpi/id_reg_s_reg[18]/Q
                         net (fo=1, routed)           1.157     6.930    imem/Q[18]
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.054 r  imem/regfile_s[31][18]_i_6/O
                         net (fo=1, routed)           0.433     7.487    imem/regfile_s[31][18]_i_6_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.611 r  imem/regfile_s[31][18]_i_3/O
                         net (fo=1, routed)           1.008     8.618    imem/dBusDataRd_s[18]
    SLICE_X13Y80         LUT5 (Prop_lut5_I4_O)        0.124     8.742 r  imem/regfile_s[31][18]_i_1/O
                         net (fo=32, routed)          3.693    12.435    cpu/regfile/D[18]
    SLICE_X3Y79          FDCE                                         r  cpu/regfile/regfile_s_reg[5][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493     4.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367     5.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378     5.631    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100     5.731 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     5.731    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240     5.971 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008     6.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     7.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.530     8.751    cpu/regfile/clk_core_s_BUFG
    SLICE_X3Y79          FDCE                                         r  cpu/regfile/regfile_s_reg[5][18]/C

Slack:                    inf
  Source:                 cgu/sGpioBpi/id_reg_s_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/regfile/regfile_s_reg[30][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.116ns  (logic 0.828ns (11.636%)  route 6.288ns (88.364%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.747ns
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.649     5.317    cgu/sGpioBpi/CLK
    SLICE_X11Y76         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456     5.773 r  cgu/sGpioBpi/id_reg_s_reg[18]/Q
                         net (fo=1, routed)           1.157     6.930    imem/Q[18]
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.054 r  imem/regfile_s[31][18]_i_6/O
                         net (fo=1, routed)           0.433     7.487    imem/regfile_s[31][18]_i_6_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.611 r  imem/regfile_s[31][18]_i_3/O
                         net (fo=1, routed)           1.008     8.618    imem/dBusDataRd_s[18]
    SLICE_X13Y80         LUT5 (Prop_lut5_I4_O)        0.124     8.742 r  imem/regfile_s[31][18]_i_1/O
                         net (fo=32, routed)          3.691    12.433    cpu/regfile/D[18]
    SLICE_X5Y76          FDCE                                         r  cpu/regfile/regfile_s_reg[30][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493     4.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367     5.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378     5.631    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100     5.731 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     5.731    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240     5.971 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008     6.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     7.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.526     8.747    cpu/regfile/clk_core_s_BUFG
    SLICE_X5Y76          FDCE                                         r  cpu/regfile/regfile_s_reg[30][18]/C

Slack:                    inf
  Source:                 cgu/sGpioBpi/id_reg_s_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/regfile/regfile_s_reg[12][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.091ns  (logic 0.828ns (11.676%)  route 6.263ns (88.324%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.747ns
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.649     5.317    cgu/sGpioBpi/CLK
    SLICE_X11Y76         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDCE (Prop_fdce_C_Q)         0.456     5.773 r  cgu/sGpioBpi/id_reg_s_reg[18]/Q
                         net (fo=1, routed)           1.157     6.930    imem/Q[18]
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.054 r  imem/regfile_s[31][18]_i_6/O
                         net (fo=1, routed)           0.433     7.487    imem/regfile_s[31][18]_i_6_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.611 r  imem/regfile_s[31][18]_i_3/O
                         net (fo=1, routed)           1.008     8.618    imem/dBusDataRd_s[18]
    SLICE_X13Y80         LUT5 (Prop_lut5_I4_O)        0.124     8.742 r  imem/regfile_s[31][18]_i_1/O
                         net (fo=32, routed)          3.666    12.409    cpu/regfile/D[18]
    SLICE_X1Y79          FDCE                                         r  cpu/regfile/regfile_s_reg[12][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493     4.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367     5.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378     5.631    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100     5.731 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     5.731    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240     5.971 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008     6.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     7.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.526     8.747    cpu/regfile/clk_core_s_BUFG
    SLICE_X1Y79          FDCE                                         r  cpu/regfile/regfile_s_reg[12][18]/C

Slack:                    inf
  Source:                 cgu/sGpioBpi/id_reg_s_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/regfile/regfile_s_reg[12][49]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.985ns  (logic 0.890ns (12.742%)  route 6.095ns (87.258%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        3.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.758ns
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.666     5.334    cgu/sGpioBpi/CLK
    SLICE_X12Y92         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDCE (Prop_fdce_C_Q)         0.518     5.852 r  cgu/sGpioBpi/id_reg_s_reg[49]/Q
                         net (fo=1, routed)           0.830     6.682    imem/Q[49]
    SLICE_X12Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.806 r  imem/regfile_s[31][49]_i_8/O
                         net (fo=1, routed)           1.233     8.040    imem/regfile_s[31][49]_i_8_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.164 r  imem/regfile_s[31][49]_i_3/O
                         net (fo=1, routed)           0.543     8.706    imem/regfile_s[31][49]_i_3_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I4_O)        0.124     8.830 r  imem/regfile_s[31][49]_i_1/O
                         net (fo=32, routed)          3.488    12.319    cpu/regfile/D[49]
    SLICE_X1Y94          FDCE                                         r  cpu/regfile/regfile_s_reg[12][49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493     4.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367     5.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378     5.631    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100     5.731 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     5.731    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240     5.971 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008     6.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     7.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.537     8.758    cpu/regfile/clk_core_s_BUFG
    SLICE_X1Y94          FDCE                                         r  cpu/regfile/regfile_s_reg[12][49]/C

Slack:                    inf
  Source:                 cgu/sGpioBpi/id_reg_s_reg[60]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/regfile/regfile_s_reg[8][60]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.995ns  (logic 0.828ns (11.837%)  route 6.167ns (88.163%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        3.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.712ns
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.648     5.316    cgu/sGpioBpi/CLK
    SLICE_X21Y81         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y81         FDCE (Prop_fdce_C_Q)         0.456     5.772 r  cgu/sGpioBpi/id_reg_s_reg[60]/Q
                         net (fo=1, routed)           1.001     6.774    imem/Q[60]
    SLICE_X21Y81         LUT6 (Prop_lut6_I5_O)        0.124     6.898 r  imem/regfile_s[31][60]_i_8/O
                         net (fo=1, routed)           0.585     7.482    imem/regfile_s[31][60]_i_8_n_0
    SLICE_X19Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.606 r  imem/regfile_s[31][60]_i_3/O
                         net (fo=1, routed)           1.176     8.783    imem/regfile_s[31][60]_i_3_n_0
    SLICE_X15Y93         LUT6 (Prop_lut6_I4_O)        0.124     8.907 r  imem/regfile_s[31][60]_i_1/O
                         net (fo=32, routed)          3.404    12.311    cpu/regfile/D[60]
    SLICE_X33Y98         FDCE                                         r  cpu/regfile/regfile_s_reg[8][60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493     4.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367     5.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378     5.631    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100     5.731 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     5.731    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240     5.971 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008     6.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     7.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.491     8.712    cpu/regfile/clk_core_s_BUFG
    SLICE_X33Y98         FDCE                                         r  cpu/regfile/regfile_s_reg[8][60]/C

Slack:                    inf
  Source:                 cgu/sGpioBpi/id_reg_s_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/regfile/regfile_s_reg[15][39]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.991ns  (logic 0.828ns (11.843%)  route 6.163ns (88.157%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        3.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.786ns
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.650     5.318    cgu/sGpioBpi/CLK
    SLICE_X26Y82         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y82         FDCE (Prop_fdce_C_Q)         0.456     5.774 r  cgu/sGpioBpi/id_reg_s_reg[39]/Q
                         net (fo=1, routed)           0.972     6.746    imem/Q[39]
    SLICE_X21Y82         LUT6 (Prop_lut6_I5_O)        0.124     6.870 r  imem/regfile_s[31][39]_i_8/O
                         net (fo=1, routed)           0.263     7.133    imem/regfile_s[31][39]_i_8_n_0
    SLICE_X21Y82         LUT6 (Prop_lut6_I5_O)        0.124     7.257 r  imem/regfile_s[31][39]_i_3/O
                         net (fo=1, routed)           0.873     8.130    imem/regfile_s[31][39]_i_3_n_0
    SLICE_X21Y86         LUT6 (Prop_lut6_I4_O)        0.124     8.254 r  imem/regfile_s[31][39]_i_1/O
                         net (fo=32, routed)          4.055    12.310    cpu/regfile/D[39]
    SLICE_X39Y96         FDCE                                         r  cpu/regfile/regfile_s_reg[15][39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493     4.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367     5.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378     5.631    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100     5.731 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     5.731    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240     5.971 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008     6.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     7.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.565     8.786    cpu/regfile/clk_core_s_BUFG
    SLICE_X39Y96         FDCE                                         r  cpu/regfile/regfile_s_reg[15][39]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cgu/sGpioBpi/id_reg_s_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/regfile/regfile_s_reg[18][33]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.794ns  (logic 0.276ns (34.752%)  route 0.518ns (65.248%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.406ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.551     1.463    cgu/sGpioBpi/CLK
    SLICE_X17Y80         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y80         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  cgu/sGpioBpi/id_reg_s_reg[33]/Q
                         net (fo=1, routed)           0.136     1.740    imem/Q[33]
    SLICE_X17Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.785 r  imem/regfile_s[31][33]_i_8/O
                         net (fo=1, routed)           0.050     1.835    imem/regfile_s[31][33]_i_8_n_0
    SLICE_X17Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.880 r  imem/regfile_s[31][33]_i_3/O
                         net (fo=1, routed)           0.119     1.999    imem/regfile_s[31][33]_i_3_n_0
    SLICE_X14Y80         LUT6 (Prop_lut6_I4_O)        0.045     2.044 r  imem/regfile_s[31][33]_i_1/O
                         net (fo=32, routed)          0.213     2.257    cpu/regfile/D[33]
    SLICE_X14Y83         FDCE                                         r  cpu/regfile/regfile_s_reg[18][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.823     4.406    cpu/regfile/clk_core_s_BUFG
    SLICE_X14Y83         FDCE                                         r  cpu/regfile/regfile_s_reg[18][33]/C

Slack:                    inf
  Source:                 cgu/sGpioBpi/id_reg_s_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/regfile/regfile_s_reg[8][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.276ns (33.725%)  route 0.542ns (66.275%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.403ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.546     1.458    cgu/sGpioBpi/CLK
    SLICE_X33Y75         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDCE (Prop_fdce_C_Q)         0.141     1.599 r  cgu/sGpioBpi/id_reg_s_reg[27]/Q
                         net (fo=1, routed)           0.286     1.885    imem/Q[27]
    SLICE_X33Y76         LUT6 (Prop_lut6_I5_O)        0.045     1.930 r  imem/regfile_s[31][27]_i_8/O
                         net (fo=1, routed)           0.082     2.011    imem/regfile_s[31][27]_i_8_n_0
    SLICE_X33Y76         LUT6 (Prop_lut6_I0_O)        0.045     2.056 r  imem/regfile_s[31][27]_i_3/O
                         net (fo=1, routed)           0.175     2.231    imem/dBusDataRd_s[27]
    SLICE_X32Y80         LUT5 (Prop_lut5_I4_O)        0.045     2.276 r  imem/regfile_s[31][27]_i_1/O
                         net (fo=32, routed)          0.000     2.276    cpu/regfile/D[27]
    SLICE_X32Y80         FDCE                                         r  cpu/regfile/regfile_s_reg[8][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.820     4.403    cpu/regfile/clk_core_s_BUFG
    SLICE_X32Y80         FDCE                                         r  cpu/regfile/regfile_s_reg[8][27]/C

Slack:                    inf
  Source:                 cgu/sGpioBpi/id_reg_s_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/regfile/regfile_s_reg[24][33]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.815ns  (logic 0.276ns (33.882%)  route 0.539ns (66.118%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.409ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.551     1.463    cgu/sGpioBpi/CLK
    SLICE_X17Y80         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y80         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  cgu/sGpioBpi/id_reg_s_reg[33]/Q
                         net (fo=1, routed)           0.136     1.740    imem/Q[33]
    SLICE_X17Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.785 r  imem/regfile_s[31][33]_i_8/O
                         net (fo=1, routed)           0.050     1.835    imem/regfile_s[31][33]_i_8_n_0
    SLICE_X17Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.880 r  imem/regfile_s[31][33]_i_3/O
                         net (fo=1, routed)           0.119     1.999    imem/regfile_s[31][33]_i_3_n_0
    SLICE_X14Y80         LUT6 (Prop_lut6_I4_O)        0.045     2.044 r  imem/regfile_s[31][33]_i_1/O
                         net (fo=32, routed)          0.234     2.277    cpu/regfile/D[33]
    SLICE_X14Y87         FDCE                                         r  cpu/regfile/regfile_s_reg[24][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.826     4.409    cpu/regfile/clk_core_s_BUFG
    SLICE_X14Y87         FDCE                                         r  cpu/regfile/regfile_s_reg[24][33]/C

Slack:                    inf
  Source:                 cgu/sGpioBpi/id_reg_s_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/regfile/regfile_s_reg[21][33]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.837ns  (logic 0.276ns (32.988%)  route 0.561ns (67.012%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.406ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.551     1.463    cgu/sGpioBpi/CLK
    SLICE_X17Y80         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y80         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  cgu/sGpioBpi/id_reg_s_reg[33]/Q
                         net (fo=1, routed)           0.136     1.740    imem/Q[33]
    SLICE_X17Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.785 r  imem/regfile_s[31][33]_i_8/O
                         net (fo=1, routed)           0.050     1.835    imem/regfile_s[31][33]_i_8_n_0
    SLICE_X17Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.880 r  imem/regfile_s[31][33]_i_3/O
                         net (fo=1, routed)           0.119     1.999    imem/regfile_s[31][33]_i_3_n_0
    SLICE_X14Y80         LUT6 (Prop_lut6_I4_O)        0.045     2.044 r  imem/regfile_s[31][33]_i_1/O
                         net (fo=32, routed)          0.256     2.300    cpu/regfile/D[33]
    SLICE_X7Y80          FDCE                                         r  cpu/regfile/regfile_s_reg[21][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.823     4.406    cpu/regfile/clk_core_s_BUFG
    SLICE_X7Y80          FDCE                                         r  cpu/regfile/regfile_s_reg[21][33]/C

Slack:                    inf
  Source:                 cgu/sGpioBpi/id_reg_s_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/regfile/regfile_s_reg[26][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.849ns  (logic 0.276ns (32.496%)  route 0.573ns (67.504%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.398ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.549     1.461    cgu/sGpioBpi/CLK
    SLICE_X17Y71         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y71         FDCE (Prop_fdce_C_Q)         0.141     1.602 r  cgu/sGpioBpi/id_reg_s_reg[9]/Q
                         net (fo=1, routed)           0.191     1.793    imem/Q[9]
    SLICE_X17Y71         LUT6 (Prop_lut6_I5_O)        0.045     1.838 r  imem/regfile_s[31][9]_i_3/O
                         net (fo=1, routed)           0.195     2.033    imem/regfile_s[31][9]_i_3_n_0
    SLICE_X18Y73         LUT6 (Prop_lut6_I0_O)        0.045     2.078 r  imem/regfile_s[31][9]_i_2/O
                         net (fo=1, routed)           0.059     2.137    imem/dBusDataRd_s[9]
    SLICE_X18Y73         LUT5 (Prop_lut5_I4_O)        0.045     2.182 r  imem/regfile_s[31][9]_i_1/O
                         net (fo=32, routed)          0.128     2.310    cpu/regfile/D[9]
    SLICE_X18Y73         FDCE                                         r  cpu/regfile/regfile_s_reg[26][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.815     4.398    cpu/regfile/clk_core_s_BUFG
    SLICE_X18Y73         FDCE                                         r  cpu/regfile/regfile_s_reg[26][9]/C

Slack:                    inf
  Source:                 cgu/sGpioBpi/id_reg_s_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/regfile/regfile_s_reg[29][33]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.276ns (32.282%)  route 0.579ns (67.718%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.409ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.551     1.463    cgu/sGpioBpi/CLK
    SLICE_X17Y80         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y80         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  cgu/sGpioBpi/id_reg_s_reg[33]/Q
                         net (fo=1, routed)           0.136     1.740    imem/Q[33]
    SLICE_X17Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.785 r  imem/regfile_s[31][33]_i_8/O
                         net (fo=1, routed)           0.050     1.835    imem/regfile_s[31][33]_i_8_n_0
    SLICE_X17Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.880 r  imem/regfile_s[31][33]_i_3/O
                         net (fo=1, routed)           0.119     1.999    imem/regfile_s[31][33]_i_3_n_0
    SLICE_X14Y80         LUT6 (Prop_lut6_I4_O)        0.045     2.044 r  imem/regfile_s[31][33]_i_1/O
                         net (fo=32, routed)          0.274     2.318    cpu/regfile/D[33]
    SLICE_X13Y83         FDCE                                         r  cpu/regfile/regfile_s_reg[29][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.826     4.409    cpu/regfile/clk_core_s_BUFG
    SLICE_X13Y83         FDCE                                         r  cpu/regfile/regfile_s_reg[29][33]/C

Slack:                    inf
  Source:                 cgu/sGpioBpi/id_reg_s_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/regfile/regfile_s_reg[16][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.276ns (32.069%)  route 0.585ns (67.931%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.402ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.549     1.461    cgu/sGpioBpi/CLK
    SLICE_X17Y71         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y71         FDCE (Prop_fdce_C_Q)         0.141     1.602 r  cgu/sGpioBpi/id_reg_s_reg[14]/Q
                         net (fo=1, routed)           0.156     1.758    imem/Q[14]
    SLICE_X17Y71         LUT6 (Prop_lut6_I5_O)        0.045     1.803 r  imem/regfile_s[31][14]_i_7/O
                         net (fo=1, routed)           0.139     1.942    imem/regfile_s[31][14]_i_7_n_0
    SLICE_X18Y72         LUT6 (Prop_lut6_I0_O)        0.045     1.987 r  imem/regfile_s[31][14]_i_3/O
                         net (fo=1, routed)           0.093     2.081    imem/dBusDataRd_s[14]
    SLICE_X17Y72         LUT5 (Prop_lut5_I4_O)        0.045     2.126 r  imem/regfile_s[31][14]_i_1/O
                         net (fo=32, routed)          0.196     2.321    cpu/regfile/D[14]
    SLICE_X17Y70         FDCE                                         r  cpu/regfile/regfile_s_reg[16][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.819     4.402    cpu/regfile/clk_core_s_BUFG
    SLICE_X17Y70         FDCE                                         r  cpu/regfile/regfile_s_reg[16][14]/C

Slack:                    inf
  Source:                 cgu/sGpioBpi/id_reg_s_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/regfile/regfile_s_reg[23][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.276ns (32.066%)  route 0.585ns (67.934%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.400ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.549     1.461    cgu/sGpioBpi/CLK
    SLICE_X17Y71         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y71         FDCE (Prop_fdce_C_Q)         0.141     1.602 r  cgu/sGpioBpi/id_reg_s_reg[9]/Q
                         net (fo=1, routed)           0.191     1.793    imem/Q[9]
    SLICE_X17Y71         LUT6 (Prop_lut6_I5_O)        0.045     1.838 r  imem/regfile_s[31][9]_i_3/O
                         net (fo=1, routed)           0.195     2.033    imem/regfile_s[31][9]_i_3_n_0
    SLICE_X18Y73         LUT6 (Prop_lut6_I0_O)        0.045     2.078 r  imem/regfile_s[31][9]_i_2/O
                         net (fo=1, routed)           0.059     2.137    imem/dBusDataRd_s[9]
    SLICE_X18Y73         LUT5 (Prop_lut5_I4_O)        0.045     2.182 r  imem/regfile_s[31][9]_i_1/O
                         net (fo=32, routed)          0.139     2.322    cpu/regfile/D[9]
    SLICE_X19Y72         FDCE                                         r  cpu/regfile/regfile_s_reg[23][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.817     4.400    cpu/regfile/clk_core_s_BUFG
    SLICE_X19Y72         FDCE                                         r  cpu/regfile/regfile_s_reg[23][9]/C

Slack:                    inf
  Source:                 cgu/sGpioBpi/id_reg_s_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/regfile/regfile_s_reg[30][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.863ns  (logic 0.276ns (31.975%)  route 0.587ns (68.025%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.403ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.549     1.461    cgu/sGpioBpi/CLK
    SLICE_X17Y71         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y71         FDCE (Prop_fdce_C_Q)         0.141     1.602 r  cgu/sGpioBpi/id_reg_s_reg[14]/Q
                         net (fo=1, routed)           0.156     1.758    imem/Q[14]
    SLICE_X17Y71         LUT6 (Prop_lut6_I5_O)        0.045     1.803 r  imem/regfile_s[31][14]_i_7/O
                         net (fo=1, routed)           0.139     1.942    imem/regfile_s[31][14]_i_7_n_0
    SLICE_X18Y72         LUT6 (Prop_lut6_I0_O)        0.045     1.987 r  imem/regfile_s[31][14]_i_3/O
                         net (fo=1, routed)           0.093     2.081    imem/dBusDataRd_s[14]
    SLICE_X17Y72         LUT5 (Prop_lut5_I4_O)        0.045     2.126 r  imem/regfile_s[31][14]_i_1/O
                         net (fo=32, routed)          0.198     2.324    cpu/regfile/D[14]
    SLICE_X17Y69         FDCE                                         r  cpu/regfile/regfile_s_reg[30][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.820     4.403    cpu/regfile/clk_core_s_BUFG
    SLICE_X17Y69         FDCE                                         r  cpu/regfile/regfile_s_reg[30][14]/C

Slack:                    inf
  Source:                 cgu/sGpioBpi/id_reg_s_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/regfile/regfile_s_reg[29][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.276ns (31.779%)  route 0.592ns (68.221%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.404ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.549     1.461    cgu/sGpioBpi/CLK
    SLICE_X17Y71         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y71         FDCE (Prop_fdce_C_Q)         0.141     1.602 r  cgu/sGpioBpi/id_reg_s_reg[14]/Q
                         net (fo=1, routed)           0.156     1.758    imem/Q[14]
    SLICE_X17Y71         LUT6 (Prop_lut6_I5_O)        0.045     1.803 r  imem/regfile_s[31][14]_i_7/O
                         net (fo=1, routed)           0.139     1.942    imem/regfile_s[31][14]_i_7_n_0
    SLICE_X18Y72         LUT6 (Prop_lut6_I0_O)        0.045     1.987 r  imem/regfile_s[31][14]_i_3/O
                         net (fo=1, routed)           0.093     2.081    imem/dBusDataRd_s[14]
    SLICE_X17Y72         LUT5 (Prop_lut5_I4_O)        0.045     2.126 r  imem/regfile_s[31][14]_i_1/O
                         net (fo=32, routed)          0.204     2.329    cpu/regfile/D[14]
    SLICE_X17Y68         FDCE                                         r  cpu/regfile/regfile_s_reg[29][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.821     4.404    cpu/regfile/clk_core_s_BUFG
    SLICE_X17Y68         FDCE                                         r  cpu/regfile/regfile_s_reg[29][14]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_tck_pin
  To Clock:  clk_core

Max Delay         55645 Endpoints
Min Delay         55645 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 as_jtag/genblk1[0].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            cpu/regfile/regfile_s_reg[2][45]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        65.898ns  (logic 6.244ns (9.475%)  route 59.654ns (90.525%))
  Logic Levels:           30  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        3.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.717ns
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.754     5.350    as_jtag/genblk1[0].ircell/tck_i_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  as_jtag/genblk1[0].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     5.806 f  as_jtag/genblk1[0].ircell/data_out_s_reg/Q
                         net (fo=11, routed)          1.234     7.040    as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_10[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.152     7.192 r  as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_11/O
                         net (fo=294, routed)         6.774    13.966    imem_load/genblk1[37].ircell/im_mode_s
    SLICE_X11Y66         LUT5 (Prop_lut5_I2_O)        0.332    14.298 r  imem_load/genblk1[37].ircell/iram_s_reg_0_255_17_17_i_7/O
                         net (fo=128, routed)         3.808    18.105    imem/iram_s_reg_3840_4095_17_17/A2
    SLICE_X4Y83          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.799    18.904 f  imem/iram_s_reg_3840_4095_17_17/RAMS64E_A/O
                         net (fo=1, routed)           0.000    18.904    imem/iram_s_reg_3840_4095_17_17/OA
    SLICE_X4Y83          MUXF7 (Prop_muxf7_I1_O)      0.214    19.118 f  imem/iram_s_reg_3840_4095_17_17/F7.A/O
                         net (fo=1, routed)           0.000    19.118    imem/iram_s_reg_3840_4095_17_17/O1
    SLICE_X4Y83          MUXF8 (Prop_muxf8_I1_O)      0.088    19.206 f  imem/iram_s_reg_3840_4095_17_17/F8/O
                         net (fo=1, routed)           1.761    20.967    imem/iram_s_reg_3840_4095_17_17_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I0_O)        0.319    21.286 f  imem/sum_o_carry__3_i_66/O
                         net (fo=1, routed)           0.000    21.286    imem/sum_o_carry__3_i_66_n_0
    SLICE_X5Y69          MUXF7 (Prop_muxf7_I1_O)      0.217    21.503 f  imem/sum_o_carry__3_i_27/O
                         net (fo=3, routed)           1.345    22.848    imem/sum_o_carry__3_i_27_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I3_O)        0.299    23.147 f  imem/sum_o_carry__3_i_11/O
                         net (fo=88, routed)          7.426    30.573    imem/data_out_s_reg[2]
    SLICE_X22Y69         LUT5 (Prop_lut5_I0_O)        0.124    30.697 f  imem/sum_o_carry_i_43/O
                         net (fo=108, routed)         2.619    33.316    cpu/regfile/rdata01_o1
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124    33.440 f  cpu/regfile/regfile_s[31][29]_i_11/O
                         net (fo=22, routed)          5.230    38.669    cpu/regfile/PC_o_reg[31][1]
    SLICE_X41Y94         LUT6 (Prop_lut6_I3_O)        0.124    38.793 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109/O
                         net (fo=4, routed)           1.429    40.223    cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.124    40.347 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_176/O
                         net (fo=2, routed)           0.421    40.767    imem/genblk1[1].ram_s_reg_0_255_0_0_i_71_0
    SLICE_X41Y90         LUT3 (Prop_lut3_I0_O)        0.124    40.891 f  imem/genblk1[1].ram_s_reg_0_255_0_0_i_139/O
                         net (fo=2, routed)           1.406    42.297    imem/genblk1[1].ram_s_reg_0_255_0_0_i_139_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    42.421 f  imem/regfile_s[31][6]_i_12/O
                         net (fo=1, routed)           0.821    43.242    imem/regfile_s[31][6]_i_12_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I5_O)        0.124    43.366 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    43.973    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.097 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    56.359    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    56.483 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    56.483    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.884 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    56.884    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.998 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    56.998    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.112 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.112    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.226 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.226    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.340 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    57.340    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.454 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    57.454    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.568 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.568    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.682 r  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    59.652    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    59.802 r  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.271    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    60.599 f  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.429    61.028    imem/csx_s[3]
    SLICE_X21Y88         LUT4 (Prop_lut4_I0_O)        0.119    61.147 r  imem/regfile_s[31][63]_i_42/O
                         net (fo=64, routed)          4.863    66.011    imem/regfile_s[31][63]_i_42_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I2_O)        0.332    66.343 r  imem/regfile_s[31][45]_i_4/O
                         net (fo=1, routed)           0.655    66.997    imem/regfile_s[31][45]_i_4_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I5_O)        0.124    67.121 r  imem/regfile_s[31][45]_i_1/O
                         net (fo=32, routed)          4.127    71.248    cpu/regfile/D[45]
    SLICE_X7Y95          FDCE                                         r  cpu/regfile/regfile_s_reg[2][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493     4.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367     5.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378     5.631    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100     5.731 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     5.731    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240     5.971 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008     6.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     7.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.496     8.717    cpu/regfile/clk_core_s_BUFG
    SLICE_X7Y95          FDCE                                         r  cpu/regfile/regfile_s_reg[2][45]/C

Slack:                    inf
  Source:                 as_jtag/genblk1[0].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            cpu/regfile/regfile_s_reg[13][45]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        65.794ns  (logic 6.244ns (9.490%)  route 59.549ns (90.510%))
  Logic Levels:           30  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        3.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.717ns
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.754     5.350    as_jtag/genblk1[0].ircell/tck_i_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  as_jtag/genblk1[0].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     5.806 f  as_jtag/genblk1[0].ircell/data_out_s_reg/Q
                         net (fo=11, routed)          1.234     7.040    as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_10[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.152     7.192 r  as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_11/O
                         net (fo=294, routed)         6.774    13.966    imem_load/genblk1[37].ircell/im_mode_s
    SLICE_X11Y66         LUT5 (Prop_lut5_I2_O)        0.332    14.298 r  imem_load/genblk1[37].ircell/iram_s_reg_0_255_17_17_i_7/O
                         net (fo=128, routed)         3.808    18.105    imem/iram_s_reg_3840_4095_17_17/A2
    SLICE_X4Y83          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.799    18.904 f  imem/iram_s_reg_3840_4095_17_17/RAMS64E_A/O
                         net (fo=1, routed)           0.000    18.904    imem/iram_s_reg_3840_4095_17_17/OA
    SLICE_X4Y83          MUXF7 (Prop_muxf7_I1_O)      0.214    19.118 f  imem/iram_s_reg_3840_4095_17_17/F7.A/O
                         net (fo=1, routed)           0.000    19.118    imem/iram_s_reg_3840_4095_17_17/O1
    SLICE_X4Y83          MUXF8 (Prop_muxf8_I1_O)      0.088    19.206 f  imem/iram_s_reg_3840_4095_17_17/F8/O
                         net (fo=1, routed)           1.761    20.967    imem/iram_s_reg_3840_4095_17_17_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I0_O)        0.319    21.286 f  imem/sum_o_carry__3_i_66/O
                         net (fo=1, routed)           0.000    21.286    imem/sum_o_carry__3_i_66_n_0
    SLICE_X5Y69          MUXF7 (Prop_muxf7_I1_O)      0.217    21.503 f  imem/sum_o_carry__3_i_27/O
                         net (fo=3, routed)           1.345    22.848    imem/sum_o_carry__3_i_27_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I3_O)        0.299    23.147 f  imem/sum_o_carry__3_i_11/O
                         net (fo=88, routed)          7.426    30.573    imem/data_out_s_reg[2]
    SLICE_X22Y69         LUT5 (Prop_lut5_I0_O)        0.124    30.697 f  imem/sum_o_carry_i_43/O
                         net (fo=108, routed)         2.619    33.316    cpu/regfile/rdata01_o1
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124    33.440 f  cpu/regfile/regfile_s[31][29]_i_11/O
                         net (fo=22, routed)          5.230    38.669    cpu/regfile/PC_o_reg[31][1]
    SLICE_X41Y94         LUT6 (Prop_lut6_I3_O)        0.124    38.793 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109/O
                         net (fo=4, routed)           1.429    40.223    cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.124    40.347 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_176/O
                         net (fo=2, routed)           0.421    40.767    imem/genblk1[1].ram_s_reg_0_255_0_0_i_71_0
    SLICE_X41Y90         LUT3 (Prop_lut3_I0_O)        0.124    40.891 f  imem/genblk1[1].ram_s_reg_0_255_0_0_i_139/O
                         net (fo=2, routed)           1.406    42.297    imem/genblk1[1].ram_s_reg_0_255_0_0_i_139_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    42.421 f  imem/regfile_s[31][6]_i_12/O
                         net (fo=1, routed)           0.821    43.242    imem/regfile_s[31][6]_i_12_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I5_O)        0.124    43.366 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    43.973    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.097 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    56.359    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    56.483 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    56.483    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.884 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    56.884    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.998 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    56.998    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.112 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.112    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.226 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.226    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.340 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    57.340    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.454 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    57.454    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.568 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.568    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.682 r  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    59.652    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    59.802 r  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.271    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    60.599 f  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.429    61.028    imem/csx_s[3]
    SLICE_X21Y88         LUT4 (Prop_lut4_I0_O)        0.119    61.147 r  imem/regfile_s[31][63]_i_42/O
                         net (fo=64, routed)          4.863    66.011    imem/regfile_s[31][63]_i_42_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I2_O)        0.332    66.343 r  imem/regfile_s[31][45]_i_4/O
                         net (fo=1, routed)           0.655    66.997    imem/regfile_s[31][45]_i_4_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I5_O)        0.124    67.121 r  imem/regfile_s[31][45]_i_1/O
                         net (fo=32, routed)          4.023    71.144    cpu/regfile/D[45]
    SLICE_X7Y96          FDCE                                         r  cpu/regfile/regfile_s_reg[13][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493     4.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367     5.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378     5.631    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100     5.731 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     5.731    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240     5.971 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008     6.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     7.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.496     8.717    cpu/regfile/clk_core_s_BUFG
    SLICE_X7Y96          FDCE                                         r  cpu/regfile/regfile_s_reg[13][45]/C

Slack:                    inf
  Source:                 as_jtag/genblk1[0].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            cpu/regfile/regfile_s_reg[14][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        65.617ns  (logic 6.368ns (9.705%)  route 59.249ns (90.295%))
  Logic Levels:           31  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        3.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.747ns
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.754     5.350    as_jtag/genblk1[0].ircell/tck_i_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  as_jtag/genblk1[0].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     5.806 f  as_jtag/genblk1[0].ircell/data_out_s_reg/Q
                         net (fo=11, routed)          1.234     7.040    as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_10[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.152     7.192 r  as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_11/O
                         net (fo=294, routed)         6.774    13.966    imem_load/genblk1[37].ircell/im_mode_s
    SLICE_X11Y66         LUT5 (Prop_lut5_I2_O)        0.332    14.298 r  imem_load/genblk1[37].ircell/iram_s_reg_0_255_17_17_i_7/O
                         net (fo=128, routed)         3.808    18.105    imem/iram_s_reg_3840_4095_17_17/A2
    SLICE_X4Y83          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.799    18.904 f  imem/iram_s_reg_3840_4095_17_17/RAMS64E_A/O
                         net (fo=1, routed)           0.000    18.904    imem/iram_s_reg_3840_4095_17_17/OA
    SLICE_X4Y83          MUXF7 (Prop_muxf7_I1_O)      0.214    19.118 f  imem/iram_s_reg_3840_4095_17_17/F7.A/O
                         net (fo=1, routed)           0.000    19.118    imem/iram_s_reg_3840_4095_17_17/O1
    SLICE_X4Y83          MUXF8 (Prop_muxf8_I1_O)      0.088    19.206 f  imem/iram_s_reg_3840_4095_17_17/F8/O
                         net (fo=1, routed)           1.761    20.967    imem/iram_s_reg_3840_4095_17_17_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I0_O)        0.319    21.286 f  imem/sum_o_carry__3_i_66/O
                         net (fo=1, routed)           0.000    21.286    imem/sum_o_carry__3_i_66_n_0
    SLICE_X5Y69          MUXF7 (Prop_muxf7_I1_O)      0.217    21.503 f  imem/sum_o_carry__3_i_27/O
                         net (fo=3, routed)           1.345    22.848    imem/sum_o_carry__3_i_27_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I3_O)        0.299    23.147 f  imem/sum_o_carry__3_i_11/O
                         net (fo=88, routed)          7.426    30.573    imem/data_out_s_reg[2]
    SLICE_X22Y69         LUT5 (Prop_lut5_I0_O)        0.124    30.697 f  imem/sum_o_carry_i_43/O
                         net (fo=108, routed)         2.619    33.316    cpu/regfile/rdata01_o1
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124    33.440 f  cpu/regfile/regfile_s[31][29]_i_11/O
                         net (fo=22, routed)          5.230    38.669    cpu/regfile/PC_o_reg[31][1]
    SLICE_X41Y94         LUT6 (Prop_lut6_I3_O)        0.124    38.793 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109/O
                         net (fo=4, routed)           1.429    40.223    cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.124    40.347 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_176/O
                         net (fo=2, routed)           0.421    40.767    imem/genblk1[1].ram_s_reg_0_255_0_0_i_71_0
    SLICE_X41Y90         LUT3 (Prop_lut3_I0_O)        0.124    40.891 f  imem/genblk1[1].ram_s_reg_0_255_0_0_i_139/O
                         net (fo=2, routed)           1.406    42.297    imem/genblk1[1].ram_s_reg_0_255_0_0_i_139_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    42.421 f  imem/regfile_s[31][6]_i_12/O
                         net (fo=1, routed)           0.821    43.242    imem/regfile_s[31][6]_i_12_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I5_O)        0.124    43.366 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    43.973    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.097 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    56.359    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    56.483 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    56.483    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.884 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    56.884    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.998 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    56.998    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.112 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.112    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.226 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.226    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.340 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    57.340    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.454 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    57.454    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.568 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.568    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.682 r  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    59.652    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    59.802 r  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.271    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    60.599 f  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.429    61.028    imem/csx_s[3]
    SLICE_X21Y88         LUT4 (Prop_lut4_I0_O)        0.119    61.147 r  imem/regfile_s[31][63]_i_42/O
                         net (fo=64, routed)          3.676    64.824    imem/regfile_s[31][63]_i_42_n_0
    SLICE_X11Y69         LUT6 (Prop_lut6_I2_O)        0.332    65.156 r  imem/regfile_s[31][18]_i_8/O
                         net (fo=1, routed)           0.544    65.700    imem/regfile_s[31][18]_i_8_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.124    65.824 r  imem/regfile_s[31][18]_i_3/O
                         net (fo=1, routed)           1.008    66.832    imem/dBusDataRd_s[18]
    SLICE_X13Y80         LUT5 (Prop_lut5_I4_O)        0.124    66.956 r  imem/regfile_s[31][18]_i_1/O
                         net (fo=32, routed)          4.012    70.968    cpu/regfile/D[18]
    SLICE_X3Y76          FDCE                                         r  cpu/regfile/regfile_s_reg[14][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493     4.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367     5.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378     5.631    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100     5.731 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     5.731    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240     5.971 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008     6.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     7.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.526     8.747    cpu/regfile/clk_core_s_BUFG
    SLICE_X3Y76          FDCE                                         r  cpu/regfile/regfile_s_reg[14][18]/C

Slack:                    inf
  Source:                 as_jtag/genblk1[0].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            cpu/regfile/regfile_s_reg[15][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        65.516ns  (logic 6.368ns (9.720%)  route 59.148ns (90.280%))
  Logic Levels:           31  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        3.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.745ns
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.754     5.350    as_jtag/genblk1[0].ircell/tck_i_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  as_jtag/genblk1[0].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     5.806 f  as_jtag/genblk1[0].ircell/data_out_s_reg/Q
                         net (fo=11, routed)          1.234     7.040    as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_10[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.152     7.192 r  as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_11/O
                         net (fo=294, routed)         6.774    13.966    imem_load/genblk1[37].ircell/im_mode_s
    SLICE_X11Y66         LUT5 (Prop_lut5_I2_O)        0.332    14.298 r  imem_load/genblk1[37].ircell/iram_s_reg_0_255_17_17_i_7/O
                         net (fo=128, routed)         3.808    18.105    imem/iram_s_reg_3840_4095_17_17/A2
    SLICE_X4Y83          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.799    18.904 f  imem/iram_s_reg_3840_4095_17_17/RAMS64E_A/O
                         net (fo=1, routed)           0.000    18.904    imem/iram_s_reg_3840_4095_17_17/OA
    SLICE_X4Y83          MUXF7 (Prop_muxf7_I1_O)      0.214    19.118 f  imem/iram_s_reg_3840_4095_17_17/F7.A/O
                         net (fo=1, routed)           0.000    19.118    imem/iram_s_reg_3840_4095_17_17/O1
    SLICE_X4Y83          MUXF8 (Prop_muxf8_I1_O)      0.088    19.206 f  imem/iram_s_reg_3840_4095_17_17/F8/O
                         net (fo=1, routed)           1.761    20.967    imem/iram_s_reg_3840_4095_17_17_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I0_O)        0.319    21.286 f  imem/sum_o_carry__3_i_66/O
                         net (fo=1, routed)           0.000    21.286    imem/sum_o_carry__3_i_66_n_0
    SLICE_X5Y69          MUXF7 (Prop_muxf7_I1_O)      0.217    21.503 f  imem/sum_o_carry__3_i_27/O
                         net (fo=3, routed)           1.345    22.848    imem/sum_o_carry__3_i_27_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I3_O)        0.299    23.147 f  imem/sum_o_carry__3_i_11/O
                         net (fo=88, routed)          7.426    30.573    imem/data_out_s_reg[2]
    SLICE_X22Y69         LUT5 (Prop_lut5_I0_O)        0.124    30.697 f  imem/sum_o_carry_i_43/O
                         net (fo=108, routed)         2.619    33.316    cpu/regfile/rdata01_o1
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124    33.440 f  cpu/regfile/regfile_s[31][29]_i_11/O
                         net (fo=22, routed)          5.230    38.669    cpu/regfile/PC_o_reg[31][1]
    SLICE_X41Y94         LUT6 (Prop_lut6_I3_O)        0.124    38.793 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109/O
                         net (fo=4, routed)           1.429    40.223    cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.124    40.347 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_176/O
                         net (fo=2, routed)           0.421    40.767    imem/genblk1[1].ram_s_reg_0_255_0_0_i_71_0
    SLICE_X41Y90         LUT3 (Prop_lut3_I0_O)        0.124    40.891 f  imem/genblk1[1].ram_s_reg_0_255_0_0_i_139/O
                         net (fo=2, routed)           1.406    42.297    imem/genblk1[1].ram_s_reg_0_255_0_0_i_139_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    42.421 f  imem/regfile_s[31][6]_i_12/O
                         net (fo=1, routed)           0.821    43.242    imem/regfile_s[31][6]_i_12_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I5_O)        0.124    43.366 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    43.973    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.097 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    56.359    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    56.483 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    56.483    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.884 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    56.884    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.998 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    56.998    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.112 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.112    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.226 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.226    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.340 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    57.340    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.454 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    57.454    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.568 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.568    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.682 r  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    59.652    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    59.802 r  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.271    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    60.599 f  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.429    61.028    imem/csx_s[3]
    SLICE_X21Y88         LUT4 (Prop_lut4_I0_O)        0.119    61.147 r  imem/regfile_s[31][63]_i_42/O
                         net (fo=64, routed)          3.676    64.824    imem/regfile_s[31][63]_i_42_n_0
    SLICE_X11Y69         LUT6 (Prop_lut6_I2_O)        0.332    65.156 r  imem/regfile_s[31][18]_i_8/O
                         net (fo=1, routed)           0.544    65.700    imem/regfile_s[31][18]_i_8_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.124    65.824 r  imem/regfile_s[31][18]_i_3/O
                         net (fo=1, routed)           1.008    66.832    imem/dBusDataRd_s[18]
    SLICE_X13Y80         LUT5 (Prop_lut5_I4_O)        0.124    66.956 r  imem/regfile_s[31][18]_i_1/O
                         net (fo=32, routed)          3.911    70.867    cpu/regfile/D[18]
    SLICE_X2Y75          FDCE                                         r  cpu/regfile/regfile_s_reg[15][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493     4.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367     5.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378     5.631    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100     5.731 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     5.731    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240     5.971 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008     6.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     7.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.524     8.745    cpu/regfile/clk_core_s_BUFG
    SLICE_X2Y75          FDCE                                         r  cpu/regfile/regfile_s_reg[15][18]/C

Slack:                    inf
  Source:                 as_jtag/genblk1[0].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            cpu/regfile/regfile_s_reg[8][45]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        65.503ns  (logic 6.244ns (9.532%)  route 59.259ns (90.468%))
  Logic Levels:           30  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        3.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.717ns
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.754     5.350    as_jtag/genblk1[0].ircell/tck_i_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  as_jtag/genblk1[0].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     5.806 f  as_jtag/genblk1[0].ircell/data_out_s_reg/Q
                         net (fo=11, routed)          1.234     7.040    as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_10[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.152     7.192 r  as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_11/O
                         net (fo=294, routed)         6.774    13.966    imem_load/genblk1[37].ircell/im_mode_s
    SLICE_X11Y66         LUT5 (Prop_lut5_I2_O)        0.332    14.298 r  imem_load/genblk1[37].ircell/iram_s_reg_0_255_17_17_i_7/O
                         net (fo=128, routed)         3.808    18.105    imem/iram_s_reg_3840_4095_17_17/A2
    SLICE_X4Y83          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.799    18.904 f  imem/iram_s_reg_3840_4095_17_17/RAMS64E_A/O
                         net (fo=1, routed)           0.000    18.904    imem/iram_s_reg_3840_4095_17_17/OA
    SLICE_X4Y83          MUXF7 (Prop_muxf7_I1_O)      0.214    19.118 f  imem/iram_s_reg_3840_4095_17_17/F7.A/O
                         net (fo=1, routed)           0.000    19.118    imem/iram_s_reg_3840_4095_17_17/O1
    SLICE_X4Y83          MUXF8 (Prop_muxf8_I1_O)      0.088    19.206 f  imem/iram_s_reg_3840_4095_17_17/F8/O
                         net (fo=1, routed)           1.761    20.967    imem/iram_s_reg_3840_4095_17_17_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I0_O)        0.319    21.286 f  imem/sum_o_carry__3_i_66/O
                         net (fo=1, routed)           0.000    21.286    imem/sum_o_carry__3_i_66_n_0
    SLICE_X5Y69          MUXF7 (Prop_muxf7_I1_O)      0.217    21.503 f  imem/sum_o_carry__3_i_27/O
                         net (fo=3, routed)           1.345    22.848    imem/sum_o_carry__3_i_27_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I3_O)        0.299    23.147 f  imem/sum_o_carry__3_i_11/O
                         net (fo=88, routed)          7.426    30.573    imem/data_out_s_reg[2]
    SLICE_X22Y69         LUT5 (Prop_lut5_I0_O)        0.124    30.697 f  imem/sum_o_carry_i_43/O
                         net (fo=108, routed)         2.619    33.316    cpu/regfile/rdata01_o1
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124    33.440 f  cpu/regfile/regfile_s[31][29]_i_11/O
                         net (fo=22, routed)          5.230    38.669    cpu/regfile/PC_o_reg[31][1]
    SLICE_X41Y94         LUT6 (Prop_lut6_I3_O)        0.124    38.793 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109/O
                         net (fo=4, routed)           1.429    40.223    cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.124    40.347 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_176/O
                         net (fo=2, routed)           0.421    40.767    imem/genblk1[1].ram_s_reg_0_255_0_0_i_71_0
    SLICE_X41Y90         LUT3 (Prop_lut3_I0_O)        0.124    40.891 f  imem/genblk1[1].ram_s_reg_0_255_0_0_i_139/O
                         net (fo=2, routed)           1.406    42.297    imem/genblk1[1].ram_s_reg_0_255_0_0_i_139_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    42.421 f  imem/regfile_s[31][6]_i_12/O
                         net (fo=1, routed)           0.821    43.242    imem/regfile_s[31][6]_i_12_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I5_O)        0.124    43.366 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    43.973    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.097 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    56.359    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    56.483 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    56.483    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.884 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    56.884    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.998 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    56.998    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.112 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.112    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.226 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.226    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.340 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    57.340    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.454 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    57.454    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.568 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.568    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.682 r  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    59.652    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    59.802 r  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.271    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    60.599 f  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.429    61.028    imem/csx_s[3]
    SLICE_X21Y88         LUT4 (Prop_lut4_I0_O)        0.119    61.147 r  imem/regfile_s[31][63]_i_42/O
                         net (fo=64, routed)          4.863    66.011    imem/regfile_s[31][63]_i_42_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I2_O)        0.332    66.343 r  imem/regfile_s[31][45]_i_4/O
                         net (fo=1, routed)           0.655    66.997    imem/regfile_s[31][45]_i_4_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I5_O)        0.124    67.121 r  imem/regfile_s[31][45]_i_1/O
                         net (fo=32, routed)          3.732    70.854    cpu/regfile/D[45]
    SLICE_X7Y93          FDCE                                         r  cpu/regfile/regfile_s_reg[8][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493     4.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367     5.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378     5.631    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100     5.731 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     5.731    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240     5.971 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008     6.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     7.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.496     8.717    cpu/regfile/clk_core_s_BUFG
    SLICE_X7Y93          FDCE                                         r  cpu/regfile/regfile_s_reg[8][45]/C

Slack:                    inf
  Source:                 as_jtag/genblk1[0].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            cpu/regfile/regfile_s_reg[12][45]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        65.496ns  (logic 6.244ns (9.534%)  route 59.252ns (90.466%))
  Logic Levels:           30  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        3.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.715ns
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.754     5.350    as_jtag/genblk1[0].ircell/tck_i_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  as_jtag/genblk1[0].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     5.806 f  as_jtag/genblk1[0].ircell/data_out_s_reg/Q
                         net (fo=11, routed)          1.234     7.040    as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_10[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.152     7.192 r  as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_11/O
                         net (fo=294, routed)         6.774    13.966    imem_load/genblk1[37].ircell/im_mode_s
    SLICE_X11Y66         LUT5 (Prop_lut5_I2_O)        0.332    14.298 r  imem_load/genblk1[37].ircell/iram_s_reg_0_255_17_17_i_7/O
                         net (fo=128, routed)         3.808    18.105    imem/iram_s_reg_3840_4095_17_17/A2
    SLICE_X4Y83          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.799    18.904 f  imem/iram_s_reg_3840_4095_17_17/RAMS64E_A/O
                         net (fo=1, routed)           0.000    18.904    imem/iram_s_reg_3840_4095_17_17/OA
    SLICE_X4Y83          MUXF7 (Prop_muxf7_I1_O)      0.214    19.118 f  imem/iram_s_reg_3840_4095_17_17/F7.A/O
                         net (fo=1, routed)           0.000    19.118    imem/iram_s_reg_3840_4095_17_17/O1
    SLICE_X4Y83          MUXF8 (Prop_muxf8_I1_O)      0.088    19.206 f  imem/iram_s_reg_3840_4095_17_17/F8/O
                         net (fo=1, routed)           1.761    20.967    imem/iram_s_reg_3840_4095_17_17_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I0_O)        0.319    21.286 f  imem/sum_o_carry__3_i_66/O
                         net (fo=1, routed)           0.000    21.286    imem/sum_o_carry__3_i_66_n_0
    SLICE_X5Y69          MUXF7 (Prop_muxf7_I1_O)      0.217    21.503 f  imem/sum_o_carry__3_i_27/O
                         net (fo=3, routed)           1.345    22.848    imem/sum_o_carry__3_i_27_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I3_O)        0.299    23.147 f  imem/sum_o_carry__3_i_11/O
                         net (fo=88, routed)          7.426    30.573    imem/data_out_s_reg[2]
    SLICE_X22Y69         LUT5 (Prop_lut5_I0_O)        0.124    30.697 f  imem/sum_o_carry_i_43/O
                         net (fo=108, routed)         2.619    33.316    cpu/regfile/rdata01_o1
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124    33.440 f  cpu/regfile/regfile_s[31][29]_i_11/O
                         net (fo=22, routed)          5.230    38.669    cpu/regfile/PC_o_reg[31][1]
    SLICE_X41Y94         LUT6 (Prop_lut6_I3_O)        0.124    38.793 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109/O
                         net (fo=4, routed)           1.429    40.223    cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.124    40.347 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_176/O
                         net (fo=2, routed)           0.421    40.767    imem/genblk1[1].ram_s_reg_0_255_0_0_i_71_0
    SLICE_X41Y90         LUT3 (Prop_lut3_I0_O)        0.124    40.891 f  imem/genblk1[1].ram_s_reg_0_255_0_0_i_139/O
                         net (fo=2, routed)           1.406    42.297    imem/genblk1[1].ram_s_reg_0_255_0_0_i_139_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    42.421 f  imem/regfile_s[31][6]_i_12/O
                         net (fo=1, routed)           0.821    43.242    imem/regfile_s[31][6]_i_12_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I5_O)        0.124    43.366 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    43.973    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.097 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    56.359    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    56.483 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    56.483    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.884 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    56.884    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.998 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    56.998    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.112 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.112    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.226 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.226    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.340 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    57.340    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.454 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    57.454    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.568 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.568    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.682 r  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    59.652    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    59.802 r  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.271    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    60.599 f  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.429    61.028    imem/csx_s[3]
    SLICE_X21Y88         LUT4 (Prop_lut4_I0_O)        0.119    61.147 r  imem/regfile_s[31][63]_i_42/O
                         net (fo=64, routed)          4.863    66.011    imem/regfile_s[31][63]_i_42_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I2_O)        0.332    66.343 r  imem/regfile_s[31][45]_i_4/O
                         net (fo=1, routed)           0.655    66.997    imem/regfile_s[31][45]_i_4_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I5_O)        0.124    67.121 r  imem/regfile_s[31][45]_i_1/O
                         net (fo=32, routed)          3.725    70.846    cpu/regfile/D[45]
    SLICE_X7Y90          FDCE                                         r  cpu/regfile/regfile_s_reg[12][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493     4.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367     5.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378     5.631    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100     5.731 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     5.731    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240     5.971 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008     6.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     7.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.494     8.715    cpu/regfile/clk_core_s_BUFG
    SLICE_X7Y90          FDCE                                         r  cpu/regfile/regfile_s_reg[12][45]/C

Slack:                    inf
  Source:                 as_jtag/genblk1[0].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            cpu/regfile/regfile_s_reg[2][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        65.431ns  (logic 6.368ns (9.733%)  route 59.063ns (90.267%))
  Logic Levels:           31  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        3.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.747ns
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.754     5.350    as_jtag/genblk1[0].ircell/tck_i_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  as_jtag/genblk1[0].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     5.806 f  as_jtag/genblk1[0].ircell/data_out_s_reg/Q
                         net (fo=11, routed)          1.234     7.040    as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_10[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.152     7.192 r  as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_11/O
                         net (fo=294, routed)         6.774    13.966    imem_load/genblk1[37].ircell/im_mode_s
    SLICE_X11Y66         LUT5 (Prop_lut5_I2_O)        0.332    14.298 r  imem_load/genblk1[37].ircell/iram_s_reg_0_255_17_17_i_7/O
                         net (fo=128, routed)         3.808    18.105    imem/iram_s_reg_3840_4095_17_17/A2
    SLICE_X4Y83          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.799    18.904 f  imem/iram_s_reg_3840_4095_17_17/RAMS64E_A/O
                         net (fo=1, routed)           0.000    18.904    imem/iram_s_reg_3840_4095_17_17/OA
    SLICE_X4Y83          MUXF7 (Prop_muxf7_I1_O)      0.214    19.118 f  imem/iram_s_reg_3840_4095_17_17/F7.A/O
                         net (fo=1, routed)           0.000    19.118    imem/iram_s_reg_3840_4095_17_17/O1
    SLICE_X4Y83          MUXF8 (Prop_muxf8_I1_O)      0.088    19.206 f  imem/iram_s_reg_3840_4095_17_17/F8/O
                         net (fo=1, routed)           1.761    20.967    imem/iram_s_reg_3840_4095_17_17_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I0_O)        0.319    21.286 f  imem/sum_o_carry__3_i_66/O
                         net (fo=1, routed)           0.000    21.286    imem/sum_o_carry__3_i_66_n_0
    SLICE_X5Y69          MUXF7 (Prop_muxf7_I1_O)      0.217    21.503 f  imem/sum_o_carry__3_i_27/O
                         net (fo=3, routed)           1.345    22.848    imem/sum_o_carry__3_i_27_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I3_O)        0.299    23.147 f  imem/sum_o_carry__3_i_11/O
                         net (fo=88, routed)          7.426    30.573    imem/data_out_s_reg[2]
    SLICE_X22Y69         LUT5 (Prop_lut5_I0_O)        0.124    30.697 f  imem/sum_o_carry_i_43/O
                         net (fo=108, routed)         2.619    33.316    cpu/regfile/rdata01_o1
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124    33.440 f  cpu/regfile/regfile_s[31][29]_i_11/O
                         net (fo=22, routed)          5.230    38.669    cpu/regfile/PC_o_reg[31][1]
    SLICE_X41Y94         LUT6 (Prop_lut6_I3_O)        0.124    38.793 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109/O
                         net (fo=4, routed)           1.429    40.223    cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.124    40.347 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_176/O
                         net (fo=2, routed)           0.421    40.767    imem/genblk1[1].ram_s_reg_0_255_0_0_i_71_0
    SLICE_X41Y90         LUT3 (Prop_lut3_I0_O)        0.124    40.891 f  imem/genblk1[1].ram_s_reg_0_255_0_0_i_139/O
                         net (fo=2, routed)           1.406    42.297    imem/genblk1[1].ram_s_reg_0_255_0_0_i_139_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    42.421 f  imem/regfile_s[31][6]_i_12/O
                         net (fo=1, routed)           0.821    43.242    imem/regfile_s[31][6]_i_12_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I5_O)        0.124    43.366 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    43.973    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.097 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    56.359    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    56.483 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    56.483    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.884 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    56.884    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.998 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    56.998    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.112 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.112    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.226 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.226    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.340 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    57.340    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.454 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    57.454    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.568 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.568    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.682 r  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    59.652    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    59.802 r  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.271    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    60.599 f  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.429    61.028    imem/csx_s[3]
    SLICE_X21Y88         LUT4 (Prop_lut4_I0_O)        0.119    61.147 r  imem/regfile_s[31][63]_i_42/O
                         net (fo=64, routed)          3.676    64.824    imem/regfile_s[31][63]_i_42_n_0
    SLICE_X11Y69         LUT6 (Prop_lut6_I2_O)        0.332    65.156 r  imem/regfile_s[31][18]_i_8/O
                         net (fo=1, routed)           0.544    65.700    imem/regfile_s[31][18]_i_8_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.124    65.824 r  imem/regfile_s[31][18]_i_3/O
                         net (fo=1, routed)           1.008    66.832    imem/dBusDataRd_s[18]
    SLICE_X13Y80         LUT5 (Prop_lut5_I4_O)        0.124    66.956 r  imem/regfile_s[31][18]_i_1/O
                         net (fo=32, routed)          3.825    70.781    cpu/regfile/D[18]
    SLICE_X2Y76          FDCE                                         r  cpu/regfile/regfile_s_reg[2][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493     4.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367     5.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378     5.631    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100     5.731 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     5.731    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240     5.971 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008     6.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     7.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.526     8.747    cpu/regfile/clk_core_s_BUFG
    SLICE_X2Y76          FDCE                                         r  cpu/regfile/regfile_s_reg[2][18]/C

Slack:                    inf
  Source:                 as_jtag/genblk1[0].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            cpu/regfile/regfile_s_reg[26][45]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        65.391ns  (logic 6.244ns (9.549%)  route 59.146ns (90.451%))
  Logic Levels:           30  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        3.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.760ns
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.754     5.350    as_jtag/genblk1[0].ircell/tck_i_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  as_jtag/genblk1[0].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     5.806 f  as_jtag/genblk1[0].ircell/data_out_s_reg/Q
                         net (fo=11, routed)          1.234     7.040    as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_10[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.152     7.192 r  as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_11/O
                         net (fo=294, routed)         6.774    13.966    imem_load/genblk1[37].ircell/im_mode_s
    SLICE_X11Y66         LUT5 (Prop_lut5_I2_O)        0.332    14.298 r  imem_load/genblk1[37].ircell/iram_s_reg_0_255_17_17_i_7/O
                         net (fo=128, routed)         3.808    18.105    imem/iram_s_reg_3840_4095_17_17/A2
    SLICE_X4Y83          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.799    18.904 f  imem/iram_s_reg_3840_4095_17_17/RAMS64E_A/O
                         net (fo=1, routed)           0.000    18.904    imem/iram_s_reg_3840_4095_17_17/OA
    SLICE_X4Y83          MUXF7 (Prop_muxf7_I1_O)      0.214    19.118 f  imem/iram_s_reg_3840_4095_17_17/F7.A/O
                         net (fo=1, routed)           0.000    19.118    imem/iram_s_reg_3840_4095_17_17/O1
    SLICE_X4Y83          MUXF8 (Prop_muxf8_I1_O)      0.088    19.206 f  imem/iram_s_reg_3840_4095_17_17/F8/O
                         net (fo=1, routed)           1.761    20.967    imem/iram_s_reg_3840_4095_17_17_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I0_O)        0.319    21.286 f  imem/sum_o_carry__3_i_66/O
                         net (fo=1, routed)           0.000    21.286    imem/sum_o_carry__3_i_66_n_0
    SLICE_X5Y69          MUXF7 (Prop_muxf7_I1_O)      0.217    21.503 f  imem/sum_o_carry__3_i_27/O
                         net (fo=3, routed)           1.345    22.848    imem/sum_o_carry__3_i_27_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I3_O)        0.299    23.147 f  imem/sum_o_carry__3_i_11/O
                         net (fo=88, routed)          7.426    30.573    imem/data_out_s_reg[2]
    SLICE_X22Y69         LUT5 (Prop_lut5_I0_O)        0.124    30.697 f  imem/sum_o_carry_i_43/O
                         net (fo=108, routed)         2.619    33.316    cpu/regfile/rdata01_o1
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124    33.440 f  cpu/regfile/regfile_s[31][29]_i_11/O
                         net (fo=22, routed)          5.230    38.669    cpu/regfile/PC_o_reg[31][1]
    SLICE_X41Y94         LUT6 (Prop_lut6_I3_O)        0.124    38.793 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109/O
                         net (fo=4, routed)           1.429    40.223    cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.124    40.347 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_176/O
                         net (fo=2, routed)           0.421    40.767    imem/genblk1[1].ram_s_reg_0_255_0_0_i_71_0
    SLICE_X41Y90         LUT3 (Prop_lut3_I0_O)        0.124    40.891 f  imem/genblk1[1].ram_s_reg_0_255_0_0_i_139/O
                         net (fo=2, routed)           1.406    42.297    imem/genblk1[1].ram_s_reg_0_255_0_0_i_139_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    42.421 f  imem/regfile_s[31][6]_i_12/O
                         net (fo=1, routed)           0.821    43.242    imem/regfile_s[31][6]_i_12_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I5_O)        0.124    43.366 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    43.973    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.097 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    56.359    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    56.483 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    56.483    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.884 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    56.884    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.998 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    56.998    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.112 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.112    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.226 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.226    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.340 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    57.340    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.454 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    57.454    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.568 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.568    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.682 r  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    59.652    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    59.802 r  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.271    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    60.599 f  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.429    61.028    imem/csx_s[3]
    SLICE_X21Y88         LUT4 (Prop_lut4_I0_O)        0.119    61.147 r  imem/regfile_s[31][63]_i_42/O
                         net (fo=64, routed)          4.863    66.011    imem/regfile_s[31][63]_i_42_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I2_O)        0.332    66.343 r  imem/regfile_s[31][45]_i_4/O
                         net (fo=1, routed)           0.655    66.997    imem/regfile_s[31][45]_i_4_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I5_O)        0.124    67.121 r  imem/regfile_s[31][45]_i_1/O
                         net (fo=32, routed)          3.620    70.741    cpu/regfile/D[45]
    SLICE_X2Y90          FDCE                                         r  cpu/regfile/regfile_s_reg[26][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493     4.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367     5.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378     5.631    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100     5.731 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     5.731    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240     5.971 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008     6.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     7.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.539     8.760    cpu/regfile/clk_core_s_BUFG
    SLICE_X2Y90          FDCE                                         r  cpu/regfile/regfile_s_reg[26][45]/C

Slack:                    inf
  Source:                 as_jtag/genblk1[0].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            cpu/regfile/regfile_s_reg[5][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        65.298ns  (logic 6.368ns (9.752%)  route 58.930ns (90.248%))
  Logic Levels:           31  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        3.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.751ns
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.754     5.350    as_jtag/genblk1[0].ircell/tck_i_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  as_jtag/genblk1[0].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     5.806 f  as_jtag/genblk1[0].ircell/data_out_s_reg/Q
                         net (fo=11, routed)          1.234     7.040    as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_10[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.152     7.192 r  as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_11/O
                         net (fo=294, routed)         6.774    13.966    imem_load/genblk1[37].ircell/im_mode_s
    SLICE_X11Y66         LUT5 (Prop_lut5_I2_O)        0.332    14.298 r  imem_load/genblk1[37].ircell/iram_s_reg_0_255_17_17_i_7/O
                         net (fo=128, routed)         3.808    18.105    imem/iram_s_reg_3840_4095_17_17/A2
    SLICE_X4Y83          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.799    18.904 f  imem/iram_s_reg_3840_4095_17_17/RAMS64E_A/O
                         net (fo=1, routed)           0.000    18.904    imem/iram_s_reg_3840_4095_17_17/OA
    SLICE_X4Y83          MUXF7 (Prop_muxf7_I1_O)      0.214    19.118 f  imem/iram_s_reg_3840_4095_17_17/F7.A/O
                         net (fo=1, routed)           0.000    19.118    imem/iram_s_reg_3840_4095_17_17/O1
    SLICE_X4Y83          MUXF8 (Prop_muxf8_I1_O)      0.088    19.206 f  imem/iram_s_reg_3840_4095_17_17/F8/O
                         net (fo=1, routed)           1.761    20.967    imem/iram_s_reg_3840_4095_17_17_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I0_O)        0.319    21.286 f  imem/sum_o_carry__3_i_66/O
                         net (fo=1, routed)           0.000    21.286    imem/sum_o_carry__3_i_66_n_0
    SLICE_X5Y69          MUXF7 (Prop_muxf7_I1_O)      0.217    21.503 f  imem/sum_o_carry__3_i_27/O
                         net (fo=3, routed)           1.345    22.848    imem/sum_o_carry__3_i_27_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I3_O)        0.299    23.147 f  imem/sum_o_carry__3_i_11/O
                         net (fo=88, routed)          7.426    30.573    imem/data_out_s_reg[2]
    SLICE_X22Y69         LUT5 (Prop_lut5_I0_O)        0.124    30.697 f  imem/sum_o_carry_i_43/O
                         net (fo=108, routed)         2.619    33.316    cpu/regfile/rdata01_o1
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124    33.440 f  cpu/regfile/regfile_s[31][29]_i_11/O
                         net (fo=22, routed)          5.230    38.669    cpu/regfile/PC_o_reg[31][1]
    SLICE_X41Y94         LUT6 (Prop_lut6_I3_O)        0.124    38.793 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109/O
                         net (fo=4, routed)           1.429    40.223    cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.124    40.347 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_176/O
                         net (fo=2, routed)           0.421    40.767    imem/genblk1[1].ram_s_reg_0_255_0_0_i_71_0
    SLICE_X41Y90         LUT3 (Prop_lut3_I0_O)        0.124    40.891 f  imem/genblk1[1].ram_s_reg_0_255_0_0_i_139/O
                         net (fo=2, routed)           1.406    42.297    imem/genblk1[1].ram_s_reg_0_255_0_0_i_139_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    42.421 f  imem/regfile_s[31][6]_i_12/O
                         net (fo=1, routed)           0.821    43.242    imem/regfile_s[31][6]_i_12_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I5_O)        0.124    43.366 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    43.973    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.097 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    56.359    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    56.483 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    56.483    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.884 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    56.884    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.998 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    56.998    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.112 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.112    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.226 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.226    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.340 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    57.340    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.454 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    57.454    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.568 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.568    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.682 r  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    59.652    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    59.802 r  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.271    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    60.599 f  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.429    61.028    imem/csx_s[3]
    SLICE_X21Y88         LUT4 (Prop_lut4_I0_O)        0.119    61.147 r  imem/regfile_s[31][63]_i_42/O
                         net (fo=64, routed)          3.676    64.824    imem/regfile_s[31][63]_i_42_n_0
    SLICE_X11Y69         LUT6 (Prop_lut6_I2_O)        0.332    65.156 r  imem/regfile_s[31][18]_i_8/O
                         net (fo=1, routed)           0.544    65.700    imem/regfile_s[31][18]_i_8_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.124    65.824 r  imem/regfile_s[31][18]_i_3/O
                         net (fo=1, routed)           1.008    66.832    imem/dBusDataRd_s[18]
    SLICE_X13Y80         LUT5 (Prop_lut5_I4_O)        0.124    66.956 r  imem/regfile_s[31][18]_i_1/O
                         net (fo=32, routed)          3.693    70.649    cpu/regfile/D[18]
    SLICE_X3Y79          FDCE                                         r  cpu/regfile/regfile_s_reg[5][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493     4.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367     5.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378     5.631    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100     5.731 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     5.731    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240     5.971 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008     6.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     7.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.530     8.751    cpu/regfile/clk_core_s_BUFG
    SLICE_X3Y79          FDCE                                         r  cpu/regfile/regfile_s_reg[5][18]/C

Slack:                    inf
  Source:                 as_jtag/genblk1[0].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            cpu/regfile/regfile_s_reg[30][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        65.296ns  (logic 6.368ns (9.753%)  route 58.928ns (90.247%))
  Logic Levels:           31  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=6 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        3.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.747ns
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.754     5.350    as_jtag/genblk1[0].ircell/tck_i_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  as_jtag/genblk1[0].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     5.806 f  as_jtag/genblk1[0].ircell/data_out_s_reg/Q
                         net (fo=11, routed)          1.234     7.040    as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_10[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.152     7.192 r  as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_11/O
                         net (fo=294, routed)         6.774    13.966    imem_load/genblk1[37].ircell/im_mode_s
    SLICE_X11Y66         LUT5 (Prop_lut5_I2_O)        0.332    14.298 r  imem_load/genblk1[37].ircell/iram_s_reg_0_255_17_17_i_7/O
                         net (fo=128, routed)         3.808    18.105    imem/iram_s_reg_3840_4095_17_17/A2
    SLICE_X4Y83          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.799    18.904 f  imem/iram_s_reg_3840_4095_17_17/RAMS64E_A/O
                         net (fo=1, routed)           0.000    18.904    imem/iram_s_reg_3840_4095_17_17/OA
    SLICE_X4Y83          MUXF7 (Prop_muxf7_I1_O)      0.214    19.118 f  imem/iram_s_reg_3840_4095_17_17/F7.A/O
                         net (fo=1, routed)           0.000    19.118    imem/iram_s_reg_3840_4095_17_17/O1
    SLICE_X4Y83          MUXF8 (Prop_muxf8_I1_O)      0.088    19.206 f  imem/iram_s_reg_3840_4095_17_17/F8/O
                         net (fo=1, routed)           1.761    20.967    imem/iram_s_reg_3840_4095_17_17_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I0_O)        0.319    21.286 f  imem/sum_o_carry__3_i_66/O
                         net (fo=1, routed)           0.000    21.286    imem/sum_o_carry__3_i_66_n_0
    SLICE_X5Y69          MUXF7 (Prop_muxf7_I1_O)      0.217    21.503 f  imem/sum_o_carry__3_i_27/O
                         net (fo=3, routed)           1.345    22.848    imem/sum_o_carry__3_i_27_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I3_O)        0.299    23.147 f  imem/sum_o_carry__3_i_11/O
                         net (fo=88, routed)          7.426    30.573    imem/data_out_s_reg[2]
    SLICE_X22Y69         LUT5 (Prop_lut5_I0_O)        0.124    30.697 f  imem/sum_o_carry_i_43/O
                         net (fo=108, routed)         2.619    33.316    cpu/regfile/rdata01_o1
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124    33.440 f  cpu/regfile/regfile_s[31][29]_i_11/O
                         net (fo=22, routed)          5.230    38.669    cpu/regfile/PC_o_reg[31][1]
    SLICE_X41Y94         LUT6 (Prop_lut6_I3_O)        0.124    38.793 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109/O
                         net (fo=4, routed)           1.429    40.223    cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.124    40.347 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_176/O
                         net (fo=2, routed)           0.421    40.767    imem/genblk1[1].ram_s_reg_0_255_0_0_i_71_0
    SLICE_X41Y90         LUT3 (Prop_lut3_I0_O)        0.124    40.891 f  imem/genblk1[1].ram_s_reg_0_255_0_0_i_139/O
                         net (fo=2, routed)           1.406    42.297    imem/genblk1[1].ram_s_reg_0_255_0_0_i_139_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    42.421 f  imem/regfile_s[31][6]_i_12/O
                         net (fo=1, routed)           0.821    43.242    imem/regfile_s[31][6]_i_12_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I5_O)        0.124    43.366 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    43.973    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.097 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    56.359    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    56.483 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    56.483    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.884 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    56.884    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.998 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    56.998    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.112 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.112    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.226 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.226    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.340 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    57.340    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.454 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    57.454    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.568 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.568    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.682 r  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    59.652    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    59.802 r  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.271    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    60.599 f  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.429    61.028    imem/csx_s[3]
    SLICE_X21Y88         LUT4 (Prop_lut4_I0_O)        0.119    61.147 r  imem/regfile_s[31][63]_i_42/O
                         net (fo=64, routed)          3.676    64.824    imem/regfile_s[31][63]_i_42_n_0
    SLICE_X11Y69         LUT6 (Prop_lut6_I2_O)        0.332    65.156 r  imem/regfile_s[31][18]_i_8/O
                         net (fo=1, routed)           0.544    65.700    imem/regfile_s[31][18]_i_8_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.124    65.824 r  imem/regfile_s[31][18]_i_3/O
                         net (fo=1, routed)           1.008    66.832    imem/dBusDataRd_s[18]
    SLICE_X13Y80         LUT5 (Prop_lut5_I4_O)        0.124    66.956 r  imem/regfile_s[31][18]_i_1/O
                         net (fo=32, routed)          3.691    70.646    cpu/regfile/D[18]
    SLICE_X5Y76          FDCE                                         r  cpu/regfile/regfile_s_reg[30][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493     4.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367     5.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378     5.631    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100     5.731 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     5.731    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240     5.971 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008     6.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     7.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.526     8.747    cpu/regfile/clk_core_s_BUFG
    SLICE_X5Y76          FDCE                                         r  cpu/regfile/regfile_s_reg[30][18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 as_jtag/genblk1[0].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            cpu/sc01/inter_s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.272%)  route 0.265ns (58.728%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.445ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.592     1.781    as_jtag/genblk1[0].ircell/tck_i_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  as_jtag/genblk1[0].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.141     1.922 r  as_jtag/genblk1[0].ircell/data_out_s_reg/Q
                         net (fo=11, routed)          0.265     2.187    as_jtag/tapc/inter_s_reg_13[0]
    SLICE_X40Y47         LUT4 (Prop_lut4_I2_O)        0.045     2.232 r  as_jtag/tapc/inter_s_i_1/O
                         net (fo=1, routed)           0.000     2.232    cpu/sc01/mux_data_s
    SLICE_X40Y47         FDCE                                         r  cpu/sc01/inter_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.862     4.445    cpu/sc01/clk_core_s_BUFG
    SLICE_X40Y47         FDCE                                         r  cpu/sc01/inter_s_reg/C

Slack:                    inf
  Source:                 as_jtag/genblk1[0].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            cpu/sc04/inter_s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.459ns  (logic 0.183ns (39.905%)  route 0.276ns (60.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.445ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.592     1.781    as_jtag/genblk1[0].ircell/tck_i_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  as_jtag/genblk1[0].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.141     1.922 r  as_jtag/genblk1[0].ircell/data_out_s_reg/Q
                         net (fo=11, routed)          0.276     2.198    as_jtag/genblk1[4].ircell/inter_s_reg_2[0]
    SLICE_X40Y47         LUT4 (Prop_lut4_I1_O)        0.042     2.240 r  as_jtag/genblk1[4].ircell/inter_s_i_1__2/O
                         net (fo=1, routed)           0.000     2.240    cpu/sc04/mux_data_s_2
    SLICE_X40Y47         FDCE                                         r  cpu/sc04/inter_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.862     4.445    cpu/sc04/clk_core_s_BUFG
    SLICE_X40Y47         FDCE                                         r  cpu/sc04/inter_s_reg/C

Slack:                    inf
  Source:                 as_jtag/genblk1[0].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            cpu/sc02/inter_s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.296%)  route 0.276ns (59.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.445ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.592     1.781    as_jtag/genblk1[0].ircell/tck_i_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  as_jtag/genblk1[0].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.141     1.922 r  as_jtag/genblk1[0].ircell/data_out_s_reg/Q
                         net (fo=11, routed)          0.276     2.198    as_jtag/genblk1[4].ircell/inter_s_reg_2[0]
    SLICE_X40Y47         LUT4 (Prop_lut4_I1_O)        0.045     2.243 r  as_jtag/genblk1[4].ircell/inter_s_i_1__0/O
                         net (fo=1, routed)           0.000     2.243    cpu/sc02/mux_data_s_0
    SLICE_X40Y47         FDCE                                         r  cpu/sc02/inter_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.862     4.445    cpu/sc02/clk_core_s_BUFG
    SLICE_X40Y47         FDCE                                         r  cpu/sc02/inter_s_reg/C

Slack:                    inf
  Source:                 imem_load/genblk1[20].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            imem/iram_s_reg_4352_4607_19_19/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.608%)  route 0.336ns (64.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.412ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.561     1.750    imem_load/genblk1[20].ircell/tck_i_IBUF_BUFG
    SLICE_X19Y53         FDCE                                         r  imem_load/genblk1[20].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y53         FDCE (Prop_fdce_C_Q)         0.141     1.891 r  imem_load/genblk1[20].ircell/data_out_s_reg/Q
                         net (fo=1, routed)           0.156     2.048    as_jtag/genblk1[7].ircell/data_out_s_9
    SLICE_X19Y53         LUT2 (Prop_lut2_I1_O)        0.045     2.093 r  as_jtag/genblk1[7].ircell/iram_s_reg_0_255_19_19_i_1/O
                         net (fo=128, routed)         0.180     2.273    imem/iram_s_reg_4352_4607_19_19/D
    SLICE_X20Y54         RAMS64E                                      r  imem/iram_s_reg_4352_4607_19_19/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.829     4.412    imem/iram_s_reg_4352_4607_19_19/WCLK
    SLICE_X20Y54         RAMS64E                                      r  imem/iram_s_reg_4352_4607_19_19/RAMS64E_A/CLK

Slack:                    inf
  Source:                 imem_load/genblk1[20].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            imem/iram_s_reg_4352_4607_19_19/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.608%)  route 0.336ns (64.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.412ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.561     1.750    imem_load/genblk1[20].ircell/tck_i_IBUF_BUFG
    SLICE_X19Y53         FDCE                                         r  imem_load/genblk1[20].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y53         FDCE (Prop_fdce_C_Q)         0.141     1.891 r  imem_load/genblk1[20].ircell/data_out_s_reg/Q
                         net (fo=1, routed)           0.156     2.048    as_jtag/genblk1[7].ircell/data_out_s_9
    SLICE_X19Y53         LUT2 (Prop_lut2_I1_O)        0.045     2.093 r  as_jtag/genblk1[7].ircell/iram_s_reg_0_255_19_19_i_1/O
                         net (fo=128, routed)         0.180     2.273    imem/iram_s_reg_4352_4607_19_19/D
    SLICE_X20Y54         RAMS64E                                      r  imem/iram_s_reg_4352_4607_19_19/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.829     4.412    imem/iram_s_reg_4352_4607_19_19/WCLK
    SLICE_X20Y54         RAMS64E                                      r  imem/iram_s_reg_4352_4607_19_19/RAMS64E_B/CLK

Slack:                    inf
  Source:                 imem_load/genblk1[20].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            imem/iram_s_reg_4352_4607_19_19/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.608%)  route 0.336ns (64.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.412ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.561     1.750    imem_load/genblk1[20].ircell/tck_i_IBUF_BUFG
    SLICE_X19Y53         FDCE                                         r  imem_load/genblk1[20].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y53         FDCE (Prop_fdce_C_Q)         0.141     1.891 r  imem_load/genblk1[20].ircell/data_out_s_reg/Q
                         net (fo=1, routed)           0.156     2.048    as_jtag/genblk1[7].ircell/data_out_s_9
    SLICE_X19Y53         LUT2 (Prop_lut2_I1_O)        0.045     2.093 r  as_jtag/genblk1[7].ircell/iram_s_reg_0_255_19_19_i_1/O
                         net (fo=128, routed)         0.180     2.273    imem/iram_s_reg_4352_4607_19_19/D
    SLICE_X20Y54         RAMS64E                                      r  imem/iram_s_reg_4352_4607_19_19/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.829     4.412    imem/iram_s_reg_4352_4607_19_19/WCLK
    SLICE_X20Y54         RAMS64E                                      r  imem/iram_s_reg_4352_4607_19_19/RAMS64E_C/CLK

Slack:                    inf
  Source:                 imem_load/genblk1[20].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            imem/iram_s_reg_4352_4607_19_19/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.608%)  route 0.336ns (64.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.412ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.561     1.750    imem_load/genblk1[20].ircell/tck_i_IBUF_BUFG
    SLICE_X19Y53         FDCE                                         r  imem_load/genblk1[20].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y53         FDCE (Prop_fdce_C_Q)         0.141     1.891 r  imem_load/genblk1[20].ircell/data_out_s_reg/Q
                         net (fo=1, routed)           0.156     2.048    as_jtag/genblk1[7].ircell/data_out_s_9
    SLICE_X19Y53         LUT2 (Prop_lut2_I1_O)        0.045     2.093 r  as_jtag/genblk1[7].ircell/iram_s_reg_0_255_19_19_i_1/O
                         net (fo=128, routed)         0.180     2.273    imem/iram_s_reg_4352_4607_19_19/D
    SLICE_X20Y54         RAMS64E                                      r  imem/iram_s_reg_4352_4607_19_19/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.829     4.412    imem/iram_s_reg_4352_4607_19_19/WCLK
    SLICE_X20Y54         RAMS64E                                      r  imem/iram_s_reg_4352_4607_19_19/RAMS64E_D/CLK

Slack:                    inf
  Source:                 imem_load/genblk1[5].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            imem/iram_s_reg_3840_4095_4_4/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.973%)  route 0.346ns (65.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.410ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.558     1.747    imem_load/genblk1[5].ircell/tck_i_IBUF_BUFG
    SLICE_X22Y54         FDCE                                         r  imem_load/genblk1[5].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDCE (Prop_fdce_C_Q)         0.141     1.888 r  imem_load/genblk1[5].ircell/data_out_s_reg/Q
                         net (fo=1, routed)           0.173     2.061    as_jtag/genblk1[7].ircell/data_out_s_21
    SLICE_X22Y54         LUT2 (Prop_lut2_I1_O)        0.045     2.106 r  as_jtag/genblk1[7].ircell/iram_s_reg_0_255_4_4_i_1/O
                         net (fo=128, routed)         0.173     2.279    imem/iram_s_reg_3840_4095_4_4/D
    SLICE_X24Y55         RAMS64E                                      r  imem/iram_s_reg_3840_4095_4_4/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.827     4.410    imem/iram_s_reg_3840_4095_4_4/WCLK
    SLICE_X24Y55         RAMS64E                                      r  imem/iram_s_reg_3840_4095_4_4/RAMS64E_A/CLK

Slack:                    inf
  Source:                 imem_load/genblk1[5].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            imem/iram_s_reg_3840_4095_4_4/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.973%)  route 0.346ns (65.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.410ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.558     1.747    imem_load/genblk1[5].ircell/tck_i_IBUF_BUFG
    SLICE_X22Y54         FDCE                                         r  imem_load/genblk1[5].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDCE (Prop_fdce_C_Q)         0.141     1.888 r  imem_load/genblk1[5].ircell/data_out_s_reg/Q
                         net (fo=1, routed)           0.173     2.061    as_jtag/genblk1[7].ircell/data_out_s_21
    SLICE_X22Y54         LUT2 (Prop_lut2_I1_O)        0.045     2.106 r  as_jtag/genblk1[7].ircell/iram_s_reg_0_255_4_4_i_1/O
                         net (fo=128, routed)         0.173     2.279    imem/iram_s_reg_3840_4095_4_4/D
    SLICE_X24Y55         RAMS64E                                      r  imem/iram_s_reg_3840_4095_4_4/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.827     4.410    imem/iram_s_reg_3840_4095_4_4/WCLK
    SLICE_X24Y55         RAMS64E                                      r  imem/iram_s_reg_3840_4095_4_4/RAMS64E_B/CLK

Slack:                    inf
  Source:                 imem_load/genblk1[5].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            imem/iram_s_reg_3840_4095_4_4/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.973%)  route 0.346ns (65.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.410ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.558     1.747    imem_load/genblk1[5].ircell/tck_i_IBUF_BUFG
    SLICE_X22Y54         FDCE                                         r  imem_load/genblk1[5].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDCE (Prop_fdce_C_Q)         0.141     1.888 r  imem_load/genblk1[5].ircell/data_out_s_reg/Q
                         net (fo=1, routed)           0.173     2.061    as_jtag/genblk1[7].ircell/data_out_s_21
    SLICE_X22Y54         LUT2 (Prop_lut2_I1_O)        0.045     2.106 r  as_jtag/genblk1[7].ircell/iram_s_reg_0_255_4_4_i_1/O
                         net (fo=128, routed)         0.173     2.279    imem/iram_s_reg_3840_4095_4_4/D
    SLICE_X24Y55         RAMS64E                                      r  imem/iram_s_reg_3840_4095_4_4/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.827     4.410    imem/iram_s_reg_3840_4095_4_4/WCLK
    SLICE_X24Y55         RAMS64E                                      r  imem/iram_s_reg_3840_4095_4_4/RAMS64E_C/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cgu/sGpioBpi/id_reg_s_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.259ns  (logic 1.452ns (7.541%)  route 17.807ns (92.459%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)       17.807    19.259    cgu/sGpioBpi/rst_i_IBUF
    SLICE_X2Y81          FDCE                                         f  cgu/sGpioBpi/id_reg_s_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.528     4.919    cgu/sGpioBpi/CLK
    SLICE_X2Y81          FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[24]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cgu/sGpioBpi/id_reg_s_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.259ns  (logic 1.452ns (7.541%)  route 17.807ns (92.459%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)       17.807    19.259    cgu/sGpioBpi/rst_i_IBUF
    SLICE_X2Y81          FDCE                                         f  cgu/sGpioBpi/id_reg_s_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.528     4.919    cgu/sGpioBpi/CLK
    SLICE_X2Y81          FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[29]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cgu/sGpioBpi/id_reg_s_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.539ns  (logic 1.452ns (8.782%)  route 15.087ns (91.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)       15.087    16.539    cgu/sGpioBpi/rst_i_IBUF
    SLICE_X11Y76         FDPE                                         f  cgu/sGpioBpi/id_reg_s_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.479     4.870    cgu/sGpioBpi/CLK
    SLICE_X11Y76         FDPE                                         r  cgu/sGpioBpi/id_reg_s_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cgu/sGpioBpi/id_reg_s_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.539ns  (logic 1.452ns (8.782%)  route 15.087ns (91.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)       15.087    16.539    cgu/sGpioBpi/rst_i_IBUF
    SLICE_X11Y76         FDCE                                         f  cgu/sGpioBpi/id_reg_s_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.479     4.870    cgu/sGpioBpi/CLK
    SLICE_X11Y76         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[17]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cgu/sGpioBpi/id_reg_s_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.539ns  (logic 1.452ns (8.782%)  route 15.087ns (91.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)       15.087    16.539    cgu/sGpioBpi/rst_i_IBUF
    SLICE_X11Y76         FDCE                                         f  cgu/sGpioBpi/id_reg_s_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.479     4.870    cgu/sGpioBpi/CLK
    SLICE_X11Y76         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[18]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cgu/sGpioBpi/id_reg_s_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.539ns  (logic 1.452ns (8.782%)  route 15.087ns (91.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)       15.087    16.539    cgu/sGpioBpi/rst_i_IBUF
    SLICE_X11Y76         FDCE                                         f  cgu/sGpioBpi/id_reg_s_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.479     4.870    cgu/sGpioBpi/CLK
    SLICE_X11Y76         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[19]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cgu/sGpioBpi/id_reg_s_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.539ns  (logic 1.452ns (8.782%)  route 15.087ns (91.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)       15.087    16.539    cgu/sGpioBpi/rst_i_IBUF
    SLICE_X11Y76         FDCE                                         f  cgu/sGpioBpi/id_reg_s_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.479     4.870    cgu/sGpioBpi/CLK
    SLICE_X11Y76         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[21]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cgu/sGpioBpi/id_reg_s_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.539ns  (logic 1.452ns (8.782%)  route 15.087ns (91.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)       15.087    16.539    cgu/sGpioBpi/rst_i_IBUF
    SLICE_X11Y76         FDCE                                         f  cgu/sGpioBpi/id_reg_s_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.479     4.870    cgu/sGpioBpi/CLK
    SLICE_X11Y76         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[22]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cgu/sGpioBpi/id_reg_s_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.539ns  (logic 1.452ns (8.782%)  route 15.087ns (91.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)       15.087    16.539    cgu/sGpioBpi/rst_i_IBUF
    SLICE_X11Y76         FDCE                                         f  cgu/sGpioBpi/id_reg_s_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.479     4.870    cgu/sGpioBpi/CLK
    SLICE_X11Y76         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[23]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cgu/sGpioBpi/id_reg_s_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.539ns  (logic 1.452ns (8.782%)  route 15.087ns (91.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)       15.087    16.539    cgu/sGpioBpi/rst_i_IBUF
    SLICE_X11Y76         FDCE                                         f  cgu/sGpioBpi/id_reg_s_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.479     4.870    cgu/sGpioBpi/CLK
    SLICE_X11Y76         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cgu/sGpioBpi/id_reg_s_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.437ns  (logic 0.220ns (15.346%)  route 1.216ns (84.654%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)        1.216     1.437    cgu/sGpioBpi/rst_i_IBUF
    SLICE_X39Y69         FDPE                                         f  cgu/sGpioBpi/id_reg_s_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.846     2.005    cgu/sGpioBpi/CLK
    SLICE_X39Y69         FDPE                                         r  cgu/sGpioBpi/id_reg_s_reg[1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cgu/sGpioBpi/id_reg_s_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.437ns  (logic 0.220ns (15.346%)  route 1.216ns (84.654%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)        1.216     1.437    cgu/sGpioBpi/rst_i_IBUF
    SLICE_X39Y69         FDCE                                         f  cgu/sGpioBpi/id_reg_s_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.846     2.005    cgu/sGpioBpi/CLK
    SLICE_X39Y69         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[26]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cgu/sGpioBpi/id_reg_s_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.437ns  (logic 0.220ns (15.346%)  route 1.216ns (84.654%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)        1.216     1.437    cgu/sGpioBpi/rst_i_IBUF
    SLICE_X39Y69         FDCE                                         f  cgu/sGpioBpi/id_reg_s_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.846     2.005    cgu/sGpioBpi/CLK
    SLICE_X39Y69         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[28]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cgu/CGUCore/cnt1_s_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.679ns  (logic 0.220ns (13.132%)  route 1.459ns (86.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)        1.459     1.679    cgu/CGUCore/rst_i_IBUF
    SLICE_X18Y31         FDCE                                         f  cgu/CGUCore/cnt1_s_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.824     1.983    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[28]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cgu/CGUCore/cnt1_s_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.679ns  (logic 0.220ns (13.132%)  route 1.459ns (86.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)        1.459     1.679    cgu/CGUCore/rst_i_IBUF
    SLICE_X18Y31         FDCE                                         f  cgu/CGUCore/cnt1_s_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.824     1.983    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[29]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cgu/CGUCore/cnt1_s_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.679ns  (logic 0.220ns (13.132%)  route 1.459ns (86.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)        1.459     1.679    cgu/CGUCore/rst_i_IBUF
    SLICE_X18Y31         FDCE                                         f  cgu/CGUCore/cnt1_s_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.824     1.983    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[30]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cgu/CGUCore/cnt1_s_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.679ns  (logic 0.220ns (13.132%)  route 1.459ns (86.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)        1.459     1.679    cgu/CGUCore/rst_i_IBUF
    SLICE_X18Y31         FDCE                                         f  cgu/CGUCore/cnt1_s_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.824     1.983    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[31]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cgu/CGUCore/cnt1_s_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.743ns  (logic 0.220ns (12.647%)  route 1.523ns (87.353%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)        1.523     1.743    cgu/CGUCore/rst_i_IBUF
    SLICE_X18Y30         FDCE                                         f  cgu/CGUCore/cnt1_s_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.823     1.982    cgu/CGUCore/CLK
    SLICE_X18Y30         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[24]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cgu/CGUCore/cnt1_s_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.743ns  (logic 0.220ns (12.647%)  route 1.523ns (87.353%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)        1.523     1.743    cgu/CGUCore/rst_i_IBUF
    SLICE_X18Y30         FDCE                                         f  cgu/CGUCore/cnt1_s_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.823     1.982    cgu/CGUCore/CLK
    SLICE_X18Y30         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[25]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            cgu/CGUCore/cnt1_s_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.743ns  (logic 0.220ns (12.647%)  route 1.523ns (87.353%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  rst_i_IBUF_inst/O
                         net (fo=2353, routed)        1.523     1.743    cgu/CGUCore/rst_i_IBUF
    SLICE_X18Y30         FDCE                                         f  cgu/CGUCore/cnt1_s_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.823     1.982    cgu/CGUCore/CLK
    SLICE_X18Y30         FDCE                                         r  cgu/CGUCore/cnt1_s_reg[26]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_core
  To Clock:  sys_clk_pin

Max Delay           128 Endpoints
Min Delay           128 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/pc/PC_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[49]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        53.837ns  (logic 4.346ns (8.072%)  route 49.491ns (91.928%))
  Logic Levels:           22  (CARRY4=8 LUT2=3 LUT4=1 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -6.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns
    Source Clock Delay      (SCD):    10.895ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.880     6.661    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     6.785    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     7.335    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.449    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.563    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.791 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.169     8.960    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.290     9.250 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.645    10.895    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y79         FDCE                                         r  cpu/pc/PC_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y79         FDCE (Prop_fdce_C_Q)         0.456    11.351 r  cpu/pc/PC_o_reg[11]/Q
                         net (fo=5, routed)           1.745    13.096    imem_load/genblk1[44].ircell/iBusAddr_s[0]
    SLICE_X23Y67         LUT5 (Prop_lut5_I4_O)        0.124    13.220 r  imem_load/genblk1[44].ircell/iram_s_reg_0_255_0_0_i_14/O
                         net (fo=288, routed)        11.952    25.172    imem/p_0_in[9]
    SLICE_X39Y18         LUT6 (Prop_lut6_I2_O)        0.124    25.296 f  imem/sum_o_carry__2_i_68/O
                         net (fo=1, routed)           0.000    25.296    imem/sum_o_carry__2_i_68_n_0
    SLICE_X39Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    25.508 f  imem/sum_o_carry__2_i_31/O
                         net (fo=1, routed)           1.028    26.536    imem/sum_o_carry__2_i_31_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.299    26.835 f  imem/sum_o_carry__2_i_14/O
                         net (fo=29, routed)          3.340    30.175    imem/iBusDataRd_s[13]
    SLICE_X17Y77         LUT2 (Prop_lut2_I1_O)        0.124    30.299 r  imem/genblk1[1].ram_s_reg_0_255_56_56_i_4/O
                         net (fo=17, routed)          1.387    31.686    imem/genblk1[1].ram_s_reg_0_255_56_56_i_4_n_0
    SLICE_X26Y78         LUT6 (Prop_lut6_I1_O)        0.124    31.810 r  imem/gpioAdr_o[3]_i_19/O
                         net (fo=6, routed)           0.742    32.552    imem/cpu/aluSel_s[1]
    SLICE_X27Y80         LUT5 (Prop_lut5_I1_O)        0.150    32.702 f  imem/gpioAdr_o[3]_i_11/O
                         net (fo=161, routed)         6.357    39.060    imem/gpioAdr_o[3]_i_20_0
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.352    39.412 f  imem/gpioAdr_o[3]_i_8/O
                         net (fo=19, routed)          4.290    43.702    imem/gpioAdr_o[3]_i_8_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I3_O)        0.332    44.034 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    44.642    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.766 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    57.027    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    57.151 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    57.151    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.552 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    57.552    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.666 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    57.666    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.780 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.780    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.894 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.894    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.008 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    58.008    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.122 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    58.122    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.236 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.236    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.350 f  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    60.320    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    60.470 f  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.939    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    61.267 r  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.523    61.791    imem/csx_s[3]
    SLICE_X21Y88         LUT6 (Prop_lut6_I2_O)        0.124    61.915 r  imem/id_reg_s[63]_i_1__1/O
                         net (fo=64, routed)          2.817    64.732    cgu/sGpioBpi/E[0]
    SLICE_X12Y92         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493     4.884    cgu/sGpioBpi/CLK
    SLICE_X12Y92         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[49]/C

Slack:                    inf
  Source:                 cpu/pc/PC_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[52]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        53.837ns  (logic 4.346ns (8.072%)  route 49.491ns (91.928%))
  Logic Levels:           22  (CARRY4=8 LUT2=3 LUT4=1 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -6.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns
    Source Clock Delay      (SCD):    10.895ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.880     6.661    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     6.785    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     7.335    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.449    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.563    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.791 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.169     8.960    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.290     9.250 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.645    10.895    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y79         FDCE                                         r  cpu/pc/PC_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y79         FDCE (Prop_fdce_C_Q)         0.456    11.351 r  cpu/pc/PC_o_reg[11]/Q
                         net (fo=5, routed)           1.745    13.096    imem_load/genblk1[44].ircell/iBusAddr_s[0]
    SLICE_X23Y67         LUT5 (Prop_lut5_I4_O)        0.124    13.220 r  imem_load/genblk1[44].ircell/iram_s_reg_0_255_0_0_i_14/O
                         net (fo=288, routed)        11.952    25.172    imem/p_0_in[9]
    SLICE_X39Y18         LUT6 (Prop_lut6_I2_O)        0.124    25.296 f  imem/sum_o_carry__2_i_68/O
                         net (fo=1, routed)           0.000    25.296    imem/sum_o_carry__2_i_68_n_0
    SLICE_X39Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    25.508 f  imem/sum_o_carry__2_i_31/O
                         net (fo=1, routed)           1.028    26.536    imem/sum_o_carry__2_i_31_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.299    26.835 f  imem/sum_o_carry__2_i_14/O
                         net (fo=29, routed)          3.340    30.175    imem/iBusDataRd_s[13]
    SLICE_X17Y77         LUT2 (Prop_lut2_I1_O)        0.124    30.299 r  imem/genblk1[1].ram_s_reg_0_255_56_56_i_4/O
                         net (fo=17, routed)          1.387    31.686    imem/genblk1[1].ram_s_reg_0_255_56_56_i_4_n_0
    SLICE_X26Y78         LUT6 (Prop_lut6_I1_O)        0.124    31.810 r  imem/gpioAdr_o[3]_i_19/O
                         net (fo=6, routed)           0.742    32.552    imem/cpu/aluSel_s[1]
    SLICE_X27Y80         LUT5 (Prop_lut5_I1_O)        0.150    32.702 f  imem/gpioAdr_o[3]_i_11/O
                         net (fo=161, routed)         6.357    39.060    imem/gpioAdr_o[3]_i_20_0
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.352    39.412 f  imem/gpioAdr_o[3]_i_8/O
                         net (fo=19, routed)          4.290    43.702    imem/gpioAdr_o[3]_i_8_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I3_O)        0.332    44.034 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    44.642    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.766 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    57.027    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    57.151 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    57.151    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.552 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    57.552    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.666 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    57.666    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.780 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.780    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.894 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.894    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.008 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    58.008    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.122 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    58.122    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.236 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.236    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.350 f  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    60.320    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    60.470 f  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.939    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    61.267 r  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.523    61.791    imem/csx_s[3]
    SLICE_X21Y88         LUT6 (Prop_lut6_I2_O)        0.124    61.915 r  imem/id_reg_s[63]_i_1__1/O
                         net (fo=64, routed)          2.817    64.732    cgu/sGpioBpi/E[0]
    SLICE_X12Y92         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493     4.884    cgu/sGpioBpi/CLK
    SLICE_X12Y92         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[52]/C

Slack:                    inf
  Source:                 cpu/pc/PC_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[46]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        53.828ns  (logic 4.346ns (8.074%)  route 49.482ns (91.926%))
  Logic Levels:           22  (CARRY4=8 LUT2=3 LUT4=1 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -6.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    10.895ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.880     6.661    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     6.785    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     7.335    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.449    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.563    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.791 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.169     8.960    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.290     9.250 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.645    10.895    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y79         FDCE                                         r  cpu/pc/PC_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y79         FDCE (Prop_fdce_C_Q)         0.456    11.351 r  cpu/pc/PC_o_reg[11]/Q
                         net (fo=5, routed)           1.745    13.096    imem_load/genblk1[44].ircell/iBusAddr_s[0]
    SLICE_X23Y67         LUT5 (Prop_lut5_I4_O)        0.124    13.220 r  imem_load/genblk1[44].ircell/iram_s_reg_0_255_0_0_i_14/O
                         net (fo=288, routed)        11.952    25.172    imem/p_0_in[9]
    SLICE_X39Y18         LUT6 (Prop_lut6_I2_O)        0.124    25.296 f  imem/sum_o_carry__2_i_68/O
                         net (fo=1, routed)           0.000    25.296    imem/sum_o_carry__2_i_68_n_0
    SLICE_X39Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    25.508 f  imem/sum_o_carry__2_i_31/O
                         net (fo=1, routed)           1.028    26.536    imem/sum_o_carry__2_i_31_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.299    26.835 f  imem/sum_o_carry__2_i_14/O
                         net (fo=29, routed)          3.340    30.175    imem/iBusDataRd_s[13]
    SLICE_X17Y77         LUT2 (Prop_lut2_I1_O)        0.124    30.299 r  imem/genblk1[1].ram_s_reg_0_255_56_56_i_4/O
                         net (fo=17, routed)          1.387    31.686    imem/genblk1[1].ram_s_reg_0_255_56_56_i_4_n_0
    SLICE_X26Y78         LUT6 (Prop_lut6_I1_O)        0.124    31.810 r  imem/gpioAdr_o[3]_i_19/O
                         net (fo=6, routed)           0.742    32.552    imem/cpu/aluSel_s[1]
    SLICE_X27Y80         LUT5 (Prop_lut5_I1_O)        0.150    32.702 f  imem/gpioAdr_o[3]_i_11/O
                         net (fo=161, routed)         6.357    39.060    imem/gpioAdr_o[3]_i_20_0
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.352    39.412 f  imem/gpioAdr_o[3]_i_8/O
                         net (fo=19, routed)          4.290    43.702    imem/gpioAdr_o[3]_i_8_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I3_O)        0.332    44.034 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    44.642    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.766 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    57.027    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    57.151 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    57.151    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.552 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    57.552    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.666 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    57.666    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.780 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.780    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.894 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.894    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.008 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    58.008    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.122 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    58.122    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.236 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.236    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.350 f  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    60.320    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    60.470 f  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.939    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    61.267 r  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.523    61.791    imem/csx_s[3]
    SLICE_X21Y88         LUT6 (Prop_lut6_I2_O)        0.124    61.915 r  imem/id_reg_s[63]_i_1__1/O
                         net (fo=64, routed)          2.808    64.722    cgu/sGpioBpi/E[0]
    SLICE_X8Y93          FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.494     4.885    cgu/sGpioBpi/CLK
    SLICE_X8Y93          FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[46]/C

Slack:                    inf
  Source:                 cpu/pc/PC_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[62]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        53.828ns  (logic 4.346ns (8.074%)  route 49.482ns (91.926%))
  Logic Levels:           22  (CARRY4=8 LUT2=3 LUT4=1 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -6.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    10.895ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.880     6.661    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     6.785    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     7.335    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.449    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.563    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.791 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.169     8.960    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.290     9.250 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.645    10.895    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y79         FDCE                                         r  cpu/pc/PC_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y79         FDCE (Prop_fdce_C_Q)         0.456    11.351 r  cpu/pc/PC_o_reg[11]/Q
                         net (fo=5, routed)           1.745    13.096    imem_load/genblk1[44].ircell/iBusAddr_s[0]
    SLICE_X23Y67         LUT5 (Prop_lut5_I4_O)        0.124    13.220 r  imem_load/genblk1[44].ircell/iram_s_reg_0_255_0_0_i_14/O
                         net (fo=288, routed)        11.952    25.172    imem/p_0_in[9]
    SLICE_X39Y18         LUT6 (Prop_lut6_I2_O)        0.124    25.296 f  imem/sum_o_carry__2_i_68/O
                         net (fo=1, routed)           0.000    25.296    imem/sum_o_carry__2_i_68_n_0
    SLICE_X39Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    25.508 f  imem/sum_o_carry__2_i_31/O
                         net (fo=1, routed)           1.028    26.536    imem/sum_o_carry__2_i_31_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.299    26.835 f  imem/sum_o_carry__2_i_14/O
                         net (fo=29, routed)          3.340    30.175    imem/iBusDataRd_s[13]
    SLICE_X17Y77         LUT2 (Prop_lut2_I1_O)        0.124    30.299 r  imem/genblk1[1].ram_s_reg_0_255_56_56_i_4/O
                         net (fo=17, routed)          1.387    31.686    imem/genblk1[1].ram_s_reg_0_255_56_56_i_4_n_0
    SLICE_X26Y78         LUT6 (Prop_lut6_I1_O)        0.124    31.810 r  imem/gpioAdr_o[3]_i_19/O
                         net (fo=6, routed)           0.742    32.552    imem/cpu/aluSel_s[1]
    SLICE_X27Y80         LUT5 (Prop_lut5_I1_O)        0.150    32.702 f  imem/gpioAdr_o[3]_i_11/O
                         net (fo=161, routed)         6.357    39.060    imem/gpioAdr_o[3]_i_20_0
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.352    39.412 f  imem/gpioAdr_o[3]_i_8/O
                         net (fo=19, routed)          4.290    43.702    imem/gpioAdr_o[3]_i_8_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I3_O)        0.332    44.034 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    44.642    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.766 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    57.027    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    57.151 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    57.151    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.552 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    57.552    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.666 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    57.666    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.780 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.780    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.894 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.894    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.008 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    58.008    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.122 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    58.122    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.236 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.236    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.350 f  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    60.320    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    60.470 f  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.939    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    61.267 r  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.523    61.791    imem/csx_s[3]
    SLICE_X21Y88         LUT6 (Prop_lut6_I2_O)        0.124    61.915 r  imem/id_reg_s[63]_i_1__1/O
                         net (fo=64, routed)          2.808    64.722    cgu/sGpioBpi/E[0]
    SLICE_X8Y93          FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.494     4.885    cgu/sGpioBpi/CLK
    SLICE_X8Y93          FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[62]/C

Slack:                    inf
  Source:                 cpu/pc/PC_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        53.650ns  (logic 4.346ns (8.101%)  route 49.304ns (91.899%))
  Logic Levels:           22  (CARRY4=8 LUT2=3 LUT4=1 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -5.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    10.895ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.880     6.661    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     6.785    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     7.335    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.449    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.563    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.791 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.169     8.960    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.290     9.250 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.645    10.895    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y79         FDCE                                         r  cpu/pc/PC_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y79         FDCE (Prop_fdce_C_Q)         0.456    11.351 r  cpu/pc/PC_o_reg[11]/Q
                         net (fo=5, routed)           1.745    13.096    imem_load/genblk1[44].ircell/iBusAddr_s[0]
    SLICE_X23Y67         LUT5 (Prop_lut5_I4_O)        0.124    13.220 r  imem_load/genblk1[44].ircell/iram_s_reg_0_255_0_0_i_14/O
                         net (fo=288, routed)        11.952    25.172    imem/p_0_in[9]
    SLICE_X39Y18         LUT6 (Prop_lut6_I2_O)        0.124    25.296 f  imem/sum_o_carry__2_i_68/O
                         net (fo=1, routed)           0.000    25.296    imem/sum_o_carry__2_i_68_n_0
    SLICE_X39Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    25.508 f  imem/sum_o_carry__2_i_31/O
                         net (fo=1, routed)           1.028    26.536    imem/sum_o_carry__2_i_31_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.299    26.835 f  imem/sum_o_carry__2_i_14/O
                         net (fo=29, routed)          3.340    30.175    imem/iBusDataRd_s[13]
    SLICE_X17Y77         LUT2 (Prop_lut2_I1_O)        0.124    30.299 r  imem/genblk1[1].ram_s_reg_0_255_56_56_i_4/O
                         net (fo=17, routed)          1.387    31.686    imem/genblk1[1].ram_s_reg_0_255_56_56_i_4_n_0
    SLICE_X26Y78         LUT6 (Prop_lut6_I1_O)        0.124    31.810 r  imem/gpioAdr_o[3]_i_19/O
                         net (fo=6, routed)           0.742    32.552    imem/cpu/aluSel_s[1]
    SLICE_X27Y80         LUT5 (Prop_lut5_I1_O)        0.150    32.702 f  imem/gpioAdr_o[3]_i_11/O
                         net (fo=161, routed)         6.357    39.060    imem/gpioAdr_o[3]_i_20_0
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.352    39.412 f  imem/gpioAdr_o[3]_i_8/O
                         net (fo=19, routed)          4.290    43.702    imem/gpioAdr_o[3]_i_8_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I3_O)        0.332    44.034 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    44.642    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.766 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    57.027    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    57.151 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    57.151    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.552 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    57.552    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.666 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    57.666    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.780 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.780    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.894 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.894    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.008 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    58.008    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.122 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    58.122    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.236 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.236    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.350 f  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    60.320    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    60.470 f  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.939    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    61.267 r  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.523    61.791    imem/csx_s[3]
    SLICE_X21Y88         LUT6 (Prop_lut6_I2_O)        0.124    61.915 r  imem/id_reg_s[63]_i_1__1/O
                         net (fo=64, routed)          2.631    64.545    cgu/sGpioBpi/E[0]
    SLICE_X2Y81          FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.528     4.919    cgu/sGpioBpi/CLK
    SLICE_X2Y81          FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[24]/C

Slack:                    inf
  Source:                 cpu/pc/PC_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        53.650ns  (logic 4.346ns (8.101%)  route 49.304ns (91.899%))
  Logic Levels:           22  (CARRY4=8 LUT2=3 LUT4=1 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -5.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    10.895ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.880     6.661    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     6.785    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     7.335    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.449    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.563    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.791 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.169     8.960    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.290     9.250 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.645    10.895    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y79         FDCE                                         r  cpu/pc/PC_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y79         FDCE (Prop_fdce_C_Q)         0.456    11.351 r  cpu/pc/PC_o_reg[11]/Q
                         net (fo=5, routed)           1.745    13.096    imem_load/genblk1[44].ircell/iBusAddr_s[0]
    SLICE_X23Y67         LUT5 (Prop_lut5_I4_O)        0.124    13.220 r  imem_load/genblk1[44].ircell/iram_s_reg_0_255_0_0_i_14/O
                         net (fo=288, routed)        11.952    25.172    imem/p_0_in[9]
    SLICE_X39Y18         LUT6 (Prop_lut6_I2_O)        0.124    25.296 f  imem/sum_o_carry__2_i_68/O
                         net (fo=1, routed)           0.000    25.296    imem/sum_o_carry__2_i_68_n_0
    SLICE_X39Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    25.508 f  imem/sum_o_carry__2_i_31/O
                         net (fo=1, routed)           1.028    26.536    imem/sum_o_carry__2_i_31_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.299    26.835 f  imem/sum_o_carry__2_i_14/O
                         net (fo=29, routed)          3.340    30.175    imem/iBusDataRd_s[13]
    SLICE_X17Y77         LUT2 (Prop_lut2_I1_O)        0.124    30.299 r  imem/genblk1[1].ram_s_reg_0_255_56_56_i_4/O
                         net (fo=17, routed)          1.387    31.686    imem/genblk1[1].ram_s_reg_0_255_56_56_i_4_n_0
    SLICE_X26Y78         LUT6 (Prop_lut6_I1_O)        0.124    31.810 r  imem/gpioAdr_o[3]_i_19/O
                         net (fo=6, routed)           0.742    32.552    imem/cpu/aluSel_s[1]
    SLICE_X27Y80         LUT5 (Prop_lut5_I1_O)        0.150    32.702 f  imem/gpioAdr_o[3]_i_11/O
                         net (fo=161, routed)         6.357    39.060    imem/gpioAdr_o[3]_i_20_0
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.352    39.412 f  imem/gpioAdr_o[3]_i_8/O
                         net (fo=19, routed)          4.290    43.702    imem/gpioAdr_o[3]_i_8_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I3_O)        0.332    44.034 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    44.642    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.766 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    57.027    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    57.151 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    57.151    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.552 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    57.552    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.666 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    57.666    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.780 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.780    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.894 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.894    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.008 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    58.008    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.122 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    58.122    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.236 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.236    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.350 f  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    60.320    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    60.470 f  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.939    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    61.267 r  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.523    61.791    imem/csx_s[3]
    SLICE_X21Y88         LUT6 (Prop_lut6_I2_O)        0.124    61.915 r  imem/id_reg_s[63]_i_1__1/O
                         net (fo=64, routed)          2.631    64.545    cgu/sGpioBpi/E[0]
    SLICE_X2Y81          FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.528     4.919    cgu/sGpioBpi/CLK
    SLICE_X2Y81          FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[29]/C

Slack:                    inf
  Source:                 cpu/pc/PC_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        53.218ns  (logic 4.346ns (8.166%)  route 48.872ns (91.834%))
  Logic Levels:           22  (CARRY4=8 LUT2=3 LUT4=1 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -6.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    10.895ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.880     6.661    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     6.785    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     7.335    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.449    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.563    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.791 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.169     8.960    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.290     9.250 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.645    10.895    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y79         FDCE                                         r  cpu/pc/PC_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y79         FDCE (Prop_fdce_C_Q)         0.456    11.351 r  cpu/pc/PC_o_reg[11]/Q
                         net (fo=5, routed)           1.745    13.096    imem_load/genblk1[44].ircell/iBusAddr_s[0]
    SLICE_X23Y67         LUT5 (Prop_lut5_I4_O)        0.124    13.220 r  imem_load/genblk1[44].ircell/iram_s_reg_0_255_0_0_i_14/O
                         net (fo=288, routed)        11.952    25.172    imem/p_0_in[9]
    SLICE_X39Y18         LUT6 (Prop_lut6_I2_O)        0.124    25.296 f  imem/sum_o_carry__2_i_68/O
                         net (fo=1, routed)           0.000    25.296    imem/sum_o_carry__2_i_68_n_0
    SLICE_X39Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    25.508 f  imem/sum_o_carry__2_i_31/O
                         net (fo=1, routed)           1.028    26.536    imem/sum_o_carry__2_i_31_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.299    26.835 f  imem/sum_o_carry__2_i_14/O
                         net (fo=29, routed)          3.340    30.175    imem/iBusDataRd_s[13]
    SLICE_X17Y77         LUT2 (Prop_lut2_I1_O)        0.124    30.299 r  imem/genblk1[1].ram_s_reg_0_255_56_56_i_4/O
                         net (fo=17, routed)          1.387    31.686    imem/genblk1[1].ram_s_reg_0_255_56_56_i_4_n_0
    SLICE_X26Y78         LUT6 (Prop_lut6_I1_O)        0.124    31.810 r  imem/gpioAdr_o[3]_i_19/O
                         net (fo=6, routed)           0.742    32.552    imem/cpu/aluSel_s[1]
    SLICE_X27Y80         LUT5 (Prop_lut5_I1_O)        0.150    32.702 f  imem/gpioAdr_o[3]_i_11/O
                         net (fo=161, routed)         6.357    39.060    imem/gpioAdr_o[3]_i_20_0
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.352    39.412 f  imem/gpioAdr_o[3]_i_8/O
                         net (fo=19, routed)          4.290    43.702    imem/gpioAdr_o[3]_i_8_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I3_O)        0.332    44.034 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    44.642    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.766 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    57.027    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    57.151 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    57.151    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.552 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    57.552    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.666 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    57.666    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.780 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.780    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.894 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.894    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.008 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    58.008    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.122 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    58.122    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.236 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.236    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.350 f  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    60.320    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    60.470 f  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.939    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    61.267 r  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.523    61.791    imem/csx_s[3]
    SLICE_X21Y88         LUT6 (Prop_lut6_I2_O)        0.124    61.915 r  imem/id_reg_s[63]_i_1__1/O
                         net (fo=64, routed)          2.198    64.112    cgu/sGpioBpi/E[0]
    SLICE_X11Y76         FDPE                                         r  cgu/sGpioBpi/id_reg_s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.479     4.870    cgu/sGpioBpi/CLK
    SLICE_X11Y76         FDPE                                         r  cgu/sGpioBpi/id_reg_s_reg[0]/C

Slack:                    inf
  Source:                 cpu/pc/PC_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        53.218ns  (logic 4.346ns (8.166%)  route 48.872ns (91.834%))
  Logic Levels:           22  (CARRY4=8 LUT2=3 LUT4=1 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -6.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    10.895ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.880     6.661    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     6.785    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     7.335    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.449    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.563    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.791 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.169     8.960    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.290     9.250 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.645    10.895    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y79         FDCE                                         r  cpu/pc/PC_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y79         FDCE (Prop_fdce_C_Q)         0.456    11.351 r  cpu/pc/PC_o_reg[11]/Q
                         net (fo=5, routed)           1.745    13.096    imem_load/genblk1[44].ircell/iBusAddr_s[0]
    SLICE_X23Y67         LUT5 (Prop_lut5_I4_O)        0.124    13.220 r  imem_load/genblk1[44].ircell/iram_s_reg_0_255_0_0_i_14/O
                         net (fo=288, routed)        11.952    25.172    imem/p_0_in[9]
    SLICE_X39Y18         LUT6 (Prop_lut6_I2_O)        0.124    25.296 f  imem/sum_o_carry__2_i_68/O
                         net (fo=1, routed)           0.000    25.296    imem/sum_o_carry__2_i_68_n_0
    SLICE_X39Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    25.508 f  imem/sum_o_carry__2_i_31/O
                         net (fo=1, routed)           1.028    26.536    imem/sum_o_carry__2_i_31_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.299    26.835 f  imem/sum_o_carry__2_i_14/O
                         net (fo=29, routed)          3.340    30.175    imem/iBusDataRd_s[13]
    SLICE_X17Y77         LUT2 (Prop_lut2_I1_O)        0.124    30.299 r  imem/genblk1[1].ram_s_reg_0_255_56_56_i_4/O
                         net (fo=17, routed)          1.387    31.686    imem/genblk1[1].ram_s_reg_0_255_56_56_i_4_n_0
    SLICE_X26Y78         LUT6 (Prop_lut6_I1_O)        0.124    31.810 r  imem/gpioAdr_o[3]_i_19/O
                         net (fo=6, routed)           0.742    32.552    imem/cpu/aluSel_s[1]
    SLICE_X27Y80         LUT5 (Prop_lut5_I1_O)        0.150    32.702 f  imem/gpioAdr_o[3]_i_11/O
                         net (fo=161, routed)         6.357    39.060    imem/gpioAdr_o[3]_i_20_0
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.352    39.412 f  imem/gpioAdr_o[3]_i_8/O
                         net (fo=19, routed)          4.290    43.702    imem/gpioAdr_o[3]_i_8_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I3_O)        0.332    44.034 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    44.642    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.766 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    57.027    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    57.151 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    57.151    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.552 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    57.552    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.666 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    57.666    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.780 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.780    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.894 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.894    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.008 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    58.008    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.122 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    58.122    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.236 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.236    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.350 f  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    60.320    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    60.470 f  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.939    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    61.267 r  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.523    61.791    imem/csx_s[3]
    SLICE_X21Y88         LUT6 (Prop_lut6_I2_O)        0.124    61.915 r  imem/id_reg_s[63]_i_1__1/O
                         net (fo=64, routed)          2.198    64.112    cgu/sGpioBpi/E[0]
    SLICE_X11Y76         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.479     4.870    cgu/sGpioBpi/CLK
    SLICE_X11Y76         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[17]/C

Slack:                    inf
  Source:                 cpu/pc/PC_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        53.218ns  (logic 4.346ns (8.166%)  route 48.872ns (91.834%))
  Logic Levels:           22  (CARRY4=8 LUT2=3 LUT4=1 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -6.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    10.895ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.880     6.661    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     6.785    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     7.335    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.449    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.563    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.791 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.169     8.960    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.290     9.250 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.645    10.895    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y79         FDCE                                         r  cpu/pc/PC_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y79         FDCE (Prop_fdce_C_Q)         0.456    11.351 r  cpu/pc/PC_o_reg[11]/Q
                         net (fo=5, routed)           1.745    13.096    imem_load/genblk1[44].ircell/iBusAddr_s[0]
    SLICE_X23Y67         LUT5 (Prop_lut5_I4_O)        0.124    13.220 r  imem_load/genblk1[44].ircell/iram_s_reg_0_255_0_0_i_14/O
                         net (fo=288, routed)        11.952    25.172    imem/p_0_in[9]
    SLICE_X39Y18         LUT6 (Prop_lut6_I2_O)        0.124    25.296 f  imem/sum_o_carry__2_i_68/O
                         net (fo=1, routed)           0.000    25.296    imem/sum_o_carry__2_i_68_n_0
    SLICE_X39Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    25.508 f  imem/sum_o_carry__2_i_31/O
                         net (fo=1, routed)           1.028    26.536    imem/sum_o_carry__2_i_31_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.299    26.835 f  imem/sum_o_carry__2_i_14/O
                         net (fo=29, routed)          3.340    30.175    imem/iBusDataRd_s[13]
    SLICE_X17Y77         LUT2 (Prop_lut2_I1_O)        0.124    30.299 r  imem/genblk1[1].ram_s_reg_0_255_56_56_i_4/O
                         net (fo=17, routed)          1.387    31.686    imem/genblk1[1].ram_s_reg_0_255_56_56_i_4_n_0
    SLICE_X26Y78         LUT6 (Prop_lut6_I1_O)        0.124    31.810 r  imem/gpioAdr_o[3]_i_19/O
                         net (fo=6, routed)           0.742    32.552    imem/cpu/aluSel_s[1]
    SLICE_X27Y80         LUT5 (Prop_lut5_I1_O)        0.150    32.702 f  imem/gpioAdr_o[3]_i_11/O
                         net (fo=161, routed)         6.357    39.060    imem/gpioAdr_o[3]_i_20_0
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.352    39.412 f  imem/gpioAdr_o[3]_i_8/O
                         net (fo=19, routed)          4.290    43.702    imem/gpioAdr_o[3]_i_8_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I3_O)        0.332    44.034 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    44.642    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.766 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    57.027    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    57.151 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    57.151    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.552 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    57.552    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.666 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    57.666    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.780 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.780    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.894 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.894    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.008 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    58.008    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.122 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    58.122    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.236 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.236    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.350 f  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    60.320    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    60.470 f  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.939    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    61.267 r  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.523    61.791    imem/csx_s[3]
    SLICE_X21Y88         LUT6 (Prop_lut6_I2_O)        0.124    61.915 r  imem/id_reg_s[63]_i_1__1/O
                         net (fo=64, routed)          2.198    64.112    cgu/sGpioBpi/E[0]
    SLICE_X11Y76         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.479     4.870    cgu/sGpioBpi/CLK
    SLICE_X11Y76         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[18]/C

Slack:                    inf
  Source:                 cpu/pc/PC_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        53.218ns  (logic 4.346ns (8.166%)  route 48.872ns (91.834%))
  Logic Levels:           22  (CARRY4=8 LUT2=3 LUT4=1 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -6.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    10.895ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.880     6.661    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     6.785    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     7.335    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.449    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.563    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.791 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.169     8.960    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.290     9.250 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.645    10.895    cpu/pc/clk_core_s_BUFG
    SLICE_X25Y79         FDCE                                         r  cpu/pc/PC_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y79         FDCE (Prop_fdce_C_Q)         0.456    11.351 r  cpu/pc/PC_o_reg[11]/Q
                         net (fo=5, routed)           1.745    13.096    imem_load/genblk1[44].ircell/iBusAddr_s[0]
    SLICE_X23Y67         LUT5 (Prop_lut5_I4_O)        0.124    13.220 r  imem_load/genblk1[44].ircell/iram_s_reg_0_255_0_0_i_14/O
                         net (fo=288, routed)        11.952    25.172    imem/p_0_in[9]
    SLICE_X39Y18         LUT6 (Prop_lut6_I2_O)        0.124    25.296 f  imem/sum_o_carry__2_i_68/O
                         net (fo=1, routed)           0.000    25.296    imem/sum_o_carry__2_i_68_n_0
    SLICE_X39Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    25.508 f  imem/sum_o_carry__2_i_31/O
                         net (fo=1, routed)           1.028    26.536    imem/sum_o_carry__2_i_31_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.299    26.835 f  imem/sum_o_carry__2_i_14/O
                         net (fo=29, routed)          3.340    30.175    imem/iBusDataRd_s[13]
    SLICE_X17Y77         LUT2 (Prop_lut2_I1_O)        0.124    30.299 r  imem/genblk1[1].ram_s_reg_0_255_56_56_i_4/O
                         net (fo=17, routed)          1.387    31.686    imem/genblk1[1].ram_s_reg_0_255_56_56_i_4_n_0
    SLICE_X26Y78         LUT6 (Prop_lut6_I1_O)        0.124    31.810 r  imem/gpioAdr_o[3]_i_19/O
                         net (fo=6, routed)           0.742    32.552    imem/cpu/aluSel_s[1]
    SLICE_X27Y80         LUT5 (Prop_lut5_I1_O)        0.150    32.702 f  imem/gpioAdr_o[3]_i_11/O
                         net (fo=161, routed)         6.357    39.060    imem/gpioAdr_o[3]_i_20_0
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.352    39.412 f  imem/gpioAdr_o[3]_i_8/O
                         net (fo=19, routed)          4.290    43.702    imem/gpioAdr_o[3]_i_8_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I3_O)        0.332    44.034 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    44.642    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.766 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    57.027    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    57.151 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    57.151    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.552 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    57.552    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.666 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    57.666    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.780 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.780    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.894 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.894    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.008 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    58.008    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.122 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    58.122    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.236 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.236    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.350 f  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    60.320    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    60.470 f  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.939    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    61.267 r  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.523    61.791    imem/csx_s[3]
    SLICE_X21Y88         LUT6 (Prop_lut6_I2_O)        0.124    61.915 r  imem/id_reg_s[63]_i_1__1/O
                         net (fo=64, routed)          2.198    64.112    cgu/sGpioBpi/E[0]
    SLICE_X11Y76         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.479     4.870    cgu/sGpioBpi/CLK
    SLICE_X11Y76         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/regfile/regfile_s_reg[27][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.356ns (42.331%)  route 0.485ns (57.669%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -1.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.470    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.175     1.786    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.831    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.912 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.454     2.366    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.457 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.553     3.009    cpu/regfile/clk_core_s_BUFG
    SLICE_X14Y69         FDCE                                         r  cpu/regfile/regfile_s_reg[27][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.141     3.150 r  cpu/regfile/regfile_s_reg[27][12]/Q
                         net (fo=2, routed)           0.125     3.276    cpu/regfile/regfile_s_reg[27]_4[12]
    SLICE_X15Y68         LUT6 (Prop_lut6_I0_O)        0.045     3.321 r  cpu/regfile/id_reg_s[12]_i_9/O
                         net (fo=1, routed)           0.000     3.321    cpu/regfile/id_reg_s[12]_i_9_n_0
    SLICE_X15Y68         MUXF7 (Prop_muxf7_I0_O)      0.062     3.383 r  cpu/regfile/id_reg_s_reg[12]_i_4/O
                         net (fo=1, routed)           0.140     3.523    imem/id_reg_s_reg[12]_1
    SLICE_X15Y69         LUT6 (Prop_lut6_I5_O)        0.108     3.631 r  imem/id_reg_s[12]_i_1/O
                         net (fo=8, routed)           0.220     3.850    cgu/sGpioBpi/wbdDat_i[12]
    SLICE_X21Y74         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.811     1.970    cgu/sGpioBpi/CLK
    SLICE_X21Y74         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[12]/C

Slack:                    inf
  Source:                 cpu/regfile/regfile_s_reg[31][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.878ns  (logic 0.359ns (40.892%)  route 0.519ns (59.108%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.470    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.175     1.786    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.831    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.912 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.454     2.366    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.457 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.552     3.008    cpu/regfile/clk_core_s_BUFG
    SLICE_X14Y70         FDCE                                         r  cpu/regfile/regfile_s_reg[31][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDCE (Prop_fdce_C_Q)         0.141     3.149 r  cpu/regfile/regfile_s_reg[31][9]/Q
                         net (fo=2, routed)           0.123     3.273    cpu/regfile/regfile_s_reg[31]_0[9]
    SLICE_X19Y70         LUT6 (Prop_lut6_I0_O)        0.045     3.318 r  cpu/regfile/id_reg_s[9]_i_10/O
                         net (fo=1, routed)           0.000     3.318    cpu/regfile/id_reg_s[9]_i_10_n_0
    SLICE_X19Y70         MUXF7 (Prop_muxf7_I1_O)      0.065     3.383 r  cpu/regfile/id_reg_s_reg[9]_i_4/O
                         net (fo=1, routed)           0.139     3.522    imem/id_reg_s_reg[9]_1
    SLICE_X19Y70         LUT6 (Prop_lut6_I5_O)        0.108     3.630 r  imem/id_reg_s[9]_i_1/O
                         net (fo=8, routed)           0.256     3.886    cgu/sGpioBpi/wbdDat_i[9]
    SLICE_X17Y71         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.816     1.975    cgu/sGpioBpi/CLK
    SLICE_X17Y71         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[9]/C

Slack:                    inf
  Source:                 cpu/regfile/regfile_s_reg[29][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.359ns (40.739%)  route 0.522ns (59.261%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -1.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.470    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.175     1.786    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.831    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.912 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.454     2.366    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.457 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.554     3.010    cpu/regfile/clk_core_s_BUFG
    SLICE_X17Y68         FDCE                                         r  cpu/regfile/regfile_s_reg[29][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y68         FDCE (Prop_fdce_C_Q)         0.141     3.151 r  cpu/regfile/regfile_s_reg[29][14]/Q
                         net (fo=2, routed)           0.105     3.256    cpu/regfile/regfile_s_reg[29]_2[14]
    SLICE_X19Y67         LUT6 (Prop_lut6_I3_O)        0.045     3.301 r  cpu/regfile/id_reg_s[14]_i_10/O
                         net (fo=1, routed)           0.000     3.301    cpu/regfile/id_reg_s[14]_i_10_n_0
    SLICE_X19Y67         MUXF7 (Prop_muxf7_I1_O)      0.065     3.366 r  cpu/regfile/id_reg_s_reg[14]_i_4/O
                         net (fo=1, routed)           0.139     3.505    imem/id_reg_s_reg[14]_1
    SLICE_X19Y67         LUT6 (Prop_lut6_I5_O)        0.108     3.613 r  imem/id_reg_s[14]_i_1/O
                         net (fo=8, routed)           0.278     3.892    cgu/sGpioBpi/wbdDat_i[14]
    SLICE_X17Y71         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.816     1.975    cgu/sGpioBpi/CLK
    SLICE_X17Y71         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[14]/C

Slack:                    inf
  Source:                 cpu/regfile/regfile_s_reg[18][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.894ns  (logic 0.356ns (39.821%)  route 0.538ns (60.179%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.470    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.175     1.786    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.831    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.912 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.454     2.366    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.457 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.551     3.007    cpu/regfile/clk_core_s_BUFG
    SLICE_X13Y75         FDCE                                         r  cpu/regfile/regfile_s_reg[18][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDCE (Prop_fdce_C_Q)         0.141     3.148 r  cpu/regfile/regfile_s_reg[18][0]/Q
                         net (fo=2, routed)           0.227     3.376    cpu/regfile/regfile_s_reg[18]_13[0]
    SLICE_X13Y74         LUT6 (Prop_lut6_I1_O)        0.045     3.421 r  cpu/regfile/id_reg_s[0]_i_7/O
                         net (fo=1, routed)           0.000     3.421    cpu/regfile/id_reg_s[0]_i_7_n_0
    SLICE_X13Y74         MUXF7 (Prop_muxf7_I0_O)      0.062     3.483 r  cpu/regfile/id_reg_s_reg[0]_i_3/O
                         net (fo=1, routed)           0.131     3.614    imem/id_reg_s_reg[0]_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I3_O)        0.108     3.722 r  imem/id_reg_s[0]_i_1/O
                         net (fo=13, routed)          0.180     3.901    cgu/sGpioBpi/wbdDat_i[0]
    SLICE_X11Y76         FDPE                                         r  cgu/sGpioBpi/id_reg_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.816     1.975    cgu/sGpioBpi/CLK
    SLICE_X11Y76         FDPE                                         r  cgu/sGpioBpi/id_reg_s_reg[0]/C

Slack:                    inf
  Source:                 cpu/regfile/regfile_s_reg[26][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.909ns  (logic 0.356ns (39.177%)  route 0.553ns (60.823%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -1.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.470    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.175     1.786    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.831    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.912 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.454     2.366    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.457 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.548     3.004    cpu/regfile/clk_core_s_BUFG
    SLICE_X22Y72         FDCE                                         r  cpu/regfile/regfile_s_reg[26][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y72         FDCE (Prop_fdce_C_Q)         0.141     3.145 r  cpu/regfile/regfile_s_reg[26][8]/Q
                         net (fo=2, routed)           0.113     3.258    cpu/regfile/regfile_s_reg[26]_5[8]
    SLICE_X24Y72         LUT6 (Prop_lut6_I1_O)        0.045     3.303 r  cpu/regfile/id_reg_s[8]_i_9/O
                         net (fo=1, routed)           0.000     3.303    cpu/regfile/id_reg_s[8]_i_9_n_0
    SLICE_X24Y72         MUXF7 (Prop_muxf7_I0_O)      0.062     3.365 r  cpu/regfile/id_reg_s_reg[8]_i_4/O
                         net (fo=1, routed)           0.141     3.506    imem/id_reg_s_reg[8]_1
    SLICE_X24Y72         LUT6 (Prop_lut6_I5_O)        0.108     3.614 r  imem/id_reg_s[8]_i_1/O
                         net (fo=13, routed)          0.299     3.913    cgu/sGpioBpi/wbdDat_i[8]
    SLICE_X21Y74         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.811     1.970    cgu/sGpioBpi/CLK
    SLICE_X21Y74         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[8]/C

Slack:                    inf
  Source:                 cpu/regfile/regfile_s_reg[17][36]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.365ns (39.958%)  route 0.548ns (60.042%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -1.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.470    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.175     1.786    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.831    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.912 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.454     2.366    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.457 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.557     3.013    cpu/regfile/clk_core_s_BUFG
    SLICE_X18Y84         FDCE                                         r  cpu/regfile/regfile_s_reg[17][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y84         FDCE (Prop_fdce_C_Q)         0.141     3.154 r  cpu/regfile/regfile_s_reg[17][36]/Q
                         net (fo=2, routed)           0.125     3.280    cpu/regfile/regfile_s_reg[17]_14[36]
    SLICE_X21Y83         LUT6 (Prop_lut6_I3_O)        0.045     3.325 r  cpu/regfile/id_reg_s[36]_i_7/O
                         net (fo=1, routed)           0.000     3.325    cpu/regfile/id_reg_s[36]_i_7_n_0
    SLICE_X21Y83         MUXF7 (Prop_muxf7_I0_O)      0.071     3.396 r  cpu/regfile/id_reg_s_reg[36]_i_3/O
                         net (fo=1, routed)           0.163     3.558    imem/id_reg_s_reg[36]_0
    SLICE_X22Y83         LUT6 (Prop_lut6_I3_O)        0.108     3.666 r  imem/id_reg_s[36]_i_1/O
                         net (fo=5, routed)           0.261     3.927    cgu/sGpioBpi/wbdDat_i[36]
    SLICE_X17Y82         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.820     1.979    cgu/sGpioBpi/CLK
    SLICE_X17Y82         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[36]/C

Slack:                    inf
  Source:                 cpu/regfile/regfile_s_reg[19][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.365ns (38.945%)  route 0.572ns (61.055%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.470    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.175     1.786    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.831    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.912 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.454     2.366    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.457 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.551     3.007    cpu/regfile/clk_core_s_BUFG
    SLICE_X15Y72         FDCE                                         r  cpu/regfile/regfile_s_reg[19][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDCE (Prop_fdce_C_Q)         0.141     3.148 r  cpu/regfile/regfile_s_reg[19][7]/Q
                         net (fo=2, routed)           0.106     3.255    cpu/regfile/regfile_s_reg[19]_12[7]
    SLICE_X14Y72         LUT6 (Prop_lut6_I0_O)        0.045     3.300 r  cpu/regfile/id_reg_s[7]_i_7/O
                         net (fo=1, routed)           0.000     3.300    cpu/regfile/id_reg_s[7]_i_7_n_0
    SLICE_X14Y72         MUXF7 (Prop_muxf7_I0_O)      0.071     3.371 r  cpu/regfile/id_reg_s_reg[7]_i_3/O
                         net (fo=1, routed)           0.210     3.581    imem/id_reg_s_reg[7]_0
    SLICE_X13Y72         LUT6 (Prop_lut6_I3_O)        0.108     3.689 r  imem/id_reg_s[7]_i_1/O
                         net (fo=18, routed)          0.256     3.945    cgu/sGpioBpi/wbdDat_i[7]
    SLICE_X17Y71         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.816     1.975    cgu/sGpioBpi/CLK
    SLICE_X17Y71         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[7]/C

Slack:                    inf
  Source:                 cpu/regfile/regfile_s_reg[29][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.946ns  (logic 0.359ns (37.958%)  route 0.587ns (62.042%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.470    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.175     1.786    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.831    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.912 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.454     2.366    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.457 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.551     3.007    cpu/regfile/clk_core_s_BUFG
    SLICE_X33Y71         FDCE                                         r  cpu/regfile/regfile_s_reg[29][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDCE (Prop_fdce_C_Q)         0.141     3.148 r  cpu/regfile/regfile_s_reg[29][3]/Q
                         net (fo=2, routed)           0.152     3.300    cpu/regfile/regfile_s_reg[29]_2[3]
    SLICE_X35Y72         LUT6 (Prop_lut6_I3_O)        0.045     3.345 r  cpu/regfile/id_reg_s[3]_i_10/O
                         net (fo=1, routed)           0.000     3.345    cpu/regfile/id_reg_s[3]_i_10_n_0
    SLICE_X35Y72         MUXF7 (Prop_muxf7_I1_O)      0.065     3.410 r  cpu/regfile/id_reg_s_reg[3]_i_4/O
                         net (fo=2, routed)           0.140     3.550    imem/id_reg_s_reg[3]_1
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.108     3.658 r  imem/id_reg_s[3]_i_1/O
                         net (fo=12, routed)          0.295     3.953    cgu/sGpioBpi/wbdDat_i[3]
    SLICE_X35Y77         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.816     1.975    cgu/sGpioBpi/CLK
    SLICE_X35Y77         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[3]/C

Slack:                    inf
  Source:                 cpu/regfile/regfile_s_reg[26][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.958ns  (logic 0.356ns (37.151%)  route 0.602ns (62.849%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -1.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.470    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.175     1.786    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.831    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.912 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.454     2.366    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.457 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.552     3.008    cpu/regfile/clk_core_s_BUFG
    SLICE_X21Y67         FDCE                                         r  cpu/regfile/regfile_s_reg[26][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y67         FDCE (Prop_fdce_C_Q)         0.141     3.149 r  cpu/regfile/regfile_s_reg[26][11]/Q
                         net (fo=2, routed)           0.151     3.301    cpu/regfile/regfile_s_reg[26]_5[11]
    SLICE_X21Y68         LUT6 (Prop_lut6_I1_O)        0.045     3.346 r  cpu/regfile/id_reg_s[11]_i_9/O
                         net (fo=1, routed)           0.000     3.346    cpu/regfile/id_reg_s[11]_i_9_n_0
    SLICE_X21Y68         MUXF7 (Prop_muxf7_I0_O)      0.062     3.408 r  cpu/regfile/id_reg_s_reg[11]_i_4/O
                         net (fo=1, routed)           0.139     3.547    imem/id_reg_s_reg[11]_1
    SLICE_X21Y68         LUT6 (Prop_lut6_I5_O)        0.108     3.655 r  imem/id_reg_s[11]_i_1/O
                         net (fo=8, routed)           0.311     3.967    cgu/sGpioBpi/wbdDat_i[11]
    SLICE_X22Y75         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.809     1.968    cgu/sGpioBpi/CLK
    SLICE_X22Y75         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[11]/C

Slack:                    inf
  Source:                 cpu/regfile/regfile_s_reg[0][46]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.392ns (40.513%)  route 0.576ns (59.486%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.470    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.175     1.786    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.831    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.912 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.454     2.366    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.457 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.583     3.039    cpu/regfile/clk_core_s_BUFG
    SLICE_X3Y95          FDCE                                         r  cpu/regfile/regfile_s_reg[0][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDCE (Prop_fdce_C_Q)         0.141     3.180 r  cpu/regfile/regfile_s_reg[0][46]/Q
                         net (fo=2, routed)           0.072     3.252    cpu/regfile/regfile_s_reg[0]_31[46]
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.045     3.297 r  cpu/regfile/id_reg_s[46]_i_11/O
                         net (fo=1, routed)           0.000     3.297    cpu/regfile/id_reg_s[46]_i_11_n_0
    SLICE_X2Y95          MUXF7 (Prop_muxf7_I0_O)      0.071     3.368 r  cpu/regfile/id_reg_s_reg[46]_i_5/O
                         net (fo=1, routed)           0.000     3.368    cpu/regfile/id_reg_s_reg[46]_i_5_n_0
    SLICE_X2Y95          MUXF8 (Prop_muxf8_I0_O)      0.023     3.391 r  cpu/regfile/id_reg_s_reg[46]_i_2/O
                         net (fo=1, routed)           0.150     3.541    imem/id_reg_s_reg[46]
    SLICE_X1Y94          LUT6 (Prop_lut6_I1_O)        0.112     3.653 r  imem/id_reg_s[46]_i_1/O
                         net (fo=5, routed)           0.354     4.007    cgu/sGpioBpi/wbdDat_i[46]
    SLICE_X8Y93          FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.831     1.990    cgu/sGpioBpi/CLK
    SLICE_X8Y93          FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[46]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_tck_pin
  To Clock:  sys_clk_pin

Max Delay           128 Endpoints
Min Delay           128 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 as_jtag/genblk1[0].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[49]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        58.713ns  (logic 5.793ns (9.867%)  route 52.920ns (90.133%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.754     5.350    as_jtag/genblk1[0].ircell/tck_i_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  as_jtag/genblk1[0].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     5.806 f  as_jtag/genblk1[0].ircell/data_out_s_reg/Q
                         net (fo=11, routed)          1.234     7.040    as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_10[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.152     7.192 r  as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_11/O
                         net (fo=294, routed)         6.774    13.966    imem_load/genblk1[37].ircell/im_mode_s
    SLICE_X11Y66         LUT5 (Prop_lut5_I2_O)        0.332    14.298 r  imem_load/genblk1[37].ircell/iram_s_reg_0_255_17_17_i_7/O
                         net (fo=128, routed)         3.808    18.105    imem/iram_s_reg_3840_4095_17_17/A2
    SLICE_X4Y83          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.799    18.904 f  imem/iram_s_reg_3840_4095_17_17/RAMS64E_A/O
                         net (fo=1, routed)           0.000    18.904    imem/iram_s_reg_3840_4095_17_17/OA
    SLICE_X4Y83          MUXF7 (Prop_muxf7_I1_O)      0.214    19.118 f  imem/iram_s_reg_3840_4095_17_17/F7.A/O
                         net (fo=1, routed)           0.000    19.118    imem/iram_s_reg_3840_4095_17_17/O1
    SLICE_X4Y83          MUXF8 (Prop_muxf8_I1_O)      0.088    19.206 f  imem/iram_s_reg_3840_4095_17_17/F8/O
                         net (fo=1, routed)           1.761    20.967    imem/iram_s_reg_3840_4095_17_17_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I0_O)        0.319    21.286 f  imem/sum_o_carry__3_i_66/O
                         net (fo=1, routed)           0.000    21.286    imem/sum_o_carry__3_i_66_n_0
    SLICE_X5Y69          MUXF7 (Prop_muxf7_I1_O)      0.217    21.503 f  imem/sum_o_carry__3_i_27/O
                         net (fo=3, routed)           1.345    22.848    imem/sum_o_carry__3_i_27_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I3_O)        0.299    23.147 f  imem/sum_o_carry__3_i_11/O
                         net (fo=88, routed)          7.426    30.573    imem/data_out_s_reg[2]
    SLICE_X22Y69         LUT5 (Prop_lut5_I0_O)        0.124    30.697 f  imem/sum_o_carry_i_43/O
                         net (fo=108, routed)         2.619    33.316    cpu/regfile/rdata01_o1
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124    33.440 f  cpu/regfile/regfile_s[31][29]_i_11/O
                         net (fo=22, routed)          5.230    38.669    cpu/regfile/PC_o_reg[31][1]
    SLICE_X41Y94         LUT6 (Prop_lut6_I3_O)        0.124    38.793 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109/O
                         net (fo=4, routed)           1.429    40.223    cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.124    40.347 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_176/O
                         net (fo=2, routed)           0.421    40.767    imem/genblk1[1].ram_s_reg_0_255_0_0_i_71_0
    SLICE_X41Y90         LUT3 (Prop_lut3_I0_O)        0.124    40.891 f  imem/genblk1[1].ram_s_reg_0_255_0_0_i_139/O
                         net (fo=2, routed)           1.406    42.297    imem/genblk1[1].ram_s_reg_0_255_0_0_i_139_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    42.421 f  imem/regfile_s[31][6]_i_12/O
                         net (fo=1, routed)           0.821    43.242    imem/regfile_s[31][6]_i_12_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I5_O)        0.124    43.366 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    43.973    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.097 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    56.359    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    56.483 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    56.483    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.884 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    56.884    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.998 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    56.998    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.112 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.112    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.226 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.226    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.340 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    57.340    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.454 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    57.454    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.568 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.568    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.682 f  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    59.652    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    59.802 f  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.271    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    60.599 r  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.523    61.122    imem/csx_s[3]
    SLICE_X21Y88         LUT6 (Prop_lut6_I2_O)        0.124    61.246 r  imem/id_reg_s[63]_i_1__1/O
                         net (fo=64, routed)          2.817    64.064    cgu/sGpioBpi/E[0]
    SLICE_X12Y92         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493     4.884    cgu/sGpioBpi/CLK
    SLICE_X12Y92         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[49]/C

Slack:                    inf
  Source:                 as_jtag/genblk1[0].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[52]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        58.713ns  (logic 5.793ns (9.867%)  route 52.920ns (90.133%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.754     5.350    as_jtag/genblk1[0].ircell/tck_i_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  as_jtag/genblk1[0].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     5.806 f  as_jtag/genblk1[0].ircell/data_out_s_reg/Q
                         net (fo=11, routed)          1.234     7.040    as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_10[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.152     7.192 r  as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_11/O
                         net (fo=294, routed)         6.774    13.966    imem_load/genblk1[37].ircell/im_mode_s
    SLICE_X11Y66         LUT5 (Prop_lut5_I2_O)        0.332    14.298 r  imem_load/genblk1[37].ircell/iram_s_reg_0_255_17_17_i_7/O
                         net (fo=128, routed)         3.808    18.105    imem/iram_s_reg_3840_4095_17_17/A2
    SLICE_X4Y83          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.799    18.904 f  imem/iram_s_reg_3840_4095_17_17/RAMS64E_A/O
                         net (fo=1, routed)           0.000    18.904    imem/iram_s_reg_3840_4095_17_17/OA
    SLICE_X4Y83          MUXF7 (Prop_muxf7_I1_O)      0.214    19.118 f  imem/iram_s_reg_3840_4095_17_17/F7.A/O
                         net (fo=1, routed)           0.000    19.118    imem/iram_s_reg_3840_4095_17_17/O1
    SLICE_X4Y83          MUXF8 (Prop_muxf8_I1_O)      0.088    19.206 f  imem/iram_s_reg_3840_4095_17_17/F8/O
                         net (fo=1, routed)           1.761    20.967    imem/iram_s_reg_3840_4095_17_17_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I0_O)        0.319    21.286 f  imem/sum_o_carry__3_i_66/O
                         net (fo=1, routed)           0.000    21.286    imem/sum_o_carry__3_i_66_n_0
    SLICE_X5Y69          MUXF7 (Prop_muxf7_I1_O)      0.217    21.503 f  imem/sum_o_carry__3_i_27/O
                         net (fo=3, routed)           1.345    22.848    imem/sum_o_carry__3_i_27_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I3_O)        0.299    23.147 f  imem/sum_o_carry__3_i_11/O
                         net (fo=88, routed)          7.426    30.573    imem/data_out_s_reg[2]
    SLICE_X22Y69         LUT5 (Prop_lut5_I0_O)        0.124    30.697 f  imem/sum_o_carry_i_43/O
                         net (fo=108, routed)         2.619    33.316    cpu/regfile/rdata01_o1
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124    33.440 f  cpu/regfile/regfile_s[31][29]_i_11/O
                         net (fo=22, routed)          5.230    38.669    cpu/regfile/PC_o_reg[31][1]
    SLICE_X41Y94         LUT6 (Prop_lut6_I3_O)        0.124    38.793 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109/O
                         net (fo=4, routed)           1.429    40.223    cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.124    40.347 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_176/O
                         net (fo=2, routed)           0.421    40.767    imem/genblk1[1].ram_s_reg_0_255_0_0_i_71_0
    SLICE_X41Y90         LUT3 (Prop_lut3_I0_O)        0.124    40.891 f  imem/genblk1[1].ram_s_reg_0_255_0_0_i_139/O
                         net (fo=2, routed)           1.406    42.297    imem/genblk1[1].ram_s_reg_0_255_0_0_i_139_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    42.421 f  imem/regfile_s[31][6]_i_12/O
                         net (fo=1, routed)           0.821    43.242    imem/regfile_s[31][6]_i_12_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I5_O)        0.124    43.366 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    43.973    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.097 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    56.359    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    56.483 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    56.483    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.884 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    56.884    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.998 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    56.998    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.112 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.112    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.226 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.226    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.340 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    57.340    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.454 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    57.454    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.568 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.568    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.682 f  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    59.652    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    59.802 f  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.271    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    60.599 r  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.523    61.122    imem/csx_s[3]
    SLICE_X21Y88         LUT6 (Prop_lut6_I2_O)        0.124    61.246 r  imem/id_reg_s[63]_i_1__1/O
                         net (fo=64, routed)          2.817    64.064    cgu/sGpioBpi/E[0]
    SLICE_X12Y92         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493     4.884    cgu/sGpioBpi/CLK
    SLICE_X12Y92         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[52]/C

Slack:                    inf
  Source:                 as_jtag/genblk1[0].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[46]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        58.704ns  (logic 5.793ns (9.868%)  route 52.910ns (90.132%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.754     5.350    as_jtag/genblk1[0].ircell/tck_i_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  as_jtag/genblk1[0].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     5.806 f  as_jtag/genblk1[0].ircell/data_out_s_reg/Q
                         net (fo=11, routed)          1.234     7.040    as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_10[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.152     7.192 r  as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_11/O
                         net (fo=294, routed)         6.774    13.966    imem_load/genblk1[37].ircell/im_mode_s
    SLICE_X11Y66         LUT5 (Prop_lut5_I2_O)        0.332    14.298 r  imem_load/genblk1[37].ircell/iram_s_reg_0_255_17_17_i_7/O
                         net (fo=128, routed)         3.808    18.105    imem/iram_s_reg_3840_4095_17_17/A2
    SLICE_X4Y83          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.799    18.904 f  imem/iram_s_reg_3840_4095_17_17/RAMS64E_A/O
                         net (fo=1, routed)           0.000    18.904    imem/iram_s_reg_3840_4095_17_17/OA
    SLICE_X4Y83          MUXF7 (Prop_muxf7_I1_O)      0.214    19.118 f  imem/iram_s_reg_3840_4095_17_17/F7.A/O
                         net (fo=1, routed)           0.000    19.118    imem/iram_s_reg_3840_4095_17_17/O1
    SLICE_X4Y83          MUXF8 (Prop_muxf8_I1_O)      0.088    19.206 f  imem/iram_s_reg_3840_4095_17_17/F8/O
                         net (fo=1, routed)           1.761    20.967    imem/iram_s_reg_3840_4095_17_17_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I0_O)        0.319    21.286 f  imem/sum_o_carry__3_i_66/O
                         net (fo=1, routed)           0.000    21.286    imem/sum_o_carry__3_i_66_n_0
    SLICE_X5Y69          MUXF7 (Prop_muxf7_I1_O)      0.217    21.503 f  imem/sum_o_carry__3_i_27/O
                         net (fo=3, routed)           1.345    22.848    imem/sum_o_carry__3_i_27_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I3_O)        0.299    23.147 f  imem/sum_o_carry__3_i_11/O
                         net (fo=88, routed)          7.426    30.573    imem/data_out_s_reg[2]
    SLICE_X22Y69         LUT5 (Prop_lut5_I0_O)        0.124    30.697 f  imem/sum_o_carry_i_43/O
                         net (fo=108, routed)         2.619    33.316    cpu/regfile/rdata01_o1
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124    33.440 f  cpu/regfile/regfile_s[31][29]_i_11/O
                         net (fo=22, routed)          5.230    38.669    cpu/regfile/PC_o_reg[31][1]
    SLICE_X41Y94         LUT6 (Prop_lut6_I3_O)        0.124    38.793 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109/O
                         net (fo=4, routed)           1.429    40.223    cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.124    40.347 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_176/O
                         net (fo=2, routed)           0.421    40.767    imem/genblk1[1].ram_s_reg_0_255_0_0_i_71_0
    SLICE_X41Y90         LUT3 (Prop_lut3_I0_O)        0.124    40.891 f  imem/genblk1[1].ram_s_reg_0_255_0_0_i_139/O
                         net (fo=2, routed)           1.406    42.297    imem/genblk1[1].ram_s_reg_0_255_0_0_i_139_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    42.421 f  imem/regfile_s[31][6]_i_12/O
                         net (fo=1, routed)           0.821    43.242    imem/regfile_s[31][6]_i_12_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I5_O)        0.124    43.366 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    43.973    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.097 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    56.359    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    56.483 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    56.483    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.884 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    56.884    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.998 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    56.998    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.112 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.112    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.226 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.226    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.340 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    57.340    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.454 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    57.454    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.568 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.568    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.682 f  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    59.652    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    59.802 f  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.271    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    60.599 r  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.523    61.122    imem/csx_s[3]
    SLICE_X21Y88         LUT6 (Prop_lut6_I2_O)        0.124    61.246 r  imem/id_reg_s[63]_i_1__1/O
                         net (fo=64, routed)          2.808    64.054    cgu/sGpioBpi/E[0]
    SLICE_X8Y93          FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.494     4.885    cgu/sGpioBpi/CLK
    SLICE_X8Y93          FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[46]/C

Slack:                    inf
  Source:                 as_jtag/genblk1[0].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[62]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        58.704ns  (logic 5.793ns (9.868%)  route 52.910ns (90.132%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.754     5.350    as_jtag/genblk1[0].ircell/tck_i_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  as_jtag/genblk1[0].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     5.806 f  as_jtag/genblk1[0].ircell/data_out_s_reg/Q
                         net (fo=11, routed)          1.234     7.040    as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_10[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.152     7.192 r  as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_11/O
                         net (fo=294, routed)         6.774    13.966    imem_load/genblk1[37].ircell/im_mode_s
    SLICE_X11Y66         LUT5 (Prop_lut5_I2_O)        0.332    14.298 r  imem_load/genblk1[37].ircell/iram_s_reg_0_255_17_17_i_7/O
                         net (fo=128, routed)         3.808    18.105    imem/iram_s_reg_3840_4095_17_17/A2
    SLICE_X4Y83          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.799    18.904 f  imem/iram_s_reg_3840_4095_17_17/RAMS64E_A/O
                         net (fo=1, routed)           0.000    18.904    imem/iram_s_reg_3840_4095_17_17/OA
    SLICE_X4Y83          MUXF7 (Prop_muxf7_I1_O)      0.214    19.118 f  imem/iram_s_reg_3840_4095_17_17/F7.A/O
                         net (fo=1, routed)           0.000    19.118    imem/iram_s_reg_3840_4095_17_17/O1
    SLICE_X4Y83          MUXF8 (Prop_muxf8_I1_O)      0.088    19.206 f  imem/iram_s_reg_3840_4095_17_17/F8/O
                         net (fo=1, routed)           1.761    20.967    imem/iram_s_reg_3840_4095_17_17_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I0_O)        0.319    21.286 f  imem/sum_o_carry__3_i_66/O
                         net (fo=1, routed)           0.000    21.286    imem/sum_o_carry__3_i_66_n_0
    SLICE_X5Y69          MUXF7 (Prop_muxf7_I1_O)      0.217    21.503 f  imem/sum_o_carry__3_i_27/O
                         net (fo=3, routed)           1.345    22.848    imem/sum_o_carry__3_i_27_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I3_O)        0.299    23.147 f  imem/sum_o_carry__3_i_11/O
                         net (fo=88, routed)          7.426    30.573    imem/data_out_s_reg[2]
    SLICE_X22Y69         LUT5 (Prop_lut5_I0_O)        0.124    30.697 f  imem/sum_o_carry_i_43/O
                         net (fo=108, routed)         2.619    33.316    cpu/regfile/rdata01_o1
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124    33.440 f  cpu/regfile/regfile_s[31][29]_i_11/O
                         net (fo=22, routed)          5.230    38.669    cpu/regfile/PC_o_reg[31][1]
    SLICE_X41Y94         LUT6 (Prop_lut6_I3_O)        0.124    38.793 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109/O
                         net (fo=4, routed)           1.429    40.223    cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.124    40.347 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_176/O
                         net (fo=2, routed)           0.421    40.767    imem/genblk1[1].ram_s_reg_0_255_0_0_i_71_0
    SLICE_X41Y90         LUT3 (Prop_lut3_I0_O)        0.124    40.891 f  imem/genblk1[1].ram_s_reg_0_255_0_0_i_139/O
                         net (fo=2, routed)           1.406    42.297    imem/genblk1[1].ram_s_reg_0_255_0_0_i_139_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    42.421 f  imem/regfile_s[31][6]_i_12/O
                         net (fo=1, routed)           0.821    43.242    imem/regfile_s[31][6]_i_12_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I5_O)        0.124    43.366 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    43.973    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.097 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    56.359    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    56.483 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    56.483    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.884 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    56.884    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.998 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    56.998    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.112 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.112    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.226 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.226    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.340 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    57.340    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.454 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    57.454    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.568 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.568    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.682 f  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    59.652    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    59.802 f  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.271    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    60.599 r  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.523    61.122    imem/csx_s[3]
    SLICE_X21Y88         LUT6 (Prop_lut6_I2_O)        0.124    61.246 r  imem/id_reg_s[63]_i_1__1/O
                         net (fo=64, routed)          2.808    64.054    cgu/sGpioBpi/E[0]
    SLICE_X8Y93          FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.494     4.885    cgu/sGpioBpi/CLK
    SLICE_X8Y93          FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[62]/C

Slack:                    inf
  Source:                 as_jtag/genblk1[0].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        58.526ns  (logic 5.793ns (9.898%)  route 52.733ns (90.102%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.754     5.350    as_jtag/genblk1[0].ircell/tck_i_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  as_jtag/genblk1[0].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     5.806 f  as_jtag/genblk1[0].ircell/data_out_s_reg/Q
                         net (fo=11, routed)          1.234     7.040    as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_10[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.152     7.192 r  as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_11/O
                         net (fo=294, routed)         6.774    13.966    imem_load/genblk1[37].ircell/im_mode_s
    SLICE_X11Y66         LUT5 (Prop_lut5_I2_O)        0.332    14.298 r  imem_load/genblk1[37].ircell/iram_s_reg_0_255_17_17_i_7/O
                         net (fo=128, routed)         3.808    18.105    imem/iram_s_reg_3840_4095_17_17/A2
    SLICE_X4Y83          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.799    18.904 f  imem/iram_s_reg_3840_4095_17_17/RAMS64E_A/O
                         net (fo=1, routed)           0.000    18.904    imem/iram_s_reg_3840_4095_17_17/OA
    SLICE_X4Y83          MUXF7 (Prop_muxf7_I1_O)      0.214    19.118 f  imem/iram_s_reg_3840_4095_17_17/F7.A/O
                         net (fo=1, routed)           0.000    19.118    imem/iram_s_reg_3840_4095_17_17/O1
    SLICE_X4Y83          MUXF8 (Prop_muxf8_I1_O)      0.088    19.206 f  imem/iram_s_reg_3840_4095_17_17/F8/O
                         net (fo=1, routed)           1.761    20.967    imem/iram_s_reg_3840_4095_17_17_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I0_O)        0.319    21.286 f  imem/sum_o_carry__3_i_66/O
                         net (fo=1, routed)           0.000    21.286    imem/sum_o_carry__3_i_66_n_0
    SLICE_X5Y69          MUXF7 (Prop_muxf7_I1_O)      0.217    21.503 f  imem/sum_o_carry__3_i_27/O
                         net (fo=3, routed)           1.345    22.848    imem/sum_o_carry__3_i_27_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I3_O)        0.299    23.147 f  imem/sum_o_carry__3_i_11/O
                         net (fo=88, routed)          7.426    30.573    imem/data_out_s_reg[2]
    SLICE_X22Y69         LUT5 (Prop_lut5_I0_O)        0.124    30.697 f  imem/sum_o_carry_i_43/O
                         net (fo=108, routed)         2.619    33.316    cpu/regfile/rdata01_o1
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124    33.440 f  cpu/regfile/regfile_s[31][29]_i_11/O
                         net (fo=22, routed)          5.230    38.669    cpu/regfile/PC_o_reg[31][1]
    SLICE_X41Y94         LUT6 (Prop_lut6_I3_O)        0.124    38.793 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109/O
                         net (fo=4, routed)           1.429    40.223    cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.124    40.347 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_176/O
                         net (fo=2, routed)           0.421    40.767    imem/genblk1[1].ram_s_reg_0_255_0_0_i_71_0
    SLICE_X41Y90         LUT3 (Prop_lut3_I0_O)        0.124    40.891 f  imem/genblk1[1].ram_s_reg_0_255_0_0_i_139/O
                         net (fo=2, routed)           1.406    42.297    imem/genblk1[1].ram_s_reg_0_255_0_0_i_139_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    42.421 f  imem/regfile_s[31][6]_i_12/O
                         net (fo=1, routed)           0.821    43.242    imem/regfile_s[31][6]_i_12_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I5_O)        0.124    43.366 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    43.973    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.097 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    56.359    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    56.483 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    56.483    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.884 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    56.884    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.998 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    56.998    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.112 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.112    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.226 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.226    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.340 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    57.340    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.454 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    57.454    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.568 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.568    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.682 f  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    59.652    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    59.802 f  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.271    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    60.599 r  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.523    61.122    imem/csx_s[3]
    SLICE_X21Y88         LUT6 (Prop_lut6_I2_O)        0.124    61.246 r  imem/id_reg_s[63]_i_1__1/O
                         net (fo=64, routed)          2.631    63.877    cgu/sGpioBpi/E[0]
    SLICE_X2Y81          FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.528     4.919    cgu/sGpioBpi/CLK
    SLICE_X2Y81          FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[24]/C

Slack:                    inf
  Source:                 as_jtag/genblk1[0].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        58.526ns  (logic 5.793ns (9.898%)  route 52.733ns (90.102%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.754     5.350    as_jtag/genblk1[0].ircell/tck_i_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  as_jtag/genblk1[0].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     5.806 f  as_jtag/genblk1[0].ircell/data_out_s_reg/Q
                         net (fo=11, routed)          1.234     7.040    as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_10[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.152     7.192 r  as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_11/O
                         net (fo=294, routed)         6.774    13.966    imem_load/genblk1[37].ircell/im_mode_s
    SLICE_X11Y66         LUT5 (Prop_lut5_I2_O)        0.332    14.298 r  imem_load/genblk1[37].ircell/iram_s_reg_0_255_17_17_i_7/O
                         net (fo=128, routed)         3.808    18.105    imem/iram_s_reg_3840_4095_17_17/A2
    SLICE_X4Y83          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.799    18.904 f  imem/iram_s_reg_3840_4095_17_17/RAMS64E_A/O
                         net (fo=1, routed)           0.000    18.904    imem/iram_s_reg_3840_4095_17_17/OA
    SLICE_X4Y83          MUXF7 (Prop_muxf7_I1_O)      0.214    19.118 f  imem/iram_s_reg_3840_4095_17_17/F7.A/O
                         net (fo=1, routed)           0.000    19.118    imem/iram_s_reg_3840_4095_17_17/O1
    SLICE_X4Y83          MUXF8 (Prop_muxf8_I1_O)      0.088    19.206 f  imem/iram_s_reg_3840_4095_17_17/F8/O
                         net (fo=1, routed)           1.761    20.967    imem/iram_s_reg_3840_4095_17_17_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I0_O)        0.319    21.286 f  imem/sum_o_carry__3_i_66/O
                         net (fo=1, routed)           0.000    21.286    imem/sum_o_carry__3_i_66_n_0
    SLICE_X5Y69          MUXF7 (Prop_muxf7_I1_O)      0.217    21.503 f  imem/sum_o_carry__3_i_27/O
                         net (fo=3, routed)           1.345    22.848    imem/sum_o_carry__3_i_27_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I3_O)        0.299    23.147 f  imem/sum_o_carry__3_i_11/O
                         net (fo=88, routed)          7.426    30.573    imem/data_out_s_reg[2]
    SLICE_X22Y69         LUT5 (Prop_lut5_I0_O)        0.124    30.697 f  imem/sum_o_carry_i_43/O
                         net (fo=108, routed)         2.619    33.316    cpu/regfile/rdata01_o1
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124    33.440 f  cpu/regfile/regfile_s[31][29]_i_11/O
                         net (fo=22, routed)          5.230    38.669    cpu/regfile/PC_o_reg[31][1]
    SLICE_X41Y94         LUT6 (Prop_lut6_I3_O)        0.124    38.793 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109/O
                         net (fo=4, routed)           1.429    40.223    cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.124    40.347 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_176/O
                         net (fo=2, routed)           0.421    40.767    imem/genblk1[1].ram_s_reg_0_255_0_0_i_71_0
    SLICE_X41Y90         LUT3 (Prop_lut3_I0_O)        0.124    40.891 f  imem/genblk1[1].ram_s_reg_0_255_0_0_i_139/O
                         net (fo=2, routed)           1.406    42.297    imem/genblk1[1].ram_s_reg_0_255_0_0_i_139_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    42.421 f  imem/regfile_s[31][6]_i_12/O
                         net (fo=1, routed)           0.821    43.242    imem/regfile_s[31][6]_i_12_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I5_O)        0.124    43.366 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    43.973    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.097 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    56.359    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    56.483 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    56.483    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.884 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    56.884    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.998 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    56.998    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.112 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.112    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.226 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.226    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.340 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    57.340    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.454 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    57.454    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.568 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.568    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.682 f  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    59.652    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    59.802 f  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.271    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    60.599 r  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.523    61.122    imem/csx_s[3]
    SLICE_X21Y88         LUT6 (Prop_lut6_I2_O)        0.124    61.246 r  imem/id_reg_s[63]_i_1__1/O
                         net (fo=64, routed)          2.631    63.877    cgu/sGpioBpi/E[0]
    SLICE_X2Y81          FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.528     4.919    cgu/sGpioBpi/CLK
    SLICE_X2Y81          FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[29]/C

Slack:                    inf
  Source:                 as_jtag/genblk1[0].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        58.094ns  (logic 5.793ns (9.972%)  route 52.300ns (90.028%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.754     5.350    as_jtag/genblk1[0].ircell/tck_i_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  as_jtag/genblk1[0].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     5.806 f  as_jtag/genblk1[0].ircell/data_out_s_reg/Q
                         net (fo=11, routed)          1.234     7.040    as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_10[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.152     7.192 r  as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_11/O
                         net (fo=294, routed)         6.774    13.966    imem_load/genblk1[37].ircell/im_mode_s
    SLICE_X11Y66         LUT5 (Prop_lut5_I2_O)        0.332    14.298 r  imem_load/genblk1[37].ircell/iram_s_reg_0_255_17_17_i_7/O
                         net (fo=128, routed)         3.808    18.105    imem/iram_s_reg_3840_4095_17_17/A2
    SLICE_X4Y83          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.799    18.904 f  imem/iram_s_reg_3840_4095_17_17/RAMS64E_A/O
                         net (fo=1, routed)           0.000    18.904    imem/iram_s_reg_3840_4095_17_17/OA
    SLICE_X4Y83          MUXF7 (Prop_muxf7_I1_O)      0.214    19.118 f  imem/iram_s_reg_3840_4095_17_17/F7.A/O
                         net (fo=1, routed)           0.000    19.118    imem/iram_s_reg_3840_4095_17_17/O1
    SLICE_X4Y83          MUXF8 (Prop_muxf8_I1_O)      0.088    19.206 f  imem/iram_s_reg_3840_4095_17_17/F8/O
                         net (fo=1, routed)           1.761    20.967    imem/iram_s_reg_3840_4095_17_17_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I0_O)        0.319    21.286 f  imem/sum_o_carry__3_i_66/O
                         net (fo=1, routed)           0.000    21.286    imem/sum_o_carry__3_i_66_n_0
    SLICE_X5Y69          MUXF7 (Prop_muxf7_I1_O)      0.217    21.503 f  imem/sum_o_carry__3_i_27/O
                         net (fo=3, routed)           1.345    22.848    imem/sum_o_carry__3_i_27_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I3_O)        0.299    23.147 f  imem/sum_o_carry__3_i_11/O
                         net (fo=88, routed)          7.426    30.573    imem/data_out_s_reg[2]
    SLICE_X22Y69         LUT5 (Prop_lut5_I0_O)        0.124    30.697 f  imem/sum_o_carry_i_43/O
                         net (fo=108, routed)         2.619    33.316    cpu/regfile/rdata01_o1
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124    33.440 f  cpu/regfile/regfile_s[31][29]_i_11/O
                         net (fo=22, routed)          5.230    38.669    cpu/regfile/PC_o_reg[31][1]
    SLICE_X41Y94         LUT6 (Prop_lut6_I3_O)        0.124    38.793 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109/O
                         net (fo=4, routed)           1.429    40.223    cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.124    40.347 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_176/O
                         net (fo=2, routed)           0.421    40.767    imem/genblk1[1].ram_s_reg_0_255_0_0_i_71_0
    SLICE_X41Y90         LUT3 (Prop_lut3_I0_O)        0.124    40.891 f  imem/genblk1[1].ram_s_reg_0_255_0_0_i_139/O
                         net (fo=2, routed)           1.406    42.297    imem/genblk1[1].ram_s_reg_0_255_0_0_i_139_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    42.421 f  imem/regfile_s[31][6]_i_12/O
                         net (fo=1, routed)           0.821    43.242    imem/regfile_s[31][6]_i_12_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I5_O)        0.124    43.366 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    43.973    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.097 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    56.359    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    56.483 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    56.483    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.884 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    56.884    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.998 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    56.998    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.112 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.112    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.226 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.226    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.340 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    57.340    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.454 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    57.454    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.568 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.568    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.682 f  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    59.652    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    59.802 f  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.271    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    60.599 r  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.523    61.122    imem/csx_s[3]
    SLICE_X21Y88         LUT6 (Prop_lut6_I2_O)        0.124    61.246 r  imem/id_reg_s[63]_i_1__1/O
                         net (fo=64, routed)          2.198    63.444    cgu/sGpioBpi/E[0]
    SLICE_X11Y76         FDPE                                         r  cgu/sGpioBpi/id_reg_s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.479     4.870    cgu/sGpioBpi/CLK
    SLICE_X11Y76         FDPE                                         r  cgu/sGpioBpi/id_reg_s_reg[0]/C

Slack:                    inf
  Source:                 as_jtag/genblk1[0].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        58.094ns  (logic 5.793ns (9.972%)  route 52.300ns (90.028%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.754     5.350    as_jtag/genblk1[0].ircell/tck_i_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  as_jtag/genblk1[0].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     5.806 f  as_jtag/genblk1[0].ircell/data_out_s_reg/Q
                         net (fo=11, routed)          1.234     7.040    as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_10[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.152     7.192 r  as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_11/O
                         net (fo=294, routed)         6.774    13.966    imem_load/genblk1[37].ircell/im_mode_s
    SLICE_X11Y66         LUT5 (Prop_lut5_I2_O)        0.332    14.298 r  imem_load/genblk1[37].ircell/iram_s_reg_0_255_17_17_i_7/O
                         net (fo=128, routed)         3.808    18.105    imem/iram_s_reg_3840_4095_17_17/A2
    SLICE_X4Y83          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.799    18.904 f  imem/iram_s_reg_3840_4095_17_17/RAMS64E_A/O
                         net (fo=1, routed)           0.000    18.904    imem/iram_s_reg_3840_4095_17_17/OA
    SLICE_X4Y83          MUXF7 (Prop_muxf7_I1_O)      0.214    19.118 f  imem/iram_s_reg_3840_4095_17_17/F7.A/O
                         net (fo=1, routed)           0.000    19.118    imem/iram_s_reg_3840_4095_17_17/O1
    SLICE_X4Y83          MUXF8 (Prop_muxf8_I1_O)      0.088    19.206 f  imem/iram_s_reg_3840_4095_17_17/F8/O
                         net (fo=1, routed)           1.761    20.967    imem/iram_s_reg_3840_4095_17_17_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I0_O)        0.319    21.286 f  imem/sum_o_carry__3_i_66/O
                         net (fo=1, routed)           0.000    21.286    imem/sum_o_carry__3_i_66_n_0
    SLICE_X5Y69          MUXF7 (Prop_muxf7_I1_O)      0.217    21.503 f  imem/sum_o_carry__3_i_27/O
                         net (fo=3, routed)           1.345    22.848    imem/sum_o_carry__3_i_27_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I3_O)        0.299    23.147 f  imem/sum_o_carry__3_i_11/O
                         net (fo=88, routed)          7.426    30.573    imem/data_out_s_reg[2]
    SLICE_X22Y69         LUT5 (Prop_lut5_I0_O)        0.124    30.697 f  imem/sum_o_carry_i_43/O
                         net (fo=108, routed)         2.619    33.316    cpu/regfile/rdata01_o1
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124    33.440 f  cpu/regfile/regfile_s[31][29]_i_11/O
                         net (fo=22, routed)          5.230    38.669    cpu/regfile/PC_o_reg[31][1]
    SLICE_X41Y94         LUT6 (Prop_lut6_I3_O)        0.124    38.793 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109/O
                         net (fo=4, routed)           1.429    40.223    cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.124    40.347 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_176/O
                         net (fo=2, routed)           0.421    40.767    imem/genblk1[1].ram_s_reg_0_255_0_0_i_71_0
    SLICE_X41Y90         LUT3 (Prop_lut3_I0_O)        0.124    40.891 f  imem/genblk1[1].ram_s_reg_0_255_0_0_i_139/O
                         net (fo=2, routed)           1.406    42.297    imem/genblk1[1].ram_s_reg_0_255_0_0_i_139_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    42.421 f  imem/regfile_s[31][6]_i_12/O
                         net (fo=1, routed)           0.821    43.242    imem/regfile_s[31][6]_i_12_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I5_O)        0.124    43.366 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    43.973    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.097 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    56.359    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    56.483 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    56.483    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.884 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    56.884    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.998 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    56.998    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.112 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.112    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.226 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.226    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.340 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    57.340    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.454 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    57.454    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.568 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.568    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.682 f  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    59.652    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    59.802 f  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.271    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    60.599 r  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.523    61.122    imem/csx_s[3]
    SLICE_X21Y88         LUT6 (Prop_lut6_I2_O)        0.124    61.246 r  imem/id_reg_s[63]_i_1__1/O
                         net (fo=64, routed)          2.198    63.444    cgu/sGpioBpi/E[0]
    SLICE_X11Y76         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.479     4.870    cgu/sGpioBpi/CLK
    SLICE_X11Y76         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[17]/C

Slack:                    inf
  Source:                 as_jtag/genblk1[0].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        58.094ns  (logic 5.793ns (9.972%)  route 52.300ns (90.028%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.754     5.350    as_jtag/genblk1[0].ircell/tck_i_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  as_jtag/genblk1[0].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     5.806 f  as_jtag/genblk1[0].ircell/data_out_s_reg/Q
                         net (fo=11, routed)          1.234     7.040    as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_10[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.152     7.192 r  as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_11/O
                         net (fo=294, routed)         6.774    13.966    imem_load/genblk1[37].ircell/im_mode_s
    SLICE_X11Y66         LUT5 (Prop_lut5_I2_O)        0.332    14.298 r  imem_load/genblk1[37].ircell/iram_s_reg_0_255_17_17_i_7/O
                         net (fo=128, routed)         3.808    18.105    imem/iram_s_reg_3840_4095_17_17/A2
    SLICE_X4Y83          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.799    18.904 f  imem/iram_s_reg_3840_4095_17_17/RAMS64E_A/O
                         net (fo=1, routed)           0.000    18.904    imem/iram_s_reg_3840_4095_17_17/OA
    SLICE_X4Y83          MUXF7 (Prop_muxf7_I1_O)      0.214    19.118 f  imem/iram_s_reg_3840_4095_17_17/F7.A/O
                         net (fo=1, routed)           0.000    19.118    imem/iram_s_reg_3840_4095_17_17/O1
    SLICE_X4Y83          MUXF8 (Prop_muxf8_I1_O)      0.088    19.206 f  imem/iram_s_reg_3840_4095_17_17/F8/O
                         net (fo=1, routed)           1.761    20.967    imem/iram_s_reg_3840_4095_17_17_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I0_O)        0.319    21.286 f  imem/sum_o_carry__3_i_66/O
                         net (fo=1, routed)           0.000    21.286    imem/sum_o_carry__3_i_66_n_0
    SLICE_X5Y69          MUXF7 (Prop_muxf7_I1_O)      0.217    21.503 f  imem/sum_o_carry__3_i_27/O
                         net (fo=3, routed)           1.345    22.848    imem/sum_o_carry__3_i_27_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I3_O)        0.299    23.147 f  imem/sum_o_carry__3_i_11/O
                         net (fo=88, routed)          7.426    30.573    imem/data_out_s_reg[2]
    SLICE_X22Y69         LUT5 (Prop_lut5_I0_O)        0.124    30.697 f  imem/sum_o_carry_i_43/O
                         net (fo=108, routed)         2.619    33.316    cpu/regfile/rdata01_o1
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124    33.440 f  cpu/regfile/regfile_s[31][29]_i_11/O
                         net (fo=22, routed)          5.230    38.669    cpu/regfile/PC_o_reg[31][1]
    SLICE_X41Y94         LUT6 (Prop_lut6_I3_O)        0.124    38.793 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109/O
                         net (fo=4, routed)           1.429    40.223    cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.124    40.347 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_176/O
                         net (fo=2, routed)           0.421    40.767    imem/genblk1[1].ram_s_reg_0_255_0_0_i_71_0
    SLICE_X41Y90         LUT3 (Prop_lut3_I0_O)        0.124    40.891 f  imem/genblk1[1].ram_s_reg_0_255_0_0_i_139/O
                         net (fo=2, routed)           1.406    42.297    imem/genblk1[1].ram_s_reg_0_255_0_0_i_139_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    42.421 f  imem/regfile_s[31][6]_i_12/O
                         net (fo=1, routed)           0.821    43.242    imem/regfile_s[31][6]_i_12_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I5_O)        0.124    43.366 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    43.973    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.097 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    56.359    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    56.483 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    56.483    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.884 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    56.884    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.998 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    56.998    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.112 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.112    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.226 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.226    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.340 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    57.340    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.454 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    57.454    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.568 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.568    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.682 f  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    59.652    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    59.802 f  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.271    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    60.599 r  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.523    61.122    imem/csx_s[3]
    SLICE_X21Y88         LUT6 (Prop_lut6_I2_O)        0.124    61.246 r  imem/id_reg_s[63]_i_1__1/O
                         net (fo=64, routed)          2.198    63.444    cgu/sGpioBpi/E[0]
    SLICE_X11Y76         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.479     4.870    cgu/sGpioBpi/CLK
    SLICE_X11Y76         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[18]/C

Slack:                    inf
  Source:                 as_jtag/genblk1[0].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        58.094ns  (logic 5.793ns (9.972%)  route 52.300ns (90.028%))
  Logic Levels:           28  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963     3.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.596 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.754     5.350    as_jtag/genblk1[0].ircell/tck_i_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  as_jtag/genblk1[0].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     5.806 f  as_jtag/genblk1[0].ircell/data_out_s_reg/Q
                         net (fo=11, routed)          1.234     7.040    as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_10[0]
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.152     7.192 r  as_jtag/genblk1[7].ircell/iram_s_reg_0_255_0_0_i_11/O
                         net (fo=294, routed)         6.774    13.966    imem_load/genblk1[37].ircell/im_mode_s
    SLICE_X11Y66         LUT5 (Prop_lut5_I2_O)        0.332    14.298 r  imem_load/genblk1[37].ircell/iram_s_reg_0_255_17_17_i_7/O
                         net (fo=128, routed)         3.808    18.105    imem/iram_s_reg_3840_4095_17_17/A2
    SLICE_X4Y83          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.799    18.904 f  imem/iram_s_reg_3840_4095_17_17/RAMS64E_A/O
                         net (fo=1, routed)           0.000    18.904    imem/iram_s_reg_3840_4095_17_17/OA
    SLICE_X4Y83          MUXF7 (Prop_muxf7_I1_O)      0.214    19.118 f  imem/iram_s_reg_3840_4095_17_17/F7.A/O
                         net (fo=1, routed)           0.000    19.118    imem/iram_s_reg_3840_4095_17_17/O1
    SLICE_X4Y83          MUXF8 (Prop_muxf8_I1_O)      0.088    19.206 f  imem/iram_s_reg_3840_4095_17_17/F8/O
                         net (fo=1, routed)           1.761    20.967    imem/iram_s_reg_3840_4095_17_17_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I0_O)        0.319    21.286 f  imem/sum_o_carry__3_i_66/O
                         net (fo=1, routed)           0.000    21.286    imem/sum_o_carry__3_i_66_n_0
    SLICE_X5Y69          MUXF7 (Prop_muxf7_I1_O)      0.217    21.503 f  imem/sum_o_carry__3_i_27/O
                         net (fo=3, routed)           1.345    22.848    imem/sum_o_carry__3_i_27_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I3_O)        0.299    23.147 f  imem/sum_o_carry__3_i_11/O
                         net (fo=88, routed)          7.426    30.573    imem/data_out_s_reg[2]
    SLICE_X22Y69         LUT5 (Prop_lut5_I0_O)        0.124    30.697 f  imem/sum_o_carry_i_43/O
                         net (fo=108, routed)         2.619    33.316    cpu/regfile/rdata01_o1
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124    33.440 f  cpu/regfile/regfile_s[31][29]_i_11/O
                         net (fo=22, routed)          5.230    38.669    cpu/regfile/PC_o_reg[31][1]
    SLICE_X41Y94         LUT6 (Prop_lut6_I3_O)        0.124    38.793 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109/O
                         net (fo=4, routed)           1.429    40.223    cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_109_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.124    40.347 f  cpu/regfile/genblk1[1].ram_s_reg_0_255_0_0_i_176/O
                         net (fo=2, routed)           0.421    40.767    imem/genblk1[1].ram_s_reg_0_255_0_0_i_71_0
    SLICE_X41Y90         LUT3 (Prop_lut3_I0_O)        0.124    40.891 f  imem/genblk1[1].ram_s_reg_0_255_0_0_i_139/O
                         net (fo=2, routed)           1.406    42.297    imem/genblk1[1].ram_s_reg_0_255_0_0_i_139_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    42.421 f  imem/regfile_s[31][6]_i_12/O
                         net (fo=1, routed)           0.821    43.242    imem/regfile_s[31][6]_i_12_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I5_O)        0.124    43.366 f  imem/regfile_s[31][6]_i_5/O
                         net (fo=1, routed)           0.608    43.973    imem/regfile_s[31][6]_i_5_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I0_O)        0.124    44.097 f  imem/regfile_s[31][6]_i_2/O
                         net (fo=1041, routed)       12.262    56.359    imem/gpioAdr_o[3]_i_3_0[4]
    SLICE_X17Y85         LUT2 (Prop_lut2_I0_O)        0.124    56.483 r  imem/gpio_o[7]_i_229/O
                         net (fo=1, routed)           0.000    56.483    imem/gpio_o[7]_i_229_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.884 r  imem/gpio_o_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    56.884    imem/gpio_o_reg[7]_i_193_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.998 r  imem/gpio_o_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    56.998    imem/gpio_o_reg[7]_i_161_n_0
    SLICE_X17Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.112 r  imem/gpio_o_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    57.112    imem/gpio_o_reg[7]_i_133_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.226 r  imem/gpio_o_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    57.226    imem/gpio_o_reg[7]_i_105_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.340 r  imem/gpio_o_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    57.340    imem/gpio_o_reg[7]_i_77_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.454 r  imem/gpio_o_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    57.454    imem/gpio_o_reg[7]_i_49_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.568 r  imem/gpio_o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.568    imem/gpio_o_reg[7]_i_21_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.682 f  imem/gpio_o_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.970    59.652    imem/addressDecode/cs_o25_in
    SLICE_X20Y88         LUT4 (Prop_lut4_I1_O)        0.150    59.802 f  imem/id_reg_s[63]_i_3/O
                         net (fo=1, routed)           0.469    60.271    imem/id_reg_s[63]_i_3_n_0
    SLICE_X20Y88         LUT5 (Prop_lut5_I0_O)        0.328    60.599 r  imem/id_reg_s[63]_i_2/O
                         net (fo=4, routed)           0.523    61.122    imem/csx_s[3]
    SLICE_X21Y88         LUT6 (Prop_lut6_I2_O)        0.124    61.246 r  imem/id_reg_s[63]_i_1__1/O
                         net (fo=64, routed)          2.198    63.444    cgu/sGpioBpi/E[0]
    SLICE_X11Y76         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.479     4.870    cgu/sGpioBpi/CLK
    SLICE_X11Y76         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 imem_load/genblk1[47].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.435ns  (logic 0.424ns (29.543%)  route 1.011ns (70.457%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.556     1.745    imem_load/genblk1[47].ircell/tck_i_IBUF_BUFG
    SLICE_X21Y60         FDCE                                         r  imem_load/genblk1[47].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y60         FDCE (Prop_fdce_C_Q)         0.141     1.886 r  imem_load/genblk1[47].ircell/data_out_s_reg/Q
                         net (fo=1, routed)           0.219     2.105    imem_load/genblk1[47].ircell/data_out_s
    SLICE_X21Y66         LUT5 (Prop_lut5_I0_O)        0.045     2.150 r  imem_load/genblk1[47].ircell/iram_s_reg_0_255_0_0_i_13/O
                         net (fo=90, routed)          0.236     2.387    imem/p_0_in[12]
    SLICE_X19Y66         LUT6 (Prop_lut6_I2_O)        0.045     2.432 r  imem/sum_o_carry_i_11/O
                         net (fo=96, routed)          0.197     2.628    cpu/regfile/id_reg_s_reg[44]
    SLICE_X15Y68         MUXF7 (Prop_muxf7_S_O)       0.085     2.713 r  cpu/regfile/id_reg_s_reg[12]_i_4/O
                         net (fo=1, routed)           0.140     2.853    imem/id_reg_s_reg[12]_1
    SLICE_X15Y69         LUT6 (Prop_lut6_I5_O)        0.108     2.961 r  imem/id_reg_s[12]_i_1/O
                         net (fo=8, routed)           0.220     3.181    cgu/sGpioBpi/wbdDat_i[12]
    SLICE_X21Y74         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.811     1.970    cgu/sGpioBpi/CLK
    SLICE_X21Y74         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[12]/C

Slack:                    inf
  Source:                 imem_load/genblk1[47].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.476ns  (logic 0.424ns (28.718%)  route 1.052ns (71.282%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.556     1.745    imem_load/genblk1[47].ircell/tck_i_IBUF_BUFG
    SLICE_X21Y60         FDCE                                         r  imem_load/genblk1[47].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y60         FDCE (Prop_fdce_C_Q)         0.141     1.886 r  imem_load/genblk1[47].ircell/data_out_s_reg/Q
                         net (fo=1, routed)           0.219     2.105    imem_load/genblk1[47].ircell/data_out_s
    SLICE_X21Y66         LUT5 (Prop_lut5_I0_O)        0.045     2.150 r  imem_load/genblk1[47].ircell/iram_s_reg_0_255_0_0_i_13/O
                         net (fo=90, routed)          0.187     2.337    imem/p_0_in[12]
    SLICE_X22Y66         LUT6 (Prop_lut6_I2_O)        0.045     2.382 r  imem/id_reg_s[59]_i_7/O
                         net (fo=96, routed)          0.196     2.578    cpu/regfile/id_reg_s_reg[33]
    SLICE_X21Y68         MUXF7 (Prop_muxf7_S_O)       0.085     2.663 r  cpu/regfile/id_reg_s_reg[11]_i_4/O
                         net (fo=1, routed)           0.139     2.802    imem/id_reg_s_reg[11]_1
    SLICE_X21Y68         LUT6 (Prop_lut6_I5_O)        0.108     2.910 r  imem/id_reg_s[11]_i_1/O
                         net (fo=8, routed)           0.311     3.222    cgu/sGpioBpi/wbdDat_i[11]
    SLICE_X22Y75         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.809     1.968    cgu/sGpioBpi/CLK
    SLICE_X22Y75         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[11]/C

Slack:                    inf
  Source:                 imem_load/genblk1[47].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.494ns  (logic 0.459ns (30.724%)  route 1.035ns (69.276%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.556     1.745    imem_load/genblk1[47].ircell/tck_i_IBUF_BUFG
    SLICE_X21Y60         FDCE                                         r  imem_load/genblk1[47].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y60         FDCE (Prop_fdce_C_Q)         0.141     1.886 r  imem_load/genblk1[47].ircell/data_out_s_reg/Q
                         net (fo=1, routed)           0.219     2.105    imem_load/genblk1[47].ircell/data_out_s
    SLICE_X21Y66         LUT5 (Prop_lut5_I0_O)        0.045     2.150 r  imem_load/genblk1[47].ircell/iram_s_reg_0_255_0_0_i_13/O
                         net (fo=90, routed)          0.186     2.336    imem/p_0_in[12]
    SLICE_X22Y66         LUT6 (Prop_lut6_I2_O)        0.045     2.381 r  imem/id_reg_s[63]_i_18/O
                         net (fo=65, routed)          0.206     2.587    cpu/regfile/id_reg_s_reg[38]
    SLICE_X19Y65         MUXF7 (Prop_muxf7_S_O)       0.093     2.680 r  cpu/regfile/id_reg_s_reg[14]_i_5/O
                         net (fo=1, routed)           0.000     2.680    cpu/regfile/id_reg_s_reg[14]_i_5_n_0
    SLICE_X19Y65         MUXF8 (Prop_muxf8_I0_O)      0.023     2.703 r  cpu/regfile/id_reg_s_reg[14]_i_2/O
                         net (fo=1, routed)           0.146     2.849    imem/id_reg_s_reg[14]
    SLICE_X19Y67         LUT6 (Prop_lut6_I1_O)        0.112     2.961 r  imem/id_reg_s[14]_i_1/O
                         net (fo=8, routed)           0.278     3.239    cgu/sGpioBpi/wbdDat_i[14]
    SLICE_X17Y71         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.816     1.975    cgu/sGpioBpi/CLK
    SLICE_X17Y71         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[14]/C

Slack:                    inf
  Source:                 imem_load/genblk1[47].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.538ns  (logic 0.424ns (27.561%)  route 1.114ns (72.439%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.556     1.745    imem_load/genblk1[47].ircell/tck_i_IBUF_BUFG
    SLICE_X21Y60         FDCE                                         r  imem_load/genblk1[47].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y60         FDCE (Prop_fdce_C_Q)         0.141     1.886 r  imem_load/genblk1[47].ircell/data_out_s_reg/Q
                         net (fo=1, routed)           0.219     2.105    imem_load/genblk1[47].ircell/data_out_s
    SLICE_X21Y66         LUT5 (Prop_lut5_I0_O)        0.045     2.150 r  imem_load/genblk1[47].ircell/iram_s_reg_0_255_0_0_i_13/O
                         net (fo=90, routed)          0.236     2.387    imem/p_0_in[12]
    SLICE_X19Y66         LUT6 (Prop_lut6_I2_O)        0.045     2.432 r  imem/sum_o_carry_i_11/O
                         net (fo=96, routed)          0.349     2.780    cpu/regfile/id_reg_s_reg[44]
    SLICE_X13Y74         MUXF7 (Prop_muxf7_S_O)       0.085     2.865 r  cpu/regfile/id_reg_s_reg[0]_i_3/O
                         net (fo=1, routed)           0.131     2.996    imem/id_reg_s_reg[0]_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I3_O)        0.108     3.104 r  imem/id_reg_s[0]_i_1/O
                         net (fo=13, routed)          0.180     3.284    cgu/sGpioBpi/wbdDat_i[0]
    SLICE_X11Y76         FDPE                                         r  cgu/sGpioBpi/id_reg_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.816     1.975    cgu/sGpioBpi/CLK
    SLICE_X11Y76         FDPE                                         r  cgu/sGpioBpi/id_reg_s_reg[0]/C

Slack:                    inf
  Source:                 imem_load/genblk1[47].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.575ns  (logic 0.447ns (28.373%)  route 1.128ns (71.627%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.556     1.745    imem_load/genblk1[47].ircell/tck_i_IBUF_BUFG
    SLICE_X21Y60         FDCE                                         r  imem_load/genblk1[47].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y60         FDCE (Prop_fdce_C_Q)         0.141     1.886 r  imem_load/genblk1[47].ircell/data_out_s_reg/Q
                         net (fo=1, routed)           0.219     2.105    imem_load/genblk1[47].ircell/data_out_s
    SLICE_X21Y66         LUT5 (Prop_lut5_I0_O)        0.045     2.150 r  imem_load/genblk1[47].ircell/iram_s_reg_0_255_0_0_i_13/O
                         net (fo=90, routed)          0.187     2.337    imem/p_0_in[12]
    SLICE_X22Y66         LUT6 (Prop_lut6_I2_O)        0.045     2.382 r  imem/id_reg_s[59]_i_7/O
                         net (fo=96, routed)          0.185     2.567    cpu/regfile/id_reg_s_reg[33]
    SLICE_X21Y64         MUXF7 (Prop_muxf7_S_O)       0.085     2.652 r  cpu/regfile/id_reg_s_reg[9]_i_6/O
                         net (fo=1, routed)           0.000     2.652    cpu/regfile/id_reg_s_reg[9]_i_6_n_0
    SLICE_X21Y64         MUXF8 (Prop_muxf8_I1_O)      0.019     2.671 r  cpu/regfile/id_reg_s_reg[9]_i_2/O
                         net (fo=1, routed)           0.281     2.953    imem/id_reg_s_reg[9]
    SLICE_X19Y70         LUT6 (Prop_lut6_I1_O)        0.112     3.065 r  imem/id_reg_s[9]_i_1/O
                         net (fo=8, routed)           0.256     3.321    cgu/sGpioBpi/wbdDat_i[9]
    SLICE_X17Y71         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.816     1.975    cgu/sGpioBpi/CLK
    SLICE_X17Y71         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[9]/C

Slack:                    inf
  Source:                 imem_load/genblk1[47].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.593ns  (logic 0.321ns (20.152%)  route 1.272ns (79.848%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.556     1.745    imem_load/genblk1[47].ircell/tck_i_IBUF_BUFG
    SLICE_X21Y60         FDCE                                         r  imem_load/genblk1[47].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y60         FDCE (Prop_fdce_C_Q)         0.141     1.886 r  imem_load/genblk1[47].ircell/data_out_s_reg/Q
                         net (fo=1, routed)           0.219     2.105    imem_load/genblk1[47].ircell/data_out_s
    SLICE_X21Y66         LUT5 (Prop_lut5_I0_O)        0.045     2.150 r  imem_load/genblk1[47].ircell/iram_s_reg_0_255_0_0_i_13/O
                         net (fo=90, routed)          0.258     2.409    imem/p_0_in[12]
    SLICE_X19Y66         LUT6 (Prop_lut6_I2_O)        0.045     2.454 r  imem/sum_o_carry__4_i_9/O
                         net (fo=4, routed)           0.286     2.740    imem/data_out_s_reg[7]
    SLICE_X21Y72         LUT5 (Prop_lut5_I0_O)        0.045     2.785 r  imem/id_reg_s[63]_i_4/O
                         net (fo=75, routed)          0.210     2.995    imem/cpu/regfile/rdata02_o1
    SLICE_X24Y72         LUT6 (Prop_lut6_I0_O)        0.045     3.040 r  imem/id_reg_s[8]_i_1/O
                         net (fo=13, routed)          0.299     3.338    cgu/sGpioBpi/wbdDat_i[8]
    SLICE_X21Y74         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.811     1.970    cgu/sGpioBpi/CLK
    SLICE_X21Y74         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[8]/C

Slack:                    inf
  Source:                 imem_load/genblk1[47].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.595ns  (logic 0.424ns (26.586%)  route 1.171ns (73.414%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.556     1.745    imem_load/genblk1[47].ircell/tck_i_IBUF_BUFG
    SLICE_X21Y60         FDCE                                         r  imem_load/genblk1[47].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y60         FDCE (Prop_fdce_C_Q)         0.141     1.886 r  imem_load/genblk1[47].ircell/data_out_s_reg/Q
                         net (fo=1, routed)           0.219     2.105    imem_load/genblk1[47].ircell/data_out_s
    SLICE_X21Y66         LUT5 (Prop_lut5_I0_O)        0.045     2.150 r  imem_load/genblk1[47].ircell/iram_s_reg_0_255_0_0_i_13/O
                         net (fo=90, routed)          0.186     2.336    imem/p_0_in[12]
    SLICE_X22Y66         LUT6 (Prop_lut6_I2_O)        0.045     2.381 r  imem/id_reg_s[63]_i_18/O
                         net (fo=65, routed)          0.177     2.558    cpu/regfile/id_reg_s_reg[38]
    SLICE_X25Y68         MUXF7 (Prop_muxf7_S_O)       0.085     2.643 r  cpu/regfile/id_reg_s_reg[6]_i_4/O
                         net (fo=1, routed)           0.105     2.748    imem/id_reg_s_reg[6]_1
    SLICE_X22Y68         LUT6 (Prop_lut6_I5_O)        0.108     2.856 r  imem/id_reg_s[6]_i_1/O
                         net (fo=13, routed)          0.484     3.340    cgu/sGpioBpi/wbdDat_i[6]
    SLICE_X17Y71         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.816     1.975    cgu/sGpioBpi/CLK
    SLICE_X17Y71         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[6]/C

Slack:                    inf
  Source:                 imem_load/genblk1[47].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.777ns  (logic 0.432ns (24.314%)  route 1.345ns (75.686%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.556     1.745    imem_load/genblk1[47].ircell/tck_i_IBUF_BUFG
    SLICE_X21Y60         FDCE                                         r  imem_load/genblk1[47].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y60         FDCE (Prop_fdce_C_Q)         0.141     1.886 r  imem_load/genblk1[47].ircell/data_out_s_reg/Q
                         net (fo=1, routed)           0.219     2.105    imem_load/genblk1[47].ircell/data_out_s
    SLICE_X21Y66         LUT5 (Prop_lut5_I0_O)        0.045     2.150 r  imem_load/genblk1[47].ircell/iram_s_reg_0_255_0_0_i_13/O
                         net (fo=90, routed)          0.186     2.336    imem/p_0_in[12]
    SLICE_X22Y66         LUT6 (Prop_lut6_I2_O)        0.045     2.381 r  imem/id_reg_s[63]_i_18/O
                         net (fo=65, routed)          0.474     2.855    cpu/regfile/id_reg_s_reg[38]
    SLICE_X14Y72         MUXF7 (Prop_muxf7_S_O)       0.093     2.948 r  cpu/regfile/id_reg_s_reg[7]_i_3/O
                         net (fo=1, routed)           0.210     3.158    imem/id_reg_s_reg[7]_0
    SLICE_X13Y72         LUT6 (Prop_lut6_I3_O)        0.108     3.266 r  imem/id_reg_s[7]_i_1/O
                         net (fo=18, routed)          0.256     3.522    cgu/sGpioBpi/wbdDat_i[7]
    SLICE_X17Y71         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.816     1.975    cgu/sGpioBpi/CLK
    SLICE_X17Y71         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[7]/C

Slack:                    inf
  Source:                 imem_load/genblk1[47].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.972ns  (logic 0.424ns (21.503%)  route 1.548ns (78.497%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.556     1.745    imem_load/genblk1[47].ircell/tck_i_IBUF_BUFG
    SLICE_X21Y60         FDCE                                         r  imem_load/genblk1[47].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y60         FDCE (Prop_fdce_C_Q)         0.141     1.886 r  imem_load/genblk1[47].ircell/data_out_s_reg/Q
                         net (fo=1, routed)           0.219     2.105    imem_load/genblk1[47].ircell/data_out_s
    SLICE_X21Y66         LUT5 (Prop_lut5_I0_O)        0.045     2.150 r  imem_load/genblk1[47].ircell/iram_s_reg_0_255_0_0_i_13/O
                         net (fo=90, routed)          0.187     2.337    imem/p_0_in[12]
    SLICE_X22Y66         LUT6 (Prop_lut6_I2_O)        0.045     2.382 r  imem/id_reg_s[59]_i_7/O
                         net (fo=96, routed)          0.722     3.104    cpu/regfile/id_reg_s_reg[33]
    SLICE_X21Y83         MUXF7 (Prop_muxf7_S_O)       0.085     3.189 r  cpu/regfile/id_reg_s_reg[36]_i_4/O
                         net (fo=1, routed)           0.159     3.349    imem/id_reg_s_reg[36]_1
    SLICE_X22Y83         LUT6 (Prop_lut6_I5_O)        0.108     3.457 r  imem/id_reg_s[36]_i_1/O
                         net (fo=5, routed)           0.261     3.717    cgu/sGpioBpi/wbdDat_i[36]
    SLICE_X17Y82         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.820     1.979    cgu/sGpioBpi/CLK
    SLICE_X17Y82         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[36]/C

Slack:                    inf
  Source:                 imem_load/genblk1[47].ircell/data_out_s_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            cgu/sGpioBpi/id_reg_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.122ns  (logic 0.458ns (21.583%)  route 1.664ns (78.417%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864     1.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.190 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.556     1.745    imem_load/genblk1[47].ircell/tck_i_IBUF_BUFG
    SLICE_X21Y60         FDCE                                         r  imem_load/genblk1[47].ircell/data_out_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y60         FDCE (Prop_fdce_C_Q)         0.141     1.886 r  imem_load/genblk1[47].ircell/data_out_s_reg/Q
                         net (fo=1, routed)           0.219     2.105    imem_load/genblk1[47].ircell/data_out_s
    SLICE_X21Y66         LUT5 (Prop_lut5_I0_O)        0.045     2.150 r  imem_load/genblk1[47].ircell/iram_s_reg_0_255_0_0_i_13/O
                         net (fo=90, routed)          0.583     2.733    imem/p_0_in[12]
    SLICE_X26Y72         LUT6 (Prop_lut6_I2_O)        0.045     2.778 r  imem/id_reg_s[12]_i_16/O
                         net (fo=102, routed)         0.341     3.118    cpu/regfile/id_reg_s_reg[0]_i_5_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I4_O)        0.045     3.163 r  cpu/regfile/id_reg_s[3]_i_8/O
                         net (fo=1, routed)           0.000     3.163    cpu/regfile/id_reg_s[3]_i_8_n_0
    SLICE_X35Y72         MUXF7 (Prop_muxf7_I1_O)      0.074     3.237 r  cpu/regfile/id_reg_s_reg[3]_i_3/O
                         net (fo=2, routed)           0.227     3.464    imem/id_reg_s_reg[3]_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I3_O)        0.108     3.572 r  imem/id_reg_s[3]_i_1/O
                         net (fo=12, routed)          0.295     3.867    cgu/sGpioBpi/wbdDat_i[3]
    SLICE_X35Y77         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.816     1.975    cgu/sGpioBpi/CLK
    SLICE_X35Y77         FDCE                                         r  cgu/sGpioBpi/id_reg_s_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_core
  To Clock:  sys_tck_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/sc04/inter_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            as_jtag/tdo_3rd_s_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.805ns  (logic 0.842ns (46.647%)  route 0.963ns (53.353%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -6.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 404.845 - 400.000 ) 
    Source Clock Delay      (SCD):    11.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.880     6.661    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     6.785    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     7.335    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.449    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.563    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.791 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.169     8.960    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.290     9.250 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.755    11.005    cpu/sc04/clk_core_s_BUFG
    SLICE_X40Y47         FDCE                                         r  cpu/sc04/inter_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDCE (Prop_fdce_C_Q)         0.419    11.424 r  cpu/sc04/inter_s_reg/Q
                         net (fo=1, routed)           0.659    12.083    as_jtag/tapc/sc01_tdo_s
    SLICE_X41Y47         LUT6 (Prop_lut6_I1_O)        0.299    12.382 r  as_jtag/tapc/tdo_3rd_s_i_3/O
                         net (fo=1, routed)           0.304    12.686    as_jtag/genblk1[0].ircell/tdo_3rd_s_reg
    SLICE_X43Y48         LUT2 (Prop_lut2_I1_O)        0.124    12.810 r  as_jtag/genblk1[0].ircell/tdo_3rd_s_i_1/O
                         net (fo=1, routed)           0.000    12.810    as_jtag/tdo_2nd_s
    SLICE_X43Y48         FDCE                                         r  as_jtag/tdo_3rd_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin fall edge)
                                                    400.000   400.000 f  
    V12                                               0.000   400.000 f  tck_i (IN)
                         net (fo=0)                   0.000   400.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.462   401.462 f  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.715   403.176    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   403.267 f  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.577   404.845    as_jtag/tck_i_IBUF_BUFG
    SLICE_X43Y48         FDCE                                         r  as_jtag/tdo_3rd_s_reg/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/sc04/inter_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            as_jtag/tdo_3rd_s_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.272ns (46.021%)  route 0.319ns (53.979%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 402.352 - 400.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.470    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.175     1.786    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.831    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.912 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.454     2.366    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.457 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.593     3.049    cpu/sc04/clk_core_s_BUFG
    SLICE_X40Y47         FDCE                                         r  cpu/sc04/inter_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDCE (Prop_fdce_C_Q)         0.128     3.177 r  cpu/sc04/inter_s_reg/Q
                         net (fo=1, routed)           0.223     3.401    as_jtag/tapc/sc01_tdo_s
    SLICE_X41Y47         LUT6 (Prop_lut6_I1_O)        0.099     3.500 r  as_jtag/tapc/tdo_3rd_s_i_3/O
                         net (fo=1, routed)           0.096     3.595    as_jtag/genblk1[0].ircell/tdo_3rd_s_reg
    SLICE_X43Y48         LUT2 (Prop_lut2_I1_O)        0.045     3.640 r  as_jtag/genblk1[0].ircell/tdo_3rd_s_i_1/O
                         net (fo=1, routed)           0.000     3.640    as_jtag/tdo_2nd_s
    SLICE_X43Y48         FDCE                                         r  as_jtag/tdo_3rd_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin fall edge)
                                                    400.000   400.000 f  
    V12                                               0.000   400.000 f  tck_i (IN)
                         net (fo=0)                   0.000   400.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.488   400.488 f  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.973   401.461    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   401.490 f  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.862   402.352    as_jtag/tck_i_IBUF_BUFG
    SLICE_X43Y48         FDCE                                         r  as_jtag/tdo_3rd_s_reg/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_core
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 asGpio/mygpio/gpio_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            gpio_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.251ns  (logic 3.983ns (48.272%)  route 4.268ns (51.728%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.880     6.661    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     6.785    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     7.335    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.449    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.563    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.791 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.169     8.960    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.290     9.250 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.645    10.895    asGpio/mygpio/clk_core_s_BUFG
    SLICE_X35Y73         FDCE                                         r  asGpio/mygpio/gpio_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDCE (Prop_fdce_C_Q)         0.456    11.351 r  asGpio/mygpio/gpio_o_reg[7]/Q
                         net (fo=1, routed)           4.268    15.619    gpio_o_OBUF[7]
    V18                  OBUF (Prop_obuf_I_O)         3.527    19.146 r  gpio_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000    19.146    gpio_o[7]
    V18                                                               r  gpio_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 asGpio/mygpio/gpioAdr_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            gpioAddr_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.039ns  (logic 4.073ns (50.669%)  route 3.966ns (49.331%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.880     6.661    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     6.785    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     7.335    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.449    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.563    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.791 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.169     8.960    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.290     9.250 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.660    10.910    asGpio/mygpio/clk_core_s_BUFG
    SLICE_X29Y88         FDCE                                         r  asGpio/mygpio/gpioAdr_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDCE (Prop_fdce_C_Q)         0.456    11.366 r  asGpio/mygpio/gpioAdr_o_reg[1]/Q
                         net (fo=1, routed)           3.966    15.332    gpioAddr_o_OBUF[1]
    W15                  OBUF (Prop_obuf_I_O)         3.617    18.949 r  gpioAddr_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.949    gpioAddr_o[1]
    W15                                                               r  gpioAddr_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 asGpio/mygpio/gpio_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            gpio_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.718ns  (logic 3.987ns (51.651%)  route 3.732ns (48.349%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.880     6.661    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     6.785    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     7.335    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.449    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.563    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.791 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.169     8.960    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.290     9.250 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.659    10.909    asGpio/mygpio/clk_core_s_BUFG
    SLICE_X29Y62         FDCE                                         r  asGpio/mygpio/gpio_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDCE (Prop_fdce_C_Q)         0.456    11.365 r  asGpio/mygpio/gpio_o_reg[6]/Q
                         net (fo=1, routed)           3.732    15.096    gpio_o_OBUF[6]
    V17                  OBUF (Prop_obuf_I_O)         3.531    18.627 r  gpio_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.627    gpio_o[6]
    V17                                                               r  gpio_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 asGpio/mygpio/gpio_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            gpio_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.449ns  (logic 4.072ns (54.665%)  route 3.377ns (45.335%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.880     6.661    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     6.785    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     7.335    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.449    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.563    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.791 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.169     8.960    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.290     9.250 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.645    10.895    asGpio/mygpio/clk_core_s_BUFG
    SLICE_X35Y73         FDCE                                         r  asGpio/mygpio/gpio_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDCE (Prop_fdce_C_Q)         0.456    11.351 r  asGpio/mygpio/gpio_o_reg[4]/Q
                         net (fo=1, routed)           3.377    14.727    gpio_o_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         3.616    18.343 r  gpio_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.343    gpio_o[4]
    U14                                                               r  gpio_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 asGpio/mygpio/gpio_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            gpio_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.100ns  (logic 4.068ns (57.292%)  route 3.032ns (42.708%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.880     6.661    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     6.785    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     7.335    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.449    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.563    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.791 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.169     8.960    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.290     9.250 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.737    10.987    asGpio/mygpio/clk_core_s_BUFG
    SLICE_X36Y62         FDCE                                         r  asGpio/mygpio/gpio_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDCE (Prop_fdce_C_Q)         0.456    11.443 r  asGpio/mygpio/gpio_o_reg[5]/Q
                         net (fo=1, routed)           3.032    14.475    gpio_o_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.612    18.087 r  gpio_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.087    gpio_o[5]
    U15                                                               r  gpio_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 asGpio/mygpio/gpioAdr_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            gpioAddr_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.805ns  (logic 4.080ns (59.951%)  route 2.725ns (40.049%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.880     6.661    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     6.785    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     7.335    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.449    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.563    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.791 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.169     8.960    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.290     9.250 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.737    10.987    asGpio/mygpio/clk_core_s_BUFG
    SLICE_X36Y62         FDCE                                         r  asGpio/mygpio/gpioAdr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDCE (Prop_fdce_C_Q)         0.456    11.443 r  asGpio/mygpio/gpioAdr_o_reg[0]/Q
                         net (fo=1, routed)           2.725    14.168    gpioAddr_o_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         3.624    17.792 r  gpioAddr_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.792    gpioAddr_o[0]
    V15                                                               r  gpioAddr_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 asGpio/mygpio/gpioAdr_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            gpioAddr_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.833ns  (logic 4.068ns (59.535%)  route 2.765ns (40.465%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.880     6.661    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     6.785    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     7.335    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.449    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.563    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.791 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.169     8.960    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.290     9.250 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.645    10.895    asGpio/mygpio/clk_core_s_BUFG
    SLICE_X35Y73         FDCE                                         r  asGpio/mygpio/gpioAdr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDCE (Prop_fdce_C_Q)         0.456    11.351 r  asGpio/mygpio/gpioAdr_o_reg[3]/Q
                         net (fo=1, routed)           2.765    14.116    gpioAddr_o_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.612    17.728 r  gpioAddr_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.728    gpioAddr_o[3]
    T10                                                               r  gpioAddr_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 asGpio/mygpio/cs_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cs_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.725ns  (logic 4.094ns (60.876%)  route 2.631ns (39.124%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.880     6.661    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     6.785    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     7.335    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.449    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.563    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.791 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.169     8.960    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.290     9.250 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.741    10.991    asGpio/mygpio/clk_core_s_BUFG
    SLICE_X43Y60         FDCE                                         r  asGpio/mygpio/cs_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.456    11.447 r  asGpio/mygpio/cs_o_reg/Q
                         net (fo=1, routed)           2.631    14.078    cs_o_OBUF
    W14                  OBUF (Prop_obuf_I_O)         3.638    17.715 r  cs_o_OBUF_inst/O
                         net (fo=0)                   0.000    17.715    cs_o
    W14                                                               r  cs_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 asGpio/mygpio/gpio_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            gpio_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.587ns  (logic 3.987ns (60.535%)  route 2.599ns (39.466%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.880     6.661    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     6.785    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     7.335    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.449    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.563    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.791 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.169     8.960    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.290     9.250 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.643    10.893    asGpio/mygpio/clk_core_s_BUFG
    SLICE_X29Y74         FDCE                                         r  asGpio/mygpio/gpio_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDCE (Prop_fdce_C_Q)         0.456    11.349 r  asGpio/mygpio/gpio_o_reg[0]/Q
                         net (fo=1, routed)           2.599    13.948    gpio_o_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531    17.479 r  gpio_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.479    gpio_o[0]
    M14                                                               r  gpio_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 asGpio/mygpio/gpioAdr_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            gpioAddr_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.190ns  (logic 4.076ns (65.849%)  route 2.114ns (34.151%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657     5.325    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.880     6.661    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     6.785    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     7.335    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.449    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.563    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.791 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.169     8.960    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.290     9.250 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.737    10.987    asGpio/mygpio/clk_core_s_BUFG
    SLICE_X36Y62         FDCE                                         r  asGpio/mygpio/gpioAdr_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDCE (Prop_fdce_C_Q)         0.456    11.443 r  asGpio/mygpio/gpioAdr_o_reg[2]/Q
                         net (fo=1, routed)           2.114    13.557    gpioAddr_o_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.620    17.176 r  gpioAddr_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.176    gpioAddr_o[2]
    T11                                                               r  gpioAddr_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 asGpio/mygpio/gpio_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            gpio_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.714ns  (logic 1.352ns (78.884%)  route 0.362ns (21.116%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.470    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.175     1.786    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.831    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.912 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.454     2.366    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.457 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.587     3.043    asGpio/mygpio/clk_core_s_BUFG
    SLICE_X43Y87         FDCE                                         r  asGpio/mygpio/gpio_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDCE (Prop_fdce_C_Q)         0.141     3.184 r  asGpio/mygpio/gpio_o_reg[3]/Q
                         net (fo=1, routed)           0.362     3.546    gpio_o_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         1.211     4.757 r  gpio_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.757    gpio_o[3]
    D18                                                               r  gpio_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 asGpio/mygpio/gpio_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            gpio_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.817ns  (logic 1.381ns (76.018%)  route 0.436ns (23.982%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.470    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.175     1.786    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.831    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.912 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.454     2.366    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.457 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.588     3.044    asGpio/mygpio/clk_core_s_BUFG
    SLICE_X43Y61         FDCE                                         r  asGpio/mygpio/gpio_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDCE (Prop_fdce_C_Q)         0.141     3.185 r  asGpio/mygpio/gpio_o_reg[1]/Q
                         net (fo=1, routed)           0.436     3.621    gpio_o_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.240     4.861 r  gpio_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.861    gpio_o[1]
    M15                                                               r  gpio_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 asGpio/mygpio/gpio_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            gpio_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.826ns  (logic 1.328ns (72.727%)  route 0.498ns (27.273%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.470    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.175     1.786    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.831    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.912 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.454     2.366    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.457 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.587     3.043    asGpio/mygpio/clk_core_s_BUFG
    SLICE_X43Y87         FDCE                                         r  asGpio/mygpio/gpio_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDCE (Prop_fdce_C_Q)         0.141     3.184 r  asGpio/mygpio/gpio_o_reg[2]/Q
                         net (fo=1, routed)           0.498     3.682    gpio_o_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         1.187     4.869 r  gpio_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.869    gpio_o[2]
    G14                                                               r  gpio_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 asGpio/mygpio/gpioAdr_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            gpioAddr_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 1.461ns (73.310%)  route 0.532ns (26.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.470    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.175     1.786    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.831    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.912 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.454     2.366    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.457 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.585     3.041    asGpio/mygpio/clk_core_s_BUFG
    SLICE_X36Y62         FDCE                                         r  asGpio/mygpio/gpioAdr_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDCE (Prop_fdce_C_Q)         0.141     3.182 r  asGpio/mygpio/gpioAdr_o_reg[2]/Q
                         net (fo=1, routed)           0.532     3.714    gpioAddr_o_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         1.320     5.034 r  gpioAddr_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.034    gpioAddr_o[2]
    T11                                                               r  gpioAddr_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 asGpio/mygpio/gpio_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            gpio_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.158ns  (logic 1.373ns (63.612%)  route 0.785ns (36.388%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.470    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.175     1.786    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.831    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.912 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.454     2.366    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.457 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.548     3.004    asGpio/mygpio/clk_core_s_BUFG
    SLICE_X29Y74         FDCE                                         r  asGpio/mygpio/gpio_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDCE (Prop_fdce_C_Q)         0.141     3.145 r  asGpio/mygpio/gpio_o_reg[0]/Q
                         net (fo=1, routed)           0.785     3.931    gpio_o_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.232     5.163 r  gpio_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.163    gpio_o[0]
    M14                                                               r  gpio_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 asGpio/mygpio/cs_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            cs_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.216ns  (logic 1.478ns (66.706%)  route 0.738ns (33.294%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.470    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.175     1.786    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.831    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.912 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.454     2.366    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.457 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.588     3.044    asGpio/mygpio/clk_core_s_BUFG
    SLICE_X43Y60         FDCE                                         r  asGpio/mygpio/cs_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.141     3.185 r  asGpio/mygpio/cs_o_reg/Q
                         net (fo=1, routed)           0.738     3.923    cs_o_OBUF
    W14                  OBUF (Prop_obuf_I_O)         1.337     5.261 r  cs_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.261    cs_o
    W14                                                               r  cs_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 asGpio/mygpio/gpioAdr_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            gpioAddr_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.465ns (65.328%)  route 0.777ns (34.672%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.470    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.175     1.786    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.831    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.912 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.454     2.366    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.457 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.585     3.041    asGpio/mygpio/clk_core_s_BUFG
    SLICE_X36Y62         FDCE                                         r  asGpio/mygpio/gpioAdr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDCE (Prop_fdce_C_Q)         0.141     3.182 r  asGpio/mygpio/gpioAdr_o_reg[0]/Q
                         net (fo=1, routed)           0.777     3.960    gpioAddr_o_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         1.324     5.284 r  gpioAddr_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.284    gpioAddr_o[0]
    V15                                                               r  gpioAddr_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 asGpio/mygpio/gpioAdr_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            gpioAddr_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 1.453ns (63.176%)  route 0.847ns (36.824%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.470    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.175     1.786    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.831    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.912 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.454     2.366    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.457 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.549     3.005    asGpio/mygpio/clk_core_s_BUFG
    SLICE_X35Y73         FDCE                                         r  asGpio/mygpio/gpioAdr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDCE (Prop_fdce_C_Q)         0.141     3.146 r  asGpio/mygpio/gpioAdr_o_reg[3]/Q
                         net (fo=1, routed)           0.847     3.993    gpioAddr_o_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.312     5.306 r  gpioAddr_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.306    gpioAddr_o[3]
    T10                                                               r  gpioAddr_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 asGpio/mygpio/gpio_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            gpio_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.453ns (61.899%)  route 0.894ns (38.101%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.470    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.175     1.786    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.831    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.912 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.454     2.366    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.457 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.585     3.041    asGpio/mygpio/clk_core_s_BUFG
    SLICE_X36Y62         FDCE                                         r  asGpio/mygpio/gpio_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDCE (Prop_fdce_C_Q)         0.141     3.182 r  asGpio/mygpio/gpio_o_reg[5]/Q
                         net (fo=1, routed)           0.894     4.077    gpio_o_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.312     5.389 r  gpio_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.389    gpio_o[5]
    U15                                                               r  gpio_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 asGpio/mygpio/gpio_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            gpio_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.552ns  (logic 1.457ns (57.095%)  route 1.095ns (42.905%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.470    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.175     1.786    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.831    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.912 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.454     2.366    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.457 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.549     3.005    asGpio/mygpio/clk_core_s_BUFG
    SLICE_X35Y73         FDCE                                         r  asGpio/mygpio/gpio_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDCE (Prop_fdce_C_Q)         0.141     3.146 r  asGpio/mygpio/gpio_o_reg[4]/Q
                         net (fo=1, routed)           1.095     4.241    gpio_o_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         1.316     5.557 r  gpio_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.557    gpio_o[4]
    U14                                                               r  gpio_o[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_tck_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 as_jtag/tdo_3rd_s_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            tdo_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.099ns  (logic 3.975ns (65.165%)  route 2.125ns (34.835%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin fall edge)
                                                    400.000   400.000 f  
    V12                                               0.000   400.000 f  tck_i (IN)
                         net (fo=0)                   0.000   400.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.533   401.533 f  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.963   403.495    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   403.596 f  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.755   405.351    as_jtag/tck_i_IBUF_BUFG
    SLICE_X43Y48         FDCE                                         r  as_jtag/tdo_3rd_s_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.459   405.810 r  as_jtag/tdo_3rd_s_reg/Q
                         net (fo=1, routed)           2.125   407.935    tdo_o_OBUF
    H15                  OBUFT (Prop_obuft_I_O)       3.516   411.451 r  tdo_o_OBUFT_inst/O
                         net (fo=0)                   0.000   411.451    tdo_o
    H15                                                               r  tdo_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 as_jtag/tdo_ena_n_s_reg/C
                            (falling edge-triggered cell FDPE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Destination:            tdo_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.650ns  (logic 0.970ns (58.784%)  route 0.680ns (41.216%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_tck_pin fall edge)
                                                    400.000   400.000 f  
    V12                                               0.000   400.000 f  tck_i (IN)
                         net (fo=0)                   0.000   400.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.300   400.300 f  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.864   401.164    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   401.190 f  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.588   401.777    as_jtag/tck_i_IBUF_BUFG
    SLICE_X39Y55         FDPE                                         r  as_jtag/tdo_ena_n_s_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDPE (Prop_fdpe_C_Q)         0.146   401.923 r  as_jtag/tdo_ena_n_s_reg/Q
                         net (fo=1, routed)           0.680   402.604    tdo_o_TRI
    H15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824   403.428 r  tdo_o_OBUFT_inst/O
                         net (fo=0)                   0.000   403.428    tdo_o
    H15                                                               r  tdo_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_core

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tdi_i
                            (input port)
  Destination:            cpu/sc01/inter_s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.273ns  (logic 1.582ns (48.343%)  route 1.691ns (51.657%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        8.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  tdi_i (IN)
                         net (fo=0)                   0.000     0.000    tdi_i
    J15                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  tdi_i_IBUF_inst/O
                         net (fo=5, routed)           1.691     3.149    as_jtag/tapc/tdi_i_IBUF
    SLICE_X40Y47         LUT4 (Prop_lut4_I3_O)        0.124     3.273 r  as_jtag/tapc/inter_s_i_1/O
                         net (fo=1, routed)           0.000     3.273    cpu/sc01/mux_data_s
    SLICE_X40Y47         FDCE                                         r  cpu/sc01/inter_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.493     4.885    cgu/CGUCore/CLK
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.367     5.252 f  cgu/CGUCore/cnt1_s_reg[30]/Q
                         net (fo=4, routed)           0.378     5.631    cgu/CGUCore/cnt1_s_reg[30]
    SLICE_X17Y29         LUT2 (Prop_lut2_I0_O)        0.100     5.731 r  cgu/CGUCore/clk_core_o_carry__2_i_1/O
                         net (fo=1, routed)           0.000     5.731    cgu/CGUCore/clk_core_o_carry__2_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.240     5.971 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           1.008     6.978    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     7.221 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        1.577     8.798    cpu/sc01/clk_core_s_BUFG
    SLICE_X40Y47         FDCE                                         r  cpu/sc01/inter_s_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tdi_i
                            (input port)
  Destination:            cpu/sc01/inter_s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.271ns (28.925%)  route 0.667ns (71.076%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  tdi_i (IN)
                         net (fo=0)                   0.000     0.000    tdi_i
    J15                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  tdi_i_IBUF_inst/O
                         net (fo=5, routed)           0.667     0.893    as_jtag/tapc/tdi_i_IBUF
    SLICE_X40Y47         LUT4 (Prop_lut4_I3_O)        0.045     0.938 r  as_jtag/tapc/inter_s_i_1/O
                         net (fo=1, routed)           0.000     0.938    cpu/sc01/mux_data_s
    SLICE_X40Y47         FDCE                                         r  cpu/sc01/inter_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.817     1.976    cgu/CGUCore/CLK
    SLICE_X18Y25         FDCE (Prop_fdce_C_Q)         0.175     2.151 r  cgu/CGUCore/cnt1_s_reg[5]/Q
                         net (fo=5, routed)           0.365     2.516    cgu/CGUCore/cnt1_s_reg[5]
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.056     2.572 r  cgu/CGUCore/clk_core_o_carry_i_5/O
                         net (fo=1, routed)           0.000     2.572    cgu/CGUCore/clk_core_o_carry_i_5_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     2.775 r  cgu/CGUCore/clk_core_o_carry/CO[3]
                         net (fo=1, routed)           0.000     2.775    cgu/CGUCore/clk_core_o_carry_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.824 r  cgu/CGUCore/clk_core_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.824    cgu/CGUCore/clk_core_o_carry__0_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.873 r  cgu/CGUCore/clk_core_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.873    cgu/CGUCore/clk_core_o_carry__1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.081     2.954 r  cgu/CGUCore/clk_core_o_carry__2/CO[2]
                         net (fo=1, routed)           0.520     3.473    clk_core_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.110     3.583 r  clk_core_s_BUFG_inst/O
                         net (fo=7377, routed)        0.862     4.445    cpu/sc01/clk_core_s_BUFG
    SLICE_X40Y47         FDCE                                         r  cpu/sc01/inter_s_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_tck_pin

Max Delay           157 Endpoints
Min Delay           157 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trst_i
                            (input port)
  Destination:            imem_load/genblk1[17].ircell/inter_s_reg/CLR
                            (recovery check against rising-edge clock sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.265ns  (logic 1.643ns (19.881%)  route 6.621ns (80.119%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  trst_i (IN)
                         net (fo=0)                   0.000     0.000    trst_i
    V13                  IBUF (Prop_ibuf_I_O)         1.519     1.519 f  trst_i_IBUF_inst/O
                         net (fo=5, routed)           1.193     2.712    as_jtag/tapc/trst_i_IBUF
    SLICE_X41Y47         LUT5 (Prop_lut5_I4_O)        0.124     2.836 f  as_jtag/tapc/inter_s_i_3__1/O
                         net (fo=145, routed)         5.428     8.265    imem_load/genblk1[17].ircell/trst_i
    SLICE_X21Y58         FDCE                                         f  imem_load/genblk1[17].ircell/inter_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.462     1.462 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.715     3.176    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.267 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.488     4.755    imem_load/genblk1[17].ircell/tck_i_IBUF_BUFG
    SLICE_X21Y58         FDCE                                         r  imem_load/genblk1[17].ircell/inter_s_reg/C

Slack:                    inf
  Source:                 trst_i
                            (input port)
  Destination:            imem_load/genblk1[44].ircell/inter_s_reg/CLR
                            (recovery check against rising-edge clock sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.067ns  (logic 1.643ns (20.367%)  route 6.424ns (79.633%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  trst_i (IN)
                         net (fo=0)                   0.000     0.000    trst_i
    V13                  IBUF (Prop_ibuf_I_O)         1.519     1.519 f  trst_i_IBUF_inst/O
                         net (fo=5, routed)           1.193     2.712    as_jtag/tapc/trst_i_IBUF
    SLICE_X41Y47         LUT5 (Prop_lut5_I4_O)        0.124     2.836 f  as_jtag/tapc/inter_s_i_3__1/O
                         net (fo=145, routed)         5.231     8.067    imem_load/genblk1[44].ircell/trst_i
    SLICE_X23Y59         FDCE                                         f  imem_load/genblk1[44].ircell/inter_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.462     1.462 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.715     3.176    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.267 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.483     4.750    imem_load/genblk1[44].ircell/tck_i_IBUF_BUFG
    SLICE_X23Y59         FDCE                                         r  imem_load/genblk1[44].ircell/inter_s_reg/C

Slack:                    inf
  Source:                 trst_i
                            (input port)
  Destination:            imem_load/genblk1[45].ircell/inter_s_reg/CLR
                            (recovery check against rising-edge clock sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.067ns  (logic 1.643ns (20.367%)  route 6.424ns (79.633%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  trst_i (IN)
                         net (fo=0)                   0.000     0.000    trst_i
    V13                  IBUF (Prop_ibuf_I_O)         1.519     1.519 f  trst_i_IBUF_inst/O
                         net (fo=5, routed)           1.193     2.712    as_jtag/tapc/trst_i_IBUF
    SLICE_X41Y47         LUT5 (Prop_lut5_I4_O)        0.124     2.836 f  as_jtag/tapc/inter_s_i_3__1/O
                         net (fo=145, routed)         5.231     8.067    imem_load/genblk1[45].ircell/trst_i
    SLICE_X23Y59         FDCE                                         f  imem_load/genblk1[45].ircell/inter_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.462     1.462 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.715     3.176    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.267 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.483     4.750    imem_load/genblk1[45].ircell/tck_i_IBUF_BUFG
    SLICE_X23Y59         FDCE                                         r  imem_load/genblk1[45].ircell/inter_s_reg/C

Slack:                    inf
  Source:                 trst_i
                            (input port)
  Destination:            imem_load/genblk1[41].ircell/inter_s_reg/CLR
                            (recovery check against rising-edge clock sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.928ns  (logic 1.643ns (20.724%)  route 6.285ns (79.276%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.751ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  trst_i (IN)
                         net (fo=0)                   0.000     0.000    trst_i
    V13                  IBUF (Prop_ibuf_I_O)         1.519     1.519 f  trst_i_IBUF_inst/O
                         net (fo=5, routed)           1.193     2.712    as_jtag/tapc/trst_i_IBUF
    SLICE_X41Y47         LUT5 (Prop_lut5_I4_O)        0.124     2.836 f  as_jtag/tapc/inter_s_i_3__1/O
                         net (fo=145, routed)         5.092     7.928    imem_load/genblk1[41].ircell/trst_i
    SLICE_X22Y58         FDCE                                         f  imem_load/genblk1[41].ircell/inter_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.462     1.462 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.715     3.176    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.267 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.484     4.751    imem_load/genblk1[41].ircell/tck_i_IBUF_BUFG
    SLICE_X22Y58         FDCE                                         r  imem_load/genblk1[41].ircell/inter_s_reg/C

Slack:                    inf
  Source:                 trst_i
                            (input port)
  Destination:            imem_load/genblk1[40].ircell/data_out_s_reg/CLR
                            (recovery check against rising-edge clock sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.924ns  (logic 1.643ns (20.735%)  route 6.281ns (79.265%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.751ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  trst_i (IN)
                         net (fo=0)                   0.000     0.000    trst_i
    V13                  IBUF (Prop_ibuf_I_O)         1.519     1.519 f  trst_i_IBUF_inst/O
                         net (fo=5, routed)           1.193     2.712    as_jtag/tapc/trst_i_IBUF
    SLICE_X41Y47         LUT5 (Prop_lut5_I4_O)        0.124     2.836 f  as_jtag/tapc/inter_s_i_3__1/O
                         net (fo=145, routed)         5.088     7.924    imem_load/genblk1[40].ircell/trst_i
    SLICE_X23Y58         FDCE                                         f  imem_load/genblk1[40].ircell/data_out_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.462     1.462 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.715     3.176    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.267 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.484     4.751    imem_load/genblk1[40].ircell/tck_i_IBUF_BUFG
    SLICE_X23Y58         FDCE                                         r  imem_load/genblk1[40].ircell/data_out_s_reg/C

Slack:                    inf
  Source:                 trst_i
                            (input port)
  Destination:            imem_load/genblk1[43].ircell/data_out_s_reg/CLR
                            (recovery check against rising-edge clock sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.910ns  (logic 1.643ns (20.774%)  route 6.266ns (79.226%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  trst_i (IN)
                         net (fo=0)                   0.000     0.000    trst_i
    V13                  IBUF (Prop_ibuf_I_O)         1.519     1.519 f  trst_i_IBUF_inst/O
                         net (fo=5, routed)           1.193     2.712    as_jtag/tapc/trst_i_IBUF
    SLICE_X41Y47         LUT5 (Prop_lut5_I4_O)        0.124     2.836 f  as_jtag/tapc/inter_s_i_3__1/O
                         net (fo=145, routed)         5.073     7.910    imem_load/genblk1[43].ircell/trst_i
    SLICE_X22Y60         FDCE                                         f  imem_load/genblk1[43].ircell/data_out_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.462     1.462 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.715     3.176    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.267 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.483     4.750    imem_load/genblk1[43].ircell/tck_i_IBUF_BUFG
    SLICE_X22Y60         FDCE                                         r  imem_load/genblk1[43].ircell/data_out_s_reg/C

Slack:                    inf
  Source:                 trst_i
                            (input port)
  Destination:            imem_load/genblk1[45].ircell/data_out_s_reg/CLR
                            (recovery check against rising-edge clock sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.910ns  (logic 1.643ns (20.774%)  route 6.266ns (79.226%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  trst_i (IN)
                         net (fo=0)                   0.000     0.000    trst_i
    V13                  IBUF (Prop_ibuf_I_O)         1.519     1.519 f  trst_i_IBUF_inst/O
                         net (fo=5, routed)           1.193     2.712    as_jtag/tapc/trst_i_IBUF
    SLICE_X41Y47         LUT5 (Prop_lut5_I4_O)        0.124     2.836 f  as_jtag/tapc/inter_s_i_3__1/O
                         net (fo=145, routed)         5.073     7.910    imem_load/genblk1[45].ircell/trst_i
    SLICE_X22Y60         FDCE                                         f  imem_load/genblk1[45].ircell/data_out_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.462     1.462 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.715     3.176    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.267 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.483     4.750    imem_load/genblk1[45].ircell/tck_i_IBUF_BUFG
    SLICE_X22Y60         FDCE                                         r  imem_load/genblk1[45].ircell/data_out_s_reg/C

Slack:                    inf
  Source:                 trst_i
                            (input port)
  Destination:            imem_load/genblk1[44].ircell/data_out_s_reg/CLR
                            (recovery check against rising-edge clock sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.905ns  (logic 1.643ns (20.785%)  route 6.262ns (79.215%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  trst_i (IN)
                         net (fo=0)                   0.000     0.000    trst_i
    V13                  IBUF (Prop_ibuf_I_O)         1.519     1.519 f  trst_i_IBUF_inst/O
                         net (fo=5, routed)           1.193     2.712    as_jtag/tapc/trst_i_IBUF
    SLICE_X41Y47         LUT5 (Prop_lut5_I4_O)        0.124     2.836 f  as_jtag/tapc/inter_s_i_3__1/O
                         net (fo=145, routed)         5.069     7.905    imem_load/genblk1[44].ircell/trst_i
    SLICE_X23Y60         FDCE                                         f  imem_load/genblk1[44].ircell/data_out_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.462     1.462 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.715     3.176    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.267 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.483     4.750    imem_load/genblk1[44].ircell/tck_i_IBUF_BUFG
    SLICE_X23Y60         FDCE                                         r  imem_load/genblk1[44].ircell/data_out_s_reg/C

Slack:                    inf
  Source:                 trst_i
                            (input port)
  Destination:            imem_load/genblk1[15].ircell/inter_s_reg/CLR
                            (recovery check against rising-edge clock sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.863ns  (logic 1.643ns (20.896%)  route 6.220ns (79.104%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  trst_i (IN)
                         net (fo=0)                   0.000     0.000    trst_i
    V13                  IBUF (Prop_ibuf_I_O)         1.519     1.519 f  trst_i_IBUF_inst/O
                         net (fo=5, routed)           1.193     2.712    as_jtag/tapc/trst_i_IBUF
    SLICE_X41Y47         LUT5 (Prop_lut5_I4_O)        0.124     2.836 f  as_jtag/tapc/inter_s_i_3__1/O
                         net (fo=145, routed)         5.027     7.863    imem_load/genblk1[15].ircell/trst_i
    SLICE_X21Y55         FDCE                                         f  imem_load/genblk1[15].ircell/inter_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.462     1.462 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.715     3.176    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.267 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.489     4.756    imem_load/genblk1[15].ircell/tck_i_IBUF_BUFG
    SLICE_X21Y55         FDCE                                         r  imem_load/genblk1[15].ircell/inter_s_reg/C

Slack:                    inf
  Source:                 trst_i
                            (input port)
  Destination:            imem_load/genblk1[0].ircell/data_out_s_reg/CLR
                            (recovery check against rising-edge clock sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.812ns  (logic 1.643ns (21.032%)  route 6.169ns (78.968%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  trst_i (IN)
                         net (fo=0)                   0.000     0.000    trst_i
    V13                  IBUF (Prop_ibuf_I_O)         1.519     1.519 f  trst_i_IBUF_inst/O
                         net (fo=5, routed)           1.193     2.712    as_jtag/tapc/trst_i_IBUF
    SLICE_X41Y47         LUT5 (Prop_lut5_I4_O)        0.124     2.836 f  as_jtag/tapc/inter_s_i_3__1/O
                         net (fo=145, routed)         4.976     7.812    imem_load/genblk1[0].ircell/trst_i
    SLICE_X21Y54         FDCE                                         f  imem_load/genblk1[0].ircell/data_out_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         1.462     1.462 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.715     3.176    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.267 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.489     4.756    imem_load/genblk1[0].ircell/tck_i_IBUF_BUFG
    SLICE_X21Y54         FDCE                                         r  imem_load/genblk1[0].ircell/data_out_s_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tdi_i
                            (input port)
  Destination:            as_jtag/idcode/genblk1[0].ircell/inter_s_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.660ns  (logic 0.271ns (41.103%)  route 0.389ns (58.897%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  tdi_i (IN)
                         net (fo=0)                   0.000     0.000    tdi_i
    J15                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  tdi_i_IBUF_inst/O
                         net (fo=5, routed)           0.389     0.615    as_jtag/tapc/tdi_i_IBUF
    SLICE_X43Y50         LUT4 (Prop_lut4_I3_O)        0.045     0.660 r  as_jtag/tapc/inter_s_i_2__2/O
                         net (fo=1, routed)           0.000     0.660    as_jtag/idcode/genblk1[0].ircell/inter_s_reg_0
    SLICE_X43Y50         FDCE                                         r  as_jtag/idcode/genblk1[0].ircell/inter_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.461    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.490 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.861     2.351    as_jtag/idcode/genblk1[0].ircell/tck_i_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  as_jtag/idcode/genblk1[0].ircell/inter_s_reg/C

Slack:                    inf
  Source:                 trst_i
                            (input port)
  Destination:            as_jtag/tapc/FSM_sequential_state_s_reg[0]/CLR
                            (removal check against rising-edge clock sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.287ns (36.727%)  route 0.494ns (63.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  trst_i (IN)
                         net (fo=0)                   0.000     0.000    trst_i
    V13                  IBUF (Prop_ibuf_I_O)         0.287     0.287 f  trst_i_IBUF_inst/O
                         net (fo=5, routed)           0.494     0.780    as_jtag/tapc/trst_i_IBUF
    SLICE_X40Y48         FDCE                                         f  as_jtag/tapc/FSM_sequential_state_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.461    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.490 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.862     2.352    as_jtag/tapc/tck_i_IBUF_BUFG
    SLICE_X40Y48         FDCE                                         r  as_jtag/tapc/FSM_sequential_state_s_reg[0]/C

Slack:                    inf
  Source:                 trst_i
                            (input port)
  Destination:            as_jtag/tapc/FSM_sequential_state_s_reg[1]/CLR
                            (removal check against rising-edge clock sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.287ns (36.727%)  route 0.494ns (63.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  trst_i (IN)
                         net (fo=0)                   0.000     0.000    trst_i
    V13                  IBUF (Prop_ibuf_I_O)         0.287     0.287 f  trst_i_IBUF_inst/O
                         net (fo=5, routed)           0.494     0.780    as_jtag/tapc/trst_i_IBUF
    SLICE_X40Y48         FDCE                                         f  as_jtag/tapc/FSM_sequential_state_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.461    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.490 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.862     2.352    as_jtag/tapc/tck_i_IBUF_BUFG
    SLICE_X40Y48         FDCE                                         r  as_jtag/tapc/FSM_sequential_state_s_reg[1]/C

Slack:                    inf
  Source:                 trst_i
                            (input port)
  Destination:            as_jtag/tapc/FSM_sequential_state_s_reg[2]/PRE
                            (removal check against rising-edge clock sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.287ns (36.727%)  route 0.494ns (63.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  trst_i (IN)
                         net (fo=0)                   0.000     0.000    trst_i
    V13                  IBUF (Prop_ibuf_I_O)         0.287     0.287 f  trst_i_IBUF_inst/O
                         net (fo=5, routed)           0.494     0.780    as_jtag/tapc/trst_i_IBUF
    SLICE_X40Y48         FDPE                                         f  as_jtag/tapc/FSM_sequential_state_s_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.461    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.490 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.862     2.352    as_jtag/tapc/tck_i_IBUF_BUFG
    SLICE_X40Y48         FDPE                                         r  as_jtag/tapc/FSM_sequential_state_s_reg[2]/C

Slack:                    inf
  Source:                 trst_i
                            (input port)
  Destination:            as_jtag/tapc/FSM_sequential_state_s_reg[3]/PRE
                            (removal check against rising-edge clock sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.287ns (36.727%)  route 0.494ns (63.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  trst_i (IN)
                         net (fo=0)                   0.000     0.000    trst_i
    V13                  IBUF (Prop_ibuf_I_O)         0.287     0.287 f  trst_i_IBUF_inst/O
                         net (fo=5, routed)           0.494     0.780    as_jtag/tapc/trst_i_IBUF
    SLICE_X40Y48         FDPE                                         f  as_jtag/tapc/FSM_sequential_state_s_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.461    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.490 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.862     2.352    as_jtag/tapc/tck_i_IBUF_BUFG
    SLICE_X40Y48         FDPE                                         r  as_jtag/tapc/FSM_sequential_state_s_reg[3]/C

Slack:                    inf
  Source:                 tdi_i
                            (input port)
  Destination:            as_jtag/bypass/inter_s_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.796ns  (logic 0.271ns (34.079%)  route 0.525ns (65.921%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  tdi_i (IN)
                         net (fo=0)                   0.000     0.000    tdi_i
    J15                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  tdi_i_IBUF_inst/O
                         net (fo=5, routed)           0.525     0.751    as_jtag/tapc/tdi_i_IBUF
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.045     0.796 r  as_jtag/tapc/inter_s_i_1__44/O
                         net (fo=1, routed)           0.000     0.796    as_jtag/bypass/inter_s_reg_0
    SLICE_X39Y48         FDCE                                         r  as_jtag/bypass/inter_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.461    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.490 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.860     2.350    as_jtag/bypass/tck_i_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  as_jtag/bypass/inter_s_reg/C

Slack:                    inf
  Source:                 tdi_i
                            (input port)
  Destination:            as_jtag/genblk1[0].ircell/inter_s_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.271ns (33.470%)  route 0.539ns (66.530%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  tdi_i (IN)
                         net (fo=0)                   0.000     0.000    tdi_i
    J15                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  tdi_i_IBUF_inst/O
                         net (fo=5, routed)           0.539     0.766    as_jtag/tapc/tdi_i_IBUF
    SLICE_X40Y49         LUT3 (Prop_lut3_I2_O)        0.045     0.811 r  as_jtag/tapc/inter_s_i_2__1/O
                         net (fo=1, routed)           0.000     0.811    as_jtag/genblk1[0].ircell/inter_s_reg_0
    SLICE_X40Y49         FDCE                                         r  as_jtag/genblk1[0].ircell/inter_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.461    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.490 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.862     2.352    as_jtag/genblk1[0].ircell/tck_i_IBUF_BUFG
    SLICE_X40Y49         FDCE                                         r  as_jtag/genblk1[0].ircell/inter_s_reg/C

Slack:                    inf
  Source:                 tdi_i
                            (input port)
  Destination:            imem_load/genblk1[0].ircell/inter_s_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.980ns  (logic 0.271ns (27.699%)  route 0.708ns (72.301%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  tdi_i (IN)
                         net (fo=0)                   0.000     0.000    tdi_i
    J15                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  tdi_i_IBUF_inst/O
                         net (fo=5, routed)           0.708     0.935    as_jtag/genblk1[2].ircell/tdi_i_IBUF
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.045     0.980 r  as_jtag/genblk1[2].ircell/inter_s_i_2__3/O
                         net (fo=1, routed)           0.000     0.980    imem_load/genblk1[0].ircell/I93
    SLICE_X37Y48         FDCE                                         r  imem_load/genblk1[0].ircell/inter_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.461    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.490 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.860     2.350    imem_load/genblk1[0].ircell/tck_i_IBUF_BUFG
    SLICE_X37Y48         FDCE                                         r  imem_load/genblk1[0].ircell/inter_s_reg/C

Slack:                    inf
  Source:                 trst_i
                            (input port)
  Destination:            as_jtag/genblk1[0].ircell/data_out_s_reg/CLR
                            (removal check against rising-edge clock sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.992ns  (logic 0.332ns (33.411%)  route 0.661ns (66.589%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  trst_i (IN)
                         net (fo=0)                   0.000     0.000    trst_i
    V13                  IBUF (Prop_ibuf_I_O)         0.287     0.287 f  trst_i_IBUF_inst/O
                         net (fo=5, routed)           0.456     0.743    as_jtag/tapc/trst_i_IBUF
    SLICE_X41Y47         LUT5 (Prop_lut5_I4_O)        0.045     0.788 f  as_jtag/tapc/inter_s_i_3__1/O
                         net (fo=145, routed)         0.205     0.992    as_jtag/genblk1[0].ircell/inter_s_reg_1
    SLICE_X40Y46         FDCE                                         f  as_jtag/genblk1[0].ircell/data_out_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.461    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.490 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.861     2.351    as_jtag/genblk1[0].ircell/tck_i_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  as_jtag/genblk1[0].ircell/data_out_s_reg/C

Slack:                    inf
  Source:                 trst_i
                            (input port)
  Destination:            as_jtag/genblk1[1].ircell/data_out_s_reg/PRE
                            (removal check against rising-edge clock sys_tck_pin  {rise@0.000ns fall@400.000ns period=800.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.992ns  (logic 0.332ns (33.411%)  route 0.661ns (66.589%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  trst_i (IN)
                         net (fo=0)                   0.000     0.000    trst_i
    V13                  IBUF (Prop_ibuf_I_O)         0.287     0.287 f  trst_i_IBUF_inst/O
                         net (fo=5, routed)           0.456     0.743    as_jtag/tapc/trst_i_IBUF
    SLICE_X41Y47         LUT5 (Prop_lut5_I4_O)        0.045     0.788 f  as_jtag/tapc/inter_s_i_3__1/O
                         net (fo=145, routed)         0.205     0.992    as_jtag/genblk1[1].ircell/inter_s_reg_1
    SLICE_X40Y46         FDPE                                         f  as_jtag/genblk1[1].ircell/data_out_s_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_tck_pin rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  tck_i (IN)
                         net (fo=0)                   0.000     0.000    tck_i
    V12                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  tck_i_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.461    tck_i_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.490 r  tck_i_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.861     2.351    as_jtag/genblk1[1].ircell/tck_i_IBUF_BUFG
    SLICE_X40Y46         FDPE                                         r  as_jtag/genblk1[1].ircell/data_out_s_reg/C





