{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683205224705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683205224705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 21:00:24 2023 " "Processing started: Thu May 04 21:00:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683205224705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1683205224705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1683205224705 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1683205225109 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1683205225109 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rs232_tx.sv(59) " "Verilog HDL information at rs232_tx.sv(59): always construct contains both blocking and non-blocking assignments" {  } { { "design/rs232_tx.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/rs232_tx.sv" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1683205232694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/rs232_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/rs232_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rs232_tx " "Found entity 1: rs232_tx" {  } { { "design/rs232_tx.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/rs232_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683205232694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683205232694 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rs232_rx.sv(115) " "Verilog HDL information at rs232_rx.sv(115): always construct contains both blocking and non-blocking assignments" {  } { { "design/rs232_rx.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/rs232_rx.sv" 115 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1683205232710 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "chk_sum CHK_SUM rs232_rx.sv(12) " "Verilog HDL Declaration information at rs232_rx.sv(12): object \"chk_sum\" differs only in case from object \"CHK_SUM\" in the same scope" {  } { { "design/rs232_rx.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/rs232_rx.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1683205232710 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tx_req TX_REQ rs232_rx.sv(18) " "Verilog HDL Declaration information at rs232_rx.sv(18): object \"tx_req\" differs only in case from object \"TX_REQ\" in the same scope" {  } { { "design/rs232_rx.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/rs232_rx.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1683205232710 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tx_ack TX_ACK rs232_rx.sv(6) " "Verilog HDL Declaration information at rs232_rx.sv(6): object \"tx_ack\" differs only in case from object \"TX_ACK\" in the same scope" {  } { { "design/rs232_rx.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/rs232_rx.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1683205232710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/rs232_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/rs232_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rs232_rx " "Found entity 1: rs232_rx" {  } { { "design/rs232_rx.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/rs232_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683205232710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683205232710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/rs232.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/rs232.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rs232 " "Found entity 1: rs232" {  } { { "design/rs232.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/rs232.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683205232710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683205232710 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "testbench.sv(62) " "Verilog HDL warning at testbench.sv(62): extended using \"x\" or \"z\"" {  } { { "simulation/tb/testbench.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/simulation/tb/testbench.sv" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1683205232710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "simulation/tb/testbench.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/simulation/tb/testbench.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683205232710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683205232710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/low_pass_filter.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/low_pass_filter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Low_Pass_Filter " "Found entity 1: Low_Pass_Filter" {  } { { "design/Low_Pass_Filter.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/Low_Pass_Filter.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683205232710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683205232710 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET_N reset_n DE0_CV.sv(24) " "Verilog HDL Declaration information at DE0_CV.sv(24): object \"RESET_N\" differs only in case from object \"reset_n\" in the same scope" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/DE0_CV.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1683205232710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/de0_cv.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/de0_cv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV " "Found entity 1: DE0_CV" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/DE0_CV.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683205232710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683205232710 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk DE0_CV.sv(72) " "Verilog HDL Implicit Net warning at DE0_CV.sv(72): created implicit net for \"clk\"" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/DE0_CV.sv" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1683205232710 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_CV " "Elaborating entity \"DE0_CV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1683205232725 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE0_CV.sv(15) " "Output port \"HEX0\" at DE0_CV.sv(15) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/DE0_CV.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1683205232741 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE0_CV.sv(16) " "Output port \"HEX1\" at DE0_CV.sv(16) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/DE0_CV.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1683205232741 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE0_CV.sv(17) " "Output port \"HEX2\" at DE0_CV.sv(17) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/DE0_CV.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1683205232741 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE0_CV.sv(18) " "Output port \"HEX3\" at DE0_CV.sv(18) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/DE0_CV.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1683205232741 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE0_CV.sv(19) " "Output port \"HEX4\" at DE0_CV.sv(19) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/DE0_CV.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1683205232741 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE0_CV.sv(20) " "Output port \"HEX5\" at DE0_CV.sv(20) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/DE0_CV.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1683205232741 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] DE0_CV.sv(27) " "Output port \"LEDR\[9..8\]\" at DE0_CV.sv(27) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/DE0_CV.sv" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1683205232741 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE0_CV.sv(31) " "Output port \"SD_CLK\" at DE0_CV.sv(31) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/DE0_CV.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1683205232741 "|DE0_CV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232 rs232:rs232_1 " "Elaborating entity \"rs232\" for hierarchy \"rs232:rs232_1\"" {  } { { "design/DE0_CV.sv" "rs232_1" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/DE0_CV.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683205232756 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_debug rs232.sv(12) " "Output port \"data_debug\" at rs232.sv(12) has no driver" {  } { { "design/rs232.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/rs232.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1683205232756 "|DE0_CV|rs232:rs232_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232_rx rs232:rs232_1\|rs232_rx:rx0 " "Elaborating entity \"rs232_rx\" for hierarchy \"rs232:rs232_1\|rs232_rx:rx0\"" {  } { { "design/rs232.sv" "rx0" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/rs232.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683205232756 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read rs232_rx.sv(35) " "Verilog HDL or VHDL warning at rs232_rx.sv(35): object \"read\" assigned a value but never read" {  } { { "design/rs232_rx.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/rs232_rx.sv" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1683205232756 "|DE0_CV|rs232:rs232_1|rs232_rx:rx0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rs232_rx.sv(97) " "Verilog HDL assignment warning at rs232_rx.sv(97): truncated value with size 32 to match size of target (16)" {  } { { "design/rs232_rx.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/rs232_rx.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1683205232756 "|DE0_CV|rs232:rs232_1|rs232_rx:rx0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rs232_rx.sv(101) " "Verilog HDL assignment warning at rs232_rx.sv(101): truncated value with size 32 to match size of target (16)" {  } { { "design/rs232_rx.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/rs232_rx.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1683205232756 "|DE0_CV|rs232:rs232_1|rs232_rx:rx0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rs232_rx.sv(105) " "Verilog HDL assignment warning at rs232_rx.sv(105): truncated value with size 32 to match size of target (16)" {  } { { "design/rs232_rx.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/rs232_rx.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1683205232756 "|DE0_CV|rs232:rs232_1|rs232_rx:rx0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rs232_rx.sv(109) " "Verilog HDL assignment warning at rs232_rx.sv(109): truncated value with size 32 to match size of target (16)" {  } { { "design/rs232_rx.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/rs232_rx.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1683205232756 "|DE0_CV|rs232:rs232_1|rs232_rx:rx0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rs232_rx.sv(119) " "Verilog HDL assignment warning at rs232_rx.sv(119): truncated value with size 32 to match size of target (16)" {  } { { "design/rs232_rx.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/rs232_rx.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1683205232756 "|DE0_CV|rs232:rs232_1|rs232_rx:rx0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 rs232_rx.sv(127) " "Verilog HDL assignment warning at rs232_rx.sv(127): truncated value with size 32 to match size of target (6)" {  } { { "design/rs232_rx.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/rs232_rx.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1683205232756 "|DE0_CV|rs232:rs232_1|rs232_rx:rx0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 rs232_rx.sv(135) " "Verilog HDL assignment warning at rs232_rx.sv(135): truncated value with size 32 to match size of target (3)" {  } { { "design/rs232_rx.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/rs232_rx.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1683205232756 "|DE0_CV|rs232:rs232_1|rs232_rx:rx0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 rs232_rx.sv(187) " "Verilog HDL assignment warning at rs232_rx.sv(187): truncated value with size 32 to match size of target (3)" {  } { { "design/rs232_rx.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/rs232_rx.sv" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1683205232756 "|DE0_CV|rs232:rs232_1|rs232_rx:rx0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rs232_rx.sv(217) " "Verilog HDL Case Statement warning at rs232_rx.sv(217): incomplete case statement has no default case item" {  } { { "design/rs232_rx.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/rs232_rx.sv" 217 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1683205232772 "|DE0_CV|rs232:rs232_1|rs232_rx:rx0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232_tx rs232:rs232_1\|rs232_tx:tx0 " "Elaborating entity \"rs232_tx\" for hierarchy \"rs232:rs232_1\|rs232_tx:tx0\"" {  } { { "design/rs232.sv" "tx0" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/rs232.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683205232788 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rs232_tx.sv(41) " "Verilog HDL assignment warning at rs232_tx.sv(41): truncated value with size 32 to match size of target (16)" {  } { { "design/rs232_tx.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/rs232_tx.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1683205232788 "|DE0_CV|rs232:rs232_1|rs232_tx:tx0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rs232_tx.sv(45) " "Verilog HDL assignment warning at rs232_tx.sv(45): truncated value with size 32 to match size of target (16)" {  } { { "design/rs232_tx.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/rs232_tx.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1683205232803 "|DE0_CV|rs232:rs232_1|rs232_tx:tx0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rs232_tx.sv(49) " "Verilog HDL assignment warning at rs232_tx.sv(49): truncated value with size 32 to match size of target (16)" {  } { { "design/rs232_tx.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/rs232_tx.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1683205232803 "|DE0_CV|rs232:rs232_1|rs232_tx:tx0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rs232_tx.sv(53) " "Verilog HDL assignment warning at rs232_tx.sv(53): truncated value with size 32 to match size of target (16)" {  } { { "design/rs232_tx.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/rs232_tx.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1683205232803 "|DE0_CV|rs232:rs232_1|rs232_tx:tx0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rs232_tx.sv(63) " "Verilog HDL assignment warning at rs232_tx.sv(63): truncated value with size 32 to match size of target (16)" {  } { { "design/rs232_tx.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/rs232_tx.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1683205232803 "|DE0_CV|rs232:rs232_1|rs232_tx:tx0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rs232_tx.sv(71) " "Verilog HDL assignment warning at rs232_tx.sv(71): truncated value with size 32 to match size of target (4)" {  } { { "design/rs232_tx.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/rs232_tx.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1683205232803 "|DE0_CV|rs232:rs232_1|rs232_tx:tx0"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0o84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0o84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0o84 " "Found entity 1: altsyncram_0o84" {  } { { "db/altsyncram_0o84.tdf" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/db/altsyncram_0o84.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683205235116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683205235116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_tma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_tma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tma " "Found entity 1: decode_tma" {  } { { "db/decode_tma.tdf" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/db/decode_tma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683205235256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683205235256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_uib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_uib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_uib " "Found entity 1: mux_uib" {  } { { "db/mux_uib.tdf" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/db/mux_uib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683205235319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683205235319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_glc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_glc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_glc " "Found entity 1: mux_glc" {  } { { "db/mux_glc.tdf" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/db/mux_glc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683205235555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683205235555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683205235650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683205235650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_69i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_69i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_69i " "Found entity 1: cntr_69i" {  } { { "db/cntr_69i.tdf" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/db/cntr_69i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683205235807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683205235807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683205235870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683205235870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_85j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_85j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_85j " "Found entity 1: cntr_85j" {  } { { "db/cntr_85j.tdf" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/db/cntr_85j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683205235933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683205235933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_59i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_59i " "Found entity 1: cntr_59i" {  } { { "db/cntr_59i.tdf" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/db/cntr_59i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683205236011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683205236011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/db/cmpr_e9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683205236058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683205236058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683205236124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683205236124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683205236171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683205236171 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Design Software" 0 -1 1683205236629 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1683205236755 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.05.04.21:00:39 Progress: Loading slde51157c7/alt_sld_fab_wrapper_hw.tcl " "2023.05.04.21:00:39 Progress: Loading slde51157c7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1683205239994 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1683205242023 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1683205242134 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1683205243823 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1683205243917 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1683205244012 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1683205244121 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1683205244137 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1683205244137 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1683205244892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde51157c7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde51157c7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde51157c7/alt_sld_fab.v" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/db/ip/slde51157c7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683205245095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683205245095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683205245174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683205245174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683205245190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683205245190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683205245237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683205245237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683205245315 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683205245315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683205245315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683205245377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683205245377 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/DE0_CV.map.smsg " "Generated suppressed messages file C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/DE0_CV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1683205246334 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4901 " "Peak virtual memory: 4901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683205246350 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 04 21:00:46 2023 " "Processing ended: Thu May 04 21:00:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683205246350 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683205246350 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683205246350 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1683205246350 ""}
