|fractal
CLOCK_50 => pll:pll0.inclk0
KEY[0] => control:ctrl.zoom_r
KEY[1] => control:ctrl.zoom_mid
KEY[2] => control:ctrl.zoom_l
KEY[3] => control:ctrl.rst
KEY[3] => memory_control:memCtrl.rst
VGA_R[0] <= memory_control:memCtrl.VGA_R[0]
VGA_R[1] <= memory_control:memCtrl.VGA_R[1]
VGA_R[2] <= memory_control:memCtrl.VGA_R[2]
VGA_R[3] <= memory_control:memCtrl.VGA_R[3]
VGA_G[0] <= memory_control:memCtrl.VGA_G[0]
VGA_G[1] <= memory_control:memCtrl.VGA_G[1]
VGA_G[2] <= memory_control:memCtrl.VGA_G[2]
VGA_G[3] <= memory_control:memCtrl.VGA_G[3]
VGA_B[0] <= memory_control:memCtrl.VGA_B[0]
VGA_B[1] <= memory_control:memCtrl.VGA_B[1]
VGA_B[2] <= memory_control:memCtrl.VGA_B[2]
VGA_B[3] <= memory_control:memCtrl.VGA_B[3]
VGA_HS <= memory_control:memCtrl.VGA_HS
VGA_VS <= memory_control:memCtrl.VGA_VS
SRAM_ADDR[0] <= memory_control:memCtrl.addr_out[0]
SRAM_ADDR[1] <= memory_control:memCtrl.addr_out[1]
SRAM_ADDR[2] <= memory_control:memCtrl.addr_out[2]
SRAM_ADDR[3] <= memory_control:memCtrl.addr_out[3]
SRAM_ADDR[4] <= memory_control:memCtrl.addr_out[4]
SRAM_ADDR[5] <= memory_control:memCtrl.addr_out[5]
SRAM_ADDR[6] <= memory_control:memCtrl.addr_out[6]
SRAM_ADDR[7] <= memory_control:memCtrl.addr_out[7]
SRAM_ADDR[8] <= memory_control:memCtrl.addr_out[8]
SRAM_ADDR[9] <= memory_control:memCtrl.addr_out[9]
SRAM_ADDR[10] <= memory_control:memCtrl.addr_out[10]
SRAM_ADDR[11] <= memory_control:memCtrl.addr_out[11]
SRAM_ADDR[12] <= memory_control:memCtrl.addr_out[12]
SRAM_ADDR[13] <= memory_control:memCtrl.addr_out[13]
SRAM_ADDR[14] <= memory_control:memCtrl.addr_out[14]
SRAM_ADDR[15] <= memory_control:memCtrl.addr_out[15]
SRAM_ADDR[16] <= memory_control:memCtrl.addr_out[16]
SRAM_ADDR[17] <= memory_control:memCtrl.addr_out[17]
SRAM_DQ[0] <> memory_control:memCtrl.data_mem[0]
SRAM_DQ[1] <> memory_control:memCtrl.data_mem[1]
SRAM_DQ[2] <> memory_control:memCtrl.data_mem[2]
SRAM_DQ[3] <> memory_control:memCtrl.data_mem[3]
SRAM_DQ[4] <> memory_control:memCtrl.data_mem[4]
SRAM_DQ[5] <> memory_control:memCtrl.data_mem[5]
SRAM_DQ[6] <> memory_control:memCtrl.data_mem[6]
SRAM_DQ[7] <> memory_control:memCtrl.data_mem[7]
SRAM_DQ[8] <> memory_control:memCtrl.data_mem[8]
SRAM_DQ[9] <> memory_control:memCtrl.data_mem[9]
SRAM_DQ[10] <> memory_control:memCtrl.data_mem[10]
SRAM_DQ[11] <> memory_control:memCtrl.data_mem[11]
SRAM_DQ[12] <> memory_control:memCtrl.data_mem[12]
SRAM_DQ[13] <> memory_control:memCtrl.data_mem[13]
SRAM_DQ[14] <> memory_control:memCtrl.data_mem[14]
SRAM_DQ[15] <> memory_control:memCtrl.data_mem[15]
SRAM_WE_N <= memory_control:memCtrl.WE_out
SRAM_UB_N <= memory_control:memCtrl.UB_N
SRAM_LB_N <= memory_control:memCtrl.LB_N
HEX0[0] <= memory_control:memCtrl.HEX0[0]
HEX0[1] <= memory_control:memCtrl.HEX0[1]
HEX0[2] <= memory_control:memCtrl.HEX0[2]
HEX0[3] <= memory_control:memCtrl.HEX0[3]
HEX0[4] <= memory_control:memCtrl.HEX0[4]
HEX0[5] <= memory_control:memCtrl.HEX0[5]
HEX0[6] <= memory_control:memCtrl.HEX0[6]
HEX1[0] <= mandelbrot:math.HEX1[0]
HEX1[1] <= mandelbrot:math.HEX1[1]
HEX1[2] <= mandelbrot:math.HEX1[2]
HEX1[3] <= mandelbrot:math.HEX1[3]
HEX1[4] <= mandelbrot:math.HEX1[4]
HEX1[5] <= mandelbrot:math.HEX1[5]
HEX1[6] <= mandelbrot:math.HEX1[6]


|fractal|pll:pll0
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]


|fractal|pll:pll0|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|fractal|control:ctrl
clk => y_counter[0].CLK
clk => y_counter[1].CLK
clk => y_counter[2].CLK
clk => y_counter[3].CLK
clk => y_counter[4].CLK
clk => y_counter[5].CLK
clk => y_counter[6].CLK
clk => y_counter[7].CLK
clk => y_counter[8].CLK
clk => y_counter[9].CLK
clk => x_counter[0].CLK
clk => x_counter[1].CLK
clk => x_counter[2].CLK
clk => x_counter[3].CLK
clk => x_counter[4].CLK
clk => x_counter[5].CLK
clk => x_counter[6].CLK
clk => x_counter[7].CLK
clk => x_counter[8].CLK
clk => x_counter[9].CLK
clk => write_counter[0].CLK
clk => write_counter[1].CLK
clk => write_counter[2].CLK
clk => write_counter[3].CLK
clk => write_counter[4].CLK
clk => write_counter[5].CLK
clk => write_counter[6].CLK
clk => write_counter[7].CLK
clk => write_counter[8].CLK
clk => write_counter[9].CLK
clk => reset_mandelbrot~reg0.CLK
clk => WE_const~reg0.CLK
clk => y_span[-31].CLK
clk => y_span[-30].CLK
clk => y_span[-29].CLK
clk => y_span[-28].CLK
clk => y_span[-27].CLK
clk => y_span[-26].CLK
clk => y_span[-25].CLK
clk => y_span[-24].CLK
clk => y_span[-23].CLK
clk => y_span[-22].CLK
clk => y_span[-21].CLK
clk => y_span[-20].CLK
clk => y_span[-19].CLK
clk => y_span[-18].CLK
clk => y_span[-17].CLK
clk => y_span[-16].CLK
clk => y_span[-15].CLK
clk => y_span[-14].CLK
clk => y_span[-13].CLK
clk => y_span[-12].CLK
clk => y_span[-11].CLK
clk => y_span[-10].CLK
clk => y_span[-9].CLK
clk => y_span[-8].CLK
clk => y_span[-7].CLK
clk => y_span[-6].CLK
clk => y_span[-5].CLK
clk => y_span[-4].CLK
clk => y_span[-3].CLK
clk => y_span[-2].CLK
clk => y_span[-1].CLK
clk => y_span[0].CLK
clk => y_span[1].CLK
clk => y_span[2].CLK
clk => y_span[3].CLK
clk => x_span[-31].CLK
clk => x_span[-30].CLK
clk => x_span[-29].CLK
clk => x_span[-28].CLK
clk => x_span[-27].CLK
clk => x_span[-26].CLK
clk => x_span[-25].CLK
clk => x_span[-24].CLK
clk => x_span[-23].CLK
clk => x_span[-22].CLK
clk => x_span[-21].CLK
clk => x_span[-20].CLK
clk => x_span[-19].CLK
clk => x_span[-18].CLK
clk => x_span[-17].CLK
clk => x_span[-16].CLK
clk => x_span[-15].CLK
clk => x_span[-14].CLK
clk => x_span[-13].CLK
clk => x_span[-12].CLK
clk => x_span[-11].CLK
clk => x_span[-10].CLK
clk => x_span[-9].CLK
clk => x_span[-8].CLK
clk => x_span[-7].CLK
clk => x_span[-6].CLK
clk => x_span[-5].CLK
clk => x_span[-4].CLK
clk => x_span[-3].CLK
clk => x_span[-2].CLK
clk => x_span[-1].CLK
clk => x_span[0].CLK
clk => x_span[1].CLK
clk => x_span[2].CLK
clk => x_span[3].CLK
clk => h_pixel[-32].CLK
clk => h_pixel[-31].CLK
clk => h_pixel[-30].CLK
clk => h_pixel[-29].CLK
clk => h_pixel[-28].CLK
clk => h_pixel[-27].CLK
clk => h_pixel[-26].CLK
clk => h_pixel[-25].CLK
clk => h_pixel[-24].CLK
clk => h_pixel[-23].CLK
clk => h_pixel[-22].CLK
clk => h_pixel[-21].CLK
clk => h_pixel[-20].CLK
clk => h_pixel[-19].CLK
clk => h_pixel[-18].CLK
clk => h_pixel[-17].CLK
clk => h_pixel[-16].CLK
clk => h_pixel[-15].CLK
clk => h_pixel[-14].CLK
clk => h_pixel[-13].CLK
clk => h_pixel[-12].CLK
clk => h_pixel[-11].CLK
clk => h_pixel[-10].CLK
clk => h_pixel[-9].CLK
clk => h_pixel[-8].CLK
clk => h_pixel[-7].CLK
clk => h_pixel[-6].CLK
clk => h_pixel[-5].CLK
clk => h_pixel[-4].CLK
clk => h_pixel[-3].CLK
clk => h_pixel[-2].CLK
clk => h_pixel[-1].CLK
clk => h_pixel[0].CLK
clk => h_pixel[1].CLK
clk => h_pixel[2].CLK
clk => h_pixel[3].CLK
clk => w_pixel[-32].CLK
clk => w_pixel[-31].CLK
clk => w_pixel[-30].CLK
clk => w_pixel[-29].CLK
clk => w_pixel[-28].CLK
clk => w_pixel[-27].CLK
clk => w_pixel[-26].CLK
clk => w_pixel[-25].CLK
clk => w_pixel[-24].CLK
clk => w_pixel[-23].CLK
clk => w_pixel[-22].CLK
clk => w_pixel[-21].CLK
clk => w_pixel[-20].CLK
clk => w_pixel[-19].CLK
clk => w_pixel[-18].CLK
clk => w_pixel[-17].CLK
clk => w_pixel[-16].CLK
clk => w_pixel[-15].CLK
clk => w_pixel[-14].CLK
clk => w_pixel[-13].CLK
clk => w_pixel[-12].CLK
clk => w_pixel[-11].CLK
clk => w_pixel[-10].CLK
clk => w_pixel[-9].CLK
clk => w_pixel[-8].CLK
clk => w_pixel[-7].CLK
clk => w_pixel[-6].CLK
clk => w_pixel[-5].CLK
clk => w_pixel[-4].CLK
clk => w_pixel[-3].CLK
clk => w_pixel[-2].CLK
clk => w_pixel[-1].CLK
clk => w_pixel[0].CLK
clk => w_pixel[1].CLK
clk => w_pixel[2].CLK
clk => w_pixel[3].CLK
clk => y_int_const[-32].CLK
clk => y_int_const[-31].CLK
clk => y_int_const[-30].CLK
clk => y_int_const[-29].CLK
clk => y_int_const[-28].CLK
clk => y_int_const[-27].CLK
clk => y_int_const[-26].CLK
clk => y_int_const[-25].CLK
clk => y_int_const[-24].CLK
clk => y_int_const[-23].CLK
clk => y_int_const[-22].CLK
clk => y_int_const[-21].CLK
clk => y_int_const[-20].CLK
clk => y_int_const[-19].CLK
clk => y_int_const[-18].CLK
clk => y_int_const[-17].CLK
clk => y_int_const[-16].CLK
clk => y_int_const[-15].CLK
clk => y_int_const[-14].CLK
clk => y_int_const[-13].CLK
clk => y_int_const[-12].CLK
clk => y_int_const[-11].CLK
clk => y_int_const[-10].CLK
clk => y_int_const[-9].CLK
clk => y_int_const[-8].CLK
clk => y_int_const[-7].CLK
clk => y_int_const[-6].CLK
clk => y_int_const[-5].CLK
clk => y_int_const[-4].CLK
clk => y_int_const[-3].CLK
clk => y_int_const[-2].CLK
clk => y_int_const[-1].CLK
clk => y_int_const[0].CLK
clk => y_int_const[1].CLK
clk => y_int_const[2].CLK
clk => y_int_const[3].CLK
clk => x_int_const[-32].CLK
clk => x_int_const[-31].CLK
clk => x_int_const[-30].CLK
clk => x_int_const[-29].CLK
clk => x_int_const[-28].CLK
clk => x_int_const[-27].CLK
clk => x_int_const[-26].CLK
clk => x_int_const[-25].CLK
clk => x_int_const[-24].CLK
clk => x_int_const[-23].CLK
clk => x_int_const[-22].CLK
clk => x_int_const[-21].CLK
clk => x_int_const[-20].CLK
clk => x_int_const[-19].CLK
clk => x_int_const[-18].CLK
clk => x_int_const[-17].CLK
clk => x_int_const[-16].CLK
clk => x_int_const[-15].CLK
clk => x_int_const[-14].CLK
clk => x_int_const[-13].CLK
clk => x_int_const[-12].CLK
clk => x_int_const[-11].CLK
clk => x_int_const[-10].CLK
clk => x_int_const[-9].CLK
clk => x_int_const[-8].CLK
clk => x_int_const[-7].CLK
clk => x_int_const[-6].CLK
clk => x_int_const[-5].CLK
clk => x_int_const[-4].CLK
clk => x_int_const[-3].CLK
clk => x_int_const[-2].CLK
clk => x_int_const[-1].CLK
clk => x_int_const[0].CLK
clk => x_int_const[1].CLK
clk => x_int_const[2].CLK
clk => x_int_const[3].CLK
clk => cur_state~6.DATAIN
rst => x_int_const.OUTPUTSELECT
rst => x_int_const.OUTPUTSELECT
rst => x_int_const.OUTPUTSELECT
rst => x_int_const.OUTPUTSELECT
rst => x_int_const.OUTPUTSELECT
rst => x_int_const.OUTPUTSELECT
rst => x_int_const.OUTPUTSELECT
rst => x_int_const.OUTPUTSELECT
rst => x_int_const.OUTPUTSELECT
rst => x_int_const.OUTPUTSELECT
rst => x_int_const.OUTPUTSELECT
rst => x_int_const.OUTPUTSELECT
rst => x_int_const.OUTPUTSELECT
rst => x_int_const.OUTPUTSELECT
rst => x_int_const.OUTPUTSELECT
rst => x_int_const.OUTPUTSELECT
rst => x_int_const.OUTPUTSELECT
rst => x_int_const.OUTPUTSELECT
rst => x_int_const.OUTPUTSELECT
rst => x_int_const.OUTPUTSELECT
rst => x_int_const.OUTPUTSELECT
rst => x_int_const.OUTPUTSELECT
rst => x_int_const.OUTPUTSELECT
rst => x_int_const.OUTPUTSELECT
rst => x_int_const.OUTPUTSELECT
rst => x_int_const.OUTPUTSELECT
rst => x_int_const.OUTPUTSELECT
rst => x_int_const.OUTPUTSELECT
rst => x_int_const.OUTPUTSELECT
rst => x_int_const.OUTPUTSELECT
rst => x_int_const.OUTPUTSELECT
rst => x_int_const.OUTPUTSELECT
rst => x_int_const.OUTPUTSELECT
rst => x_int_const.OUTPUTSELECT
rst => x_int_const.OUTPUTSELECT
rst => x_int_const.OUTPUTSELECT
rst => y_int_const.OUTPUTSELECT
rst => y_int_const.OUTPUTSELECT
rst => y_int_const.OUTPUTSELECT
rst => y_int_const.OUTPUTSELECT
rst => y_int_const.OUTPUTSELECT
rst => y_int_const.OUTPUTSELECT
rst => y_int_const.OUTPUTSELECT
rst => y_int_const.OUTPUTSELECT
rst => y_int_const.OUTPUTSELECT
rst => y_int_const.OUTPUTSELECT
rst => y_int_const.OUTPUTSELECT
rst => y_int_const.OUTPUTSELECT
rst => y_int_const.OUTPUTSELECT
rst => y_int_const.OUTPUTSELECT
rst => y_int_const.OUTPUTSELECT
rst => y_int_const.OUTPUTSELECT
rst => y_int_const.OUTPUTSELECT
rst => y_int_const.OUTPUTSELECT
rst => y_int_const.OUTPUTSELECT
rst => y_int_const.OUTPUTSELECT
rst => y_int_const.OUTPUTSELECT
rst => y_int_const.OUTPUTSELECT
rst => y_int_const.OUTPUTSELECT
rst => y_int_const.OUTPUTSELECT
rst => y_int_const.OUTPUTSELECT
rst => y_int_const.OUTPUTSELECT
rst => y_int_const.OUTPUTSELECT
rst => y_int_const.OUTPUTSELECT
rst => y_int_const.OUTPUTSELECT
rst => y_int_const.OUTPUTSELECT
rst => y_int_const.OUTPUTSELECT
rst => y_int_const.OUTPUTSELECT
rst => y_int_const.OUTPUTSELECT
rst => y_int_const.OUTPUTSELECT
rst => y_int_const.OUTPUTSELECT
rst => y_int_const.OUTPUTSELECT
rst => w_pixel.OUTPUTSELECT
rst => w_pixel.OUTPUTSELECT
rst => w_pixel.OUTPUTSELECT
rst => w_pixel.OUTPUTSELECT
rst => w_pixel.OUTPUTSELECT
rst => w_pixel.OUTPUTSELECT
rst => w_pixel.OUTPUTSELECT
rst => w_pixel.OUTPUTSELECT
rst => w_pixel.OUTPUTSELECT
rst => w_pixel.OUTPUTSELECT
rst => w_pixel.OUTPUTSELECT
rst => w_pixel.OUTPUTSELECT
rst => w_pixel.OUTPUTSELECT
rst => w_pixel.OUTPUTSELECT
rst => w_pixel.OUTPUTSELECT
rst => w_pixel.OUTPUTSELECT
rst => w_pixel.OUTPUTSELECT
rst => w_pixel.OUTPUTSELECT
rst => w_pixel.OUTPUTSELECT
rst => w_pixel.OUTPUTSELECT
rst => w_pixel.OUTPUTSELECT
rst => w_pixel.OUTPUTSELECT
rst => w_pixel.OUTPUTSELECT
rst => w_pixel.OUTPUTSELECT
rst => w_pixel.OUTPUTSELECT
rst => w_pixel.OUTPUTSELECT
rst => w_pixel.OUTPUTSELECT
rst => w_pixel.OUTPUTSELECT
rst => w_pixel.OUTPUTSELECT
rst => w_pixel.OUTPUTSELECT
rst => w_pixel.OUTPUTSELECT
rst => w_pixel.OUTPUTSELECT
rst => w_pixel.OUTPUTSELECT
rst => w_pixel.OUTPUTSELECT
rst => w_pixel.OUTPUTSELECT
rst => w_pixel.OUTPUTSELECT
rst => h_pixel.OUTPUTSELECT
rst => h_pixel.OUTPUTSELECT
rst => h_pixel.OUTPUTSELECT
rst => h_pixel.OUTPUTSELECT
rst => h_pixel.OUTPUTSELECT
rst => h_pixel.OUTPUTSELECT
rst => h_pixel.OUTPUTSELECT
rst => h_pixel.OUTPUTSELECT
rst => h_pixel.OUTPUTSELECT
rst => h_pixel.OUTPUTSELECT
rst => h_pixel.OUTPUTSELECT
rst => h_pixel.OUTPUTSELECT
rst => h_pixel.OUTPUTSELECT
rst => h_pixel.OUTPUTSELECT
rst => h_pixel.OUTPUTSELECT
rst => h_pixel.OUTPUTSELECT
rst => h_pixel.OUTPUTSELECT
rst => h_pixel.OUTPUTSELECT
rst => h_pixel.OUTPUTSELECT
rst => h_pixel.OUTPUTSELECT
rst => h_pixel.OUTPUTSELECT
rst => h_pixel.OUTPUTSELECT
rst => h_pixel.OUTPUTSELECT
rst => h_pixel.OUTPUTSELECT
rst => h_pixel.OUTPUTSELECT
rst => h_pixel.OUTPUTSELECT
rst => h_pixel.OUTPUTSELECT
rst => h_pixel.OUTPUTSELECT
rst => h_pixel.OUTPUTSELECT
rst => h_pixel.OUTPUTSELECT
rst => h_pixel.OUTPUTSELECT
rst => h_pixel.OUTPUTSELECT
rst => h_pixel.OUTPUTSELECT
rst => h_pixel.OUTPUTSELECT
rst => h_pixel.OUTPUTSELECT
rst => h_pixel.OUTPUTSELECT
rst => x_span.OUTPUTSELECT
rst => x_span.OUTPUTSELECT
rst => x_span.OUTPUTSELECT
rst => x_span.OUTPUTSELECT
rst => x_span.OUTPUTSELECT
rst => x_span.OUTPUTSELECT
rst => x_span.OUTPUTSELECT
rst => x_span.OUTPUTSELECT
rst => x_span.OUTPUTSELECT
rst => x_span.OUTPUTSELECT
rst => x_span.OUTPUTSELECT
rst => x_span.OUTPUTSELECT
rst => x_span.OUTPUTSELECT
rst => x_span.OUTPUTSELECT
rst => x_span.OUTPUTSELECT
rst => x_span.OUTPUTSELECT
rst => x_span.OUTPUTSELECT
rst => x_span.OUTPUTSELECT
rst => x_span.OUTPUTSELECT
rst => x_span.OUTPUTSELECT
rst => x_span.OUTPUTSELECT
rst => x_span.OUTPUTSELECT
rst => x_span.OUTPUTSELECT
rst => x_span.OUTPUTSELECT
rst => x_span.OUTPUTSELECT
rst => x_span.OUTPUTSELECT
rst => x_span.OUTPUTSELECT
rst => x_span.OUTPUTSELECT
rst => x_span.OUTPUTSELECT
rst => x_span.OUTPUTSELECT
rst => x_span.OUTPUTSELECT
rst => x_span.OUTPUTSELECT
rst => x_span.OUTPUTSELECT
rst => x_span.OUTPUTSELECT
rst => y_span.OUTPUTSELECT
rst => y_span.OUTPUTSELECT
rst => y_span.OUTPUTSELECT
rst => y_span.OUTPUTSELECT
rst => y_span.OUTPUTSELECT
rst => y_span.OUTPUTSELECT
rst => y_span.OUTPUTSELECT
rst => y_span.OUTPUTSELECT
rst => y_span.OUTPUTSELECT
rst => y_span.OUTPUTSELECT
rst => y_span.OUTPUTSELECT
rst => y_span.OUTPUTSELECT
rst => y_span.OUTPUTSELECT
rst => y_span.OUTPUTSELECT
rst => y_span.OUTPUTSELECT
rst => y_span.OUTPUTSELECT
rst => y_span.OUTPUTSELECT
rst => y_span.OUTPUTSELECT
rst => y_span.OUTPUTSELECT
rst => y_span.OUTPUTSELECT
rst => y_span.OUTPUTSELECT
rst => y_span.OUTPUTSELECT
rst => y_span.OUTPUTSELECT
rst => y_span.OUTPUTSELECT
rst => y_span.OUTPUTSELECT
rst => y_span.OUTPUTSELECT
rst => y_span.OUTPUTSELECT
rst => y_span.OUTPUTSELECT
rst => y_span.OUTPUTSELECT
rst => y_span.OUTPUTSELECT
rst => y_span.OUTPUTSELECT
rst => y_span.OUTPUTSELECT
rst => y_span.OUTPUTSELECT
rst => y_span.OUTPUTSELECT
rst => WE_const.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => x_span[3].ENA
rst => y_span[3].ENA
rst => reset_mandelbrot~reg0.ENA
rst => write_counter[9].ENA
rst => write_counter[8].ENA
rst => write_counter[7].ENA
rst => write_counter[6].ENA
rst => write_counter[5].ENA
rst => write_counter[4].ENA
rst => write_counter[3].ENA
rst => write_counter[2].ENA
rst => write_counter[1].ENA
rst => write_counter[0].ENA
rst => x_counter[9].ENA
rst => x_counter[8].ENA
rst => x_counter[7].ENA
rst => x_counter[6].ENA
rst => x_counter[5].ENA
rst => x_counter[4].ENA
rst => x_counter[3].ENA
rst => x_counter[2].ENA
rst => x_counter[1].ENA
rst => x_counter[0].ENA
rst => y_counter[9].ENA
rst => y_counter[8].ENA
rst => y_counter[7].ENA
rst => y_counter[6].ENA
rst => y_counter[5].ENA
rst => y_counter[4].ENA
rst => y_counter[3].ENA
rst => y_counter[2].ENA
rst => y_counter[1].ENA
rst => y_counter[0].ENA
zoom_mid => process_0.IN0
zoom_l => process_0.IN1
zoom_r => process_0.IN1
done => cur_state.OUTPUTSELECT
done => cur_state.OUTPUTSELECT
done => cur_state.OUTPUTSELECT
done => cur_state.OUTPUTSELECT
done => cur_state.OUTPUTSELECT
done => reset_mandelbrot.DATAA
x_const[0] <= x_int_const[-32].DB_MAX_OUTPUT_PORT_TYPE
x_const[1] <= x_int_const[-31].DB_MAX_OUTPUT_PORT_TYPE
x_const[2] <= x_int_const[-30].DB_MAX_OUTPUT_PORT_TYPE
x_const[3] <= x_int_const[-29].DB_MAX_OUTPUT_PORT_TYPE
x_const[4] <= x_int_const[-28].DB_MAX_OUTPUT_PORT_TYPE
x_const[5] <= x_int_const[-27].DB_MAX_OUTPUT_PORT_TYPE
x_const[6] <= x_int_const[-26].DB_MAX_OUTPUT_PORT_TYPE
x_const[7] <= x_int_const[-25].DB_MAX_OUTPUT_PORT_TYPE
x_const[8] <= x_int_const[-24].DB_MAX_OUTPUT_PORT_TYPE
x_const[9] <= x_int_const[-23].DB_MAX_OUTPUT_PORT_TYPE
x_const[10] <= x_int_const[-22].DB_MAX_OUTPUT_PORT_TYPE
x_const[11] <= x_int_const[-21].DB_MAX_OUTPUT_PORT_TYPE
x_const[12] <= x_int_const[-20].DB_MAX_OUTPUT_PORT_TYPE
x_const[13] <= x_int_const[-19].DB_MAX_OUTPUT_PORT_TYPE
x_const[14] <= x_int_const[-18].DB_MAX_OUTPUT_PORT_TYPE
x_const[15] <= x_int_const[-17].DB_MAX_OUTPUT_PORT_TYPE
x_const[16] <= x_int_const[-16].DB_MAX_OUTPUT_PORT_TYPE
x_const[17] <= x_int_const[-15].DB_MAX_OUTPUT_PORT_TYPE
x_const[18] <= x_int_const[-14].DB_MAX_OUTPUT_PORT_TYPE
x_const[19] <= x_int_const[-13].DB_MAX_OUTPUT_PORT_TYPE
x_const[20] <= x_int_const[-12].DB_MAX_OUTPUT_PORT_TYPE
x_const[21] <= x_int_const[-11].DB_MAX_OUTPUT_PORT_TYPE
x_const[22] <= x_int_const[-10].DB_MAX_OUTPUT_PORT_TYPE
x_const[23] <= x_int_const[-9].DB_MAX_OUTPUT_PORT_TYPE
x_const[24] <= x_int_const[-8].DB_MAX_OUTPUT_PORT_TYPE
x_const[25] <= x_int_const[-7].DB_MAX_OUTPUT_PORT_TYPE
x_const[26] <= x_int_const[-6].DB_MAX_OUTPUT_PORT_TYPE
x_const[27] <= x_int_const[-5].DB_MAX_OUTPUT_PORT_TYPE
x_const[28] <= x_int_const[-4].DB_MAX_OUTPUT_PORT_TYPE
x_const[29] <= x_int_const[-3].DB_MAX_OUTPUT_PORT_TYPE
x_const[30] <= x_int_const[-2].DB_MAX_OUTPUT_PORT_TYPE
x_const[31] <= x_int_const[-1].DB_MAX_OUTPUT_PORT_TYPE
x_const[32] <= x_int_const[0].DB_MAX_OUTPUT_PORT_TYPE
x_const[33] <= x_int_const[1].DB_MAX_OUTPUT_PORT_TYPE
x_const[34] <= x_int_const[2].DB_MAX_OUTPUT_PORT_TYPE
x_const[35] <= x_int_const[3].DB_MAX_OUTPUT_PORT_TYPE
y_const[0] <= y_int_const[-32].DB_MAX_OUTPUT_PORT_TYPE
y_const[1] <= y_int_const[-31].DB_MAX_OUTPUT_PORT_TYPE
y_const[2] <= y_int_const[-30].DB_MAX_OUTPUT_PORT_TYPE
y_const[3] <= y_int_const[-29].DB_MAX_OUTPUT_PORT_TYPE
y_const[4] <= y_int_const[-28].DB_MAX_OUTPUT_PORT_TYPE
y_const[5] <= y_int_const[-27].DB_MAX_OUTPUT_PORT_TYPE
y_const[6] <= y_int_const[-26].DB_MAX_OUTPUT_PORT_TYPE
y_const[7] <= y_int_const[-25].DB_MAX_OUTPUT_PORT_TYPE
y_const[8] <= y_int_const[-24].DB_MAX_OUTPUT_PORT_TYPE
y_const[9] <= y_int_const[-23].DB_MAX_OUTPUT_PORT_TYPE
y_const[10] <= y_int_const[-22].DB_MAX_OUTPUT_PORT_TYPE
y_const[11] <= y_int_const[-21].DB_MAX_OUTPUT_PORT_TYPE
y_const[12] <= y_int_const[-20].DB_MAX_OUTPUT_PORT_TYPE
y_const[13] <= y_int_const[-19].DB_MAX_OUTPUT_PORT_TYPE
y_const[14] <= y_int_const[-18].DB_MAX_OUTPUT_PORT_TYPE
y_const[15] <= y_int_const[-17].DB_MAX_OUTPUT_PORT_TYPE
y_const[16] <= y_int_const[-16].DB_MAX_OUTPUT_PORT_TYPE
y_const[17] <= y_int_const[-15].DB_MAX_OUTPUT_PORT_TYPE
y_const[18] <= y_int_const[-14].DB_MAX_OUTPUT_PORT_TYPE
y_const[19] <= y_int_const[-13].DB_MAX_OUTPUT_PORT_TYPE
y_const[20] <= y_int_const[-12].DB_MAX_OUTPUT_PORT_TYPE
y_const[21] <= y_int_const[-11].DB_MAX_OUTPUT_PORT_TYPE
y_const[22] <= y_int_const[-10].DB_MAX_OUTPUT_PORT_TYPE
y_const[23] <= y_int_const[-9].DB_MAX_OUTPUT_PORT_TYPE
y_const[24] <= y_int_const[-8].DB_MAX_OUTPUT_PORT_TYPE
y_const[25] <= y_int_const[-7].DB_MAX_OUTPUT_PORT_TYPE
y_const[26] <= y_int_const[-6].DB_MAX_OUTPUT_PORT_TYPE
y_const[27] <= y_int_const[-5].DB_MAX_OUTPUT_PORT_TYPE
y_const[28] <= y_int_const[-4].DB_MAX_OUTPUT_PORT_TYPE
y_const[29] <= y_int_const[-3].DB_MAX_OUTPUT_PORT_TYPE
y_const[30] <= y_int_const[-2].DB_MAX_OUTPUT_PORT_TYPE
y_const[31] <= y_int_const[-1].DB_MAX_OUTPUT_PORT_TYPE
y_const[32] <= y_int_const[0].DB_MAX_OUTPUT_PORT_TYPE
y_const[33] <= y_int_const[1].DB_MAX_OUTPUT_PORT_TYPE
y_const[34] <= y_int_const[2].DB_MAX_OUTPUT_PORT_TYPE
y_const[35] <= y_int_const[3].DB_MAX_OUTPUT_PORT_TYPE
x_addr[0] <= x_counter[0].DB_MAX_OUTPUT_PORT_TYPE
x_addr[1] <= x_counter[1].DB_MAX_OUTPUT_PORT_TYPE
x_addr[2] <= x_counter[2].DB_MAX_OUTPUT_PORT_TYPE
x_addr[3] <= x_counter[3].DB_MAX_OUTPUT_PORT_TYPE
x_addr[4] <= x_counter[4].DB_MAX_OUTPUT_PORT_TYPE
x_addr[5] <= x_counter[5].DB_MAX_OUTPUT_PORT_TYPE
x_addr[6] <= x_counter[6].DB_MAX_OUTPUT_PORT_TYPE
x_addr[7] <= x_counter[7].DB_MAX_OUTPUT_PORT_TYPE
x_addr[8] <= x_counter[8].DB_MAX_OUTPUT_PORT_TYPE
x_addr[9] <= x_counter[9].DB_MAX_OUTPUT_PORT_TYPE
y_addr[0] <= y_counter[0].DB_MAX_OUTPUT_PORT_TYPE
y_addr[1] <= y_counter[1].DB_MAX_OUTPUT_PORT_TYPE
y_addr[2] <= y_counter[2].DB_MAX_OUTPUT_PORT_TYPE
y_addr[3] <= y_counter[3].DB_MAX_OUTPUT_PORT_TYPE
y_addr[4] <= y_counter[4].DB_MAX_OUTPUT_PORT_TYPE
y_addr[5] <= y_counter[5].DB_MAX_OUTPUT_PORT_TYPE
y_addr[6] <= y_counter[6].DB_MAX_OUTPUT_PORT_TYPE
y_addr[7] <= y_counter[7].DB_MAX_OUTPUT_PORT_TYPE
y_addr[8] <= y_counter[8].DB_MAX_OUTPUT_PORT_TYPE
y_addr[9] <= y_counter[9].DB_MAX_OUTPUT_PORT_TYPE
write_addr[0] <= write_counter[0].DB_MAX_OUTPUT_PORT_TYPE
write_addr[1] <= write_counter[1].DB_MAX_OUTPUT_PORT_TYPE
write_addr[2] <= write_counter[2].DB_MAX_OUTPUT_PORT_TYPE
write_addr[3] <= write_counter[3].DB_MAX_OUTPUT_PORT_TYPE
write_addr[4] <= write_counter[4].DB_MAX_OUTPUT_PORT_TYPE
write_addr[5] <= write_counter[5].DB_MAX_OUTPUT_PORT_TYPE
write_addr[6] <= write_counter[6].DB_MAX_OUTPUT_PORT_TYPE
write_addr[7] <= write_counter[7].DB_MAX_OUTPUT_PORT_TYPE
write_addr[8] <= write_counter[8].DB_MAX_OUTPUT_PORT_TYPE
write_addr[9] <= write_counter[9].DB_MAX_OUTPUT_PORT_TYPE
WE_const <= WE_const~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset_mandelbrot <= reset_mandelbrot~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fractal|constMem:memX
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
data[32] => altsyncram:altsyncram_component.data_a[32]
data[33] => altsyncram:altsyncram_component.data_a[33]
data[34] => altsyncram:altsyncram_component.data_a[34]
data[35] => altsyncram:altsyncram_component.data_a[35]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdaddress[9] => altsyncram:altsyncram_component.address_b[9]
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wraddress[9] => altsyncram:altsyncram_component.address_a[9]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]
q[9] <= altsyncram:altsyncram_component.q_b[9]
q[10] <= altsyncram:altsyncram_component.q_b[10]
q[11] <= altsyncram:altsyncram_component.q_b[11]
q[12] <= altsyncram:altsyncram_component.q_b[12]
q[13] <= altsyncram:altsyncram_component.q_b[13]
q[14] <= altsyncram:altsyncram_component.q_b[14]
q[15] <= altsyncram:altsyncram_component.q_b[15]
q[16] <= altsyncram:altsyncram_component.q_b[16]
q[17] <= altsyncram:altsyncram_component.q_b[17]
q[18] <= altsyncram:altsyncram_component.q_b[18]
q[19] <= altsyncram:altsyncram_component.q_b[19]
q[20] <= altsyncram:altsyncram_component.q_b[20]
q[21] <= altsyncram:altsyncram_component.q_b[21]
q[22] <= altsyncram:altsyncram_component.q_b[22]
q[23] <= altsyncram:altsyncram_component.q_b[23]
q[24] <= altsyncram:altsyncram_component.q_b[24]
q[25] <= altsyncram:altsyncram_component.q_b[25]
q[26] <= altsyncram:altsyncram_component.q_b[26]
q[27] <= altsyncram:altsyncram_component.q_b[27]
q[28] <= altsyncram:altsyncram_component.q_b[28]
q[29] <= altsyncram:altsyncram_component.q_b[29]
q[30] <= altsyncram:altsyncram_component.q_b[30]
q[31] <= altsyncram:altsyncram_component.q_b[31]
q[32] <= altsyncram:altsyncram_component.q_b[32]
q[33] <= altsyncram:altsyncram_component.q_b[33]
q[34] <= altsyncram:altsyncram_component.q_b[34]
q[35] <= altsyncram:altsyncram_component.q_b[35]


|fractal|constMem:memX|altsyncram:altsyncram_component
wren_a => altsyncram_59p1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_59p1:auto_generated.data_a[0]
data_a[1] => altsyncram_59p1:auto_generated.data_a[1]
data_a[2] => altsyncram_59p1:auto_generated.data_a[2]
data_a[3] => altsyncram_59p1:auto_generated.data_a[3]
data_a[4] => altsyncram_59p1:auto_generated.data_a[4]
data_a[5] => altsyncram_59p1:auto_generated.data_a[5]
data_a[6] => altsyncram_59p1:auto_generated.data_a[6]
data_a[7] => altsyncram_59p1:auto_generated.data_a[7]
data_a[8] => altsyncram_59p1:auto_generated.data_a[8]
data_a[9] => altsyncram_59p1:auto_generated.data_a[9]
data_a[10] => altsyncram_59p1:auto_generated.data_a[10]
data_a[11] => altsyncram_59p1:auto_generated.data_a[11]
data_a[12] => altsyncram_59p1:auto_generated.data_a[12]
data_a[13] => altsyncram_59p1:auto_generated.data_a[13]
data_a[14] => altsyncram_59p1:auto_generated.data_a[14]
data_a[15] => altsyncram_59p1:auto_generated.data_a[15]
data_a[16] => altsyncram_59p1:auto_generated.data_a[16]
data_a[17] => altsyncram_59p1:auto_generated.data_a[17]
data_a[18] => altsyncram_59p1:auto_generated.data_a[18]
data_a[19] => altsyncram_59p1:auto_generated.data_a[19]
data_a[20] => altsyncram_59p1:auto_generated.data_a[20]
data_a[21] => altsyncram_59p1:auto_generated.data_a[21]
data_a[22] => altsyncram_59p1:auto_generated.data_a[22]
data_a[23] => altsyncram_59p1:auto_generated.data_a[23]
data_a[24] => altsyncram_59p1:auto_generated.data_a[24]
data_a[25] => altsyncram_59p1:auto_generated.data_a[25]
data_a[26] => altsyncram_59p1:auto_generated.data_a[26]
data_a[27] => altsyncram_59p1:auto_generated.data_a[27]
data_a[28] => altsyncram_59p1:auto_generated.data_a[28]
data_a[29] => altsyncram_59p1:auto_generated.data_a[29]
data_a[30] => altsyncram_59p1:auto_generated.data_a[30]
data_a[31] => altsyncram_59p1:auto_generated.data_a[31]
data_a[32] => altsyncram_59p1:auto_generated.data_a[32]
data_a[33] => altsyncram_59p1:auto_generated.data_a[33]
data_a[34] => altsyncram_59p1:auto_generated.data_a[34]
data_a[35] => altsyncram_59p1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_59p1:auto_generated.address_a[0]
address_a[1] => altsyncram_59p1:auto_generated.address_a[1]
address_a[2] => altsyncram_59p1:auto_generated.address_a[2]
address_a[3] => altsyncram_59p1:auto_generated.address_a[3]
address_a[4] => altsyncram_59p1:auto_generated.address_a[4]
address_a[5] => altsyncram_59p1:auto_generated.address_a[5]
address_a[6] => altsyncram_59p1:auto_generated.address_a[6]
address_a[7] => altsyncram_59p1:auto_generated.address_a[7]
address_a[8] => altsyncram_59p1:auto_generated.address_a[8]
address_a[9] => altsyncram_59p1:auto_generated.address_a[9]
address_b[0] => altsyncram_59p1:auto_generated.address_b[0]
address_b[1] => altsyncram_59p1:auto_generated.address_b[1]
address_b[2] => altsyncram_59p1:auto_generated.address_b[2]
address_b[3] => altsyncram_59p1:auto_generated.address_b[3]
address_b[4] => altsyncram_59p1:auto_generated.address_b[4]
address_b[5] => altsyncram_59p1:auto_generated.address_b[5]
address_b[6] => altsyncram_59p1:auto_generated.address_b[6]
address_b[7] => altsyncram_59p1:auto_generated.address_b[7]
address_b[8] => altsyncram_59p1:auto_generated.address_b[8]
address_b[9] => altsyncram_59p1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_59p1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_59p1:auto_generated.q_b[0]
q_b[1] <= altsyncram_59p1:auto_generated.q_b[1]
q_b[2] <= altsyncram_59p1:auto_generated.q_b[2]
q_b[3] <= altsyncram_59p1:auto_generated.q_b[3]
q_b[4] <= altsyncram_59p1:auto_generated.q_b[4]
q_b[5] <= altsyncram_59p1:auto_generated.q_b[5]
q_b[6] <= altsyncram_59p1:auto_generated.q_b[6]
q_b[7] <= altsyncram_59p1:auto_generated.q_b[7]
q_b[8] <= altsyncram_59p1:auto_generated.q_b[8]
q_b[9] <= altsyncram_59p1:auto_generated.q_b[9]
q_b[10] <= altsyncram_59p1:auto_generated.q_b[10]
q_b[11] <= altsyncram_59p1:auto_generated.q_b[11]
q_b[12] <= altsyncram_59p1:auto_generated.q_b[12]
q_b[13] <= altsyncram_59p1:auto_generated.q_b[13]
q_b[14] <= altsyncram_59p1:auto_generated.q_b[14]
q_b[15] <= altsyncram_59p1:auto_generated.q_b[15]
q_b[16] <= altsyncram_59p1:auto_generated.q_b[16]
q_b[17] <= altsyncram_59p1:auto_generated.q_b[17]
q_b[18] <= altsyncram_59p1:auto_generated.q_b[18]
q_b[19] <= altsyncram_59p1:auto_generated.q_b[19]
q_b[20] <= altsyncram_59p1:auto_generated.q_b[20]
q_b[21] <= altsyncram_59p1:auto_generated.q_b[21]
q_b[22] <= altsyncram_59p1:auto_generated.q_b[22]
q_b[23] <= altsyncram_59p1:auto_generated.q_b[23]
q_b[24] <= altsyncram_59p1:auto_generated.q_b[24]
q_b[25] <= altsyncram_59p1:auto_generated.q_b[25]
q_b[26] <= altsyncram_59p1:auto_generated.q_b[26]
q_b[27] <= altsyncram_59p1:auto_generated.q_b[27]
q_b[28] <= altsyncram_59p1:auto_generated.q_b[28]
q_b[29] <= altsyncram_59p1:auto_generated.q_b[29]
q_b[30] <= altsyncram_59p1:auto_generated.q_b[30]
q_b[31] <= altsyncram_59p1:auto_generated.q_b[31]
q_b[32] <= altsyncram_59p1:auto_generated.q_b[32]
q_b[33] <= altsyncram_59p1:auto_generated.q_b[33]
q_b[34] <= altsyncram_59p1:auto_generated.q_b[34]
q_b[35] <= altsyncram_59p1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fractal|constMem:memX|altsyncram:altsyncram_component|altsyncram_59p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE


|fractal|constMem:memY
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
data[32] => altsyncram:altsyncram_component.data_a[32]
data[33] => altsyncram:altsyncram_component.data_a[33]
data[34] => altsyncram:altsyncram_component.data_a[34]
data[35] => altsyncram:altsyncram_component.data_a[35]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdaddress[9] => altsyncram:altsyncram_component.address_b[9]
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wraddress[9] => altsyncram:altsyncram_component.address_a[9]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]
q[9] <= altsyncram:altsyncram_component.q_b[9]
q[10] <= altsyncram:altsyncram_component.q_b[10]
q[11] <= altsyncram:altsyncram_component.q_b[11]
q[12] <= altsyncram:altsyncram_component.q_b[12]
q[13] <= altsyncram:altsyncram_component.q_b[13]
q[14] <= altsyncram:altsyncram_component.q_b[14]
q[15] <= altsyncram:altsyncram_component.q_b[15]
q[16] <= altsyncram:altsyncram_component.q_b[16]
q[17] <= altsyncram:altsyncram_component.q_b[17]
q[18] <= altsyncram:altsyncram_component.q_b[18]
q[19] <= altsyncram:altsyncram_component.q_b[19]
q[20] <= altsyncram:altsyncram_component.q_b[20]
q[21] <= altsyncram:altsyncram_component.q_b[21]
q[22] <= altsyncram:altsyncram_component.q_b[22]
q[23] <= altsyncram:altsyncram_component.q_b[23]
q[24] <= altsyncram:altsyncram_component.q_b[24]
q[25] <= altsyncram:altsyncram_component.q_b[25]
q[26] <= altsyncram:altsyncram_component.q_b[26]
q[27] <= altsyncram:altsyncram_component.q_b[27]
q[28] <= altsyncram:altsyncram_component.q_b[28]
q[29] <= altsyncram:altsyncram_component.q_b[29]
q[30] <= altsyncram:altsyncram_component.q_b[30]
q[31] <= altsyncram:altsyncram_component.q_b[31]
q[32] <= altsyncram:altsyncram_component.q_b[32]
q[33] <= altsyncram:altsyncram_component.q_b[33]
q[34] <= altsyncram:altsyncram_component.q_b[34]
q[35] <= altsyncram:altsyncram_component.q_b[35]


|fractal|constMem:memY|altsyncram:altsyncram_component
wren_a => altsyncram_59p1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_59p1:auto_generated.data_a[0]
data_a[1] => altsyncram_59p1:auto_generated.data_a[1]
data_a[2] => altsyncram_59p1:auto_generated.data_a[2]
data_a[3] => altsyncram_59p1:auto_generated.data_a[3]
data_a[4] => altsyncram_59p1:auto_generated.data_a[4]
data_a[5] => altsyncram_59p1:auto_generated.data_a[5]
data_a[6] => altsyncram_59p1:auto_generated.data_a[6]
data_a[7] => altsyncram_59p1:auto_generated.data_a[7]
data_a[8] => altsyncram_59p1:auto_generated.data_a[8]
data_a[9] => altsyncram_59p1:auto_generated.data_a[9]
data_a[10] => altsyncram_59p1:auto_generated.data_a[10]
data_a[11] => altsyncram_59p1:auto_generated.data_a[11]
data_a[12] => altsyncram_59p1:auto_generated.data_a[12]
data_a[13] => altsyncram_59p1:auto_generated.data_a[13]
data_a[14] => altsyncram_59p1:auto_generated.data_a[14]
data_a[15] => altsyncram_59p1:auto_generated.data_a[15]
data_a[16] => altsyncram_59p1:auto_generated.data_a[16]
data_a[17] => altsyncram_59p1:auto_generated.data_a[17]
data_a[18] => altsyncram_59p1:auto_generated.data_a[18]
data_a[19] => altsyncram_59p1:auto_generated.data_a[19]
data_a[20] => altsyncram_59p1:auto_generated.data_a[20]
data_a[21] => altsyncram_59p1:auto_generated.data_a[21]
data_a[22] => altsyncram_59p1:auto_generated.data_a[22]
data_a[23] => altsyncram_59p1:auto_generated.data_a[23]
data_a[24] => altsyncram_59p1:auto_generated.data_a[24]
data_a[25] => altsyncram_59p1:auto_generated.data_a[25]
data_a[26] => altsyncram_59p1:auto_generated.data_a[26]
data_a[27] => altsyncram_59p1:auto_generated.data_a[27]
data_a[28] => altsyncram_59p1:auto_generated.data_a[28]
data_a[29] => altsyncram_59p1:auto_generated.data_a[29]
data_a[30] => altsyncram_59p1:auto_generated.data_a[30]
data_a[31] => altsyncram_59p1:auto_generated.data_a[31]
data_a[32] => altsyncram_59p1:auto_generated.data_a[32]
data_a[33] => altsyncram_59p1:auto_generated.data_a[33]
data_a[34] => altsyncram_59p1:auto_generated.data_a[34]
data_a[35] => altsyncram_59p1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_59p1:auto_generated.address_a[0]
address_a[1] => altsyncram_59p1:auto_generated.address_a[1]
address_a[2] => altsyncram_59p1:auto_generated.address_a[2]
address_a[3] => altsyncram_59p1:auto_generated.address_a[3]
address_a[4] => altsyncram_59p1:auto_generated.address_a[4]
address_a[5] => altsyncram_59p1:auto_generated.address_a[5]
address_a[6] => altsyncram_59p1:auto_generated.address_a[6]
address_a[7] => altsyncram_59p1:auto_generated.address_a[7]
address_a[8] => altsyncram_59p1:auto_generated.address_a[8]
address_a[9] => altsyncram_59p1:auto_generated.address_a[9]
address_b[0] => altsyncram_59p1:auto_generated.address_b[0]
address_b[1] => altsyncram_59p1:auto_generated.address_b[1]
address_b[2] => altsyncram_59p1:auto_generated.address_b[2]
address_b[3] => altsyncram_59p1:auto_generated.address_b[3]
address_b[4] => altsyncram_59p1:auto_generated.address_b[4]
address_b[5] => altsyncram_59p1:auto_generated.address_b[5]
address_b[6] => altsyncram_59p1:auto_generated.address_b[6]
address_b[7] => altsyncram_59p1:auto_generated.address_b[7]
address_b[8] => altsyncram_59p1:auto_generated.address_b[8]
address_b[9] => altsyncram_59p1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_59p1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_59p1:auto_generated.q_b[0]
q_b[1] <= altsyncram_59p1:auto_generated.q_b[1]
q_b[2] <= altsyncram_59p1:auto_generated.q_b[2]
q_b[3] <= altsyncram_59p1:auto_generated.q_b[3]
q_b[4] <= altsyncram_59p1:auto_generated.q_b[4]
q_b[5] <= altsyncram_59p1:auto_generated.q_b[5]
q_b[6] <= altsyncram_59p1:auto_generated.q_b[6]
q_b[7] <= altsyncram_59p1:auto_generated.q_b[7]
q_b[8] <= altsyncram_59p1:auto_generated.q_b[8]
q_b[9] <= altsyncram_59p1:auto_generated.q_b[9]
q_b[10] <= altsyncram_59p1:auto_generated.q_b[10]
q_b[11] <= altsyncram_59p1:auto_generated.q_b[11]
q_b[12] <= altsyncram_59p1:auto_generated.q_b[12]
q_b[13] <= altsyncram_59p1:auto_generated.q_b[13]
q_b[14] <= altsyncram_59p1:auto_generated.q_b[14]
q_b[15] <= altsyncram_59p1:auto_generated.q_b[15]
q_b[16] <= altsyncram_59p1:auto_generated.q_b[16]
q_b[17] <= altsyncram_59p1:auto_generated.q_b[17]
q_b[18] <= altsyncram_59p1:auto_generated.q_b[18]
q_b[19] <= altsyncram_59p1:auto_generated.q_b[19]
q_b[20] <= altsyncram_59p1:auto_generated.q_b[20]
q_b[21] <= altsyncram_59p1:auto_generated.q_b[21]
q_b[22] <= altsyncram_59p1:auto_generated.q_b[22]
q_b[23] <= altsyncram_59p1:auto_generated.q_b[23]
q_b[24] <= altsyncram_59p1:auto_generated.q_b[24]
q_b[25] <= altsyncram_59p1:auto_generated.q_b[25]
q_b[26] <= altsyncram_59p1:auto_generated.q_b[26]
q_b[27] <= altsyncram_59p1:auto_generated.q_b[27]
q_b[28] <= altsyncram_59p1:auto_generated.q_b[28]
q_b[29] <= altsyncram_59p1:auto_generated.q_b[29]
q_b[30] <= altsyncram_59p1:auto_generated.q_b[30]
q_b[31] <= altsyncram_59p1:auto_generated.q_b[31]
q_b[32] <= altsyncram_59p1:auto_generated.q_b[32]
q_b[33] <= altsyncram_59p1:auto_generated.q_b[33]
q_b[34] <= altsyncram_59p1:auto_generated.q_b[34]
q_b[35] <= altsyncram_59p1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fractal|constMem:memY|altsyncram:altsyncram_component|altsyncram_59p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE


|fractal|mandelbrot:math
x_const_in[0] => Add3.IN76
x_const_in[1] => Add3.IN75
x_const_in[2] => Add3.IN74
x_const_in[3] => Add3.IN73
x_const_in[4] => Add3.IN72
x_const_in[5] => Add3.IN71
x_const_in[6] => Add3.IN70
x_const_in[7] => Add3.IN69
x_const_in[8] => Add3.IN68
x_const_in[9] => Add3.IN67
x_const_in[10] => Add3.IN66
x_const_in[11] => Add3.IN65
x_const_in[12] => Add3.IN64
x_const_in[13] => Add3.IN63
x_const_in[14] => Add3.IN62
x_const_in[15] => Add3.IN61
x_const_in[16] => Add3.IN60
x_const_in[17] => Add3.IN59
x_const_in[18] => Add3.IN58
x_const_in[19] => Add3.IN57
x_const_in[20] => Add3.IN56
x_const_in[21] => Add3.IN55
x_const_in[22] => Add3.IN54
x_const_in[23] => Add3.IN53
x_const_in[24] => Add3.IN52
x_const_in[25] => Add3.IN51
x_const_in[26] => Add3.IN50
x_const_in[27] => Add3.IN49
x_const_in[28] => Add3.IN48
x_const_in[29] => Add3.IN47
x_const_in[30] => Add3.IN46
x_const_in[31] => Add3.IN45
x_const_in[32] => Add3.IN44
x_const_in[33] => Add3.IN43
x_const_in[34] => Add3.IN42
x_const_in[35] => Add3.IN39
x_const_in[35] => Add3.IN40
x_const_in[35] => Add3.IN41
y_const_in[0] => Add4.IN82
y_const_in[1] => Add4.IN81
y_const_in[2] => Add4.IN80
y_const_in[3] => Add4.IN79
y_const_in[4] => Add4.IN78
y_const_in[5] => Add4.IN77
y_const_in[6] => Add4.IN76
y_const_in[7] => Add4.IN75
y_const_in[8] => Add4.IN74
y_const_in[9] => Add4.IN73
y_const_in[10] => Add4.IN72
y_const_in[11] => Add4.IN71
y_const_in[12] => Add4.IN70
y_const_in[13] => Add4.IN69
y_const_in[14] => Add4.IN68
y_const_in[15] => Add4.IN67
y_const_in[16] => Add4.IN66
y_const_in[17] => Add4.IN65
y_const_in[18] => Add4.IN64
y_const_in[19] => Add4.IN63
y_const_in[20] => Add4.IN62
y_const_in[21] => Add4.IN61
y_const_in[22] => Add4.IN60
y_const_in[23] => Add4.IN59
y_const_in[24] => Add4.IN58
y_const_in[25] => Add4.IN57
y_const_in[26] => Add4.IN56
y_const_in[27] => Add4.IN55
y_const_in[28] => Add4.IN54
y_const_in[29] => Add4.IN53
y_const_in[30] => Add4.IN52
y_const_in[31] => Add4.IN51
y_const_in[32] => Add4.IN50
y_const_in[33] => Add4.IN49
y_const_in[34] => Add4.IN48
y_const_in[35] => Add4.IN42
y_const_in[35] => Add4.IN43
y_const_in[35] => Add4.IN44
y_const_in[35] => Add4.IN45
y_const_in[35] => Add4.IN46
y_const_in[35] => Add4.IN47
clk => HEX1[0]~reg0.CLK
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => i[5].CLK
clk => i[6].CLK
clk => i[7].CLK
clk => i[8].CLK
clk => i[9].CLK
clk => i[10].CLK
clk => i[11].CLK
clk => i[12].CLK
clk => i[13].CLK
clk => i[14].CLK
clk => i[15].CLK
clk => i[16].CLK
clk => i[17].CLK
clk => i[18].CLK
clk => i[19].CLK
clk => i[20].CLK
clk => i[21].CLK
clk => i[22].CLK
clk => i[23].CLK
clk => i[24].CLK
clk => i[25].CLK
clk => i[26].CLK
clk => i[27].CLK
clk => i[28].CLK
clk => i[29].CLK
clk => i[30].CLK
clk => i[31].CLK
clk => escape~reg0.CLK
clk => y[-32].CLK
clk => y[-31].CLK
clk => y[-30].CLK
clk => y[-29].CLK
clk => y[-28].CLK
clk => y[-27].CLK
clk => y[-26].CLK
clk => y[-25].CLK
clk => y[-24].CLK
clk => y[-23].CLK
clk => y[-22].CLK
clk => y[-21].CLK
clk => y[-20].CLK
clk => y[-19].CLK
clk => y[-18].CLK
clk => y[-17].CLK
clk => y[-16].CLK
clk => y[-15].CLK
clk => y[-14].CLK
clk => y[-13].CLK
clk => y[-12].CLK
clk => y[-11].CLK
clk => y[-10].CLK
clk => y[-9].CLK
clk => y[-8].CLK
clk => y[-7].CLK
clk => y[-6].CLK
clk => y[-5].CLK
clk => y[-4].CLK
clk => y[-3].CLK
clk => y[-2].CLK
clk => y[-1].CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => x[-32].CLK
clk => x[-31].CLK
clk => x[-30].CLK
clk => x[-29].CLK
clk => x[-28].CLK
clk => x[-27].CLK
clk => x[-26].CLK
clk => x[-25].CLK
clk => x[-24].CLK
clk => x[-23].CLK
clk => x[-22].CLK
clk => x[-21].CLK
clk => x[-20].CLK
clk => x[-19].CLK
clk => x[-18].CLK
clk => x[-17].CLK
clk => x[-16].CLK
clk => x[-15].CLK
clk => x[-14].CLK
clk => x[-13].CLK
clk => x[-12].CLK
clk => x[-11].CLK
clk => x[-10].CLK
clk => x[-9].CLK
clk => x[-8].CLK
clk => x[-7].CLK
clk => x[-6].CLK
clk => x[-5].CLK
clk => x[-4].CLK
clk => x[-3].CLK
clk => x[-2].CLK
clk => x[-1].CLK
clk => x[0].CLK
clk => x[1].CLK
clk => x[2].CLK
clk => x[3].CLK
clk => done~reg0.CLK
rst => x.OUTPUTSELECT
rst => x.OUTPUTSELECT
rst => x.OUTPUTSELECT
rst => x.OUTPUTSELECT
rst => x.OUTPUTSELECT
rst => x.OUTPUTSELECT
rst => x.OUTPUTSELECT
rst => x.OUTPUTSELECT
rst => x.OUTPUTSELECT
rst => x.OUTPUTSELECT
rst => x.OUTPUTSELECT
rst => x.OUTPUTSELECT
rst => x.OUTPUTSELECT
rst => x.OUTPUTSELECT
rst => x.OUTPUTSELECT
rst => x.OUTPUTSELECT
rst => x.OUTPUTSELECT
rst => x.OUTPUTSELECT
rst => x.OUTPUTSELECT
rst => x.OUTPUTSELECT
rst => x.OUTPUTSELECT
rst => x.OUTPUTSELECT
rst => x.OUTPUTSELECT
rst => x.OUTPUTSELECT
rst => x.OUTPUTSELECT
rst => x.OUTPUTSELECT
rst => x.OUTPUTSELECT
rst => x.OUTPUTSELECT
rst => x.OUTPUTSELECT
rst => x.OUTPUTSELECT
rst => x.OUTPUTSELECT
rst => x.OUTPUTSELECT
rst => x.OUTPUTSELECT
rst => x.OUTPUTSELECT
rst => x.OUTPUTSELECT
rst => x.OUTPUTSELECT
rst => y.OUTPUTSELECT
rst => y.OUTPUTSELECT
rst => y.OUTPUTSELECT
rst => y.OUTPUTSELECT
rst => y.OUTPUTSELECT
rst => y.OUTPUTSELECT
rst => y.OUTPUTSELECT
rst => y.OUTPUTSELECT
rst => y.OUTPUTSELECT
rst => y.OUTPUTSELECT
rst => y.OUTPUTSELECT
rst => y.OUTPUTSELECT
rst => y.OUTPUTSELECT
rst => y.OUTPUTSELECT
rst => y.OUTPUTSELECT
rst => y.OUTPUTSELECT
rst => y.OUTPUTSELECT
rst => y.OUTPUTSELECT
rst => y.OUTPUTSELECT
rst => y.OUTPUTSELECT
rst => y.OUTPUTSELECT
rst => y.OUTPUTSELECT
rst => y.OUTPUTSELECT
rst => y.OUTPUTSELECT
rst => y.OUTPUTSELECT
rst => y.OUTPUTSELECT
rst => y.OUTPUTSELECT
rst => y.OUTPUTSELECT
rst => y.OUTPUTSELECT
rst => y.OUTPUTSELECT
rst => y.OUTPUTSELECT
rst => y.OUTPUTSELECT
rst => y.OUTPUTSELECT
rst => y.OUTPUTSELECT
rst => y.OUTPUTSELECT
rst => y.OUTPUTSELECT
rst => escape.OUTPUTSELECT
rst => i.OUTPUTSELECT
rst => i.OUTPUTSELECT
rst => i.OUTPUTSELECT
rst => i.OUTPUTSELECT
rst => i.OUTPUTSELECT
rst => i.OUTPUTSELECT
rst => i.OUTPUTSELECT
rst => i.OUTPUTSELECT
rst => i.OUTPUTSELECT
rst => i.OUTPUTSELECT
rst => i.OUTPUTSELECT
rst => i.OUTPUTSELECT
rst => i.OUTPUTSELECT
rst => i.OUTPUTSELECT
rst => i.OUTPUTSELECT
rst => i.OUTPUTSELECT
rst => i.OUTPUTSELECT
rst => i.OUTPUTSELECT
rst => i.OUTPUTSELECT
rst => i.OUTPUTSELECT
rst => i.OUTPUTSELECT
rst => i.OUTPUTSELECT
rst => i.OUTPUTSELECT
rst => i.OUTPUTSELECT
rst => i.OUTPUTSELECT
rst => i.OUTPUTSELECT
rst => i.OUTPUTSELECT
rst => i.OUTPUTSELECT
rst => i.OUTPUTSELECT
rst => i.OUTPUTSELECT
rst => i.OUTPUTSELECT
rst => i.OUTPUTSELECT
rst => done.OUTPUTSELECT
rst => HEX1[0]~reg0.ENA
escape <= escape~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[0] <= HEX1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] <= <GND>
HEX1[2] <= <GND>
HEX1[3] <= <GND>
HEX1[4] <= <GND>
HEX1[5] <= <GND>
HEX1[6] <= <GND>
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fractal|memory_control:memCtrl
clk => VGA:vga0.clk
clk => LB_N~reg0.CLK
clk => UB_N~reg0.CLK
clk => HEX0[0]~reg0.CLK
clk => ub.CLK
clk => WE_out~reg0.CLK
clk => addr_write[0].CLK
clk => addr_write[1].CLK
clk => addr_write[2].CLK
clk => addr_write[3].CLK
clk => addr_write[4].CLK
clk => addr_write[5].CLK
clk => addr_write[6].CLK
clk => addr_write[7].CLK
clk => addr_write[8].CLK
clk => addr_write[9].CLK
clk => addr_write[10].CLK
clk => addr_write[11].CLK
clk => addr_write[12].CLK
clk => addr_write[13].CLK
clk => addr_write[14].CLK
clk => addr_write[15].CLK
clk => addr_write[16].CLK
clk => addr_write[17].CLK
clk => addr_read[0].CLK
clk => addr_read[1].CLK
clk => addr_read[2].CLK
clk => addr_read[3].CLK
clk => addr_read[4].CLK
clk => addr_read[5].CLK
clk => addr_read[6].CLK
clk => addr_read[7].CLK
clk => addr_read[8].CLK
clk => addr_read[9].CLK
clk => addr_read[10].CLK
clk => addr_read[11].CLK
clk => addr_read[12].CLK
clk => addr_read[13].CLK
clk => addr_read[14].CLK
clk => addr_read[15].CLK
clk => addr_read[16].CLK
clk => addr_read[17].CLK
rst => addr_read.OUTPUTSELECT
rst => addr_read.OUTPUTSELECT
rst => addr_read.OUTPUTSELECT
rst => addr_read.OUTPUTSELECT
rst => addr_read.OUTPUTSELECT
rst => addr_read.OUTPUTSELECT
rst => addr_read.OUTPUTSELECT
rst => addr_read.OUTPUTSELECT
rst => addr_read.OUTPUTSELECT
rst => addr_read.OUTPUTSELECT
rst => addr_read.OUTPUTSELECT
rst => addr_read.OUTPUTSELECT
rst => addr_read.OUTPUTSELECT
rst => addr_read.OUTPUTSELECT
rst => addr_read.OUTPUTSELECT
rst => addr_read.OUTPUTSELECT
rst => addr_read.OUTPUTSELECT
rst => addr_read.OUTPUTSELECT
rst => addr_write.OUTPUTSELECT
rst => addr_write.OUTPUTSELECT
rst => addr_write.OUTPUTSELECT
rst => addr_write.OUTPUTSELECT
rst => addr_write.OUTPUTSELECT
rst => addr_write.OUTPUTSELECT
rst => addr_write.OUTPUTSELECT
rst => addr_write.OUTPUTSELECT
rst => addr_write.OUTPUTSELECT
rst => addr_write.OUTPUTSELECT
rst => addr_write.OUTPUTSELECT
rst => addr_write.OUTPUTSELECT
rst => addr_write.OUTPUTSELECT
rst => addr_write.OUTPUTSELECT
rst => addr_write.OUTPUTSELECT
rst => addr_write.OUTPUTSELECT
rst => addr_write.OUTPUTSELECT
rst => addr_write.OUTPUTSELECT
rst => WE_out.OUTPUTSELECT
rst => ub.OUTPUTSELECT
rst => VGA:vga0.rst
rst => UB_N~reg0.ENA
rst => LB_N~reg0.ENA
done => addr_write.OUTPUTSELECT
done => addr_write.OUTPUTSELECT
done => addr_write.OUTPUTSELECT
done => addr_write.OUTPUTSELECT
done => addr_write.OUTPUTSELECT
done => addr_write.OUTPUTSELECT
done => addr_write.OUTPUTSELECT
done => addr_write.OUTPUTSELECT
done => addr_write.OUTPUTSELECT
done => addr_write.OUTPUTSELECT
done => addr_write.OUTPUTSELECT
done => addr_write.OUTPUTSELECT
done => addr_write.OUTPUTSELECT
done => addr_write.OUTPUTSELECT
done => addr_write.OUTPUTSELECT
done => addr_write.OUTPUTSELECT
done => addr_write.OUTPUTSELECT
done => addr_write.OUTPUTSELECT
done => addr_read.OUTPUTSELECT
done => addr_read.OUTPUTSELECT
done => addr_read.OUTPUTSELECT
done => addr_read.OUTPUTSELECT
done => addr_read.OUTPUTSELECT
done => addr_read.OUTPUTSELECT
done => addr_read.OUTPUTSELECT
done => addr_read.OUTPUTSELECT
done => addr_read.OUTPUTSELECT
done => addr_read.OUTPUTSELECT
done => addr_read.OUTPUTSELECT
done => addr_read.OUTPUTSELECT
done => addr_read.OUTPUTSELECT
done => addr_read.OUTPUTSELECT
done => addr_read.OUTPUTSELECT
done => addr_read.OUTPUTSELECT
done => addr_read.OUTPUTSELECT
done => addr_read.OUTPUTSELECT
done => VGA:vga0.data
done => data_mem[0].OE
done => data_mem[1].OE
done => data_mem[2].OE
done => data_mem[3].OE
done => data_mem[4].OE
done => data_mem[5].OE
done => data_mem[6].OE
done => data_mem[7].OE
done => data_mem[8].OE
done => data_mem[9].OE
done => data_mem[10].OE
done => data_mem[11].OE
done => data_mem[12].OE
done => data_mem[13].OE
done => data_mem[14].OE
done => data_mem[15].OE
done => addr_out.OUTPUTSELECT
done => addr_out.OUTPUTSELECT
done => addr_out.OUTPUTSELECT
done => addr_out.OUTPUTSELECT
done => addr_out.OUTPUTSELECT
done => addr_out.OUTPUTSELECT
done => addr_out.OUTPUTSELECT
done => addr_out.OUTPUTSELECT
done => addr_out.OUTPUTSELECT
done => addr_out.OUTPUTSELECT
done => addr_out.OUTPUTSELECT
done => addr_out.OUTPUTSELECT
done => addr_out.OUTPUTSELECT
done => addr_out.OUTPUTSELECT
done => addr_out.OUTPUTSELECT
done => addr_out.OUTPUTSELECT
done => addr_out.OUTPUTSELECT
done => addr_out.OUTPUTSELECT
done => WE_out.DATAA
data_in <= <GND>
data_mem[0] <> data_mem[0]
data_mem[1] <> data_mem[1]
data_mem[2] <> data_mem[2]
data_mem[3] <> data_mem[3]
data_mem[4] <> data_mem[4]
data_mem[5] <> data_mem[5]
data_mem[6] <> data_mem[6]
data_mem[7] <> data_mem[7]
data_mem[8] <> data_mem[8]
data_mem[9] <> data_mem[9]
data_mem[10] <> data_mem[10]
data_mem[11] <> data_mem[11]
data_mem[12] <> data_mem[12]
data_mem[13] <> data_mem[13]
data_mem[14] <> data_mem[14]
data_mem[15] <> data_mem[15]
addr_out[0] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[1] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[2] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[3] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[4] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[5] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[6] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[7] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[8] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[9] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[10] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[11] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[12] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[13] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[14] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[15] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[16] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[17] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
WE_out <= WE_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
LB_N <= LB_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
UB_N <= UB_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= VGA:vga0.VGA_R[0]
VGA_R[1] <= VGA:vga0.VGA_R[1]
VGA_R[2] <= VGA:vga0.VGA_R[2]
VGA_R[3] <= VGA:vga0.VGA_R[3]
VGA_G[0] <= VGA:vga0.VGA_G[0]
VGA_G[1] <= VGA:vga0.VGA_G[1]
VGA_G[2] <= VGA:vga0.VGA_G[2]
VGA_G[3] <= VGA:vga0.VGA_G[3]
VGA_B[0] <= VGA:vga0.VGA_B[0]
VGA_B[1] <= VGA:vga0.VGA_B[1]
VGA_B[2] <= VGA:vga0.VGA_B[2]
VGA_B[3] <= VGA:vga0.VGA_B[3]
HEX0[0] <= HEX0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= <GND>
HEX0[2] <= <GND>
HEX0[3] <= <GND>
HEX0[4] <= <GND>
HEX0[5] <= <GND>
HEX0[6] <= <GND>
VGA_HS <= VGA:vga0.VGA_HS
VGA_VS <= VGA:vga0.VGA_VS


|fractal|memory_control:memCtrl|VGA:vga0
clk => VGA_B[0]~reg0.CLK
clk => VGA_B[1]~reg0.CLK
clk => VGA_B[2]~reg0.CLK
clk => VGA_B[3]~reg0.CLK
clk => VGA_G[0]~reg0.CLK
clk => VGA_G[1]~reg0.CLK
clk => VGA_G[2]~reg0.CLK
clk => VGA_G[3]~reg0.CLK
clk => VGA_R[0]~reg0.CLK
clk => VGA_R[1]~reg0.CLK
clk => VGA_R[2]~reg0.CLK
clk => VGA_R[3]~reg0.CLK
clk => int_vs.CLK
clk => int_hs.CLK
clk => Vcount[0].CLK
clk => Vcount[1].CLK
clk => Vcount[2].CLK
clk => Vcount[3].CLK
clk => Vcount[4].CLK
clk => Vcount[5].CLK
clk => Vcount[6].CLK
clk => Vcount[7].CLK
clk => Vcount[8].CLK
clk => Vcount[9].CLK
clk => Vcount[10].CLK
clk => Hcount[0].CLK
clk => Hcount[1].CLK
clk => Hcount[2].CLK
clk => Hcount[3].CLK
clk => Hcount[4].CLK
clk => Hcount[5].CLK
clk => Hcount[6].CLK
clk => Hcount[7].CLK
clk => Hcount[8].CLK
clk => Hcount[9].CLK
clk => Hcount[10].CLK
rst => Hcount.OUTPUTSELECT
rst => Hcount.OUTPUTSELECT
rst => Hcount.OUTPUTSELECT
rst => Hcount.OUTPUTSELECT
rst => Hcount.OUTPUTSELECT
rst => Hcount.OUTPUTSELECT
rst => Hcount.OUTPUTSELECT
rst => Hcount.OUTPUTSELECT
rst => Hcount.OUTPUTSELECT
rst => Hcount.OUTPUTSELECT
rst => Hcount.OUTPUTSELECT
rst => Vcount.OUTPUTSELECT
rst => Vcount.OUTPUTSELECT
rst => Vcount.OUTPUTSELECT
rst => Vcount.OUTPUTSELECT
rst => Vcount.OUTPUTSELECT
rst => Vcount.OUTPUTSELECT
rst => Vcount.OUTPUTSELECT
rst => Vcount.OUTPUTSELECT
rst => Vcount.OUTPUTSELECT
rst => Vcount.OUTPUTSELECT
rst => Vcount.OUTPUTSELECT
rst => int_hs.OUTPUTSELECT
rst => int_vs.OUTPUTSELECT
rst => VGA_B[0]~reg0.ENA
rst => VGA_B[1]~reg0.ENA
rst => VGA_B[2]~reg0.ENA
rst => VGA_B[3]~reg0.ENA
rst => VGA_G[0]~reg0.ENA
rst => VGA_G[1]~reg0.ENA
rst => VGA_G[2]~reg0.ENA
rst => VGA_G[3]~reg0.ENA
rst => VGA_R[0]~reg0.ENA
rst => VGA_R[1]~reg0.ENA
rst => VGA_R[2]~reg0.ENA
rst => VGA_R[3]~reg0.ENA
data => VGA_R.DATAA
done => ~NO_FANOUT~
VGA_R[0] <= VGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= int_hs.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= int_vs.DB_MAX_OUTPUT_PORT_TYPE


