vendor_name = ModelSim
source_file = 1, /home/jjm/Desktop/ASK2CA/zxgate-digiasic-ask2ca/zx01/zx01xr.vhd
source_file = 1, /home/jjm/Desktop/ASK2CA/zxgate-digiasic-ask2ca/zx97/video81.vhd
source_file = 1, /home/jjm/Desktop/ASK2CA/zxgate-digiasic-ask2ca/zx97/top.vhd
source_file = 1, /home/jjm/Desktop/ASK2CA/zxgate-digiasic-ask2ca/zx97/res_clk.vhd
source_file = 1, /home/jjm/Desktop/ASK2CA/zxgate-digiasic-ask2ca/zx97/modes97.vhd
source_file = 1, /home/jjm/Desktop/ASK2CA/zxgate-digiasic-ask2ca/zx97/lcd97.vhd
source_file = 1, /home/jjm/Desktop/ASK2CA/zxgate-digiasic-ask2ca/zx97/io81.vhd
source_file = 1, /home/jjm/Desktop/ASK2CA/zxgate-digiasic-ask2ca/zx97/busses.vhd
source_file = 1, /home/jjm/Desktop/ASK2CA/zxgate-digiasic-ask2ca/ext/ps2me.vhd
source_file = 1, /home/jjm/Desktop/ASK2CA/zxgate-digiasic-ask2ca/Z80/T80.vhd
source_file = 1, /home/jjm/Desktop/ASK2CA/zxgate-digiasic-ask2ca/Z80/T80s.vhd
source_file = 1, /home/jjm/Desktop/ASK2CA/zxgate-digiasic-ask2ca/Z80/T80_Reg.vhd
source_file = 1, /home/jjm/Desktop/ASK2CA/zxgate-digiasic-ask2ca/Z80/T80_Pack.vhd
source_file = 1, /home/jjm/Desktop/ASK2CA/zxgate-digiasic-ask2ca/Z80/T80_MCode.vhd
source_file = 1, /home/jjm/Desktop/ASK2CA/zxgate-digiasic-ask2ca/Z80/T80_ALU.vhd
source_file = 1, /home/jjm/Desktop/ASK2CA/zxgate-digiasic-ask2ca/rom81.qip
source_file = 1, /home/jjm/Desktop/ASK2CA/zxgate-digiasic-ask2ca/rom81.vhd
source_file = 1, /home/jjm/Desktop/ASK2CA/zxgate-digiasic-ask2ca/zxgate.sdc
source_file = 1, /home/jjm/Desktop/ASK2CA/zxgate-digiasic-ask2ca/zx01/scandbl.vhd
source_file = 1, /home/jjm/Desktop/ASK2CA/zxgate-digiasic-ask2ca/ramb4_s8_s8.qip
source_file = 1, /home/jjm/Desktop/ASK2CA/zxgate-digiasic-ask2ca/ramb4_s8_s8.vhd
source_file = 1, /home/jjm/Desktop/ASK2CA/zxgate-digiasic-ask2ca/db/zxgate.cbx.xml
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/jjm/Desktop/ASK2CA/zxgate-digiasic-ask2ca/db/altsyncram_vtc1.tdf
source_file = 1, /home/jjm/Dropbox/chibi-stm32f103/ChibiOS_2.6.5/demos/zx81emu/Z80/open81.hex
source_file = 1, /home/jjm/Desktop/ASK2CA/zxgate-digiasic-ask2ca/db/decode_1oa.tdf
source_file = 1, /home/jjm/Desktop/ASK2CA/zxgate-digiasic-ask2ca/db/mux_hib.tdf
source_file = 1, /home/jjm/Desktop/ASK2CA/zxgate-digiasic-ask2ca/db/altsyncram_d6n1.tdf
source_file = 1, /home/jjm/Desktop/ASK2CA/zxgate-digiasic-ask2ca/db/altsyncram_1us1.tdf
design_name = zx01xr
instance = comp, \c_top|c_video81|line_cnt[1]\, c_top|c_video81|line_cnt[1], zx01xr, 1
instance = comp, \c_top|c_video81|line_cnt[1]~10\, c_top|c_video81|line_cnt[1]~10, zx01xr, 1
instance = comp, \c_Z80|u0|MCycles[1]\, c_Z80|u0|MCycles[1], zx01xr, 1
instance = comp, \c_Z80|u0|MCycles[0]\, c_Z80|u0|MCycles[0], zx01xr, 1
instance = comp, \c_Z80|u0|Add1~6\, c_Z80|u0|Add1~6, zx01xr, 1
instance = comp, \c_Z80|u0|Add1~10\, c_Z80|u0|Add1~10, zx01xr, 1
instance = comp, \c_Z80|u0|Add1~16\, c_Z80|u0|Add1~16, zx01xr, 1
instance = comp, \c_Z80|u0|Add1~22\, c_Z80|u0|Add1~22, zx01xr, 1
instance = comp, \c_Z80|u0|Add1~24\, c_Z80|u0|Add1~24, zx01xr, 1
instance = comp, \c_Z80|u0|Add1~26\, c_Z80|u0|Add1~26, zx01xr, 1
instance = comp, \c_Z80|u0|Add1~28\, c_Z80|u0|Add1~28, zx01xr, 1
instance = comp, \c_Z80|u0|Add1~30\, c_Z80|u0|Add1~30, zx01xr, 1
instance = comp, \c_ROM81|altsyncram_component|auto_generated|ram_block1a14\, c_ROM81|altsyncram_component|auto_generated|ram_block1a14, zx01xr, 1
instance = comp, \c_ROM81|altsyncram_component|auto_generated|ram_block1a6\, c_ROM81|altsyncram_component|auto_generated|ram_block1a6, zx01xr, 1
instance = comp, \c_ROM81|altsyncram_component|auto_generated|ram_block1a10\, c_ROM81|altsyncram_component|auto_generated|ram_block1a10, zx01xr, 1
instance = comp, \scan2x|u_ram_b|altsyncram_component|auto_generated|altsyncram1|ram_block2a0\, scan2x|u_ram_b|altsyncram_component|auto_generated|altsyncram1|ram_block2a0, zx01xr, 1
instance = comp, \scan2x|u_ram_a|altsyncram_component|auto_generated|altsyncram1|ram_block2a0\, scan2x|u_ram_a|altsyncram_component|auto_generated|altsyncram1|ram_block2a0, zx01xr, 1
instance = comp, \c_ROM81|altsyncram_component|auto_generated|ram_block1a15\, c_ROM81|altsyncram_component|auto_generated|ram_block1a15, zx01xr, 1
instance = comp, \c_Z80|u0|MCycles[1]~1\, c_Z80|u0|MCycles[1]~1, zx01xr, 1
instance = comp, \c_Z80|u0|MCycles[0]~0\, c_Z80|u0|MCycles[0]~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Add3~0\, c_Z80|u0|alu|Add3~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Add3~2\, c_Z80|u0|alu|Add3~2, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Add5~0\, c_Z80|u0|alu|Add5~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Add5~2\, c_Z80|u0|alu|Add5~2, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Add3~4\, c_Z80|u0|alu|Add3~4, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Add3~6\, c_Z80|u0|alu|Add3~6, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Add3~8\, c_Z80|u0|alu|Add3~8, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Add3~10\, c_Z80|u0|alu|Add3~10, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Add5~4\, c_Z80|u0|alu|Add5~4, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Add5~6\, c_Z80|u0|alu|Add5~6, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Add5~8\, c_Z80|u0|alu|Add5~8, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Add5~10\, c_Z80|u0|alu|Add5~10, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Add4~5\, c_Z80|u0|alu|Add4~5, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Add4~6\, c_Z80|u0|alu|Add4~6, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Add3~12\, c_Z80|u0|alu|Add3~12, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Add3~14\, c_Z80|u0|alu|Add3~14, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Add5~12\, c_Z80|u0|alu|Add5~12, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Add4~10\, c_Z80|u0|alu|Add4~10, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_v[4]~8\, c_Z80|u0|alu|Q_v[4]~8, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_v[5]~10\, c_Z80|u0|alu|Q_v[5]~10, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_v[6]~12\, c_Z80|u0|alu|Q_v[6]~12, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Add1~2\, c_Z80|u0|alu|Add1~2, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Add4~13\, c_Z80|u0|alu|Add4~13, zx01xr, 1
instance = comp, \c_Z80|u0|Add5~2\, c_Z80|u0|Add5~2, zx01xr, 1
instance = comp, \c_Z80|u0|Add5~6\, c_Z80|u0|Add5~6, zx01xr, 1
instance = comp, \c_Z80|u0|Add5~8\, c_Z80|u0|Add5~8, zx01xr, 1
instance = comp, \c_Z80|u0|Add5~10\, c_Z80|u0|Add5~10, zx01xr, 1
instance = comp, \c_Z80|u0|Add5~20\, c_Z80|u0|Add5~20, zx01xr, 1
instance = comp, \c_Z80|u0|Add5~24\, c_Z80|u0|Add5~24, zx01xr, 1
instance = comp, \c_Z80|u0|Add5~28\, c_Z80|u0|Add5~28, zx01xr, 1
instance = comp, \c_Z80|u0|Add5~30\, c_Z80|u0|Add5~30, zx01xr, 1
instance = comp, \c_Z80|u0|Add9~4\, c_Z80|u0|Add9~4, zx01xr, 1
instance = comp, \c_Z80|u0|Add9~8\, c_Z80|u0|Add9~8, zx01xr, 1
instance = comp, \c_Z80|u0|Add9~10\, c_Z80|u0|Add9~10, zx01xr, 1
instance = comp, \c_Z80|u0|Add9~12\, c_Z80|u0|Add9~12, zx01xr, 1
instance = comp, \c_Z80|u0|Add9~24\, c_Z80|u0|Add9~24, zx01xr, 1
instance = comp, \c_Z80|u0|Add9~28\, c_Z80|u0|Add9~28, zx01xr, 1
instance = comp, \c_Z80|u0|Add9~30\, c_Z80|u0|Add9~30, zx01xr, 1
instance = comp, \c_Z80|u0|Add7~4\, c_Z80|u0|Add7~4, zx01xr, 1
instance = comp, \c_Z80|u0|Add7~10\, c_Z80|u0|Add7~10, zx01xr, 1
instance = comp, \c_Z80|u0|Add7~14\, c_Z80|u0|Add7~14, zx01xr, 1
instance = comp, \c_Z80|u0|Add7~16\, c_Z80|u0|Add7~16, zx01xr, 1
instance = comp, \c_Z80|u0|Add7~22\, c_Z80|u0|Add7~22, zx01xr, 1
instance = comp, \c_Z80|u0|Add7~28\, c_Z80|u0|Add7~28, zx01xr, 1
instance = comp, \c_Z80|u0|Add7~30\, c_Z80|u0|Add7~30, zx01xr, 1
instance = comp, \c_Z80|u0|Add6~0\, c_Z80|u0|Add6~0, zx01xr, 1
instance = comp, \c_Z80|u0|Add6~2\, c_Z80|u0|Add6~2, zx01xr, 1
instance = comp, \c_Z80|u0|Add6~8\, c_Z80|u0|Add6~8, zx01xr, 1
instance = comp, \c_Z80|u0|Add6~12\, c_Z80|u0|Add6~12, zx01xr, 1
instance = comp, \c_Z80|u0|Add6~18\, c_Z80|u0|Add6~18, zx01xr, 1
instance = comp, \c_Z80|u0|Add6~20\, c_Z80|u0|Add6~20, zx01xr, 1
instance = comp, \c_Z80|u0|Add6~26\, c_Z80|u0|Add6~26, zx01xr, 1
instance = comp, \c_Z80|u0|Add3~8\, c_Z80|u0|Add3~8, zx01xr, 1
instance = comp, \c_Z80|u0|Add3~24\, c_Z80|u0|Add3~24, zx01xr, 1
instance = comp, \c_Z80|u0|Add2~0\, c_Z80|u0|Add2~0, zx01xr, 1
instance = comp, \c_Z80|u0|Add2~4\, c_Z80|u0|Add2~4, zx01xr, 1
instance = comp, \c_Z80|u0|Add2~6\, c_Z80|u0|Add2~6, zx01xr, 1
instance = comp, \c_Z80|u0|Add2~12\, c_Z80|u0|Add2~12, zx01xr, 1
instance = comp, \c_Z80|u0|Add2~14\, c_Z80|u0|Add2~14, zx01xr, 1
instance = comp, \c_Z80|u0|Add2~16\, c_Z80|u0|Add2~16, zx01xr, 1
instance = comp, \c_Z80|u0|Add2~20\, c_Z80|u0|Add2~20, zx01xr, 1
instance = comp, \c_Z80|u0|Add2~24\, c_Z80|u0|Add2~24, zx01xr, 1
instance = comp, \c_Z80|u0|Add2~26\, c_Z80|u0|Add2~26, zx01xr, 1
instance = comp, \c_Z80|u0|Add2~28\, c_Z80|u0|Add2~28, zx01xr, 1
instance = comp, \c_Z80|u0|Add4~2\, c_Z80|u0|Add4~2, zx01xr, 1
instance = comp, \c_Z80|u0|Add4~4\, c_Z80|u0|Add4~4, zx01xr, 1
instance = comp, \c_Z80|u0|Add4~12\, c_Z80|u0|Add4~12, zx01xr, 1
instance = comp, \c_Z80|u0|Add4~22\, c_Z80|u0|Add4~22, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~24\, c_PS2_MatrixEncoder|Add1~24, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~26\, c_PS2_MatrixEncoder|Add1~26, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~36\, c_PS2_MatrixEncoder|Add1~36, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~44\, c_PS2_MatrixEncoder|Add1~44, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~54\, c_PS2_MatrixEncoder|Add1~54, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~58\, c_PS2_MatrixEncoder|Add1~58, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~60\, c_PS2_MatrixEncoder|Add1~60, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~62\, c_PS2_MatrixEncoder|Add1~62, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~70\, c_PS2_MatrixEncoder|Add1~70, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~72\, c_PS2_MatrixEncoder|Add1~72, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~74\, c_PS2_MatrixEncoder|Add1~74, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~84\, c_PS2_MatrixEncoder|Add1~84, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~86\, c_PS2_MatrixEncoder|Add1~86, zx01xr, 1
instance = comp, \c_Z80|u0|RFSH_n\, c_Z80|u0|RFSH_n, zx01xr, 1
instance = comp, \c_Z80|u0|A[5]\, c_Z80|u0|A[5], zx01xr, 1
instance = comp, \c_top|c_modes97|mode_romp[1]\, c_top|c_modes97|mode_romp[1], zx01xr, 1
instance = comp, \c_Z80|process_0~1\, c_Z80|process_0~1, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~105\, c_Z80|u0|alu|Q_t~105, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~107\, c_Z80|u0|alu|Q_t~107, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~108\, c_Z80|u0|alu|Q_t~108, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~110\, c_Z80|u0|alu|Q_t~110, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~111\, c_Z80|u0|alu|Q_t~111, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux22~0\, c_Z80|u0|mcode|Mux22~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~112\, c_Z80|u0|alu|Q_t~112, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~113\, c_Z80|u0|alu|Q_t~113, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~120\, c_Z80|u0|alu|Q_t~120, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~121\, c_Z80|u0|alu|Q_t~121, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~122\, c_Z80|u0|alu|Q_t~122, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~123\, c_Z80|u0|alu|Q_t~123, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux78~2\, c_Z80|u0|mcode|Mux78~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux229~12\, c_Z80|u0|mcode|Mux229~12, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~125\, c_Z80|u0|alu|Q_t~125, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~127\, c_Z80|u0|alu|Q_t~127, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux78~3\, c_Z80|u0|mcode|Mux78~3, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux262~4\, c_Z80|u0|mcode|Mux262~4, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux291~0\, c_Z80|u0|mcode|Mux291~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux292~0\, c_Z80|u0|mcode|Mux292~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux291~4\, c_Z80|u0|mcode|Mux291~4, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux291~5\, c_Z80|u0|mcode|Mux291~5, zx01xr, 1
instance = comp, \c_Z80|u0|Equal54~0\, c_Z80|u0|Equal54~0, zx01xr, 1
instance = comp, \c_Z80|u0|F[7]\, c_Z80|u0|F[7], zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux45~0\, c_Z80|u0|mcode|Mux45~0, zx01xr, 1
instance = comp, \c_Z80|u0|Equal3~0\, c_Z80|u0|Equal3~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux103~6\, c_Z80|u0|mcode|Mux103~6, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~128\, c_Z80|u0|alu|Q_t~128, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux103~7\, c_Z80|u0|mcode|Mux103~7, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux103~8\, c_Z80|u0|mcode|Mux103~8, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~129\, c_Z80|u0|alu|Q_t~129, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|process_0~0\, c_Z80|u0|mcode|process_0~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~130\, c_Z80|u0|alu|Q_t~130, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~132\, c_Z80|u0|alu|Q_t~132, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Set_Addr_To[1]~6\, c_Z80|u0|mcode|Set_Addr_To[1]~6, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Set_Addr_To[1]~7\, c_Z80|u0|mcode|Set_Addr_To[1]~7, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Set_Addr_To[1]~8\, c_Z80|u0|mcode|Set_Addr_To[1]~8, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux19~0\, c_Z80|u0|mcode|Mux19~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~134\, c_Z80|u0|alu|Q_t~134, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~135\, c_Z80|u0|alu|Q_t~135, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~137\, c_Z80|u0|alu|Q_t~137, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Set_Addr_To[1]~9\, c_Z80|u0|mcode|Set_Addr_To[1]~9, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Set_Addr_To[1]~10\, c_Z80|u0|mcode|Set_Addr_To[1]~10, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Set_Addr_To[1]~11\, c_Z80|u0|mcode|Set_Addr_To[1]~11, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Set_Addr_To[1]~12\, c_Z80|u0|mcode|Set_Addr_To[1]~12, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Set_Addr_To[1]~13\, c_Z80|u0|mcode|Set_Addr_To[1]~13, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux260~3\, c_Z80|u0|mcode|Mux260~3, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux260~4\, c_Z80|u0|mcode|Mux260~4, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux260~5\, c_Z80|u0|mcode|Mux260~5, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux259~0\, c_Z80|u0|mcode|Mux259~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux75~2\, c_Z80|u0|mcode|Mux75~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux75~3\, c_Z80|u0|mcode|Mux75~3, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux75~4\, c_Z80|u0|mcode|Mux75~4, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux75~5\, c_Z80|u0|mcode|Mux75~5, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux75~8\, c_Z80|u0|mcode|Mux75~8, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux75~9\, c_Z80|u0|mcode|Mux75~9, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~139\, c_Z80|u0|alu|Q_t~139, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux75~15\, c_Z80|u0|mcode|Mux75~15, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux259~14\, c_Z80|u0|mcode|Mux259~14, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux266~0\, c_Z80|u0|mcode|Mux266~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux266~1\, c_Z80|u0|mcode|Mux266~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux266~2\, c_Z80|u0|mcode|Mux266~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[0][7]\, c_Z80|u0|Regs|RegsH[0][7], zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr[12]\, c_Z80|u0|TmpAddr[12], zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr[5]\, c_Z80|u0|TmpAddr[5], zx01xr, 1
instance = comp, \c_Z80|u0|A~20\, c_Z80|u0|A~20, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~142\, c_Z80|u0|alu|Q_t~142, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~146\, c_Z80|u0|alu|Q_t~146, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~147\, c_Z80|u0|alu|Q_t~147, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~148\, c_Z80|u0|alu|Q_t~148, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~149\, c_Z80|u0|alu|Q_t~149, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~150\, c_Z80|u0|alu|Q_t~150, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~151\, c_Z80|u0|alu|Q_t~151, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~152\, c_Z80|u0|alu|Q_t~152, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~153\, c_Z80|u0|alu|Q_t~153, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~154\, c_Z80|u0|alu|Q_t~154, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~155\, c_Z80|u0|alu|Q_t~155, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~156\, c_Z80|u0|alu|Q_t~156, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~157\, c_Z80|u0|alu|Q_t~157, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~158\, c_Z80|u0|alu|Q_t~158, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~159\, c_Z80|u0|alu|Q_t~159, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~160\, c_Z80|u0|alu|Q_t~160, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux85~0\, c_Z80|u0|mcode|Mux85~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~161\, c_Z80|u0|alu|Q_t~161, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~162\, c_Z80|u0|alu|Q_t~162, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux85~1\, c_Z80|u0|mcode|Mux85~1, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~167\, c_Z80|u0|alu|Q_t~167, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~168\, c_Z80|u0|alu|Q_t~168, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~169\, c_Z80|u0|alu|Q_t~169, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~170\, c_Z80|u0|alu|Q_t~170, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~171\, c_Z80|u0|alu|Q_t~171, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~172\, c_Z80|u0|alu|Q_t~172, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux85~2\, c_Z80|u0|mcode|Mux85~2, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~173\, c_Z80|u0|alu|Q_t~173, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~176\, c_Z80|u0|alu|Q_t~176, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~177\, c_Z80|u0|alu|Q_t~177, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~178\, c_Z80|u0|alu|Q_t~178, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~179\, c_Z80|u0|alu|Q_t~179, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~180\, c_Z80|u0|alu|Q_t~180, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~181\, c_Z80|u0|alu|Q_t~181, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~182\, c_Z80|u0|alu|Q_t~182, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~183\, c_Z80|u0|alu|Q_t~183, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~184\, c_Z80|u0|alu|Q_t~184, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~185\, c_Z80|u0|alu|Q_t~185, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~186\, c_Z80|u0|alu|Q_t~186, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~187\, c_Z80|u0|alu|Q_t~187, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~188\, c_Z80|u0|alu|Q_t~188, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~189\, c_Z80|u0|alu|Q_t~189, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux84~0\, c_Z80|u0|mcode|Mux84~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~190\, c_Z80|u0|alu|Q_t~190, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~191\, c_Z80|u0|alu|Q_t~191, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~192\, c_Z80|u0|alu|Q_t~192, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux84~1\, c_Z80|u0|mcode|Mux84~1, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~193\, c_Z80|u0|alu|Q_t~193, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~194\, c_Z80|u0|alu|Q_t~194, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~195\, c_Z80|u0|alu|Q_t~195, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~196\, c_Z80|u0|alu|Q_t~196, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~197\, c_Z80|u0|alu|Q_t~197, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~198\, c_Z80|u0|alu|Q_t~198, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~199\, c_Z80|u0|alu|Q_t~199, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~200\, c_Z80|u0|alu|Q_t~200, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~201\, c_Z80|u0|alu|Q_t~201, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~202\, c_Z80|u0|alu|Q_t~202, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~203\, c_Z80|u0|alu|Q_t~203, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux84~2\, c_Z80|u0|mcode|Mux84~2, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~204\, c_Z80|u0|alu|Q_t~204, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~205\, c_Z80|u0|alu|Q_t~205, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~206\, c_Z80|u0|alu|Q_t~206, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~207\, c_Z80|u0|alu|Q_t~207, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~208\, c_Z80|u0|alu|Q_t~208, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~209\, c_Z80|u0|alu|Q_t~209, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux84~3\, c_Z80|u0|mcode|Mux84~3, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux268~0\, c_Z80|u0|mcode|Mux268~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux268~1\, c_Z80|u0|mcode|Mux268~1, zx01xr, 1
instance = comp, \c_Z80|u0|Equal0~0\, c_Z80|u0|Equal0~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~214\, c_Z80|u0|alu|Q_t~214, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~215\, c_Z80|u0|alu|Q_t~215, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~217\, c_Z80|u0|alu|Q_t~217, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~218\, c_Z80|u0|alu|Q_t~218, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~219\, c_Z80|u0|alu|Q_t~219, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~220\, c_Z80|u0|alu|Q_t~220, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~221\, c_Z80|u0|alu|Q_t~221, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~222\, c_Z80|u0|alu|Q_t~222, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~223\, c_Z80|u0|alu|Q_t~223, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~224\, c_Z80|u0|alu|Q_t~224, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~225\, c_Z80|u0|alu|Q_t~225, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~226\, c_Z80|u0|alu|Q_t~226, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~227\, c_Z80|u0|alu|Q_t~227, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux83~2\, c_Z80|u0|mcode|Mux83~2, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~228\, c_Z80|u0|alu|Q_t~228, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~230\, c_Z80|u0|alu|Q_t~230, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~231\, c_Z80|u0|alu|Q_t~231, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~232\, c_Z80|u0|alu|Q_t~232, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~233\, c_Z80|u0|alu|Q_t~233, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux83~3\, c_Z80|u0|mcode|Mux83~3, zx01xr, 1
instance = comp, \c_Z80|u0|A~27\, c_Z80|u0|A~27, zx01xr, 1
instance = comp, \c_Z80|u0|A~28\, c_Z80|u0|A~28, zx01xr, 1
instance = comp, \c_Z80|u0|A~29\, c_Z80|u0|A~29, zx01xr, 1
instance = comp, \c_Z80|u0|A~30\, c_Z80|u0|A~30, zx01xr, 1
instance = comp, \c_Z80|u0|process_5~1\, c_Z80|u0|process_5~1, zx01xr, 1
instance = comp, \c_top|c_modes97|poke7~4\, c_top|c_modes97|poke7~4, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[1][5]\, c_Z80|u0|Regs|RegsH[1][5], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux34~2\, c_Z80|u0|Regs|Mux34~2, zx01xr, 1
instance = comp, \c_Z80|u0|A~32\, c_Z80|u0|A~32, zx01xr, 1
instance = comp, \c_Z80|u0|A~33\, c_Z80|u0|A~33, zx01xr, 1
instance = comp, \c_Z80|u0|A~34\, c_Z80|u0|A~34, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux298~3\, c_Z80|u0|mcode|Mux298~3, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux298~4\, c_Z80|u0|mcode|Mux298~4, zx01xr, 1
instance = comp, \c_Z80|u0|IncDecZ\, c_Z80|u0|IncDecZ, zx01xr, 1
instance = comp, \c_Z80|u0|A[4]~39\, c_Z80|u0|A[4]~39, zx01xr, 1
instance = comp, \c_Z80|u0|A[4]~42\, c_Z80|u0|A[4]~42, zx01xr, 1
instance = comp, \d_mem_i[6]~1\, d_mem_i[6]~1, zx01xr, 1
instance = comp, \d_mem_i[6]~2\, d_mem_i[6]~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[6][1]\, c_Z80|u0|Regs|RegsL[6][1], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[4][1]\, c_Z80|u0|Regs|RegsL[4][1], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux46~0\, c_Z80|u0|Regs|Mux46~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux46~1\, c_Z80|u0|Regs|Mux46~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[2][1]\, c_Z80|u0|Regs|RegsL[2][1], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux45~0\, c_Z80|u0|Regs|Mux45~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux45~1\, c_Z80|u0|Regs|Mux45~1, zx01xr, 1
instance = comp, \c_Z80|u0|A~56\, c_Z80|u0|A~56, zx01xr, 1
instance = comp, \c_Z80|u0|A~57\, c_Z80|u0|A~57, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux44~0\, c_Z80|u0|Regs|Mux44~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux44~2\, c_Z80|u0|Regs|Mux44~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux43~0\, c_Z80|u0|Regs|Mux43~0, zx01xr, 1
instance = comp, \c_Z80|u0|A~64\, c_Z80|u0|A~64, zx01xr, 1
instance = comp, \c_Z80|u0|A~65\, c_Z80|u0|A~65, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux42~2\, c_Z80|u0|Regs|Mux42~2, zx01xr, 1
instance = comp, \c_Z80|u0|A~66\, c_Z80|u0|A~66, zx01xr, 1
instance = comp, \c_Z80|u0|A~67\, c_Z80|u0|A~67, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[1][6]\, c_Z80|u0|Regs|RegsL[1][6], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[3][6]\, c_Z80|u0|Regs|RegsL[3][6], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[6][7]\, c_Z80|u0|Regs|RegsL[6][7], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux40~0\, c_Z80|u0|Regs|Mux40~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux40~2\, c_Z80|u0|Regs|Mux40~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux40~3\, c_Z80|u0|Regs|Mux40~3, zx01xr, 1
instance = comp, \c_Z80|u0|R[7]\, c_Z80|u0|R[7], zx01xr, 1
instance = comp, \c_Z80|u0|A~74\, c_Z80|u0|A~74, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux39~2\, c_Z80|u0|Regs|Mux39~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux38~0\, c_Z80|u0|Regs|Mux38~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux38~1\, c_Z80|u0|Regs|Mux38~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux38~2\, c_Z80|u0|Regs|Mux38~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[5][2]\, c_Z80|u0|Regs|RegsH[5][2], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[6][3]\, c_Z80|u0|Regs|RegsH[6][3], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux36~2\, c_Z80|u0|Regs|Mux36~2, zx01xr, 1
instance = comp, \c_Z80|u0|A~91\, c_Z80|u0|A~91, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux35~0\, c_Z80|u0|Regs|Mux35~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux35~2\, c_Z80|u0|Regs|Mux35~2, zx01xr, 1
instance = comp, \c_top|c_modes97|mode_romp~1\, c_top|c_modes97|mode_romp~1, zx01xr, 1
instance = comp, \c_Z80|IORQ_n~1\, c_Z80|IORQ_n~1, zx01xr, 1
instance = comp, \c_top|c_res_clk|timer[0]\, c_top|c_res_clk|timer[0], zx01xr, 1
instance = comp, \c_Z80|u0|Auto_Wait_t2\, c_Z80|u0|Auto_Wait_t2, zx01xr, 1
instance = comp, \c_Z80|u0|Auto_Wait_t1\, c_Z80|u0|Auto_Wait_t1, zx01xr, 1
instance = comp, \c_Z80|u0|TState[2]~4\, c_Z80|u0|TState[2]~4, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux125~0\, c_Z80|u0|mcode|Mux125~0, zx01xr, 1
instance = comp, \c_Z80|u0|INT_s\, c_Z80|u0|INT_s, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux116~0\, c_Z80|u0|mcode|Mux116~0, zx01xr, 1
instance = comp, \c_Z80|u0|Add10~1\, c_Z80|u0|Add10~1, zx01xr, 1
instance = comp, \c_Z80|u0|MCycle~6\, c_Z80|u0|MCycle~6, zx01xr, 1
instance = comp, \c_Z80|u0|ISet[0]~2\, c_Z80|u0|ISet[0]~2, zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[6]~0\, c_top|c_busses|d_cpu_o[6]~0, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[6][2]\, c_PS2_MatrixEncoder|Matrix[6][2], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[7][2]\, c_PS2_MatrixEncoder|Matrix[7][2], zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[2]~2\, c_top|c_busses|d_cpu_o[2]~2, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[1][2]\, c_PS2_MatrixEncoder|Matrix[1][2], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[0][2]\, c_PS2_MatrixEncoder|Matrix[0][2], zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[2]~3\, c_top|c_busses|d_cpu_o[2]~3, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[3][2]\, c_PS2_MatrixEncoder|Matrix[3][2], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[2][2]\, c_PS2_MatrixEncoder|Matrix[2][2], zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[2]~4\, c_top|c_busses|d_cpu_o[2]~4, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[4][2]\, c_PS2_MatrixEncoder|Matrix[4][2], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[5][2]\, c_PS2_MatrixEncoder|Matrix[5][2], zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[2]~5\, c_top|c_busses|d_cpu_o[2]~5, zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[2]~6\, c_top|c_busses|d_cpu_o[2]~6, zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[2]~7\, c_top|c_busses|d_cpu_o[2]~7, zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[7]~10\, c_top|c_busses|d_cpu_o[7]~10, zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[0]~14\, c_top|c_busses|d_cpu_o[0]~14, zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[0]~19\, c_top|c_busses|d_cpu_o[0]~19, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[6][1]\, c_PS2_MatrixEncoder|Matrix[6][1], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[7][1]\, c_PS2_MatrixEncoder|Matrix[7][1], zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[1]~21\, c_top|c_busses|d_cpu_o[1]~21, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[1][1]\, c_PS2_MatrixEncoder|Matrix[1][1], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[0][1]\, c_PS2_MatrixEncoder|Matrix[0][1], zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[1]~22\, c_top|c_busses|d_cpu_o[1]~22, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[3][1]\, c_PS2_MatrixEncoder|Matrix[3][1], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[2][1]\, c_PS2_MatrixEncoder|Matrix[2][1], zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[1]~23\, c_top|c_busses|d_cpu_o[1]~23, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[4][1]\, c_PS2_MatrixEncoder|Matrix[4][1], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[5][1]\, c_PS2_MatrixEncoder|Matrix[5][1], zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[1]~24\, c_top|c_busses|d_cpu_o[1]~24, zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[1]~25\, c_top|c_busses|d_cpu_o[1]~25, zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[1]~26\, c_top|c_busses|d_cpu_o[1]~26, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[3][4]\, c_PS2_MatrixEncoder|Matrix[3][4], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[2][4]\, c_PS2_MatrixEncoder|Matrix[2][4], zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[4]~30\, c_top|c_busses|d_cpu_o[4]~30, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[5][4]\, c_PS2_MatrixEncoder|Matrix[5][4], zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[4]~35\, c_top|c_busses|d_cpu_o[4]~35, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[7][3]\, c_PS2_MatrixEncoder|Matrix[7][3], zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[3]~37\, c_top|c_busses|d_cpu_o[3]~37, zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[3]~43\, c_top|c_busses|d_cpu_o[3]~43, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux255~0\, c_Z80|u0|mcode|Mux255~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux255~1\, c_Z80|u0|mcode|Mux255~1, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~235\, c_Z80|u0|alu|Q_t~235, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~236\, c_Z80|u0|alu|Q_t~236, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~237\, c_Z80|u0|alu|Q_t~237, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux72~7\, c_Z80|u0|mcode|Mux72~7, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~239\, c_Z80|u0|alu|Q_t~239, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux72~8\, c_Z80|u0|mcode|Mux72~8, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux72~9\, c_Z80|u0|mcode|Mux72~9, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux72~10\, c_Z80|u0|mcode|Mux72~10, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux72~11\, c_Z80|u0|mcode|Mux72~11, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux72~12\, c_Z80|u0|mcode|Mux72~12, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux72~13\, c_Z80|u0|mcode|Mux72~13, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux72~14\, c_Z80|u0|mcode|Mux72~14, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux72~15\, c_Z80|u0|mcode|Mux72~15, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux72~16\, c_Z80|u0|mcode|Mux72~16, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux72~17\, c_Z80|u0|mcode|Mux72~17, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~241\, c_Z80|u0|alu|Q_t~241, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~242\, c_Z80|u0|alu|Q_t~242, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~243\, c_Z80|u0|alu|Q_t~243, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux73~0\, c_Z80|u0|mcode|Mux73~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux73~1\, c_Z80|u0|mcode|Mux73~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux73~2\, c_Z80|u0|mcode|Mux73~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux205~2\, c_Z80|u0|mcode|Mux205~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux205~3\, c_Z80|u0|mcode|Mux205~3, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux205~4\, c_Z80|u0|mcode|Mux205~4, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux7~1\, c_Z80|u0|alu|Mux7~1, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~244\, c_Z80|u0|alu|Q_t~244, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~245\, c_Z80|u0|alu|Q_t~245, zx01xr, 1
instance = comp, \c_Z80|u0|Save_Mux[2]~0\, c_Z80|u0|Save_Mux[2]~0, zx01xr, 1
instance = comp, \c_Z80|u0|Save_Mux[2]~1\, c_Z80|u0|Save_Mux[2]~1, zx01xr, 1
instance = comp, \c_Z80|u0|F[4]\, c_Z80|u0|F[4], zx01xr, 1
instance = comp, \c_Z80|u0|F[1]\, c_Z80|u0|F[1], zx01xr, 1
instance = comp, \c_Z80|u0|alu|DAA_Q[2]~0\, c_Z80|u0|alu|DAA_Q[2]~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|DAA_Q[2]~1\, c_Z80|u0|alu|DAA_Q[2]~1, zx01xr, 1
instance = comp, \c_Z80|u0|alu|B_i~2\, c_Z80|u0|alu|B_i~2, zx01xr, 1
instance = comp, \c_Z80|u0|alu|comb~0\, c_Z80|u0|alu|comb~0, zx01xr, 1
instance = comp, \c_Z80|u0|Save_Mux[2]~4\, c_Z80|u0|Save_Mux[2]~4, zx01xr, 1
instance = comp, \c_Z80|u0|Save_Mux[2]~5\, c_Z80|u0|Save_Mux[2]~5, zx01xr, 1
instance = comp, \c_Z80|u0|Save_Mux[2]~6\, c_Z80|u0|Save_Mux[2]~6, zx01xr, 1
instance = comp, \c_Z80|u0|F~31\, c_Z80|u0|F~31, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Add4~0\, c_Z80|u0|alu|Add4~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Add4~1\, c_Z80|u0|alu|Add4~1, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Add4~2\, c_Z80|u0|alu|Add4~2, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Add4~3\, c_Z80|u0|alu|Add4~3, zx01xr, 1
instance = comp, \c_Z80|u0|alu|LessThan3~0\, c_Z80|u0|alu|LessThan3~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|LessThan3~1\, c_Z80|u0|alu|LessThan3~1, zx01xr, 1
instance = comp, \c_Z80|u0|alu|DAA_Q~2\, c_Z80|u0|alu|DAA_Q~2, zx01xr, 1
instance = comp, \c_Z80|u0|alu|LessThan0~0\, c_Z80|u0|alu|LessThan0~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|LessThan0~1\, c_Z80|u0|alu|LessThan0~1, zx01xr, 1
instance = comp, \c_Z80|u0|alu|LessThan0~2\, c_Z80|u0|alu|LessThan0~2, zx01xr, 1
instance = comp, \c_Z80|u0|alu|DAA_Q[6]~3\, c_Z80|u0|alu|DAA_Q[6]~3, zx01xr, 1
instance = comp, \c_Z80|u0|alu|DAA_Q[6]~4\, c_Z80|u0|alu|DAA_Q[6]~4, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Add4~8\, c_Z80|u0|alu|Add4~8, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Add4~9\, c_Z80|u0|alu|Add4~9, zx01xr, 1
instance = comp, \c_Z80|u0|alu|DAA_Q[7]~5\, c_Z80|u0|alu|DAA_Q[7]~5, zx01xr, 1
instance = comp, \c_Z80|u0|alu|DAA_Q[5]~6\, c_Z80|u0|alu|DAA_Q[5]~6, zx01xr, 1
instance = comp, \c_Z80|u0|alu|DAA_Q[5]~7\, c_Z80|u0|alu|DAA_Q[5]~7, zx01xr, 1
instance = comp, \c_Z80|u0|alu|DAA_Q[5]~8\, c_Z80|u0|alu|DAA_Q[5]~8, zx01xr, 1
instance = comp, \c_Z80|u0|alu|DAA_Q[3]~11\, c_Z80|u0|alu|DAA_Q[3]~11, zx01xr, 1
instance = comp, \c_Z80|u0|alu|DAA_Q[3]~12\, c_Z80|u0|alu|DAA_Q[3]~12, zx01xr, 1
instance = comp, \c_Z80|u0|alu|DAA_Q[1]~13\, c_Z80|u0|alu|DAA_Q[1]~13, zx01xr, 1
instance = comp, \c_Z80|u0|alu|DAA_Q[1]~14\, c_Z80|u0|alu|DAA_Q[1]~14, zx01xr, 1
instance = comp, \c_Z80|u0|alu|F_Out~0\, c_Z80|u0|alu|F_Out~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|F_Out~1\, c_Z80|u0|alu|F_Out~1, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux28~2\, c_Z80|u0|alu|Mux28~2, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~249\, c_Z80|u0|alu|Q_t~249, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux7~2\, c_Z80|u0|alu|Mux7~2, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux24~1\, c_Z80|u0|alu|Mux24~1, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~250\, c_Z80|u0|alu|Q_t~250, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux21~1\, c_Z80|u0|alu|Mux21~1, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~252\, c_Z80|u0|alu|Q_t~252, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux22~0\, c_Z80|u0|alu|Mux22~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~253\, c_Z80|u0|alu|Q_t~253, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~255\, c_Z80|u0|alu|Q_t~255, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~256\, c_Z80|u0|alu|Q_t~256, zx01xr, 1
instance = comp, \c_Z80|u0|alu|F_Out~4\, c_Z80|u0|alu|F_Out~4, zx01xr, 1
instance = comp, \c_Z80|u0|alu|F_Out~5\, c_Z80|u0|alu|F_Out~5, zx01xr, 1
instance = comp, \c_Z80|u0|alu|B_i~3\, c_Z80|u0|alu|B_i~3, zx01xr, 1
instance = comp, \c_Z80|u0|alu|B_i~4\, c_Z80|u0|alu|B_i~4, zx01xr, 1
instance = comp, \c_Z80|u0|alu|F_Out~6\, c_Z80|u0|alu|F_Out~6, zx01xr, 1
instance = comp, \c_Z80|u0|alu|F_Out~7\, c_Z80|u0|alu|F_Out~7, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Overflow_v\, c_Z80|u0|alu|Overflow_v, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux20~0\, c_Z80|u0|alu|Mux20~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux28~10\, c_Z80|u0|alu|Mux28~10, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux28~11\, c_Z80|u0|alu|Mux28~11, zx01xr, 1
instance = comp, \c_Z80|u0|Fp[7]\, c_Z80|u0|Fp[7], zx01xr, 1
instance = comp, \c_Z80|u0|F~39\, c_Z80|u0|F~39, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux23~2\, c_Z80|u0|alu|Mux23~2, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux23~3\, c_Z80|u0|alu|Mux23~3, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux23~4\, c_Z80|u0|alu|Mux23~4, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux23~5\, c_Z80|u0|alu|Mux23~5, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux23~6\, c_Z80|u0|alu|Mux23~6, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux23~7\, c_Z80|u0|alu|Mux23~7, zx01xr, 1
instance = comp, \c_Z80|u0|F~40\, c_Z80|u0|F~40, zx01xr, 1
instance = comp, \c_Z80|u0|F~41\, c_Z80|u0|F~41, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux7~4\, c_Z80|u0|alu|Mux7~4, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~257\, c_Z80|u0|alu|Q_t~257, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux23~8\, c_Z80|u0|alu|Mux23~8, zx01xr, 1
instance = comp, \c_Z80|u0|Save_Mux[7]~10\, c_Z80|u0|Save_Mux[7]~10, zx01xr, 1
instance = comp, \c_Z80|u0|F~42\, c_Z80|u0|F~42, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~258\, c_Z80|u0|alu|Q_t~258, zx01xr, 1
instance = comp, \c_Z80|u0|Save_Mux[6]~13\, c_Z80|u0|Save_Mux[6]~13, zx01xr, 1
instance = comp, \c_Z80|u0|Save_Mux[6]~14\, c_Z80|u0|Save_Mux[6]~14, zx01xr, 1
instance = comp, \c_Z80|u0|Save_Mux[6]~15\, c_Z80|u0|Save_Mux[6]~15, zx01xr, 1
instance = comp, \c_Z80|u0|Save_Mux[6]~16\, c_Z80|u0|Save_Mux[6]~16, zx01xr, 1
instance = comp, \c_Z80|u0|Save_Mux[6]~17\, c_Z80|u0|Save_Mux[6]~17, zx01xr, 1
instance = comp, \c_Z80|u0|F~44\, c_Z80|u0|F~44, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Equal3~0\, c_Z80|u0|alu|Equal3~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux24~5\, c_Z80|u0|alu|Mux24~5, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux24~6\, c_Z80|u0|alu|Mux24~6, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux24~7\, c_Z80|u0|alu|Mux24~7, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux24~8\, c_Z80|u0|alu|Mux24~8, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux24~9\, c_Z80|u0|alu|Mux24~9, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux24~10\, c_Z80|u0|alu|Mux24~10, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux24~11\, c_Z80|u0|alu|Mux24~11, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux24~12\, c_Z80|u0|alu|Mux24~12, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux24~13\, c_Z80|u0|alu|Mux24~13, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux24~14\, c_Z80|u0|alu|Mux24~14, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux24~15\, c_Z80|u0|alu|Mux24~15, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux24~16\, c_Z80|u0|alu|Mux24~16, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux24~17\, c_Z80|u0|alu|Mux24~17, zx01xr, 1
instance = comp, \c_Z80|u0|Z16_r\, c_Z80|u0|Z16_r, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux24~18\, c_Z80|u0|alu|Mux24~18, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~259\, c_Z80|u0|alu|Q_t~259, zx01xr, 1
instance = comp, \c_Z80|u0|Fp[0]\, c_Z80|u0|Fp[0], zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux286~0\, c_Z80|u0|mcode|Mux286~0, zx01xr, 1
instance = comp, \c_Z80|u0|F~49\, c_Z80|u0|F~49, zx01xr, 1
instance = comp, \c_Z80|u0|F~50\, c_Z80|u0|F~50, zx01xr, 1
instance = comp, \c_Z80|u0|F~51\, c_Z80|u0|F~51, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux30~2\, c_Z80|u0|alu|Mux30~2, zx01xr, 1
instance = comp, \c_Z80|u0|alu|DAA_Q[6]~15\, c_Z80|u0|alu|DAA_Q[6]~15, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Add4~12\, c_Z80|u0|alu|Add4~12, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux30~3\, c_Z80|u0|alu|Mux30~3, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux30~4\, c_Z80|u0|alu|Mux30~4, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux30~5\, c_Z80|u0|alu|Mux30~5, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Add2~0\, c_Z80|u0|alu|Add2~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux30~6\, c_Z80|u0|alu|Mux30~6, zx01xr, 1
instance = comp, \c_Z80|u0|PreserveC_r\, c_Z80|u0|PreserveC_r, zx01xr, 1
instance = comp, \c_Z80|u0|F~52\, c_Z80|u0|F~52, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux265~0\, c_Z80|u0|mcode|Mux265~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux223~0\, c_Z80|u0|mcode|Mux223~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux223~1\, c_Z80|u0|mcode|Mux223~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux223~2\, c_Z80|u0|mcode|Mux223~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux271~4\, c_Z80|u0|mcode|Mux271~4, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux87~2\, c_Z80|u0|mcode|Mux87~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux87~5\, c_Z80|u0|mcode|Mux87~5, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~262\, c_Z80|u0|alu|Q_t~262, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux87~6\, c_Z80|u0|mcode|Mux87~6, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux87~7\, c_Z80|u0|mcode|Mux87~7, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux87~8\, c_Z80|u0|mcode|Mux87~8, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux87~9\, c_Z80|u0|mcode|Mux87~9, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux89~8\, c_Z80|u0|mcode|Mux89~8, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~264\, c_Z80|u0|alu|Q_t~264, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux274~1\, c_Z80|u0|mcode|Mux274~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux274~2\, c_Z80|u0|mcode|Mux274~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux274~3\, c_Z80|u0|mcode|Mux274~3, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux274~4\, c_Z80|u0|mcode|Mux274~4, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux274~6\, c_Z80|u0|mcode|Mux274~6, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux274~7\, c_Z80|u0|mcode|Mux274~7, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux274~8\, c_Z80|u0|mcode|Mux274~8, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux274~9\, c_Z80|u0|mcode|Mux274~9, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~266\, c_Z80|u0|alu|Q_t~266, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~267\, c_Z80|u0|alu|Q_t~267, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux274~10\, c_Z80|u0|mcode|Mux274~10, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux274~11\, c_Z80|u0|mcode|Mux274~11, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux274~13\, c_Z80|u0|mcode|Mux274~13, zx01xr, 1
instance = comp, \c_Z80|u0|RegAddrA_r[0]\, c_Z80|u0|RegAddrA_r[0], zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux273~0\, c_Z80|u0|mcode|Mux273~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux89~12\, c_Z80|u0|mcode|Mux89~12, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux89~13\, c_Z80|u0|mcode|Mux89~13, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux89~14\, c_Z80|u0|mcode|Mux89~14, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux89~15\, c_Z80|u0|mcode|Mux89~15, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux273~3\, c_Z80|u0|mcode|Mux273~3, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux272~2\, c_Z80|u0|mcode|Mux272~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux272~3\, c_Z80|u0|mcode|Mux272~3, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux272~6\, c_Z80|u0|mcode|Mux272~6, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux272~7\, c_Z80|u0|mcode|Mux272~7, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux272~10\, c_Z80|u0|mcode|Mux272~10, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux272~11\, c_Z80|u0|mcode|Mux272~11, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux272~12\, c_Z80|u0|mcode|Mux272~12, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux272~13\, c_Z80|u0|mcode|Mux272~13, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux272~14\, c_Z80|u0|mcode|Mux272~14, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux272~15\, c_Z80|u0|mcode|Mux272~15, zx01xr, 1
instance = comp, \c_Z80|u0|RegAddrA_r[1]\, c_Z80|u0|RegAddrA_r[1], zx01xr, 1
instance = comp, \c_Z80|u0|RegAddrA[1]~10\, c_Z80|u0|RegAddrA[1]~10, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux0~2\, c_Z80|u0|Regs|Mux0~2, zx01xr, 1
instance = comp, \c_Z80|u0|RegAddrA_r[2]\, c_Z80|u0|RegAddrA_r[2], zx01xr, 1
instance = comp, \c_Z80|u0|RegAddrA[2]~12\, c_Z80|u0|RegAddrA[2]~12, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux1~0\, c_Z80|u0|Regs|Mux1~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux1~1\, c_Z80|u0|Regs|Mux1~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux1~2\, c_Z80|u0|Regs|Mux1~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux1~3\, c_Z80|u0|Regs|Mux1~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux1~4\, c_Z80|u0|Regs|Mux1~4, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux4~0\, c_Z80|u0|Regs|Mux4~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux4~1\, c_Z80|u0|Regs|Mux4~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux5~0\, c_Z80|u0|Regs|Mux5~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux5~1\, c_Z80|u0|Regs|Mux5~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux5~2\, c_Z80|u0|Regs|Mux5~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux6~0\, c_Z80|u0|Regs|Mux6~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux6~1\, c_Z80|u0|Regs|Mux6~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux9~0\, c_Z80|u0|Regs|Mux9~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux9~1\, c_Z80|u0|Regs|Mux9~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux9~2\, c_Z80|u0|Regs|Mux9~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux10~2\, c_Z80|u0|Regs|Mux10~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux12~2\, c_Z80|u0|Regs|Mux12~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux12~3\, c_Z80|u0|Regs|Mux12~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux14~0\, c_Z80|u0|Regs|Mux14~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux14~2\, c_Z80|u0|Regs|Mux14~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux14~3\, c_Z80|u0|Regs|Mux14~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux15~0\, c_Z80|u0|Regs|Mux15~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux16~0\, c_Z80|u0|Regs|Mux16~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux16~1\, c_Z80|u0|Regs|Mux16~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux16~2\, c_Z80|u0|Regs|Mux16~2, zx01xr, 1
instance = comp, \c_Z80|u0|RegAddrB_r[2]\, c_Z80|u0|RegAddrB_r[2], zx01xr, 1
instance = comp, \c_Z80|u0|SP~5\, c_Z80|u0|SP~5, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr~31\, c_Z80|u0|TmpAddr~31, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux80~2\, c_Z80|u0|mcode|Mux80~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux80~3\, c_Z80|u0|mcode|Mux80~3, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Set_BusB_To[0]~10\, c_Z80|u0|mcode|Set_BusB_To[0]~10, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr~39\, c_Z80|u0|TmpAddr~39, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr~40\, c_Z80|u0|TmpAddr~40, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr~41\, c_Z80|u0|TmpAddr~41, zx01xr, 1
instance = comp, \c_Z80|u0|ACC~6\, c_Z80|u0|ACC~6, zx01xr, 1
instance = comp, \c_Z80|u0|ACC~7\, c_Z80|u0|ACC~7, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~270\, c_Z80|u0|alu|Q_t~270, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~271\, c_Z80|u0|alu|Q_t~271, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux74~2\, c_Z80|u0|mcode|Mux74~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux74~3\, c_Z80|u0|mcode|Mux74~3, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux74~4\, c_Z80|u0|mcode|Mux74~4, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux74~5\, c_Z80|u0|mcode|Mux74~5, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux74~6\, c_Z80|u0|mcode|Mux74~6, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~272\, c_Z80|u0|alu|Q_t~272, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux74~7\, c_Z80|u0|mcode|Mux74~7, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux74~8\, c_Z80|u0|mcode|Mux74~8, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux74~9\, c_Z80|u0|mcode|Mux74~9, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux74~10\, c_Z80|u0|mcode|Mux74~10, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux74~11\, c_Z80|u0|mcode|Mux74~11, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux74~12\, c_Z80|u0|mcode|Mux74~12, zx01xr, 1
instance = comp, \c_Z80|u0|PC[9]~20\, c_Z80|u0|PC[9]~20, zx01xr, 1
instance = comp, \c_Z80|u0|PC[9]~21\, c_Z80|u0|PC[9]~21, zx01xr, 1
instance = comp, \c_Z80|u0|PC[9]~22\, c_Z80|u0|PC[9]~22, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux17~2\, c_Z80|u0|Regs|Mux17~2, zx01xr, 1
instance = comp, \c_Z80|u0|RegBusA_r[14]\, c_Z80|u0|RegBusA_r[14], zx01xr, 1
instance = comp, \c_Z80|u0|ACC~12\, c_Z80|u0|ACC~12, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux33~0\, c_Z80|u0|alu|Mux33~0, zx01xr, 1
instance = comp, \c_Z80|u0|Save_Mux[5]~25\, c_Z80|u0|Save_Mux[5]~25, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux18~0\, c_Z80|u0|Regs|Mux18~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux18~2\, c_Z80|u0|Regs|Mux18~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux18~3\, c_Z80|u0|Regs|Mux18~3, zx01xr, 1
instance = comp, \c_Z80|u0|PC~29\, c_Z80|u0|PC~29, zx01xr, 1
instance = comp, \c_Z80|u0|PC~30\, c_Z80|u0|PC~30, zx01xr, 1
instance = comp, \c_Z80|u0|PC~31\, c_Z80|u0|PC~31, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux37~0\, c_Z80|u0|alu|Mux37~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~273\, c_Z80|u0|alu|Q_t~273, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux37~2\, c_Z80|u0|alu|Mux37~2, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux37~3\, c_Z80|u0|alu|Mux37~3, zx01xr, 1
instance = comp, \c_Z80|u0|IncDecZ~0\, c_Z80|u0|IncDecZ~0, zx01xr, 1
instance = comp, \c_Z80|u0|process_1~9\, c_Z80|u0|process_1~9, zx01xr, 1
instance = comp, \c_Z80|u0|process_1~10\, c_Z80|u0|process_1~10, zx01xr, 1
instance = comp, \c_Z80|u0|Equal24~0\, c_Z80|u0|Equal24~0, zx01xr, 1
instance = comp, \c_Z80|u0|Equal24~1\, c_Z80|u0|Equal24~1, zx01xr, 1
instance = comp, \c_Z80|u0|Equal24~2\, c_Z80|u0|Equal24~2, zx01xr, 1
instance = comp, \c_Z80|u0|Equal24~3\, c_Z80|u0|Equal24~3, zx01xr, 1
instance = comp, \c_Z80|u0|Equal24~4\, c_Z80|u0|Equal24~4, zx01xr, 1
instance = comp, \c_Z80|u0|Equal24~5\, c_Z80|u0|Equal24~5, zx01xr, 1
instance = comp, \c_Z80|u0|IncDecZ~1\, c_Z80|u0|IncDecZ~1, zx01xr, 1
instance = comp, \c_Z80|u0|PC~34\, c_Z80|u0|PC~34, zx01xr, 1
instance = comp, \c_Z80|u0|PC~35\, c_Z80|u0|PC~35, zx01xr, 1
instance = comp, \c_Z80|u0|PC~36\, c_Z80|u0|PC~36, zx01xr, 1
instance = comp, \c_Z80|u0|PC~37\, c_Z80|u0|PC~37, zx01xr, 1
instance = comp, \c_Z80|u0|PC~38\, c_Z80|u0|PC~38, zx01xr, 1
instance = comp, \c_Z80|u0|PC~40\, c_Z80|u0|PC~40, zx01xr, 1
instance = comp, \c_Z80|u0|RegBusA_r[1]\, c_Z80|u0|RegBusA_r[1], zx01xr, 1
instance = comp, \c_Z80|u0|RegDIL[1]~2\, c_Z80|u0|RegDIL[1]~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux30~0\, c_Z80|u0|Regs|Mux30~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux30~1\, c_Z80|u0|Regs|Mux30~1, zx01xr, 1
instance = comp, \c_Z80|u0|SP~21\, c_Z80|u0|SP~21, zx01xr, 1
instance = comp, \c_Z80|u0|PC~51\, c_Z80|u0|PC~51, zx01xr, 1
instance = comp, \c_Z80|u0|RegBusA_r[2]\, c_Z80|u0|RegBusA_r[2], zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux35~0\, c_Z80|u0|alu|Mux35~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux35~1\, c_Z80|u0|alu|Mux35~1, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~274\, c_Z80|u0|alu|Q_t~274, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux35~2\, c_Z80|u0|alu|Mux35~2, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux35~3\, c_Z80|u0|alu|Mux35~3, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux35~4\, c_Z80|u0|alu|Mux35~4, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux35~5\, c_Z80|u0|alu|Mux35~5, zx01xr, 1
instance = comp, \c_Z80|u0|PC~54\, c_Z80|u0|PC~54, zx01xr, 1
instance = comp, \c_Z80|u0|RegBusA_r[3]\, c_Z80|u0|RegBusA_r[3], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux28~0\, c_Z80|u0|Regs|Mux28~0, zx01xr, 1
instance = comp, \c_Z80|u0|Save_Mux[4]~30\, c_Z80|u0|Save_Mux[4]~30, zx01xr, 1
instance = comp, \c_Z80|u0|Save_Mux[4]~31\, c_Z80|u0|Save_Mux[4]~31, zx01xr, 1
instance = comp, \c_Z80|u0|PC~66\, c_Z80|u0|PC~66, zx01xr, 1
instance = comp, \c_Z80|u0|RegBusA_r[7]\, c_Z80|u0|RegBusA_r[7], zx01xr, 1
instance = comp, \c_Z80|u0|RegDIL[7]~14\, c_Z80|u0|RegDIL[7]~14, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux24~0\, c_Z80|u0|Regs|Mux24~0, zx01xr, 1
instance = comp, \c_Z80|u0|R[7]~24\, c_Z80|u0|R[7]~24, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux21~0\, c_Z80|u0|Regs|Mux21~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux21~1\, c_Z80|u0|Regs|Mux21~1, zx01xr, 1
instance = comp, \c_Z80|u0|RegBusA_r[10]\, c_Z80|u0|RegBusA_r[10], zx01xr, 1
instance = comp, \c_Z80|u0|RegDIH[2]~13\, c_Z80|u0|RegDIH[2]~13, zx01xr, 1
instance = comp, \c_Z80|u0|RegBusA_r[11]\, c_Z80|u0|RegBusA_r[11], zx01xr, 1
instance = comp, \c_Z80|u0|RegDIH[3]~15\, c_Z80|u0|RegDIH[3]~15, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux20~0\, c_Z80|u0|Regs|Mux20~0, zx01xr, 1
instance = comp, \c_Z80|u0|SP~39\, c_Z80|u0|SP~39, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux19~0\, c_Z80|u0|Regs|Mux19~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux19~1\, c_Z80|u0|Regs|Mux19~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux19~2\, c_Z80|u0|Regs|Mux19~2, zx01xr, 1
instance = comp, \c_Z80|u0|SP~41\, c_Z80|u0|SP~41, zx01xr, 1
instance = comp, \c_Z80|u0|ACC~30\, c_Z80|u0|ACC~30, zx01xr, 1
instance = comp, \c_Z80|u0|PC~89\, c_Z80|u0|PC~89, zx01xr, 1
instance = comp, \c_Z80|u0|PC~90\, c_Z80|u0|PC~90, zx01xr, 1
instance = comp, \c_Z80|u0|PC~91\, c_Z80|u0|PC~91, zx01xr, 1
instance = comp, \c_Z80|u0|PC~92\, c_Z80|u0|PC~92, zx01xr, 1
instance = comp, \c_Z80|u0|DO~24\, c_Z80|u0|DO~24, zx01xr, 1
instance = comp, \scan2x|Equal0~0\, scan2x|Equal0~0, zx01xr, 1
instance = comp, \scan2x|ovs_t1\, scan2x|ovs_t1, zx01xr, 1
instance = comp, \c_top|c_res_clk|timer[0]~1\, c_top|c_res_clk|timer[0]~1, zx01xr, 1
instance = comp, \c_Z80|u0|Auto_Wait_t1~0\, c_Z80|u0|Auto_Wait_t1~0, zx01xr, 1
instance = comp, \c_Z80|u0|IntE_FF1~0\, c_Z80|u0|IntE_FF1~0, zx01xr, 1
instance = comp, \c_Z80|u0|IntE_FF1~1\, c_Z80|u0|IntE_FF1~1, zx01xr, 1
instance = comp, \c_Z80|u0|IntE_FF1~2\, c_Z80|u0|IntE_FF1~2, zx01xr, 1
instance = comp, \c_Z80|u0|IntE_FF1~3\, c_Z80|u0|IntE_FF1~3, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux10~0\, c_PS2_MatrixEncoder|Mux10~0, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux10~1\, c_PS2_MatrixEncoder|Mux10~1, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux10~2\, c_PS2_MatrixEncoder|Mux10~2, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux10~3\, c_PS2_MatrixEncoder|Mux10~3, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix_Wr_Addr[2]\, c_PS2_MatrixEncoder|Matrix_Wr_Addr[2], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~34\, c_PS2_MatrixEncoder|Matrix~34, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~36\, c_PS2_MatrixEncoder|Matrix~36, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~39\, c_PS2_MatrixEncoder|Matrix~39, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~43\, c_PS2_MatrixEncoder|Matrix~43, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~46\, c_PS2_MatrixEncoder|Matrix~46, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~50\, c_PS2_MatrixEncoder|Matrix~50, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~53\, c_PS2_MatrixEncoder|Matrix~53, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~57\, c_PS2_MatrixEncoder|Matrix~57, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~60\, c_PS2_MatrixEncoder|Matrix~60, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux11~0\, c_PS2_MatrixEncoder|Mux11~0, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux11~1\, c_PS2_MatrixEncoder|Mux11~1, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux11~2\, c_PS2_MatrixEncoder|Mux11~2, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux11~3\, c_PS2_MatrixEncoder|Mux11~3, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix_Wr_Addr[1]\, c_PS2_MatrixEncoder|Matrix_Wr_Addr[1], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~70\, c_PS2_MatrixEncoder|Matrix~70, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~71\, c_PS2_MatrixEncoder|Matrix~71, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~72\, c_PS2_MatrixEncoder|Matrix~72, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~73\, c_PS2_MatrixEncoder|Matrix~73, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~74\, c_PS2_MatrixEncoder|Matrix~74, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~75\, c_PS2_MatrixEncoder|Matrix~75, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~76\, c_PS2_MatrixEncoder|Matrix~76, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~77\, c_PS2_MatrixEncoder|Matrix~77, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~78\, c_PS2_MatrixEncoder|Matrix~78, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux8~2\, c_PS2_MatrixEncoder|Mux8~2, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux8~3\, c_PS2_MatrixEncoder|Mux8~3, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix_Wr_Addr[4]\, c_PS2_MatrixEncoder|Matrix_Wr_Addr[4], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux9~2\, c_PS2_MatrixEncoder|Mux9~2, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux9~3\, c_PS2_MatrixEncoder|Mux9~3, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~82\, c_PS2_MatrixEncoder|Matrix~82, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux61~2\, c_Z80|u0|mcode|Mux61~2, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~275\, c_Z80|u0|alu|Q_t~275, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~277\, c_Z80|u0|alu|Q_t~277, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux75~16\, c_Z80|u0|mcode|Mux75~16, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~279\, c_Z80|u0|alu|Q_t~279, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~280\, c_Z80|u0|alu|Q_t~280, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~283\, c_Z80|u0|alu|Q_t~283, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~284\, c_Z80|u0|alu|Q_t~284, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~285\, c_Z80|u0|alu|Q_t~285, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~286\, c_Z80|u0|alu|Q_t~286, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux61~7\, c_Z80|u0|mcode|Mux61~7, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~287\, c_Z80|u0|alu|Q_t~287, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~289\, c_Z80|u0|alu|Q_t~289, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux245~3\, c_Z80|u0|mcode|Mux245~3, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux245~4\, c_Z80|u0|mcode|Mux245~4, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux245~5\, c_Z80|u0|mcode|Mux245~5, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Set_BusB_To[2]~11\, c_Z80|u0|mcode|Set_BusB_To[2]~11, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux152~0\, c_Z80|u0|mcode|Mux152~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~291\, c_Z80|u0|alu|Q_t~291, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~292\, c_Z80|u0|alu|Q_t~292, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~293\, c_Z80|u0|alu|Q_t~293, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~295\, c_Z80|u0|alu|Q_t~295, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux220~0\, c_Z80|u0|mcode|Mux220~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux220~1\, c_Z80|u0|mcode|Mux220~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux247~2\, c_Z80|u0|mcode|Mux247~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux247~3\, c_Z80|u0|mcode|Mux247~3, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux247~7\, c_Z80|u0|mcode|Mux247~7, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~297\, c_Z80|u0|alu|Q_t~297, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux247~8\, c_Z80|u0|mcode|Mux247~8, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~299\, c_Z80|u0|alu|Q_t~299, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~300\, c_Z80|u0|alu|Q_t~300, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~301\, c_Z80|u0|alu|Q_t~301, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~302\, c_Z80|u0|alu|Q_t~302, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~303\, c_Z80|u0|alu|Q_t~303, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~306\, c_Z80|u0|alu|Q_t~306, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~307\, c_Z80|u0|alu|Q_t~307, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~308\, c_Z80|u0|alu|Q_t~308, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~309\, c_Z80|u0|alu|Q_t~309, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~313\, c_Z80|u0|alu|Q_t~313, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~319\, c_Z80|u0|alu|Q_t~319, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~321\, c_Z80|u0|alu|Q_t~321, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~322\, c_Z80|u0|alu|Q_t~322, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~323\, c_Z80|u0|alu|Q_t~323, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux12~0\, c_Z80|u0|mcode|Mux12~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~324\, c_Z80|u0|alu|Q_t~324, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~325\, c_Z80|u0|alu|Q_t~325, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~326\, c_Z80|u0|alu|Q_t~326, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~327\, c_Z80|u0|alu|Q_t~327, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~328\, c_Z80|u0|alu|Q_t~328, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~329\, c_Z80|u0|alu|Q_t~329, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~330\, c_Z80|u0|alu|Q_t~330, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~331\, c_Z80|u0|alu|Q_t~331, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~332\, c_Z80|u0|alu|Q_t~332, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~333\, c_Z80|u0|alu|Q_t~333, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~334\, c_Z80|u0|alu|Q_t~334, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux62~0\, c_Z80|u0|mcode|Mux62~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~335\, c_Z80|u0|alu|Q_t~335, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~336\, c_Z80|u0|alu|Q_t~336, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~337\, c_Z80|u0|alu|Q_t~337, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux62~1\, c_Z80|u0|mcode|Mux62~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux62~2\, c_Z80|u0|mcode|Mux62~2, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~338\, c_Z80|u0|alu|Q_t~338, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~339\, c_Z80|u0|alu|Q_t~339, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~340\, c_Z80|u0|alu|Q_t~340, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Set_BusB_To[0]~17\, c_Z80|u0|mcode|Set_BusB_To[0]~17, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~347\, c_Z80|u0|alu|Q_t~347, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~348\, c_Z80|u0|alu|Q_t~348, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Set_BusB_To[0]~18\, c_Z80|u0|mcode|Set_BusB_To[0]~18, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Set_BusB_To[0]~19\, c_Z80|u0|mcode|Set_BusB_To[0]~19, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~350\, c_Z80|u0|alu|Q_t~350, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~351\, c_Z80|u0|alu|Q_t~351, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux64~0\, c_Z80|u0|mcode|Mux64~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux64~6\, c_Z80|u0|mcode|Mux64~6, zx01xr, 1
instance = comp, \c_Z80|u0|Mux89~0\, c_Z80|u0|Mux89~0, zx01xr, 1
instance = comp, \c_Z80|u0|Mux89~1\, c_Z80|u0|Mux89~1, zx01xr, 1
instance = comp, \c_Z80|u0|Mux89~2\, c_Z80|u0|Mux89~2, zx01xr, 1
instance = comp, \c_Z80|u0|Mux89~3\, c_Z80|u0|Mux89~3, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux230~4\, c_Z80|u0|mcode|Mux230~4, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux230~5\, c_Z80|u0|mcode|Mux230~5, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux230~6\, c_Z80|u0|mcode|Mux230~6, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux283~0\, c_Z80|u0|mcode|Mux283~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux228~1\, c_Z80|u0|mcode|Mux228~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux283~1\, c_Z80|u0|mcode|Mux283~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux283~2\, c_Z80|u0|mcode|Mux283~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux283~3\, c_Z80|u0|mcode|Mux283~3, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux122~5\, c_Z80|u0|mcode|Mux122~5, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux283~4\, c_Z80|u0|mcode|Mux283~4, zx01xr, 1
instance = comp, \c_Z80|u0|ALU_Op_r~6\, c_Z80|u0|ALU_Op_r~6, zx01xr, 1
instance = comp, \c_Z80|u0|ALU_Op_r~7\, c_Z80|u0|ALU_Op_r~7, zx01xr, 1
instance = comp, \c_Z80|u0|ALU_Op_r~8\, c_Z80|u0|ALU_Op_r~8, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux259~15\, c_Z80|u0|mcode|Mux259~15, zx01xr, 1
instance = comp, \c_Z80|u0|ALU_Op_r~9\, c_Z80|u0|ALU_Op_r~9, zx01xr, 1
instance = comp, \c_Z80|u0|ALU_Op_r~10\, c_Z80|u0|ALU_Op_r~10, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux98~0\, c_Z80|u0|mcode|Mux98~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux229~13\, c_Z80|u0|mcode|Mux229~13, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux229~14\, c_Z80|u0|mcode|Mux229~14, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux229~15\, c_Z80|u0|mcode|Mux229~15, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux229~16\, c_Z80|u0|mcode|Mux229~16, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux229~17\, c_Z80|u0|mcode|Mux229~17, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux229~18\, c_Z80|u0|mcode|Mux229~18, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux229~19\, c_Z80|u0|mcode|Mux229~19, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux252~1\, c_Z80|u0|mcode|Mux252~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux252~2\, c_Z80|u0|mcode|Mux252~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux252~3\, c_Z80|u0|mcode|Mux252~3, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~355\, c_Z80|u0|alu|Q_t~355, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~357\, c_Z80|u0|alu|Q_t~357, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux68~0\, c_Z80|u0|mcode|Mux68~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~358\, c_Z80|u0|alu|Q_t~358, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~359\, c_Z80|u0|alu|Q_t~359, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux252~6\, c_Z80|u0|mcode|Mux252~6, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux252~7\, c_Z80|u0|mcode|Mux252~7, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux252~8\, c_Z80|u0|mcode|Mux252~8, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux252~9\, c_Z80|u0|mcode|Mux252~9, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux253~8\, c_Z80|u0|mcode|Mux253~8, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux253~10\, c_Z80|u0|mcode|Mux253~10, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux69~3\, c_Z80|u0|mcode|Mux69~3, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~361\, c_Z80|u0|alu|Q_t~361, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~362\, c_Z80|u0|alu|Q_t~362, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~363\, c_Z80|u0|alu|Q_t~363, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~364\, c_Z80|u0|alu|Q_t~364, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~366\, c_Z80|u0|alu|Q_t~366, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~372\, c_Z80|u0|alu|Q_t~372, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux251~6\, c_Z80|u0|mcode|Mux251~6, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux251~7\, c_Z80|u0|mcode|Mux251~7, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux251~8\, c_Z80|u0|mcode|Mux251~8, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux251~9\, c_Z80|u0|mcode|Mux251~9, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux251~12\, c_Z80|u0|mcode|Mux251~12, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux251~13\, c_Z80|u0|mcode|Mux251~13, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~375\, c_Z80|u0|alu|Q_t~375, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~376\, c_Z80|u0|alu|Q_t~376, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~377\, c_Z80|u0|alu|Q_t~377, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~378\, c_Z80|u0|alu|Q_t~378, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~379\, c_Z80|u0|alu|Q_t~379, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux251~14\, c_Z80|u0|mcode|Mux251~14, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux251~19\, c_Z80|u0|mcode|Mux251~19, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux251~20\, c_Z80|u0|mcode|Mux251~20, zx01xr, 1
instance = comp, \c_Z80|u0|Mux96~1\, c_Z80|u0|Mux96~1, zx01xr, 1
instance = comp, \c_Z80|u0|Mux98~0\, c_Z80|u0|Mux98~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux281~2\, c_Z80|u0|mcode|Mux281~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux281~3\, c_Z80|u0|mcode|Mux281~3, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux281~5\, c_Z80|u0|mcode|Mux281~5, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux281~6\, c_Z80|u0|mcode|Mux281~6, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux281~9\, c_Z80|u0|mcode|Mux281~9, zx01xr, 1
instance = comp, \c_Z80|u0|Mux97~2\, c_Z80|u0|Mux97~2, zx01xr, 1
instance = comp, \c_Z80|u0|process_0~21\, c_Z80|u0|process_0~21, zx01xr, 1
instance = comp, \c_Z80|u0|F[5]~54\, c_Z80|u0|F[5]~54, zx01xr, 1
instance = comp, \c_Z80|u0|F~55\, c_Z80|u0|F~55, zx01xr, 1
instance = comp, \c_Z80|u0|F~56\, c_Z80|u0|F~56, zx01xr, 1
instance = comp, \c_Z80|u0|F~57\, c_Z80|u0|F~57, zx01xr, 1
instance = comp, \c_Z80|u0|F~58\, c_Z80|u0|F~58, zx01xr, 1
instance = comp, \c_Z80|u0|F~59\, c_Z80|u0|F~59, zx01xr, 1
instance = comp, \c_Z80|u0|F~60\, c_Z80|u0|F~60, zx01xr, 1
instance = comp, \c_Z80|u0|F~61\, c_Z80|u0|F~61, zx01xr, 1
instance = comp, \c_Z80|u0|Fp[4]\, c_Z80|u0|Fp[4], zx01xr, 1
instance = comp, \c_Z80|u0|F~62\, c_Z80|u0|F~62, zx01xr, 1
instance = comp, \c_Z80|u0|F~63\, c_Z80|u0|F~63, zx01xr, 1
instance = comp, \c_Z80|u0|F~64\, c_Z80|u0|F~64, zx01xr, 1
instance = comp, \c_Z80|u0|F~65\, c_Z80|u0|F~65, zx01xr, 1
instance = comp, \c_Z80|u0|F~66\, c_Z80|u0|F~66, zx01xr, 1
instance = comp, \c_Z80|u0|F~67\, c_Z80|u0|F~67, zx01xr, 1
instance = comp, \c_Z80|u0|Fp[1]\, c_Z80|u0|Fp[1], zx01xr, 1
instance = comp, \c_Z80|u0|F~68\, c_Z80|u0|F~68, zx01xr, 1
instance = comp, \c_Z80|u0|F~69\, c_Z80|u0|F~69, zx01xr, 1
instance = comp, \c_Z80|u0|F~70\, c_Z80|u0|F~70, zx01xr, 1
instance = comp, \c_Z80|u0|F~71\, c_Z80|u0|F~71, zx01xr, 1
instance = comp, \c_Z80|u0|F~72\, c_Z80|u0|F~72, zx01xr, 1
instance = comp, \c_Z80|u0|F~73\, c_Z80|u0|F~73, zx01xr, 1
instance = comp, \c_Z80|u0|Mux90~0\, c_Z80|u0|Mux90~0, zx01xr, 1
instance = comp, \c_Z80|u0|Mux90~3\, c_Z80|u0|Mux90~3, zx01xr, 1
instance = comp, \c_Z80|u0|Mux91~0\, c_Z80|u0|Mux91~0, zx01xr, 1
instance = comp, \c_Z80|u0|Mux91~1\, c_Z80|u0|Mux91~1, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~380\, c_Z80|u0|alu|Q_t~380, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~381\, c_Z80|u0|alu|Q_t~381, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~382\, c_Z80|u0|alu|Q_t~382, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~383\, c_Z80|u0|alu|Q_t~383, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~384\, c_Z80|u0|alu|Q_t~384, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~385\, c_Z80|u0|alu|Q_t~385, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~386\, c_Z80|u0|alu|Q_t~386, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux94~0\, c_Z80|u0|mcode|Mux94~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~387\, c_Z80|u0|alu|Q_t~387, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~388\, c_Z80|u0|alu|Q_t~388, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~389\, c_Z80|u0|alu|Q_t~389, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux94~1\, c_Z80|u0|mcode|Mux94~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux278~2\, c_Z80|u0|mcode|Mux278~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux123~0\, c_Z80|u0|mcode|Mux123~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux123~1\, c_Z80|u0|mcode|Mux123~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux123~2\, c_Z80|u0|mcode|Mux123~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux278~3\, c_Z80|u0|mcode|Mux278~3, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux278~4\, c_Z80|u0|mcode|Mux278~4, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux278~5\, c_Z80|u0|mcode|Mux278~5, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux69~8\, c_Z80|u0|mcode|Mux69~8, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux278~6\, c_Z80|u0|mcode|Mux278~6, zx01xr, 1
instance = comp, \c_Z80|u0|IntE_FF2~0\, c_Z80|u0|IntE_FF2~0, zx01xr, 1
instance = comp, \c_Z80|u0|Mux94~0\, c_Z80|u0|Mux94~0, zx01xr, 1
instance = comp, \c_Z80|u0|Mux94~1\, c_Z80|u0|Mux94~1, zx01xr, 1
instance = comp, \c_Z80|u0|Mux95~1\, c_Z80|u0|Mux95~1, zx01xr, 1
instance = comp, \c_Z80|u0|Mux87~3\, c_Z80|u0|Mux87~3, zx01xr, 1
instance = comp, \c_Z80|u0|Mux87~4\, c_Z80|u0|Mux87~4, zx01xr, 1
instance = comp, \c_Z80|u0|Mux84~0\, c_Z80|u0|Mux84~0, zx01xr, 1
instance = comp, \c_Z80|u0|Mux84~1\, c_Z80|u0|Mux84~1, zx01xr, 1
instance = comp, \c_Z80|u0|F[3]\, c_Z80|u0|F[3], zx01xr, 1
instance = comp, \c_Z80|u0|Mux88~0\, c_Z80|u0|Mux88~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~390\, c_Z80|u0|alu|Q_t~390, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~391\, c_Z80|u0|alu|Q_t~391, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~392\, c_Z80|u0|alu|Q_t~392, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~393\, c_Z80|u0|alu|Q_t~393, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~394\, c_Z80|u0|alu|Q_t~394, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~395\, c_Z80|u0|alu|Q_t~395, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux70~0\, c_Z80|u0|mcode|Mux70~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~396\, c_Z80|u0|alu|Q_t~396, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~397\, c_Z80|u0|alu|Q_t~397, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~398\, c_Z80|u0|alu|Q_t~398, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux70~1\, c_Z80|u0|mcode|Mux70~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux254~1\, c_Z80|u0|mcode|Mux254~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux254~2\, c_Z80|u0|mcode|Mux254~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux254~3\, c_Z80|u0|mcode|Mux254~3, zx01xr, 1
instance = comp, \c_Z80|u0|Read_To_Reg_r~0\, c_Z80|u0|Read_To_Reg_r~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux212~7\, c_Z80|u0|mcode|Mux212~7, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux263~2\, c_Z80|u0|mcode|Mux263~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux263~3\, c_Z80|u0|mcode|Mux263~3, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux263~4\, c_Z80|u0|mcode|Mux263~4, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux263~5\, c_Z80|u0|mcode|Mux263~5, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux263~6\, c_Z80|u0|mcode|Mux263~6, zx01xr, 1
instance = comp, \c_Z80|u0|process_0~22\, c_Z80|u0|process_0~22, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux279~6\, c_Z80|u0|mcode|Mux279~6, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux279~7\, c_Z80|u0|mcode|Mux279~7, zx01xr, 1
instance = comp, \c_Z80|u0|RegAddrA_r~0\, c_Z80|u0|RegAddrA_r~0, zx01xr, 1
instance = comp, \c_Z80|u0|Alternate~0\, c_Z80|u0|Alternate~0, zx01xr, 1
instance = comp, \c_Z80|u0|RegAddrA_r~1\, c_Z80|u0|RegAddrA_r~1, zx01xr, 1
instance = comp, \c_Z80|u0|RegAddrB_r~1\, c_Z80|u0|RegAddrB_r~1, zx01xr, 1
instance = comp, \scan2x|vsync_in_t1\, scan2x|vsync_in_t1, zx01xr, 1
instance = comp, \c_top|c_video81|video_pixel[6]\, c_top|c_video81|video_pixel[6], zx01xr, 1
instance = comp, \c_Z80|u0|DO~28\, c_Z80|u0|DO~28, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux0~0\, c_PS2_MatrixEncoder|Mux0~0, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux4~0\, c_PS2_MatrixEncoder|Mux4~0, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux4~2\, c_PS2_MatrixEncoder|Mux4~2, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux3~0\, c_PS2_MatrixEncoder|Mux3~0, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux2~0\, c_PS2_MatrixEncoder|Mux2~0, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux2~1\, c_PS2_MatrixEncoder|Mux2~1, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux2~2\, c_PS2_MatrixEncoder|Mux2~2, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux2~5\, c_PS2_MatrixEncoder|Mux2~5, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux5~1\, c_PS2_MatrixEncoder|Mux5~1, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux5~2\, c_PS2_MatrixEncoder|Mux5~2, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux5~3\, c_PS2_MatrixEncoder|Mux5~3, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux5~4\, c_PS2_MatrixEncoder|Mux5~4, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux5~5\, c_PS2_MatrixEncoder|Mux5~5, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux5~6\, c_PS2_MatrixEncoder|Mux5~6, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux5~7\, c_PS2_MatrixEncoder|Mux5~7, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux5~8\, c_PS2_MatrixEncoder|Mux5~8, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux6~0\, c_PS2_MatrixEncoder|Mux6~0, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux6~1\, c_PS2_MatrixEncoder|Mux6~1, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux6~2\, c_PS2_MatrixEncoder|Mux6~2, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux6~3\, c_PS2_MatrixEncoder|Mux6~3, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Equal10~1\, c_PS2_MatrixEncoder|Equal10~1, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux7~1\, c_PS2_MatrixEncoder|Mux7~1, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux7~2\, c_PS2_MatrixEncoder|Mux7~2, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux1~1\, c_PS2_MatrixEncoder|Mux1~1, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux1~2\, c_PS2_MatrixEncoder|Mux1~2, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux1~3\, c_PS2_MatrixEncoder|Mux1~3, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux1~5\, c_PS2_MatrixEncoder|Mux1~5, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux1~6\, c_PS2_MatrixEncoder|Mux1~6, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux1~7\, c_PS2_MatrixEncoder|Mux1~7, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|RX_Bit_Cnt[0]\, c_PS2_MatrixEncoder|RX_Bit_Cnt[0], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|RX_ShiftReg[7]~0\, c_PS2_MatrixEncoder|RX_ShiftReg[7]~0, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux3~3\, c_PS2_MatrixEncoder|Mux3~3, zx01xr, 1
instance = comp, \c_Z80|u0|F[5]~78\, c_Z80|u0|F[5]~78, zx01xr, 1
instance = comp, \c_Z80|u0|F~79\, c_Z80|u0|F~79, zx01xr, 1
instance = comp, \c_Z80|u0|F~80\, c_Z80|u0|F~80, zx01xr, 1
instance = comp, \c_Z80|u0|F~90\, c_Z80|u0|F~90, zx01xr, 1
instance = comp, \c_Z80|u0|F~91\, c_Z80|u0|F~91, zx01xr, 1
instance = comp, \c_Z80|u0|F~92\, c_Z80|u0|F~92, zx01xr, 1
instance = comp, \c_Z80|u0|Fp[3]\, c_Z80|u0|Fp[3], zx01xr, 1
instance = comp, \c_Z80|u0|F~93\, c_Z80|u0|F~93, zx01xr, 1
instance = comp, \c_Z80|u0|F~94\, c_Z80|u0|F~94, zx01xr, 1
instance = comp, \c_Z80|u0|F~95\, c_Z80|u0|F~95, zx01xr, 1
instance = comp, \c_Z80|u0|F~96\, c_Z80|u0|F~96, zx01xr, 1
instance = comp, \c_top|c_video81|video_pixel~1\, c_top|c_video81|video_pixel~1, zx01xr, 1
instance = comp, \c_top|c_video81|video_pixel[5]\, c_top|c_video81|video_pixel[5], zx01xr, 1
instance = comp, \c_top|c_video81|video_pixel~2\, c_top|c_video81|video_pixel~2, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Cnt[31]\, c_PS2_MatrixEncoder|Cnt[31], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Cnt[25]\, c_PS2_MatrixEncoder|Cnt[25], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Cnt[23]\, c_PS2_MatrixEncoder|Cnt[23], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Cnt[18]\, c_PS2_MatrixEncoder|Cnt[18], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Equal7~3\, c_PS2_MatrixEncoder|Equal7~3, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Cnt[15]\, c_PS2_MatrixEncoder|Cnt[15], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Cnt[6]\, c_PS2_MatrixEncoder|Cnt[6], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Equal7~8\, c_PS2_MatrixEncoder|Equal7~8, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add0~0\, c_PS2_MatrixEncoder|Add0~0, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|RX_Bit_Cnt[0]~4\, c_PS2_MatrixEncoder|RX_Bit_Cnt[0]~4, zx01xr, 1
instance = comp, \c_top|c_video81|video_pixel[4]\, c_top|c_video81|video_pixel[4], zx01xr, 1
instance = comp, \c_top|c_video81|video_pixel~3\, c_top|c_video81|video_pixel~3, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~89\, c_PS2_MatrixEncoder|Add1~89, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~92\, c_PS2_MatrixEncoder|Add1~92, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~101\, c_PS2_MatrixEncoder|Add1~101, zx01xr, 1
instance = comp, \c_top|c_video81|video_pixel[3]\, c_top|c_video81|video_pixel[3], zx01xr, 1
instance = comp, \c_top|c_video81|video_pixel~4\, c_top|c_video81|video_pixel~4, zx01xr, 1
instance = comp, \c_top|c_video81|video_pixel[2]\, c_top|c_video81|video_pixel[2], zx01xr, 1
instance = comp, \c_top|c_video81|video_pixel~5\, c_top|c_video81|video_pixel~5, zx01xr, 1
instance = comp, \c_top|c_video81|video_pixel[1]\, c_top|c_video81|video_pixel[1], zx01xr, 1
instance = comp, \c_top|c_video81|video_pixel~6\, c_top|c_video81|video_pixel~6, zx01xr, 1
instance = comp, \c_top|c_video81|video_pixel[0]\, c_top|c_video81|video_pixel[0], zx01xr, 1
instance = comp, \c_top|c_video81|video_pixel~7\, c_top|c_video81|video_pixel~7, zx01xr, 1
instance = comp, \c_top|c_video81|video_pixel~8\, c_top|c_video81|video_pixel~8, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~400\, c_Z80|u0|alu|Q_t~400, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~401\, c_Z80|u0|alu|Q_t~401, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~402\, c_Z80|u0|alu|Q_t~402, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~403\, c_Z80|u0|alu|Q_t~403, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux103~9\, c_Z80|u0|mcode|Mux103~9, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux103~10\, c_Z80|u0|mcode|Mux103~10, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux103~11\, c_Z80|u0|mcode|Mux103~11, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~404\, c_Z80|u0|alu|Q_t~404, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Set_Addr_To[1]~18\, c_Z80|u0|mcode|Set_Addr_To[1]~18, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Set_Addr_To[1]~19\, c_Z80|u0|mcode|Set_Addr_To[1]~19, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux287~3\, c_Z80|u0|mcode|Mux287~3, zx01xr, 1
instance = comp, \c_Z80|u0|A[12]~103\, c_Z80|u0|A[12]~103, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~405\, c_Z80|u0|alu|Q_t~405, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~406\, c_Z80|u0|alu|Q_t~406, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~407\, c_Z80|u0|alu|Q_t~407, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~408\, c_Z80|u0|alu|Q_t~408, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~409\, c_Z80|u0|alu|Q_t~409, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~410\, c_Z80|u0|alu|Q_t~410, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~412\, c_Z80|u0|alu|Q_t~412, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~413\, c_Z80|u0|alu|Q_t~413, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux295~4\, c_Z80|u0|mcode|Mux295~4, zx01xr, 1
instance = comp, \c_Z80|u0|IntCycle~5\, c_Z80|u0|IntCycle~5, zx01xr, 1
instance = comp, \c_Z80|u0|TState[2]~8\, c_Z80|u0|TState[2]~8, zx01xr, 1
instance = comp, \c_Z80|u0|TState[2]~9\, c_Z80|u0|TState[2]~9, zx01xr, 1
instance = comp, \c_Z80|u0|I[7]~7\, c_Z80|u0|I[7]~7, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux72~18\, c_Z80|u0|mcode|Mux72~18, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~414\, c_Z80|u0|alu|Q_t~414, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux72~19\, c_Z80|u0|mcode|Mux72~19, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~415\, c_Z80|u0|alu|Q_t~415, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux205~5\, c_Z80|u0|mcode|Mux205~5, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux28~12\, c_Z80|u0|alu|Mux28~12, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux23~9\, c_Z80|u0|alu|Mux23~9, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux285~4\, c_Z80|u0|mcode|Mux285~4, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux30~7\, c_Z80|u0|alu|Mux30~7, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux89~18\, c_Z80|u0|mcode|Mux89~18, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux89~19\, c_Z80|u0|mcode|Mux89~19, zx01xr, 1
instance = comp, \c_Z80|u0|process_1~11\, c_Z80|u0|process_1~11, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr~51\, c_Z80|u0|TmpAddr~51, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux74~13\, c_Z80|u0|mcode|Mux74~13, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux110~10\, c_Z80|u0|mcode|Mux110~10, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~99\, c_PS2_MatrixEncoder|Matrix~99, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~100\, c_PS2_MatrixEncoder|Matrix~100, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~102\, c_PS2_MatrixEncoder|Matrix~102, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux61~9\, c_Z80|u0|mcode|Mux61~9, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux245~7\, c_Z80|u0|mcode|Mux245~7, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux247~11\, c_Z80|u0|mcode|Mux247~11, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Set_BusB_To[2]~22\, c_Z80|u0|mcode|Set_BusB_To[2]~22, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Set_BusB_To[2]~23\, c_Z80|u0|mcode|Set_BusB_To[2]~23, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~421\, c_Z80|u0|alu|Q_t~421, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~422\, c_Z80|u0|alu|Q_t~422, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~423\, c_Z80|u0|alu|Q_t~423, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~424\, c_Z80|u0|alu|Q_t~424, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Set_BusB_To[0]~25\, c_Z80|u0|mcode|Set_BusB_To[0]~25, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux230~7\, c_Z80|u0|mcode|Mux230~7, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux230~8\, c_Z80|u0|mcode|Mux230~8, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux122~6\, c_Z80|u0|mcode|Mux122~6, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux122~7\, c_Z80|u0|mcode|Mux122~7, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux121~4\, c_Z80|u0|mcode|Mux121~4, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux229~20\, c_Z80|u0|mcode|Mux229~20, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux229~21\, c_Z80|u0|mcode|Mux229~21, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux229~22\, c_Z80|u0|mcode|Mux229~22, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux212~10\, c_Z80|u0|mcode|Mux212~10, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux253~14\, c_Z80|u0|mcode|Mux253~14, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux253~15\, c_Z80|u0|mcode|Mux253~15, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~428\, c_Z80|u0|alu|Q_t~428, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~429\, c_Z80|u0|alu|Q_t~429, zx01xr, 1
instance = comp, \c_Z80|u0|F~98\, c_Z80|u0|F~98, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~430\, c_Z80|u0|alu|Q_t~430, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux278~9\, c_Z80|u0|mcode|Mux278~9, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~431\, c_Z80|u0|alu|Q_t~431, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~432\, c_Z80|u0|alu|Q_t~432, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~433\, c_Z80|u0|alu|Q_t~433, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux279~8\, c_Z80|u0|mcode|Mux279~8, zx01xr, 1
instance = comp, \c_Z80|u0|process_1~13\, c_Z80|u0|process_1~13, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~108\, c_PS2_MatrixEncoder|Add1~108, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~114\, c_PS2_MatrixEncoder|Add1~114, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~116\, c_PS2_MatrixEncoder|Add1~116, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux204~10\, c_Z80|u0|mcode|Mux204~10, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux8~5\, c_Z80|u0|alu|Mux8~5, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~434\, c_Z80|u0|alu|Q_t~434, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~435\, c_Z80|u0|alu|Q_t~435, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~436\, c_Z80|u0|alu|Q_t~436, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux100~3\, c_Z80|u0|mcode|Mux100~3, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux102~3\, c_Z80|u0|mcode|Mux102~3, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux1~9\, c_PS2_MatrixEncoder|Mux1~9, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux1~10\, c_PS2_MatrixEncoder|Mux1~10, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux6~4\, c_PS2_MatrixEncoder|Mux6~4, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux6~5\, c_PS2_MatrixEncoder|Mux6~5, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux9~0\, c_Z80|u0|alu|Mux9~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux9~1\, c_Z80|u0|alu|Mux9~1, zx01xr, 1
instance = comp, \c_top|c_video81|faking~0\, c_top|c_video81|faking~0, zx01xr, 1
instance = comp, \c_Z80|u0|INT_s~0\, c_Z80|u0|INT_s~0, zx01xr, 1
instance = comp, \div50[2]~clkctrl\, div50[2]~clkctrl, zx01xr, 1
instance = comp, \scan2x|vsync_in_t1~feeder\, scan2x|vsync_in_t1~feeder, zx01xr, 1
instance = comp, \scan2x|ovs_t1~feeder\, scan2x|ovs_t1~feeder, zx01xr, 1
instance = comp, \d[0]~I\, d[0], zx01xr, 1
instance = comp, \d[1]~I\, d[1], zx01xr, 1
instance = comp, \d[2]~I\, d[2], zx01xr, 1
instance = comp, \d[3]~I\, d[3], zx01xr, 1
instance = comp, \d[4]~I\, d[4], zx01xr, 1
instance = comp, \d[5]~I\, d[5], zx01xr, 1
instance = comp, \d[6]~I\, d[6], zx01xr, 1
instance = comp, \d[7]~I\, d[7], zx01xr, 1
instance = comp, \c_top|c_res_clk|i_phi~0\, c_top|c_res_clk|i_phi~0, zx01xr, 1
instance = comp, \c_top|c_res_clk|i_phi\, c_top|c_res_clk|i_phi, zx01xr, 1
instance = comp, \c_top|c_res_clk|i_phi~clkctrl\, c_top|c_res_clk|i_phi~clkctrl, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux146~6\, c_Z80|u0|mcode|Mux146~6, zx01xr, 1
instance = comp, \c_top|c_modes97|mode_ram~2\, c_top|c_modes97|mode_ram~2, zx01xr, 1
instance = comp, \c_Z80|u0|IR~9\, c_Z80|u0|IR~9, zx01xr, 1
instance = comp, \s_n_reset~feeder\, s_n_reset~feeder, zx01xr, 1
instance = comp, \rst_n~I\, rst_n, zx01xr, 1
instance = comp, \s_n_reset~clkctrl\, s_n_reset~clkctrl, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux59~0\, c_Z80|u0|mcode|Mux59~0, zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[2]~8\, c_top|c_busses|d_cpu_o[2]~8, zx01xr, 1
instance = comp, \c_Z80|u0|TState[1]~5\, c_Z80|u0|TState[1]~5, zx01xr, 1
instance = comp, \c_Z80|u0|TState[1]\, c_Z80|u0|TState[1], zx01xr, 1
instance = comp, \c_Z80|u0|Add12~0\, c_Z80|u0|Add12~0, zx01xr, 1
instance = comp, \c_Z80|u0|TState[2]~6\, c_Z80|u0|TState[2]~6, zx01xr, 1
instance = comp, \c_Z80|u0|TState[2]\, c_Z80|u0|TState[2], zx01xr, 1
instance = comp, \c_Z80|u0|Equal57~1\, c_Z80|u0|Equal57~1, zx01xr, 1
instance = comp, \c_Z80|MREQ_n~0\, c_Z80|MREQ_n~0, zx01xr, 1
instance = comp, \c_Z80|u0|Equal3~2\, c_Z80|u0|Equal3~2, zx01xr, 1
instance = comp, \c_Z80|u0|IR~10\, c_Z80|u0|IR~10, zx01xr, 1
instance = comp, \c_Z80|u0|IR[4]\, c_Z80|u0|IR[4], zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux290~0\, c_Z80|u0|mcode|Mux290~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux298~2\, c_Z80|u0|mcode|Mux298~2, zx01xr, 1
instance = comp, \c_Z80|u0|process_0~8\, c_Z80|u0|process_0~8, zx01xr, 1
instance = comp, \c_Z80|u0|IR~6\, c_Z80|u0|IR~6, zx01xr, 1
instance = comp, \c_Z80|u0|IR[7]\, c_Z80|u0|IR[7], zx01xr, 1
instance = comp, \usa_uk~I\, usa_uk, zx01xr, 1
instance = comp, \c_Z80|u0|ISet[1]~8\, c_Z80|u0|ISet[1]~8, zx01xr, 1
instance = comp, \c_Z80|u0|ISet[1]~5\, c_Z80|u0|ISet[1]~5, zx01xr, 1
instance = comp, \c_Z80|u0|ISet[1]\, c_Z80|u0|ISet[1], zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux260~0\, c_Z80|u0|mcode|Mux260~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux291~1\, c_Z80|u0|mcode|Mux291~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux235~4\, c_Z80|u0|mcode|Mux235~4, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux291~2\, c_Z80|u0|mcode|Mux291~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux291~3\, c_Z80|u0|mcode|Mux291~3, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux291~6\, c_Z80|u0|mcode|Mux291~6, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~103\, c_Z80|u0|alu|Q_t~103, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~104\, c_Z80|u0|alu|Q_t~104, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux87~0\, c_Z80|u0|mcode|Mux87~0, zx01xr, 1
instance = comp, \kbd_data~I\, kbd_data, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|PS2_Data_r[0]~0\, c_PS2_MatrixEncoder|PS2_Data_r[0]~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux231~2\, c_Z80|u0|mcode|Mux231~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux278~7\, c_Z80|u0|mcode|Mux278~7, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux278~8\, c_Z80|u0|mcode|Mux278~8, zx01xr, 1
instance = comp, \c_Z80|u0|Save_ALU_r~0\, c_Z80|u0|Save_ALU_r~0, zx01xr, 1
instance = comp, \c_Z80|u0|Save_ALU_r\, c_Z80|u0|Save_ALU_r, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux198~0\, c_Z80|u0|mcode|Mux198~0, zx01xr, 1
instance = comp, \c_Z80|u0|ALU_Op_r~14\, c_Z80|u0|ALU_Op_r~14, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~124\, c_Z80|u0|alu|Q_t~124, zx01xr, 1
instance = comp, \c_Z80|u0|ALU_Op_r~17\, c_Z80|u0|ALU_Op_r~17, zx01xr, 1
instance = comp, \c_Z80|u0|ALU_Op_r~15\, c_Z80|u0|ALU_Op_r~15, zx01xr, 1
instance = comp, \c_Z80|u0|ALU_Op_r~13\, c_Z80|u0|ALU_Op_r~13, zx01xr, 1
instance = comp, \c_Z80|u0|ALU_Op_r~16\, c_Z80|u0|ALU_Op_r~16, zx01xr, 1
instance = comp, \c_Z80|u0|ALU_Op_r[3]\, c_Z80|u0|ALU_Op_r[3], zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux281~7\, c_Z80|u0|mcode|Mux281~7, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux281~4\, c_Z80|u0|mcode|Mux281~4, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux281~10\, c_Z80|u0|mcode|Mux281~10, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux281~8\, c_Z80|u0|mcode|Mux281~8, zx01xr, 1
instance = comp, \c_Z80|u0|ALU_Op_r~18\, c_Z80|u0|ALU_Op_r~18, zx01xr, 1
instance = comp, \c_Z80|u0|ALU_Op_r[2]\, c_Z80|u0|ALU_Op_r[2], zx01xr, 1
instance = comp, \c_Z80|u0|Save_Mux[5]~9\, c_Z80|u0|Save_Mux[5]~9, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux231~1\, c_Z80|u0|mcode|Mux231~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux250~0\, c_Z80|u0|mcode|Mux250~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux251~4\, c_Z80|u0|mcode|Mux251~4, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux126~0\, c_Z80|u0|mcode|Mux126~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux250~1\, c_Z80|u0|mcode|Mux250~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux250~2\, c_Z80|u0|mcode|Mux250~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux250~3\, c_Z80|u0|mcode|Mux250~3, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux250~4\, c_Z80|u0|mcode|Mux250~4, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux146~1\, c_Z80|u0|mcode|Mux146~1, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~418\, c_Z80|u0|alu|Q_t~418, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux7~6\, c_Z80|u0|alu|Mux7~6, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux253~9\, c_Z80|u0|mcode|Mux253~9, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux110~6\, c_Z80|u0|mcode|Mux110~6, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux215~4\, c_Z80|u0|mcode|Mux215~4, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux253~11\, c_Z80|u0|mcode|Mux253~11, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux254~0\, c_Z80|u0|mcode|Mux254~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux100~2\, c_Z80|u0|mcode|Mux100~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux69~2\, c_Z80|u0|mcode|Mux69~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux69~9\, c_Z80|u0|mcode|Mux69~9, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux69~4\, c_Z80|u0|mcode|Mux69~4, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~371\, c_Z80|u0|alu|Q_t~371, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~106\, c_Z80|u0|alu|Q_t~106, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~416\, c_Z80|u0|alu|Q_t~416, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux47~0\, c_Z80|u0|mcode|Mux47~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~367\, c_Z80|u0|alu|Q_t~367, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~373\, c_Z80|u0|alu|Q_t~373, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~312\, c_Z80|u0|alu|Q_t~312, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~427\, c_Z80|u0|alu|Q_t~427, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~368\, c_Z80|u0|alu|Q_t~368, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~369\, c_Z80|u0|alu|Q_t~369, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~100\, c_Z80|u0|alu|Q_t~100, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~370\, c_Z80|u0|alu|Q_t~370, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~365\, c_Z80|u0|alu|Q_t~365, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux69~5\, c_Z80|u0|mcode|Mux69~5, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux69~6\, c_Z80|u0|mcode|Mux69~6, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux69~7\, c_Z80|u0|mcode|Mux69~7, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux253~12\, c_Z80|u0|mcode|Mux253~12, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux253~13\, c_Z80|u0|mcode|Mux253~13, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux263~1\, c_Z80|u0|mcode|Mux263~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux263~0\, c_Z80|u0|mcode|Mux263~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux263~7\, c_Z80|u0|mcode|Mux263~7, zx01xr, 1
instance = comp, \c_Z80|u0|Read_To_Reg_r~5\, c_Z80|u0|Read_To_Reg_r~5, zx01xr, 1
instance = comp, \c_Z80|u0|Read_To_Reg_r[1]\, c_Z80|u0|Read_To_Reg_r[1], zx01xr, 1
instance = comp, \c_Z80|u0|Read_To_Reg_r~3\, c_Z80|u0|Read_To_Reg_r~3, zx01xr, 1
instance = comp, \c_Z80|u0|Read_To_Reg_r[3]\, c_Z80|u0|Read_To_Reg_r[3], zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux146~4\, c_Z80|u0|mcode|Mux146~4, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~374\, c_Z80|u0|alu|Q_t~374, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux251~10\, c_Z80|u0|mcode|Mux251~10, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux102~2\, c_Z80|u0|mcode|Mux102~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux251~23\, c_Z80|u0|mcode|Mux251~23, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux251~11\, c_Z80|u0|mcode|Mux251~11, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux251~15\, c_Z80|u0|mcode|Mux251~15, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux251~16\, c_Z80|u0|mcode|Mux251~16, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux251~17\, c_Z80|u0|mcode|Mux251~17, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux146~3\, c_Z80|u0|mcode|Mux146~3, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux251~18\, c_Z80|u0|mcode|Mux251~18, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux251~21\, c_Z80|u0|mcode|Mux251~21, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux251~22\, c_Z80|u0|mcode|Mux251~22, zx01xr, 1
instance = comp, \c_Z80|u0|Read_To_Reg_r~4\, c_Z80|u0|Read_To_Reg_r~4, zx01xr, 1
instance = comp, \c_Z80|u0|Read_To_Reg_r[2]\, c_Z80|u0|Read_To_Reg_r[2], zx01xr, 1
instance = comp, \c_Z80|u0|SP[1]~2\, c_Z80|u0|SP[1]~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux110~8\, c_Z80|u0|mcode|Mux110~8, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux110~9\, c_Z80|u0|mcode|Mux110~9, zx01xr, 1
instance = comp, \c_Z80|u0|SP[8]~1\, c_Z80|u0|SP[8]~1, zx01xr, 1
instance = comp, \c_Z80|u0|Read_To_Reg_r~6\, c_Z80|u0|Read_To_Reg_r~6, zx01xr, 1
instance = comp, \c_Z80|u0|Read_To_Reg_r[0]\, c_Z80|u0|Read_To_Reg_r[0], zx01xr, 1
instance = comp, \c_Z80|u0|SP[8]~3\, c_Z80|u0|SP[8]~3, zx01xr, 1
instance = comp, \c_Z80|u0|Alternate~1\, c_Z80|u0|Alternate~1, zx01xr, 1
instance = comp, \c_Z80|u0|Alternate\, c_Z80|u0|Alternate, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux274~5\, c_Z80|u0|mcode|Mux274~5, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux212~6\, c_Z80|u0|mcode|Mux212~6, zx01xr, 1
instance = comp, \c_Z80|u0|RegAddrA~2\, c_Z80|u0|RegAddrA~2, zx01xr, 1
instance = comp, \c_Z80|u0|RegAddrB[2]~2\, c_Z80|u0|RegAddrB[2]~2, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~109\, c_Z80|u0|alu|Q_t~109, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~341\, c_Z80|u0|alu|Q_t~341, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~345\, c_Z80|u0|alu|Q_t~345, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~261\, c_Z80|u0|alu|Q_t~261, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~346\, c_Z80|u0|alu|Q_t~346, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux62~5\, c_Z80|u0|mcode|Mux62~5, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~342\, c_Z80|u0|alu|Q_t~342, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~343\, c_Z80|u0|alu|Q_t~343, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~229\, c_Z80|u0|alu|Q_t~229, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux130~0\, c_Z80|u0|mcode|Mux130~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~344\, c_Z80|u0|alu|Q_t~344, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux62~3\, c_Z80|u0|mcode|Mux62~3, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux62~4\, c_Z80|u0|mcode|Mux62~4, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux62~6\, c_Z80|u0|mcode|Mux62~6, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Set_BusB_To[2]~15\, c_Z80|u0|mcode|Set_BusB_To[2]~15, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux59~1\, c_Z80|u0|mcode|Mux59~1, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux7~3\, c_Z80|u0|alu|Mux7~3, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~316\, c_Z80|u0|alu|Q_t~316, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~317\, c_Z80|u0|alu|Q_t~317, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~419\, c_Z80|u0|alu|Q_t~419, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~420\, c_Z80|u0|alu|Q_t~420, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~294\, c_Z80|u0|alu|Q_t~294, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~320\, c_Z80|u0|alu|Q_t~320, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~318\, c_Z80|u0|alu|Q_t~318, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux219~0\, c_Z80|u0|mcode|Mux219~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux219~1\, c_Z80|u0|mcode|Mux219~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Set_BusB_To[2]~13\, c_Z80|u0|mcode|Set_BusB_To[2]~13, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Set_BusB_To[2]~14\, c_Z80|u0|mcode|Set_BusB_To[2]~14, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Set_BusB_To[2]~16\, c_Z80|u0|mcode|Set_BusB_To[2]~16, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux116~1\, c_Z80|u0|mcode|Mux116~1, zx01xr, 1
instance = comp, \c_Z80|u0|XY_State~0\, c_Z80|u0|XY_State~0, zx01xr, 1
instance = comp, \c_Z80|u0|XY_State~3\, c_Z80|u0|XY_State~3, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux115~0\, c_Z80|u0|mcode|Mux115~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux115~1\, c_Z80|u0|mcode|Mux115~1, zx01xr, 1
instance = comp, \c_Z80|u0|XY_State[1]~2\, c_Z80|u0|XY_State[1]~2, zx01xr, 1
instance = comp, \c_Z80|u0|XY_State[0]\, c_Z80|u0|XY_State[0], zx01xr, 1
instance = comp, \c_Z80|u0|XY_Ind~0\, c_Z80|u0|XY_Ind~0, zx01xr, 1
instance = comp, \c_Z80|u0|Equal56~0\, c_Z80|u0|Equal56~0, zx01xr, 1
instance = comp, \c_Z80|u0|Equal56~1\, c_Z80|u0|Equal56~1, zx01xr, 1
instance = comp, \c_Z80|u0|XY_Ind~1\, c_Z80|u0|XY_Ind~1, zx01xr, 1
instance = comp, \c_Z80|u0|XY_Ind~2\, c_Z80|u0|XY_Ind~2, zx01xr, 1
instance = comp, \c_Z80|u0|XY_Ind\, c_Z80|u0|XY_Ind, zx01xr, 1
instance = comp, \c_Z80|u0|process_1~8\, c_Z80|u0|process_1~8, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~296\, c_Z80|u0|alu|Q_t~296, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux231~0\, c_Z80|u0|mcode|Mux231~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~240\, c_Z80|u0|alu|Q_t~240, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux247~4\, c_Z80|u0|mcode|Mux247~4, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux247~5\, c_Z80|u0|mcode|Mux247~5, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux247~6\, c_Z80|u0|mcode|Mux247~6, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~298\, c_Z80|u0|alu|Q_t~298, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~310\, c_Z80|u0|alu|Q_t~310, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~311\, c_Z80|u0|alu|Q_t~311, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~314\, c_Z80|u0|alu|Q_t~314, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~315\, c_Z80|u0|alu|Q_t~315, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~290\, c_Z80|u0|alu|Q_t~290, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~304\, c_Z80|u0|alu|Q_t~304, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~305\, c_Z80|u0|alu|Q_t~305, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux63~0\, c_Z80|u0|mcode|Mux63~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux63~1\, c_Z80|u0|mcode|Mux63~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux247~9\, c_Z80|u0|mcode|Mux247~9, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux247~10\, c_Z80|u0|mcode|Mux247~10, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Set_BusB_To[1]~12\, c_Z80|u0|mcode|Set_BusB_To[1]~12, zx01xr, 1
instance = comp, \c_Z80|u0|RegAddrB_r~0\, c_Z80|u0|RegAddrB_r~0, zx01xr, 1
instance = comp, \c_Z80|u0|RegAddrB_r[0]\, c_Z80|u0|RegAddrB_r[0], zx01xr, 1
instance = comp, \c_Z80|u0|RegAddrB[0]~0\, c_Z80|u0|RegAddrB[0]~0, zx01xr, 1
instance = comp, \c_Z80|u0|RegAddrB_r[1]\, c_Z80|u0|RegAddrB_r[1], zx01xr, 1
instance = comp, \c_Z80|u0|RegAddrB[1]~1\, c_Z80|u0|RegAddrB[1]~1, zx01xr, 1
instance = comp, \c_Z80|u0|RegAddrA~4\, c_Z80|u0|RegAddrA~4, zx01xr, 1
instance = comp, \c_Z80|u0|XY_State~1\, c_Z80|u0|XY_State~1, zx01xr, 1
instance = comp, \c_Z80|u0|XY_State[1]\, c_Z80|u0|XY_State[1], zx01xr, 1
instance = comp, \c_Z80|u0|RegAddrA~0\, c_Z80|u0|RegAddrA~0, zx01xr, 1
instance = comp, \c_Z80|u0|RegAddrA~6\, c_Z80|u0|RegAddrA~6, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux89~4\, c_Z80|u0|mcode|Mux89~4, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux89~9\, c_Z80|u0|mcode|Mux89~9, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~265\, c_Z80|u0|alu|Q_t~265, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux89~6\, c_Z80|u0|mcode|Mux89~6, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux89~7\, c_Z80|u0|mcode|Mux89~7, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux89~10\, c_Z80|u0|mcode|Mux89~10, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux89~11\, c_Z80|u0|mcode|Mux89~11, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~268\, c_Z80|u0|alu|Q_t~268, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux274~12\, c_Z80|u0|mcode|Mux274~12, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux273~4\, c_Z80|u0|mcode|Mux273~4, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux272~1\, c_Z80|u0|mcode|Mux272~1, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~133\, c_Z80|u0|alu|Q_t~133, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux89~16\, c_Z80|u0|mcode|Mux89~16, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux272~0\, c_Z80|u0|mcode|Mux272~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux273~1\, c_Z80|u0|mcode|Mux273~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux273~2\, c_Z80|u0|mcode|Mux273~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux273~5\, c_Z80|u0|mcode|Mux273~5, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux89~5\, c_Z80|u0|mcode|Mux89~5, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux274~0\, c_Z80|u0|mcode|Mux274~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~138\, c_Z80|u0|alu|Q_t~138, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux274~14\, c_Z80|u0|mcode|Mux274~14, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux274~15\, c_Z80|u0|mcode|Mux274~15, zx01xr, 1
instance = comp, \c_Z80|u0|process_0~23\, c_Z80|u0|process_0~23, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux272~4\, c_Z80|u0|mcode|Mux272~4, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux272~5\, c_Z80|u0|mcode|Mux272~5, zx01xr, 1
instance = comp, \c_Z80|u0|RegAddrA~8\, c_Z80|u0|RegAddrA~8, zx01xr, 1
instance = comp, \c_Z80|u0|RegAddrA~9\, c_Z80|u0|RegAddrA~9, zx01xr, 1
instance = comp, \c_Z80|u0|RegAddrA[2]~13\, c_Z80|u0|RegAddrA[2]~13, zx01xr, 1
instance = comp, \c_Z80|u0|RegAddrA[1]~11\, c_Z80|u0|RegAddrA[1]~11, zx01xr, 1
instance = comp, \c_Z80|u0|RegWEH~2\, c_Z80|u0|RegWEH~2, zx01xr, 1
instance = comp, \c_Z80|u0|Mux82~0\, c_Z80|u0|Mux82~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux89~17\, c_Z80|u0|mcode|Mux89~17, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux89~20\, c_Z80|u0|mcode|Mux89~20, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux89~21\, c_Z80|u0|mcode|Mux89~21, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux272~8\, c_Z80|u0|mcode|Mux272~8, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux272~9\, c_Z80|u0|mcode|Mux272~9, zx01xr, 1
instance = comp, \c_Z80|u0|RegWEL~0\, c_Z80|u0|RegWEL~0, zx01xr, 1
instance = comp, \c_Z80|u0|RegWEH~1\, c_Z80|u0|RegWEH~1, zx01xr, 1
instance = comp, \c_Z80|u0|RegWEH~3\, c_Z80|u0|RegWEH~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[3][7]~8\, c_Z80|u0|Regs|RegsH[3][7]~8, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[3][1]\, c_Z80|u0|Regs|RegsH[3][1], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux6~2\, c_Z80|u0|Regs|Mux6~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[2][7]~1\, c_Z80|u0|Regs|RegsH[2][7]~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[0][7]~7\, c_Z80|u0|Regs|RegsH[0][7]~7, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[0][1]\, c_Z80|u0|Regs|RegsH[0][1], zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux275~0\, c_Z80|u0|mcode|Mux275~0, zx01xr, 1
instance = comp, \c_Z80|u0|RegAddrA[0]~1\, c_Z80|u0|RegAddrA[0]~1, zx01xr, 1
instance = comp, \c_Z80|u0|RegAddrA[0]~3\, c_Z80|u0|RegAddrA[0]~3, zx01xr, 1
instance = comp, \c_Z80|u0|RegAddrA~5\, c_Z80|u0|RegAddrA~5, zx01xr, 1
instance = comp, \c_Z80|u0|RegAddrA[0]~7\, c_Z80|u0|RegAddrA[0]~7, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux6~3\, c_Z80|u0|Regs|Mux6~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux6~4\, c_Z80|u0|Regs|Mux6~4, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux271~8\, c_Z80|u0|mcode|Mux271~8, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~117\, c_Z80|u0|alu|Q_t~117, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux87~3\, c_Z80|u0|mcode|Mux87~3, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux87~4\, c_Z80|u0|mcode|Mux87~4, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux271~5\, c_Z80|u0|mcode|Mux271~5, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux271~6\, c_Z80|u0|mcode|Mux271~6, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux271~7\, c_Z80|u0|mcode|Mux271~7, zx01xr, 1
instance = comp, \c_Z80|u0|process_3~0\, c_Z80|u0|process_3~0, zx01xr, 1
instance = comp, \c_Z80|u0|RegDIH[6]~1\, c_Z80|u0|RegDIH[6]~1, zx01xr, 1
instance = comp, \c_Z80|u0|RegDIH[6]~2\, c_Z80|u0|RegDIH[6]~2, zx01xr, 1
instance = comp, \c_Z80|u0|RegDIH[6]~5\, c_Z80|u0|RegDIH[6]~5, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[3][4]\, c_Z80|u0|Regs|RegsH[3][4], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[2][7]~5\, c_Z80|u0|Regs|RegsH[2][7]~5, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[2][4]\, c_Z80|u0|Regs|RegsH[2][4], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux19~3\, c_Z80|u0|Regs|Mux19~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux19~4\, c_Z80|u0|Regs|Mux19~4, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~282\, c_Z80|u0|alu|Q_t~282, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~417\, c_Z80|u0|alu|Q_t~417, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~288\, c_Z80|u0|alu|Q_t~288, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~278\, c_Z80|u0|alu|Q_t~278, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~281\, c_Z80|u0|alu|Q_t~281, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux61~8\, c_Z80|u0|mcode|Mux61~8, zx01xr, 1
instance = comp, \c_Z80|u0|process_0~14\, c_Z80|u0|process_0~14, zx01xr, 1
instance = comp, \c_Z80|u0|process_0~15\, c_Z80|u0|process_0~15, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux122~4\, c_Z80|u0|mcode|Mux122~4, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux121~2\, c_Z80|u0|mcode|Mux121~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux121~3\, c_Z80|u0|mcode|Mux121~3, zx01xr, 1
instance = comp, \c_Z80|u0|ALU_Op_r~11\, c_Z80|u0|ALU_Op_r~11, zx01xr, 1
instance = comp, \c_Z80|u0|ALU_Op_r~5\, c_Z80|u0|ALU_Op_r~5, zx01xr, 1
instance = comp, \c_Z80|u0|ALU_Op_r~12\, c_Z80|u0|ALU_Op_r~12, zx01xr, 1
instance = comp, \c_Z80|u0|ALU_Op_r[1]\, c_Z80|u0|ALU_Op_r[1], zx01xr, 1
instance = comp, \c_Z80|u0|Equal17~0\, c_Z80|u0|Equal17~0, zx01xr, 1
instance = comp, \c_Z80|u0|process_0~13\, c_Z80|u0|process_0~13, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux241~1\, c_Z80|u0|mcode|Mux241~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux292~1\, c_Z80|u0|mcode|Mux292~1, zx01xr, 1
instance = comp, \c_Z80|u0|Arith16_r\, c_Z80|u0|Arith16_r, zx01xr, 1
instance = comp, \c_Z80|u0|ALU_Op_r~4\, c_Z80|u0|ALU_Op_r~4, zx01xr, 1
instance = comp, \c_Z80|u0|ALU_Op_r[0]\, c_Z80|u0|ALU_Op_r[0], zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux14~0\, c_Z80|u0|alu|Mux14~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[0][2]\, c_Z80|u0|Regs|RegsH[0][2], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux5~3\, c_Z80|u0|Regs|Mux5~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux5~4\, c_Z80|u0|Regs|Mux5~4, zx01xr, 1
instance = comp, \c_Z80|u0|Add9~18\, c_Z80|u0|Add9~18, zx01xr, 1
instance = comp, \c_Z80|u0|Add9~20\, c_Z80|u0|Add9~20, zx01xr, 1
instance = comp, \c_Z80|u0|RegDIH[2]~14\, c_Z80|u0|RegDIH[2]~14, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[2][2]\, c_Z80|u0|Regs|RegsH[2][2], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[1][7]~6\, c_Z80|u0|Regs|RegsH[1][7]~6, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[1][2]\, c_Z80|u0|Regs|RegsH[1][2], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux21~2\, c_Z80|u0|Regs|Mux21~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux21~3\, c_Z80|u0|Regs|Mux21~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux21~4\, c_Z80|u0|Regs|Mux21~4, zx01xr, 1
instance = comp, \c_Z80|u0|DO[2]~3\, c_Z80|u0|DO[2]~3, zx01xr, 1
instance = comp, \c_Z80|u0|RegDIL[2]~4\, c_Z80|u0|RegDIL[2]~4, zx01xr, 1
instance = comp, \c_Z80|u0|RegDIL[2]~5\, c_Z80|u0|RegDIL[2]~5, zx01xr, 1
instance = comp, \c_Z80|u0|RegWEL~1\, c_Z80|u0|RegWEL~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[1][0]~5\, c_Z80|u0|Regs|RegsL[1][0]~5, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[1][2]\, c_Z80|u0|Regs|RegsL[1][2], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux29~2\, c_Z80|u0|Regs|Mux29~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[3][0]~7\, c_Z80|u0|Regs|RegsL[3][0]~7, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[3][2]\, c_Z80|u0|Regs|RegsL[3][2], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux29~3\, c_Z80|u0|Regs|Mux29~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[7][0]~3\, c_Z80|u0|Regs|RegsL[7][0]~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[7][2]\, c_Z80|u0|Regs|RegsL[7][2], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[6][0]~1\, c_Z80|u0|Regs|RegsL[6][0]~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[6][2]\, c_Z80|u0|Regs|RegsL[6][2], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[4][0]~2\, c_Z80|u0|Regs|RegsL[4][0]~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[4][2]\, c_Z80|u0|Regs|RegsL[4][2], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux29~0\, c_Z80|u0|Regs|Mux29~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux29~1\, c_Z80|u0|Regs|Mux29~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux29~4\, c_Z80|u0|Regs|Mux29~4, zx01xr, 1
instance = comp, \c_Z80|u0|BusB[3]~4\, c_Z80|u0|BusB[3]~4, zx01xr, 1
instance = comp, \c_Z80|u0|Mux89~4\, c_Z80|u0|Mux89~4, zx01xr, 1
instance = comp, \c_Z80|u0|Mux85~0\, c_Z80|u0|Mux85~0, zx01xr, 1
instance = comp, \c_Z80|u0|Mux89~5\, c_Z80|u0|Mux89~5, zx01xr, 1
instance = comp, \c_Z80|u0|BusB[2]\, c_Z80|u0|BusB[2], zx01xr, 1
instance = comp, \c_Z80|u0|alu|B_i~0\, c_Z80|u0|alu|B_i~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|B_i~1\, c_Z80|u0|alu|B_i~1, zx01xr, 1
instance = comp, \c_Z80|u0|Ap[0]~feeder\, c_Z80|u0|Ap[0]~feeder, zx01xr, 1
instance = comp, \c_Z80|u0|Equal3~3\, c_Z80|u0|Equal3~3, zx01xr, 1
instance = comp, \c_Z80|u0|ACC[6]~2\, c_Z80|u0|ACC[6]~2, zx01xr, 1
instance = comp, \c_Z80|u0|F~74\, c_Z80|u0|F~74, zx01xr, 1
instance = comp, \c_Z80|u0|Ap[0]\, c_Z80|u0|Ap[0], zx01xr, 1
instance = comp, \c_Z80|u0|DO[5]~10\, c_Z80|u0|DO[5]~10, zx01xr, 1
instance = comp, \c_Z80|u0|I[7]~6\, c_Z80|u0|I[7]~6, zx01xr, 1
instance = comp, \c_Z80|u0|ACC[6]~33\, c_Z80|u0|ACC[6]~33, zx01xr, 1
instance = comp, \c_Z80|u0|ACC[6]~5\, c_Z80|u0|ACC[6]~5, zx01xr, 1
instance = comp, \c_Z80|u0|ACC~18\, c_Z80|u0|ACC~18, zx01xr, 1
instance = comp, \c_Z80|u0|R[0]~7\, c_Z80|u0|R[0]~7, zx01xr, 1
instance = comp, \c_Z80|u0|ACC[0]~_wirecell\, c_Z80|u0|ACC[0]~_wirecell, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux199~0\, c_Z80|u0|mcode|Mux199~0, zx01xr, 1
instance = comp, \c_Z80|u0|R[6]~9\, c_Z80|u0|R[6]~9, zx01xr, 1
instance = comp, \c_Z80|u0|R[6]~10\, c_Z80|u0|R[6]~10, zx01xr, 1
instance = comp, \c_Z80|u0|R[6]~11\, c_Z80|u0|R[6]~11, zx01xr, 1
instance = comp, \c_Z80|u0|R[0]\, c_Z80|u0|R[0], zx01xr, 1
instance = comp, \c_Z80|u0|ACC~19\, c_Z80|u0|ACC~19, zx01xr, 1
instance = comp, \c_Z80|u0|ACC~20\, c_Z80|u0|ACC~20, zx01xr, 1
instance = comp, \c_Z80|u0|F~97\, c_Z80|u0|F~97, zx01xr, 1
instance = comp, \c_Z80|u0|ACC[6]~10\, c_Z80|u0|ACC[6]~10, zx01xr, 1
instance = comp, \c_Z80|u0|ACC[6]~3\, c_Z80|u0|ACC[6]~3, zx01xr, 1
instance = comp, \c_Z80|u0|I[7]~5\, c_Z80|u0|I[7]~5, zx01xr, 1
instance = comp, \c_Z80|u0|ACC[6]~11\, c_Z80|u0|ACC[6]~11, zx01xr, 1
instance = comp, \c_Z80|u0|ACC[0]\, c_Z80|u0|ACC[0], zx01xr, 1
instance = comp, \kbd_clk~I\, kbd_clk, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|PS2_Clk_r[0]~0\, c_PS2_MatrixEncoder|PS2_Clk_r[0]~0, zx01xr, 1
instance = comp, \Add0~0\, Add0~0, zx01xr, 1
instance = comp, \cnt[1]\, cnt[1], zx01xr, 1
instance = comp, \cnt~0\, cnt~0, zx01xr, 1
instance = comp, \cnt[0]\, cnt[0], zx01xr, 1
instance = comp, \Equal0~0\, Equal0~0, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|PS2_Clk_r[0]\, c_PS2_MatrixEncoder|PS2_Clk_r[0], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|PS2_Clk_r[1]~feeder\, c_PS2_MatrixEncoder|PS2_Clk_r[1]~feeder, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|PS2_Clk_r[1]\, c_PS2_MatrixEncoder|PS2_Clk_r[1], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|PS2_Clk_State~0\, c_PS2_MatrixEncoder|PS2_Clk_State~0, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|PS2_Clk_State\, c_PS2_MatrixEncoder|PS2_Clk_State, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|PS2_Sample~0\, c_PS2_MatrixEncoder|PS2_Sample~0, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|PS2_Sample\, c_PS2_MatrixEncoder|PS2_Sample, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~97\, c_PS2_MatrixEncoder|Add1~97, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Cnt[10]\, c_PS2_MatrixEncoder|Cnt[10], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~106\, c_PS2_MatrixEncoder|Add1~106, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Cnt[1]\, c_PS2_MatrixEncoder|Cnt[1], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~107\, c_PS2_MatrixEncoder|Add1~107, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Cnt[0]\, c_PS2_MatrixEncoder|Cnt[0], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~28\, c_PS2_MatrixEncoder|Add1~28, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~105\, c_PS2_MatrixEncoder|Add1~105, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Cnt[2]\, c_PS2_MatrixEncoder|Cnt[2], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~30\, c_PS2_MatrixEncoder|Add1~30, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~104\, c_PS2_MatrixEncoder|Add1~104, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Cnt[3]\, c_PS2_MatrixEncoder|Cnt[3], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~32\, c_PS2_MatrixEncoder|Add1~32, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~34\, c_PS2_MatrixEncoder|Add1~34, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~102\, c_PS2_MatrixEncoder|Add1~102, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Cnt[5]\, c_PS2_MatrixEncoder|Cnt[5], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~38\, c_PS2_MatrixEncoder|Add1~38, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~40\, c_PS2_MatrixEncoder|Add1~40, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~99\, c_PS2_MatrixEncoder|Add1~99, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Cnt[8]\, c_PS2_MatrixEncoder|Cnt[8], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~42\, c_PS2_MatrixEncoder|Add1~42, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~98\, c_PS2_MatrixEncoder|Add1~98, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Cnt[9]\, c_PS2_MatrixEncoder|Cnt[9], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~46\, c_PS2_MatrixEncoder|Add1~46, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~96\, c_PS2_MatrixEncoder|Add1~96, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Cnt[11]\, c_PS2_MatrixEncoder|Cnt[11], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Equal7~6\, c_PS2_MatrixEncoder|Equal7~6, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~100\, c_PS2_MatrixEncoder|Add1~100, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Cnt[7]\, c_PS2_MatrixEncoder|Cnt[7], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~103\, c_PS2_MatrixEncoder|Add1~103, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Cnt[4]\, c_PS2_MatrixEncoder|Cnt[4], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Equal7~7\, c_PS2_MatrixEncoder|Equal7~7, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~48\, c_PS2_MatrixEncoder|Add1~48, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~50\, c_PS2_MatrixEncoder|Add1~50, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~94\, c_PS2_MatrixEncoder|Add1~94, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Cnt[13]\, c_PS2_MatrixEncoder|Cnt[13], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~52\, c_PS2_MatrixEncoder|Add1~52, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~93\, c_PS2_MatrixEncoder|Add1~93, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Cnt[14]\, c_PS2_MatrixEncoder|Cnt[14], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~95\, c_PS2_MatrixEncoder|Add1~95, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Cnt[12]\, c_PS2_MatrixEncoder|Cnt[12], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Equal7~5\, c_PS2_MatrixEncoder|Equal7~5, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Equal7~9\, c_PS2_MatrixEncoder|Equal7~9, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~88\, c_PS2_MatrixEncoder|Add1~88, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Cnt[19]\, c_PS2_MatrixEncoder|Cnt[19], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~90\, c_PS2_MatrixEncoder|Add1~90, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Cnt[17]\, c_PS2_MatrixEncoder|Cnt[17], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~56\, c_PS2_MatrixEncoder|Add1~56, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~91\, c_PS2_MatrixEncoder|Add1~91, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Cnt[16]\, c_PS2_MatrixEncoder|Cnt[16], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~64\, c_PS2_MatrixEncoder|Add1~64, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~119\, c_PS2_MatrixEncoder|Add1~119, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Cnt[20]\, c_PS2_MatrixEncoder|Cnt[20], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~66\, c_PS2_MatrixEncoder|Add1~66, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~68\, c_PS2_MatrixEncoder|Add1~68, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~117\, c_PS2_MatrixEncoder|Add1~117, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Cnt[22]\, c_PS2_MatrixEncoder|Cnt[22], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~118\, c_PS2_MatrixEncoder|Add1~118, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Cnt[21]\, c_PS2_MatrixEncoder|Cnt[21], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Equal7~2\, c_PS2_MatrixEncoder|Equal7~2, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~115\, c_PS2_MatrixEncoder|Add1~115, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Cnt[24]\, c_PS2_MatrixEncoder|Cnt[24], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~76\, c_PS2_MatrixEncoder|Add1~76, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~78\, c_PS2_MatrixEncoder|Add1~78, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~80\, c_PS2_MatrixEncoder|Add1~80, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~111\, c_PS2_MatrixEncoder|Add1~111, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Cnt[28]\, c_PS2_MatrixEncoder|Cnt[28], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~82\, c_PS2_MatrixEncoder|Add1~82, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~110\, c_PS2_MatrixEncoder|Add1~110, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Cnt[29]\, c_PS2_MatrixEncoder|Cnt[29], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~109\, c_PS2_MatrixEncoder|Add1~109, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Cnt[30]\, c_PS2_MatrixEncoder|Cnt[30], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Equal7~0\, c_PS2_MatrixEncoder|Equal7~0, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~113\, c_PS2_MatrixEncoder|Add1~113, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Cnt[26]\, c_PS2_MatrixEncoder|Cnt[26], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add1~112\, c_PS2_MatrixEncoder|Add1~112, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Cnt[27]\, c_PS2_MatrixEncoder|Cnt[27], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Equal7~1\, c_PS2_MatrixEncoder|Equal7~1, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Equal7~4\, c_PS2_MatrixEncoder|Equal7~4, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|RX_Bit_Cnt[0]~0\, c_PS2_MatrixEncoder|RX_Bit_Cnt[0]~0, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|RX_Bit_Cnt[2]~1\, c_PS2_MatrixEncoder|RX_Bit_Cnt[2]~1, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|RX_Bit_Cnt[2]\, c_PS2_MatrixEncoder|RX_Bit_Cnt[2], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Add0~1\, c_PS2_MatrixEncoder|Add0~1, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|RX_Bit_Cnt[3]~3\, c_PS2_MatrixEncoder|RX_Bit_Cnt[3]~3, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|RX_Bit_Cnt[3]\, c_PS2_MatrixEncoder|RX_Bit_Cnt[3], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Equal4~0\, c_PS2_MatrixEncoder|Equal4~0, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|RX_Bit_Cnt[3]~5\, c_PS2_MatrixEncoder|RX_Bit_Cnt[3]~5, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|RX_Bit_Cnt[3]~6\, c_PS2_MatrixEncoder|RX_Bit_Cnt[3]~6, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|RX_Bit_Cnt[1]~2\, c_PS2_MatrixEncoder|RX_Bit_Cnt[1]~2, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|RX_Bit_Cnt[1]\, c_PS2_MatrixEncoder|RX_Bit_Cnt[1], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Equal6~0\, c_PS2_MatrixEncoder|Equal6~0, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|RX_Received~2\, c_PS2_MatrixEncoder|RX_Received~2, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|RX_Received\, c_PS2_MatrixEncoder|RX_Received, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|RX_Release~0\, c_PS2_MatrixEncoder|RX_Release~0, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|RX_Release\, c_PS2_MatrixEncoder|RX_Release, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux1~0\, c_PS2_MatrixEncoder|Mux1~0, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux1~4\, c_PS2_MatrixEncoder|Mux1~4, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux1~8\, c_PS2_MatrixEncoder|Mux1~8, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux7~0\, c_PS2_MatrixEncoder|Mux7~0, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux7~3\, c_PS2_MatrixEncoder|Mux7~3, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux7~5\, c_PS2_MatrixEncoder|Mux7~5, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux7~4\, c_PS2_MatrixEncoder|Mux7~4, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux7~6\, c_PS2_MatrixEncoder|Mux7~6, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux3~1\, c_PS2_MatrixEncoder|Mux3~1, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux3~2\, c_PS2_MatrixEncoder|Mux3~2, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Equal10~0\, c_PS2_MatrixEncoder|Equal10~0, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Equal10~2\, c_PS2_MatrixEncoder|Equal10~2, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix_Clear~2\, c_PS2_MatrixEncoder|Matrix_Clear~2, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix_Clear\, c_PS2_MatrixEncoder|Matrix_Clear, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux2~4\, c_PS2_MatrixEncoder|Mux2~4, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux2~8\, c_PS2_MatrixEncoder|Mux2~8, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux2~9\, c_PS2_MatrixEncoder|Mux2~9, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux2~6\, c_PS2_MatrixEncoder|Mux2~6, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux2~3\, c_PS2_MatrixEncoder|Mux2~3, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux2~7\, c_PS2_MatrixEncoder|Mux2~7, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Equal8~0\, c_PS2_MatrixEncoder|Equal8~0, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Equal8~1\, c_PS2_MatrixEncoder|Equal8~1, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix_Wr_Addr[7]~0\, c_PS2_MatrixEncoder|Matrix_Wr_Addr[7]~0, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix_Wr_Addr[5]\, c_PS2_MatrixEncoder|Matrix_Wr_Addr[5], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix_Wr_Addr[6]\, c_PS2_MatrixEncoder|Matrix_Wr_Addr[6], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux5~0\, c_PS2_MatrixEncoder|Mux5~0, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux0~6\, c_PS2_MatrixEncoder|Mux0~6, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux0~7\, c_PS2_MatrixEncoder|Mux0~7, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux0~4\, c_PS2_MatrixEncoder|Mux0~4, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux0~1\, c_PS2_MatrixEncoder|Mux0~1, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux0~2\, c_PS2_MatrixEncoder|Mux0~2, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux0~3\, c_PS2_MatrixEncoder|Mux0~3, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux0~5\, c_PS2_MatrixEncoder|Mux0~5, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux0~8\, c_PS2_MatrixEncoder|Mux0~8, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux0~9\, c_PS2_MatrixEncoder|Mux0~9, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix_Wr_Addr[7]\, c_PS2_MatrixEncoder|Matrix_Wr_Addr[7], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~47\, c_PS2_MatrixEncoder|Matrix~47, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~51\, c_PS2_MatrixEncoder|Matrix~51, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[2][2]~52\, c_PS2_MatrixEncoder|Matrix[2][2]~52, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[3][2]~49\, c_PS2_MatrixEncoder|Matrix[3][2]~49, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~48\, c_PS2_MatrixEncoder|Matrix~48, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~66\, c_PS2_MatrixEncoder|Matrix~66, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|process_4~0\, c_PS2_MatrixEncoder|process_4~0, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[3][2]~93\, c_PS2_MatrixEncoder|Matrix[3][2]~93, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[3][0]\, c_PS2_MatrixEncoder|Matrix[3][0], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix_Wr_Addr[0]\, c_PS2_MatrixEncoder|Matrix_Wr_Addr[0], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[0][3]~45\, c_PS2_MatrixEncoder|Matrix[0][3]~45, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~40\, c_PS2_MatrixEncoder|Matrix~40, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix_Set~2\, c_PS2_MatrixEncoder|Matrix_Set~2, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix_Set\, c_PS2_MatrixEncoder|Matrix_Set, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~44\, c_PS2_MatrixEncoder|Matrix~44, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~65\, c_PS2_MatrixEncoder|Matrix~65, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|process_4~1\, c_PS2_MatrixEncoder|process_4~1, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[0][3]~92\, c_PS2_MatrixEncoder|Matrix[0][3]~92, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[0][0]\, c_PS2_MatrixEncoder|Matrix[0][0], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[1][3]~42\, c_PS2_MatrixEncoder|Matrix[1][3]~42, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~41\, c_PS2_MatrixEncoder|Matrix~41, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~64\, c_PS2_MatrixEncoder|Matrix~64, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[1][3]~91\, c_PS2_MatrixEncoder|Matrix[1][3]~91, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[1][0]\, c_PS2_MatrixEncoder|Matrix[1][0], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux12~2\, c_PS2_MatrixEncoder|Mux12~2, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux12~3\, c_PS2_MatrixEncoder|Mux12~3, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~32\, c_PS2_MatrixEncoder|Matrix~32, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~33\, c_PS2_MatrixEncoder|Matrix~33, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[6][4]~35\, c_PS2_MatrixEncoder|Matrix[6][4]~35, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~62\, c_PS2_MatrixEncoder|Matrix~62, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[6][4]~89\, c_PS2_MatrixEncoder|Matrix[6][4]~89, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[6][0]\, c_PS2_MatrixEncoder|Matrix[6][0], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[4][2]~56\, c_PS2_MatrixEncoder|Matrix[4][2]~56, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~68\, c_PS2_MatrixEncoder|Matrix~68, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~54\, c_PS2_MatrixEncoder|Matrix~54, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~55\, c_PS2_MatrixEncoder|Matrix~55, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[4][2]~95\, c_PS2_MatrixEncoder|Matrix[4][2]~95, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[4][0]\, c_PS2_MatrixEncoder|Matrix[4][0], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux12~0\, c_PS2_MatrixEncoder|Mux12~0, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~58\, c_PS2_MatrixEncoder|Matrix~58, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[5][3]~59\, c_PS2_MatrixEncoder|Matrix[5][3]~59, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~69\, c_PS2_MatrixEncoder|Matrix~69, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[5][3]~96\, c_PS2_MatrixEncoder|Matrix[5][3]~96, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[5][0]\, c_PS2_MatrixEncoder|Matrix[5][0], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux12~1\, c_PS2_MatrixEncoder|Mux12~1, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~61\, c_PS2_MatrixEncoder|Matrix~61, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~67\, c_PS2_MatrixEncoder|Matrix~67, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[2][2]~94\, c_PS2_MatrixEncoder|Matrix[2][2]~94, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[2][0]\, c_PS2_MatrixEncoder|Matrix[2][0], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[4][7]~3\, c_Z80|u0|Regs|RegsH[4][7]~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[4][2]\, c_Z80|u0|Regs|RegsH[4][2], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[6][7]~2\, c_Z80|u0|Regs|RegsH[6][7]~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[6][2]\, c_Z80|u0|Regs|RegsH[6][2], zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux209~2\, c_Z80|u0|mcode|Mux209~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux209~3\, c_Z80|u0|mcode|Mux209~3, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux209~5\, c_Z80|u0|mcode|Mux209~5, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux87~1\, c_Z80|u0|mcode|Mux87~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux209~4\, c_Z80|u0|mcode|Mux209~4, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux260~1\, c_Z80|u0|mcode|Mux260~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux146~8\, c_Z80|u0|mcode|Mux146~8, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~131\, c_Z80|u0|alu|Q_t~131, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Set_Addr_To[1]~5\, c_Z80|u0|mcode|Set_Addr_To[1]~5, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Set_Addr_To[1]~14\, c_Z80|u0|mcode|Set_Addr_To[1]~14, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux260~2\, c_Z80|u0|mcode|Mux260~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Write~0\, c_Z80|u0|mcode|Write~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux217~0\, c_Z80|u0|mcode|Mux217~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux260~6\, c_Z80|u0|mcode|Mux260~6, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux260~7\, c_Z80|u0|mcode|Mux260~7, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Set_Addr_To~4\, c_Z80|u0|mcode|Set_Addr_To~4, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Set_Addr_To[1]~16\, c_Z80|u0|mcode|Set_Addr_To[1]~16, zx01xr, 1
instance = comp, \c_Z80|u0|RegAddrC~1\, c_Z80|u0|RegAddrC~1, zx01xr, 1
instance = comp, \c_Z80|u0|RegAddrC[1]\, c_Z80|u0|RegAddrC[1], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux37~0\, c_Z80|u0|Regs|Mux37~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[7][7]~4\, c_Z80|u0|Regs|RegsH[7][7]~4, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[7][2]\, c_Z80|u0|Regs|RegsH[7][2], zx01xr, 1
instance = comp, \c_Z80|u0|process_1~12\, c_Z80|u0|process_1~12, zx01xr, 1
instance = comp, \c_Z80|u0|RegAddrC~0\, c_Z80|u0|RegAddrC~0, zx01xr, 1
instance = comp, \c_Z80|u0|RegAddrC[0]\, c_Z80|u0|RegAddrC[0], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux37~1\, c_Z80|u0|Regs|Mux37~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux37~2\, c_Z80|u0|Regs|Mux37~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[3][2]\, c_Z80|u0|Regs|RegsH[3][2], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux37~3\, c_Z80|u0|Regs|Mux37~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux37~4\, c_Z80|u0|Regs|Mux37~4, zx01xr, 1
instance = comp, \c_Z80|DI_Reg[2]\, c_Z80|DI_Reg[2], zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux258~3\, c_Z80|u0|mcode|Mux258~3, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux265~1\, c_Z80|u0|mcode|Mux265~1, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr~33\, c_Z80|u0|TmpAddr~33, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr~53\, c_Z80|u0|TmpAddr~53, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux297~0\, c_Z80|u0|mcode|Mux297~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux297~1\, c_Z80|u0|mcode|Mux297~1, zx01xr, 1
instance = comp, \c_Z80|u0|process_0~24\, c_Z80|u0|process_0~24, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr[9]~27\, c_Z80|u0|TmpAddr[9]~27, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr[9]~28\, c_Z80|u0|TmpAddr[9]~28, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr[10]\, c_Z80|u0|TmpAddr[10], zx01xr, 1
instance = comp, \c_Z80|u0|SP~37\, c_Z80|u0|SP~37, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[6][0]\, c_Z80|u0|Regs|RegsH[6][0], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux7~0\, c_Z80|u0|Regs|Mux7~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[7][0]\, c_Z80|u0|Regs|RegsH[7][0], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux7~1\, c_Z80|u0|Regs|Mux7~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[1][0]\, c_Z80|u0|Regs|RegsH[1][0], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[3][0]\, c_Z80|u0|Regs|RegsH[3][0], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux7~2\, c_Z80|u0|Regs|Mux7~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[0][0]\, c_Z80|u0|Regs|RegsH[0][0], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[2][0]\, c_Z80|u0|Regs|RegsH[2][0], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux7~3\, c_Z80|u0|Regs|Mux7~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux7~4\, c_Z80|u0|Regs|Mux7~4, zx01xr, 1
instance = comp, \c_Z80|u0|RegBusA_r[8]\, c_Z80|u0|RegBusA_r[8], zx01xr, 1
instance = comp, \c_Z80|u0|RegDIH[0]~9\, c_Z80|u0|RegDIH[0]~9, zx01xr, 1
instance = comp, \c_Z80|u0|Add9~16\, c_Z80|u0|Add9~16, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux23~0\, c_Z80|u0|Regs|Mux23~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[5][7]~0\, c_Z80|u0|Regs|RegsH[5][7]~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[5][0]\, c_Z80|u0|Regs|RegsH[5][0], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux23~1\, c_Z80|u0|Regs|Mux23~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux23~2\, c_Z80|u0|Regs|Mux23~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux23~3\, c_Z80|u0|Regs|Mux23~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux23~4\, c_Z80|u0|Regs|Mux23~4, zx01xr, 1
instance = comp, \c_Z80|u0|RegDIH[0]~10\, c_Z80|u0|RegDIH[0]~10, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[4][0]\, c_Z80|u0|Regs|RegsH[4][0], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux39~0\, c_Z80|u0|Regs|Mux39~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux39~1\, c_Z80|u0|Regs|Mux39~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux39~3\, c_Z80|u0|Regs|Mux39~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux39~4\, c_Z80|u0|Regs|Mux39~4, zx01xr, 1
instance = comp, \c_Z80|u0|SP~33\, c_Z80|u0|SP~33, zx01xr, 1
instance = comp, \c_Z80|u0|SP[1]~14\, c_Z80|u0|SP[1]~14, zx01xr, 1
instance = comp, \c_Z80|u0|Add9~14\, c_Z80|u0|Add9~14, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[7][7]\, c_Z80|u0|Regs|RegsL[7][7], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux24~1\, c_Z80|u0|Regs|Mux24~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[3][7]\, c_Z80|u0|Regs|RegsL[3][7], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[1][7]\, c_Z80|u0|Regs|RegsL[1][7], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[0][0]~6\, c_Z80|u0|Regs|RegsL[0][0]~6, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[0][7]\, c_Z80|u0|Regs|RegsL[0][7], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux24~2\, c_Z80|u0|Regs|Mux24~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[2][0]~4\, c_Z80|u0|Regs|RegsL[2][0]~4, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[2][7]\, c_Z80|u0|Regs|RegsL[2][7], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux24~3\, c_Z80|u0|Regs|Mux24~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux24~4\, c_Z80|u0|Regs|Mux24~4, zx01xr, 1
instance = comp, \c_Z80|u0|RegDIL[7]~15\, c_Z80|u0|RegDIL[7]~15, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[5][0]~0\, c_Z80|u0|Regs|RegsL[5][0]~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[5][7]\, c_Z80|u0|Regs|RegsL[5][7], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux40~1\, c_Z80|u0|Regs|Mux40~1, zx01xr, 1
instance = comp, \c_Z80|u0|RegAddrC~2\, c_Z80|u0|RegAddrC~2, zx01xr, 1
instance = comp, \c_Z80|u0|RegAddrC[2]\, c_Z80|u0|RegAddrC[2], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux40~4\, c_Z80|u0|Regs|Mux40~4, zx01xr, 1
instance = comp, \c_Z80|u0|SP~31\, c_Z80|u0|SP~31, zx01xr, 1
instance = comp, \c_Z80|u0|SP[1]~15\, c_Z80|u0|SP[1]~15, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[5][6]\, c_Z80|u0|Regs|RegsL[5][6], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[7][6]\, c_Z80|u0|Regs|RegsL[7][6], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[4][6]\, c_Z80|u0|Regs|RegsL[4][6], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[6][6]\, c_Z80|u0|Regs|RegsL[6][6], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux41~0\, c_Z80|u0|Regs|Mux41~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux41~1\, c_Z80|u0|Regs|Mux41~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[0][6]\, c_Z80|u0|Regs|RegsL[0][6], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux41~2\, c_Z80|u0|Regs|Mux41~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux41~3\, c_Z80|u0|Regs|Mux41~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux41~4\, c_Z80|u0|Regs|Mux41~4, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[0][4]\, c_Z80|u0|Regs|RegsL[0][4], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[1][4]\, c_Z80|u0|Regs|RegsL[1][4], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[3][4]\, c_Z80|u0|Regs|RegsL[3][4], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux11~2\, c_Z80|u0|Regs|Mux11~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux11~3\, c_Z80|u0|Regs|Mux11~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[7][4]\, c_Z80|u0|Regs|RegsL[7][4], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[4][4]\, c_Z80|u0|Regs|RegsL[4][4], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[6][4]\, c_Z80|u0|Regs|RegsL[6][4], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux11~0\, c_Z80|u0|Regs|Mux11~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux11~1\, c_Z80|u0|Regs|Mux11~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux11~4\, c_Z80|u0|Regs|Mux11~4, zx01xr, 1
instance = comp, \c_Z80|u0|RegBusA_r[4]\, c_Z80|u0|RegBusA_r[4], zx01xr, 1
instance = comp, \c_Z80|u0|RegDIL[4]~8\, c_Z80|u0|RegDIL[4]~8, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux27~2\, c_Z80|u0|Regs|Mux27~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[2][4]\, c_Z80|u0|Regs|RegsL[2][4], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux27~3\, c_Z80|u0|Regs|Mux27~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux27~0\, c_Z80|u0|Regs|Mux27~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux27~1\, c_Z80|u0|Regs|Mux27~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux27~4\, c_Z80|u0|Regs|Mux27~4, zx01xr, 1
instance = comp, \c_Z80|u0|RegDIL[4]~9\, c_Z80|u0|RegDIL[4]~9, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[5][4]\, c_Z80|u0|Regs|RegsL[5][4], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux43~1\, c_Z80|u0|Regs|Mux43~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux43~2\, c_Z80|u0|Regs|Mux43~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux43~3\, c_Z80|u0|Regs|Mux43~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux43~4\, c_Z80|u0|Regs|Mux43~4, zx01xr, 1
instance = comp, \c_Z80|u0|Add7~0\, c_Z80|u0|Add7~0, zx01xr, 1
instance = comp, \c_Z80|u0|SP~16\, c_Z80|u0|SP~16, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[1][0]\, c_Z80|u0|Regs|RegsL[1][0], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux15~2\, c_Z80|u0|Regs|Mux15~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux15~3\, c_Z80|u0|Regs|Mux15~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[5][0]\, c_Z80|u0|Regs|RegsL[5][0], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[7][0]\, c_Z80|u0|Regs|RegsL[7][0], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux15~1\, c_Z80|u0|Regs|Mux15~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux15~4\, c_Z80|u0|Regs|Mux15~4, zx01xr, 1
instance = comp, \c_Z80|u0|Add9~0\, c_Z80|u0|Add9~0, zx01xr, 1
instance = comp, \c_Z80|u0|RegBusA_r[0]\, c_Z80|u0|RegBusA_r[0], zx01xr, 1
instance = comp, \c_Z80|u0|RegDIL[0]~0\, c_Z80|u0|RegDIL[0]~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[3][0]\, c_Z80|u0|Regs|RegsL[3][0], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[0][0]\, c_Z80|u0|Regs|RegsL[0][0], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux31~2\, c_Z80|u0|Regs|Mux31~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux31~3\, c_Z80|u0|Regs|Mux31~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[6][0]\, c_Z80|u0|Regs|RegsL[6][0], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[4][0]\, c_Z80|u0|Regs|RegsL[4][0], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux31~0\, c_Z80|u0|Regs|Mux31~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux31~1\, c_Z80|u0|Regs|Mux31~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux31~4\, c_Z80|u0|Regs|Mux31~4, zx01xr, 1
instance = comp, \c_Z80|u0|RegDIL[0]~1\, c_Z80|u0|RegDIL[0]~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[2][0]\, c_Z80|u0|Regs|RegsL[2][0], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux47~2\, c_Z80|u0|Regs|Mux47~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux47~3\, c_Z80|u0|Regs|Mux47~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux47~0\, c_Z80|u0|Regs|Mux47~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux47~1\, c_Z80|u0|Regs|Mux47~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux47~4\, c_Z80|u0|Regs|Mux47~4, zx01xr, 1
instance = comp, \c_Z80|u0|SP~17\, c_Z80|u0|SP~17, zx01xr, 1
instance = comp, \c_Z80|u0|RegDIH[6]~0\, c_Z80|u0|RegDIH[6]~0, zx01xr, 1
instance = comp, \c_Z80|u0|SP[8]~7\, c_Z80|u0|SP[8]~7, zx01xr, 1
instance = comp, \c_Z80|u0|SP[8]~8\, c_Z80|u0|SP[8]~8, zx01xr, 1
instance = comp, \c_Z80|u0|SP[1]~18\, c_Z80|u0|SP[1]~18, zx01xr, 1
instance = comp, \c_Z80|u0|SP[0]\, c_Z80|u0|SP[0], zx01xr, 1
instance = comp, \c_Z80|u0|Add7~2\, c_Z80|u0|Add7~2, zx01xr, 1
instance = comp, \c_Z80|u0|SP~19\, c_Z80|u0|SP~19, zx01xr, 1
instance = comp, \c_Z80|u0|SP~20\, c_Z80|u0|SP~20, zx01xr, 1
instance = comp, \c_Z80|u0|SP[1]\, c_Z80|u0|SP[1], zx01xr, 1
instance = comp, \c_Z80|u0|Add6~4\, c_Z80|u0|Add6~4, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[2][2]\, c_Z80|u0|Regs|RegsL[2][2], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[0][2]\, c_Z80|u0|Regs|RegsL[0][2], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux45~2\, c_Z80|u0|Regs|Mux45~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux45~3\, c_Z80|u0|Regs|Mux45~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux45~4\, c_Z80|u0|Regs|Mux45~4, zx01xr, 1
instance = comp, \c_Z80|u0|SP~22\, c_Z80|u0|SP~22, zx01xr, 1
instance = comp, \c_Z80|u0|SP[2]\, c_Z80|u0|SP[2], zx01xr, 1
instance = comp, \c_Z80|u0|Add7~6\, c_Z80|u0|Add7~6, zx01xr, 1
instance = comp, \c_Z80|u0|Add7~8\, c_Z80|u0|Add7~8, zx01xr, 1
instance = comp, \c_Z80|u0|SP~25\, c_Z80|u0|SP~25, zx01xr, 1
instance = comp, \c_Z80|u0|SP~26\, c_Z80|u0|SP~26, zx01xr, 1
instance = comp, \c_Z80|u0|SP[4]\, c_Z80|u0|SP[4], zx01xr, 1
instance = comp, \c_Z80|u0|Add7~12\, c_Z80|u0|Add7~12, zx01xr, 1
instance = comp, \c_Z80|u0|SP~29\, c_Z80|u0|SP~29, zx01xr, 1
instance = comp, \c_Z80|u0|SP~30\, c_Z80|u0|SP~30, zx01xr, 1
instance = comp, \c_Z80|u0|SP[6]\, c_Z80|u0|SP[6], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[4][5]\, c_Z80|u0|Regs|RegsL[4][5], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[6][5]\, c_Z80|u0|Regs|RegsL[6][5], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux26~0\, c_Z80|u0|Regs|Mux26~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[7][5]\, c_Z80|u0|Regs|RegsL[7][5], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux26~1\, c_Z80|u0|Regs|Mux26~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[0][5]\, c_Z80|u0|Regs|RegsL[0][5], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[1][5]\, c_Z80|u0|Regs|RegsL[1][5], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux26~2\, c_Z80|u0|Regs|Mux26~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[2][5]\, c_Z80|u0|Regs|RegsL[2][5], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[3][5]\, c_Z80|u0|Regs|RegsL[3][5], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux26~3\, c_Z80|u0|Regs|Mux26~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux26~4\, c_Z80|u0|Regs|Mux26~4, zx01xr, 1
instance = comp, \c_Z80|u0|BusB[3]~3\, c_Z80|u0|BusB[3]~3, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~238\, c_Z80|u0|alu|Q_t~238, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~349\, c_Z80|u0|alu|Q_t~349, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~425\, c_Z80|u0|alu|Q_t~425, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux146~7\, c_Z80|u0|mcode|Mux146~7, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux241~0\, c_Z80|u0|mcode|Mux241~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~426\, c_Z80|u0|alu|Q_t~426, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~352\, c_Z80|u0|alu|Q_t~352, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux64~1\, c_Z80|u0|mcode|Mux64~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux64~2\, c_Z80|u0|mcode|Mux64~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux64~3\, c_Z80|u0|mcode|Mux64~3, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux64~5\, c_Z80|u0|mcode|Mux64~5, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux64~4\, c_Z80|u0|mcode|Mux64~4, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~101\, c_Z80|u0|alu|Q_t~101, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux64~7\, c_Z80|u0|mcode|Mux64~7, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux64~8\, c_Z80|u0|mcode|Mux64~8, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux64~9\, c_Z80|u0|mcode|Mux64~9, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Set_BusB_To[0]~24\, c_Z80|u0|mcode|Set_BusB_To[0]~24, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Set_BusB_To[0]~20\, c_Z80|u0|mcode|Set_BusB_To[0]~20, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Set_BusB_To[0]~21\, c_Z80|u0|mcode|Set_BusB_To[0]~21, zx01xr, 1
instance = comp, \c_Z80|u0|BusB[3]~2\, c_Z80|u0|BusB[3]~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux218~0\, c_Z80|u0|mcode|Mux218~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux251~5\, c_Z80|u0|mcode|Mux251~5, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux72~6\, c_Z80|u0|mcode|Mux72~6, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux212~8\, c_Z80|u0|mcode|Mux212~8, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux212~9\, c_Z80|u0|mcode|Mux212~9, zx01xr, 1
instance = comp, \c_Z80|u0|Read_To_Reg_r~1\, c_Z80|u0|Read_To_Reg_r~1, zx01xr, 1
instance = comp, \c_Z80|u0|Read_To_Reg_r~2\, c_Z80|u0|Read_To_Reg_r~2, zx01xr, 1
instance = comp, \c_Z80|u0|Read_To_Reg_r[4]\, c_Z80|u0|Read_To_Reg_r[4], zx01xr, 1
instance = comp, \c_Z80|u0|process_0~17\, c_Z80|u0|process_0~17, zx01xr, 1
instance = comp, \c_Z80|u0|RegWEH~0\, c_Z80|u0|RegWEH~0, zx01xr, 1
instance = comp, \c_Z80|u0|SP[1]~0\, c_Z80|u0|SP[1]~0, zx01xr, 1
instance = comp, \c_Z80|u0|F~37\, c_Z80|u0|F~37, zx01xr, 1
instance = comp, \c_Z80|u0|F[5]~75\, c_Z80|u0|F[5]~75, zx01xr, 1
instance = comp, \c_Z80|u0|F[5]~76\, c_Z80|u0|F[5]~76, zx01xr, 1
instance = comp, \c_Z80|u0|F[5]~77\, c_Z80|u0|F[5]~77, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux92~4\, c_Z80|u0|mcode|Mux92~4, zx01xr, 1
instance = comp, \c_Z80|u0|F[5]~83\, c_Z80|u0|F[5]~83, zx01xr, 1
instance = comp, \c_Z80|u0|ACC[6]~4\, c_Z80|u0|ACC[6]~4, zx01xr, 1
instance = comp, \c_Z80|u0|I[5]~10\, c_Z80|u0|I[5]~10, zx01xr, 1
instance = comp, \c_Z80|u0|I[7]~4\, c_Z80|u0|I[7]~4, zx01xr, 1
instance = comp, \c_Z80|u0|I[5]\, c_Z80|u0|I[5], zx01xr, 1
instance = comp, \c_Z80|u0|ACC~15\, c_Z80|u0|ACC~15, zx01xr, 1
instance = comp, \c_Z80|u0|R[1]~12\, c_Z80|u0|R[1]~12, zx01xr, 1
instance = comp, \c_Z80|u0|R[2]~14\, c_Z80|u0|R[2]~14, zx01xr, 1
instance = comp, \c_Z80|u0|ACC[6]~8\, c_Z80|u0|ACC[6]~8, zx01xr, 1
instance = comp, \c_Z80|u0|ACC~24\, c_Z80|u0|ACC~24, zx01xr, 1
instance = comp, \c_Z80|u0|ACC~25\, c_Z80|u0|ACC~25, zx01xr, 1
instance = comp, \c_Z80|u0|Ap[2]~feeder\, c_Z80|u0|Ap[2]~feeder, zx01xr, 1
instance = comp, \c_Z80|u0|Ap[2]\, c_Z80|u0|Ap[2], zx01xr, 1
instance = comp, \c_Z80|u0|ACC~26\, c_Z80|u0|ACC~26, zx01xr, 1
instance = comp, \c_Z80|u0|ACC[2]\, c_Z80|u0|ACC[2], zx01xr, 1
instance = comp, \c_Z80|u0|ACC[2]~_wirecell\, c_Z80|u0|ACC[2]~_wirecell, zx01xr, 1
instance = comp, \c_Z80|u0|R[2]\, c_Z80|u0|R[2], zx01xr, 1
instance = comp, \c_Z80|u0|R[3]~16\, c_Z80|u0|R[3]~16, zx01xr, 1
instance = comp, \c_Z80|u0|R[4]~18\, c_Z80|u0|R[4]~18, zx01xr, 1
instance = comp, \c_Z80|u0|Ap[4]~feeder\, c_Z80|u0|Ap[4]~feeder, zx01xr, 1
instance = comp, \c_Z80|u0|Ap[4]\, c_Z80|u0|Ap[4], zx01xr, 1
instance = comp, \c_Z80|u0|I[4]~15\, c_Z80|u0|I[4]~15, zx01xr, 1
instance = comp, \c_Z80|u0|I[4]\, c_Z80|u0|I[4], zx01xr, 1
instance = comp, \c_Z80|u0|ACC~31\, c_Z80|u0|ACC~31, zx01xr, 1
instance = comp, \c_Z80|u0|ACC~32\, c_Z80|u0|ACC~32, zx01xr, 1
instance = comp, \c_Z80|u0|ACC[4]\, c_Z80|u0|ACC[4], zx01xr, 1
instance = comp, \c_Z80|u0|ACC[4]~_wirecell\, c_Z80|u0|ACC[4]~_wirecell, zx01xr, 1
instance = comp, \c_Z80|u0|R[4]\, c_Z80|u0|R[4], zx01xr, 1
instance = comp, \c_Z80|u0|R[5]~20\, c_Z80|u0|R[5]~20, zx01xr, 1
instance = comp, \c_Z80|u0|ACC[5]~_wirecell\, c_Z80|u0|ACC[5]~_wirecell, zx01xr, 1
instance = comp, \c_Z80|u0|R[5]\, c_Z80|u0|R[5], zx01xr, 1
instance = comp, \c_Z80|u0|ACC~16\, c_Z80|u0|ACC~16, zx01xr, 1
instance = comp, \c_Z80|u0|Ap[5]~feeder\, c_Z80|u0|Ap[5]~feeder, zx01xr, 1
instance = comp, \c_Z80|u0|Ap[5]\, c_Z80|u0|Ap[5], zx01xr, 1
instance = comp, \c_Z80|u0|ACC~17\, c_Z80|u0|ACC~17, zx01xr, 1
instance = comp, \c_Z80|u0|ACC[5]\, c_Z80|u0|ACC[5], zx01xr, 1
instance = comp, \c_Z80|u0|F~81\, c_Z80|u0|F~81, zx01xr, 1
instance = comp, \c_Z80|u0|Fp[5]\, c_Z80|u0|Fp[5], zx01xr, 1
instance = comp, \c_Z80|u0|F~82\, c_Z80|u0|F~82, zx01xr, 1
instance = comp, \c_Z80|u0|F~84\, c_Z80|u0|F~84, zx01xr, 1
instance = comp, \c_Z80|u0|F~85\, c_Z80|u0|F~85, zx01xr, 1
instance = comp, \c_Z80|u0|F~86\, c_Z80|u0|F~86, zx01xr, 1
instance = comp, \c_Z80|u0|F[5]~14\, c_Z80|u0|F[5]~14, zx01xr, 1
instance = comp, \c_Z80|u0|F[5]~11\, c_Z80|u0|F[5]~11, zx01xr, 1
instance = comp, \c_Z80|u0|F[5]~99\, c_Z80|u0|F[5]~99, zx01xr, 1
instance = comp, \c_Z80|u0|F[5]~87\, c_Z80|u0|F[5]~87, zx01xr, 1
instance = comp, \c_Z80|u0|F[5]~88\, c_Z80|u0|F[5]~88, zx01xr, 1
instance = comp, \c_Z80|u0|F[5]~89\, c_Z80|u0|F[5]~89, zx01xr, 1
instance = comp, \c_Z80|u0|F[5]\, c_Z80|u0|F[5], zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Inc_PC~6\, c_Z80|u0|mcode|Inc_PC~6, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Inc_PC~5\, c_Z80|u0|mcode|Inc_PC~5, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Inc_PC~4\, c_Z80|u0|mcode|Inc_PC~4, zx01xr, 1
instance = comp, \c_Z80|u0|No_BTR~0\, c_Z80|u0|No_BTR~0, zx01xr, 1
instance = comp, \c_Z80|u0|BTR_r~0\, c_Z80|u0|BTR_r~0, zx01xr, 1
instance = comp, \c_Z80|u0|BTR_r\, c_Z80|u0|BTR_r, zx01xr, 1
instance = comp, \c_Z80|u0|PC[9]~94\, c_Z80|u0|PC[9]~94, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux296~0\, c_Z80|u0|mcode|Mux296~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux296~1\, c_Z80|u0|mcode|Mux296~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux296~2\, c_Z80|u0|mcode|Mux296~2, zx01xr, 1
instance = comp, \c_Z80|u0|process_0~12\, c_Z80|u0|process_0~12, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux294~0\, c_Z80|u0|mcode|Mux294~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~234\, c_Z80|u0|alu|Q_t~234, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux71~9\, c_Z80|u0|mcode|Mux71~9, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux45~3\, c_Z80|u0|mcode|Mux45~3, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux71~13\, c_Z80|u0|mcode|Mux71~13, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux71~10\, c_Z80|u0|mcode|Mux71~10, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux71~11\, c_Z80|u0|mcode|Mux71~11, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux7~0\, c_Z80|u0|alu|Mux7~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux71~12\, c_Z80|u0|mcode|Mux71~12, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux71~8\, c_Z80|u0|mcode|Mux71~8, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux255~2\, c_Z80|u0|mcode|Mux255~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux255~3\, c_Z80|u0|mcode|Mux255~3, zx01xr, 1
instance = comp, \c_Z80|u0|MCycles[2]\, c_Z80|u0|MCycles[2], zx01xr, 1
instance = comp, \c_Z80|u0|process_7~3\, c_Z80|u0|process_7~3, zx01xr, 1
instance = comp, \c_Z80|u0|A[12]~12\, c_Z80|u0|A[12]~12, zx01xr, 1
instance = comp, \c_Z80|u0|NextIs_XY_Fetch~3\, c_Z80|u0|NextIs_XY_Fetch~3, zx01xr, 1
instance = comp, \c_Z80|process_0~0\, c_Z80|process_0~0, zx01xr, 1
instance = comp, \c_Z80|u0|IntCycle~4\, c_Z80|u0|IntCycle~4, zx01xr, 1
instance = comp, \c_Z80|u0|NMICycle\, c_Z80|u0|NMICycle, zx01xr, 1
instance = comp, \c_Z80|u0|process_0~10\, c_Z80|u0|process_0~10, zx01xr, 1
instance = comp, \c_Z80|u0|PC[7]~45\, c_Z80|u0|PC[7]~45, zx01xr, 1
instance = comp, \c_Z80|u0|PC[7]~46\, c_Z80|u0|PC[7]~46, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[6][3]\, c_Z80|u0|Regs|RegsL[6][3], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[4][3]\, c_Z80|u0|Regs|RegsL[4][3], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux12~0\, c_Z80|u0|Regs|Mux12~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[5][3]\, c_Z80|u0|Regs|RegsL[5][3], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[7][3]\, c_Z80|u0|Regs|RegsL[7][3], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux12~1\, c_Z80|u0|Regs|Mux12~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux12~4\, c_Z80|u0|Regs|Mux12~4, zx01xr, 1
instance = comp, \c_Z80|u0|Add9~2\, c_Z80|u0|Add9~2, zx01xr, 1
instance = comp, \c_Z80|u0|Add9~6\, c_Z80|u0|Add9~6, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[1][3]\, c_Z80|u0|Regs|RegsL[1][3], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[0][3]\, c_Z80|u0|Regs|RegsL[0][3], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux28~2\, c_Z80|u0|Regs|Mux28~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[2][3]\, c_Z80|u0|Regs|RegsL[2][3], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux28~3\, c_Z80|u0|Regs|Mux28~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux28~1\, c_Z80|u0|Regs|Mux28~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux28~4\, c_Z80|u0|Regs|Mux28~4, zx01xr, 1
instance = comp, \c_Z80|DI_Reg[3]\, c_Z80|DI_Reg[3], zx01xr, 1
instance = comp, \c_Z80|u0|Save_Mux[3]~29\, c_Z80|u0|Save_Mux[3]~29, zx01xr, 1
instance = comp, \c_Z80|u0|DO[3]~6\, c_Z80|u0|DO[3]~6, zx01xr, 1
instance = comp, \c_Z80|u0|RegDIL[3]~6\, c_Z80|u0|RegDIL[3]~6, zx01xr, 1
instance = comp, \c_Z80|u0|RegDIL[3]~7\, c_Z80|u0|RegDIL[3]~7, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[3][3]\, c_Z80|u0|Regs|RegsL[3][3], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux44~3\, c_Z80|u0|Regs|Mux44~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux44~1\, c_Z80|u0|Regs|Mux44~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux44~4\, c_Z80|u0|Regs|Mux44~4, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~126\, c_Z80|u0|alu|Q_t~126, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux264~0\, c_Z80|u0|mcode|Mux264~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux80~0\, c_Z80|u0|mcode|Mux80~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux295~2\, c_Z80|u0|mcode|Mux295~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux80~1\, c_Z80|u0|mcode|Mux80~1, zx01xr, 1
instance = comp, \c_Z80|u0|Equal3~1\, c_Z80|u0|Equal3~1, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~269\, c_Z80|u0|alu|Q_t~269, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux80~6\, c_Z80|u0|mcode|Mux80~6, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux80~5\, c_Z80|u0|mcode|Mux80~5, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux80~7\, c_Z80|u0|mcode|Mux80~7, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~119\, c_Z80|u0|alu|Q_t~119, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux80~4\, c_Z80|u0|mcode|Mux80~4, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux264~1\, c_Z80|u0|mcode|Mux264~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux264~2\, c_Z80|u0|mcode|Mux264~2, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr~43\, c_Z80|u0|TmpAddr~43, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr~44\, c_Z80|u0|TmpAddr~44, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr[6]~37\, c_Z80|u0|TmpAddr[6]~37, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr[3]\, c_Z80|u0|TmpAddr[3], zx01xr, 1
instance = comp, \c_Z80|u0|PC~55\, c_Z80|u0|PC~55, zx01xr, 1
instance = comp, \c_Z80|u0|Add3~0\, c_Z80|u0|Add3~0, zx01xr, 1
instance = comp, \c_Z80|u0|PC~39\, c_Z80|u0|PC~39, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux293~0\, c_Z80|u0|mcode|Mux293~0, zx01xr, 1
instance = comp, \c_Z80|u0|PC~41\, c_Z80|u0|PC~41, zx01xr, 1
instance = comp, \c_Z80|u0|PC~42\, c_Z80|u0|PC~42, zx01xr, 1
instance = comp, \c_Z80|u0|PC~43\, c_Z80|u0|PC~43, zx01xr, 1
instance = comp, \c_Z80|u0|PC~44\, c_Z80|u0|PC~44, zx01xr, 1
instance = comp, \c_Z80|u0|PC[0]\, c_Z80|u0|PC[0], zx01xr, 1
instance = comp, \c_Z80|u0|Add3~2\, c_Z80|u0|Add3~2, zx01xr, 1
instance = comp, \c_Z80|u0|Add3~4\, c_Z80|u0|Add3~4, zx01xr, 1
instance = comp, \c_Z80|u0|Add5~0\, c_Z80|u0|Add5~0, zx01xr, 1
instance = comp, \c_Z80|u0|Add5~4\, c_Z80|u0|Add5~4, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr~45\, c_Z80|u0|TmpAddr~45, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr~58\, c_Z80|u0|TmpAddr~58, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr[2]\, c_Z80|u0|TmpAddr[2], zx01xr, 1
instance = comp, \c_Z80|u0|PC~52\, c_Z80|u0|PC~52, zx01xr, 1
instance = comp, \c_Z80|u0|PC~53\, c_Z80|u0|PC~53, zx01xr, 1
instance = comp, \c_Z80|u0|PC[9]~9\, c_Z80|u0|PC[9]~9, zx01xr, 1
instance = comp, \c_Z80|u0|PC[9]~19\, c_Z80|u0|PC[9]~19, zx01xr, 1
instance = comp, \c_Z80|u0|Halt_FF~0\, c_Z80|u0|Halt_FF~0, zx01xr, 1
instance = comp, \c_Z80|u0|Halt_FF~1\, c_Z80|u0|Halt_FF~1, zx01xr, 1
instance = comp, \c_Z80|u0|Halt_FF\, c_Z80|u0|Halt_FF, zx01xr, 1
instance = comp, \c_Z80|u0|process_0~19\, c_Z80|u0|process_0~19, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux288~2\, c_Z80|u0|mcode|Mux288~2, zx01xr, 1
instance = comp, \c_Z80|u0|process_0~20\, c_Z80|u0|process_0~20, zx01xr, 1
instance = comp, \c_Z80|u0|PC[9]~18\, c_Z80|u0|PC[9]~18, zx01xr, 1
instance = comp, \c_Z80|u0|PC[9]~23\, c_Z80|u0|PC[9]~23, zx01xr, 1
instance = comp, \c_Z80|u0|PC[2]\, c_Z80|u0|PC[2], zx01xr, 1
instance = comp, \c_Z80|u0|Add3~6\, c_Z80|u0|Add3~6, zx01xr, 1
instance = comp, \c_Z80|u0|PC~56\, c_Z80|u0|PC~56, zx01xr, 1
instance = comp, \c_Z80|u0|PC[3]\, c_Z80|u0|PC[3], zx01xr, 1
instance = comp, \c_Z80|u0|Add3~10\, c_Z80|u0|Add3~10, zx01xr, 1
instance = comp, \c_Z80|u0|PC[7]~47\, c_Z80|u0|PC[7]~47, zx01xr, 1
instance = comp, \v_inv~I\, v_inv, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux208~0\, c_Z80|u0|mcode|Mux208~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux208~1\, c_Z80|u0|mcode|Mux208~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux259~11\, c_Z80|u0|mcode|Mux259~11, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux259~12\, c_Z80|u0|mcode|Mux259~12, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~141\, c_Z80|u0|alu|Q_t~141, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux259~7\, c_Z80|u0|mcode|Mux259~7, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux259~8\, c_Z80|u0|mcode|Mux259~8, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux259~3\, c_Z80|u0|mcode|Mux259~3, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~140\, c_Z80|u0|alu|Q_t~140, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux259~4\, c_Z80|u0|mcode|Mux259~4, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux259~5\, c_Z80|u0|mcode|Mux259~5, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux259~6\, c_Z80|u0|mcode|Mux259~6, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux259~9\, c_Z80|u0|mcode|Mux259~9, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux259~1\, c_Z80|u0|mcode|Mux259~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux259~2\, c_Z80|u0|mcode|Mux259~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux259~10\, c_Z80|u0|mcode|Mux259~10, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux259~13\, c_Z80|u0|mcode|Mux259~13, zx01xr, 1
instance = comp, \c_Z80|u0|A[12]~7\, c_Z80|u0|A[12]~7, zx01xr, 1
instance = comp, \c_Z80|u0|A[12]~101\, c_Z80|u0|A[12]~101, zx01xr, 1
instance = comp, \c_Z80|u0|A[12]~8\, c_Z80|u0|A[12]~8, zx01xr, 1
instance = comp, \c_Z80|u0|A[12]~9\, c_Z80|u0|A[12]~9, zx01xr, 1
instance = comp, \c_Z80|u0|A[12]~102\, c_Z80|u0|A[12]~102, zx01xr, 1
instance = comp, \c_Z80|u0|A[12]~14\, c_Z80|u0|A[12]~14, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|IMode[1]~4\, c_Z80|u0|mcode|IMode[1]~4, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|IMode[1]~6\, c_Z80|u0|mcode|IMode[1]~6, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux228~0\, c_Z80|u0|mcode|Mux228~0, zx01xr, 1
instance = comp, \c_Z80|u0|Equal5~0\, c_Z80|u0|Equal5~0, zx01xr, 1
instance = comp, \c_Z80|u0|Equal5~1\, c_Z80|u0|Equal5~1, zx01xr, 1
instance = comp, \c_Z80|u0|IStatus[1]\, c_Z80|u0|IStatus[1], zx01xr, 1
instance = comp, \c_Z80|u0|process_0~11\, c_Z80|u0|process_0~11, zx01xr, 1
instance = comp, \c_Z80|u0|A[12]~11\, c_Z80|u0|A[12]~11, zx01xr, 1
instance = comp, \c_Z80|u0|A[12]~13\, c_Z80|u0|A[12]~13, zx01xr, 1
instance = comp, \c_Z80|u0|A[12]~16\, c_Z80|u0|A[12]~16, zx01xr, 1
instance = comp, \c_Z80|u0|A[12]~18\, c_Z80|u0|A[12]~18, zx01xr, 1
instance = comp, \c_Z80|DI_Reg[5]\, c_Z80|DI_Reg[5], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[0][5]\, c_Z80|u0|Regs|RegsH[0][5], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux2~2\, c_Z80|u0|Regs|Mux2~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[2][5]\, c_Z80|u0|Regs|RegsH[2][5], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux2~3\, c_Z80|u0|Regs|Mux2~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[6][5]\, c_Z80|u0|Regs|RegsH[6][5], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[4][5]\, c_Z80|u0|Regs|RegsH[4][5], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux2~0\, c_Z80|u0|Regs|Mux2~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[7][5]\, c_Z80|u0|Regs|RegsH[7][5], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[5][5]\, c_Z80|u0|Regs|RegsH[5][5], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux2~1\, c_Z80|u0|Regs|Mux2~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux2~4\, c_Z80|u0|Regs|Mux2~4, zx01xr, 1
instance = comp, \c_Z80|u0|RegBusA_r[13]\, c_Z80|u0|RegBusA_r[13], zx01xr, 1
instance = comp, \c_Z80|u0|RegDIH[5]~7\, c_Z80|u0|RegDIH[5]~7, zx01xr, 1
instance = comp, \c_Z80|u0|Add9~26\, c_Z80|u0|Add9~26, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux18~1\, c_Z80|u0|Regs|Mux18~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux18~4\, c_Z80|u0|Regs|Mux18~4, zx01xr, 1
instance = comp, \c_Z80|u0|RegDIH[5]~8\, c_Z80|u0|RegDIH[5]~8, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[3][5]\, c_Z80|u0|Regs|RegsH[3][5], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux34~3\, c_Z80|u0|Regs|Mux34~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux34~0\, c_Z80|u0|Regs|Mux34~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux34~1\, c_Z80|u0|Regs|Mux34~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux34~4\, c_Z80|u0|Regs|Mux34~4, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[7][4]\, c_Z80|u0|Regs|RegsH[7][4], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[5][4]\, c_Z80|u0|Regs|RegsH[5][4], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux35~1\, c_Z80|u0|Regs|Mux35~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux35~3\, c_Z80|u0|Regs|Mux35~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux35~4\, c_Z80|u0|Regs|Mux35~4, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[7][3]\, c_Z80|u0|Regs|RegsH[7][3], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux20~1\, c_Z80|u0|Regs|Mux20~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[3][3]\, c_Z80|u0|Regs|RegsH[3][3], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[1][3]\, c_Z80|u0|Regs|RegsH[1][3], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[0][3]\, c_Z80|u0|Regs|RegsH[0][3], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux20~2\, c_Z80|u0|Regs|Mux20~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[2][3]\, c_Z80|u0|Regs|RegsH[2][3], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux20~3\, c_Z80|u0|Regs|Mux20~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux20~4\, c_Z80|u0|Regs|Mux20~4, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux4~2\, c_Z80|u0|Regs|Mux4~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux4~3\, c_Z80|u0|Regs|Mux4~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux4~4\, c_Z80|u0|Regs|Mux4~4, zx01xr, 1
instance = comp, \c_Z80|u0|Add9~22\, c_Z80|u0|Add9~22, zx01xr, 1
instance = comp, \c_Z80|u0|RegDIH[3]~16\, c_Z80|u0|RegDIH[3]~16, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[5][3]\, c_Z80|u0|Regs|RegsH[5][3], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[4][3]\, c_Z80|u0|Regs|RegsH[4][3], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux36~0\, c_Z80|u0|Regs|Mux36~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux36~1\, c_Z80|u0|Regs|Mux36~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux36~3\, c_Z80|u0|Regs|Mux36~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux36~4\, c_Z80|u0|Regs|Mux36~4, zx01xr, 1
instance = comp, \tape_in~I\, tape_in, zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[7]~11\, c_top|c_busses|d_cpu_o[7]~11, zx01xr, 1
instance = comp, \c_Z80|DI_Reg[7]\, c_Z80|DI_Reg[7], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[2][1]\, c_Z80|u0|Regs|RegsH[2][1], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux38~3\, c_Z80|u0|Regs|Mux38~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux38~4\, c_Z80|u0|Regs|Mux38~4, zx01xr, 1
instance = comp, \c_Z80|u0|Add5~12\, c_Z80|u0|Add5~12, zx01xr, 1
instance = comp, \c_Z80|u0|Add5~14\, c_Z80|u0|Add5~14, zx01xr, 1
instance = comp, \c_Z80|u0|Add5~16\, c_Z80|u0|Add5~16, zx01xr, 1
instance = comp, \c_Z80|u0|Add5~18\, c_Z80|u0|Add5~18, zx01xr, 1
instance = comp, \c_Z80|u0|Add5~22\, c_Z80|u0|Add5~22, zx01xr, 1
instance = comp, \c_Z80|u0|Add5~26\, c_Z80|u0|Add5~26, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr~30\, c_Z80|u0|TmpAddr~30, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr~50\, c_Z80|u0|TmpAddr~50, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr[13]\, c_Z80|u0|TmpAddr[13], zx01xr, 1
instance = comp, \c_Z80|u0|A~35\, c_Z80|u0|A~35, zx01xr, 1
instance = comp, \c_Z80|u0|A[12]~6\, c_Z80|u0|A[12]~6, zx01xr, 1
instance = comp, \c_Z80|u0|A[12]~10\, c_Z80|u0|A[12]~10, zx01xr, 1
instance = comp, \c_Z80|u0|A~24\, c_Z80|u0|A~24, zx01xr, 1
instance = comp, \c_Z80|u0|A~36\, c_Z80|u0|A~36, zx01xr, 1
instance = comp, \c_Z80|u0|A[12]~26\, c_Z80|u0|A[12]~26, zx01xr, 1
instance = comp, \c_Z80|u0|A[13]\, c_Z80|u0|A[13], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~104\, c_PS2_MatrixEncoder|Matrix~104, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~37\, c_PS2_MatrixEncoder|Matrix~37, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[7][4]~90\, c_PS2_MatrixEncoder|Matrix[7][4]~90, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[7][4]\, c_PS2_MatrixEncoder|Matrix[7][4], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~103\, c_PS2_MatrixEncoder|Matrix~103, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[6][4]\, c_PS2_MatrixEncoder|Matrix[6][4], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux8~0\, c_PS2_MatrixEncoder|Mux8~0, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux8~1\, c_PS2_MatrixEncoder|Mux8~1, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux8~4\, c_PS2_MatrixEncoder|Mux8~4, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~79\, c_PS2_MatrixEncoder|Matrix~79, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~101\, c_PS2_MatrixEncoder|Matrix~101, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[4][4]\, c_PS2_MatrixEncoder|Matrix[4][4], zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[4]~31\, c_top|c_busses|d_cpu_o[4]~31, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~98\, c_PS2_MatrixEncoder|Matrix~98, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[0][4]\, c_PS2_MatrixEncoder|Matrix[0][4], zx01xr, 1
instance = comp, \c_Z80|u0|A[12]~19\, c_Z80|u0|A[12]~19, zx01xr, 1
instance = comp, \c_Z80|u0|Ap[1]~feeder\, c_Z80|u0|Ap[1]~feeder, zx01xr, 1
instance = comp, \c_Z80|u0|Ap[1]\, c_Z80|u0|Ap[1], zx01xr, 1
instance = comp, \c_Z80|u0|I[1]~12\, c_Z80|u0|I[1]~12, zx01xr, 1
instance = comp, \c_Z80|u0|I[1]\, c_Z80|u0|I[1], zx01xr, 1
instance = comp, \c_Z80|u0|ACC~21\, c_Z80|u0|ACC~21, zx01xr, 1
instance = comp, \c_Z80|u0|ACC~22\, c_Z80|u0|ACC~22, zx01xr, 1
instance = comp, \c_Z80|u0|ACC~23\, c_Z80|u0|ACC~23, zx01xr, 1
instance = comp, \c_Z80|u0|ACC[1]\, c_Z80|u0|ACC[1], zx01xr, 1
instance = comp, \c_Z80|u0|A~81\, c_Z80|u0|A~81, zx01xr, 1
instance = comp, \c_Z80|u0|Add3~12\, c_Z80|u0|Add3~12, zx01xr, 1
instance = comp, \c_Z80|u0|PC[9]~10\, c_Z80|u0|PC[9]~10, zx01xr, 1
instance = comp, \c_Z80|u0|Add4~0\, c_Z80|u0|Add4~0, zx01xr, 1
instance = comp, \c_Z80|u0|Add4~6\, c_Z80|u0|Add4~6, zx01xr, 1
instance = comp, \c_Z80|u0|Add4~8\, c_Z80|u0|Add4~8, zx01xr, 1
instance = comp, \c_Z80|u0|Add4~10\, c_Z80|u0|Add4~10, zx01xr, 1
instance = comp, \c_Z80|u0|PC~63\, c_Z80|u0|PC~63, zx01xr, 1
instance = comp, \c_Z80|u0|PC~64\, c_Z80|u0|PC~64, zx01xr, 1
instance = comp, \c_Z80|u0|PC~65\, c_Z80|u0|PC~65, zx01xr, 1
instance = comp, \c_Z80|u0|PC[6]\, c_Z80|u0|PC[6], zx01xr, 1
instance = comp, \c_Z80|u0|Add3~14\, c_Z80|u0|Add3~14, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr~36\, c_Z80|u0|TmpAddr~36, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr~56\, c_Z80|u0|TmpAddr~56, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr[7]\, c_Z80|u0|TmpAddr[7], zx01xr, 1
instance = comp, \c_Z80|u0|PC~67\, c_Z80|u0|PC~67, zx01xr, 1
instance = comp, \c_Z80|u0|PC~68\, c_Z80|u0|PC~68, zx01xr, 1
instance = comp, \c_Z80|u0|PC[7]\, c_Z80|u0|PC[7], zx01xr, 1
instance = comp, \c_Z80|u0|Add4~14\, c_Z80|u0|Add4~14, zx01xr, 1
instance = comp, \c_Z80|u0|Add4~16\, c_Z80|u0|Add4~16, zx01xr, 1
instance = comp, \c_Z80|u0|PC[9]~95\, c_Z80|u0|PC[9]~95, zx01xr, 1
instance = comp, \c_Z80|DI_Reg[6]\, c_Z80|DI_Reg[6], zx01xr, 1
instance = comp, \c_Z80|u0|Add2~10\, c_Z80|u0|Add2~10, zx01xr, 1
instance = comp, \c_Z80|u0|Add2~18\, c_Z80|u0|Add2~18, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux241~2\, c_Z80|u0|mcode|Mux241~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux287~2\, c_Z80|u0|mcode|Mux287~2, zx01xr, 1
instance = comp, \c_Z80|u0|PC[9]~8\, c_Z80|u0|PC[9]~8, zx01xr, 1
instance = comp, \c_Z80|u0|PC~74\, c_Z80|u0|PC~74, zx01xr, 1
instance = comp, \c_Z80|u0|PC[9]~96\, c_Z80|u0|PC[9]~96, zx01xr, 1
instance = comp, \c_Z80|u0|PC~75\, c_Z80|u0|PC~75, zx01xr, 1
instance = comp, \c_Z80|u0|PC~76\, c_Z80|u0|PC~76, zx01xr, 1
instance = comp, \c_Z80|u0|PC[9]~97\, c_Z80|u0|PC[9]~97, zx01xr, 1
instance = comp, \c_Z80|u0|PC[9]~16\, c_Z80|u0|PC[9]~16, zx01xr, 1
instance = comp, \c_Z80|u0|Add3~16\, c_Z80|u0|Add3~16, zx01xr, 1
instance = comp, \c_Z80|u0|PC~69\, c_Z80|u0|PC~69, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr~35\, c_Z80|u0|TmpAddr~35, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr~55\, c_Z80|u0|TmpAddr~55, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr[8]\, c_Z80|u0|TmpAddr[8], zx01xr, 1
instance = comp, \c_Z80|u0|I[0]~11\, c_Z80|u0|I[0]~11, zx01xr, 1
instance = comp, \c_Z80|u0|I[0]\, c_Z80|u0|I[0], zx01xr, 1
instance = comp, \c_Z80|u0|PC~70\, c_Z80|u0|PC~70, zx01xr, 1
instance = comp, \c_Z80|u0|PC~71\, c_Z80|u0|PC~71, zx01xr, 1
instance = comp, \c_Z80|u0|PC~72\, c_Z80|u0|PC~72, zx01xr, 1
instance = comp, \c_Z80|u0|PC~73\, c_Z80|u0|PC~73, zx01xr, 1
instance = comp, \c_Z80|u0|PC[8]\, c_Z80|u0|PC[8], zx01xr, 1
instance = comp, \c_Z80|u0|Add3~18\, c_Z80|u0|Add3~18, zx01xr, 1
instance = comp, \c_Z80|u0|PC~77\, c_Z80|u0|PC~77, zx01xr, 1
instance = comp, \c_Z80|u0|PC~78\, c_Z80|u0|PC~78, zx01xr, 1
instance = comp, \c_Z80|u0|PC[9]\, c_Z80|u0|PC[9], zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr~34\, c_Z80|u0|TmpAddr~34, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr~54\, c_Z80|u0|TmpAddr~54, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr[9]\, c_Z80|u0|TmpAddr[9], zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr~38\, c_Z80|u0|TmpAddr~38, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr~57\, c_Z80|u0|TmpAddr~57, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr[6]\, c_Z80|u0|TmpAddr[6], zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr~42\, c_Z80|u0|TmpAddr~42, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr[4]\, c_Z80|u0|TmpAddr[4], zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr~46\, c_Z80|u0|TmpAddr~46, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr~59\, c_Z80|u0|TmpAddr~59, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr[1]\, c_Z80|u0|TmpAddr[1], zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr~47\, c_Z80|u0|TmpAddr~47, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr~60\, c_Z80|u0|TmpAddr~60, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr[0]\, c_Z80|u0|TmpAddr[0], zx01xr, 1
instance = comp, \c_Z80|u0|Add1~0\, c_Z80|u0|Add1~0, zx01xr, 1
instance = comp, \c_Z80|u0|Add1~2\, c_Z80|u0|Add1~2, zx01xr, 1
instance = comp, \c_Z80|u0|Add1~4\, c_Z80|u0|Add1~4, zx01xr, 1
instance = comp, \c_Z80|u0|Add1~8\, c_Z80|u0|Add1~8, zx01xr, 1
instance = comp, \c_Z80|u0|Add1~12\, c_Z80|u0|Add1~12, zx01xr, 1
instance = comp, \c_Z80|u0|Add1~14\, c_Z80|u0|Add1~14, zx01xr, 1
instance = comp, \c_Z80|u0|Add1~18\, c_Z80|u0|Add1~18, zx01xr, 1
instance = comp, \c_Z80|u0|A~82\, c_Z80|u0|A~82, zx01xr, 1
instance = comp, \c_Z80|u0|A~83\, c_Z80|u0|A~83, zx01xr, 1
instance = comp, \c_Z80|u0|A~84\, c_Z80|u0|A~84, zx01xr, 1
instance = comp, \c_Z80|u0|A~85\, c_Z80|u0|A~85, zx01xr, 1
instance = comp, \c_Z80|u0|A[9]\, c_Z80|u0|A[9], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~97\, c_PS2_MatrixEncoder|Matrix~97, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[1][4]\, c_PS2_MatrixEncoder|Matrix[1][4], zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[4]~29\, c_top|c_busses|d_cpu_o[4]~29, zx01xr, 1
instance = comp, \c_Z80|u0|Add2~22\, c_Z80|u0|Add2~22, zx01xr, 1
instance = comp, \c_Z80|u0|Add2~30\, c_Z80|u0|Add2~30, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[3][7]\, c_Z80|u0|Regs|RegsH[3][7], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[2][7]\, c_Z80|u0|Regs|RegsH[2][7], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux16~3\, c_Z80|u0|Regs|Mux16~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux16~4\, c_Z80|u0|Regs|Mux16~4, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux0~3\, c_Z80|u0|Regs|Mux0~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[6][7]\, c_Z80|u0|Regs|RegsH[6][7], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux0~0\, c_Z80|u0|Regs|Mux0~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[5][7]\, c_Z80|u0|Regs|RegsH[5][7], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux0~1\, c_Z80|u0|Regs|Mux0~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux0~4\, c_Z80|u0|Regs|Mux0~4, zx01xr, 1
instance = comp, \c_Z80|u0|RegBusA_r[15]\, c_Z80|u0|RegBusA_r[15], zx01xr, 1
instance = comp, \c_Z80|u0|RegDIH[7]~3\, c_Z80|u0|RegDIH[7]~3, zx01xr, 1
instance = comp, \c_Z80|u0|RegDIH[7]~4\, c_Z80|u0|RegDIH[7]~4, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[4][7]\, c_Z80|u0|Regs|RegsH[4][7], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux32~0\, c_Z80|u0|Regs|Mux32~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[7][7]\, c_Z80|u0|Regs|RegsH[7][7], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux32~1\, c_Z80|u0|Regs|Mux32~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[1][7]\, c_Z80|u0|Regs|RegsH[1][7], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux32~2\, c_Z80|u0|Regs|Mux32~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux32~3\, c_Z80|u0|Regs|Mux32~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux32~4\, c_Z80|u0|Regs|Mux32~4, zx01xr, 1
instance = comp, \c_Z80|u0|Ap[7]\, c_Z80|u0|Ap[7], zx01xr, 1
instance = comp, \c_Z80|u0|ACC~9\, c_Z80|u0|ACC~9, zx01xr, 1
instance = comp, \c_Z80|u0|ACC[7]\, c_Z80|u0|ACC[7], zx01xr, 1
instance = comp, \c_Z80|u0|I[7]~8\, c_Z80|u0|I[7]~8, zx01xr, 1
instance = comp, \c_Z80|u0|I[7]\, c_Z80|u0|I[7], zx01xr, 1
instance = comp, \c_Z80|u0|PC~12\, c_Z80|u0|PC~12, zx01xr, 1
instance = comp, \c_Z80|u0|PC~13\, c_Z80|u0|PC~13, zx01xr, 1
instance = comp, \c_Z80|u0|PC~14\, c_Z80|u0|PC~14, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr~32\, c_Z80|u0|TmpAddr~32, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr~52\, c_Z80|u0|TmpAddr~52, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr[11]\, c_Z80|u0|TmpAddr[11], zx01xr, 1
instance = comp, \c_Z80|u0|Ap[3]~feeder\, c_Z80|u0|Ap[3]~feeder, zx01xr, 1
instance = comp, \c_Z80|u0|Ap[3]\, c_Z80|u0|Ap[3], zx01xr, 1
instance = comp, \c_Z80|u0|ACC~27\, c_Z80|u0|ACC~27, zx01xr, 1
instance = comp, \c_Z80|u0|ACC~28\, c_Z80|u0|ACC~28, zx01xr, 1
instance = comp, \c_Z80|u0|ACC~29\, c_Z80|u0|ACC~29, zx01xr, 1
instance = comp, \c_Z80|u0|ACC[3]\, c_Z80|u0|ACC[3], zx01xr, 1
instance = comp, \c_Z80|u0|I[3]~14\, c_Z80|u0|I[3]~14, zx01xr, 1
instance = comp, \c_Z80|u0|I[3]\, c_Z80|u0|I[3], zx01xr, 1
instance = comp, \c_Z80|u0|PC~84\, c_Z80|u0|PC~84, zx01xr, 1
instance = comp, \c_Z80|u0|PC~85\, c_Z80|u0|PC~85, zx01xr, 1
instance = comp, \c_Z80|u0|PC~86\, c_Z80|u0|PC~86, zx01xr, 1
instance = comp, \c_Z80|u0|Add4~18\, c_Z80|u0|Add4~18, zx01xr, 1
instance = comp, \c_Z80|u0|Add4~20\, c_Z80|u0|Add4~20, zx01xr, 1
instance = comp, \c_Z80|u0|Add3~20\, c_Z80|u0|Add3~20, zx01xr, 1
instance = comp, \c_Z80|u0|PC~79\, c_Z80|u0|PC~79, zx01xr, 1
instance = comp, \c_Z80|u0|PC~80\, c_Z80|u0|PC~80, zx01xr, 1
instance = comp, \c_Z80|u0|PC~81\, c_Z80|u0|PC~81, zx01xr, 1
instance = comp, \c_Z80|u0|PC~82\, c_Z80|u0|PC~82, zx01xr, 1
instance = comp, \c_Z80|u0|PC~83\, c_Z80|u0|PC~83, zx01xr, 1
instance = comp, \c_Z80|u0|PC[10]\, c_Z80|u0|PC[10], zx01xr, 1
instance = comp, \c_Z80|u0|Add3~22\, c_Z80|u0|Add3~22, zx01xr, 1
instance = comp, \c_Z80|u0|PC~87\, c_Z80|u0|PC~87, zx01xr, 1
instance = comp, \c_Z80|u0|PC~88\, c_Z80|u0|PC~88, zx01xr, 1
instance = comp, \c_Z80|u0|PC[11]\, c_Z80|u0|PC[11], zx01xr, 1
instance = comp, \c_Z80|u0|Add4~24\, c_Z80|u0|Add4~24, zx01xr, 1
instance = comp, \c_Z80|u0|Add3~26\, c_Z80|u0|Add3~26, zx01xr, 1
instance = comp, \c_Z80|u0|PC[9]~11\, c_Z80|u0|PC[9]~11, zx01xr, 1
instance = comp, \c_Z80|u0|PC~32\, c_Z80|u0|PC~32, zx01xr, 1
instance = comp, \c_Z80|u0|PC~33\, c_Z80|u0|PC~33, zx01xr, 1
instance = comp, \c_Z80|u0|PC[13]\, c_Z80|u0|PC[13], zx01xr, 1
instance = comp, \c_Z80|u0|Add4~26\, c_Z80|u0|Add4~26, zx01xr, 1
instance = comp, \c_Z80|u0|Add3~28\, c_Z80|u0|Add3~28, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[0][6]\, c_Z80|u0|Regs|RegsH[0][6], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[1][6]\, c_Z80|u0|Regs|RegsH[1][6], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux33~2\, c_Z80|u0|Regs|Mux33~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[2][6]\, c_Z80|u0|Regs|RegsH[2][6], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux33~3\, c_Z80|u0|Regs|Mux33~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[6][6]\, c_Z80|u0|Regs|RegsH[6][6], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[4][6]\, c_Z80|u0|Regs|RegsH[4][6], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux33~0\, c_Z80|u0|Regs|Mux33~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[5][6]\, c_Z80|u0|Regs|RegsH[5][6], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[7][6]\, c_Z80|u0|Regs|RegsH[7][6], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux33~1\, c_Z80|u0|Regs|Mux33~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux33~4\, c_Z80|u0|Regs|Mux33~4, zx01xr, 1
instance = comp, \c_Z80|u0|PC~24\, c_Z80|u0|PC~24, zx01xr, 1
instance = comp, \c_Z80|u0|Ap[6]~feeder\, c_Z80|u0|Ap[6]~feeder, zx01xr, 1
instance = comp, \c_Z80|u0|Ap[6]\, c_Z80|u0|Ap[6], zx01xr, 1
instance = comp, \c_Z80|u0|R[6]~22\, c_Z80|u0|R[6]~22, zx01xr, 1
instance = comp, \c_Z80|u0|ACC[6]~_wirecell\, c_Z80|u0|ACC[6]~_wirecell, zx01xr, 1
instance = comp, \c_Z80|u0|R[6]\, c_Z80|u0|R[6], zx01xr, 1
instance = comp, \c_Z80|u0|ACC~13\, c_Z80|u0|ACC~13, zx01xr, 1
instance = comp, \c_Z80|u0|ACC~14\, c_Z80|u0|ACC~14, zx01xr, 1
instance = comp, \c_Z80|u0|ACC[6]\, c_Z80|u0|ACC[6], zx01xr, 1
instance = comp, \c_Z80|u0|I[6]~9\, c_Z80|u0|I[6]~9, zx01xr, 1
instance = comp, \c_Z80|u0|I[6]\, c_Z80|u0|I[6], zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr~29\, c_Z80|u0|TmpAddr~29, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr~49\, c_Z80|u0|TmpAddr~49, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr[14]\, c_Z80|u0|TmpAddr[14], zx01xr, 1
instance = comp, \c_Z80|u0|PC~25\, c_Z80|u0|PC~25, zx01xr, 1
instance = comp, \c_Z80|u0|PC~26\, c_Z80|u0|PC~26, zx01xr, 1
instance = comp, \c_Z80|u0|PC~27\, c_Z80|u0|PC~27, zx01xr, 1
instance = comp, \c_Z80|u0|PC~28\, c_Z80|u0|PC~28, zx01xr, 1
instance = comp, \c_Z80|u0|PC[14]\, c_Z80|u0|PC[14], zx01xr, 1
instance = comp, \c_Z80|u0|Add4~28\, c_Z80|u0|Add4~28, zx01xr, 1
instance = comp, \c_Z80|u0|Add3~30\, c_Z80|u0|Add3~30, zx01xr, 1
instance = comp, \c_Z80|u0|PC~15\, c_Z80|u0|PC~15, zx01xr, 1
instance = comp, \c_Z80|u0|PC~17\, c_Z80|u0|PC~17, zx01xr, 1
instance = comp, \c_Z80|u0|PC[15]\, c_Z80|u0|PC[15], zx01xr, 1
instance = comp, \c_Z80|u0|A~21\, c_Z80|u0|A~21, zx01xr, 1
instance = comp, \c_Z80|u0|A~22\, c_Z80|u0|A~22, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr~26\, c_Z80|u0|TmpAddr~26, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr~48\, c_Z80|u0|TmpAddr~48, zx01xr, 1
instance = comp, \c_Z80|u0|TmpAddr[15]\, c_Z80|u0|TmpAddr[15], zx01xr, 1
instance = comp, \c_Z80|u0|A~23\, c_Z80|u0|A~23, zx01xr, 1
instance = comp, \c_Z80|u0|A~25\, c_Z80|u0|A~25, zx01xr, 1
instance = comp, \c_Z80|u0|A[15]\, c_Z80|u0|A[15], zx01xr, 1
instance = comp, \c_Z80|u0|A~31\, c_Z80|u0|A~31, zx01xr, 1
instance = comp, \c_Z80|u0|A[14]\, c_Z80|u0|A[14], zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[4]~32\, c_top|c_busses|d_cpu_o[4]~32, zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[4]~33\, c_top|c_busses|d_cpu_o[4]~33, zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[4]~34\, c_top|c_busses|d_cpu_o[4]~34, zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[4]~36\, c_top|c_busses|d_cpu_o[4]~36, zx01xr, 1
instance = comp, \c_Z80|DI_Reg[4]\, c_Z80|DI_Reg[4], zx01xr, 1
instance = comp, \c_Z80|u0|Add2~2\, c_Z80|u0|Add2~2, zx01xr, 1
instance = comp, \c_Z80|u0|PC~48\, c_Z80|u0|PC~48, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[1][1]\, c_Z80|u0|Regs|RegsL[1][1], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[0][1]\, c_Z80|u0|Regs|RegsL[0][1], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux30~2\, c_Z80|u0|Regs|Mux30~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux30~3\, c_Z80|u0|Regs|Mux30~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux30~4\, c_Z80|u0|Regs|Mux30~4, zx01xr, 1
instance = comp, \c_Z80|u0|RegDIL[1]~3\, c_Z80|u0|RegDIL[1]~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[3][1]\, c_Z80|u0|Regs|RegsL[3][1], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux46~2\, c_Z80|u0|Regs|Mux46~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux46~3\, c_Z80|u0|Regs|Mux46~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux46~4\, c_Z80|u0|Regs|Mux46~4, zx01xr, 1
instance = comp, \c_Z80|u0|PC~49\, c_Z80|u0|PC~49, zx01xr, 1
instance = comp, \c_Z80|u0|PC~50\, c_Z80|u0|PC~50, zx01xr, 1
instance = comp, \c_Z80|u0|PC[1]\, c_Z80|u0|PC[1], zx01xr, 1
instance = comp, \c_Z80|u0|Add2~8\, c_Z80|u0|Add2~8, zx01xr, 1
instance = comp, \c_Z80|u0|PC~60\, c_Z80|u0|PC~60, zx01xr, 1
instance = comp, \c_Z80|u0|PC~61\, c_Z80|u0|PC~61, zx01xr, 1
instance = comp, \c_Z80|u0|PC~62\, c_Z80|u0|PC~62, zx01xr, 1
instance = comp, \c_Z80|u0|PC[5]\, c_Z80|u0|PC[5], zx01xr, 1
instance = comp, \c_Z80|u0|Mux86~0\, c_Z80|u0|Mux86~0, zx01xr, 1
instance = comp, \c_Z80|u0|Mux86~1\, c_Z80|u0|Mux86~1, zx01xr, 1
instance = comp, \c_Z80|u0|Mux86~2\, c_Z80|u0|Mux86~2, zx01xr, 1
instance = comp, \c_Z80|u0|Mux86~3\, c_Z80|u0|Mux86~3, zx01xr, 1
instance = comp, \c_Z80|u0|Mux86~4\, c_Z80|u0|Mux86~4, zx01xr, 1
instance = comp, \c_Z80|u0|Mux86~5\, c_Z80|u0|Mux86~5, zx01xr, 1
instance = comp, \c_Z80|u0|BusB[5]\, c_Z80|u0|BusB[5], zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux7~5\, c_Z80|u0|alu|Mux7~5, zx01xr, 1
instance = comp, \c_Z80|u0|BusA[2]~0\, c_Z80|u0|BusA[2]~0, zx01xr, 1
instance = comp, \c_Z80|u0|Mux95~2\, c_Z80|u0|Mux95~2, zx01xr, 1
instance = comp, \c_Z80|u0|Add6~22\, c_Z80|u0|Add6~22, zx01xr, 1
instance = comp, \c_Z80|u0|Add6~24\, c_Z80|u0|Add6~24, zx01xr, 1
instance = comp, \c_Z80|u0|Add7~24\, c_Z80|u0|Add7~24, zx01xr, 1
instance = comp, \c_Z80|u0|SP[8]~4\, c_Z80|u0|SP[8]~4, zx01xr, 1
instance = comp, \c_Z80|u0|SP~42\, c_Z80|u0|SP~42, zx01xr, 1
instance = comp, \c_Z80|u0|SP[8]~9\, c_Z80|u0|SP[8]~9, zx01xr, 1
instance = comp, \c_Z80|u0|SP[12]\, c_Z80|u0|SP[12], zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~360\, c_Z80|u0|alu|Q_t~360, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~353\, c_Z80|u0|alu|Q_t~353, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~354\, c_Z80|u0|alu|Q_t~354, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~356\, c_Z80|u0|alu|Q_t~356, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux68~1\, c_Z80|u0|mcode|Mux68~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux252~4\, c_Z80|u0|mcode|Mux252~4, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux252~5\, c_Z80|u0|mcode|Mux252~5, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux252~10\, c_Z80|u0|mcode|Mux252~10, zx01xr, 1
instance = comp, \c_Z80|u0|Mux97~0\, c_Z80|u0|Mux97~0, zx01xr, 1
instance = comp, \c_Z80|u0|Mux95~0\, c_Z80|u0|Mux95~0, zx01xr, 1
instance = comp, \c_Z80|u0|Mux95~3\, c_Z80|u0|Mux95~3, zx01xr, 1
instance = comp, \c_Z80|u0|BusA[2]~1\, c_Z80|u0|BusA[2]~1, zx01xr, 1
instance = comp, \c_Z80|u0|BusA[4]\, c_Z80|u0|BusA[4], zx01xr, 1
instance = comp, \c_Z80|u0|Mux93~1\, c_Z80|u0|Mux93~1, zx01xr, 1
instance = comp, \c_Z80|u0|Mux93~2\, c_Z80|u0|Mux93~2, zx01xr, 1
instance = comp, \c_Z80|u0|Mux93~0\, c_Z80|u0|Mux93~0, zx01xr, 1
instance = comp, \c_Z80|u0|Mux93~3\, c_Z80|u0|Mux93~3, zx01xr, 1
instance = comp, \c_Z80|u0|BusA[6]\, c_Z80|u0|BusA[6], zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~254\, c_Z80|u0|alu|Q_t~254, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~251\, c_Z80|u0|alu|Q_t~251, zx01xr, 1
instance = comp, \c_Z80|u0|Save_Mux[5]~23\, c_Z80|u0|Save_Mux[5]~23, zx01xr, 1
instance = comp, \c_Z80|u0|Save_Mux[5]~24\, c_Z80|u0|Save_Mux[5]~24, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux10~3\, c_Z80|u0|Regs|Mux10~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux10~0\, c_Z80|u0|Regs|Mux10~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux10~1\, c_Z80|u0|Regs|Mux10~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux10~4\, c_Z80|u0|Regs|Mux10~4, zx01xr, 1
instance = comp, \c_Z80|u0|Mux94~2\, c_Z80|u0|Mux94~2, zx01xr, 1
instance = comp, \c_Z80|u0|Mux94~3\, c_Z80|u0|Mux94~3, zx01xr, 1
instance = comp, \c_Z80|u0|BusA[5]\, c_Z80|u0|BusA[5], zx01xr, 1
instance = comp, \c_Z80|u0|Save_Mux[5]~26\, c_Z80|u0|Save_Mux[5]~26, zx01xr, 1
instance = comp, \c_Z80|u0|Save_Mux[5]~27\, c_Z80|u0|Save_Mux[5]~27, zx01xr, 1
instance = comp, \c_Z80|u0|DO[5]~5\, c_Z80|u0|DO[5]~5, zx01xr, 1
instance = comp, \c_Z80|u0|RegBusA_r[5]\, c_Z80|u0|RegBusA_r[5], zx01xr, 1
instance = comp, \c_Z80|u0|RegDIL[5]~10\, c_Z80|u0|RegDIL[5]~10, zx01xr, 1
instance = comp, \c_Z80|u0|RegDIL[5]~11\, c_Z80|u0|RegDIL[5]~11, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[5][5]\, c_Z80|u0|Regs|RegsL[5][5], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux42~0\, c_Z80|u0|Regs|Mux42~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux42~1\, c_Z80|u0|Regs|Mux42~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux42~3\, c_Z80|u0|Regs|Mux42~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux42~4\, c_Z80|u0|Regs|Mux42~4, zx01xr, 1
instance = comp, \c_Z80|u0|SP~27\, c_Z80|u0|SP~27, zx01xr, 1
instance = comp, \c_Z80|u0|Add6~6\, c_Z80|u0|Add6~6, zx01xr, 1
instance = comp, \c_Z80|u0|SP~23\, c_Z80|u0|SP~23, zx01xr, 1
instance = comp, \c_Z80|u0|SP~24\, c_Z80|u0|SP~24, zx01xr, 1
instance = comp, \c_Z80|u0|SP[3]\, c_Z80|u0|SP[3], zx01xr, 1
instance = comp, \c_Z80|u0|Add6~10\, c_Z80|u0|Add6~10, zx01xr, 1
instance = comp, \c_Z80|u0|SP~28\, c_Z80|u0|SP~28, zx01xr, 1
instance = comp, \c_Z80|u0|SP[5]\, c_Z80|u0|SP[5], zx01xr, 1
instance = comp, \c_Z80|u0|Add6~14\, c_Z80|u0|Add6~14, zx01xr, 1
instance = comp, \c_Z80|u0|SP~32\, c_Z80|u0|SP~32, zx01xr, 1
instance = comp, \c_Z80|u0|SP[7]\, c_Z80|u0|SP[7], zx01xr, 1
instance = comp, \c_Z80|u0|Add6~16\, c_Z80|u0|Add6~16, zx01xr, 1
instance = comp, \c_Z80|u0|SP~34\, c_Z80|u0|SP~34, zx01xr, 1
instance = comp, \c_Z80|u0|SP[8]\, c_Z80|u0|SP[8], zx01xr, 1
instance = comp, \c_Z80|u0|Add7~18\, c_Z80|u0|Add7~18, zx01xr, 1
instance = comp, \c_Z80|u0|Add7~20\, c_Z80|u0|Add7~20, zx01xr, 1
instance = comp, \c_Z80|u0|SP~38\, c_Z80|u0|SP~38, zx01xr, 1
instance = comp, \c_Z80|u0|SP[10]\, c_Z80|u0|SP[10], zx01xr, 1
instance = comp, \c_Z80|u0|Add1~20\, c_Z80|u0|Add1~20, zx01xr, 1
instance = comp, \c_Z80|u0|A~86\, c_Z80|u0|A~86, zx01xr, 1
instance = comp, \c_Z80|u0|A~87\, c_Z80|u0|A~87, zx01xr, 1
instance = comp, \c_Z80|u0|A~88\, c_Z80|u0|A~88, zx01xr, 1
instance = comp, \c_Z80|u0|A~89\, c_Z80|u0|A~89, zx01xr, 1
instance = comp, \c_Z80|u0|I[2]~13\, c_Z80|u0|I[2]~13, zx01xr, 1
instance = comp, \c_Z80|u0|I[2]\, c_Z80|u0|I[2], zx01xr, 1
instance = comp, \c_Z80|u0|A~90\, c_Z80|u0|A~90, zx01xr, 1
instance = comp, \c_Z80|u0|A[10]\, c_Z80|u0|A[10], zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[0]~15\, c_top|c_busses|d_cpu_o[0]~15, zx01xr, 1
instance = comp, \c_top|c_res_clk|timer[2]~0\, c_top|c_res_clk|timer[2]~0, zx01xr, 1
instance = comp, \c_top|c_res_clk|timer[2]\, c_top|c_res_clk|timer[2], zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[0]~16\, c_top|c_busses|d_cpu_o[0]~16, zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[0]~17\, c_top|c_busses|d_cpu_o[0]~17, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[7][4]~38\, c_PS2_MatrixEncoder|Matrix[7][4]~38, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~63\, c_PS2_MatrixEncoder|Matrix~63, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[7][0]\, c_PS2_MatrixEncoder|Matrix[7][0], zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[0]~13\, c_top|c_busses|d_cpu_o[0]~13, zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[0]~18\, c_top|c_busses|d_cpu_o[0]~18, zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[0]~20\, c_top|c_busses|d_cpu_o[0]~20, zx01xr, 1
instance = comp, \c_Z80|DI_Reg[0]\, c_Z80|DI_Reg[0], zx01xr, 1
instance = comp, \c_Z80|u0|Mux99~1\, c_Z80|u0|Mux99~1, zx01xr, 1
instance = comp, \c_Z80|u0|Mux99~2\, c_Z80|u0|Mux99~2, zx01xr, 1
instance = comp, \c_Z80|u0|Mux99~0\, c_Z80|u0|Mux99~0, zx01xr, 1
instance = comp, \c_Z80|u0|Mux99~3\, c_Z80|u0|Mux99~3, zx01xr, 1
instance = comp, \c_Z80|u0|BusA[0]\, c_Z80|u0|BusA[0], zx01xr, 1
instance = comp, \c_Z80|u0|alu|Add0~1\, c_Z80|u0|alu|Add0~1, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_v[0]~0\, c_Z80|u0|alu|Q_v[0]~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_v[1]~2\, c_Z80|u0|alu|Q_v[1]~2, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_v[2]~4\, c_Z80|u0|alu|Q_v[2]~4, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux13~0\, c_Z80|u0|alu|Mux13~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux13~2\, c_Z80|u0|Regs|Mux13~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux13~3\, c_Z80|u0|Regs|Mux13~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[5][2]\, c_Z80|u0|Regs|RegsL[5][2], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux13~0\, c_Z80|u0|Regs|Mux13~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux13~1\, c_Z80|u0|Regs|Mux13~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux13~4\, c_Z80|u0|Regs|Mux13~4, zx01xr, 1
instance = comp, \c_Z80|u0|Mux97~3\, c_Z80|u0|Mux97~3, zx01xr, 1
instance = comp, \c_Z80|u0|Mux97~1\, c_Z80|u0|Mux97~1, zx01xr, 1
instance = comp, \c_Z80|u0|Mux97~4\, c_Z80|u0|Mux97~4, zx01xr, 1
instance = comp, \c_Z80|u0|BusA[2]\, c_Z80|u0|BusA[2], zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux14~1\, c_Z80|u0|alu|Mux14~1, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux13~1\, c_Z80|u0|alu|Mux13~1, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux10~0\, c_Z80|u0|alu|Mux10~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux10~1\, c_Z80|u0|alu|Mux10~1, zx01xr, 1
instance = comp, \c_Z80|u0|Mux91~3\, c_Z80|u0|Mux91~3, zx01xr, 1
instance = comp, \c_Z80|u0|Mux91~4\, c_Z80|u0|Mux91~4, zx01xr, 1
instance = comp, \c_Z80|u0|Mux91~2\, c_Z80|u0|Mux91~2, zx01xr, 1
instance = comp, \c_Z80|u0|Mux91~5\, c_Z80|u0|Mux91~5, zx01xr, 1
instance = comp, \c_Z80|u0|BusB[0]\, c_Z80|u0|BusB[0], zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux15~0\, c_Z80|u0|alu|Mux15~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux15~1\, c_Z80|u0|alu|Mux15~1, zx01xr, 1
instance = comp, \c_Z80|u0|Mux84~3\, c_Z80|u0|Mux84~3, zx01xr, 1
instance = comp, \c_Z80|u0|Mux84~4\, c_Z80|u0|Mux84~4, zx01xr, 1
instance = comp, \c_Z80|u0|Mux84~2\, c_Z80|u0|Mux84~2, zx01xr, 1
instance = comp, \c_Z80|u0|Mux84~5\, c_Z80|u0|Mux84~5, zx01xr, 1
instance = comp, \c_Z80|u0|BusB[7]\, c_Z80|u0|BusB[7], zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux8~4\, c_Z80|u0|alu|Mux8~4, zx01xr, 1
instance = comp, \c_Z80|u0|Mux88~3\, c_Z80|u0|Mux88~3, zx01xr, 1
instance = comp, \c_Z80|u0|Mux88~4\, c_Z80|u0|Mux88~4, zx01xr, 1
instance = comp, \c_Z80|u0|BusB[3]~0\, c_Z80|u0|BusB[3]~0, zx01xr, 1
instance = comp, \c_Z80|u0|Mux88~1\, c_Z80|u0|Mux88~1, zx01xr, 1
instance = comp, \c_Z80|u0|Mux88~2\, c_Z80|u0|Mux88~2, zx01xr, 1
instance = comp, \c_Z80|u0|Mux88~5\, c_Z80|u0|Mux88~5, zx01xr, 1
instance = comp, \c_Z80|u0|BusB[3]\, c_Z80|u0|BusB[3], zx01xr, 1
instance = comp, \c_Z80|u0|Mux96~2\, c_Z80|u0|Mux96~2, zx01xr, 1
instance = comp, \c_Z80|u0|Mux96~0\, c_Z80|u0|Mux96~0, zx01xr, 1
instance = comp, \c_Z80|u0|Mux96~3\, c_Z80|u0|Mux96~3, zx01xr, 1
instance = comp, \c_Z80|u0|BusA[3]\, c_Z80|u0|BusA[3], zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux12~0\, c_Z80|u0|alu|Mux12~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|B_i~6\, c_Z80|u0|alu|B_i~6, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_v[3]~6\, c_Z80|u0|alu|Q_v[3]~6, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux12~1\, c_Z80|u0|alu|Mux12~1, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux24~19\, c_Z80|u0|alu|Mux24~19, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux24~20\, c_Z80|u0|alu|Mux24~20, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux24~21\, c_Z80|u0|alu|Mux24~21, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux24~22\, c_Z80|u0|alu|Mux24~22, zx01xr, 1
instance = comp, \c_Z80|u0|Fp[6]\, c_Z80|u0|Fp[6], zx01xr, 1
instance = comp, \c_Z80|u0|F~45\, c_Z80|u0|F~45, zx01xr, 1
instance = comp, \c_Z80|u0|F~46\, c_Z80|u0|F~46, zx01xr, 1
instance = comp, \c_Z80|u0|F~43\, c_Z80|u0|F~43, zx01xr, 1
instance = comp, \c_Z80|u0|F~47\, c_Z80|u0|F~47, zx01xr, 1
instance = comp, \c_Z80|u0|F~48\, c_Z80|u0|F~48, zx01xr, 1
instance = comp, \c_Z80|u0|F[6]\, c_Z80|u0|F[6], zx01xr, 1
instance = comp, \c_Z80|u0|F~53\, c_Z80|u0|F~53, zx01xr, 1
instance = comp, \c_Z80|u0|F[0]\, c_Z80|u0|F[0], zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux45~1\, c_Z80|u0|mcode|Mux45~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux45~2\, c_Z80|u0|mcode|Mux45~2, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~260\, c_Z80|u0|alu|Q_t~260, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~263\, c_Z80|u0|alu|Q_t~263, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~136\, c_Z80|u0|alu|Q_t~136, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~276\, c_Z80|u0|alu|Q_t~276, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux61~3\, c_Z80|u0|mcode|Mux61~3, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux61~4\, c_Z80|u0|mcode|Mux61~4, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux61~5\, c_Z80|u0|mcode|Mux61~5, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux61~6\, c_Z80|u0|mcode|Mux61~6, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux245~2\, c_Z80|u0|mcode|Mux245~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux245~6\, c_Z80|u0|mcode|Mux245~6, zx01xr, 1
instance = comp, \c_Z80|u0|BusB[3]~1\, c_Z80|u0|BusB[3]~1, zx01xr, 1
instance = comp, \c_Z80|u0|PC~57\, c_Z80|u0|PC~57, zx01xr, 1
instance = comp, \c_Z80|u0|PC~58\, c_Z80|u0|PC~58, zx01xr, 1
instance = comp, \c_Z80|u0|PC~59\, c_Z80|u0|PC~59, zx01xr, 1
instance = comp, \c_Z80|u0|PC[4]\, c_Z80|u0|PC[4], zx01xr, 1
instance = comp, \c_Z80|u0|Mux87~0\, c_Z80|u0|Mux87~0, zx01xr, 1
instance = comp, \c_Z80|u0|Mux87~1\, c_Z80|u0|Mux87~1, zx01xr, 1
instance = comp, \c_Z80|u0|Mux87~2\, c_Z80|u0|Mux87~2, zx01xr, 1
instance = comp, \c_Z80|u0|Mux87~5\, c_Z80|u0|Mux87~5, zx01xr, 1
instance = comp, \c_Z80|u0|BusB[4]\, c_Z80|u0|BusB[4], zx01xr, 1
instance = comp, \c_Z80|u0|Save_Mux[0]~2\, c_Z80|u0|Save_Mux[0]~2, zx01xr, 1
instance = comp, \c_Z80|u0|Mux98~1\, c_Z80|u0|Mux98~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[7][1]\, c_Z80|u0|Regs|RegsL[7][1], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[5][1]\, c_Z80|u0|Regs|RegsL[5][1], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux14~1\, c_Z80|u0|Regs|Mux14~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux14~4\, c_Z80|u0|Regs|Mux14~4, zx01xr, 1
instance = comp, \c_Z80|u0|Mux98~2\, c_Z80|u0|Mux98~2, zx01xr, 1
instance = comp, \c_Z80|u0|Mux98~3\, c_Z80|u0|Mux98~3, zx01xr, 1
instance = comp, \c_Z80|u0|BusA[1]\, c_Z80|u0|BusA[1], zx01xr, 1
instance = comp, \c_Z80|u0|alu|process_0~0\, c_Z80|u0|alu|process_0~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|DAA_Q[4]~9\, c_Z80|u0|alu|DAA_Q[4]~9, zx01xr, 1
instance = comp, \c_Z80|u0|alu|DAA_Q[4]~10\, c_Z80|u0|alu|DAA_Q[4]~10, zx01xr, 1
instance = comp, \c_Z80|u0|alu|B_i~5\, c_Z80|u0|alu|B_i~5, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Add0~2\, c_Z80|u0|alu|Add0~2, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Add1~1\, c_Z80|u0|alu|Add1~1, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux11~0\, c_Z80|u0|alu|Mux11~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux11~1\, c_Z80|u0|alu|Mux11~1, zx01xr, 1
instance = comp, \c_Z80|u0|Save_Mux[4]~32\, c_Z80|u0|Save_Mux[4]~32, zx01xr, 1
instance = comp, \c_Z80|u0|Save_Mux[4]~33\, c_Z80|u0|Save_Mux[4]~33, zx01xr, 1
instance = comp, \c_Z80|u0|Save_Mux[4]~34\, c_Z80|u0|Save_Mux[4]~34, zx01xr, 1
instance = comp, \c_Z80|u0|DO[4]~4\, c_Z80|u0|DO[4]~4, zx01xr, 1
instance = comp, \c_Z80|u0|RegBusA_r[12]\, c_Z80|u0|RegBusA_r[12], zx01xr, 1
instance = comp, \c_Z80|u0|RegDIH[4]~17\, c_Z80|u0|RegDIH[4]~17, zx01xr, 1
instance = comp, \c_Z80|u0|RegDIH[4]~18\, c_Z80|u0|RegDIH[4]~18, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[6][4]\, c_Z80|u0|Regs|RegsH[6][4], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[4][4]\, c_Z80|u0|Regs|RegsH[4][4], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux3~0\, c_Z80|u0|Regs|Mux3~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux3~1\, c_Z80|u0|Regs|Mux3~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[0][4]\, c_Z80|u0|Regs|RegsH[0][4], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[1][4]\, c_Z80|u0|Regs|RegsH[1][4], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux3~2\, c_Z80|u0|Regs|Mux3~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux3~3\, c_Z80|u0|Regs|Mux3~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux3~4\, c_Z80|u0|Regs|Mux3~4, zx01xr, 1
instance = comp, \c_Z80|u0|RegDIH[6]~6\, c_Z80|u0|RegDIH[6]~6, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[3][6]\, c_Z80|u0|Regs|RegsH[3][6], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux17~3\, c_Z80|u0|Regs|Mux17~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux17~0\, c_Z80|u0|Regs|Mux17~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux17~1\, c_Z80|u0|Regs|Mux17~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux17~4\, c_Z80|u0|Regs|Mux17~4, zx01xr, 1
instance = comp, \c_Z80|u0|Mux85~4\, c_Z80|u0|Mux85~4, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux25~2\, c_Z80|u0|Regs|Mux25~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux25~3\, c_Z80|u0|Regs|Mux25~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux25~0\, c_Z80|u0|Regs|Mux25~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux25~1\, c_Z80|u0|Regs|Mux25~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux25~4\, c_Z80|u0|Regs|Mux25~4, zx01xr, 1
instance = comp, \c_Z80|u0|Mux85~5\, c_Z80|u0|Mux85~5, zx01xr, 1
instance = comp, \c_Z80|u0|Mux85~1\, c_Z80|u0|Mux85~1, zx01xr, 1
instance = comp, \c_Z80|u0|Mux85~2\, c_Z80|u0|Mux85~2, zx01xr, 1
instance = comp, \c_Z80|u0|Mux85~3\, c_Z80|u0|Mux85~3, zx01xr, 1
instance = comp, \c_Z80|u0|Mux85~6\, c_Z80|u0|Mux85~6, zx01xr, 1
instance = comp, \c_Z80|u0|BusB[6]\, c_Z80|u0|BusB[6], zx01xr, 1
instance = comp, \c_Z80|u0|DO[6]~0\, c_Z80|u0|DO[6]~0, zx01xr, 1
instance = comp, \c_Z80|u0|RegBusA_r[6]\, c_Z80|u0|RegBusA_r[6], zx01xr, 1
instance = comp, \c_Z80|u0|RegDIL[6]~12\, c_Z80|u0|RegDIL[6]~12, zx01xr, 1
instance = comp, \c_Z80|u0|RegDIL[6]~13\, c_Z80|u0|RegDIL[6]~13, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[2][6]\, c_Z80|u0|Regs|RegsL[2][6], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux9~3\, c_Z80|u0|Regs|Mux9~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux9~4\, c_Z80|u0|Regs|Mux9~4, zx01xr, 1
instance = comp, \c_Z80|u0|RegBusA_r[9]\, c_Z80|u0|RegBusA_r[9], zx01xr, 1
instance = comp, \c_Z80|u0|RegDIH[1]~11\, c_Z80|u0|RegDIH[1]~11, zx01xr, 1
instance = comp, \c_Z80|u0|RegDIH[1]~12\, c_Z80|u0|RegDIH[1]~12, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[1][1]\, c_Z80|u0|Regs|RegsH[1][1], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux22~2\, c_Z80|u0|Regs|Mux22~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux22~3\, c_Z80|u0|Regs|Mux22~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[4][1]\, c_Z80|u0|Regs|RegsH[4][1], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[6][1]\, c_Z80|u0|Regs|RegsH[6][1], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux22~0\, c_Z80|u0|Regs|Mux22~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[5][1]\, c_Z80|u0|Regs|RegsH[5][1], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsH[7][1]\, c_Z80|u0|Regs|RegsH[7][1], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux22~1\, c_Z80|u0|Regs|Mux22~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux22~4\, c_Z80|u0|Regs|Mux22~4, zx01xr, 1
instance = comp, \c_Z80|u0|Mux90~4\, c_Z80|u0|Mux90~4, zx01xr, 1
instance = comp, \c_Z80|u0|Mux90~1\, c_Z80|u0|Mux90~1, zx01xr, 1
instance = comp, \c_Z80|u0|Mux90~2\, c_Z80|u0|Mux90~2, zx01xr, 1
instance = comp, \c_Z80|u0|Mux90~5\, c_Z80|u0|Mux90~5, zx01xr, 1
instance = comp, \c_Z80|u0|BusB[1]\, c_Z80|u0|BusB[1], zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux14~2\, c_Z80|u0|alu|Mux14~2, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux14~3\, c_Z80|u0|alu|Mux14~3, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux37~1\, c_Z80|u0|alu|Mux37~1, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux37~4\, c_Z80|u0|alu|Mux37~4, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux37~5\, c_Z80|u0|alu|Mux37~5, zx01xr, 1
instance = comp, \c_Z80|u0|Save_Mux[1]~28\, c_Z80|u0|Save_Mux[1]~28, zx01xr, 1
instance = comp, \c_Z80|u0|DO[1]~2\, c_Z80|u0|DO[1]~2, zx01xr, 1
instance = comp, \c_Z80|u0|SP~35\, c_Z80|u0|SP~35, zx01xr, 1
instance = comp, \c_Z80|u0|SP~36\, c_Z80|u0|SP~36, zx01xr, 1
instance = comp, \c_Z80|u0|SP[9]\, c_Z80|u0|SP[9], zx01xr, 1
instance = comp, \c_Z80|u0|SP~40\, c_Z80|u0|SP~40, zx01xr, 1
instance = comp, \c_Z80|u0|SP[11]\, c_Z80|u0|SP[11], zx01xr, 1
instance = comp, \c_Z80|u0|Add7~26\, c_Z80|u0|Add7~26, zx01xr, 1
instance = comp, \c_Z80|u0|SP~12\, c_Z80|u0|SP~12, zx01xr, 1
instance = comp, \c_Z80|u0|SP~13\, c_Z80|u0|SP~13, zx01xr, 1
instance = comp, \c_Z80|u0|SP[13]\, c_Z80|u0|SP[13], zx01xr, 1
instance = comp, \c_Z80|u0|Add6~28\, c_Z80|u0|Add6~28, zx01xr, 1
instance = comp, \c_Z80|u0|SP~10\, c_Z80|u0|SP~10, zx01xr, 1
instance = comp, \c_Z80|u0|SP~11\, c_Z80|u0|SP~11, zx01xr, 1
instance = comp, \c_Z80|u0|SP[14]\, c_Z80|u0|SP[14], zx01xr, 1
instance = comp, \c_Z80|u0|Add6~30\, c_Z80|u0|Add6~30, zx01xr, 1
instance = comp, \c_Z80|u0|SP~6\, c_Z80|u0|SP~6, zx01xr, 1
instance = comp, \c_Z80|u0|SP[15]\, c_Z80|u0|SP[15], zx01xr, 1
instance = comp, \c_Z80|u0|Mux92~0\, c_Z80|u0|Mux92~0, zx01xr, 1
instance = comp, \c_Z80|u0|Mux92~1\, c_Z80|u0|Mux92~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|RegsL[4][7]\, c_Z80|u0|Regs|RegsL[4][7], zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux8~0\, c_Z80|u0|Regs|Mux8~0, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux8~1\, c_Z80|u0|Regs|Mux8~1, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux8~2\, c_Z80|u0|Regs|Mux8~2, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux8~3\, c_Z80|u0|Regs|Mux8~3, zx01xr, 1
instance = comp, \c_Z80|u0|Regs|Mux8~4\, c_Z80|u0|Regs|Mux8~4, zx01xr, 1
instance = comp, \c_Z80|u0|Mux92~2\, c_Z80|u0|Mux92~2, zx01xr, 1
instance = comp, \c_Z80|u0|Mux92~3\, c_Z80|u0|Mux92~3, zx01xr, 1
instance = comp, \c_Z80|u0|BusA[7]\, c_Z80|u0|BusA[7], zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux21~0\, c_Z80|u0|alu|Mux21~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux21~2\, c_Z80|u0|alu|Mux21~2, zx01xr, 1
instance = comp, \c_Z80|u0|Save_Mux[7]~7\, c_Z80|u0|Save_Mux[7]~7, zx01xr, 1
instance = comp, \c_Z80|u0|Save_Mux[7]~8\, c_Z80|u0|Save_Mux[7]~8, zx01xr, 1
instance = comp, \c_Z80|u0|Save_Mux[7]~11\, c_Z80|u0|Save_Mux[7]~11, zx01xr, 1
instance = comp, \c_Z80|u0|Save_Mux[7]~12\, c_Z80|u0|Save_Mux[7]~12, zx01xr, 1
instance = comp, \c_Z80|u0|DO[7]~7\, c_Z80|u0|DO[7]~7, zx01xr, 1
instance = comp, \c_Z80|u0|process_0~18\, c_Z80|u0|process_0~18, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux146~5\, c_Z80|u0|mcode|Mux146~5, zx01xr, 1
instance = comp, \c_Z80|u0|DO[5]~30\, c_Z80|u0|DO[5]~30, zx01xr, 1
instance = comp, \c_Z80|u0|DO[5]~12\, c_Z80|u0|DO[5]~12, zx01xr, 1
instance = comp, \c_Z80|u0|DO~29\, c_Z80|u0|DO~29, zx01xr, 1
instance = comp, \c_Z80|u0|DO[5]~15\, c_Z80|u0|DO[5]~15, zx01xr, 1
instance = comp, \c_Z80|u0|DO[7]\, c_Z80|u0|DO[7], zx01xr, 1
instance = comp, \c_top|c_modes97|mode_reset~feeder\, c_top|c_modes97|mode_reset~feeder, zx01xr, 1
instance = comp, \c_top|c_modes97|mode_reset\, c_top|c_modes97|mode_reset, zx01xr, 1
instance = comp, \c_top|c_res_clk|timer[1]~2\, c_top|c_res_clk|timer[1]~2, zx01xr, 1
instance = comp, \c_top|c_res_clk|timer[1]\, c_top|c_res_clk|timer[1], zx01xr, 1
instance = comp, \c_top|c_res_clk|Equal0~0\, c_top|c_res_clk|Equal0~0, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|PS2_Data_r[0]\, c_PS2_MatrixEncoder|PS2_Data_r[0], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|PS2_Data_r[1]~feeder\, c_PS2_MatrixEncoder|PS2_Data_r[1]~feeder, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|PS2_Data_r[1]\, c_PS2_MatrixEncoder|PS2_Data_r[1], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|PS2_Data_s~0\, c_PS2_MatrixEncoder|PS2_Data_s~0, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|PS2_Data_s\, c_PS2_MatrixEncoder|PS2_Data_s, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|RX_ShiftReg[7]~1\, c_PS2_MatrixEncoder|RX_ShiftReg[7]~1, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|RX_ShiftReg[7]\, c_PS2_MatrixEncoder|RX_ShiftReg[7], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|RX_ShiftReg[6]\, c_PS2_MatrixEncoder|RX_ShiftReg[6], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|RX_ShiftReg[5]\, c_PS2_MatrixEncoder|RX_ShiftReg[5], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|RX_ShiftReg[4]\, c_PS2_MatrixEncoder|RX_ShiftReg[4], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|RX_ShiftReg[3]\, c_PS2_MatrixEncoder|RX_ShiftReg[3], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|RX_ShiftReg[2]\, c_PS2_MatrixEncoder|RX_ShiftReg[2], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|RX_ShiftReg[1]\, c_PS2_MatrixEncoder|RX_ShiftReg[1], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|RX_ShiftReg[0]\, c_PS2_MatrixEncoder|RX_ShiftReg[0], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux4~1\, c_PS2_MatrixEncoder|Mux4~1, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux4~3\, c_PS2_MatrixEncoder|Mux4~3, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux4~4\, c_PS2_MatrixEncoder|Mux4~4, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux4~5\, c_PS2_MatrixEncoder|Mux4~5, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix_Wr_Addr[3]\, c_PS2_MatrixEncoder|Matrix_Wr_Addr[3], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~85\, c_PS2_MatrixEncoder|Matrix~85, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[3][3]\, c_PS2_MatrixEncoder|Matrix[3][3], zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Set_Addr_To[1]~17\, c_Z80|u0|mcode|Set_Addr_To[1]~17, zx01xr, 1
instance = comp, \c_Z80|u0|A~92\, c_Z80|u0|A~92, zx01xr, 1
instance = comp, \c_Z80|u0|A~93\, c_Z80|u0|A~93, zx01xr, 1
instance = comp, \c_Z80|u0|A~94\, c_Z80|u0|A~94, zx01xr, 1
instance = comp, \c_Z80|u0|A~95\, c_Z80|u0|A~95, zx01xr, 1
instance = comp, \c_Z80|u0|A[11]\, c_Z80|u0|A[11], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~81\, c_PS2_MatrixEncoder|Matrix~81, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[6][3]\, c_PS2_MatrixEncoder|Matrix[6][3], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux9~0\, c_PS2_MatrixEncoder|Mux9~0, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~88\, c_PS2_MatrixEncoder|Matrix~88, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[5][3]\, c_PS2_MatrixEncoder|Matrix[5][3], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Mux9~1\, c_PS2_MatrixEncoder|Mux9~1, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~80\, c_PS2_MatrixEncoder|Matrix~80, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~86\, c_PS2_MatrixEncoder|Matrix~86, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[2][3]\, c_PS2_MatrixEncoder|Matrix[2][3], zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[3]~39\, c_top|c_busses|d_cpu_o[3]~39, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~87\, c_PS2_MatrixEncoder|Matrix~87, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[4][3]\, c_PS2_MatrixEncoder|Matrix[4][3], zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[3]~40\, c_top|c_busses|d_cpu_o[3]~40, zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[3]~41\, c_top|c_busses|d_cpu_o[3]~41, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~84\, c_PS2_MatrixEncoder|Matrix~84, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[0][3]\, c_PS2_MatrixEncoder|Matrix[0][3], zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix~83\, c_PS2_MatrixEncoder|Matrix~83, zx01xr, 1
instance = comp, \c_PS2_MatrixEncoder|Matrix[1][3]\, c_PS2_MatrixEncoder|Matrix[1][3], zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[3]~38\, c_top|c_busses|d_cpu_o[3]~38, zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[3]~42\, c_top|c_busses|d_cpu_o[3]~42, zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[3]~44\, c_top|c_busses|d_cpu_o[3]~44, zx01xr, 1
instance = comp, \c_Z80|u0|IR~11\, c_Z80|u0|IR~11, zx01xr, 1
instance = comp, \c_Z80|u0|IR[3]\, c_Z80|u0|IR[3], zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux222~4\, c_Z80|u0|mcode|Mux222~4, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux222~2\, c_Z80|u0|mcode|Mux222~2, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~399\, c_Z80|u0|alu|Q_t~399, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~102\, c_Z80|u0|alu|Q_t~102, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux222~3\, c_Z80|u0|mcode|Mux222~3, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux262~0\, c_Z80|u0|mcode|Mux262~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux262~2\, c_Z80|u0|mcode|Mux262~2, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~118\, c_Z80|u0|alu|Q_t~118, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~115\, c_Z80|u0|alu|Q_t~115, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux146~2\, c_Z80|u0|mcode|Mux146~2, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~114\, c_Z80|u0|alu|Q_t~114, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~116\, c_Z80|u0|alu|Q_t~116, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux78~0\, c_Z80|u0|mcode|Mux78~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux78~1\, c_Z80|u0|mcode|Mux78~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux262~3\, c_Z80|u0|mcode|Mux262~3, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux262~5\, c_Z80|u0|mcode|Mux262~5, zx01xr, 1
instance = comp, \c_Z80|IORQ_n~0\, c_Z80|IORQ_n~0, zx01xr, 1
instance = comp, \c_Z80|IORQ_n~2\, c_Z80|IORQ_n~2, zx01xr, 1
instance = comp, \c_Z80|IORQ_n\, c_Z80|IORQ_n, zx01xr, 1
instance = comp, \c_Z80|RD_n~0\, c_Z80|RD_n~0, zx01xr, 1
instance = comp, \c_Z80|RD_n~1\, c_Z80|RD_n~1, zx01xr, 1
instance = comp, \c_Z80|RD_n\, c_Z80|RD_n, zx01xr, 1
instance = comp, \c_top|c_io81|iord\, c_top|c_io81|iord, zx01xr, 1
instance = comp, \c_Z80|u0|A~37\, c_Z80|u0|A~37, zx01xr, 1
instance = comp, \c_Z80|u0|A~38\, c_Z80|u0|A~38, zx01xr, 1
instance = comp, \c_Z80|u0|A[4]~40\, c_Z80|u0|A[4]~40, zx01xr, 1
instance = comp, \c_Z80|u0|A[4]~41\, c_Z80|u0|A[4]~41, zx01xr, 1
instance = comp, \c_Z80|u0|A[4]~45\, c_Z80|u0|A[4]~45, zx01xr, 1
instance = comp, \c_Z80|u0|A~46\, c_Z80|u0|A~46, zx01xr, 1
instance = comp, \c_Z80|u0|A[4]~43\, c_Z80|u0|A[4]~43, zx01xr, 1
instance = comp, \c_Z80|u0|A~47\, c_Z80|u0|A~47, zx01xr, 1
instance = comp, \c_Z80|u0|A[0]\, c_Z80|u0|A[0], zx01xr, 1
instance = comp, \c_top|c_io81|d_kbd_enable\, c_top|c_io81|d_kbd_enable, zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[6]~1\, c_top|c_busses|d_cpu_o[6]~1, zx01xr, 1
instance = comp, \c_Z80|u0|IR~3\, c_Z80|u0|IR~3, zx01xr, 1
instance = comp, \c_Z80|u0|IR[6]\, c_Z80|u0|IR[6], zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux110~7\, c_Z80|u0|mcode|Mux110~7, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux298~0\, c_Z80|u0|mcode|Mux298~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux298~5\, c_Z80|u0|mcode|Mux298~5, zx01xr, 1
instance = comp, \c_Z80|MREQ_n~1\, c_Z80|MREQ_n~1, zx01xr, 1
instance = comp, \c_Z80|MREQ_n\, c_Z80|MREQ_n, zx01xr, 1
instance = comp, \c_top|c_video81|faking~1\, c_top|c_video81|faking~1, zx01xr, 1
instance = comp, \c_top|c_video81|faking\, c_top|c_video81|faking, zx01xr, 1
instance = comp, \c_top|c_video81|fake_cpu\, c_top|c_video81|fake_cpu, zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[2]~9\, c_top|c_busses|d_cpu_o[2]~9, zx01xr, 1
instance = comp, \c_Z80|u0|IR~5\, c_Z80|u0|IR~5, zx01xr, 1
instance = comp, \c_Z80|u0|IR[2]\, c_Z80|u0|IR[2], zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux252~0\, c_Z80|u0|mcode|Mux252~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux267~0\, c_Z80|u0|mcode|Mux267~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~216\, c_Z80|u0|alu|Q_t~216, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~212\, c_Z80|u0|alu|Q_t~212, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~210\, c_Z80|u0|alu|Q_t~210, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~411\, c_Z80|u0|alu|Q_t~411, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~211\, c_Z80|u0|alu|Q_t~211, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~213\, c_Z80|u0|alu|Q_t~213, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux83~0\, c_Z80|u0|mcode|Mux83~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux83~1\, c_Z80|u0|mcode|Mux83~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux267~1\, c_Z80|u0|mcode|Mux267~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux201~0\, c_Z80|u0|mcode|Mux201~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux202~1\, c_Z80|u0|mcode|Mux202~1, zx01xr, 1
instance = comp, \c_Z80|u0|Equal4~0\, c_Z80|u0|Equal4~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux202~2\, c_Z80|u0|mcode|Mux202~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux202~3\, c_Z80|u0|mcode|Mux202~3, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux201~1\, c_Z80|u0|mcode|Mux201~1, zx01xr, 1
instance = comp, \c_Z80|u0|Equal0~2\, c_Z80|u0|Equal0~2, zx01xr, 1
instance = comp, \c_Z80|u0|Equal0~3\, c_Z80|u0|Equal0~3, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux269~1\, c_Z80|u0|mcode|Mux269~1, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~174\, c_Z80|u0|alu|Q_t~174, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~175\, c_Z80|u0|alu|Q_t~175, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~165\, c_Z80|u0|alu|Q_t~165, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~163\, c_Z80|u0|alu|Q_t~163, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~164\, c_Z80|u0|alu|Q_t~164, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~166\, c_Z80|u0|alu|Q_t~166, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux85~3\, c_Z80|u0|mcode|Mux85~3, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux269~2\, c_Z80|u0|mcode|Mux269~2, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~143\, c_Z80|u0|alu|Q_t~143, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~144\, c_Z80|u0|alu|Q_t~144, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~145\, c_Z80|u0|alu|Q_t~145, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux202~0\, c_Z80|u0|mcode|Mux202~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux202~4\, c_Z80|u0|mcode|Mux202~4, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux269~0\, c_Z80|u0|mcode|Mux269~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux269~3\, c_Z80|u0|mcode|Mux269~3, zx01xr, 1
instance = comp, \c_Z80|u0|Equal0~1\, c_Z80|u0|Equal0~1, zx01xr, 1
instance = comp, \c_Z80|u0|TState[0]~7\, c_Z80|u0|TState[0]~7, zx01xr, 1
instance = comp, \c_Z80|u0|TState[0]\, c_Z80|u0|TState[0], zx01xr, 1
instance = comp, \c_Z80|u0|Equal57~0\, c_Z80|u0|Equal57~0, zx01xr, 1
instance = comp, \c_Z80|u0|process_5~0\, c_Z80|u0|process_5~0, zx01xr, 1
instance = comp, \c_Z80|u0|IR[1]~4\, c_Z80|u0|IR[1]~4, zx01xr, 1
instance = comp, \c_Z80|u0|IR[1]\, c_Z80|u0|IR[1], zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux261~2\, c_Z80|u0|mcode|Mux261~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux262~1\, c_Z80|u0|mcode|Mux262~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux261~0\, c_Z80|u0|mcode|Mux261~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux261~1\, c_Z80|u0|mcode|Mux261~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux261~3\, c_Z80|u0|mcode|Mux261~3, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux75~6\, c_Z80|u0|mcode|Mux75~6, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux75~17\, c_Z80|u0|mcode|Mux75~17, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux43~0\, c_Z80|u0|mcode|Mux43~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux75~7\, c_Z80|u0|mcode|Mux75~7, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux77~0\, c_Z80|u0|mcode|Mux77~0, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux75~11\, c_Z80|u0|mcode|Mux75~11, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux75~12\, c_Z80|u0|mcode|Mux75~12, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux75~13\, c_Z80|u0|mcode|Mux75~13, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux75~10\, c_Z80|u0|mcode|Mux75~10, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux75~14\, c_Z80|u0|mcode|Mux75~14, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux77~1\, c_Z80|u0|mcode|Mux77~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux261~4\, c_Z80|u0|mcode|Mux261~4, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux261~5\, c_Z80|u0|mcode|Mux261~5, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Set_Addr_To[1]~15\, c_Z80|u0|mcode|Set_Addr_To[1]~15, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux261~6\, c_Z80|u0|mcode|Mux261~6, zx01xr, 1
instance = comp, \c_Z80|u0|A[12]~15\, c_Z80|u0|A[12]~15, zx01xr, 1
instance = comp, \c_Z80|u0|A[12]~17\, c_Z80|u0|A[12]~17, zx01xr, 1
instance = comp, \c_Z80|u0|PC~93\, c_Z80|u0|PC~93, zx01xr, 1
instance = comp, \c_Z80|u0|PC[12]\, c_Z80|u0|PC[12], zx01xr, 1
instance = comp, \c_Z80|u0|A~96\, c_Z80|u0|A~96, zx01xr, 1
instance = comp, \c_Z80|u0|A~97\, c_Z80|u0|A~97, zx01xr, 1
instance = comp, \c_Z80|u0|A~98\, c_Z80|u0|A~98, zx01xr, 1
instance = comp, \c_Z80|u0|A~99\, c_Z80|u0|A~99, zx01xr, 1
instance = comp, \c_Z80|u0|A~100\, c_Z80|u0|A~100, zx01xr, 1
instance = comp, \c_Z80|u0|A[12]\, c_Z80|u0|A[12], zx01xr, 1
instance = comp, \c_top|c_modes97|poke7~1\, c_top|c_modes97|poke7~1, zx01xr, 1
instance = comp, \c_Z80|WR_n~0\, c_Z80|WR_n~0, zx01xr, 1
instance = comp, \c_Z80|WR_n\, c_Z80|WR_n, zx01xr, 1
instance = comp, \c_top|c_busses|a_mem_h[13]~0\, c_top|c_busses|a_mem_h[13]~0, zx01xr, 1
instance = comp, \c_top|c_modes97|poke7~2\, c_top|c_modes97|poke7~2, zx01xr, 1
instance = comp, \c_Z80|u0|A~68\, c_Z80|u0|A~68, zx01xr, 1
instance = comp, \c_Z80|u0|A~69\, c_Z80|u0|A~69, zx01xr, 1
instance = comp, \c_Z80|u0|A[4]~44\, c_Z80|u0|A[4]~44, zx01xr, 1
instance = comp, \c_Z80|u0|A~70\, c_Z80|u0|A~70, zx01xr, 1
instance = comp, \c_Z80|u0|A~71\, c_Z80|u0|A~71, zx01xr, 1
instance = comp, \c_Z80|u0|A[6]\, c_Z80|u0|A[6], zx01xr, 1
instance = comp, \c_Z80|u0|A~76\, c_Z80|u0|A~76, zx01xr, 1
instance = comp, \c_Z80|u0|A~77\, c_Z80|u0|A~77, zx01xr, 1
instance = comp, \c_Z80|u0|A~78\, c_Z80|u0|A~78, zx01xr, 1
instance = comp, \c_Z80|u0|A~79\, c_Z80|u0|A~79, zx01xr, 1
instance = comp, \c_Z80|u0|A~80\, c_Z80|u0|A~80, zx01xr, 1
instance = comp, \c_Z80|u0|A[8]\, c_Z80|u0|A[8], zx01xr, 1
instance = comp, \c_Z80|u0|A~72\, c_Z80|u0|A~72, zx01xr, 1
instance = comp, \c_Z80|u0|A~73\, c_Z80|u0|A~73, zx01xr, 1
instance = comp, \c_Z80|u0|A~75\, c_Z80|u0|A~75, zx01xr, 1
instance = comp, \c_Z80|u0|A[7]\, c_Z80|u0|A[7], zx01xr, 1
instance = comp, \c_top|c_modes97|poke7~3\, c_top|c_modes97|poke7~3, zx01xr, 1
instance = comp, \c_top|c_modes97|poke7~0\, c_top|c_modes97|poke7~0, zx01xr, 1
instance = comp, \c_top|c_modes97|poke7\, c_top|c_modes97|poke7, zx01xr, 1
instance = comp, \c_top|c_modes97|mode_ram[1]~1\, c_top|c_modes97|mode_ram[1]~1, zx01xr, 1
instance = comp, \c_top|c_modes97|mode_ram[0]\, c_top|c_modes97|mode_ram[0], zx01xr, 1
instance = comp, \c_Z80|u0|DO[5]~11\, c_Z80|u0|DO[5]~11, zx01xr, 1
instance = comp, \c_Z80|u0|DO~16\, c_Z80|u0|DO~16, zx01xr, 1
instance = comp, \c_Z80|u0|DO~17\, c_Z80|u0|DO~17, zx01xr, 1
instance = comp, \c_Z80|u0|DO[1]\, c_Z80|u0|DO[1], zx01xr, 1
instance = comp, \c_top|c_modes97|mode_ram~0\, c_top|c_modes97|mode_ram~0, zx01xr, 1
instance = comp, \c_top|c_modes97|mode_ram[1]\, c_top|c_modes97|mode_ram[1], zx01xr, 1
instance = comp, \c_top|c_busses|n_ramcs~3\, c_top|c_busses|n_ramcs~3, zx01xr, 1
instance = comp, \c_top|c_busses|n_ramcs~4\, c_top|c_busses|n_ramcs~4, zx01xr, 1
instance = comp, \c_Z80|u0|DO~13\, c_Z80|u0|DO~13, zx01xr, 1
instance = comp, \c_Z80|u0|DO~14\, c_Z80|u0|DO~14, zx01xr, 1
instance = comp, \c_Z80|u0|DO[6]\, c_Z80|u0|DO[6], zx01xr, 1
instance = comp, \c_top|c_modes97|mode_rom0~0\, c_top|c_modes97|mode_rom0~0, zx01xr, 1
instance = comp, \c_top|c_modes97|mode_rom0\, c_top|c_modes97|mode_rom0, zx01xr, 1
instance = comp, \c_top|c_busses|n_ramcs~0\, c_top|c_busses|n_ramcs~0, zx01xr, 1
instance = comp, \c_top|c_busses|n_ramcs~1\, c_top|c_busses|n_ramcs~1, zx01xr, 1
instance = comp, \c_top|c_busses|n_ramcs~2\, c_top|c_busses|n_ramcs~2, zx01xr, 1
instance = comp, \c_top|c_busses|n_ramcs~5\, c_top|c_busses|n_ramcs~5, zx01xr, 1
instance = comp, \c_ROM81|altsyncram_component|auto_generated|address_reg_a[0]\, c_ROM81|altsyncram_component|auto_generated|address_reg_a[0], zx01xr, 1
instance = comp, \c_top|c_video81|line_cnt[0]~8\, c_top|c_video81|line_cnt[0]~8, zx01xr, 1
instance = comp, \~GND\, ~GND, zx01xr, 1
instance = comp, \c_top|c_io81|vsync~0\, c_top|c_io81|vsync~0, zx01xr, 1
instance = comp, \c_top|c_io81|iowr\, c_top|c_io81|iowr, zx01xr, 1
instance = comp, \c_top|c_io81|vsync\, c_top|c_io81|vsync, zx01xr, 1
instance = comp, \c_top|c_io81|vsync~clkctrl\, c_top|c_io81|vsync~clkctrl, zx01xr, 1
instance = comp, \c_top|c_video81|line_cnt[4]~16\, c_top|c_video81|line_cnt[4]~16, zx01xr, 1
instance = comp, \c_top|c_video81|line_cnt[4]\, c_top|c_video81|line_cnt[4], zx01xr, 1
instance = comp, \c_top|c_video81|line_cnt[3]~14\, c_top|c_video81|line_cnt[3]~14, zx01xr, 1
instance = comp, \c_top|c_video81|line_cnt[3]\, c_top|c_video81|line_cnt[3], zx01xr, 1
instance = comp, \c_top|c_video81|line_cnt[7]~22\, c_top|c_video81|line_cnt[7]~22, zx01xr, 1
instance = comp, \c_top|c_video81|line_cnt[6]~20\, c_top|c_video81|line_cnt[6]~20, zx01xr, 1
instance = comp, \c_top|c_video81|line_cnt[6]\, c_top|c_video81|line_cnt[6], zx01xr, 1
instance = comp, \c_top|c_video81|LessThan1~0\, c_top|c_video81|LessThan1~0, zx01xr, 1
instance = comp, \c_top|c_video81|line_cnt[7]~23\, c_top|c_video81|line_cnt[7]~23, zx01xr, 1
instance = comp, \c_top|c_video81|line_cnt[0]\, c_top|c_video81|line_cnt[0], zx01xr, 1
instance = comp, \c_top|c_video81|line_cnt[2]~12\, c_top|c_video81|line_cnt[2]~12, zx01xr, 1
instance = comp, \c_top|c_video81|line_cnt[2]\, c_top|c_video81|line_cnt[2], zx01xr, 1
instance = comp, \c_top|c_video81|line_cnt[5]~18\, c_top|c_video81|line_cnt[5]~18, zx01xr, 1
instance = comp, \c_top|c_video81|line_cnt[5]\, c_top|c_video81|line_cnt[5], zx01xr, 1
instance = comp, \c_top|c_video81|line_cnt[7]~24\, c_top|c_video81|line_cnt[7]~24, zx01xr, 1
instance = comp, \c_top|c_video81|line_cnt[7]\, c_top|c_video81|line_cnt[7], zx01xr, 1
instance = comp, \c_top|c_video81|hsync2\, c_top|c_video81|hsync2, zx01xr, 1
instance = comp, \c_top|c_video81|row_count[0]~0\, c_top|c_video81|row_count[0]~0, zx01xr, 1
instance = comp, \c_top|c_video81|row_count[0]\, c_top|c_video81|row_count[0], zx01xr, 1
instance = comp, \c_Z80|u0|DO~20\, c_Z80|u0|DO~20, zx01xr, 1
instance = comp, \c_Z80|u0|DO~21\, c_Z80|u0|DO~21, zx01xr, 1
instance = comp, \c_Z80|u0|DO[2]\, c_Z80|u0|DO[2], zx01xr, 1
instance = comp, \c_top|c_modes97|mode_chr13\, c_top|c_modes97|mode_chr13, zx01xr, 1
instance = comp, \c_top|c_video81|video_mem~0\, c_top|c_video81|video_mem~0, zx01xr, 1
instance = comp, \c_top|c_busses|a_mem_l[0]~0\, c_top|c_busses|a_mem_l[0]~0, zx01xr, 1
instance = comp, \c_top|c_video81|process_2~0\, c_top|c_video81|process_2~0, zx01xr, 1
instance = comp, \c_top|c_video81|row_count[1]~1\, c_top|c_video81|row_count[1]~1, zx01xr, 1
instance = comp, \c_top|c_video81|row_count[1]\, c_top|c_video81|row_count[1], zx01xr, 1
instance = comp, \c_top|c_video81|process_0~0\, c_top|c_video81|process_0~0, zx01xr, 1
instance = comp, \c_top|c_busses|a_mem_l[1]~1\, c_top|c_busses|a_mem_l[1]~1, zx01xr, 1
instance = comp, \c_Z80|u0|A~54\, c_Z80|u0|A~54, zx01xr, 1
instance = comp, \c_Z80|u0|A~52\, c_Z80|u0|A~52, zx01xr, 1
instance = comp, \c_Z80|u0|A~53\, c_Z80|u0|A~53, zx01xr, 1
instance = comp, \c_Z80|u0|A~55\, c_Z80|u0|A~55, zx01xr, 1
instance = comp, \c_Z80|u0|A[2]\, c_Z80|u0|A[2], zx01xr, 1
instance = comp, \c_top|c_video81|row_count[2]~2\, c_top|c_video81|row_count[2]~2, zx01xr, 1
instance = comp, \c_top|c_video81|row_count[2]\, c_top|c_video81|row_count[2], zx01xr, 1
instance = comp, \c_top|c_busses|a_mem_l[2]~2\, c_top|c_busses|a_mem_l[2]~2, zx01xr, 1
instance = comp, \d_mem_i[6]~0\, d_mem_i[6]~0, zx01xr, 1
instance = comp, \c_top|c_video81|process_1~2\, c_top|c_video81|process_1~2, zx01xr, 1
instance = comp, \c_top|c_video81|process_1~3\, c_top|c_video81|process_1~3, zx01xr, 1
instance = comp, \c_top|c_video81|chr_addr[5]\, c_top|c_video81|chr_addr[5], zx01xr, 1
instance = comp, \c_top|c_busses|a_mem_l[8]~8\, c_top|c_busses|a_mem_l[8]~8, zx01xr, 1
instance = comp, \c_ROM81|altsyncram_component|auto_generated|ram_block1a4\, c_ROM81|altsyncram_component|auto_generated|ram_block1a4, zx01xr, 1
instance = comp, \c_ROM81|altsyncram_component|auto_generated|ram_block1a12\, c_ROM81|altsyncram_component|auto_generated|ram_block1a12, zx01xr, 1
instance = comp, \d_mem_i[4]~11\, d_mem_i[4]~11, zx01xr, 1
instance = comp, \d_mem_i[4]~12\, d_mem_i[4]~12, zx01xr, 1
instance = comp, \c_top|c_video81|chr_addr[4]\, c_top|c_video81|chr_addr[4], zx01xr, 1
instance = comp, \c_top|c_busses|a_mem_l[7]~7\, c_top|c_busses|a_mem_l[7]~7, zx01xr, 1
instance = comp, \c_ROM81|altsyncram_component|auto_generated|ram_block1a3\, c_ROM81|altsyncram_component|auto_generated|ram_block1a3, zx01xr, 1
instance = comp, \c_ROM81|altsyncram_component|auto_generated|ram_block1a11\, c_ROM81|altsyncram_component|auto_generated|ram_block1a11, zx01xr, 1
instance = comp, \d_mem_i[3]~9\, d_mem_i[3]~9, zx01xr, 1
instance = comp, \d_mem_i[3]~10\, d_mem_i[3]~10, zx01xr, 1
instance = comp, \c_top|c_video81|chr_addr[3]\, c_top|c_video81|chr_addr[3], zx01xr, 1
instance = comp, \c_top|c_busses|a_mem_l[6]~6\, c_top|c_busses|a_mem_l[6]~6, zx01xr, 1
instance = comp, \c_ROM81|altsyncram_component|auto_generated|ram_block1a2\, c_ROM81|altsyncram_component|auto_generated|ram_block1a2, zx01xr, 1
instance = comp, \d_mem_i[2]~7\, d_mem_i[2]~7, zx01xr, 1
instance = comp, \d_mem_i[2]~8\, d_mem_i[2]~8, zx01xr, 1
instance = comp, \c_top|c_video81|chr_addr[2]\, c_top|c_video81|chr_addr[2], zx01xr, 1
instance = comp, \c_top|c_busses|a_mem_l[5]~5\, c_top|c_busses|a_mem_l[5]~5, zx01xr, 1
instance = comp, \c_ROM81|altsyncram_component|auto_generated|ram_block1a1\, c_ROM81|altsyncram_component|auto_generated|ram_block1a1, zx01xr, 1
instance = comp, \c_ROM81|altsyncram_component|auto_generated|ram_block1a9\, c_ROM81|altsyncram_component|auto_generated|ram_block1a9, zx01xr, 1
instance = comp, \d_mem_i[1]~5\, d_mem_i[1]~5, zx01xr, 1
instance = comp, \d_mem_i[1]~6\, d_mem_i[1]~6, zx01xr, 1
instance = comp, \c_top|c_video81|chr_addr[1]\, c_top|c_video81|chr_addr[1], zx01xr, 1
instance = comp, \c_Z80|u0|A~62\, c_Z80|u0|A~62, zx01xr, 1
instance = comp, \c_Z80|u0|A~60\, c_Z80|u0|A~60, zx01xr, 1
instance = comp, \c_Z80|u0|A~61\, c_Z80|u0|A~61, zx01xr, 1
instance = comp, \c_Z80|u0|A~63\, c_Z80|u0|A~63, zx01xr, 1
instance = comp, \c_Z80|u0|A[4]\, c_Z80|u0|A[4], zx01xr, 1
instance = comp, \c_top|c_busses|a_mem_l[4]~4\, c_top|c_busses|a_mem_l[4]~4, zx01xr, 1
instance = comp, \c_ROM81|altsyncram_component|auto_generated|ram_block1a0\, c_ROM81|altsyncram_component|auto_generated|ram_block1a0, zx01xr, 1
instance = comp, \c_ROM81|altsyncram_component|auto_generated|ram_block1a8\, c_ROM81|altsyncram_component|auto_generated|ram_block1a8, zx01xr, 1
instance = comp, \d_mem_i[0]~3\, d_mem_i[0]~3, zx01xr, 1
instance = comp, \d_mem_i[0]~4\, d_mem_i[0]~4, zx01xr, 1
instance = comp, \c_top|c_video81|chr_addr[0]\, c_top|c_video81|chr_addr[0], zx01xr, 1
instance = comp, \c_Z80|u0|ACC[3]~_wirecell\, c_Z80|u0|ACC[3]~_wirecell, zx01xr, 1
instance = comp, \c_Z80|u0|R[3]\, c_Z80|u0|R[3], zx01xr, 1
instance = comp, \c_Z80|u0|A~58\, c_Z80|u0|A~58, zx01xr, 1
instance = comp, \c_Z80|u0|A~59\, c_Z80|u0|A~59, zx01xr, 1
instance = comp, \c_Z80|u0|A[3]\, c_Z80|u0|A[3], zx01xr, 1
instance = comp, \c_top|c_busses|a_mem_l[3]~3\, c_top|c_busses|a_mem_l[3]~3, zx01xr, 1
instance = comp, \c_ROM81|altsyncram_component|auto_generated|ram_block1a5\, c_ROM81|altsyncram_component|auto_generated|ram_block1a5, zx01xr, 1
instance = comp, \c_ROM81|altsyncram_component|auto_generated|ram_block1a13\, c_ROM81|altsyncram_component|auto_generated|ram_block1a13, zx01xr, 1
instance = comp, \d_mem_i[5]~13\, d_mem_i[5]~13, zx01xr, 1
instance = comp, \d_mem_i[5]~14\, d_mem_i[5]~14, zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[5]~12\, c_top|c_busses|d_cpu_o[5]~12, zx01xr, 1
instance = comp, \c_Z80|u0|IR~7\, c_Z80|u0|IR~7, zx01xr, 1
instance = comp, \c_Z80|u0|IR[5]\, c_Z80|u0|IR[5], zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux298~1\, c_Z80|u0|mcode|Mux298~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux295~3\, c_Z80|u0|mcode|Mux295~3, zx01xr, 1
instance = comp, \c_Z80|u0|process_0~16\, c_Z80|u0|process_0~16, zx01xr, 1
instance = comp, \c_Z80|u0|IntE_FF1~4\, c_Z80|u0|IntE_FF1~4, zx01xr, 1
instance = comp, \c_Z80|u0|IntE_FF1\, c_Z80|u0|IntE_FF1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux290~1\, c_Z80|u0|mcode|Mux290~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux290~2\, c_Z80|u0|mcode|Mux290~2, zx01xr, 1
instance = comp, \c_Z80|u0|process_7~2\, c_Z80|u0|process_7~2, zx01xr, 1
instance = comp, \c_Z80|u0|IntE_FF2~1\, c_Z80|u0|IntE_FF2~1, zx01xr, 1
instance = comp, \c_Z80|u0|IntE_FF2\, c_Z80|u0|IntE_FF2, zx01xr, 1
instance = comp, \c_Z80|u0|Fp[2]\, c_Z80|u0|Fp[2], zx01xr, 1
instance = comp, \c_Z80|u0|F~32\, c_Z80|u0|F~32, zx01xr, 1
instance = comp, \c_Z80|u0|F~33\, c_Z80|u0|F~33, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux28~7\, c_Z80|u0|alu|Mux28~7, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux24~2\, c_Z80|u0|alu|Mux24~2, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux24~3\, c_Z80|u0|alu|Mux24~3, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux24~0\, c_Z80|u0|alu|Mux24~0, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux24~4\, c_Z80|u0|alu|Mux24~4, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux28~5\, c_Z80|u0|alu|Mux28~5, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux28~6\, c_Z80|u0|alu|Mux28~6, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux28~8\, c_Z80|u0|alu|Mux28~8, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~246\, c_Z80|u0|alu|Q_t~246, zx01xr, 1
instance = comp, \c_Z80|u0|alu|F_Out~3\, c_Z80|u0|alu|F_Out~3, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux28~3\, c_Z80|u0|alu|Mux28~3, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~247\, c_Z80|u0|alu|Q_t~247, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Q_t~248\, c_Z80|u0|alu|Q_t~248, zx01xr, 1
instance = comp, \c_Z80|u0|alu|F_Out~2\, c_Z80|u0|alu|F_Out~2, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux28~4\, c_Z80|u0|alu|Mux28~4, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux28~9\, c_Z80|u0|alu|Mux28~9, zx01xr, 1
instance = comp, \c_Z80|u0|F~34\, c_Z80|u0|F~34, zx01xr, 1
instance = comp, \c_Z80|u0|F~30\, c_Z80|u0|F~30, zx01xr, 1
instance = comp, \c_Z80|u0|F~35\, c_Z80|u0|F~35, zx01xr, 1
instance = comp, \c_Z80|u0|F~36\, c_Z80|u0|F~36, zx01xr, 1
instance = comp, \c_Z80|u0|F~38\, c_Z80|u0|F~38, zx01xr, 1
instance = comp, \c_Z80|u0|F[2]\, c_Z80|u0|F[2], zx01xr, 1
instance = comp, \c_Z80|u0|No_BTR~1\, c_Z80|u0|No_BTR~1, zx01xr, 1
instance = comp, \c_Z80|u0|No_BTR~2\, c_Z80|u0|No_BTR~2, zx01xr, 1
instance = comp, \c_Z80|u0|No_BTR\, c_Z80|u0|No_BTR, zx01xr, 1
instance = comp, \c_Z80|u0|process_7~0\, c_Z80|u0|process_7~0, zx01xr, 1
instance = comp, \c_Z80|u0|process_7~1\, c_Z80|u0|process_7~1, zx01xr, 1
instance = comp, \c_Z80|u0|MCycle~4\, c_Z80|u0|MCycle~4, zx01xr, 1
instance = comp, \c_Z80|u0|MCycle~5\, c_Z80|u0|MCycle~5, zx01xr, 1
instance = comp, \c_Z80|u0|MCycle[2]~8\, c_Z80|u0|MCycle[2]~8, zx01xr, 1
instance = comp, \c_Z80|u0|MCycle[1]\, c_Z80|u0|MCycle[1], zx01xr, 1
instance = comp, \c_Z80|u0|NextIs_XY_Fetch~4\, c_Z80|u0|NextIs_XY_Fetch~4, zx01xr, 1
instance = comp, \c_Z80|u0|NextIs_XY_Fetch~2\, c_Z80|u0|NextIs_XY_Fetch~2, zx01xr, 1
instance = comp, \c_Z80|u0|MCycle~7\, c_Z80|u0|MCycle~7, zx01xr, 1
instance = comp, \c_Z80|u0|MCycle[0]\, c_Z80|u0|MCycle[0], zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux146~0\, c_Z80|u0|mcode|Mux146~0, zx01xr, 1
instance = comp, \c_Z80|u0|M1_n~0\, c_Z80|u0|M1_n~0, zx01xr, 1
instance = comp, \c_Z80|u0|M1_n~1\, c_Z80|u0|M1_n~1, zx01xr, 1
instance = comp, \c_Z80|u0|M1_n\, c_Z80|u0|M1_n, zx01xr, 1
instance = comp, \c_top|c_video81|process_0~1\, c_top|c_video81|process_0~1, zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[1]~27\, c_top|c_busses|d_cpu_o[1]~27, zx01xr, 1
instance = comp, \c_top|c_busses|d_cpu_o[1]~28\, c_top|c_busses|d_cpu_o[1]~28, zx01xr, 1
instance = comp, \c_Z80|DI_Reg[1]\, c_Z80|DI_Reg[1], zx01xr, 1
instance = comp, \c_Z80|u0|A~48\, c_Z80|u0|A~48, zx01xr, 1
instance = comp, \c_Z80|u0|A~49\, c_Z80|u0|A~49, zx01xr, 1
instance = comp, \c_Z80|u0|ACC[1]~_wirecell\, c_Z80|u0|ACC[1]~_wirecell, zx01xr, 1
instance = comp, \c_Z80|u0|R[1]\, c_Z80|u0|R[1], zx01xr, 1
instance = comp, \c_Z80|u0|A~50\, c_Z80|u0|A~50, zx01xr, 1
instance = comp, \c_Z80|u0|A~51\, c_Z80|u0|A~51, zx01xr, 1
instance = comp, \c_Z80|u0|A[1]\, c_Z80|u0|A[1], zx01xr, 1
instance = comp, \c_top|c_io81|i_nmi_enable~0\, c_top|c_io81|i_nmi_enable~0, zx01xr, 1
instance = comp, \c_top|c_io81|i_nmi_enable\, c_top|c_io81|i_nmi_enable, zx01xr, 1
instance = comp, \c_top|c_video81|nmi_out\, c_top|c_video81|nmi_out, zx01xr, 1
instance = comp, \c_Z80|u0|OldNMI_n\, c_Z80|u0|OldNMI_n, zx01xr, 1
instance = comp, \c_Z80|u0|NMI_s~0\, c_Z80|u0|NMI_s~0, zx01xr, 1
instance = comp, \c_Z80|u0|NMI_s\, c_Z80|u0|NMI_s, zx01xr, 1
instance = comp, \c_Z80|u0|IntCycle~6\, c_Z80|u0|IntCycle~6, zx01xr, 1
instance = comp, \c_Z80|u0|IntCycle\, c_Z80|u0|IntCycle, zx01xr, 1
instance = comp, \c_Z80|u0|IR[1]~0\, c_Z80|u0|IR[1]~0, zx01xr, 1
instance = comp, \c_Z80|u0|IR[1]~1\, c_Z80|u0|IR[1]~1, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|IMode[0]~5\, c_Z80|u0|mcode|IMode[0]~5, zx01xr, 1
instance = comp, \c_Z80|u0|IStatus[0]\, c_Z80|u0|IStatus[0], zx01xr, 1
instance = comp, \c_Z80|u0|IR~2\, c_Z80|u0|IR~2, zx01xr, 1
instance = comp, \c_Z80|u0|IR~8\, c_Z80|u0|IR~8, zx01xr, 1
instance = comp, \c_Z80|u0|IR[0]\, c_Z80|u0|IR[0], zx01xr, 1
instance = comp, \c_Z80|u0|Equal4~1\, c_Z80|u0|Equal4~1, zx01xr, 1
instance = comp, \c_Z80|u0|Pre_XY_F_M~0\, c_Z80|u0|Pre_XY_F_M~0, zx01xr, 1
instance = comp, \c_Z80|u0|Pre_XY_F_M[2]~1\, c_Z80|u0|Pre_XY_F_M[2]~1, zx01xr, 1
instance = comp, \c_Z80|u0|Pre_XY_F_M[2]\, c_Z80|u0|Pre_XY_F_M[2], zx01xr, 1
instance = comp, \c_Z80|u0|Pre_XY_F_M~2\, c_Z80|u0|Pre_XY_F_M~2, zx01xr, 1
instance = comp, \c_Z80|u0|Pre_XY_F_M[1]\, c_Z80|u0|Pre_XY_F_M[1], zx01xr, 1
instance = comp, \c_Z80|u0|Pre_XY_F_M~3\, c_Z80|u0|Pre_XY_F_M~3, zx01xr, 1
instance = comp, \c_Z80|u0|Pre_XY_F_M[0]\, c_Z80|u0|Pre_XY_F_M[0], zx01xr, 1
instance = comp, \c_Z80|u0|Add10~0\, c_Z80|u0|Add10~0, zx01xr, 1
instance = comp, \c_Z80|u0|MCycle~2\, c_Z80|u0|MCycle~2, zx01xr, 1
instance = comp, \c_Z80|u0|MCycle~3\, c_Z80|u0|MCycle~3, zx01xr, 1
instance = comp, \c_Z80|u0|MCycle[2]\, c_Z80|u0|MCycle[2], zx01xr, 1
instance = comp, \c_Z80|u0|process_0~9\, c_Z80|u0|process_0~9, zx01xr, 1
instance = comp, \c_Z80|u0|ISet[0]~3\, c_Z80|u0|ISet[0]~3, zx01xr, 1
instance = comp, \c_Z80|u0|ISet[0]~4\, c_Z80|u0|ISet[0]~4, zx01xr, 1
instance = comp, \c_Z80|u0|ISet[0]~6\, c_Z80|u0|ISet[0]~6, zx01xr, 1
instance = comp, \c_Z80|u0|ISet[0]~7\, c_Z80|u0|ISet[0]~7, zx01xr, 1
instance = comp, \c_Z80|u0|ISet[0]\, c_Z80|u0|ISet[0], zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux258~2\, c_Z80|u0|mcode|Mux258~2, zx01xr, 1
instance = comp, \c_Z80|u0|mcode|Mux249~0\, c_Z80|u0|mcode|Mux249~0, zx01xr, 1
instance = comp, \c_Z80|u0|Save_Mux[0]~3\, c_Z80|u0|Save_Mux[0]~3, zx01xr, 1
instance = comp, \c_Z80|u0|Save_Mux[0]~20\, c_Z80|u0|Save_Mux[0]~20, zx01xr, 1
instance = comp, \c_Z80|u0|alu|Mux22~1\, c_Z80|u0|alu|Mux22~1, zx01xr, 1
instance = comp, \c_Z80|u0|Save_Mux[0]~18\, c_Z80|u0|Save_Mux[0]~18, zx01xr, 1
instance = comp, \c_Z80|u0|Save_Mux[0]~19\, c_Z80|u0|Save_Mux[0]~19, zx01xr, 1
instance = comp, \c_Z80|u0|Save_Mux[0]~21\, c_Z80|u0|Save_Mux[0]~21, zx01xr, 1
instance = comp, \c_Z80|u0|Save_Mux[0]~22\, c_Z80|u0|Save_Mux[0]~22, zx01xr, 1
instance = comp, \c_Z80|u0|DO[0]~1\, c_Z80|u0|DO[0]~1, zx01xr, 1
instance = comp, \c_Z80|u0|DO~18\, c_Z80|u0|DO~18, zx01xr, 1
instance = comp, \c_Z80|u0|DO~19\, c_Z80|u0|DO~19, zx01xr, 1
instance = comp, \c_Z80|u0|DO[0]\, c_Z80|u0|DO[0], zx01xr, 1
instance = comp, \c_Z80|u0|DO~26\, c_Z80|u0|DO~26, zx01xr, 1
instance = comp, \c_Z80|u0|DO~27\, c_Z80|u0|DO~27, zx01xr, 1
instance = comp, \c_Z80|u0|DO[3]\, c_Z80|u0|DO[3], zx01xr, 1
instance = comp, \c_Z80|u0|DO~22\, c_Z80|u0|DO~22, zx01xr, 1
instance = comp, \c_Z80|u0|DO~23\, c_Z80|u0|DO~23, zx01xr, 1
instance = comp, \c_Z80|u0|DO[4]\, c_Z80|u0|DO[4], zx01xr, 1
instance = comp, \c_Z80|u0|DO~25\, c_Z80|u0|DO~25, zx01xr, 1
instance = comp, \c_Z80|u0|DO[5]\, c_Z80|u0|DO[5], zx01xr, 1
instance = comp, \c_top|c_video81|n_sync~0\, c_top|c_video81|n_sync~0, zx01xr, 1
instance = comp, \c_top|c_modes97|mode_romp~0\, c_top|c_modes97|mode_romp~0, zx01xr, 1
instance = comp, \c_top|c_modes97|mode_romp[0]\, c_top|c_modes97|mode_romp[0], zx01xr, 1
instance = comp, \c_top|c_busses|a_mem_h[13]~1\, c_top|c_busses|a_mem_h[13]~1, zx01xr, 1
instance = comp, \c_top|c_busses|a_mem_h[14]~2\, c_top|c_busses|a_mem_h[14]~2, zx01xr, 1
instance = comp, \c_top|c_busses|a_mem_h[14]~3\, c_top|c_busses|a_mem_h[14]~3, zx01xr, 1
instance = comp, \clk50~I\, clk50, zx01xr, 1
instance = comp, \clk50~clkctrl\, clk50~clkctrl, zx01xr, 1
instance = comp, \div50~1\, div50~1, zx01xr, 1
instance = comp, \div50[1]\, div50[1], zx01xr, 1
instance = comp, \div50~2\, div50~2, zx01xr, 1
instance = comp, \div50[0]\, div50[0], zx01xr, 1
instance = comp, \div50~0\, div50~0, zx01xr, 1
instance = comp, \div50[1]~_wirecell\, div50[1]~_wirecell, zx01xr, 1
instance = comp, \div50[2]\, div50[2], zx01xr, 1
instance = comp, \Equal2~1\, Equal2~1, zx01xr, 1
instance = comp, \scan2x|hsync_in_t1\, scan2x|hsync_in_t1, zx01xr, 1
instance = comp, \scan2x|rising_h~1\, scan2x|rising_h~1, zx01xr, 1
instance = comp, \scan2x|ibank~0\, scan2x|ibank~0, zx01xr, 1
instance = comp, \scan2x|ibank\, scan2x|ibank, zx01xr, 1
instance = comp, \Equal2~0\, Equal2~0, zx01xr, 1
instance = comp, \scan2x|hpos_o[0]~9\, scan2x|hpos_o[0]~9, zx01xr, 1
instance = comp, \scan2x|hpos_o[1]~11\, scan2x|hpos_o[1]~11, zx01xr, 1
instance = comp, \scan2x|hpos_o[2]~13\, scan2x|hpos_o[2]~13, zx01xr, 1
instance = comp, \scan2x|hpos_o[2]\, scan2x|hpos_o[2], zx01xr, 1
instance = comp, \scan2x|hpos_o[3]~15\, scan2x|hpos_o[3]~15, zx01xr, 1
instance = comp, \scan2x|hpos_o[4]~17\, scan2x|hpos_o[4]~17, zx01xr, 1
instance = comp, \scan2x|hpos_o[4]\, scan2x|hpos_o[4], zx01xr, 1
instance = comp, \scan2x|hpos_o[1]\, scan2x|hpos_o[1], zx01xr, 1
instance = comp, \scan2x|Equal0~1\, scan2x|Equal0~1, zx01xr, 1
instance = comp, \scan2x|ohs\, scan2x|ohs, zx01xr, 1
instance = comp, \scan2x|ohs_t1\, scan2x|ohs_t1, zx01xr, 1
instance = comp, \scan2x|rising_h~0\, scan2x|rising_h~0, zx01xr, 1
instance = comp, \scan2x|p_output_timing~0\, scan2x|p_output_timing~0, zx01xr, 1
instance = comp, \scan2x|hpos_o[0]\, scan2x|hpos_o[0], zx01xr, 1
instance = comp, \scan2x|hpos_o[3]\, scan2x|hpos_o[3], zx01xr, 1
instance = comp, \scan2x|hpos_o[5]~19\, scan2x|hpos_o[5]~19, zx01xr, 1
instance = comp, \scan2x|hpos_o[5]\, scan2x|hpos_o[5], zx01xr, 1
instance = comp, \scan2x|hpos_o[6]~21\, scan2x|hpos_o[6]~21, zx01xr, 1
instance = comp, \scan2x|hpos_o[6]\, scan2x|hpos_o[6], zx01xr, 1
instance = comp, \scan2x|hpos_o[7]~23\, scan2x|hpos_o[7]~23, zx01xr, 1
instance = comp, \scan2x|hpos_o[7]\, scan2x|hpos_o[7], zx01xr, 1
instance = comp, \scan2x|hpos_o[8]~25\, scan2x|hpos_o[8]~25, zx01xr, 1
instance = comp, \scan2x|hpos_o[8]\, scan2x|hpos_o[8], zx01xr, 1
instance = comp, \c_ROM81|altsyncram_component|auto_generated|ram_block1a7\, c_ROM81|altsyncram_component|auto_generated|ram_block1a7, zx01xr, 1
instance = comp, \d_mem_i[7]~15\, d_mem_i[7]~15, zx01xr, 1
instance = comp, \d_mem_i[7]~16\, d_mem_i[7]~16, zx01xr, 1
instance = comp, \c_top|c_video81|chr_inv\, c_top|c_video81|chr_inv, zx01xr, 1
instance = comp, \c_top|c_video81|process_0~2\, c_top|c_video81|process_0~2, zx01xr, 1
instance = comp, \c_top|c_video81|video_read\, c_top|c_video81|video_read, zx01xr, 1
instance = comp, \c_top|c_video81|video_pixel~0\, c_top|c_video81|video_pixel~0, zx01xr, 1
instance = comp, \c_top|c_video81|video_pixel[7]\, c_top|c_video81|video_pixel[7], zx01xr, 1
instance = comp, \c_top|c_modes97|mode_v_inv~0\, c_top|c_modes97|mode_v_inv~0, zx01xr, 1
instance = comp, \v_inv~_wirecell\, v_inv~_wirecell, zx01xr, 1
instance = comp, \c_top|c_modes97|mode_v_inv\, c_top|c_modes97|mode_v_inv, zx01xr, 1
instance = comp, \pixel~0\, pixel~0, zx01xr, 1
instance = comp, \scan2x|hpos_i[0]~9\, scan2x|hpos_i[0]~9, zx01xr, 1
instance = comp, \scan2x|hpos_i[0]\, scan2x|hpos_i[0], zx01xr, 1
instance = comp, \scan2x|hpos_i[1]~11\, scan2x|hpos_i[1]~11, zx01xr, 1
instance = comp, \scan2x|hpos_i[1]\, scan2x|hpos_i[1], zx01xr, 1
instance = comp, \scan2x|hpos_i[2]~13\, scan2x|hpos_i[2]~13, zx01xr, 1
instance = comp, \scan2x|hpos_i[2]\, scan2x|hpos_i[2], zx01xr, 1
instance = comp, \scan2x|hpos_i[3]~15\, scan2x|hpos_i[3]~15, zx01xr, 1
instance = comp, \scan2x|hpos_i[3]\, scan2x|hpos_i[3], zx01xr, 1
instance = comp, \scan2x|hpos_i[4]~17\, scan2x|hpos_i[4]~17, zx01xr, 1
instance = comp, \scan2x|hpos_i[4]\, scan2x|hpos_i[4], zx01xr, 1
instance = comp, \scan2x|hpos_i[5]~19\, scan2x|hpos_i[5]~19, zx01xr, 1
instance = comp, \scan2x|hpos_i[5]\, scan2x|hpos_i[5], zx01xr, 1
instance = comp, \scan2x|hpos_i[6]~21\, scan2x|hpos_i[6]~21, zx01xr, 1
instance = comp, \scan2x|hpos_i[6]\, scan2x|hpos_i[6], zx01xr, 1
instance = comp, \scan2x|hpos_i[7]~23\, scan2x|hpos_i[7]~23, zx01xr, 1
instance = comp, \scan2x|hpos_i[7]\, scan2x|hpos_i[7], zx01xr, 1
instance = comp, \scan2x|hpos_i[8]~25\, scan2x|hpos_i[8]~25, zx01xr, 1
instance = comp, \scan2x|hpos_i[8]\, scan2x|hpos_i[8], zx01xr, 1
instance = comp, \scan2x|ovs\, scan2x|ovs, zx01xr, 1
instance = comp, \scan2x|p_output_timing~1\, scan2x|p_output_timing~1, zx01xr, 1
instance = comp, \scan2x|obank~4\, scan2x|obank~4, zx01xr, 1
instance = comp, \scan2x|obank\, scan2x|obank, zx01xr, 1
instance = comp, \scan2x|obank_t1~feeder\, scan2x|obank_t1~feeder, zx01xr, 1
instance = comp, \scan2x|obank_t1\, scan2x|obank_t1, zx01xr, 1
instance = comp, \scan2x|O_R~0\, scan2x|O_R~0, zx01xr, 1
instance = comp, \scan2x|O_R[0]\, scan2x|O_R[0], zx01xr, 1
instance = comp, \scan2x|O_G~0\, scan2x|O_G~0, zx01xr, 1
instance = comp, \scan2x|O_G[0]\, scan2x|O_G[0], zx01xr, 1
instance = comp, \scan2x|O_B~0\, scan2x|O_B~0, zx01xr, 1
instance = comp, \scan2x|O_B[0]\, scan2x|O_B[0], zx01xr, 1
instance = comp, \scan2x|LessThan0~0\, scan2x|LessThan0~0, zx01xr, 1
instance = comp, \scan2x|O_HSYNC\, scan2x|O_HSYNC, zx01xr, 1
instance = comp, \scan2x|vs_cnt~3\, scan2x|vs_cnt~3, zx01xr, 1
instance = comp, \scan2x|vs_cnt[0]~4\, scan2x|vs_cnt[0]~4, zx01xr, 1
instance = comp, \scan2x|vs_cnt[0]\, scan2x|vs_cnt[0], zx01xr, 1
instance = comp, \scan2x|vs_cnt~5\, scan2x|vs_cnt~5, zx01xr, 1
instance = comp, \scan2x|vs_cnt[1]\, scan2x|vs_cnt[1], zx01xr, 1
instance = comp, \scan2x|vs_cnt~2\, scan2x|vs_cnt~2, zx01xr, 1
instance = comp, \scan2x|vs_cnt~6\, scan2x|vs_cnt~6, zx01xr, 1
instance = comp, \scan2x|vs_cnt[2]\, scan2x|vs_cnt[2], zx01xr, 1
instance = comp, \scan2x|O_VSYNC~0\, scan2x|O_VSYNC~0, zx01xr, 1
instance = comp, \scan2x|O_VSYNC\, scan2x|O_VSYNC, zx01xr, 1
instance = comp, \tape_out~I\, tape_out, zx01xr, 1
instance = comp, \oe_n~I\, oe_n, zx01xr, 1
instance = comp, \we_n~I\, we_n, zx01xr, 1
instance = comp, \ramcs_n~I\, ramcs_n, zx01xr, 1
instance = comp, \a[0]~I\, a[0], zx01xr, 1
instance = comp, \a[1]~I\, a[1], zx01xr, 1
instance = comp, \a[2]~I\, a[2], zx01xr, 1
instance = comp, \a[3]~I\, a[3], zx01xr, 1
instance = comp, \a[4]~I\, a[4], zx01xr, 1
instance = comp, \a[5]~I\, a[5], zx01xr, 1
instance = comp, \a[6]~I\, a[6], zx01xr, 1
instance = comp, \a[7]~I\, a[7], zx01xr, 1
instance = comp, \a[8]~I\, a[8], zx01xr, 1
instance = comp, \a[9]~I\, a[9], zx01xr, 1
instance = comp, \a[10]~I\, a[10], zx01xr, 1
instance = comp, \a[11]~I\, a[11], zx01xr, 1
instance = comp, \a[12]~I\, a[12], zx01xr, 1
instance = comp, \a[13]~I\, a[13], zx01xr, 1
instance = comp, \a[14]~I\, a[14], zx01xr, 1
instance = comp, \vgaR~I\, vgaR, zx01xr, 1
instance = comp, \vgaG~I\, vgaG, zx01xr, 1
instance = comp, \vgaB~I\, vgaB, zx01xr, 1
instance = comp, \vgaHS~I\, vgaHS, zx01xr, 1
instance = comp, \vgaVS~I\, vgaVS, zx01xr, 1
