; MinZ generated code
; Generated: 2025-08-03 15:05:44


; Code section
    ORG $8000

; Using hierarchical register allocation (physical → shadow → memory)

; Function: ......examples.test_range_comprehensive.matrix_sum
_examples_test_range_comprehensive_matrix_sum:
; TRUE SMC function with immediate anchors
rows_immOP:
    LD A, 0        ; rows anchor (will be patched)
rows_imm0 EQU rows_immOP+1
    ; Initialize loop variable r
    ; for_loop_1:
for_loop_1:
    ; Check r < end
    LD D, H
    LD E, L
    EX DE, HL
    OR A      ; Clear carry
    SBC HL, DE
    JP M, .L1
    LD HL, 0
    JP .L2
.L1:
    LD HL, 1
.L2:
    ; jump_if_not r8, for_end_2
    LD A, D
    OR A
    JP Z, for_end_2
cols_immOP:
    LD E, 0        ; cols anchor (will be patched)
cols_imm0 EQU cols_immOP+1
    ; Initialize loop variable c
    ; for_loop_3:
for_loop_3:
    ; Check c < end
    LD D, H
    LD E, L
    EX DE, HL
    OR A      ; Clear carry
    SBC HL, DE
    JP M, .L3
    LD HL, 0
    JP .L4
.L3:
    LD HL, 1
.L4:
    ; jump_if_not r12, for_end_4
    EXX               ; Switch to shadow registers
    LD A, C'         ; From shadow C'
    EXX               ; Switch back to main registers
    OR A
    JP Z, for_end_4
    LD A, (cols_imm0)    ; Reuse from anchor
    EXX               ; Switch to shadow registers
    LD D', A         ; Store to shadow D'
    EXX               ; Switch back to main registers
    ; Increment c
    LD D, H
    LD E, L
    ADD HL, DE
    ; r22 = 1
    LD A, 1
    EXX               ; Switch to shadow registers
    LD E', A         ; Store to shadow E'
    EXX               ; Switch back to main registers
    ; jump for_loop_3
    JP for_loop_3
    ; for_end_4:
for_end_4:
    ; r7++
    INC HL
    ; jump for_loop_1
    JP for_loop_1
    ; for_end_2:
for_end_2:
    ; r24 = load sum
    LD HL, ($F006)
    ; return r24
    RET
; Using hierarchical register allocation (physical → shadow → memory)

; Function: ......examples.test_range_comprehensive.array_process
_examples_test_range_comprehensive_array_process:
; IsSMCDefault=true, IsSMCEnabled=true
; Using absolute addressing for locals (SMC style)
    ; r3 = 10
    LD A, 10
    LD H, A         ; Store to physical register H
    ; Initialize loop variable i
    LD ($F008), HL    ; Virtual register 4 to memory
    ; for_loop_5:
for_loop_5:
    ; Check i < end
    LD HL, ($F008)    ; Virtual register 4 from memory
    LD D, H
    LD E, L
    EX DE, HL
    OR A      ; Clear carry
    SBC HL, DE
    JP M, .L5
    LD HL, 0
    JP .L6
.L5:
    LD HL, 1
.L6:
    ; jump_if_not r5, for_end_6
    EXX               ; Switch to shadow registers
    LD A, D'         ; From shadow D'
    EXX               ; Switch back to main registers
    OR A
    JP Z, for_end_6
    ; Store to array[index] (u8)
    LD HL, ($F016)    ; Virtual register 11 from memory
    PUSH HL
    LD A, ($F010)     ; Virtual register 8 from memory
    POP HL
    LD (HL), A
    ; r4++
    LD HL, ($F008)    ; Virtual register 4 from memory
    INC HL
    LD ($F008), HL    ; Virtual register 4 to memory
    ; jump for_loop_5
    JP for_loop_5
    ; for_end_6:
for_end_6:
    ; r16 = 10
    LD A, 10
    LD B, A         ; Store to physical register B
    ; Initialize loop variable i
    ; for_loop_7:
for_loop_7:
    ; Check i < end
    LD D, H
    LD E, L
    EX DE, HL
    OR A      ; Clear carry
    SBC HL, DE
    JP M, .L7
    LD HL, 0
    JP .L8
.L7:
    LD HL, 1
.L8:
    ; jump_if_not r18, for_end_8
    ; Register 18 already in A
    OR A
    JP Z, for_end_8
    ; Load array element (u8)
    PUSH HL
    LD A, L
    LD E, A
    LD D, 0
    POP HL
    ADD HL, DE
    LD A, (HL)
    ; Register 22 already in A
    ; Increment i
    LD D, H
    LD E, L
    ADD HL, DE
    ; r24 = 1
    LD A, 1
    LD D, A         ; Store to physical register D
    ; jump for_loop_7
    JP for_loop_7
    ; for_end_8:
for_end_8:
    ; r25 = load sum
    LD A, ($F01A)
    LD D, A         ; Store to physical register D
    ; return r25
    RET
; Using hierarchical register allocation (physical → shadow → memory)

; Function: ......examples.test_range_comprehensive.dynamic_range
_examples_test_range_comprehensive_dynamic_range:
; TRUE SMC function with immediate anchors
n_immOP:
    LD A, 0        ; n anchor (will be patched)
n_imm0 EQU n_immOP+1
    EXX               ; Switch to shadow registers
    LD C', A         ; Store to shadow C'
    EXX               ; Switch back to main registers
    ; Initialize loop variable i
    ; for_loop_9:
for_loop_9:
    ; Check i < end
    LD D, H
    LD E, L
    EX DE, HL
    OR A      ; Clear carry
    SBC HL, DE
    JP M, .L9
    LD HL, 0
    JP .L10
.L9:
    LD HL, 1
.L10:
    ; jump_if_not r7, for_end_10
    ; Register 7 already in A
    OR A
    JP Z, for_end_10
    ; r6++
    INC HL
    ; jump for_loop_9
    JP for_loop_9
    ; for_end_10:
for_end_10:
    ; r12 = load result
    LD HL, ($F004)
    ; return r12
    RET
; Using hierarchical register allocation (physical → shadow → memory)

; Function: ......examples.test_range_comprehensive.main
_examples_test_range_comprehensive_main:
; IsSMCDefault=true, IsSMCEnabled=true
; Using absolute addressing for locals (SMC style)
    PUSH BC
    PUSH DE
    ; r4 = call matrix_sum
    ; Call to matrix_sum (args: 2)
    ; Stack-based parameter passing
    LD HL, ($F006)    ; Virtual register 3 from memory
    PUSH HL       ; Argument 1
    LD HL, ($F004)    ; Virtual register 2 from memory
    PUSH HL       ; Argument 0
    ; Found function, UsesTrueSMC=true
    ; TRUE SMC call to ......examples.test_range_comprehensive.matrix_sum
    LD A, ($F004)     ; Virtual register 2 from memory
    LD (rows_imm0), A        ; Patch rows
    LD A, ($F006)     ; Virtual register 3 from memory
    LD (cols_imm0), A        ; Patch cols
    CALL ......examples.test_range_comprehensive.matrix_sum
    ; r6 = call array_process
    ; Call to array_process (args: 0)
    ; Found function, UsesTrueSMC=false
    CALL ......examples.test_range_comprehensive.array_process
    ; r9 = call dynamic_range
    ; Call to dynamic_range (args: 1)
    ; Stack-based parameter passing
    LD HL, ($F010)    ; Virtual register 8 from memory
    PUSH HL       ; Argument 0
    ; Found function, UsesTrueSMC=true
    ; TRUE SMC call to ......examples.test_range_comprehensive.dynamic_range
    LD A, ($F010)     ; Virtual register 8 from memory
    LD (n_imm0), A        ; Patch n
    CALL ......examples.test_range_comprehensive.dynamic_range
    ; r10 = load a
    LD HL, ($F002)
    ; r11 = load b
    LD A, ($F00A)
    LD E, A         ; Store to DE (low byte)
    ; r13 = load c
    LD HL, ($F00E)
    ; r12 = r10 + r11
    LD D, H
    LD E, L
    LD H, D
    LD L, E
    ADD HL, DE
    ; Register 12 already in HL
    ; r14 = r12 + r13
    ; Register 12 already in HL
    LD D, H
    LD E, L
    ADD HL, DE
    LD B, H
    LD C, L
    ; return r14
    LD H, B
    LD L, C
    POP DE
    POP BC
    RET

; TRUE SMC PATCH-TABLE
; Format: DW anchor_addr, DB size, DB param_tag
PATCH_TABLE:
    DW rows_imm0           ; ......examples.test_range_comprehensive.matrix_sum.rows
    DB 1              ; Size in bytes
    DB 0              ; Reserved for param tag
    DW cols_imm0           ; ......examples.test_range_comprehensive.matrix_sum.cols
    DB 1              ; Size in bytes
    DB 0              ; Reserved for param tag
    DW n_imm0           ; ......examples.test_range_comprehensive.dynamic_range.n
    DB 1              ; Size in bytes
    DB 0              ; Reserved for param tag
    DW 0              ; End of table
PATCH_TABLE_END:

; Runtime print helper functions
print_string:
    LD B, (HL)         ; B = length from first byte
    INC HL             ; HL -> string data
    LD A, B            ; Check if length is zero
    OR A
    RET Z              ; Return if empty string
print_loop:
    LD A, (HL)         ; Load character
    RST 16             ; Print character
    INC HL             ; Next character
    DJNZ print_loop    ; Decrement B and loop
    RET

print_u8_decimal:
    LD H, 0            ; HL = A (zero extend)
    LD L, A
    CALL print_u16_decimal
    RET

print_u16_decimal:
    LD BC, -10000
    LD DE, -1000
    CALL print_digit
    LD BC, -1000
    LD DE, -100
    CALL print_digit
    LD BC, -100
    LD DE, -10
    CALL print_digit
    LD BC, -10
    LD DE, -1
    CALL print_digit
    LD A, L
    ADD A, '0'         ; Convert to ASCII
    RST 16             ; Print last digit
    RET

print_digit:
    LD A, '0'-1
print_digit_loop:
    INC A
    ADD HL, BC         ; Subtract power of 10
    JR C, print_digit_loop
    ADD HL, DE         ; Add back one power of 10
    RST 16             ; Print digit
    RET

print_i8_decimal:
    BIT 7, A           ; Check sign bit
    JR Z, print_u8_decimal
    PUSH AF
    LD A, '-'          ; Print minus sign
    RST 16
    POP AF
    NEG                ; Make positive
    JR print_u8_decimal

print_i16_decimal:
    BIT 7, H           ; Check sign bit
    JR Z, print_u16_decimal
    PUSH HL
    LD A, '-'          ; Print minus sign
    RST 16
    POP HL
    LD A, H            ; Negate HL
    CPL
    LD H, A
    LD A, L
    CPL
    LD L, A
    INC HL
    JR print_u16_decimal

print_bool:
    OR A               ; Test if A is zero
    JR NZ, print_true
    LD HL, bool_false_str
    JR print_string
print_true:
    LD HL, bool_true_str
    JR print_string

bool_true_str:
    DB 4, "true"      ; Length + data
bool_false_str:
    DB 5, "false"     ; Length + data


    END main
