
*** Running vivado
    with args -log perceptron_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source perceptron_wrapper.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source perceptron_wrapper.tcl -notrace
Command: synth_design -top perceptron_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7080 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 407.426 ; gain = 100.008
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'perceptron_wrapper' [C:/Users/4r35/Documents/Universita/Semestre2/Digital_Systems/LAB/Modelsim/perceptron/Vivado/Perceptron_zybo/Perceptron_zybo.srcs/sources_1/imports/src/perceptron_wrapper_zybo.vhd:22]
	Parameter Nbit bound to: 80 - type: integer 
INFO: [Synth 8-3491] module 'flip_flop_n_bit' declared at 'C:/Users/4r35/Documents/Universita/Semestre2/Digital_Systems/LAB/Modelsim/perceptron/Vivado/Perceptron_zybo/Perceptron_zybo.srcs/sources_1/imports/src/flip_flop_n_bit.vhd:5' bound to instance 'input_ff' of component 'flip_flop_n_bit' [C:/Users/4r35/Documents/Universita/Semestre2/Digital_Systems/LAB/Modelsim/perceptron/Vivado/Perceptron_zybo/Perceptron_zybo.srcs/sources_1/imports/src/perceptron_wrapper_zybo.vhd:90]
INFO: [Synth 8-638] synthesizing module 'flip_flop_n_bit' [C:/Users/4r35/Documents/Universita/Semestre2/Digital_Systems/LAB/Modelsim/perceptron/Vivado/Perceptron_zybo/Perceptron_zybo.srcs/sources_1/imports/src/flip_flop_n_bit.vhd:16]
	Parameter Nbit bound to: 80 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flip_flop_n_bit' (1#1) [C:/Users/4r35/Documents/Universita/Semestre2/Digital_Systems/LAB/Modelsim/perceptron/Vivado/Perceptron_zybo/Perceptron_zybo.srcs/sources_1/imports/src/flip_flop_n_bit.vhd:16]
INFO: [Synth 8-3491] module 'perceptron' declared at 'C:/Users/4r35/Documents/Universita/Semestre2/Digital_Systems/LAB/Modelsim/perceptron/Vivado/Perceptron_zybo/Perceptron_zybo.srcs/sources_1/imports/src/perceptron.vhd:5' bound to instance 'my_perceptron' of component 'perceptron' [C:/Users/4r35/Documents/Universita/Semestre2/Digital_Systems/LAB/Modelsim/perceptron/Vivado/Perceptron_zybo/Perceptron_zybo.srcs/sources_1/imports/src/perceptron_wrapper_zybo.vhd:99]
INFO: [Synth 8-638] synthesizing module 'perceptron' [C:/Users/4r35/Documents/Universita/Semestre2/Digital_Systems/LAB/Modelsim/perceptron/Vivado/Perceptron_zybo/Perceptron_zybo.srcs/sources_1/imports/src/perceptron.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'perceptron' (2#1) [C:/Users/4r35/Documents/Universita/Semestre2/Digital_Systems/LAB/Modelsim/perceptron/Vivado/Perceptron_zybo/Perceptron_zybo.srcs/sources_1/imports/src/perceptron.vhd:32]
	Parameter Nbit bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'flip_flop_n_bit' declared at 'C:/Users/4r35/Documents/Universita/Semestre2/Digital_Systems/LAB/Modelsim/perceptron/Vivado/Perceptron_zybo/Perceptron_zybo.srcs/sources_1/imports/src/flip_flop_n_bit.vhd:5' bound to instance 'output_ff' of component 'flip_flop_n_bit' [C:/Users/4r35/Documents/Universita/Semestre2/Digital_Systems/LAB/Modelsim/perceptron/Vivado/Perceptron_zybo/Perceptron_zybo.srcs/sources_1/imports/src/perceptron_wrapper_zybo.vhd:125]
INFO: [Synth 8-638] synthesizing module 'flip_flop_n_bit__parameterized1' [C:/Users/4r35/Documents/Universita/Semestre2/Digital_Systems/LAB/Modelsim/perceptron/Vivado/Perceptron_zybo/Perceptron_zybo.srcs/sources_1/imports/src/flip_flop_n_bit.vhd:16]
	Parameter Nbit bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flip_flop_n_bit__parameterized1' (2#1) [C:/Users/4r35/Documents/Universita/Semestre2/Digital_Systems/LAB/Modelsim/perceptron/Vivado/Perceptron_zybo/Perceptron_zybo.srcs/sources_1/imports/src/flip_flop_n_bit.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'perceptron_wrapper' (3#1) [C:/Users/4r35/Documents/Universita/Semestre2/Digital_Systems/LAB/Modelsim/perceptron/Vivado/Perceptron_zybo/Perceptron_zybo.srcs/sources_1/imports/src/perceptron_wrapper_zybo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 458.387 ; gain = 150.969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 458.387 ; gain = 150.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 458.387 ; gain = 150.969
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/4r35/Documents/Universita/Semestre2/Digital_Systems/LAB/Modelsim/perceptron/Vivado/Perceptron_zybo/Perceptron_zybo.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/4r35/Documents/Universita/Semestre2/Digital_Systems/LAB/Modelsim/perceptron/Vivado/Perceptron_zybo/Perceptron_zybo.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/4r35/Documents/Universita/Semestre2/Digital_Systems/LAB/Modelsim/perceptron/Vivado/Perceptron_zybo/Perceptron_zybo.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/perceptron_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/perceptron_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 785.891 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 785.891 ; gain = 478.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 785.891 ; gain = 478.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 785.891 ; gain = 478.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 785.891 ; gain = 478.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               80 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module flip_flop_n_bit 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
Module perceptron 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
Module flip_flop_n_bit__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'output_ff/q_reg[14]' (FDC) to 'output_ff/q_reg[15]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 785.891 ; gain = 478.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:58 . Memory (MB): peak = 793.695 ; gain = 486.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:58 . Memory (MB): peak = 803.609 ; gain = 496.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:58 . Memory (MB): peak = 804.223 ; gain = 496.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:01:00 . Memory (MB): peak = 804.223 ; gain = 496.805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:01:00 . Memory (MB): peak = 804.223 ; gain = 496.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:01:00 . Memory (MB): peak = 804.223 ; gain = 496.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:01:00 . Memory (MB): peak = 804.223 ; gain = 496.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:01:00 . Memory (MB): peak = 804.223 ; gain = 496.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:01:00 . Memory (MB): peak = 804.223 ; gain = 496.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    41|
|3     |LUT1   |    14|
|4     |LUT2   |   124|
|5     |LUT3   |    15|
|6     |FDCE   |    95|
|7     |IBUF   |    82|
|8     |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+----------------+--------------------------------+------+
|      |Instance        |Module                          |Cells |
+------+----------------+--------------------------------+------+
|1     |top             |                                |   388|
|2     |  input_ff      |flip_flop_n_bit                 |   145|
|3     |  my_perceptron |perceptron                      |   129|
|4     |  output_ff     |flip_flop_n_bit__parameterized1 |    15|
+------+----------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:01:00 . Memory (MB): peak = 804.223 ; gain = 496.805
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 804.223 ; gain = 169.301
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:01:00 . Memory (MB): peak = 804.223 ; gain = 496.805
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 123 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:06 . Memory (MB): peak = 815.324 ; gain = 520.434
INFO: [Common 17-1381] The checkpoint 'C:/Users/4r35/Documents/Universita/Semestre2/Digital_Systems/LAB/Modelsim/perceptron/Vivado/Perceptron_zybo/Perceptron_zybo.runs/synth_1/perceptron_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file perceptron_wrapper_utilization_synth.rpt -pb perceptron_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.477 . Memory (MB): peak = 815.324 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun 22 10:45:05 2018...
