\hypertarget{stm32h7xx__hal__adc__ex_8h}{}\doxysection{C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.11.0/\+TRex/lib/hal/\+Drivers/\+STM32\+H7xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32h7xx\+\_\+hal\+\_\+adc\+\_\+ex.h File Reference}
\label{stm32h7xx__hal__adc__ex_8h}\index{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_adc\_ex.h@{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_adc\_ex.h}}


Header file of ADC HAL extended module.  


{\ttfamily \#include \char`\"{}stm32h7xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_a_d_c___inj_oversampling_type_def}{ADC\+\_\+\+Inj\+Oversampling\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em ADC Injected Conversion Oversampling structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_d_c___injection_conf_type_def}{ADC\+\_\+\+Injection\+Conf\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Structure definition of ADC group injected and ADC channel affected to ADC group injected. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_d_c___multi_mode_type_def}{ADC\+\_\+\+Multi\+Mode\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Structure definition of ADC multimode. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_gae90a9b5e1ae0cb2ef2c711d90b0b382b}{ADC\+\_\+\+INJECTED\+\_\+\+SOFTWARE\+\_\+\+START}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+SOFTWARE)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_gaa440b68601dd33dff3c7d84e9ca65722}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T1\+\_\+\+TRGO}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM1\+\_\+\+TRGO)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_ga76afcb1b5269ef4cd1a1363ad0c183f3}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T1\+\_\+\+CC4}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM1\+\_\+\+CH4)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_gaf55019cfc1f565b459d2969a35d53c30}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T2\+\_\+\+TRGO}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM2\+\_\+\+TRGO)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_ga949d65bba1c4763029803fa4a06b0a92}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T2\+\_\+\+CC1}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM2\+\_\+\+CH1)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_ga13e0440a87ee7238883b633af5762ab4}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T3\+\_\+\+CC4}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM3\+\_\+\+CH4)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_gaa3d60fece65ebb24224758e0dc39f8bc}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T4\+\_\+\+TRGO}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM4\+\_\+\+TRGO)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_ga28406231956a406ba39de6e3e1730ff3}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+EXT\+\_\+\+IT15}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+EXTI\+\_\+\+LINE15)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_ga2db3c66874136b6eba71515924039297}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T8\+\_\+\+CC4}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM8\+\_\+\+CH4)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_gad392b556aedbd845187fbe49981e2dcc}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T1\+\_\+\+TRGO2}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM1\+\_\+\+TRGO2)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_ga5c96eeb4aa0469854e18bbf41848f918}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T8\+\_\+\+TRGO}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM8\+\_\+\+TRGO)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_ga90f385ff356900d699a48e8b3f2a39ad}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T8\+\_\+\+TRGO2}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM8\+\_\+\+TRGO2)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_ga176046adb5e80d3dff675bc48dcb7cc5}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T3\+\_\+\+CC3}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM3\+\_\+\+CH3)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_ga7ee8656b00d361603e494e3f7a1c3189}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T3\+\_\+\+TRGO}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM3\+\_\+\+TRGO)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_gabdbde325c98aa1a444becebd2caad2a3}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T3\+\_\+\+CC1}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM3\+\_\+\+CH1)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_gaa79a8bafc0bab18fbf78356b342ef57c}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T6\+\_\+\+TRGO}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM6\+\_\+\+TRGO)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_ga921e283488ac51a89b0314ca8bf3bfa1}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T15\+\_\+\+TRGO}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM15\+\_\+\+TRGO)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_gaa97cf8ca1097a0a57cbc2f1ff5b8cdbc}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+HR1\+\_\+\+ADCTRG2}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+HRTIM\+\_\+\+TRG2)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_ga5a15b3e590af0e0e464dda7bfd730e3a}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+HR1\+\_\+\+ADCTRG4}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+HRTIM\+\_\+\+TRG4)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_ga456bb34b4d392a2bc932d2b84bfeb236}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+LPTIM1\+\_\+\+OUT}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+LPTIM1\+\_\+\+OUT)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_ga95eebe7634587bcc71a304f9d0952afc}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+LPTIM2\+\_\+\+OUT}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+LPTIM2\+\_\+\+OUT)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_gadc3c432619ea68b96925526e37bbc66e}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+LPTIM3\+\_\+\+OUT}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+LPTIM3\+\_\+\+OUT)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__edge_ga5ef4af64eb11cd75fac665eb7dce016b}{ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+EDGE\+\_\+\+NONE}}~(0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__edge_ga79010c28c68ef0c2a19c021adcf983d2}{ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+EDGE\+\_\+\+RISING}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f52a4af826de1bcfa5cd6db9d3e7ce8}{ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__edge_ga34a788461ea897390ea0854808a0a326}{ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+EDGE\+\_\+\+FALLING}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e81ea3a379455b49cc3d40fb431cbb6}{ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__edge_gad9982de1061b65924dd62873e95fd803}{ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+EDGE\+\_\+\+RISINGFALLING}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\+\_\+\+JSQR\+\_\+\+JEXTEN}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_i_n_g_l_e___d_i_f_f___e_n_d_i_n_g_ga7069761023b070bb790ed044489ce582}{ADC\+\_\+\+SINGLE\+\_\+\+ENDED}}~(LL\+\_\+\+ADC\+\_\+\+SINGLE\+\_\+\+ENDED)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_i_n_g_l_e___d_i_f_f___e_n_d_i_n_g_gabaa4f18438af7824cecf586d4171b443}{ADC\+\_\+\+DIFFERENTIAL\+\_\+\+ENDED}}~(LL\+\_\+\+ADC\+\_\+\+DIFFERENTIAL\+\_\+\+ENDED)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___o_f_f_s_e_t___n_b_gabd2058eb251b82f48511db88344dc173}{ADC\+\_\+\+OFFSET\+\_\+\+NONE}}~(\mbox{\hyperlink{group___a_d_c___h_a_l___e_c___o_f_f_s_e_t___n_b_gab66f13dbf66cd38c522d5a01d1bc9e15}{ADC\+\_\+\+OFFSET\+\_\+4}} + 1U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___o_f_f_s_e_t___n_b_gaf658b78c2521b9b2f18f99a58bae7ea3}{ADC\+\_\+\+OFFSET\+\_\+1}}~(LL\+\_\+\+ADC\+\_\+\+OFFSET\+\_\+1)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___o_f_f_s_e_t___n_b_gabc89e311aa676cf00165a5c68e8e85f1}{ADC\+\_\+\+OFFSET\+\_\+2}}~(LL\+\_\+\+ADC\+\_\+\+OFFSET\+\_\+2)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___o_f_f_s_e_t___n_b_ga20eb12e0e7300e9e645a3c3038ef1ffe}{ADC\+\_\+\+OFFSET\+\_\+3}}~(LL\+\_\+\+ADC\+\_\+\+OFFSET\+\_\+3)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___o_f_f_s_e_t___n_b_gab66f13dbf66cd38c522d5a01d1bc9e15}{ADC\+\_\+\+OFFSET\+\_\+4}}~(LL\+\_\+\+ADC\+\_\+\+OFFSET\+\_\+4)
\item 
\#define \mbox{\hyperlink{group___a_d_c___i_n_j___s_e_q___r_a_n_k_s_gabe6252325fda6b22c794ea7b0e974ee3}{ADC\+\_\+\+INJECTED\+\_\+\+RANK\+\_\+1}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+RANK\+\_\+1)
\item 
\#define \mbox{\hyperlink{group___a_d_c___i_n_j___s_e_q___r_a_n_k_s_gaf065faf92e099a1667694233384d187e}{ADC\+\_\+\+INJECTED\+\_\+\+RANK\+\_\+2}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+RANK\+\_\+2)
\item 
\#define \mbox{\hyperlink{group___a_d_c___i_n_j___s_e_q___r_a_n_k_s_ga5fa8c3014caccae280220fd3df5d7f23}{ADC\+\_\+\+INJECTED\+\_\+\+RANK\+\_\+3}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+RANK\+\_\+3)
\item 
\#define \mbox{\hyperlink{group___a_d_c___i_n_j___s_e_q___r_a_n_k_s_gaffe7c5042c696b39ef23fba9af5a88b9}{ADC\+\_\+\+INJECTED\+\_\+\+RANK\+\_\+4}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+RANK\+\_\+4)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___m_u_l_t_i___m_o_d_e_gaac07297889e931df4083427a99211638}{ADC\+\_\+\+MODE\+\_\+\+INDEPENDENT}}~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+INDEPENDENT)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___m_u_l_t_i___m_o_d_e_ga5318d363b48a4244335cdafaed0d179c}{ADC\+\_\+\+DUALMODE\+\_\+\+REGSIMULT}}~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+DUAL\+\_\+\+REG\+\_\+\+SIMULT)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___m_u_l_t_i___m_o_d_e_ga29697d148e4ed75c3d2adaef0f3e1385}{ADC\+\_\+\+DUALMODE\+\_\+\+INTERL}}~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+DUAL\+\_\+\+REG\+\_\+\+INTERL)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___m_u_l_t_i___m_o_d_e_ga8e81364b24ed3c089bb6993b48a020e9}{ADC\+\_\+\+DUALMODE\+\_\+\+INJECSIMULT}}~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+DUAL\+\_\+\+INJ\+\_\+\+SIMULT)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___m_u_l_t_i___m_o_d_e_ga45e63dd5e2f36e62fa1b2cb9eff891ed}{ADC\+\_\+\+DUALMODE\+\_\+\+ALTERTRIG}}~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+DUAL\+\_\+\+INJ\+\_\+\+ALTERN)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___m_u_l_t_i___m_o_d_e_gac3ad57b1150ca7862fcc932cf19b2fb0}{ADC\+\_\+\+DUALMODE\+\_\+\+REGSIMULT\+\_\+\+INJECSIMULT}}~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+DUAL\+\_\+\+REG\+\_\+\+SIM\+\_\+\+INJ\+\_\+\+SIM)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___m_u_l_t_i___m_o_d_e_ga2667b75f8acb086aa6ab723466bb3f40}{ADC\+\_\+\+DUALMODE\+\_\+\+REGSIMULT\+\_\+\+ALTERTRIG}}~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+DUAL\+\_\+\+REG\+\_\+\+SIM\+\_\+\+INJ\+\_\+\+ALT)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___m_u_l_t_i___m_o_d_e_ga756543607b5ab700b96706a1b703db74}{ADC\+\_\+\+DUALMODE\+\_\+\+REGINTERL\+\_\+\+INJECSIMULT}}~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+DUAL\+\_\+\+REG\+\_\+\+INT\+\_\+\+INJ\+\_\+\+SIM)
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___dual___mode___data___format_ga78f572d9d5ceec474066a0f42cae2748}{ADC\+\_\+\+DUALMODEDATAFORMAT\+\_\+\+DISABLED}}~(0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___dual___mode___data___format_ga79e0b0852c59d7e888da2d78937001a4}{ADC\+\_\+\+DUALMODEDATAFORMAT\+\_\+32\+\_\+10\+\_\+\+BITS}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7db9d077ba25458b1bf6a76c1a1f9da}{ADC\+\_\+\+CCR\+\_\+\+DAMDF\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___dual___mode___data___format_ga371e24fd553b305d98bc1fca4838de6a}{ADC\+\_\+\+DUALMODEDATAFORMAT\+\_\+8\+\_\+\+BITS}}~((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ed1bdce6e1af6816d99c6814488b557}{ADC\+\_\+\+CCR\+\_\+\+DAMDF\+\_\+0}} $\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7db9d077ba25458b1bf6a76c1a1f9da}{ADC\+\_\+\+CCR\+\_\+\+DAMDF\+\_\+1}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y_gaca7fe80515425c835d032e628eaaca9c}{ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+1\+CYCLE}}~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+TWOSMP\+\_\+\+DELAY\+\_\+1\+CYCLE\+\_\+5)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y_gaf4d5d95ed3579ef2bde22d4cb05a2762}{ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+2\+CYCLES}}~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+TWOSMP\+\_\+\+DELAY\+\_\+2\+CYCLES\+\_\+5)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y_ga401c606a7ed66341e1c579a702a4d697}{ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+3\+CYCLES}}~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+TWOSMP\+\_\+\+DELAY\+\_\+3\+CYCLES\+\_\+5)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y_gad8df1a57bc07a76a0f797757cfa5b776}{ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+4\+CYCLES}}~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+TWOSMP\+\_\+\+DELAY\+\_\+4\+CYCLES\+\_\+5)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y_gaf809f893a5fb22f6003d7248e484a991}{ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+5\+CYCLES}}~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+TWOSMP\+\_\+\+DELAY\+\_\+5\+CYCLES\+\_\+5)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y_ga3d731370a25ed30d8c1dae716d14b8bf}{ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+6\+CYCLES}}~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+TWOSMP\+\_\+\+DELAY\+\_\+6\+CYCLES\+\_\+5)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y_ga630f7e758937ff7d1705ef4894227f08}{ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+7\+CYCLES}}~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+TWOSMP\+\_\+\+DELAY\+\_\+7\+CYCLES\+\_\+5)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y_ga4a36c5233614aa76e4d911677c26067b}{ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+8\+CYCLES}}~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+TWOSMP\+\_\+\+DELAY\+\_\+8\+CYCLES)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y_ga504d458d630d8517836cc71e759af58f}{ADC\+\_\+\+TWOSAMPLINGDELAY\+\_\+9\+CYCLES}}~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+TWOSMP\+\_\+\+DELAY\+\_\+9\+CYCLES)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___g_r_o_u_p_s_ga5330c69e67bd145bcf413b153e4dbf81}{ADC\+\_\+\+REGULAR\+\_\+\+GROUP}}~(LL\+\_\+\+ADC\+\_\+\+GROUP\+\_\+\+REGULAR)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___g_r_o_u_p_s_gaa4bd962bf44dede624f7174fbc2c1dfb}{ADC\+\_\+\+INJECTED\+\_\+\+GROUP}}~(LL\+\_\+\+ADC\+\_\+\+GROUP\+\_\+\+INJECTED)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___g_r_o_u_p_s_ga33c9e815701f0495ceb9f46a598dfb78}{ADC\+\_\+\+REGULAR\+\_\+\+INJECTED\+\_\+\+GROUP}}~(LL\+\_\+\+ADC\+\_\+\+GROUP\+\_\+\+REGULAR\+\_\+\+INJECTED)
\item 
\#define \mbox{\hyperlink{group___a_d_c___c_f_g_r__fields_gae60d3ba83992aa9d4e27718f6e511b5b}{ADC\+\_\+\+CFGR\+\_\+\+FIELDS}}
\item 
\#define \mbox{\hyperlink{group___a_d_c___s_m_p_r1__fields_gae04cafe1e0ab242f1e96dce87e501cd2}{ADC\+\_\+\+SMPR1\+\_\+\+FIELDS}}
\item 
\#define \mbox{\hyperlink{group___a_d_c___c_f_g_r__fields__2_ga96b413986396b4502d64436783091d76}{ADC\+\_\+\+CFGR\+\_\+\+FIELDS\+\_\+2}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51d1754ae57fde3e672db00eadfb2e9e}{ADC\+\_\+\+CFGR\+\_\+\+DMNGT}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c745a8afc373cfb30d2eea5c3e2b539}{ADC\+\_\+\+CFGR\+\_\+\+AUTDLY}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___exported___macro_gadd7071c91e20698be0e16b4496240190}{ADC\+\_\+\+FORCE\+\_\+\+MODE\+\_\+\+INDEPENDENT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  LL\+\_\+\+ADC\+\_\+\+Set\+Multimode(\+\_\+\+\_\+\+LL\+\_\+\+ADC\+\_\+\+COMMON\+\_\+\+INSTANCE((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance), LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+INDEPENDENT)
\begin{DoxyCompactList}\small\item\em Force ADC instance in multimode mode independent (multimode disable). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_gaa3a1c2197a097b9bb8159b6eb1ac8941}{ADC\+\_\+\+IS\+\_\+\+SOFTWARE\+\_\+\+START\+\_\+\+INJECTED}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  (((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$JSQR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\+\_\+\+JSQR\+\_\+\+JEXTEN}}) == 0\+UL)
\begin{DoxyCompactList}\small\item\em Test if conversion trigger of injected group is software start or external trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_gac4b5b4ae39217d7467cd8bbcb24b6664}{ADC\+\_\+\+IS\+\_\+\+CONVERSION\+\_\+\+ONGOING\+\_\+\+REGULAR\+\_\+\+INJECTED}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Check if conversion is on going on regular or injected groups. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga28af2327e144799b1eaa92c736e97a60}{ADC\+\_\+\+IS\+\_\+\+CONVERSION\+\_\+\+ONGOING\+\_\+\+INJECTED}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  (LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+Is\+Conversion\+Ongoing((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance))
\begin{DoxyCompactList}\small\item\em Check if conversion is on going on injected group. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga948d0969ad01f1a26731d03f92080049}{ADC\+\_\+\+JSQR\+\_\+\+RK}}(\+\_\+\+\_\+\+CHANNELNB\+\_\+\+\_\+,  \+\_\+\+\_\+\+RANKNB\+\_\+\+\_\+)~((((\+\_\+\+\_\+\+CHANNELNB\+\_\+\+\_\+) \& ADC\+\_\+\+CHANNEL\+\_\+\+ID\+\_\+\+NUMBER\+\_\+\+MASK) $>$$>$ ADC\+\_\+\+CHANNEL\+\_\+\+ID\+\_\+\+NUMBER\+\_\+\+BITOFFSET\+\_\+\+POS) $<$$<$ ((\+\_\+\+\_\+\+RANKNB\+\_\+\+\_\+) \& ADC\+\_\+\+INJ\+\_\+\+RANK\+\_\+\+ID\+\_\+\+JSQR\+\_\+\+MASK))
\begin{DoxyCompactList}\small\item\em Set the selected injected Channel rank. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga9aafcd49e1fd31d7d4ce446b4c2e04d9}{ADC\+\_\+\+CFGR\+\_\+\+INJECT\+\_\+\+CONTEXT\+\_\+\+QUEUE}}(\+\_\+\+\_\+\+INJECT\+\_\+\+CONTEXT\+\_\+\+QUEUE\+\_\+\+MODE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INJECT\+\_\+\+CONTEXT\+\_\+\+QUEUE\+\_\+\+MODE\+\_\+\+\_\+) $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69c6ce8890d0b3193ae650d984fd76c5}{ADC\+\_\+\+CFGR\+\_\+\+JQM\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Configure ADC injected context queue. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga7b19013d1e395df0618458e13f25f22c}{ADC\+\_\+\+CFGR\+\_\+\+INJECT\+\_\+\+DISCCONTINUOUS}}(\+\_\+\+\_\+\+INJECT\+\_\+\+DISCONTINUOUS\+\_\+\+MODE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INJECT\+\_\+\+DISCONTINUOUS\+\_\+\+MODE\+\_\+\+\_\+) $<$$<$  \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6870a46f875d3be1756d38fc21497725}{ADC\+\_\+\+CFGR\+\_\+\+JDISCEN\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Configure ADC discontinuous conversion mode for injected group. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_gab46ab7a36367e3c9c0606004b51be8fe}{ADC\+\_\+\+CFGR\+\_\+\+REG\+\_\+\+DISCONTINUOUS}}(\+\_\+\+\_\+\+REG\+\_\+\+DISCONTINUOUS\+\_\+\+MODE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+REG\+\_\+\+DISCONTINUOUS\+\_\+\+MODE\+\_\+\+\_\+) $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4846aec29e682f5b88fea2bf0e9d98d2}{ADC\+\_\+\+CFGR\+\_\+\+DISCEN\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Configure ADC discontinuous conversion mode for regular group. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga665f2a948189fd94bf37c5ba6bec101d}{ADC\+\_\+\+CFGR\+\_\+\+DISCONTINUOUS\+\_\+\+NUM}}(\+\_\+\+\_\+\+NBR\+\_\+\+DISCONTINUOUS\+\_\+\+CONV\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+NBR\+\_\+\+DISCONTINUOUS\+\_\+\+CONV\+\_\+\+\_\+) -\/ 1UL) $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab07dd2f35a26d61a95c8106c4334dd58}{ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Configure the number of discontinuous conversions for regular group. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga2b05a357ad98a61c7f5af2e98ca07088}{ADC\+\_\+\+CFGR\+\_\+\+AUTOWAIT}}(\+\_\+\+\_\+\+AUTOWAIT\+\_\+\+\_\+)~((\+\_\+\+\_\+\+AUTOWAIT\+\_\+\+\_\+) $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39d25ef9afd97e0944cbfa7a32a77380}{ADC\+\_\+\+CFGR\+\_\+\+AUTDLY\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Configure the ADC auto delay mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga61acc89ba08801d5610f97522aaec254}{ADC\+\_\+\+CFGR\+\_\+\+CONTINUOUS}}(\+\_\+\+\_\+\+CONTINUOUS\+\_\+\+MODE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+CONTINUOUS\+\_\+\+MODE\+\_\+\+\_\+) $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81544fe2a826de141da3b0f27fdfc94b}{ADC\+\_\+\+CFGR\+\_\+\+CONT\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Configure ADC continuous conversion mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga776abafaecdba6f76b75094b4b8a123e}{ADC\+\_\+\+CFGR\+\_\+\+DMACONTREQ}}(\+\_\+\+\_\+\+DMACONTREQ\+\_\+\+MODE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+DMACONTREQ\+\_\+\+MODE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable the ADC DMA continuous request. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga282877c068cc5455be8c9d436c9c279d}{ADC\+\_\+\+OFR\+\_\+\+CHANNEL}}(\+\_\+\+\_\+\+CHANNEL\+\_\+\+\_\+)~((\+\_\+\+\_\+\+CHANNEL\+\_\+\+\_\+) $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6019ba474e588f4b2d79d2479b5d05d1}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Configure the channel number into offset OFRx register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga70c647a4ae4b0c0114a09106c0b7421c}{ADC\+\_\+\+DIFSEL\+\_\+\+CHANNEL}}(\+\_\+\+\_\+\+CHANNEL\+\_\+\+\_\+)~(1UL $<$$<$ (\+\_\+\+\_\+\+CHANNEL\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Configure the channel number into differential mode selection register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_gae65def77105f4d32941ecb8ae786faf9}{ADC\+\_\+\+CALFACT\+\_\+\+DIFF\+\_\+\+SET}}(\+\_\+\+\_\+\+CALIBRATION\+\_\+\+FACTOR\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+CALIBRATION\+\_\+\+FACTOR\+\_\+\+\_\+) \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274e339bf532e44124798f83e40f28d4}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos}} $>$$>$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274e339bf532e44124798f83e40f28d4}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos}}) ) $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274e339bf532e44124798f83e40f28d4}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Configure calibration factor in differential mode to be set into calibration register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga3ecfa68841c7505e3b19cdb326e0bd5e}{ADC\+\_\+\+CALFACT\+\_\+\+DIFF\+\_\+\+GET}}(\+\_\+\+\_\+\+CALIBRATION\+\_\+\+FACTOR\+\_\+\+\_\+)~((\+\_\+\+\_\+\+CALIBRATION\+\_\+\+FACTOR\+\_\+\+\_\+) $>$$>$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274e339bf532e44124798f83e40f28d4}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Calibration factor in differential mode to be retrieved from calibration register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_gad6f232631b4e718c041d5d7c2d8cf6ad}{ADC\+\_\+\+TRX\+\_\+\+HIGHTHRESHOLD}}(\+\_\+\+\_\+\+THRESHOLD\+\_\+\+\_\+)~((\+\_\+\+\_\+\+THRESHOLD\+\_\+\+\_\+) $<$$<$ 16UL)
\begin{DoxyCompactList}\small\item\em Configure the analog watchdog high threshold into registers TR1, TR2 or TR3. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_gab1d630297266a23eb3bddc4fdbc92ebb}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+\+DMACONTREQ}}(\+\_\+\+\_\+\+DMACONTREQ\+\_\+\+MODE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+DMACONTREQ\+\_\+\+MODE\+\_\+\+\_\+) $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DMACFG\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Configure the ADC DMA continuous request for ADC multimode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga46fefbac26cfa1ac51f830ae969520ff}{ADC\+\_\+\+OFFSET\+\_\+\+SHIFT\+\_\+\+RESOLUTION}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+OFFSET\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Shift the offset in function of the selected ADC resolution. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga6c3e9028d46712c37d6d8a81de4f7ed7}{ADC\+\_\+\+AWD1\+THRESHOLD\+\_\+\+SHIFT\+\_\+\+RESOLUTION}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+THRESHOLD\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Shift the AWD1 threshold in function of the selected ADC resolution. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_gae0f47c52259622177abfcd0ce80feee0}{ADC\+\_\+\+AWD23\+THRESHOLD\+\_\+\+SHIFT\+\_\+\+RESOLUTION}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+THRESHOLD\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Shift the AWD2 and AWD3 threshold in function of the selected ADC resolution. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga9ba5b96463c47c9542da52f2e9ea9b28}{ADC12\+\_\+\+COMMON\+\_\+\+REGISTER}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~(\mbox{\hyperlink{group___peripheral__declaration_gaf14f3ee44d5eab3d8f7dac1006cb5582}{ADC12\+\_\+\+COMMON}})
\begin{DoxyCompactList}\small\item\em Clear Common Control Register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_gadc91f175aabecdc3b37ee98af0fcfb34}{ADC\+\_\+\+MASTER\+\_\+\+REGISTER}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~( (\mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}))
\begin{DoxyCompactList}\small\item\em Report Master Instance. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga0406c8cb21310177b0c556ec16c6b0eb}{ADC\+\_\+\+IS\+\_\+\+DUAL\+\_\+\+REGULAR\+\_\+\+CONVERSION\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Check whether or not dual regular conversions are enabled. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga4a43e04f63347c87b1f35731deb1d9c8}{ADC12\+\_\+\+NONMULTIMODE\+\_\+\+OR\+\_\+\+MULTIMODEMASTER}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verification of condition for ADC start conversion\+: ADC must be in non-\/\+Multi\+Mode or Multi\+Mode with handle of ADC master. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga68a664c6df855e85e55213153cd389ce}{ADC\+\_\+\+INDEPENDENT\+\_\+\+OR\+\_\+\+NONMULTIMODEREGULAR\+\_\+\+SLAVE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure ADC Instance is Independent or Master, or is not Slave ADC with dual regular conversions enabled. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_gad78391c53f69346498f12b1a8307a217}{ADC\+\_\+\+INDEPENDENT\+\_\+\+OR\+\_\+\+NONMULTIMODEINJECTED\+\_\+\+SLAVE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure ADC Instance is Independent or Master, or is not Slave ADC with dual injected conversions enabled. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_gac95de8acaab60b8dd0d31a5c882dfece}{ADC\+\_\+\+CLEAR\+\_\+\+COMMON\+\_\+\+CONTROL\+\_\+\+REGISTER}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga74d9b5d54f3d9f70e6b82b052b3d1407}{ADC\+\_\+\+MULTI\+\_\+\+SLAVE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+MASTER\+\_\+\+\_\+,  \+\_\+\+\_\+\+HANDLE\+\_\+\+SLAVE\+\_\+\+\_\+)~  ( (((\+\_\+\+\_\+\+HANDLE\+\_\+\+MASTER\+\_\+\+\_\+)-\/$>$Instance == \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}})) ? ((\+\_\+\+\_\+\+HANDLE\+\_\+\+SLAVE\+\_\+\+\_\+)-\/$>$Instance = \mbox{\hyperlink{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}{ADC2}}) \+: ((\+\_\+\+\_\+\+HANDLE\+\_\+\+SLAVE\+\_\+\+\_\+)-\/$>$Instance = \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}}) )
\begin{DoxyCompactList}\small\item\em Set handle instance of the ADC slave associated to the ADC master. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga3dc1544cf7016ca83bf04edaae71443c}{ADC\+\_\+\+TEMPERATURE\+\_\+\+SENSOR\+\_\+\+INSTANCE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance) == \mbox{\hyperlink{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}{ADC2}})
\begin{DoxyCompactList}\small\item\em Verify the ADC instance connected to the temperature sensor. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga3fdfe3fecb55794357c07d8b0fa2c672}{ADC\+\_\+\+BATTERY\+\_\+\+VOLTAGE\+\_\+\+INSTANCE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance) == \mbox{\hyperlink{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}{ADC2}})
\begin{DoxyCompactList}\small\item\em Verify the ADC instance connected to the battery voltage VBAT. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga0088344ae3e64a4fa73ca4b4dd2f8ba3}{ADC\+\_\+\+VREFINT\+\_\+\+INSTANCE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance) == \mbox{\hyperlink{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}{ADC2}})
\begin{DoxyCompactList}\small\item\em Verify the ADC instance connected to the internal voltage reference VREFINT. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga291418737e4b49d2e06be1c29c68c68e}{IS\+\_\+\+ADC\+\_\+\+INJECTED\+\_\+\+NB\+\_\+\+CONV}}(\+\_\+\+\_\+\+LENGTH\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+LENGTH\+\_\+\+\_\+) $>$= (1U)) \&\& ((\+\_\+\+\_\+\+LENGTH\+\_\+\+\_\+) $<$= (4U)))
\begin{DoxyCompactList}\small\item\em Verify the length of scheduled injected conversions group. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga1ade5d9717486b2b13321bcc357a9baa}{IS\+\_\+\+ADC\+\_\+\+CALFACT}}(\+\_\+\+\_\+\+CALIBRATION\+\_\+\+FACTOR\+\_\+\+\_\+)~((\+\_\+\+\_\+\+CALIBRATION\+\_\+\+FACTOR\+\_\+\+\_\+) $<$= (0x7\+FU))
\begin{DoxyCompactList}\small\item\em Calibration factor size verification (7 bits maximum). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_gaf77f9ae081255b10662a995e5345dce1}{IS\+\_\+\+ADC\+\_\+\+CHANNEL}}(\+\_\+\+\_\+\+CHANNEL\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC channel setting. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_gae52ad6254754beb9a7d78d692a1ee4c2}{IS\+\_\+\+ADC1\+\_\+\+DIFF\+\_\+\+CHANNEL}}(\+\_\+\+\_\+\+CHANNEL\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC channel setting in differential mode for ADC1. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_gad92b4b8ff16fe4e54d7d566ef7418a5e}{IS\+\_\+\+ADC2\+\_\+\+DIFF\+\_\+\+CHANNEL}}(\+\_\+\+\_\+\+CHANNEL\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC channel setting in differential mode for ADC2. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga2c67b356ac9ef1f147f9ffb526e606dd}{IS\+\_\+\+ADC3\+\_\+\+DIFF\+\_\+\+CHANNEL}}(\+\_\+\+\_\+\+CHANNEL\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC channel setting in differential mode for ADC3. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_gab968c456dd2fb185926bbe1d452943ce}{IS\+\_\+\+ADC\+\_\+\+SINGLE\+\_\+\+DIFFERENTIAL}}(\+\_\+\+\_\+\+SING\+\_\+\+DIFF\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC single-\/ended input or differential mode setting. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_gaf0da0664c451d9283302fc438c5423e9}{IS\+\_\+\+ADC\+\_\+\+OFFSET\+\_\+\+NUMBER}}(\+\_\+\+\_\+\+OFFSET\+\_\+\+NUMBER\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC offset management setting. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga5cc55a310935e2f94a92e8f1a469d6bc}{IS\+\_\+\+ADC\+\_\+\+INJECTED\+\_\+\+RANK}}(\+\_\+\+\_\+\+CHANNEL\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC injected channel setting. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga9ec26529101996e85e13a0444fbefc56}{IS\+\_\+\+ADC\+\_\+\+EXTTRIGINJEC}}(\+\_\+\+\_\+\+INJTRIG\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC injected conversions external trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga2cc50e38b0e27ec5fb0119596ad552b6}{IS\+\_\+\+ADC\+\_\+\+EXTTRIGINJEC\+\_\+\+EDGE}}(\+\_\+\+\_\+\+EDGE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC edge trigger setting for injected group. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_gac89cbaf2087ca0bd565bdc0642bdacf1}{IS\+\_\+\+ADC\+\_\+\+MULTIMODE}}(\+\_\+\+\_\+\+MODE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC multimode setting. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga536d4ccf97c66143d49d7e5bbef561cf}{IS\+\_\+\+ADC\+\_\+\+DUAL\+\_\+\+DATA\+\_\+\+MODE}}(MODE)
\begin{DoxyCompactList}\small\item\em Verify the ADC dual data mode setting. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga4621b0e764007f2e4ae7187e82e09aac}{IS\+\_\+\+ADC\+\_\+\+SAMPLING\+\_\+\+DELAY}}(\+\_\+\+\_\+\+DELAY\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC multimode delay setting. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_gae0c67ab44500656fc446b1b5db7c28ae}{IS\+\_\+\+ADC\+\_\+\+ANALOG\+\_\+\+WATCHDOG\+\_\+\+NUMBER}}(\+\_\+\+\_\+\+WATCHDOG\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC analog watchdog setting. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga7e14adea5aa9e4240c5cbfd7bc2e2510}{IS\+\_\+\+ADC\+\_\+\+ANALOG\+\_\+\+WATCHDOG\+\_\+\+MODE}}(\+\_\+\+\_\+\+WATCHDOG\+\_\+\+MODE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC analog watchdog mode setting. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_gab9d452b095e06207d8dd149dd49fbc74}{IS\+\_\+\+ADC\+\_\+\+CONVERSION\+\_\+\+GROUP}}(\+\_\+\+\_\+\+CONVERSION\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC conversion (regular or injected or both). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga5f5330843ec6a814e7b5fc1a7d1d39ba}{IS\+\_\+\+ADC\+\_\+\+EVENT\+\_\+\+TYPE}}(\+\_\+\+\_\+\+EVENT\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC event type. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga1bd2bd21003f7a010c23bcf782703250}{IS\+\_\+\+ADC\+\_\+\+OVERSAMPLING\+\_\+\+RATIO}}(RATIO)~(((RATIO) $>$= 1UL) \&\& ((RATIO) $<$= 1024UL))
\begin{DoxyCompactList}\small\item\em Verify the ADC oversampling ratio. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_gaf48eaf9b583c59241ccc9e0044152f49}{IS\+\_\+\+ADC\+\_\+\+RIGHT\+\_\+\+BIT\+\_\+\+SHIFT}}(\+\_\+\+\_\+\+SHIFT\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC oversampling shift. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_gae30b1e8011ba1590324753789e126264}{IS\+\_\+\+ADC\+\_\+\+TRIGGERED\+\_\+\+OVERSAMPLING\+\_\+\+MODE}}(\+\_\+\+\_\+\+MODE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC oversampling triggered mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_gaf96e55ba1b9bc0f282091ad587430934}{IS\+\_\+\+ADC\+\_\+\+REGOVERSAMPLING\+\_\+\+MODE}}(\+\_\+\+\_\+\+MODE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC oversampling regular conversion resumed or continued mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga48a07a2ad9a69eb76eb71a47f3cdb381}{IS\+\_\+\+ADC\+\_\+\+DFSDMCFG\+\_\+\+MODE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~(\mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792}{SET}})
\begin{DoxyCompactList}\small\item\em Verify the DFSDM mode configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga455cfd3f82925159af65de3f50dab4e9}{ADC\+\_\+\+CFGR\+\_\+\+DFSDM}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~(0x0\+UL)
\begin{DoxyCompactList}\small\item\em Return the DFSDM configuration mode. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group1_ga9db76c968379afb2b94d799e90c4f835}{HAL\+\_\+\+ADCEx\+\_\+\+Calibration\+\_\+\+Start}} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, uint32\+\_\+t Calibration\+Mode, uint32\+\_\+t Single\+Diff)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group1_gaf2f0a441cdd5047e313d5be7abbdb022}{HAL\+\_\+\+ADCEx\+\_\+\+Calibration\+\_\+\+Get\+Value}} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, uint32\+\_\+t Single\+Diff)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group1_gaef94df1b959d595594c365508edb01a3}{HAL\+\_\+\+ADCEx\+\_\+\+Linear\+Calibration\+\_\+\+Get\+Value}} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, uint32\+\_\+t $\ast$Linear\+Calib\+\_\+\+Buffer)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group1_ga716630eb7958eb75d3053c886a205e48}{HAL\+\_\+\+ADCEx\+\_\+\+Calibration\+\_\+\+Set\+Value}} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, uint32\+\_\+t Single\+Diff, uint32\+\_\+t Calibration\+Factor)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group1_ga3fc16b85903f888fb1b8569c60c5d04b}{HAL\+\_\+\+ADCEx\+\_\+\+Linear\+Calibration\+\_\+\+Set\+Value}} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, uint32\+\_\+t $\ast$Linear\+Calib\+\_\+\+Buffer)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group1_gac3052e5d5a78aa2fc0a2aa2406e51bc8}{HAL\+\_\+\+ADCEx\+\_\+\+Linear\+Calibration\+\_\+\+Factor\+Load}} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group1_gaa666882ff772df8a5140090422825ed6}{HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Start}} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group1_ga91f6c85ae910e9baaf578a346c30c7c1}{HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Stop}} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group1_ga5e11b306be79f36c71a73f2e465ad613}{HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Poll\+For\+Conversion}} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group1_gaf55cd28b1394a0564f99e1f5069c0ed1}{HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Start\+\_\+\+IT}} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group1_gae032f41136f4dc4b3f3c2476b96a21f5}{HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Stop\+\_\+\+IT}} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group1_gab36a3508a06430d7c7d0def79ec61b08}{HAL\+\_\+\+ADCEx\+\_\+\+Multi\+Mode\+Start\+\_\+\+DMA}} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, uint32\+\_\+t $\ast$p\+Data, uint32\+\_\+t Length)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group1_ga6a114ff60985be225d621a5c3be8ddf2}{HAL\+\_\+\+ADCEx\+\_\+\+Multi\+Mode\+Stop\+\_\+\+DMA}} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group1_ga5ab7c06d2f0b5f9de1f86de5713d68d2}{HAL\+\_\+\+ADCEx\+\_\+\+Multi\+Mode\+Get\+Value}} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group1_ga7996668b61263f91c76d5f55551f3a07}{HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Get\+Value}} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, uint32\+\_\+t Injected\+Rank)
\item 
void \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group1_gaed7815e8b636ff1c1f456ecbaffe1942}{HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Conv\+Cplt\+Callback}} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
void \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group1_ga187945e095b85cbc9f7c290b72054b56}{HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Queue\+Overflow\+Callback}} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
void \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group1_gad511da3d650548d2c576579c44fcef37}{HAL\+\_\+\+ADCEx\+\_\+\+Level\+Out\+Of\+Window2\+Callback}} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
void \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group1_ga990abaec0cfd5ffa082fd07c9b3eca75}{HAL\+\_\+\+ADCEx\+\_\+\+Level\+Out\+Of\+Window3\+Callback}} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
void \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group1_ga20a3a60148b196bf6bd3c99cddc5d34b}{HAL\+\_\+\+ADCEx\+\_\+\+End\+Of\+Sampling\+Callback}} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group1_ga0b8d070f599968503f636466667af01a}{HAL\+\_\+\+ADCEx\+\_\+\+Regular\+Stop}} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group1_gae383afc51053ebae80e81eb8a3dc4ff9}{HAL\+\_\+\+ADCEx\+\_\+\+Regular\+Stop\+\_\+\+IT}} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group1_ga39a320b4d1c2192f96ddade9887af58c}{HAL\+\_\+\+ADCEx\+\_\+\+Regular\+Stop\+\_\+\+DMA}} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group1_gaadbdd8685d24a5a74521c66811a5cb2e}{HAL\+\_\+\+ADCEx\+\_\+\+Regular\+Multi\+Mode\+Stop\+\_\+\+DMA}} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group2_ga5736a78398eb51ddeb09dd83d1243045}{HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Config\+Channel}} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, \mbox{\hyperlink{struct_a_d_c___injection_conf_type_def}{ADC\+\_\+\+Injection\+Conf\+Type\+Def}} $\ast$s\+Config\+Injected)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group2_gabfe8b04f9cfda94bc8aad912470122f5}{HAL\+\_\+\+ADCEx\+\_\+\+Multi\+Mode\+Config\+Channel}} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, \mbox{\hyperlink{struct_a_d_c___multi_mode_type_def}{ADC\+\_\+\+Multi\+Mode\+Type\+Def}} $\ast$multimode)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group2_ga70f1bfd100bebc0bf1abfd60cfb7826f}{HAL\+\_\+\+ADCEx\+\_\+\+Enable\+Injected\+Queue}} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group2_ga9561690ce6835790ff0c5ab761bf8cc4}{HAL\+\_\+\+ADCEx\+\_\+\+Disable\+Injected\+Queue}} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group2_ga50aaab9435ff146cf5e8979e2df58e14}{HAL\+\_\+\+ADCEx\+\_\+\+Disable\+Voltage\+Regulator}} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___a_d_c_ex___exported___functions___group2_ga1666221f4450840b0faa1dff81496aa3}{HAL\+\_\+\+ADCEx\+\_\+\+Enter\+ADCDeep\+Power\+Down\+Mode}} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of ADC HAL extended module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2017 STMicroelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under BSD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+BSD-\/3-\/\+Clause 

Definition in file \mbox{\hyperlink{stm32h7xx__hal__adc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}.

