Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Aug  7 01:29:34 2018
| Host         : HomeSlicePC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: JC[2] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.631        0.000                      0                  868        0.166        0.000                      0                  868        4.500        0.000                       0                   397  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.631        0.000                      0                  868        0.166        0.000                      0                  868        4.500        0.000                       0                   397  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 direction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/speedB/pwm_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.383ns  (logic 5.345ns (56.963%)  route 4.038ns (43.037%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  direction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  direction_reg[2]/Q
                         net (fo=13, routed)          0.908     6.515    Surface/speedB/Q[1]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.124     6.639 r  Surface/speedB/pwm1_i_7/O
                         net (fo=2, routed)           0.675     7.313    Surface/speedB/A0
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[3]_P[3])
                                                      3.841    11.154 r  Surface/speedB/pwm1/P[3]
                         net (fo=2, routed)           1.026    12.181    Surface/speedB/P[3]
    SLICE_X12Y5          LUT4 (Prop_lut4_I0_O)        0.124    12.305 r  Surface/speedB/pwm0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    12.305    Surface/speedB/pwm0_carry_i_7__0_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.838 r  Surface/speedB/pwm0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.838    Surface/speedB/pwm0_carry_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.955 r  Surface/speedB/pwm0_carry__0/CO[3]
                         net (fo=1, routed)           1.430    14.385    Ucarriage/MagPWM/CO[0]
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.150    14.535 r  Ucarriage/MagPWM/pwm_i_1/O
                         net (fo=1, routed)           0.000    14.535    Surface/speedB/pwm1_0
    SLICE_X7Y14          FDSE                                         r  Surface/speedB/pwm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.512    14.853    Surface/speedB/clk_IBUF_BUFG
    SLICE_X7Y14          FDSE                                         r  Surface/speedB/pwm_reg/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X7Y14          FDSE (Setup_fdse_C_D)        0.075    15.166    Surface/speedB/pwm_reg
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -14.535    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 direction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/speedA/pwm_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.946ns  (logic 5.130ns (57.345%)  route 3.816ns (42.655%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  direction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  direction_reg[2]/Q
                         net (fo=13, routed)          0.968     6.575    Surface/speedA/Q[2]
    SLICE_X10Y8          LUT4 (Prop_lut4_I1_O)        0.124     6.699 r  Surface/speedA/pwm1_i_4/O
                         net (fo=2, routed)           0.670     7.369    Surface/speedA/B[2]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[2]_P[1])
                                                      3.656    11.025 r  Surface/speedA/pwm1/P[1]
                         net (fo=2, routed)           0.844    11.869    Surface/speedA/pwm_reg_0[1]
    SLICE_X13Y5          LUT4 (Prop_lut4_I0_O)        0.124    11.993 r  Surface/speedA/pwm0_carry_i_8__1/O
                         net (fo=1, routed)           0.000    11.993    Surface/speedA/pwm0_carry_i_8__1_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.525 r  Surface/speedA/pwm0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.525    Surface/speedA/pwm0_carry_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  Surface/speedA/pwm0_carry__0/CO[3]
                         net (fo=1, routed)           1.334    13.973    Ucarriage/MagPWM/pwm1_1[0]
    SLICE_X7Y14          LUT2 (Prop_lut2_I0_O)        0.124    14.097 r  Ucarriage/MagPWM/pwm_i_1__0/O
                         net (fo=1, routed)           0.000    14.097    Surface/speedA/pwm1_0
    SLICE_X7Y14          FDSE                                         r  Surface/speedA/pwm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.512    14.853    Surface/speedA/clk_IBUF_BUFG
    SLICE_X7Y14          FDSE                                         r  Surface/speedA/pwm_reg/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X7Y14          FDSE (Setup_fdse_C_D)        0.029    15.120    Surface/speedA/pwm_reg
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -14.097    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             3.734ns  (required time - arrival time)
  Source:                 Ucarriage/MagPWM/pwm1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ucarriage/MagPWM/pwm_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 4.763ns (80.038%)  route 1.188ns (19.962%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.660     5.181    Ucarriage/MagPWM/clk_IBUF_BUFG
    DSP48_X0Y0           DSP48E1                                      r  Ucarriage/MagPWM/pwm1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.190 r  Ucarriage/MagPWM/pwm1/P[0]
                         net (fo=2, routed)           1.188    10.378    Ucarriage/MagPWM/pwm1_n_105
    SLICE_X12Y2          LUT4 (Prop_lut4_I3_O)        0.124    10.502 r  Ucarriage/MagPWM/pwm0_carry_i_8/O
                         net (fo=1, routed)           0.000    10.502    Ucarriage/MagPWM/pwm0_carry_i_8_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.015 r  Ucarriage/MagPWM/pwm0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.015    Ucarriage/MagPWM/pwm0_carry_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.132 r  Ucarriage/MagPWM/pwm0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.132    Ucarriage/MagPWM/pwm0_carry__0_n_0
    SLICE_X12Y3          FDRE                                         r  Ucarriage/MagPWM/pwm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.450    14.791    Ucarriage/MagPWM/clk_IBUF_BUFG
    SLICE_X12Y3          FDRE                                         r  Ucarriage/MagPWM/pwm_reg/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X12Y3          FDRE (Setup_fdre_C_D)       -0.150    14.866    Ucarriage/MagPWM/pwm_reg
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -11.132    
  -------------------------------------------------------------------
                         slack                                  3.734    

Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 Surface/stall_detect/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/stall_detect/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 1.014ns (20.299%)  route 3.981ns (79.701%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.625     5.146    Surface/stall_detect/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  Surface/stall_detect/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518     5.664 r  Surface/stall_detect/count_reg[11]/Q
                         net (fo=2, routed)           0.679     6.344    Surface/stall_detect/count_reg[11]
    SLICE_X3Y20          LUT3 (Prop_lut3_I0_O)        0.124     6.468 r  Surface/stall_detect/stall_i_4/O
                         net (fo=1, routed)           0.633     7.100    Surface/stall_detect/stall_i_4_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     7.224 f  Surface/stall_detect/stall_i_2/O
                         net (fo=1, routed)           0.634     7.859    Surface/stall_detect/stall_i_2_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I2_O)        0.124     7.983 r  Surface/stall_detect/stall_i_1/O
                         net (fo=3, routed)           0.742     8.725    Surface/stall_detect/stall_i_1_n_0
    SLICE_X2Y28          LUT3 (Prop_lut3_I2_O)        0.124     8.849 r  Surface/stall_detect/count[0]_i_1__0/O
                         net (fo=25, routed)          1.293    10.142    Surface/stall_detect/count[0]_i_1__0_n_0
    SLICE_X2Y18          FDRE                                         r  Surface/stall_detect/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.509    14.850    Surface/stall_detect/clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  Surface/stall_detect/count_reg[0]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X2Y18          FDRE (Setup_fdre_C_R)       -0.524    14.565    Surface/stall_detect/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 Surface/stall_detect/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/stall_detect/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 1.014ns (20.299%)  route 3.981ns (79.701%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.625     5.146    Surface/stall_detect/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  Surface/stall_detect/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518     5.664 r  Surface/stall_detect/count_reg[11]/Q
                         net (fo=2, routed)           0.679     6.344    Surface/stall_detect/count_reg[11]
    SLICE_X3Y20          LUT3 (Prop_lut3_I0_O)        0.124     6.468 r  Surface/stall_detect/stall_i_4/O
                         net (fo=1, routed)           0.633     7.100    Surface/stall_detect/stall_i_4_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     7.224 f  Surface/stall_detect/stall_i_2/O
                         net (fo=1, routed)           0.634     7.859    Surface/stall_detect/stall_i_2_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I2_O)        0.124     7.983 r  Surface/stall_detect/stall_i_1/O
                         net (fo=3, routed)           0.742     8.725    Surface/stall_detect/stall_i_1_n_0
    SLICE_X2Y28          LUT3 (Prop_lut3_I2_O)        0.124     8.849 r  Surface/stall_detect/count[0]_i_1__0/O
                         net (fo=25, routed)          1.293    10.142    Surface/stall_detect/count[0]_i_1__0_n_0
    SLICE_X2Y18          FDRE                                         r  Surface/stall_detect/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.509    14.850    Surface/stall_detect/clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  Surface/stall_detect/count_reg[1]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X2Y18          FDRE (Setup_fdre_C_R)       -0.524    14.565    Surface/stall_detect/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 Surface/stall_detect/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/stall_detect/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 1.014ns (20.299%)  route 3.981ns (79.701%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.625     5.146    Surface/stall_detect/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  Surface/stall_detect/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518     5.664 r  Surface/stall_detect/count_reg[11]/Q
                         net (fo=2, routed)           0.679     6.344    Surface/stall_detect/count_reg[11]
    SLICE_X3Y20          LUT3 (Prop_lut3_I0_O)        0.124     6.468 r  Surface/stall_detect/stall_i_4/O
                         net (fo=1, routed)           0.633     7.100    Surface/stall_detect/stall_i_4_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     7.224 f  Surface/stall_detect/stall_i_2/O
                         net (fo=1, routed)           0.634     7.859    Surface/stall_detect/stall_i_2_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I2_O)        0.124     7.983 r  Surface/stall_detect/stall_i_1/O
                         net (fo=3, routed)           0.742     8.725    Surface/stall_detect/stall_i_1_n_0
    SLICE_X2Y28          LUT3 (Prop_lut3_I2_O)        0.124     8.849 r  Surface/stall_detect/count[0]_i_1__0/O
                         net (fo=25, routed)          1.293    10.142    Surface/stall_detect/count[0]_i_1__0_n_0
    SLICE_X2Y18          FDRE                                         r  Surface/stall_detect/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.509    14.850    Surface/stall_detect/clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  Surface/stall_detect/count_reg[2]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X2Y18          FDRE (Setup_fdre_C_R)       -0.524    14.565    Surface/stall_detect/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 Surface/stall_detect/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/stall_detect/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 1.014ns (20.299%)  route 3.981ns (79.701%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.625     5.146    Surface/stall_detect/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  Surface/stall_detect/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518     5.664 r  Surface/stall_detect/count_reg[11]/Q
                         net (fo=2, routed)           0.679     6.344    Surface/stall_detect/count_reg[11]
    SLICE_X3Y20          LUT3 (Prop_lut3_I0_O)        0.124     6.468 r  Surface/stall_detect/stall_i_4/O
                         net (fo=1, routed)           0.633     7.100    Surface/stall_detect/stall_i_4_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     7.224 f  Surface/stall_detect/stall_i_2/O
                         net (fo=1, routed)           0.634     7.859    Surface/stall_detect/stall_i_2_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I2_O)        0.124     7.983 r  Surface/stall_detect/stall_i_1/O
                         net (fo=3, routed)           0.742     8.725    Surface/stall_detect/stall_i_1_n_0
    SLICE_X2Y28          LUT3 (Prop_lut3_I2_O)        0.124     8.849 r  Surface/stall_detect/count[0]_i_1__0/O
                         net (fo=25, routed)          1.293    10.142    Surface/stall_detect/count[0]_i_1__0_n_0
    SLICE_X2Y18          FDRE                                         r  Surface/stall_detect/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.509    14.850    Surface/stall_detect/clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  Surface/stall_detect/count_reg[3]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X2Y18          FDRE (Setup_fdre_C_R)       -0.524    14.565    Surface/stall_detect/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.425ns  (required time - arrival time)
  Source:                 Surface/stall_detect/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/stall_detect/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 1.014ns (20.312%)  route 3.978ns (79.688%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.625     5.146    Surface/stall_detect/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  Surface/stall_detect/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518     5.664 r  Surface/stall_detect/count_reg[11]/Q
                         net (fo=2, routed)           0.679     6.344    Surface/stall_detect/count_reg[11]
    SLICE_X3Y20          LUT3 (Prop_lut3_I0_O)        0.124     6.468 r  Surface/stall_detect/stall_i_4/O
                         net (fo=1, routed)           0.633     7.100    Surface/stall_detect/stall_i_4_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     7.224 f  Surface/stall_detect/stall_i_2/O
                         net (fo=1, routed)           0.634     7.859    Surface/stall_detect/stall_i_2_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I2_O)        0.124     7.983 r  Surface/stall_detect/stall_i_1/O
                         net (fo=3, routed)           0.742     8.725    Surface/stall_detect/stall_i_1_n_0
    SLICE_X2Y28          LUT3 (Prop_lut3_I2_O)        0.124     8.849 r  Surface/stall_detect/count[0]_i_1__0/O
                         net (fo=25, routed)          1.290    10.138    Surface/stall_detect/count[0]_i_1__0_n_0
    SLICE_X2Y19          FDRE                                         r  Surface/stall_detect/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.508    14.849    Surface/stall_detect/clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  Surface/stall_detect/count_reg[4]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524    14.564    Surface/stall_detect/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                         -10.138    
  -------------------------------------------------------------------
                         slack                                  4.425    

Slack (MET) :             4.425ns  (required time - arrival time)
  Source:                 Surface/stall_detect/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/stall_detect/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 1.014ns (20.312%)  route 3.978ns (79.688%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.625     5.146    Surface/stall_detect/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  Surface/stall_detect/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518     5.664 r  Surface/stall_detect/count_reg[11]/Q
                         net (fo=2, routed)           0.679     6.344    Surface/stall_detect/count_reg[11]
    SLICE_X3Y20          LUT3 (Prop_lut3_I0_O)        0.124     6.468 r  Surface/stall_detect/stall_i_4/O
                         net (fo=1, routed)           0.633     7.100    Surface/stall_detect/stall_i_4_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     7.224 f  Surface/stall_detect/stall_i_2/O
                         net (fo=1, routed)           0.634     7.859    Surface/stall_detect/stall_i_2_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I2_O)        0.124     7.983 r  Surface/stall_detect/stall_i_1/O
                         net (fo=3, routed)           0.742     8.725    Surface/stall_detect/stall_i_1_n_0
    SLICE_X2Y28          LUT3 (Prop_lut3_I2_O)        0.124     8.849 r  Surface/stall_detect/count[0]_i_1__0/O
                         net (fo=25, routed)          1.290    10.138    Surface/stall_detect/count[0]_i_1__0_n_0
    SLICE_X2Y19          FDRE                                         r  Surface/stall_detect/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.508    14.849    Surface/stall_detect/clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  Surface/stall_detect/count_reg[5]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524    14.564    Surface/stall_detect/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                         -10.138    
  -------------------------------------------------------------------
                         slack                                  4.425    

Slack (MET) :             4.425ns  (required time - arrival time)
  Source:                 Surface/stall_detect/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/stall_detect/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 1.014ns (20.312%)  route 3.978ns (79.688%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.625     5.146    Surface/stall_detect/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  Surface/stall_detect/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518     5.664 r  Surface/stall_detect/count_reg[11]/Q
                         net (fo=2, routed)           0.679     6.344    Surface/stall_detect/count_reg[11]
    SLICE_X3Y20          LUT3 (Prop_lut3_I0_O)        0.124     6.468 r  Surface/stall_detect/stall_i_4/O
                         net (fo=1, routed)           0.633     7.100    Surface/stall_detect/stall_i_4_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     7.224 f  Surface/stall_detect/stall_i_2/O
                         net (fo=1, routed)           0.634     7.859    Surface/stall_detect/stall_i_2_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I2_O)        0.124     7.983 r  Surface/stall_detect/stall_i_1/O
                         net (fo=3, routed)           0.742     8.725    Surface/stall_detect/stall_i_1_n_0
    SLICE_X2Y28          LUT3 (Prop_lut3_I2_O)        0.124     8.849 r  Surface/stall_detect/count[0]_i_1__0/O
                         net (fo=25, routed)          1.290    10.138    Surface/stall_detect/count[0]_i_1__0_n_0
    SLICE_X2Y19          FDRE                                         r  Surface/stall_detect/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.508    14.849    Surface/stall_detect/clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  Surface/stall_detect/count_reg[6]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524    14.564    Surface/stall_detect/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                         -10.138    
  -------------------------------------------------------------------
                         slack                                  4.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 FSM_onehot_st_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            st_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.054%)  route 0.062ns (22.946%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  FSM_onehot_st_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  FSM_onehot_st_state_reg[4]/Q
                         net (fo=3, routed)           0.062     1.700    st_done
    SLICE_X3Y13          LUT4 (Prop_lut4_I0_O)        0.045     1.745 r  st_done_i_1/O
                         net (fo=1, routed)           0.000     1.745    st_done_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  st_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.861     1.988    clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  st_done_reg/C
                         clock pessimism             -0.501     1.487    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.092     1.579    st_done_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/countf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.598%)  route 0.127ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.587     1.470    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  Uultrasonic_proximity/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Uultrasonic_proximity/count_reg[11]/Q
                         net (fo=4, routed)           0.127     1.738    Uultrasonic_proximity/count_reg[11]
    SLICE_X3Y19          FDRE                                         r  Uultrasonic_proximity/countf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.856     1.983    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  Uultrasonic_proximity/countf_reg[5]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X3Y19          FDRE (Hold_fdre_C_D)         0.070     1.554    Uultrasonic_proximity/countf_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/countf_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/hist_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.588     1.471    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  Uultrasonic_proximity/countf_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 f  Uultrasonic_proximity/countf_reg[13]/Q
                         net (fo=1, routed)           0.105     1.717    Uultrasonic_proximity/countf_reg_n_0_[13]
    SLICE_X1Y17          LUT4 (Prop_lut4_I0_O)        0.045     1.762 r  Uultrasonic_proximity/__3/hist[4]_i_1/O
                         net (fo=1, routed)           0.000     1.762    Uultrasonic_proximity/hist0_out[4]
    SLICE_X1Y17          FDRE                                         r  Uultrasonic_proximity/hist_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.858     1.985    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  Uultrasonic_proximity/hist_reg[4]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.091     1.577    Uultrasonic_proximity/hist_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 us_dir_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            direction_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.029%)  route 0.109ns (36.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  us_dir_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  us_dir_reg[2]/Q
                         net (fo=2, routed)           0.109     1.722    Directions/us_dir_reg[2]
    SLICE_X7Y13          LUT5 (Prop_lut5_I2_O)        0.045     1.767 r  Directions/direction[2]_i_1/O
                         net (fo=1, routed)           0.000     1.767    Directions_n_1
    SLICE_X7Y13          FDRE                                         r  direction_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  direction_reg[2]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X7Y13          FDRE (Hold_fdre_C_D)         0.092     1.579    direction_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 FSM_onehot_st_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tur_dn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (71.200%)  route 0.085ns (28.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  FSM_onehot_st_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     1.639 f  FSM_onehot_st_state_reg[3]/Q
                         net (fo=7, routed)           0.085     1.724    FSM_onehot_st_state_reg_n_0_[3]
    SLICE_X3Y12          LUT6 (Prop_lut6_I1_O)        0.045     1.769 r  tur_dn_i_1/O
                         net (fo=1, routed)           0.000     1.769    tur_dn_i_1_n_0
    SLICE_X3Y12          FDRE                                         r  tur_dn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.862     1.989    clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  tur_dn_reg/C
                         clock pessimism             -0.501     1.488    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.092     1.580    tur_dn_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 us_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_go_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.434%)  route 0.138ns (42.566%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  us_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  us_done_reg/Q
                         net (fo=3, routed)           0.138     1.752    Ucarriage/led_OBUF[3]
    SLICE_X3Y12          LUT6 (Prop_lut6_I4_O)        0.045     1.797 r  Ucarriage/us_go_i_1/O
                         net (fo=1, routed)           0.000     1.797    Ucarriage_n_39
    SLICE_X3Y12          FDRE                                         r  us_go_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.862     1.989    clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  us_go_reg/C
                         clock pessimism             -0.478     1.511    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.092     1.603    us_go_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/countf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.725%)  route 0.137ns (49.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.588     1.471    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  Uultrasonic_proximity/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Uultrasonic_proximity/count_reg[7]/Q
                         net (fo=5, routed)           0.137     1.749    Uultrasonic_proximity/count_reg[7]
    SLICE_X3Y18          FDRE                                         r  Uultrasonic_proximity/countf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.857     1.984    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  Uultrasonic_proximity/countf_reg[1]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.070     1.555    Uultrasonic_proximity/countf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/countf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.551%)  route 0.122ns (46.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.587     1.470    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  Uultrasonic_proximity/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Uultrasonic_proximity/count_reg[9]/Q
                         net (fo=5, routed)           0.122     1.733    Uultrasonic_proximity/count_reg[9]
    SLICE_X3Y19          FDRE                                         r  Uultrasonic_proximity/countf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.856     1.983    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  Uultrasonic_proximity/countf_reg[3]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X3Y19          FDRE (Hold_fdre_C_D)         0.046     1.530    Uultrasonic_proximity/countf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 st_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            st_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.628%)  route 0.069ns (23.372%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X15Y15         FDRE                                         r  st_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.128     1.573 f  st_state_reg[2]/Q
                         net (fo=2, routed)           0.069     1.642    ss_msg[6]
    SLICE_X15Y15         LUT2 (Prop_lut2_I1_O)        0.099     1.741 r  st_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.741    st_state[0]_i_1_n_0
    SLICE_X15Y15         FDRE                                         r  st_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.830     1.957    clk_IBUF_BUFG
    SLICE_X15Y15         FDRE                                         r  st_state_reg[0]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X15Y15         FDRE (Hold_fdre_C_D)         0.092     1.537    st_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 FSM_onehot_tur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tur_cnt_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.154%)  route 0.134ns (41.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  FSM_onehot_tur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  FSM_onehot_tur_state_reg[2]/Q
                         net (fo=29, routed)          0.134     1.751    FSM_onehot_tur_state_reg_n_0_[2]
    SLICE_X1Y11          LUT2 (Prop_lut2_I0_O)        0.045     1.796 r  tur_cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     1.796    tur_cnt[15]_i_1_n_0
    SLICE_X1Y11          FDSE                                         r  tur_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X1Y11          FDSE                                         r  tur_cnt_reg[15]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X1Y11          FDSE (Hold_fdse_C_D)         0.092     1.581    tur_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y33    Directions/MotorDirection_r_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y73   Directions/MotorDirection_r_reg[1]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y61   Directions/MotorDirection_r_reg[1]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y73    Directions/direction_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y10    FSM_onehot_brk_state_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X7Y14    Surface/speedA/pwm_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X7Y14    Surface/speedB/pwm_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y18    Surface/stall_detect/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y20    Surface/stall_detect/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y61   Directions/MotorDirection_r_reg[1]_lopt_replica_2/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X12Y11   Ucarriage/count_reg[12]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X12Y11   Ucarriage/count_reg[13]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X12Y11   Ucarriage/count_reg[14]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X12Y11   Ucarriage/count_reg[15]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X12Y12   Ucarriage/count_reg[16]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X12Y12   Ucarriage/count_reg[17]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X12Y12   Ucarriage/count_reg[18]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X12Y12   Ucarriage/count_reg[19]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X12Y13   Ucarriage/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73    Directions/direction_reg_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y14    Surface/speedA/pwm_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y14    Surface/speedB/pwm_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    Surface/stall_detect/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y3    Ucarriage/MagPWM/pwm_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    Surface/stall_detect/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    Surface/stall_detect/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    Surface/stall_detect/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    Surface/stall_detect/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    Surface/stall_detect/count_reg[21]/C



