$date
	Thu Jul 31 07:40:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALU_tb $end
$var wire 2 ! Out [1:0] $end
$var reg 2 " A [1:0] $end
$var reg 2 # B [1:0] $end
$var reg 3 $ opcode [2:0] $end
$scope module uut $end
$var wire 2 % A [1:0] $end
$var wire 2 & B [1:0] $end
$var wire 2 ' Out [1:0] $end
$var wire 3 ( ctrl [2:0] $end
$var wire 3 ) opcode [2:0] $end
$scope module CU $end
$var wire 3 * opcode [2:0] $end
$var reg 3 + ctrl [2:0] $end
$upscope $end
$scope module a1 $end
$var wire 2 , A [1:0] $end
$var wire 2 - B [1:0] $end
$var wire 3 . ctrl [2:0] $end
$var reg 2 / Out [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 /
b0 .
b10 -
b1 ,
b0 +
b0 *
b0 )
b0 (
b11 '
b10 &
b1 %
b0 $
b10 #
b1 "
b11 !
$end
#10
b1 +
b1 (
b1 .
b1 $
b1 )
b1 *
#20
b0 /
b0 !
b0 '
b10 +
b10 (
b10 .
b10 $
b10 )
b10 *
#30
b11 /
b11 !
b11 '
b11 +
b11 (
b11 .
b11 $
b11 )
b11 *
#40
b100 +
b100 (
b100 .
b100 $
b100 )
b100 *
#50
b0 +
b0 (
b0 .
b0 #
b0 &
b0 -
b11 "
b11 %
b11 ,
b0 $
b0 )
b0 *
#60
b1 +
b1 (
b1 .
b1 $
b1 )
b1 *
#70
b0 /
b0 !
b0 '
b10 +
b10 (
b10 .
b10 $
b10 )
b10 *
#80
b11 /
b11 !
b11 '
b11 +
b11 (
b11 .
b11 $
b11 )
b11 *
#90
b100 +
b100 (
b100 .
b100 $
b100 )
b100 *
#100
bx /
bx !
bx '
bx +
bx (
bx .
b101 $
b101 )
b101 *
#160
