INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB8/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB8/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB8/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB8/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB8/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB8/rtl/fc_2.v:173]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB8/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB8/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB8/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB8/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
