static inline void F_1 ( void T_1 * V_1 , T_2 V_2 , T_2 V_3 )\r\n{\r\nT_2 V_4 ;\r\ndo {\r\nV_4 = F_2 ( V_1 ) ;\r\nif ( ( V_4 & V_2 ) == V_3 )\r\nbreak;\r\n} while ( 1 );\r\n}\r\nstatic void F_3 ( unsigned char V_5 )\r\n{\r\nvoid T_1 * V_6 = ( void T_1 * ) ( F_4 ( V_7 ) ) ;\r\nF_1 ( V_6 + V_8 * 4 , V_9 , V_9 ) ;\r\nF_5 ( V_5 , V_6 + V_10 * 4 ) ;\r\nF_1 ( V_6 + V_8 * 4 , V_9 , V_9 ) ;\r\n}\r\nstatic void F_6 ( unsigned char V_5 )\r\n{\r\nvoid T_1 * V_6 = ( void T_1 * ) ( F_4 ( V_11 ) ) ;\r\nF_1 ( V_6 + V_12 , V_13 ,\r\nV_13 ) ;\r\nF_5 ( V_13 | V_5 , V_6 + V_12 ) ;\r\nF_1 ( V_6 + V_12 , V_13 ,\r\nV_13 ) ;\r\n}\r\nstatic void F_7 ( unsigned char V_5 )\r\n{\r\n}\r\nstatic void F_8 ( void )\r\n{\r\nvoid T_1 * V_6 ;\r\nT_2 V_14 ;\r\nV_6 = ( void T_1 * ) ( F_4 ( V_15 ) ) ;\r\nV_14 = F_2 ( V_6 + V_16 ) ;\r\nV_14 &= V_17 ;\r\nswitch ( V_14 ) {\r\ncase V_18 :\r\ncase V_19 :\r\ncase V_20 :\r\ncase V_21 :\r\ncase V_22 :\r\ncase V_23 :\r\ncase V_24 :\r\ncase V_25 :\r\ncase V_26 :\r\ncase V_27 :\r\nV_28 = F_3 ;\r\nbreak;\r\ncase V_29 :\r\ncase V_30 :\r\nV_28 = F_6 ;\r\nbreak;\r\ndefault:\r\nV_28 = F_7 ;\r\nbreak;\r\n}\r\n}\r\nvoid F_9 ( unsigned char V_5 )\r\n{\r\nif ( ! V_28 )\r\nF_8 () ;\r\nV_28 ( V_5 ) ;\r\n}
