<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Floorplan on Physical Design Interview Guide</title>
    <link>http://localhost:1313/categories/floorplan/</link>
    <description>Recent content in Floorplan on Physical Design Interview Guide</description>
    <generator>Hugo</generator>
    <language>en-us</language>
    <lastBuildDate>Wed, 20 Aug 2025 00:00:00 +0000</lastBuildDate>
    <atom:link href="http://localhost:1313/categories/floorplan/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>Explain physical-only cells. What is the need for physical cells?</title>
      <link>http://localhost:1313/posts/2025-08-20-explain-physical-only-cells-what-is/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-explain-physical-only-cells-what-is/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Decap&#xA;Cells (Decoupling Capacitors):&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; These are essentially capacitors (often&#xA;MOSCAPs) placed near switching logic.&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 54.0pt; mso-list: l0 level2 lfo1; tab-stops: list 54.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; font-size: 10.0pt; line-height: 107%; mso-bidi-font-size: 11.0pt; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Need:&lt;/b&gt;&#xA;to supply instantaneous current demands during fast switching events,&#xA;stabilizing the power supply voltage (VDD/VSS) and mitigating dynamic IR drop&#xA;and voltage noise on the power grid&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Have you abutted any macros?</title>
      <link>http://localhost:1313/posts/2025-08-20-have-you-abutted-any-macros/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-have-you-abutted-any-macros/</guid>
      <description>&lt;p&gt;If macros having pins in middle&#xA;or side with no pins can be abutted if technology allows.&lt;/p&gt;</description>
    </item>
    <item>
      <title>How are decap cells placed?</title>
      <link>http://localhost:1313/posts/2025-08-20-how-are-decap-cells-placed/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-how-are-decap-cells-placed/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Filler&#xA;Replacement:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; Tools often place decaps in available whitespace within&#xA;standard cell rows, replacing filler cells. This is the most common method.&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 18.0pt; mso-list: l0 level1 lfo1; tab-stops: list 18.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Near&#xA;High-Switching Logic:&lt;/b&gt; Targeted placement near blocks or cells known to have&#xA;high switching activity (e.g., clock buffers, data path muxes, bus drivers).&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How do you handle pin placement?</title>
      <link>http://localhost:1313/posts/2025-08-20-how-do-you-handle-pin-placement/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-how-do-you-handle-pin-placement/</guid>
      <description>&lt;p&gt;&amp;nbsp;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;Minimize&#xA;wire length between pins and the internal logic/macros they connect to.&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 18.0pt; mso-list: l0 level1 lfo1; tab-stops: list 18.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;Reduce&#xA;routing congestion, especially near the block boundary.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How do you plan the die size and estimate the chip area?</title>
      <link>http://localhost:1313/posts/2025-08-20-how-do-you-plan-die-size/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-how-do-you-plan-die-size/</guid>
      <description>&lt;p&gt;&amp;nbsp;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Gather&#xA;Inputs:&lt;/b&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 54.0pt; mso-list: l0 level2 lfo4; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Gate Count:&lt;/b&gt; Number of standard logic&#xA;gates from synthesis (excluding memories/macros).&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How to place macros?</title>
      <link>http://localhost:1313/posts/2025-08-20-how-to-place-macros/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-how-to-place-macros/</guid>
      <description>&lt;p&gt;&amp;nbsp;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Analyze Connectivity (Flylines) â€“ all fanin,&#xA;all_fanout.&lt;/b&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpLast&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l1 level1 lfo3; tab-stops: list 18.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Use trace macro feature of Innovus.&lt;/b&gt;&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>If macros are placed in the core area, what issues might be observed?</title>
      <link>http://localhost:1313/posts/2025-08-20-if-macros-are-placed-in-core-area-what/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-if-macros-are-placed-in-core-area-what/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Routing Congestion&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;: Macros create&#xA;&#34;pinch points&#34; or areas of high congestion around the corners and&#xA;between adjacent macros, making it difficult for the router to connect signals.&#xA;And creates Routing Detours resulting in longer wire lengths, increased delay,&#xA;and potentially new timing violations.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What are the challenges in floorplan? What extra care is needed for 7nm?</title>
      <link>http://localhost:1313/posts/2025-08-20-what-are-challenges-in-floorplan/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-what-are-challenges-in-floorplan/</guid>
      <description>&lt;p&gt;&lt;/p&gt;&lt;p class=&#34;MsoListParagraphCxSpFirst&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-bidi-font-weight: bold; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Power&#xA;Grid Integrity: &lt;/b&gt;Due to lower Vdd and higher current density, the power grid&#xA;must be extremely robust. This means more metal layers allocated for power&lt;b&gt;&lt;o:p&gt;&lt;/o:p&gt;&lt;/b&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpMiddle&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-bidi-font-weight: bold; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Pin&#xA;Placement Complexity:&lt;/b&gt; Higher pin counts and tighter bump pitches make I/O&#xA;pin placement challenging.&lt;b&gt;&lt;o:p&gt;&lt;/o:p&gt;&lt;/b&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What are the different types of placement bounds/blockages?</title>
      <link>http://localhost:1313/posts/2025-08-20-what-are-different-types-of-placement-blockage/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-what-are-different-types-of-placement-blockage/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;Placement&#xA;blockage of type &lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;&#34;Hard&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;&#34; means that placeDesign will not place&#xA;any cells in this area. Use this blockage type to totally restrict standard&#xA;cells from being placed here.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What checks are done after floorplan?</title>
      <link>http://localhost:1313/posts/2025-08-20-what-checks-are-done-after-floorplan/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-what-checks-are-done-after-floorplan/</guid>
      <description>&lt;p&gt;&lt;b&gt;Area and Utilization: &lt;/b&gt;within limit.&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34;&gt;&lt;b&gt;Macro Placement Legality:&lt;/b&gt; Ensure all macros are&#xA;placed legally (not overlapping) and are aligned to the site grid.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34;&gt;&lt;b&gt;Pin Placement:&lt;/b&gt; Check that all I/O pins are placed and&#xA;that their locations are reasonable for top-level connectivity.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34;&gt;&lt;b&gt;Early IR Drop Analysis&lt;/b&gt;: A static IR drop analysis is&#xA;run on the power distribution network (PDN) to check for significant voltage&#xA;drops. This helps validate that the power grid structure (straps, rails, and&#xA;vias) is robust enough.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What utilization do you target at the start? Considering a design with 70% vs 50% utilization, which would you take?</title>
      <link>http://localhost:1313/posts/2025-08-20-what-utilization-do-you-target-at-start/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-what-utilization-do-you-target-at-start/</guid>
      <description>&lt;p&gt;&amp;nbsp;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Target&#xA;Utilization at Start:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; The initial target core utilization for PnR typically&#xA;ranges from &lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;50% to 70%&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;.&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 57.8pt; mso-list: l0 level2 lfo1; tab-stops: list 57.8pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; font-size: 10.0pt; line-height: 107%; mso-bidi-font-size: 11.0pt; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;Lower&#xA;utilization (e.g., 50-60%) provides more whitespace, making routing easier,&#xA;reducing congestion, potentially improving timing (less detour), and offering&#xA;more flexibility for CTS and ECOs. This is often preferred for high-performance&#xA;designs or designs with known congestion challenges.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
  </channel>
</rss>
