|595test
dataout <= 8dimmer595:inst6.dataout
latch => 8dimmer595:inst6.latch
latch => 8dimmer595:inst5.latch
latch => 8dimmer595:inst4.latch
latch => 8dimmer595:inst3.latch
latch => 8dimmer595:inst2.latch
latch => 8dimmer595:inst.latch
clock => 8dimmer595:inst6.clock
clock => 8dimmer595:inst5.clock
clock => 8dimmer595:inst4.clock
clock => 8dimmer595:inst3.clock
clock => 8dimmer595:inst2.clock
clock => 8dimmer595:inst.clock
datain => 8dimmer595:inst.datain
mainclock => 8dimmer595:inst.mainclock
mainclock => 8dimmer595:inst2.mainclock
mainclock => 8dimmer595:inst3.mainclock
mainclock => 8dimmer595:inst4.mainclock
mainclock => 8dimmer595:inst5.mainclock
mainclock => 8dimmer595:inst6.mainclock
zero => 8dimmer595:inst.zero
zero1 => 8dimmer595:inst.zero1
zero2 => 8dimmer595:inst2.zero
zero3 => 8dimmer595:inst2.zero1
zero4 => 8dimmer595:inst3.zero
zero5 => 8dimmer595:inst3.zero1
zero6 => 8dimmer595:inst4.zero
zero7 => 8dimmer595:inst4.zero1
zero8 => 8dimmer595:inst5.zero
zero9 => 8dimmer595:inst5.zero1
zero10 => 8dimmer595:inst6.zero
zero11 => 8dimmer595:inst6.zero1
tout[0] <= 8dimmer595:inst.tout[0]
tout[1] <= 8dimmer595:inst.tout[1]
tout[2] <= 8dimmer595:inst.tout[2]
tout[3] <= 8dimmer595:inst.tout[3]
tout[4] <= 8dimmer595:inst.tout[4]
tout[5] <= 8dimmer595:inst.tout[5]
tout[6] <= 8dimmer595:inst.tout[6]
tout[7] <= 8dimmer595:inst.tout[7]
tout[8] <= 8dimmer595:inst2.tout[0]
tout[9] <= 8dimmer595:inst2.tout[1]
tout[10] <= 8dimmer595:inst2.tout[2]
tout[11] <= 8dimmer595:inst2.tout[3]
tout[12] <= 8dimmer595:inst2.tout[4]
tout[13] <= 8dimmer595:inst2.tout[5]
tout[14] <= 8dimmer595:inst2.tout[6]
tout[15] <= 8dimmer595:inst2.tout[7]
tout[16] <= 8dimmer595:inst3.tout[0]
tout[17] <= 8dimmer595:inst3.tout[1]
tout[18] <= 8dimmer595:inst3.tout[2]
tout[19] <= 8dimmer595:inst3.tout[3]
tout[20] <= 8dimmer595:inst3.tout[4]
tout[21] <= 8dimmer595:inst3.tout[5]
tout[22] <= 8dimmer595:inst3.tout[6]
tout[23] <= 8dimmer595:inst3.tout[7]
tout[24] <= 8dimmer595:inst4.tout[0]
tout[25] <= 8dimmer595:inst4.tout[1]
tout[26] <= 8dimmer595:inst4.tout[2]
tout[27] <= 8dimmer595:inst4.tout[3]
tout[28] <= 8dimmer595:inst4.tout[4]
tout[29] <= 8dimmer595:inst4.tout[5]
tout[30] <= 8dimmer595:inst4.tout[6]
tout[31] <= 8dimmer595:inst4.tout[7]
tout[32] <= 8dimmer595:inst5.tout[0]
tout[33] <= 8dimmer595:inst5.tout[1]
tout[34] <= 8dimmer595:inst5.tout[2]
tout[35] <= 8dimmer595:inst5.tout[3]
tout[36] <= 8dimmer595:inst5.tout[4]
tout[37] <= 8dimmer595:inst5.tout[5]
tout[38] <= 8dimmer595:inst5.tout[6]
tout[39] <= 8dimmer595:inst5.tout[7]
tout[40] <= 8dimmer595:inst6.tout[0]
tout[41] <= 8dimmer595:inst6.tout[1]
tout[42] <= 8dimmer595:inst6.tout[2]
tout[43] <= 8dimmer595:inst6.tout[3]
tout[44] <= 8dimmer595:inst6.tout[4]
tout[45] <= 8dimmer595:inst6.tout[5]
tout[46] <= 8dimmer595:inst6.tout[6]
tout[47] <= 8dimmer595:inst6.tout[7]


|595test|8dimmer595:inst6
dataout <= dimmer595:inst8.dataout
latch => dimmer595:inst8.latch
latch => dimmer595:inst7.latch
latch => dimmer595:inst6.latch
latch => dimmer595:inst5.latch
latch => dimmer595:inst4.latch
latch => dimmer595:inst3.latch
latch => dimmer595:inst2.latch
latch => dimmer595:inst.latch
clock => dimmer595:inst8.clock
clock => dimmer595:inst7.clock
clock => dimmer595:inst6.clock
clock => dimmer595:inst5.clock
clock => dimmer595:inst4.clock
clock => dimmer595:inst3.clock
clock => dimmer595:inst2.clock
clock => dimmer595:inst.clock
datain => dimmer595:inst.datain
mainclock => dimmer595:inst.main_clock
mainclock => dimmer595:inst2.main_clock
mainclock => dimmer595:inst3.main_clock
mainclock => dimmer595:inst4.main_clock
mainclock => dimmer595:inst5.main_clock
mainclock => dimmer595:inst6.main_clock
mainclock => dimmer595:inst7.main_clock
mainclock => dimmer595:inst8.main_clock
zero => dimmer595:inst.zero
zero => dimmer595:inst2.zero
zero => dimmer595:inst3.zero
zero => dimmer595:inst4.zero
zero1 => dimmer595:inst5.zero
zero1 => dimmer595:inst6.zero
zero1 => dimmer595:inst7.zero
zero1 => dimmer595:inst8.zero
tout[0] <= dimmer595:inst.dimmer_t_out
tout[1] <= dimmer595:inst2.dimmer_t_out
tout[2] <= dimmer595:inst3.dimmer_t_out
tout[3] <= dimmer595:inst4.dimmer_t_out
tout[4] <= dimmer595:inst5.dimmer_t_out
tout[5] <= dimmer595:inst6.dimmer_t_out
tout[6] <= dimmer595:inst7.dimmer_t_out
tout[7] <= dimmer595:inst8.dimmer_t_out


|595test|8dimmer595:inst6|dimmer595:inst8
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst6|dimmer595:inst8|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst6|dimmer595:inst8|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst6|dimmer595:inst7
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst6|dimmer595:inst7|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst6|dimmer595:inst7|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst6|dimmer595:inst6
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst6|dimmer595:inst6|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst6|dimmer595:inst6|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst6|dimmer595:inst5
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst6|dimmer595:inst5|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst6|dimmer595:inst5|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst6|dimmer595:inst4
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst6|dimmer595:inst4|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst6|dimmer595:inst4|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst6|dimmer595:inst3
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst6|dimmer595:inst3|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst6|dimmer595:inst3|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst6|dimmer595:inst2
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst6|dimmer595:inst2|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst6|dimmer595:inst2|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst6|dimmer595:inst
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst6|dimmer595:inst|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst6|dimmer595:inst|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst5
dataout <= dimmer595:inst8.dataout
latch => dimmer595:inst8.latch
latch => dimmer595:inst7.latch
latch => dimmer595:inst6.latch
latch => dimmer595:inst5.latch
latch => dimmer595:inst4.latch
latch => dimmer595:inst3.latch
latch => dimmer595:inst2.latch
latch => dimmer595:inst.latch
clock => dimmer595:inst8.clock
clock => dimmer595:inst7.clock
clock => dimmer595:inst6.clock
clock => dimmer595:inst5.clock
clock => dimmer595:inst4.clock
clock => dimmer595:inst3.clock
clock => dimmer595:inst2.clock
clock => dimmer595:inst.clock
datain => dimmer595:inst.datain
mainclock => dimmer595:inst.main_clock
mainclock => dimmer595:inst2.main_clock
mainclock => dimmer595:inst3.main_clock
mainclock => dimmer595:inst4.main_clock
mainclock => dimmer595:inst5.main_clock
mainclock => dimmer595:inst6.main_clock
mainclock => dimmer595:inst7.main_clock
mainclock => dimmer595:inst8.main_clock
zero => dimmer595:inst.zero
zero => dimmer595:inst2.zero
zero => dimmer595:inst3.zero
zero => dimmer595:inst4.zero
zero1 => dimmer595:inst5.zero
zero1 => dimmer595:inst6.zero
zero1 => dimmer595:inst7.zero
zero1 => dimmer595:inst8.zero
tout[0] <= dimmer595:inst.dimmer_t_out
tout[1] <= dimmer595:inst2.dimmer_t_out
tout[2] <= dimmer595:inst3.dimmer_t_out
tout[3] <= dimmer595:inst4.dimmer_t_out
tout[4] <= dimmer595:inst5.dimmer_t_out
tout[5] <= dimmer595:inst6.dimmer_t_out
tout[6] <= dimmer595:inst7.dimmer_t_out
tout[7] <= dimmer595:inst8.dimmer_t_out


|595test|8dimmer595:inst5|dimmer595:inst8
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst5|dimmer595:inst8|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst5|dimmer595:inst8|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst5|dimmer595:inst7
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst5|dimmer595:inst7|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst5|dimmer595:inst7|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst5|dimmer595:inst6
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst5|dimmer595:inst6|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst5|dimmer595:inst6|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst5|dimmer595:inst5
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst5|dimmer595:inst5|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst5|dimmer595:inst5|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst5|dimmer595:inst4
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst5|dimmer595:inst4|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst5|dimmer595:inst4|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst5|dimmer595:inst3
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst5|dimmer595:inst3|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst5|dimmer595:inst3|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst5|dimmer595:inst2
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst5|dimmer595:inst2|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst5|dimmer595:inst2|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst5|dimmer595:inst
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst5|dimmer595:inst|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst5|dimmer595:inst|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst4
dataout <= dimmer595:inst8.dataout
latch => dimmer595:inst8.latch
latch => dimmer595:inst7.latch
latch => dimmer595:inst6.latch
latch => dimmer595:inst5.latch
latch => dimmer595:inst4.latch
latch => dimmer595:inst3.latch
latch => dimmer595:inst2.latch
latch => dimmer595:inst.latch
clock => dimmer595:inst8.clock
clock => dimmer595:inst7.clock
clock => dimmer595:inst6.clock
clock => dimmer595:inst5.clock
clock => dimmer595:inst4.clock
clock => dimmer595:inst3.clock
clock => dimmer595:inst2.clock
clock => dimmer595:inst.clock
datain => dimmer595:inst.datain
mainclock => dimmer595:inst.main_clock
mainclock => dimmer595:inst2.main_clock
mainclock => dimmer595:inst3.main_clock
mainclock => dimmer595:inst4.main_clock
mainclock => dimmer595:inst5.main_clock
mainclock => dimmer595:inst6.main_clock
mainclock => dimmer595:inst7.main_clock
mainclock => dimmer595:inst8.main_clock
zero => dimmer595:inst.zero
zero => dimmer595:inst2.zero
zero => dimmer595:inst3.zero
zero => dimmer595:inst4.zero
zero1 => dimmer595:inst5.zero
zero1 => dimmer595:inst6.zero
zero1 => dimmer595:inst7.zero
zero1 => dimmer595:inst8.zero
tout[0] <= dimmer595:inst.dimmer_t_out
tout[1] <= dimmer595:inst2.dimmer_t_out
tout[2] <= dimmer595:inst3.dimmer_t_out
tout[3] <= dimmer595:inst4.dimmer_t_out
tout[4] <= dimmer595:inst5.dimmer_t_out
tout[5] <= dimmer595:inst6.dimmer_t_out
tout[6] <= dimmer595:inst7.dimmer_t_out
tout[7] <= dimmer595:inst8.dimmer_t_out


|595test|8dimmer595:inst4|dimmer595:inst8
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst4|dimmer595:inst8|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst4|dimmer595:inst8|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst4|dimmer595:inst7
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst4|dimmer595:inst7|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst4|dimmer595:inst7|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst4|dimmer595:inst6
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst4|dimmer595:inst6|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst4|dimmer595:inst6|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst4|dimmer595:inst5
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst4|dimmer595:inst5|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst4|dimmer595:inst5|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst4|dimmer595:inst4
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst4|dimmer595:inst4|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst4|dimmer595:inst4|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst4|dimmer595:inst3
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst4|dimmer595:inst3|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst4|dimmer595:inst3|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst4|dimmer595:inst2
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst4|dimmer595:inst2|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst4|dimmer595:inst2|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst4|dimmer595:inst
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst4|dimmer595:inst|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst4|dimmer595:inst|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst3
dataout <= dimmer595:inst8.dataout
latch => dimmer595:inst8.latch
latch => dimmer595:inst7.latch
latch => dimmer595:inst6.latch
latch => dimmer595:inst5.latch
latch => dimmer595:inst4.latch
latch => dimmer595:inst3.latch
latch => dimmer595:inst2.latch
latch => dimmer595:inst.latch
clock => dimmer595:inst8.clock
clock => dimmer595:inst7.clock
clock => dimmer595:inst6.clock
clock => dimmer595:inst5.clock
clock => dimmer595:inst4.clock
clock => dimmer595:inst3.clock
clock => dimmer595:inst2.clock
clock => dimmer595:inst.clock
datain => dimmer595:inst.datain
mainclock => dimmer595:inst.main_clock
mainclock => dimmer595:inst2.main_clock
mainclock => dimmer595:inst3.main_clock
mainclock => dimmer595:inst4.main_clock
mainclock => dimmer595:inst5.main_clock
mainclock => dimmer595:inst6.main_clock
mainclock => dimmer595:inst7.main_clock
mainclock => dimmer595:inst8.main_clock
zero => dimmer595:inst.zero
zero => dimmer595:inst2.zero
zero => dimmer595:inst3.zero
zero => dimmer595:inst4.zero
zero1 => dimmer595:inst5.zero
zero1 => dimmer595:inst6.zero
zero1 => dimmer595:inst7.zero
zero1 => dimmer595:inst8.zero
tout[0] <= dimmer595:inst.dimmer_t_out
tout[1] <= dimmer595:inst2.dimmer_t_out
tout[2] <= dimmer595:inst3.dimmer_t_out
tout[3] <= dimmer595:inst4.dimmer_t_out
tout[4] <= dimmer595:inst5.dimmer_t_out
tout[5] <= dimmer595:inst6.dimmer_t_out
tout[6] <= dimmer595:inst7.dimmer_t_out
tout[7] <= dimmer595:inst8.dimmer_t_out


|595test|8dimmer595:inst3|dimmer595:inst8
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst3|dimmer595:inst8|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst3|dimmer595:inst8|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst3|dimmer595:inst7
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst3|dimmer595:inst7|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst3|dimmer595:inst7|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst3|dimmer595:inst6
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst3|dimmer595:inst6|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst3|dimmer595:inst6|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst3|dimmer595:inst5
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst3|dimmer595:inst5|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst3|dimmer595:inst5|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst3|dimmer595:inst4
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst3|dimmer595:inst4|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst3|dimmer595:inst4|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst3|dimmer595:inst3
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst3|dimmer595:inst3|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst3|dimmer595:inst3|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst3|dimmer595:inst2
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst3|dimmer595:inst2|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst3|dimmer595:inst2|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst3|dimmer595:inst
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst3|dimmer595:inst|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst3|dimmer595:inst|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst2
dataout <= dimmer595:inst8.dataout
latch => dimmer595:inst8.latch
latch => dimmer595:inst7.latch
latch => dimmer595:inst6.latch
latch => dimmer595:inst5.latch
latch => dimmer595:inst4.latch
latch => dimmer595:inst3.latch
latch => dimmer595:inst2.latch
latch => dimmer595:inst.latch
clock => dimmer595:inst8.clock
clock => dimmer595:inst7.clock
clock => dimmer595:inst6.clock
clock => dimmer595:inst5.clock
clock => dimmer595:inst4.clock
clock => dimmer595:inst3.clock
clock => dimmer595:inst2.clock
clock => dimmer595:inst.clock
datain => dimmer595:inst.datain
mainclock => dimmer595:inst.main_clock
mainclock => dimmer595:inst2.main_clock
mainclock => dimmer595:inst3.main_clock
mainclock => dimmer595:inst4.main_clock
mainclock => dimmer595:inst5.main_clock
mainclock => dimmer595:inst6.main_clock
mainclock => dimmer595:inst7.main_clock
mainclock => dimmer595:inst8.main_clock
zero => dimmer595:inst.zero
zero => dimmer595:inst2.zero
zero => dimmer595:inst3.zero
zero => dimmer595:inst4.zero
zero1 => dimmer595:inst5.zero
zero1 => dimmer595:inst6.zero
zero1 => dimmer595:inst7.zero
zero1 => dimmer595:inst8.zero
tout[0] <= dimmer595:inst.dimmer_t_out
tout[1] <= dimmer595:inst2.dimmer_t_out
tout[2] <= dimmer595:inst3.dimmer_t_out
tout[3] <= dimmer595:inst4.dimmer_t_out
tout[4] <= dimmer595:inst5.dimmer_t_out
tout[5] <= dimmer595:inst6.dimmer_t_out
tout[6] <= dimmer595:inst7.dimmer_t_out
tout[7] <= dimmer595:inst8.dimmer_t_out


|595test|8dimmer595:inst2|dimmer595:inst8
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst2|dimmer595:inst8|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst2|dimmer595:inst8|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst2|dimmer595:inst7
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst2|dimmer595:inst7|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst2|dimmer595:inst7|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst2|dimmer595:inst6
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst2|dimmer595:inst6|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst2|dimmer595:inst6|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst2|dimmer595:inst5
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst2|dimmer595:inst5|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst2|dimmer595:inst5|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst2|dimmer595:inst4
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst2|dimmer595:inst4|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst2|dimmer595:inst4|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst2|dimmer595:inst3
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst2|dimmer595:inst3|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst2|dimmer595:inst3|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst2|dimmer595:inst2
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst2|dimmer595:inst2|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst2|dimmer595:inst2|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst2|dimmer595:inst
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst2|dimmer595:inst|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst2|dimmer595:inst|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst
dataout <= dimmer595:inst8.dataout
latch => dimmer595:inst8.latch
latch => dimmer595:inst7.latch
latch => dimmer595:inst6.latch
latch => dimmer595:inst5.latch
latch => dimmer595:inst4.latch
latch => dimmer595:inst3.latch
latch => dimmer595:inst2.latch
latch => dimmer595:inst.latch
clock => dimmer595:inst8.clock
clock => dimmer595:inst7.clock
clock => dimmer595:inst6.clock
clock => dimmer595:inst5.clock
clock => dimmer595:inst4.clock
clock => dimmer595:inst3.clock
clock => dimmer595:inst2.clock
clock => dimmer595:inst.clock
datain => dimmer595:inst.datain
mainclock => dimmer595:inst.main_clock
mainclock => dimmer595:inst2.main_clock
mainclock => dimmer595:inst3.main_clock
mainclock => dimmer595:inst4.main_clock
mainclock => dimmer595:inst5.main_clock
mainclock => dimmer595:inst6.main_clock
mainclock => dimmer595:inst7.main_clock
mainclock => dimmer595:inst8.main_clock
zero => dimmer595:inst.zero
zero => dimmer595:inst2.zero
zero => dimmer595:inst3.zero
zero => dimmer595:inst4.zero
zero1 => dimmer595:inst5.zero
zero1 => dimmer595:inst6.zero
zero1 => dimmer595:inst7.zero
zero1 => dimmer595:inst8.zero
tout[0] <= dimmer595:inst.dimmer_t_out
tout[1] <= dimmer595:inst2.dimmer_t_out
tout[2] <= dimmer595:inst3.dimmer_t_out
tout[3] <= dimmer595:inst4.dimmer_t_out
tout[4] <= dimmer595:inst5.dimmer_t_out
tout[5] <= dimmer595:inst6.dimmer_t_out
tout[6] <= dimmer595:inst7.dimmer_t_out
tout[7] <= dimmer595:inst8.dimmer_t_out


|595test|8dimmer595:inst|dimmer595:inst8
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst|dimmer595:inst8|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst|dimmer595:inst8|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst|dimmer595:inst7
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst|dimmer595:inst7|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst|dimmer595:inst7|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst|dimmer595:inst6
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst|dimmer595:inst6|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst|dimmer595:inst6|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst|dimmer595:inst5
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst|dimmer595:inst5|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst|dimmer595:inst5|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst|dimmer595:inst4
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst|dimmer595:inst4|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst|dimmer595:inst4|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst|dimmer595:inst3
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst|dimmer595:inst3|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst|dimmer595:inst3|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst|dimmer595:inst2
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst|dimmer595:inst2|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst|dimmer595:inst2|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst|dimmer595:inst
dimmer_t_out <= dimmer:inst1.tout
main_clock => dimmer:inst1.clk
zero => dimmer:inst1.zero_in
latch => 74595:inst.RCLK
clock => 74595:inst.SRCLK
datain => 74595:inst.SER
dataout <= 74595:inst.QHN


|595test|8dimmer595:inst|dimmer595:inst|dimmer:inst1
clk => ck_1M.CLK
clk => \ck_macker:delay_1M[0].CLK
clk => \ck_macker:delay_1M[1].CLK
clk => \ck_macker:delay_1M[2].CLK
clk => \ck_macker:delay_1M[3].CLK
clk => \ck_macker:delay_1M[4].CLK
clk => \ck_macker:delay_1M[5].CLK
clk => \ck_macker:delay_1M[6].CLK
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => dim2.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => swzero[0].CLK
zero_in => swzero[1].CLK
zero_in => swzero[2].CLK
zero_in => swzero[3].CLK
zero_in => swzero[4].CLK
zero_in => swzero[5].CLK
zero_in => swzero[6].CLK
zero_in => swzero[7].CLK
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => timer.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
zero_in => x.OUTPUTSELECT
sw[0] => swzero[0].DATAIN
sw[1] => swzero[1].DATAIN
sw[2] => swzero[2].DATAIN
sw[3] => swzero[3].DATAIN
sw[4] => swzero[4].DATAIN
sw[5] => swzero[5].DATAIN
sw[6] => swzero[6].DATAIN
sw[7] => swzero[7].DATAIN
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
tout <= tout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|595test|8dimmer595:inst|dimmer595:inst|74595:inst
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE
RCLK => 8.CLK
RCLK => 10.CLK
RCLK => 13.CLK
RCLK => 16.CLK
RCLK => 19.CLK
RCLK => 22.CLK
RCLK => 25.CLK
RCLK => 28.CLK
SRCLRN => 6.ACLR
SRCLRN => 7.ACLR
SRCLRN => 14.ACLR
SRCLRN => 15.ACLR
SRCLRN => 20.ACLR
SRCLRN => 21.ACLR
SRCLRN => 26.ACLR
SRCLRN => 27.ACLR
SRCLK => 6.CLK
SRCLK => 7.CLK
SRCLK => 14.CLK
SRCLK => 15.CLK
SRCLK => 20.CLK
SRCLK => 21.CLK
SRCLK => 26.CLK
SRCLK => 27.CLK
SER => 6.DATAIN
GN => 33.IN0
QB <= 35.DB_MAX_OUTPUT_PORT_TYPE
QC <= 36.DB_MAX_OUTPUT_PORT_TYPE
QD <= 37.DB_MAX_OUTPUT_PORT_TYPE
QE <= 38.DB_MAX_OUTPUT_PORT_TYPE
QF <= 39.DB_MAX_OUTPUT_PORT_TYPE
QG <= 41.DB_MAX_OUTPUT_PORT_TYPE
QH <= 40.DB_MAX_OUTPUT_PORT_TYPE
QHN <= 27.DB_MAX_OUTPUT_PORT_TYPE


