

================================================================
== Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config2_s'
================================================================
* Date:           Mon Apr 29 02:51:11 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.426 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.000 ns|  10.000 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                 |                                                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                     Instance                                    |                                Module                                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_92        |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s              |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |tmp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_120  |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%in_elem_0_0_0_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %in_elem_0_0_0_0_0_val"   --->   Operation 4 'read' 'in_elem_0_0_0_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.22ns)   --->   "%call_ln286 = call void @shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>, i16 %in_elem_0_0_0_0_0_val_read, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12, i16 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1, i16 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 5 'call' 'call_ln286' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer2_out, void @empty_10, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%sX_3_load = load i32 %sX_3" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 7 'load' 'sX_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.88ns)   --->   "%icmp_ln289 = icmp_eq  i32 %sX_3_load, i32 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 8 'icmp' 'icmp_ln289' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%sY_3_load = load i32 %sY_3" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 9 'load' 'sY_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%pY_3_load = load i32 %pY_3" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 10 'load' 'pY_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%pX_3_load = load i32 %pX_3" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 11 'load' 'pX_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln289 = br i1 %icmp_ln289, void %if.end, void %land.lhs.true" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 12 'br' 'br_ln289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.88ns)   --->   "%icmp_ln289_4 = icmp_eq  i32 %sY_3_load, i32 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 13 'icmp' 'icmp_ln289_4' <Predicate = (icmp_ln289)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %pY_3_load, i32 1, i32 31" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 14 'partselect' 'tmp_7' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.87ns)   --->   "%icmp_ln289_5 = icmp_sgt  i31 %tmp_7, i31 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 15 'icmp' 'icmp_ln289_5' <Predicate = (icmp_ln289)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %pX_3_load, i32 1, i32 31" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 16 'partselect' 'tmp_8' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.87ns)   --->   "%icmp_ln289_6 = icmp_sgt  i31 %tmp_8, i31 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 17 'icmp' 'icmp_ln289_6' <Predicate = (icmp_ln289)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_2)   --->   "%and_ln289 = and i1 %icmp_ln289_5, i1 %icmp_ln289_6" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 18 'and' 'and_ln289' <Predicate = (icmp_ln289)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln289_2 = and i1 %and_ln289, i1 %icmp_ln289_4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 19 'and' 'and_ln289_2' <Predicate = (icmp_ln289)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln289 = br i1 %and_ln289_2, void %if.end, void %if.then" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 20 'br' 'br_ln289' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = call i32 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 21 'call' 'tmp' <Predicate = (icmp_ln289 & and_ln289_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%res_out = extractvalue i32 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 22 'extractvalue' 'res_out' <Predicate = (icmp_ln289 & and_ln289_2)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%res_out_8 = extractvalue i32 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 23 'extractvalue' 'res_out_8' <Predicate = (icmp_ln289 & and_ln289_2)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.88ns)   --->   "%add_ln313 = add i32 %pX_3_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 24 'add' 'add_ln313' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.88ns)   --->   "%icmp_ln313 = icmp_eq  i32 %add_ln313, i32 15" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 25 'icmp' 'icmp_ln313' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln313 = br i1 %icmp_ln313, void %if.else28, void %if.then17" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 26 'br' 'br_ln313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln326 = store i32 %add_ln313, i32 %pX_3" [firmware/nnet_utils/nnet_conv_stream.h:326]   --->   Operation 27 'store' 'store_ln326' <Predicate = (!icmp_ln313)> <Delay = 0.38>
ST_2 : Operation 28 [1/1] (0.88ns)   --->   "%add_ln328 = add i32 %sX_3_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 28 'add' 'add_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.22ns)   --->   "%select_ln328 = select i1 %icmp_ln289, i32 2, i32 %add_ln328" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 29 'select' 'select_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln328 = store i32 %select_ln328, i32 %sX_3" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 30 'store' 'store_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.38>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end39"   --->   Operation 31 'br' 'br_ln0' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln315 = store i32 0, i32 %pX_3" [firmware/nnet_utils/nnet_conv_stream.h:315]   --->   Operation 32 'store' 'store_ln315' <Predicate = (icmp_ln313)> <Delay = 0.38>
ST_2 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln316 = store i32 0, i32 %sX_3" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 33 'store' 'store_ln316' <Predicate = (icmp_ln313)> <Delay = 0.38>
ST_2 : Operation 34 [1/1] (0.88ns)   --->   "%add_ln317 = add i32 %pY_3_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 34 'add' 'add_ln317' <Predicate = (icmp_ln313)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.88ns)   --->   "%icmp_ln317 = icmp_eq  i32 %add_ln317, i32 10" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 35 'icmp' 'icmp_ln317' <Predicate = (icmp_ln313)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln317 = br i1 %icmp_ln317, void %if.else, void %if.then20" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 36 'br' 'br_ln317' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln321 = store i32 %add_ln317, i32 %pY_3" [firmware/nnet_utils/nnet_conv_stream.h:321]   --->   Operation 37 'store' 'store_ln321' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.38>
ST_2 : Operation 38 [1/1] (0.88ns)   --->   "%icmp_ln323 = icmp_eq  i32 %sY_3_load, i32 2" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 38 'icmp' 'icmp_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.88ns)   --->   "%add_ln323 = add i32 %sY_3_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 39 'add' 'add_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.22ns)   --->   "%select_ln323 = select i1 %icmp_ln323, i32 2, i32 %add_ln323" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 40 'select' 'select_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.38ns)   --->   "%br_ln0 = br void %if.end27"   --->   Operation 41 'br' 'br_ln0' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.38>
ST_2 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln318 = store i32 0, i32 %pY_3" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 42 'store' 'store_ln318' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 0.38>
ST_2 : Operation 43 [1/1] (0.38ns)   --->   "%br_ln320 = br void %if.end27" [firmware/nnet_utils/nnet_conv_stream.h:320]   --->   Operation 43 'br' 'br_ln320' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.14>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %res_out_8, i16 %res_out" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 44 'bitconcatenate' 'p_0' <Predicate = (icmp_ln289 & and_ln289_2)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.14ns)   --->   "%write_ln309 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %layer2_out, i32 %p_0" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 45 'write' 'write_ln309' <Predicate = (icmp_ln289 & and_ln289_2)> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 104> <FIFO>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln310 = br void %if.end" [firmware/nnet_utils/nnet_conv_stream.h:310]   --->   Operation 46 'br' 'br_ln310' <Predicate = (icmp_ln289 & and_ln289_2)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %select_ln323, void %if.else, i32 0, void %if.then20" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 47 'phi' 'storemerge' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln319 = store i32 %storemerge, i32 %sY_3" [firmware/nnet_utils/nnet_conv_stream.h:319]   --->   Operation 48 'store' 'store_ln319' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln325 = br void %if.end39" [firmware/nnet_utils/nnet_conv_stream.h:325]   --->   Operation 49 'br' 'br_ln325' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln330 = ret" [firmware/nnet_utils/nnet_conv_stream.h:330]   --->   Operation 50 'ret' 'ret_ln330' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_elem_0_0_0_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sY_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pY_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pX_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_elem_0_0_0_0_0_val_read (read          ) [ 0000]
call_ln286                 (call          ) [ 0000]
specinterface_ln0          (specinterface ) [ 0000]
sX_3_load                  (load          ) [ 0000]
icmp_ln289                 (icmp          ) [ 0111]
sY_3_load                  (load          ) [ 0000]
pY_3_load                  (load          ) [ 0000]
pX_3_load                  (load          ) [ 0000]
br_ln289                   (br            ) [ 0000]
icmp_ln289_4               (icmp          ) [ 0000]
tmp_7                      (partselect    ) [ 0000]
icmp_ln289_5               (icmp          ) [ 0000]
tmp_8                      (partselect    ) [ 0000]
icmp_ln289_6               (icmp          ) [ 0000]
and_ln289                  (and           ) [ 0000]
and_ln289_2                (and           ) [ 0111]
br_ln289                   (br            ) [ 0000]
tmp                        (call          ) [ 0000]
res_out                    (extractvalue  ) [ 0101]
res_out_8                  (extractvalue  ) [ 0101]
add_ln313                  (add           ) [ 0000]
icmp_ln313                 (icmp          ) [ 0111]
br_ln313                   (br            ) [ 0000]
store_ln326                (store         ) [ 0000]
add_ln328                  (add           ) [ 0000]
select_ln328               (select        ) [ 0000]
store_ln328                (store         ) [ 0000]
br_ln0                     (br            ) [ 0000]
store_ln315                (store         ) [ 0000]
store_ln316                (store         ) [ 0000]
add_ln317                  (add           ) [ 0000]
icmp_ln317                 (icmp          ) [ 0010]
br_ln317                   (br            ) [ 0000]
store_ln321                (store         ) [ 0000]
icmp_ln323                 (icmp          ) [ 0000]
add_ln323                  (add           ) [ 0000]
select_ln323               (select        ) [ 0111]
br_ln0                     (br            ) [ 0111]
store_ln318                (store         ) [ 0000]
br_ln320                   (br            ) [ 0111]
p_0                        (bitconcatenate) [ 0000]
write_ln309                (write         ) [ 0000]
br_ln310                   (br            ) [ 0000]
storemerge                 (phi           ) [ 0101]
store_ln319                (store         ) [ 0000]
br_ln325                   (br            ) [ 0000]
ret_ln330                  (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_elem_0_0_0_0_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_0_0_0_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer2_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="sX_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="sY_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="pY_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="pX_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="in_elem_0_0_0_0_0_val_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_0_0_0_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln309_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln309/3 "/>
</bind>
</comp>

<comp id="81" class="1005" name="storemerge_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="1"/>
<pin id="83" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="85" class="1004" name="storemerge_phi_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="1"/>
<pin id="87" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="1" slack="1"/>
<pin id="89" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="0" index="2" bw="16" slack="0"/>
<pin id="96" dir="0" index="3" bw="16" slack="0"/>
<pin id="97" dir="0" index="4" bw="16" slack="0"/>
<pin id="98" dir="0" index="5" bw="16" slack="0"/>
<pin id="99" dir="0" index="6" bw="16" slack="0"/>
<pin id="100" dir="0" index="7" bw="16" slack="0"/>
<pin id="101" dir="0" index="8" bw="16" slack="0"/>
<pin id="102" dir="0" index="9" bw="16" slack="0"/>
<pin id="103" dir="0" index="10" bw="16" slack="0"/>
<pin id="104" dir="0" index="11" bw="16" slack="0"/>
<pin id="105" dir="0" index="12" bw="16" slack="0"/>
<pin id="106" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln286/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="0" index="2" bw="16" slack="0"/>
<pin id="124" dir="0" index="3" bw="16" slack="0"/>
<pin id="125" dir="0" index="4" bw="16" slack="0"/>
<pin id="126" dir="0" index="5" bw="16" slack="0"/>
<pin id="127" dir="0" index="6" bw="16" slack="0"/>
<pin id="128" dir="0" index="7" bw="16" slack="0"/>
<pin id="129" dir="0" index="8" bw="16" slack="0"/>
<pin id="130" dir="0" index="9" bw="16" slack="0"/>
<pin id="131" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="sX_3_load_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_3_load/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln289_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="3" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="sY_3_load_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_3_load/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="pY_3_load_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_3_load/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="pX_3_load_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_3_load/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln289_4_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="3" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_4/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_7_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="31" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="0" index="3" bw="6" slack="0"/>
<pin id="175" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln289_5_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="31" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_5/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_8_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="31" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="0" index="3" bw="6" slack="0"/>
<pin id="191" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln289_6_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="31" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_6/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="and_ln289_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="and_ln289_2_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289_2/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="res_out_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="res_out_8_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_8/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln313_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln313/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln313_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="5" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln313/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln326_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln326/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln328_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln328/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="select_ln328_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="3" slack="0"/>
<pin id="249" dir="0" index="2" bw="32" slack="0"/>
<pin id="250" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln328/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln328_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln328/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln315_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln315/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln316_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln316/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln317_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln317/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln317_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="5" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln317/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln321_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln321/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="icmp_ln323_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="3" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln323/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="add_ln323_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln323/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="select_ln323_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="3" slack="0"/>
<pin id="305" dir="0" index="2" bw="32" slack="0"/>
<pin id="306" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln323/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln318_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln318/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="p_0_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="16" slack="1"/>
<pin id="319" dir="0" index="2" bw="16" slack="1"/>
<pin id="320" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln319_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/3 "/>
</bind>
</comp>

<comp id="329" class="1005" name="icmp_ln289_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="1"/>
<pin id="331" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln289 "/>
</bind>
</comp>

<comp id="333" class="1005" name="and_ln289_2_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln289_2 "/>
</bind>
</comp>

<comp id="337" class="1005" name="res_out_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="16" slack="1"/>
<pin id="339" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out "/>
</bind>
</comp>

<comp id="342" class="1005" name="res_out_8_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="1"/>
<pin id="344" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out_8 "/>
</bind>
</comp>

<comp id="347" class="1005" name="icmp_ln313_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln313 "/>
</bind>
</comp>

<comp id="354" class="1005" name="select_ln323_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln323 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="34" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="66" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="42" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="81" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="108"><net_src comp="68" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="92" pin=4"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="92" pin=5"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="92" pin=6"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="92" pin=7"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="92" pin=8"/></net>

<net id="116"><net_src comp="18" pin="0"/><net_sink comp="92" pin=9"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="92" pin=10"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="92" pin=11"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="92" pin=12"/></net>

<net id="132"><net_src comp="58" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="120" pin=4"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="120" pin=5"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="120" pin=6"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="120" pin=7"/></net>

<net id="140"><net_src comp="8" pin="0"/><net_sink comp="120" pin=8"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="120" pin=9"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="48" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="152" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="48" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="50" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="156" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="52" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="54" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="184"><net_src comp="170" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="56" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="50" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="160" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="194"><net_src comp="52" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="195"><net_src comp="54" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="200"><net_src comp="186" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="56" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="180" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="196" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="164" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="120" pin="10"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="120" pin="10"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="160" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="52" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="60" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="222" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="142" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="52" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="146" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="48" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="240" pin="2"/><net_sink comp="246" pin=2"/></net>

<net id="258"><net_src comp="246" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="26" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="42" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="32" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="42" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="26" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="156" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="52" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="62" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="272" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="30" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="152" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="48" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="152" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="52" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="307"><net_src comp="290" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="48" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="296" pin="2"/><net_sink comp="302" pin=2"/></net>

<net id="314"><net_src comp="42" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="30" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="321"><net_src comp="64" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="316" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="327"><net_src comp="85" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="28" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="146" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="208" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="214" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="345"><net_src comp="218" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="350"><net_src comp="228" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="302" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="85" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer2_out | {3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12 | {1 }
	Port: void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1 | {1 }
	Port: void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer | {1 }
	Port: sX_3 | {2 }
	Port: sY_3 | {3 }
	Port: pY_3 | {2 }
	Port: pX_3 | {2 }
 - Input state : 
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config2> : in_elem_0_0_0_0_0_val | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config2> : void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config2> : void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config2> : sX_3 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config2> : sY_3 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config2> : pY_3 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config2> : pX_3 | {2 }
  - Chain level:
	State 1
	State 2
		icmp_ln289 : 1
		br_ln289 : 2
		icmp_ln289_4 : 1
		tmp_7 : 1
		icmp_ln289_5 : 2
		tmp_8 : 1
		icmp_ln289_6 : 2
		and_ln289 : 3
		and_ln289_2 : 3
		br_ln289 : 3
		res_out : 1
		res_out_8 : 1
		add_ln313 : 1
		icmp_ln313 : 2
		br_ln313 : 3
		store_ln326 : 2
		add_ln328 : 1
		select_ln328 : 2
		store_ln328 : 3
		add_ln317 : 1
		icmp_ln317 : 2
		br_ln317 : 3
		store_ln321 : 2
		icmp_ln323 : 1
		add_ln323 : 1
		select_ln323 : 2
	State 3
		write_ln309 : 1
		store_ln319 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                 Functional Unit                                 |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|   call   |    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_92    |    0    |    0    |    0    |
|          | tmp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_120 |    1    |    0    |   630   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|          |                                icmp_ln289_fu_146                                |    0    |    0    |    39   |
|          |                               icmp_ln289_4_fu_164                               |    0    |    0    |    39   |
|          |                               icmp_ln289_5_fu_180                               |    0    |    0    |    38   |
|   icmp   |                               icmp_ln289_6_fu_196                               |    0    |    0    |    38   |
|          |                                icmp_ln313_fu_228                                |    0    |    0    |    39   |
|          |                                icmp_ln317_fu_278                                |    0    |    0    |    39   |
|          |                                icmp_ln323_fu_290                                |    0    |    0    |    39   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|          |                                 add_ln313_fu_222                                |    0    |    0    |    39   |
|    add   |                                 add_ln328_fu_240                                |    0    |    0    |    39   |
|          |                                 add_ln317_fu_272                                |    0    |    0    |    39   |
|          |                                 add_ln323_fu_296                                |    0    |    0    |    39   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|  select  |                               select_ln328_fu_246                               |    0    |    0    |    32   |
|          |                               select_ln323_fu_302                               |    0    |    0    |    32   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|    and   |                                 and_ln289_fu_202                                |    0    |    0    |    2    |
|          |                                and_ln289_2_fu_208                               |    0    |    0    |    2    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|   read   |                      in_elem_0_0_0_0_0_val_read_read_fu_68                      |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|   write  |                             write_ln309_write_fu_74                             |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|partselect|                                   tmp_7_fu_170                                  |    0    |    0    |    0    |
|          |                                   tmp_8_fu_186                                  |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|extractvalue|                                  res_out_fu_214                                 |    0    |    0    |    0    |
|          |                                 res_out_8_fu_218                                |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                                    p_0_fu_316                                   |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                 |    1    |    0    |   1125  |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| and_ln289_2_reg_333|    1   |
| icmp_ln289_reg_329 |    1   |
| icmp_ln313_reg_347 |    1   |
|  res_out_8_reg_342 |   16   |
|   res_out_reg_337  |   16   |
|select_ln323_reg_354|   32   |
|  storemerge_reg_81 |   32   |
+--------------------+--------+
|        Total       |   99   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |    0   |  1125  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   99   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   99   |  1125  |
+-----------+--------+--------+--------+
