# do LAB1.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:35 on Jan 21,2019
# vlog -work work LAB1.vo 
# -- Compiling module LAB1
# 
# Top level modules:
# 	LAB1
# End time: 14:13:35 on Jan 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:35 on Jan 21,2019
# vlog -work work Waveform.vwf.vt 
# -- Compiling module LAB1_vlg_vec_tst
# 
# Top level modules:
# 	LAB1_vlg_vec_tst
# End time: 14:13:35 on Jan 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.LAB1_vlg_vec_tst 
# Start time: 14:13:38 on Jan 21,2019
# Loading work.LAB1_vlg_vec_tst
# Loading work.LAB1
# after#23
# ** Note: $finish    : Waveform.vwf.vt(51)
#    Time: 8 us  Iteration: 0  Instance: /LAB1_vlg_vec_tst
# End time: 14:13:45 on Jan 21,2019, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
