// Seed: 3273113243
module module_0 (
    input wor id_0,
    input wire id_1,
    output wire id_2,
    input supply0 id_3,
    output uwire id_4,
    output uwire id_5,
    output supply1 id_6,
    input tri id_7,
    output tri1 id_8
);
endmodule
module module_1 (
    input  tri0  id_0,
    output tri0  id_1,
    output uwire id_2,
    input  wor   id_3
);
  logic id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3,
      id_2,
      id_1,
      id_2,
      id_0,
      id_1
  );
endmodule
module module_2 (
    input supply0 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input wire id_4,
    output wand id_5,
    input wire id_6,
    input wand id_7,
    input wor id_8,
    output uwire id_9,
    input wand id_10
    , id_14,
    output tri0 id_11,
    output uwire id_12
);
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_11,
      id_4,
      id_9,
      id_11,
      id_12,
      id_4,
      id_11
  );
  assign id_15 = id_14;
  wire id_16;
  and primCall (id_11, id_10, id_3, id_2, id_0, id_8, id_14, id_7, id_15, id_6);
endmodule
