Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  4 14:49:29 2020
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: AC1/sclk_reg/Q (HIGH)

 There are 234 register/latch pins with no clock driven by root clock pin: DM0/clk6p25m0/frequency_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DM0/debouncerC/debounce_clock/frequency_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DM0/debouncerU/debounce_clock/frequency_reg/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: Int1/nolabel_line43/count_reg[19]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: slow20k/clk20k_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 745 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.938        0.000                      0                  168        0.218        0.000                      0                  168        4.500        0.000                       0                   141  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.938        0.000                      0                  168        0.218        0.000                      0                  168        4.500        0.000                       0                   141  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 DM0/bar_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DM0/oled_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.019ns  (logic 1.874ns (26.700%)  route 5.145ns (73.300%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.563     5.084    DM0/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y12         FDRE                                         r  DM0/bar_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  DM0/bar_bias_reg[3]/Q
                         net (fo=4, routed)           0.744     6.284    DM0/bar_bias[3]
    SLICE_X47Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.408 r  DM0/oled_data[15]_i_66/O
                         net (fo=1, routed)           0.000     6.408    DM0/oled_data[15]_i_66_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.958 r  DM0/oled_data_reg[15]_i_31/CO[3]
                         net (fo=18, routed)          1.121     8.079    DM0/oled_data20_in
    SLICE_X43Y4          LUT2 (Prop_lut2_I0_O)        0.124     8.203 r  DM0/oled_data[15]_i_16/O
                         net (fo=12, routed)          1.029     9.231    DM0/Oled_Display/bar_bias_reg[3]
    SLICE_X46Y8          LUT6 (Prop_lut6_I3_O)        0.124     9.355 r  DM0/Oled_Display/oled_data[7]_i_28/O
                         net (fo=1, routed)           0.432     9.787    DM0/Oled_Display/oled_data[7]_i_28_n_0
    SLICE_X44Y7          LUT6 (Prop_lut6_I4_O)        0.124     9.911 f  DM0/Oled_Display/oled_data[7]_i_17/O
                         net (fo=2, routed)           0.446    10.357    DM0/Oled_Display/oled_data[7]_i_17_n_0
    SLICE_X44Y7          LUT5 (Prop_lut5_I2_O)        0.124    10.481 r  DM0/Oled_Display/oled_data[7]_i_7/O
                         net (fo=2, routed)           0.577    11.058    DM0/Oled_Display/oled_data[7]_i_7_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I1_O)        0.124    11.182 f  DM0/Oled_Display/oled_data[7]_i_5/O
                         net (fo=3, routed)           0.797    11.979    DM0/Oled_Display/oled_data[7]_i_5_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I0_O)        0.124    12.103 r  DM0/Oled_Display/oled_data[6]_i_1/O
                         net (fo=1, routed)           0.000    12.103    DM0/oled_data[6]
    SLICE_X37Y8          FDRE                                         r  DM0/oled_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.444    14.785    DM0/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y8          FDRE                                         r  DM0/oled_data_reg[6]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X37Y8          FDRE (Setup_fdre_C_D)        0.031    15.041    DM0/oled_data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -12.103    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 DM0/bar_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DM0/oled_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 1.874ns (27.164%)  route 5.025ns (72.836%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.563     5.084    DM0/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y12         FDRE                                         r  DM0/bar_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  DM0/bar_bias_reg[3]/Q
                         net (fo=4, routed)           0.744     6.284    DM0/bar_bias[3]
    SLICE_X47Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.408 r  DM0/oled_data[15]_i_66/O
                         net (fo=1, routed)           0.000     6.408    DM0/oled_data[15]_i_66_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.958 r  DM0/oled_data_reg[15]_i_31/CO[3]
                         net (fo=18, routed)          1.121     8.079    DM0/oled_data20_in
    SLICE_X43Y4          LUT2 (Prop_lut2_I0_O)        0.124     8.203 r  DM0/oled_data[15]_i_16/O
                         net (fo=12, routed)          1.029     9.231    DM0/Oled_Display/bar_bias_reg[3]
    SLICE_X46Y8          LUT6 (Prop_lut6_I3_O)        0.124     9.355 r  DM0/Oled_Display/oled_data[7]_i_28/O
                         net (fo=1, routed)           0.432     9.787    DM0/Oled_Display/oled_data[7]_i_28_n_0
    SLICE_X44Y7          LUT6 (Prop_lut6_I4_O)        0.124     9.911 f  DM0/Oled_Display/oled_data[7]_i_17/O
                         net (fo=2, routed)           0.446    10.357    DM0/Oled_Display/oled_data[7]_i_17_n_0
    SLICE_X44Y7          LUT5 (Prop_lut5_I2_O)        0.124    10.481 r  DM0/Oled_Display/oled_data[7]_i_7/O
                         net (fo=2, routed)           0.672    11.153    DM0/Oled_Display/oled_data[7]_i_7_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I0_O)        0.124    11.277 f  DM0/Oled_Display/oled_data[7]_i_3/O
                         net (fo=3, routed)           0.582    11.859    DM0/Oled_Display/oled_data[7]_i_3_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I1_O)        0.124    11.983 r  DM0/Oled_Display/oled_data[5]_i_1/O
                         net (fo=1, routed)           0.000    11.983    DM0/oled_data[5]
    SLICE_X37Y8          FDRE                                         r  DM0/oled_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.444    14.785    DM0/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y8          FDRE                                         r  DM0/oled_data_reg[5]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X37Y8          FDRE (Setup_fdre_C_D)        0.029    15.039    DM0/oled_data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -11.983    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 DM0/bar_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DM0/oled_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.809ns  (logic 1.874ns (27.522%)  route 4.935ns (72.478%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.563     5.084    DM0/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y12         FDRE                                         r  DM0/bar_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  DM0/bar_bias_reg[3]/Q
                         net (fo=4, routed)           0.744     6.284    DM0/bar_bias[3]
    SLICE_X47Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.408 r  DM0/oled_data[15]_i_66/O
                         net (fo=1, routed)           0.000     6.408    DM0/oled_data[15]_i_66_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.958 r  DM0/oled_data_reg[15]_i_31/CO[3]
                         net (fo=18, routed)          1.121     8.079    DM0/oled_data20_in
    SLICE_X43Y4          LUT2 (Prop_lut2_I0_O)        0.124     8.203 r  DM0/oled_data[15]_i_16/O
                         net (fo=12, routed)          1.029     9.231    DM0/Oled_Display/bar_bias_reg[3]
    SLICE_X46Y8          LUT6 (Prop_lut6_I3_O)        0.124     9.355 r  DM0/Oled_Display/oled_data[7]_i_28/O
                         net (fo=1, routed)           0.432     9.787    DM0/Oled_Display/oled_data[7]_i_28_n_0
    SLICE_X44Y7          LUT6 (Prop_lut6_I4_O)        0.124     9.911 f  DM0/Oled_Display/oled_data[7]_i_17/O
                         net (fo=2, routed)           0.446    10.357    DM0/Oled_Display/oled_data[7]_i_17_n_0
    SLICE_X44Y7          LUT5 (Prop_lut5_I2_O)        0.124    10.481 r  DM0/Oled_Display/oled_data[7]_i_7/O
                         net (fo=2, routed)           0.577    11.058    DM0/Oled_Display/oled_data[7]_i_7_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I1_O)        0.124    11.182 f  DM0/Oled_Display/oled_data[7]_i_5/O
                         net (fo=3, routed)           0.587    11.769    DM0/Oled_Display/oled_data[7]_i_5_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I3_O)        0.124    11.893 r  DM0/Oled_Display/oled_data[7]_i_1/O
                         net (fo=1, routed)           0.000    11.893    DM0/oled_data[7]
    SLICE_X37Y8          FDRE                                         r  DM0/oled_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.444    14.785    DM0/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y8          FDRE                                         r  DM0/oled_data_reg[7]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X37Y8          FDRE (Setup_fdre_C_D)        0.031    15.041    DM0/oled_data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -11.893    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.245ns  (required time - arrival time)
  Source:                 DM0/bar_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DM0/oled_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.712ns  (logic 1.983ns (29.546%)  route 4.729ns (70.454%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.563     5.084    DM0/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y12         FDRE                                         r  DM0/bar_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  DM0/bar_bias_reg[3]/Q
                         net (fo=4, routed)           0.744     6.284    DM0/bar_bias[3]
    SLICE_X47Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.408 r  DM0/oled_data[15]_i_66/O
                         net (fo=1, routed)           0.000     6.408    DM0/oled_data[15]_i_66_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.958 f  DM0/oled_data_reg[15]_i_31/CO[3]
                         net (fo=18, routed)          1.651     8.609    DM0/Oled_Display/bar_bias_reg[3]_0[0]
    SLICE_X43Y5          LUT4 (Prop_lut4_I1_O)        0.154     8.763 f  DM0/Oled_Display/oled_data[11]_i_87/O
                         net (fo=5, routed)           0.834     9.597    DM0/Oled_Display/oled_data[11]_i_87_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I4_O)        0.327     9.924 f  DM0/Oled_Display/oled_data[11]_i_61/O
                         net (fo=1, routed)           0.354    10.278    DM0/Oled_Display/oled_data[11]_i_61_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I2_O)        0.124    10.402 f  DM0/Oled_Display/oled_data[11]_i_20/O
                         net (fo=1, routed)           0.571    10.973    DM0/Oled_Display/oled_data[11]_i_20_n_0
    SLICE_X42Y7          LUT6 (Prop_lut6_I4_O)        0.124    11.097 r  DM0/Oled_Display/oled_data[11]_i_5/O
                         net (fo=1, routed)           0.575    11.672    DM0/Oled_Display/oled_data[11]_i_5_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I3_O)        0.124    11.796 r  DM0/Oled_Display/oled_data[11]_i_2/O
                         net (fo=1, routed)           0.000    11.796    DM0/oled_data[11]
    SLICE_X43Y8          FDRE                                         r  DM0/oled_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.446    14.787    DM0/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y8          FDRE                                         r  DM0/oled_data_reg[11]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X43Y8          FDRE (Setup_fdre_C_D)        0.029    15.041    DM0/oled_data_reg[11]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -11.796    
  -------------------------------------------------------------------
                         slack                                  3.245    

Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 DM0/bar_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DM0/oled_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 1.983ns (29.775%)  route 4.677ns (70.225%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.563     5.084    DM0/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y12         FDRE                                         r  DM0/bar_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  DM0/bar_bias_reg[3]/Q
                         net (fo=4, routed)           0.744     6.284    DM0/bar_bias[3]
    SLICE_X47Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.408 r  DM0/oled_data[15]_i_66/O
                         net (fo=1, routed)           0.000     6.408    DM0/oled_data[15]_i_66_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.958 f  DM0/oled_data_reg[15]_i_31/CO[3]
                         net (fo=18, routed)          1.651     8.609    DM0/Oled_Display/bar_bias_reg[3]_0[0]
    SLICE_X43Y5          LUT4 (Prop_lut4_I1_O)        0.154     8.763 f  DM0/Oled_Display/oled_data[11]_i_87/O
                         net (fo=5, routed)           0.593     9.356    DM0/Oled_Display/oled_data[11]_i_87_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I1_O)        0.327     9.683 r  DM0/Oled_Display/oled_data[2]_i_17/O
                         net (fo=1, routed)           0.403    10.086    DM0/Oled_Display/oled_data[2]_i_17_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I3_O)        0.124    10.210 r  DM0/Oled_Display/oled_data[2]_i_7/O
                         net (fo=2, routed)           0.711    10.921    DM0/Oled_Display/oled_data[2]_i_7_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I3_O)        0.124    11.045 f  DM0/Oled_Display/oled_data[2]_i_2/O
                         net (fo=1, routed)           0.575    11.620    DM0/Oled_Display/oled_data[2]_i_2_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I2_O)        0.124    11.744 r  DM0/Oled_Display/oled_data[2]_i_1/O
                         net (fo=1, routed)           0.000    11.744    DM0/oled_data[2]
    SLICE_X41Y7          FDRE                                         r  DM0/oled_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.446    14.787    DM0/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y7          FDRE                                         r  DM0/oled_data_reg[2]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X41Y7          FDRE (Setup_fdre_C_D)        0.029    15.041    DM0/oled_data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                  3.297    

Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 DM0/bar_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DM0/oled_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 1.983ns (30.255%)  route 4.571ns (69.745%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.563     5.084    DM0/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y12         FDRE                                         r  DM0/bar_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  DM0/bar_bias_reg[3]/Q
                         net (fo=4, routed)           0.744     6.284    DM0/bar_bias[3]
    SLICE_X47Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.408 r  DM0/oled_data[15]_i_66/O
                         net (fo=1, routed)           0.000     6.408    DM0/oled_data[15]_i_66_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.958 f  DM0/oled_data_reg[15]_i_31/CO[3]
                         net (fo=18, routed)          1.651     8.609    DM0/Oled_Display/bar_bias_reg[3]_0[0]
    SLICE_X43Y5          LUT4 (Prop_lut4_I1_O)        0.154     8.763 f  DM0/Oled_Display/oled_data[11]_i_87/O
                         net (fo=5, routed)           0.608     9.371    DM0/Oled_Display/oled_data[11]_i_87_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I5_O)        0.327     9.698 f  DM0/Oled_Display/oled_data[1]_i_11/O
                         net (fo=1, routed)           0.669    10.367    DM0/Oled_Display/oled_data[1]_i_11_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I3_O)        0.124    10.491 r  DM0/Oled_Display/oled_data[1]_i_8/O
                         net (fo=1, routed)           0.454    10.945    DM0/Oled_Display/oled_data[1]_i_8_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I3_O)        0.124    11.069 r  DM0/Oled_Display/oled_data[1]_i_4/O
                         net (fo=2, routed)           0.446    11.515    DM0/Oled_Display/oled_data[1]_i_4_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I2_O)        0.124    11.639 r  DM0/Oled_Display/oled_data[0]_i_1/O
                         net (fo=1, routed)           0.000    11.639    DM0/oled_data[0]
    SLICE_X40Y7          FDRE                                         r  DM0/oled_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.446    14.787    DM0/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y7          FDRE                                         r  DM0/oled_data_reg[0]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X40Y7          FDRE (Setup_fdre_C_D)        0.032    15.044    DM0/oled_data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -11.639    
  -------------------------------------------------------------------
                         slack                                  3.405    

Slack (MET) :             3.407ns  (required time - arrival time)
  Source:                 DM0/bar_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DM0/oled_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.551ns  (logic 1.983ns (30.269%)  route 4.568ns (69.731%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.563     5.084    DM0/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y12         FDRE                                         r  DM0/bar_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  DM0/bar_bias_reg[3]/Q
                         net (fo=4, routed)           0.744     6.284    DM0/bar_bias[3]
    SLICE_X47Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.408 r  DM0/oled_data[15]_i_66/O
                         net (fo=1, routed)           0.000     6.408    DM0/oled_data[15]_i_66_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.958 f  DM0/oled_data_reg[15]_i_31/CO[3]
                         net (fo=18, routed)          1.651     8.609    DM0/Oled_Display/bar_bias_reg[3]_0[0]
    SLICE_X43Y5          LUT4 (Prop_lut4_I1_O)        0.154     8.763 f  DM0/Oled_Display/oled_data[11]_i_87/O
                         net (fo=5, routed)           0.608     9.371    DM0/Oled_Display/oled_data[11]_i_87_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I5_O)        0.327     9.698 f  DM0/Oled_Display/oled_data[1]_i_11/O
                         net (fo=1, routed)           0.669    10.367    DM0/Oled_Display/oled_data[1]_i_11_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I3_O)        0.124    10.491 r  DM0/Oled_Display/oled_data[1]_i_8/O
                         net (fo=1, routed)           0.454    10.945    DM0/Oled_Display/oled_data[1]_i_8_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I3_O)        0.124    11.069 r  DM0/Oled_Display/oled_data[1]_i_4/O
                         net (fo=2, routed)           0.443    11.512    DM0/Oled_Display/oled_data[1]_i_4_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I2_O)        0.124    11.636 r  DM0/Oled_Display/oled_data[1]_i_1/O
                         net (fo=1, routed)           0.000    11.636    DM0/oled_data[1]
    SLICE_X40Y7          FDRE                                         r  DM0/oled_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.446    14.787    DM0/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y7          FDRE                                         r  DM0/oled_data_reg[1]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X40Y7          FDRE (Setup_fdre_C_D)        0.031    15.043    DM0/oled_data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -11.636    
  -------------------------------------------------------------------
                         slack                                  3.407    

Slack (MET) :             3.445ns  (required time - arrival time)
  Source:                 DM0/bar_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DM0/oled_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 1.874ns (28.793%)  route 4.635ns (71.207%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.563     5.084    DM0/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y12         FDRE                                         r  DM0/bar_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  DM0/bar_bias_reg[3]/Q
                         net (fo=4, routed)           0.744     6.284    DM0/bar_bias[3]
    SLICE_X47Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.408 r  DM0/oled_data[15]_i_66/O
                         net (fo=1, routed)           0.000     6.408    DM0/oled_data[15]_i_66_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.958 r  DM0/oled_data_reg[15]_i_31/CO[3]
                         net (fo=18, routed)          1.121     8.079    DM0/oled_data20_in
    SLICE_X43Y4          LUT2 (Prop_lut2_I0_O)        0.124     8.203 r  DM0/oled_data[15]_i_16/O
                         net (fo=12, routed)          0.728     8.931    DM0/Oled_Display/bar_bias_reg[3]
    SLICE_X46Y8          LUT6 (Prop_lut6_I2_O)        0.124     9.055 f  DM0/Oled_Display/oled_data[10]_i_21/O
                         net (fo=3, routed)           0.460     9.515    DM0/Oled_Display/oled_data[10]_i_21_n_0
    SLICE_X42Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.639 r  DM0/Oled_Display/oled_data[10]_i_20/O
                         net (fo=1, routed)           0.429    10.068    DM0/Oled_Display/oled_data[10]_i_20_n_0
    SLICE_X42Y9          LUT5 (Prop_lut5_I0_O)        0.124    10.192 r  DM0/Oled_Display/oled_data[10]_i_6/O
                         net (fo=3, routed)           0.703    10.895    DM0/Oled_Display/oled_data[10]_i_6_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    11.019 f  DM0/Oled_Display/oled_data[10]_i_2/O
                         net (fo=1, routed)           0.450    11.469    DM0/Oled_Display/oled_data[10]_i_2_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.593 r  DM0/Oled_Display/oled_data[10]_i_1/O
                         net (fo=1, routed)           0.000    11.593    DM0/oled_data[10]
    SLICE_X36Y9          FDRE                                         r  DM0/oled_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.443    14.784    DM0/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  DM0/oled_data_reg[10]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X36Y9          FDRE (Setup_fdre_C_D)        0.029    15.038    DM0/oled_data_reg[10]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -11.593    
  -------------------------------------------------------------------
                         slack                                  3.445    

Slack (MET) :             3.516ns  (required time - arrival time)
  Source:                 DM0/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DM0/oled_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.205ns  (logic 1.474ns (23.756%)  route 4.731ns (76.244%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.565     5.086    DM0/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y9          FDRE                                         r  DM0/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  DM0/value_reg[1]/Q
                         net (fo=20, routed)          0.782     6.324    DM0/value_reg_n_0_[1]
    SLICE_X44Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.448 r  DM0/oled_data[11]_i_37/O
                         net (fo=1, routed)           0.622     7.070    DM0/oled_data[11]_i_37_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.468 f  DM0/oled_data_reg[11]_i_13/CO[3]
                         net (fo=2, routed)           1.182     8.650    DM0/Oled_Display/value_reg[2][0]
    SLICE_X43Y8          LUT4 (Prop_lut4_I1_O)        0.124     8.774 f  DM0/Oled_Display/oled_data[15]_i_21/O
                         net (fo=8, routed)           0.522     9.296    DM0/Oled_Display/oled_data[15]_i_21_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I1_O)        0.124     9.420 f  DM0/Oled_Display/oled_data[15]_i_7/O
                         net (fo=15, routed)          0.382     9.802    DM0/Oled_Display/oled_data[15]_i_7_n_0
    SLICE_X42Y7          LUT5 (Prop_lut5_I4_O)        0.124     9.926 r  DM0/Oled_Display/oled_data[15]_i_3/O
                         net (fo=2, routed)           0.423    10.349    DM0/Oled_Display/oled_data[15]_i_3_n_0
    SLICE_X40Y7          LUT4 (Prop_lut4_I0_O)        0.124    10.473 r  DM0/Oled_Display/oled_data[11]_i_1/O
                         net (fo=12, routed)          0.818    11.291    DM0/Oled_Display_n_46
    SLICE_X43Y8          FDRE                                         r  DM0/oled_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.446    14.787    DM0/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y8          FDRE                                         r  DM0/oled_data_reg[11]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X43Y8          FDRE (Setup_fdre_C_CE)      -0.205    14.807    DM0/oled_data_reg[11]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -11.291    
  -------------------------------------------------------------------
                         slack                                  3.516    

Slack (MET) :             3.565ns  (required time - arrival time)
  Source:                 DM0/bar_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DM0/oled_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 1.874ns (29.322%)  route 4.517ns (70.678%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.563     5.084    DM0/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y12         FDRE                                         r  DM0/bar_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  DM0/bar_bias_reg[3]/Q
                         net (fo=4, routed)           0.744     6.284    DM0/bar_bias[3]
    SLICE_X47Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.408 r  DM0/oled_data[15]_i_66/O
                         net (fo=1, routed)           0.000     6.408    DM0/oled_data[15]_i_66_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.958 r  DM0/oled_data_reg[15]_i_31/CO[3]
                         net (fo=18, routed)          1.121     8.079    DM0/oled_data20_in
    SLICE_X43Y4          LUT2 (Prop_lut2_I0_O)        0.124     8.203 r  DM0/oled_data[15]_i_16/O
                         net (fo=12, routed)          0.728     8.931    DM0/Oled_Display/bar_bias_reg[3]
    SLICE_X46Y8          LUT6 (Prop_lut6_I2_O)        0.124     9.055 f  DM0/Oled_Display/oled_data[10]_i_21/O
                         net (fo=3, routed)           0.460     9.515    DM0/Oled_Display/oled_data[10]_i_21_n_0
    SLICE_X42Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.639 r  DM0/Oled_Display/oled_data[10]_i_20/O
                         net (fo=1, routed)           0.429    10.068    DM0/Oled_Display/oled_data[10]_i_20_n_0
    SLICE_X42Y9          LUT5 (Prop_lut5_I0_O)        0.124    10.192 r  DM0/Oled_Display/oled_data[10]_i_6/O
                         net (fo=3, routed)           0.589    10.781    DM0/Oled_Display/oled_data[10]_i_6_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.124    10.905 f  DM0/Oled_Display/oled_data[8]_i_2/O
                         net (fo=1, routed)           0.446    11.351    DM0/Oled_Display/oled_data[8]_i_2_n_0
    SLICE_X36Y9          LUT4 (Prop_lut4_I0_O)        0.124    11.475 r  DM0/Oled_Display/oled_data[8]_i_1/O
                         net (fo=1, routed)           0.000    11.475    DM0/oled_data[8]
    SLICE_X36Y9          FDRE                                         r  DM0/oled_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.443    14.784    DM0/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  DM0/oled_data_reg[8]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X36Y9          FDRE (Setup_fdre_C_D)        0.031    15.040    DM0/oled_data_reg[8]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -11.475    
  -------------------------------------------------------------------
                         slack                                  3.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 slow20k/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow20k/clk20k_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.306%)  route 0.139ns (42.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.564     1.447    slow20k/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y48         FDRE                                         r  slow20k/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  slow20k/count_reg[9]/Q
                         net (fo=3, routed)           0.139     1.727    slow20k/count[9]
    SLICE_X29Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.772 r  slow20k/clk20k_i_1/O
                         net (fo=1, routed)           0.000     1.772    slow20k/clk20k_i_1_n_0
    SLICE_X29Y47         FDRE                                         r  slow20k/clk20k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.834     1.961    slow20k/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y47         FDRE                                         r  slow20k/clk20k_reg/C
                         clock pessimism             -0.498     1.463    
    SLICE_X29Y47         FDRE (Hold_fdre_C_D)         0.091     1.554    slow20k/clk20k_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 DM0/clk6p25m0/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DM0/debouncerU/debounce_clock/frequency_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.192ns (54.990%)  route 0.157ns (45.010%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.561     1.444    DM0/clk6p25m0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y10         FDRE                                         r  DM0/clk6p25m0/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  DM0/clk6p25m0/COUNT_reg[1]/Q
                         net (fo=6, routed)           0.157     1.742    DM0/clk6p25m0/debouncerU/debounce_clock/COUNT_reg[1]
    SLICE_X31Y10         LUT5 (Prop_lut5_I3_O)        0.051     1.793 r  DM0/clk6p25m0/frequency_i_1__0/O
                         net (fo=1, routed)           0.000     1.793    DM0/debouncerU/debounce_clock/COUNT_reg[2]
    SLICE_X31Y10         FDRE                                         r  DM0/debouncerU/debounce_clock/frequency_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.830     1.957    DM0/debouncerU/debounce_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y10         FDRE                                         r  DM0/debouncerU/debounce_clock/frequency_reg/C
                         clock pessimism             -0.513     1.444    
    SLICE_X31Y10         FDRE (Hold_fdre_C_D)         0.107     1.551    DM0/debouncerU/debounce_clock/frequency_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 DM0/p_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DM0/value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.864%)  route 0.187ns (50.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.560     1.443    DM0/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  DM0/p_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  DM0/p_in_reg[5]/Q
                         net (fo=10, routed)          0.187     1.771    DM0/p_in_reg_n_0_[5]
    SLICE_X45Y10         LUT5 (Prop_lut5_I4_O)        0.045     1.816 r  DM0/value[2]_i_1/O
                         net (fo=1, routed)           0.000     1.816    DM0/value[2]
    SLICE_X45Y10         FDRE                                         r  DM0/value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.832     1.959    DM0/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y10         FDRE                                         r  DM0/value_reg[2]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X45Y10         FDRE (Hold_fdre_C_D)         0.091     1.572    DM0/value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 DM0/clk6p25m0/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DM0/debouncerC/debounce_clock/frequency_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.561     1.444    DM0/clk6p25m0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y10         FDRE                                         r  DM0/clk6p25m0/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  DM0/clk6p25m0/COUNT_reg[1]/Q
                         net (fo=6, routed)           0.170     1.755    DM0/clk6p25m0/debouncerU/debounce_clock/COUNT_reg[1]
    SLICE_X31Y10         LUT5 (Prop_lut5_I3_O)        0.043     1.798 r  DM0/clk6p25m0/frequency_i_1__1/O
                         net (fo=1, routed)           0.000     1.798    DM0/debouncerC/debounce_clock/COUNT_reg[2]
    SLICE_X31Y10         FDRE                                         r  DM0/debouncerC/debounce_clock/frequency_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.830     1.957    DM0/debouncerC/debounce_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y10         FDRE                                         r  DM0/debouncerC/debounce_clock/frequency_reg/C
                         clock pessimism             -0.513     1.444    
    SLICE_X31Y10         FDRE (Hold_fdre_C_D)         0.107     1.551    DM0/debouncerC/debounce_clock/frequency_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 DM0/clk6p25m0/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DM0/clk6p25m0/COUNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.203%)  route 0.157ns (45.797%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.561     1.444    DM0/clk6p25m0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y10         FDRE                                         r  DM0/clk6p25m0/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  DM0/clk6p25m0/COUNT_reg[1]/Q
                         net (fo=6, routed)           0.157     1.742    DM0/clk6p25m0/debouncerU/debounce_clock/COUNT_reg[1]
    SLICE_X31Y10         LUT4 (Prop_lut4_I2_O)        0.045     1.787 r  DM0/clk6p25m0/COUNT[3]_i_1/O
                         net (fo=1, routed)           0.000     1.787    DM0/clk6p25m0/p_0_in__0[3]
    SLICE_X31Y10         FDRE                                         r  DM0/clk6p25m0/COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.830     1.957    DM0/clk6p25m0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y10         FDRE                                         r  DM0/clk6p25m0/COUNT_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X31Y10         FDRE (Hold_fdre_C_D)         0.092     1.536    DM0/clk6p25m0/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 DM0/clk1p50/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DM0/clk1p50/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.554     1.437    DM0/clk1p50/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  DM0/clk1p50/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  DM0/clk1p50/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.117     1.695    DM0/clk1p50/COUNT_reg[19]
    SLICE_X51Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  DM0/clk1p50/COUNT_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    DM0/clk1p50/COUNT_reg[16]_i_1_n_4
    SLICE_X51Y26         FDRE                                         r  DM0/clk1p50/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.822     1.949    DM0/clk1p50/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  DM0/clk1p50/COUNT_reg[19]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X51Y26         FDRE (Hold_fdre_C_D)         0.105     1.542    DM0/clk1p50/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 DM0/clk1p50/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DM0/clk1p50/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.554     1.437    DM0/clk1p50/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y23         FDRE                                         r  DM0/clk1p50/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  DM0/clk1p50/COUNT_reg[7]/Q
                         net (fo=2, routed)           0.117     1.695    DM0/clk1p50/COUNT_reg[7]
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  DM0/clk1p50/COUNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    DM0/clk1p50/COUNT_reg[4]_i_1_n_4
    SLICE_X51Y23         FDRE                                         r  DM0/clk1p50/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.822     1.949    DM0/clk1p50/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y23         FDRE                                         r  DM0/clk1p50/COUNT_reg[7]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    DM0/clk1p50/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 DM0/clk1p50/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DM0/clk1p50/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.553     1.436    DM0/clk1p50/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y24         FDRE                                         r  DM0/clk1p50/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  DM0/clk1p50/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.117     1.694    DM0/clk1p50/COUNT_reg[11]
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  DM0/clk1p50/COUNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    DM0/clk1p50/COUNT_reg[8]_i_1_n_4
    SLICE_X51Y24         FDRE                                         r  DM0/clk1p50/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.821     1.948    DM0/clk1p50/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y24         FDRE                                         r  DM0/clk1p50/COUNT_reg[11]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X51Y24         FDRE (Hold_fdre_C_D)         0.105     1.541    DM0/clk1p50/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 DM0/clk1p50/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DM0/clk1p50/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.556     1.439    DM0/clk1p50/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y27         FDRE                                         r  DM0/clk1p50/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  DM0/clk1p50/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.117     1.697    DM0/clk1p50/COUNT_reg[23]
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  DM0/clk1p50/COUNT_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    DM0/clk1p50/COUNT_reg[20]_i_1_n_4
    SLICE_X51Y27         FDRE                                         r  DM0/clk1p50/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.824     1.951    DM0/clk1p50/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y27         FDRE                                         r  DM0/clk1p50/COUNT_reg[23]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X51Y27         FDRE (Hold_fdre_C_D)         0.105     1.544    DM0/clk1p50/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DM0/clk6p25m0/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DM0/clk6p25m0/COUNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.561     1.444    DM0/clk6p25m0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y10         FDRE                                         r  DM0/clk6p25m0/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  DM0/clk6p25m0/COUNT_reg[1]/Q
                         net (fo=6, routed)           0.170     1.755    DM0/clk6p25m0/debouncerU/debounce_clock/COUNT_reg[1]
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.045     1.800 r  DM0/clk6p25m0/COUNT[2]_i_1/O
                         net (fo=1, routed)           0.000     1.800    DM0/clk6p25m0/p_0_in__0[2]
    SLICE_X31Y10         FDRE                                         r  DM0/clk6p25m0/COUNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.830     1.957    DM0/clk6p25m0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y10         FDRE                                         r  DM0/clk6p25m0/COUNT_reg[2]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X31Y10         FDRE (Hold_fdre_C_D)         0.092     1.536    DM0/clk6p25m0/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y57   AC1/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y59   AC1/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y59   AC1/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y57   AC1/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y57   AC1/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y57   AC1/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y58   AC1/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y58   AC1/count2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y58   AC1/count2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y9    DM0/value_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y10   DM0/value_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y10   DM0/value_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y9    DM0/value_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y45   Int1/nolabel_line43/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y45   Int1/nolabel_line43/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y45   Int1/nolabel_line43/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y45   Int1/nolabel_line43/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   Int1/nolabel_line43/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   Int1/nolabel_line43/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y22   DM0/zap0/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y22   DM0/zap0/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y22   DM0/zap0/COUNT_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y22   DM0/zap0/COUNT_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y23   DM0/zap0/COUNT_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y23   DM0/zap0/COUNT_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y23   DM0/zap0/COUNT_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y23   DM0/zap0/COUNT_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y24   DM0/zap0/COUNT_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y47   Int1/nolabel_line43/count_reg[10]/C



