<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Processors and Peripherals/Peripherals,Project,Library/Processors and Peripherals/Embedded Processors,Library/Basic Functions,Library/Basic Functions/Simulation; Debug and Verification,Library/Basic Functions/Simulation; Debug and Verification/Debug and Performance,Library,Library/Interface Protocols,Library/Processors and Peripherals" />
 <window width="1100" height="800" x="833" y="76" />
 <generation
   synthesis="VHDL"
   path="C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 4/_PROJECT_NAME_ hello world" />
 <hdlexample language="VHDL" />
</preferences>
