
avProj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bd4c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  0800beec  0800beec  0001beec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bf74  0800bf74  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  0800bf74  0800bf74  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800bf74  0800bf74  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bf74  0800bf74  0001bf74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bf78  0800bf78  0001bf78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800bf7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020078  2**0
                  CONTENTS
 10 .bss          00001574  20000078  20000078  00020078  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200015ec  200015ec  00020078  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001d224  00000000  00000000  000200a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003f59  00000000  00000000  0003d2c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001980  00000000  00000000  00041220  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001718  00000000  00000000  00042ba0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000251d9  00000000  00000000  000442b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002aeb4  00000000  00000000  00069491  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d8d83  00000000  00000000  00094345  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0016d0c8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006bc4  00000000  00000000  0016d118  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000078 	.word	0x20000078
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800bed4 	.word	0x0800bed4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000007c 	.word	0x2000007c
 80001dc:	0800bed4 	.word	0x0800bed4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__aeabi_d2uiz>:
 8000a2c:	004a      	lsls	r2, r1, #1
 8000a2e:	d211      	bcs.n	8000a54 <__aeabi_d2uiz+0x28>
 8000a30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a34:	d211      	bcs.n	8000a5a <__aeabi_d2uiz+0x2e>
 8000a36:	d50d      	bpl.n	8000a54 <__aeabi_d2uiz+0x28>
 8000a38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a40:	d40e      	bmi.n	8000a60 <__aeabi_d2uiz+0x34>
 8000a42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a5e:	d102      	bne.n	8000a66 <__aeabi_d2uiz+0x3a>
 8000a60:	f04f 30ff 	mov.w	r0, #4294967295
 8000a64:	4770      	bx	lr
 8000a66:	f04f 0000 	mov.w	r0, #0
 8000a6a:	4770      	bx	lr

08000a6c <__aeabi_frsub>:
 8000a6c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a70:	e002      	b.n	8000a78 <__addsf3>
 8000a72:	bf00      	nop

08000a74 <__aeabi_fsub>:
 8000a74:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a78 <__addsf3>:
 8000a78:	0042      	lsls	r2, r0, #1
 8000a7a:	bf1f      	itttt	ne
 8000a7c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a80:	ea92 0f03 	teqne	r2, r3
 8000a84:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a88:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a8c:	d06a      	beq.n	8000b64 <__addsf3+0xec>
 8000a8e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a92:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a96:	bfc1      	itttt	gt
 8000a98:	18d2      	addgt	r2, r2, r3
 8000a9a:	4041      	eorgt	r1, r0
 8000a9c:	4048      	eorgt	r0, r1
 8000a9e:	4041      	eorgt	r1, r0
 8000aa0:	bfb8      	it	lt
 8000aa2:	425b      	neglt	r3, r3
 8000aa4:	2b19      	cmp	r3, #25
 8000aa6:	bf88      	it	hi
 8000aa8:	4770      	bxhi	lr
 8000aaa:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ab2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ab6:	bf18      	it	ne
 8000ab8:	4240      	negne	r0, r0
 8000aba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000abe:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ac2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ac6:	bf18      	it	ne
 8000ac8:	4249      	negne	r1, r1
 8000aca:	ea92 0f03 	teq	r2, r3
 8000ace:	d03f      	beq.n	8000b50 <__addsf3+0xd8>
 8000ad0:	f1a2 0201 	sub.w	r2, r2, #1
 8000ad4:	fa41 fc03 	asr.w	ip, r1, r3
 8000ad8:	eb10 000c 	adds.w	r0, r0, ip
 8000adc:	f1c3 0320 	rsb	r3, r3, #32
 8000ae0:	fa01 f103 	lsl.w	r1, r1, r3
 8000ae4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ae8:	d502      	bpl.n	8000af0 <__addsf3+0x78>
 8000aea:	4249      	negs	r1, r1
 8000aec:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000af0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000af4:	d313      	bcc.n	8000b1e <__addsf3+0xa6>
 8000af6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000afa:	d306      	bcc.n	8000b0a <__addsf3+0x92>
 8000afc:	0840      	lsrs	r0, r0, #1
 8000afe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b02:	f102 0201 	add.w	r2, r2, #1
 8000b06:	2afe      	cmp	r2, #254	; 0xfe
 8000b08:	d251      	bcs.n	8000bae <__addsf3+0x136>
 8000b0a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b0e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b12:	bf08      	it	eq
 8000b14:	f020 0001 	biceq.w	r0, r0, #1
 8000b18:	ea40 0003 	orr.w	r0, r0, r3
 8000b1c:	4770      	bx	lr
 8000b1e:	0049      	lsls	r1, r1, #1
 8000b20:	eb40 0000 	adc.w	r0, r0, r0
 8000b24:	3a01      	subs	r2, #1
 8000b26:	bf28      	it	cs
 8000b28:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b2c:	d2ed      	bcs.n	8000b0a <__addsf3+0x92>
 8000b2e:	fab0 fc80 	clz	ip, r0
 8000b32:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b36:	ebb2 020c 	subs.w	r2, r2, ip
 8000b3a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b3e:	bfaa      	itet	ge
 8000b40:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b44:	4252      	neglt	r2, r2
 8000b46:	4318      	orrge	r0, r3
 8000b48:	bfbc      	itt	lt
 8000b4a:	40d0      	lsrlt	r0, r2
 8000b4c:	4318      	orrlt	r0, r3
 8000b4e:	4770      	bx	lr
 8000b50:	f092 0f00 	teq	r2, #0
 8000b54:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b58:	bf06      	itte	eq
 8000b5a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b5e:	3201      	addeq	r2, #1
 8000b60:	3b01      	subne	r3, #1
 8000b62:	e7b5      	b.n	8000ad0 <__addsf3+0x58>
 8000b64:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b68:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b6c:	bf18      	it	ne
 8000b6e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b72:	d021      	beq.n	8000bb8 <__addsf3+0x140>
 8000b74:	ea92 0f03 	teq	r2, r3
 8000b78:	d004      	beq.n	8000b84 <__addsf3+0x10c>
 8000b7a:	f092 0f00 	teq	r2, #0
 8000b7e:	bf08      	it	eq
 8000b80:	4608      	moveq	r0, r1
 8000b82:	4770      	bx	lr
 8000b84:	ea90 0f01 	teq	r0, r1
 8000b88:	bf1c      	itt	ne
 8000b8a:	2000      	movne	r0, #0
 8000b8c:	4770      	bxne	lr
 8000b8e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000b92:	d104      	bne.n	8000b9e <__addsf3+0x126>
 8000b94:	0040      	lsls	r0, r0, #1
 8000b96:	bf28      	it	cs
 8000b98:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000b9c:	4770      	bx	lr
 8000b9e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000ba2:	bf3c      	itt	cc
 8000ba4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ba8:	4770      	bxcc	lr
 8000baa:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bae:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bb2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bb6:	4770      	bx	lr
 8000bb8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bbc:	bf16      	itet	ne
 8000bbe:	4608      	movne	r0, r1
 8000bc0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bc4:	4601      	movne	r1, r0
 8000bc6:	0242      	lsls	r2, r0, #9
 8000bc8:	bf06      	itte	eq
 8000bca:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bce:	ea90 0f01 	teqeq	r0, r1
 8000bd2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bd6:	4770      	bx	lr

08000bd8 <__aeabi_ui2f>:
 8000bd8:	f04f 0300 	mov.w	r3, #0
 8000bdc:	e004      	b.n	8000be8 <__aeabi_i2f+0x8>
 8000bde:	bf00      	nop

08000be0 <__aeabi_i2f>:
 8000be0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	bf48      	it	mi
 8000be6:	4240      	negmi	r0, r0
 8000be8:	ea5f 0c00 	movs.w	ip, r0
 8000bec:	bf08      	it	eq
 8000bee:	4770      	bxeq	lr
 8000bf0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000bf4:	4601      	mov	r1, r0
 8000bf6:	f04f 0000 	mov.w	r0, #0
 8000bfa:	e01c      	b.n	8000c36 <__aeabi_l2f+0x2a>

08000bfc <__aeabi_ul2f>:
 8000bfc:	ea50 0201 	orrs.w	r2, r0, r1
 8000c00:	bf08      	it	eq
 8000c02:	4770      	bxeq	lr
 8000c04:	f04f 0300 	mov.w	r3, #0
 8000c08:	e00a      	b.n	8000c20 <__aeabi_l2f+0x14>
 8000c0a:	bf00      	nop

08000c0c <__aeabi_l2f>:
 8000c0c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c10:	bf08      	it	eq
 8000c12:	4770      	bxeq	lr
 8000c14:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c18:	d502      	bpl.n	8000c20 <__aeabi_l2f+0x14>
 8000c1a:	4240      	negs	r0, r0
 8000c1c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c20:	ea5f 0c01 	movs.w	ip, r1
 8000c24:	bf02      	ittt	eq
 8000c26:	4684      	moveq	ip, r0
 8000c28:	4601      	moveq	r1, r0
 8000c2a:	2000      	moveq	r0, #0
 8000c2c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c30:	bf08      	it	eq
 8000c32:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c36:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c3a:	fabc f28c 	clz	r2, ip
 8000c3e:	3a08      	subs	r2, #8
 8000c40:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c44:	db10      	blt.n	8000c68 <__aeabi_l2f+0x5c>
 8000c46:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c50:	f1c2 0220 	rsb	r2, r2, #32
 8000c54:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c58:	fa20 f202 	lsr.w	r2, r0, r2
 8000c5c:	eb43 0002 	adc.w	r0, r3, r2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f102 0220 	add.w	r2, r2, #32
 8000c6c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c70:	f1c2 0220 	rsb	r2, r2, #32
 8000c74:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c78:	fa21 f202 	lsr.w	r2, r1, r2
 8000c7c:	eb43 0002 	adc.w	r0, r3, r2
 8000c80:	bf08      	it	eq
 8000c82:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c86:	4770      	bx	lr

08000c88 <__aeabi_fmul>:
 8000c88:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000c8c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c90:	bf1e      	ittt	ne
 8000c92:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c96:	ea92 0f0c 	teqne	r2, ip
 8000c9a:	ea93 0f0c 	teqne	r3, ip
 8000c9e:	d06f      	beq.n	8000d80 <__aeabi_fmul+0xf8>
 8000ca0:	441a      	add	r2, r3
 8000ca2:	ea80 0c01 	eor.w	ip, r0, r1
 8000ca6:	0240      	lsls	r0, r0, #9
 8000ca8:	bf18      	it	ne
 8000caa:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cae:	d01e      	beq.n	8000cee <__aeabi_fmul+0x66>
 8000cb0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cb4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cb8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cbc:	fba0 3101 	umull	r3, r1, r0, r1
 8000cc0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000cc4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000cc8:	bf3e      	ittt	cc
 8000cca:	0049      	lslcc	r1, r1, #1
 8000ccc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cd0:	005b      	lslcc	r3, r3, #1
 8000cd2:	ea40 0001 	orr.w	r0, r0, r1
 8000cd6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cda:	2afd      	cmp	r2, #253	; 0xfd
 8000cdc:	d81d      	bhi.n	8000d1a <__aeabi_fmul+0x92>
 8000cde:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000ce2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ce6:	bf08      	it	eq
 8000ce8:	f020 0001 	biceq.w	r0, r0, #1
 8000cec:	4770      	bx	lr
 8000cee:	f090 0f00 	teq	r0, #0
 8000cf2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000cf6:	bf08      	it	eq
 8000cf8:	0249      	lsleq	r1, r1, #9
 8000cfa:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000cfe:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d02:	3a7f      	subs	r2, #127	; 0x7f
 8000d04:	bfc2      	ittt	gt
 8000d06:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d0a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d0e:	4770      	bxgt	lr
 8000d10:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d14:	f04f 0300 	mov.w	r3, #0
 8000d18:	3a01      	subs	r2, #1
 8000d1a:	dc5d      	bgt.n	8000dd8 <__aeabi_fmul+0x150>
 8000d1c:	f112 0f19 	cmn.w	r2, #25
 8000d20:	bfdc      	itt	le
 8000d22:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d26:	4770      	bxle	lr
 8000d28:	f1c2 0200 	rsb	r2, r2, #0
 8000d2c:	0041      	lsls	r1, r0, #1
 8000d2e:	fa21 f102 	lsr.w	r1, r1, r2
 8000d32:	f1c2 0220 	rsb	r2, r2, #32
 8000d36:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d3a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d3e:	f140 0000 	adc.w	r0, r0, #0
 8000d42:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d46:	bf08      	it	eq
 8000d48:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d4c:	4770      	bx	lr
 8000d4e:	f092 0f00 	teq	r2, #0
 8000d52:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d56:	bf02      	ittt	eq
 8000d58:	0040      	lsleq	r0, r0, #1
 8000d5a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d5e:	3a01      	subeq	r2, #1
 8000d60:	d0f9      	beq.n	8000d56 <__aeabi_fmul+0xce>
 8000d62:	ea40 000c 	orr.w	r0, r0, ip
 8000d66:	f093 0f00 	teq	r3, #0
 8000d6a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d6e:	bf02      	ittt	eq
 8000d70:	0049      	lsleq	r1, r1, #1
 8000d72:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d76:	3b01      	subeq	r3, #1
 8000d78:	d0f9      	beq.n	8000d6e <__aeabi_fmul+0xe6>
 8000d7a:	ea41 010c 	orr.w	r1, r1, ip
 8000d7e:	e78f      	b.n	8000ca0 <__aeabi_fmul+0x18>
 8000d80:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d84:	ea92 0f0c 	teq	r2, ip
 8000d88:	bf18      	it	ne
 8000d8a:	ea93 0f0c 	teqne	r3, ip
 8000d8e:	d00a      	beq.n	8000da6 <__aeabi_fmul+0x11e>
 8000d90:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000d94:	bf18      	it	ne
 8000d96:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000d9a:	d1d8      	bne.n	8000d4e <__aeabi_fmul+0xc6>
 8000d9c:	ea80 0001 	eor.w	r0, r0, r1
 8000da0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000da4:	4770      	bx	lr
 8000da6:	f090 0f00 	teq	r0, #0
 8000daa:	bf17      	itett	ne
 8000dac:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000db0:	4608      	moveq	r0, r1
 8000db2:	f091 0f00 	teqne	r1, #0
 8000db6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dba:	d014      	beq.n	8000de6 <__aeabi_fmul+0x15e>
 8000dbc:	ea92 0f0c 	teq	r2, ip
 8000dc0:	d101      	bne.n	8000dc6 <__aeabi_fmul+0x13e>
 8000dc2:	0242      	lsls	r2, r0, #9
 8000dc4:	d10f      	bne.n	8000de6 <__aeabi_fmul+0x15e>
 8000dc6:	ea93 0f0c 	teq	r3, ip
 8000dca:	d103      	bne.n	8000dd4 <__aeabi_fmul+0x14c>
 8000dcc:	024b      	lsls	r3, r1, #9
 8000dce:	bf18      	it	ne
 8000dd0:	4608      	movne	r0, r1
 8000dd2:	d108      	bne.n	8000de6 <__aeabi_fmul+0x15e>
 8000dd4:	ea80 0001 	eor.w	r0, r0, r1
 8000dd8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ddc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000de0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000de4:	4770      	bx	lr
 8000de6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dea:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000dee:	4770      	bx	lr

08000df0 <__aeabi_fdiv>:
 8000df0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000df4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000df8:	bf1e      	ittt	ne
 8000dfa:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dfe:	ea92 0f0c 	teqne	r2, ip
 8000e02:	ea93 0f0c 	teqne	r3, ip
 8000e06:	d069      	beq.n	8000edc <__aeabi_fdiv+0xec>
 8000e08:	eba2 0203 	sub.w	r2, r2, r3
 8000e0c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e10:	0249      	lsls	r1, r1, #9
 8000e12:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e16:	d037      	beq.n	8000e88 <__aeabi_fdiv+0x98>
 8000e18:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e1c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e20:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e24:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e28:	428b      	cmp	r3, r1
 8000e2a:	bf38      	it	cc
 8000e2c:	005b      	lslcc	r3, r3, #1
 8000e2e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e32:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e36:	428b      	cmp	r3, r1
 8000e38:	bf24      	itt	cs
 8000e3a:	1a5b      	subcs	r3, r3, r1
 8000e3c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e40:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e44:	bf24      	itt	cs
 8000e46:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e4a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e4e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e52:	bf24      	itt	cs
 8000e54:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e58:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e5c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e66:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e6a:	011b      	lsls	r3, r3, #4
 8000e6c:	bf18      	it	ne
 8000e6e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e72:	d1e0      	bne.n	8000e36 <__aeabi_fdiv+0x46>
 8000e74:	2afd      	cmp	r2, #253	; 0xfd
 8000e76:	f63f af50 	bhi.w	8000d1a <__aeabi_fmul+0x92>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e80:	bf08      	it	eq
 8000e82:	f020 0001 	biceq.w	r0, r0, #1
 8000e86:	4770      	bx	lr
 8000e88:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e8c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e90:	327f      	adds	r2, #127	; 0x7f
 8000e92:	bfc2      	ittt	gt
 8000e94:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e98:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e9c:	4770      	bxgt	lr
 8000e9e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea2:	f04f 0300 	mov.w	r3, #0
 8000ea6:	3a01      	subs	r2, #1
 8000ea8:	e737      	b.n	8000d1a <__aeabi_fmul+0x92>
 8000eaa:	f092 0f00 	teq	r2, #0
 8000eae:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000eb2:	bf02      	ittt	eq
 8000eb4:	0040      	lsleq	r0, r0, #1
 8000eb6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000eba:	3a01      	subeq	r2, #1
 8000ebc:	d0f9      	beq.n	8000eb2 <__aeabi_fdiv+0xc2>
 8000ebe:	ea40 000c 	orr.w	r0, r0, ip
 8000ec2:	f093 0f00 	teq	r3, #0
 8000ec6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000eca:	bf02      	ittt	eq
 8000ecc:	0049      	lsleq	r1, r1, #1
 8000ece:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000ed2:	3b01      	subeq	r3, #1
 8000ed4:	d0f9      	beq.n	8000eca <__aeabi_fdiv+0xda>
 8000ed6:	ea41 010c 	orr.w	r1, r1, ip
 8000eda:	e795      	b.n	8000e08 <__aeabi_fdiv+0x18>
 8000edc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ee0:	ea92 0f0c 	teq	r2, ip
 8000ee4:	d108      	bne.n	8000ef8 <__aeabi_fdiv+0x108>
 8000ee6:	0242      	lsls	r2, r0, #9
 8000ee8:	f47f af7d 	bne.w	8000de6 <__aeabi_fmul+0x15e>
 8000eec:	ea93 0f0c 	teq	r3, ip
 8000ef0:	f47f af70 	bne.w	8000dd4 <__aeabi_fmul+0x14c>
 8000ef4:	4608      	mov	r0, r1
 8000ef6:	e776      	b.n	8000de6 <__aeabi_fmul+0x15e>
 8000ef8:	ea93 0f0c 	teq	r3, ip
 8000efc:	d104      	bne.n	8000f08 <__aeabi_fdiv+0x118>
 8000efe:	024b      	lsls	r3, r1, #9
 8000f00:	f43f af4c 	beq.w	8000d9c <__aeabi_fmul+0x114>
 8000f04:	4608      	mov	r0, r1
 8000f06:	e76e      	b.n	8000de6 <__aeabi_fmul+0x15e>
 8000f08:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f0c:	bf18      	it	ne
 8000f0e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f12:	d1ca      	bne.n	8000eaa <__aeabi_fdiv+0xba>
 8000f14:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f18:	f47f af5c 	bne.w	8000dd4 <__aeabi_fmul+0x14c>
 8000f1c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f20:	f47f af3c 	bne.w	8000d9c <__aeabi_fmul+0x114>
 8000f24:	e75f      	b.n	8000de6 <__aeabi_fmul+0x15e>
 8000f26:	bf00      	nop

08000f28 <__gesf2>:
 8000f28:	f04f 3cff 	mov.w	ip, #4294967295
 8000f2c:	e006      	b.n	8000f3c <__cmpsf2+0x4>
 8000f2e:	bf00      	nop

08000f30 <__lesf2>:
 8000f30:	f04f 0c01 	mov.w	ip, #1
 8000f34:	e002      	b.n	8000f3c <__cmpsf2+0x4>
 8000f36:	bf00      	nop

08000f38 <__cmpsf2>:
 8000f38:	f04f 0c01 	mov.w	ip, #1
 8000f3c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f40:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f44:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f48:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f4c:	bf18      	it	ne
 8000f4e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f52:	d011      	beq.n	8000f78 <__cmpsf2+0x40>
 8000f54:	b001      	add	sp, #4
 8000f56:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f5a:	bf18      	it	ne
 8000f5c:	ea90 0f01 	teqne	r0, r1
 8000f60:	bf58      	it	pl
 8000f62:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f66:	bf88      	it	hi
 8000f68:	17c8      	asrhi	r0, r1, #31
 8000f6a:	bf38      	it	cc
 8000f6c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f70:	bf18      	it	ne
 8000f72:	f040 0001 	orrne.w	r0, r0, #1
 8000f76:	4770      	bx	lr
 8000f78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f7c:	d102      	bne.n	8000f84 <__cmpsf2+0x4c>
 8000f7e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f82:	d105      	bne.n	8000f90 <__cmpsf2+0x58>
 8000f84:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000f88:	d1e4      	bne.n	8000f54 <__cmpsf2+0x1c>
 8000f8a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000f8e:	d0e1      	beq.n	8000f54 <__cmpsf2+0x1c>
 8000f90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop

08000f98 <__aeabi_cfrcmple>:
 8000f98:	4684      	mov	ip, r0
 8000f9a:	4608      	mov	r0, r1
 8000f9c:	4661      	mov	r1, ip
 8000f9e:	e7ff      	b.n	8000fa0 <__aeabi_cfcmpeq>

08000fa0 <__aeabi_cfcmpeq>:
 8000fa0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fa2:	f7ff ffc9 	bl	8000f38 <__cmpsf2>
 8000fa6:	2800      	cmp	r0, #0
 8000fa8:	bf48      	it	mi
 8000faa:	f110 0f00 	cmnmi.w	r0, #0
 8000fae:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fb0 <__aeabi_fcmpeq>:
 8000fb0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fb4:	f7ff fff4 	bl	8000fa0 <__aeabi_cfcmpeq>
 8000fb8:	bf0c      	ite	eq
 8000fba:	2001      	moveq	r0, #1
 8000fbc:	2000      	movne	r0, #0
 8000fbe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fc2:	bf00      	nop

08000fc4 <__aeabi_fcmplt>:
 8000fc4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fc8:	f7ff ffea 	bl	8000fa0 <__aeabi_cfcmpeq>
 8000fcc:	bf34      	ite	cc
 8000fce:	2001      	movcc	r0, #1
 8000fd0:	2000      	movcs	r0, #0
 8000fd2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fd6:	bf00      	nop

08000fd8 <__aeabi_fcmple>:
 8000fd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fdc:	f7ff ffe0 	bl	8000fa0 <__aeabi_cfcmpeq>
 8000fe0:	bf94      	ite	ls
 8000fe2:	2001      	movls	r0, #1
 8000fe4:	2000      	movhi	r0, #0
 8000fe6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fea:	bf00      	nop

08000fec <__aeabi_fcmpge>:
 8000fec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff0:	f7ff ffd2 	bl	8000f98 <__aeabi_cfrcmple>
 8000ff4:	bf94      	ite	ls
 8000ff6:	2001      	movls	r0, #1
 8000ff8:	2000      	movhi	r0, #0
 8000ffa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ffe:	bf00      	nop

08001000 <__aeabi_fcmpgt>:
 8001000:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001004:	f7ff ffc8 	bl	8000f98 <__aeabi_cfrcmple>
 8001008:	bf34      	ite	cc
 800100a:	2001      	movcc	r0, #1
 800100c:	2000      	movcs	r0, #0
 800100e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001012:	bf00      	nop

08001014 <Access_Init>:
/**
  * @brief	Access module initialization function
  * @return	None
  */
void Access_Init(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_Access_InitDone_b = TRUE;
 8001018:	4b03      	ldr	r3, [pc, #12]	; (8001028 <Access_Init+0x14>)
 800101a:	2201      	movs	r2, #1
 800101c:	701a      	strb	r2, [r3, #0]
}
 800101e:	bf00      	nop
 8001020:	46bd      	mov	sp, r7
 8001022:	bc80      	pop	{r7}
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop
 8001028:	20000094 	.word	0x20000094

0800102c <Access_MainFunction>:
/**
  * @brief	Access module main function (runs in task)
  * @return	None
  */
void Access_MainFunction(void)
{
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_Access_InitDone_b)
	{

	}
}
 8001030:	bf00      	nop
 8001032:	46bd      	mov	sp, r7
 8001034:	bc80      	pop	{r7}
 8001036:	4770      	bx	lr

08001038 <Brakes_OnAutobrakesEnabled>:
/**
  * @brief	Triggers the actions for Autobrakes enabled state
  * @return	None
  */
static void Brakes_OnAutobrakesEnabled(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
	/* Check critical distance */
	if((g_Brakes_Ultrasonic_Distance_cm_f32 < BRAKES_CRITICAL_DISTANCE_CM_F32) && (g_Brakes_Autobrakes_Enable_Cnt_u8 >= BRAKES_AUTOBRAKES_STATE_CNT_U8))
 800103c:	4b16      	ldr	r3, [pc, #88]	; (8001098 <Brakes_OnAutobrakesEnabled+0x60>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	4916      	ldr	r1, [pc, #88]	; (800109c <Brakes_OnAutobrakesEnabled+0x64>)
 8001042:	4618      	mov	r0, r3
 8001044:	f7ff ffbe 	bl	8000fc4 <__aeabi_fcmplt>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d00f      	beq.n	800106e <Brakes_OnAutobrakesEnabled+0x36>
 800104e:	4b14      	ldr	r3, [pc, #80]	; (80010a0 <Brakes_OnAutobrakesEnabled+0x68>)
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	2b09      	cmp	r3, #9
 8001054:	d90b      	bls.n	800106e <Brakes_OnAutobrakesEnabled+0x36>
	{
		/* Set Autobrakes flag */
		g_Brakes_Autobrakes_Status_b = TRUE;
 8001056:	4b13      	ldr	r3, [pc, #76]	; (80010a4 <Brakes_OnAutobrakesEnabled+0x6c>)
 8001058:	2201      	movs	r2, #1
 800105a:	701a      	strb	r2, [r3, #0]
		/* Reset Autobrakes enable counter */
		g_Brakes_Autobrakes_Enable_Cnt_u8 = 0u;
 800105c:	4b10      	ldr	r3, [pc, #64]	; (80010a0 <Brakes_OnAutobrakesEnabled+0x68>)
 800105e:	2200      	movs	r2, #0
 8001060:	701a      	strb	r2, [r3, #0]
		/* Set Autobrakes */
		Rte_Write_Autobrakes_State_b(g_Brakes_Autobrakes_Status_b);
 8001062:	4b10      	ldr	r3, [pc, #64]	; (80010a4 <Brakes_OnAutobrakesEnabled+0x6c>)
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	4618      	mov	r0, r3
 8001068:	f00a fa20 	bl	800b4ac <Rte_Write_DIO_Autobrakes_State_b>
	else
	{
		/* Reset Autobrakes enable counter */
		g_Brakes_Autobrakes_Enable_Cnt_u8 = 0u;
	}
}
 800106c:	e012      	b.n	8001094 <Brakes_OnAutobrakesEnabled+0x5c>
	else if (g_Brakes_Ultrasonic_Distance_cm_f32 < BRAKES_CRITICAL_DISTANCE_CM_F32)
 800106e:	4b0a      	ldr	r3, [pc, #40]	; (8001098 <Brakes_OnAutobrakesEnabled+0x60>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	490a      	ldr	r1, [pc, #40]	; (800109c <Brakes_OnAutobrakesEnabled+0x64>)
 8001074:	4618      	mov	r0, r3
 8001076:	f7ff ffa5 	bl	8000fc4 <__aeabi_fcmplt>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d006      	beq.n	800108e <Brakes_OnAutobrakesEnabled+0x56>
		g_Brakes_Autobrakes_Enable_Cnt_u8++;
 8001080:	4b07      	ldr	r3, [pc, #28]	; (80010a0 <Brakes_OnAutobrakesEnabled+0x68>)
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	3301      	adds	r3, #1
 8001086:	b2da      	uxtb	r2, r3
 8001088:	4b05      	ldr	r3, [pc, #20]	; (80010a0 <Brakes_OnAutobrakesEnabled+0x68>)
 800108a:	701a      	strb	r2, [r3, #0]
}
 800108c:	e002      	b.n	8001094 <Brakes_OnAutobrakesEnabled+0x5c>
		g_Brakes_Autobrakes_Enable_Cnt_u8 = 0u;
 800108e:	4b04      	ldr	r3, [pc, #16]	; (80010a0 <Brakes_OnAutobrakesEnabled+0x68>)
 8001090:	2200      	movs	r2, #0
 8001092:	701a      	strb	r2, [r3, #0]
}
 8001094:	bf00      	nop
 8001096:	bd80      	pop	{r7, pc}
 8001098:	20000098 	.word	0x20000098
 800109c:	41f00000 	.word	0x41f00000
 80010a0:	2000009e 	.word	0x2000009e
 80010a4:	2000009c 	.word	0x2000009c

080010a8 <Brakes_OnAutobrakesDisabled>:
/**
  * @brief	Triggers the actions for Autobrakes disabled state
  * @return	None
  */
static void Brakes_OnAutobrakesDisabled(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
	/* Check Autobrakes disable distance */
	if((g_Brakes_Ultrasonic_Distance_cm_f32 > BRAKES_AUTOBRAKES_DISABLE_DISTANCE_CM_F32) && (g_Brakes_Autobrakes_Disable_Cnt_u8 >= BRAKES_AUTOBRAKES_STATE_CNT_U8))
 80010ac:	4b16      	ldr	r3, [pc, #88]	; (8001108 <Brakes_OnAutobrakesDisabled+0x60>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4916      	ldr	r1, [pc, #88]	; (800110c <Brakes_OnAutobrakesDisabled+0x64>)
 80010b2:	4618      	mov	r0, r3
 80010b4:	f7ff ffa4 	bl	8001000 <__aeabi_fcmpgt>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d00f      	beq.n	80010de <Brakes_OnAutobrakesDisabled+0x36>
 80010be:	4b14      	ldr	r3, [pc, #80]	; (8001110 <Brakes_OnAutobrakesDisabled+0x68>)
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	2b09      	cmp	r3, #9
 80010c4:	d90b      	bls.n	80010de <Brakes_OnAutobrakesDisabled+0x36>
	{
		/* Reset Autobrakes flag */
		g_Brakes_Autobrakes_Status_b = FALSE;
 80010c6:	4b13      	ldr	r3, [pc, #76]	; (8001114 <Brakes_OnAutobrakesDisabled+0x6c>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	701a      	strb	r2, [r3, #0]
		/* Reset Autobrakes disable counter */
		g_Brakes_Autobrakes_Disable_Cnt_u8 = 0u;
 80010cc:	4b10      	ldr	r3, [pc, #64]	; (8001110 <Brakes_OnAutobrakesDisabled+0x68>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	701a      	strb	r2, [r3, #0]
		/* Reset Autobrakes */
		Rte_Write_Autobrakes_State_b(g_Brakes_Autobrakes_Status_b);
 80010d2:	4b10      	ldr	r3, [pc, #64]	; (8001114 <Brakes_OnAutobrakesDisabled+0x6c>)
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	4618      	mov	r0, r3
 80010d8:	f00a f9e8 	bl	800b4ac <Rte_Write_DIO_Autobrakes_State_b>
	else
	{
		/* Reset Autobrakes disable counter */
		g_Brakes_Autobrakes_Disable_Cnt_u8 = 0u;
	}
}
 80010dc:	e012      	b.n	8001104 <Brakes_OnAutobrakesDisabled+0x5c>
	else if(g_Brakes_Ultrasonic_Distance_cm_f32 > BRAKES_AUTOBRAKES_DISABLE_DISTANCE_CM_F32)
 80010de:	4b0a      	ldr	r3, [pc, #40]	; (8001108 <Brakes_OnAutobrakesDisabled+0x60>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	490a      	ldr	r1, [pc, #40]	; (800110c <Brakes_OnAutobrakesDisabled+0x64>)
 80010e4:	4618      	mov	r0, r3
 80010e6:	f7ff ff8b 	bl	8001000 <__aeabi_fcmpgt>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d006      	beq.n	80010fe <Brakes_OnAutobrakesDisabled+0x56>
		g_Brakes_Autobrakes_Disable_Cnt_u8++;
 80010f0:	4b07      	ldr	r3, [pc, #28]	; (8001110 <Brakes_OnAutobrakesDisabled+0x68>)
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	3301      	adds	r3, #1
 80010f6:	b2da      	uxtb	r2, r3
 80010f8:	4b05      	ldr	r3, [pc, #20]	; (8001110 <Brakes_OnAutobrakesDisabled+0x68>)
 80010fa:	701a      	strb	r2, [r3, #0]
}
 80010fc:	e002      	b.n	8001104 <Brakes_OnAutobrakesDisabled+0x5c>
		g_Brakes_Autobrakes_Disable_Cnt_u8 = 0u;
 80010fe:	4b04      	ldr	r3, [pc, #16]	; (8001110 <Brakes_OnAutobrakesDisabled+0x68>)
 8001100:	2200      	movs	r2, #0
 8001102:	701a      	strb	r2, [r3, #0]
}
 8001104:	bf00      	nop
 8001106:	bd80      	pop	{r7, pc}
 8001108:	20000098 	.word	0x20000098
 800110c:	42200000 	.word	0x42200000
 8001110:	2000009d 	.word	0x2000009d
 8001114:	2000009c 	.word	0x2000009c

08001118 <Brakes_OnDistance>:

static uint8 Brakes_OnDistance(float32 distance)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
	if(distance < 31)
 8001120:	4913      	ldr	r1, [pc, #76]	; (8001170 <Brakes_OnDistance+0x58>)
 8001122:	6878      	ldr	r0, [r7, #4]
 8001124:	f7ff ff4e 	bl	8000fc4 <__aeabi_fcmplt>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <Brakes_OnDistance+0x1a>
	{
		return 2;
 800112e:	2302      	movs	r3, #2
 8001130:	e019      	b.n	8001166 <Brakes_OnDistance+0x4e>
	}
	else if((31 <= distance) && (distance < 61))
 8001132:	490f      	ldr	r1, [pc, #60]	; (8001170 <Brakes_OnDistance+0x58>)
 8001134:	6878      	ldr	r0, [r7, #4]
 8001136:	f7ff ff59 	bl	8000fec <__aeabi_fcmpge>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d008      	beq.n	8001152 <Brakes_OnDistance+0x3a>
 8001140:	490c      	ldr	r1, [pc, #48]	; (8001174 <Brakes_OnDistance+0x5c>)
 8001142:	6878      	ldr	r0, [r7, #4]
 8001144:	f7ff ff3e 	bl	8000fc4 <__aeabi_fcmplt>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d001      	beq.n	8001152 <Brakes_OnDistance+0x3a>
	{
		return 1;
 800114e:	2301      	movs	r3, #1
 8001150:	e009      	b.n	8001166 <Brakes_OnDistance+0x4e>
	}
	else if(61 <= distance)
 8001152:	4908      	ldr	r1, [pc, #32]	; (8001174 <Brakes_OnDistance+0x5c>)
 8001154:	6878      	ldr	r0, [r7, #4]
 8001156:	f7ff ff49 	bl	8000fec <__aeabi_fcmpge>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d001      	beq.n	8001164 <Brakes_OnDistance+0x4c>
	{
		return 0;
 8001160:	2300      	movs	r3, #0
 8001162:	e000      	b.n	8001166 <Brakes_OnDistance+0x4e>
	}
	else
	{
		return 3;
 8001164:	2303      	movs	r3, #3
	}
}
 8001166:	4618      	mov	r0, r3
 8001168:	3708      	adds	r7, #8
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	41f80000 	.word	0x41f80000
 8001174:	42740000 	.word	0x42740000

08001178 <Brakes_Init>:
/**
  * @brief	Brakes module initialization function
  * @return	None
  */
void Brakes_Init(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0
	/* Initialize variables */
	g_Brakes_AN0_Voltage_mV_u16 = 0u;
 800117c:	4b0c      	ldr	r3, [pc, #48]	; (80011b0 <Brakes_Init+0x38>)
 800117e:	2200      	movs	r2, #0
 8001180:	801a      	strh	r2, [r3, #0]
	g_Brakes_Ultrasonic_Distance_cm_f32 = 0.0f;
 8001182:	4b0c      	ldr	r3, [pc, #48]	; (80011b4 <Brakes_Init+0x3c>)
 8001184:	f04f 0200 	mov.w	r2, #0
 8001188:	601a      	str	r2, [r3, #0]
	g_Brakes_Autobrakes_Status_b = FALSE;
 800118a:	4b0b      	ldr	r3, [pc, #44]	; (80011b8 <Brakes_Init+0x40>)
 800118c:	2200      	movs	r2, #0
 800118e:	701a      	strb	r2, [r3, #0]
	g_Brakes_Autobrakes_Disable_Cnt_u8 = 0u;
 8001190:	4b0a      	ldr	r3, [pc, #40]	; (80011bc <Brakes_Init+0x44>)
 8001192:	2200      	movs	r2, #0
 8001194:	701a      	strb	r2, [r3, #0]
	g_Brakes_Autobrakes_Enable_Cnt_u8 = 0u;
 8001196:	4b0a      	ldr	r3, [pc, #40]	; (80011c0 <Brakes_Init+0x48>)
 8001198:	2200      	movs	r2, #0
 800119a:	701a      	strb	r2, [r3, #0]
	//initilalizare cu 0 a noi var
	/* Read Brakes NvM block */
	Rte_Read_NvM_Brakes_Block(g_Brakes_NvMBlock_a);
 800119c:	4909      	ldr	r1, [pc, #36]	; (80011c4 <Brakes_Init+0x4c>)
 800119e:	2001      	movs	r0, #1
 80011a0:	f00a f9ac 	bl	800b4fc <Rte_Read_NvM_Block>
	/* Set initialization flag to done */
	g_Brakes_InitDone_b = TRUE;
 80011a4:	4b08      	ldr	r3, [pc, #32]	; (80011c8 <Brakes_Init+0x50>)
 80011a6:	2201      	movs	r2, #1
 80011a8:	701a      	strb	r2, [r3, #0]
}
 80011aa:	bf00      	nop
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	20000096 	.word	0x20000096
 80011b4:	20000098 	.word	0x20000098
 80011b8:	2000009c 	.word	0x2000009c
 80011bc:	2000009d 	.word	0x2000009d
 80011c0:	2000009e 	.word	0x2000009e
 80011c4:	200000a0 	.word	0x200000a0
 80011c8:	20000095 	.word	0x20000095

080011cc <Brakes_MainFunction>:
/**
  * @brief	Brakes module main function (runs in task)
  * @return	None
  */
void Brakes_MainFunction(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(FALSE != g_Brakes_InitDone_b)
 80011d0:	4b11      	ldr	r3, [pc, #68]	; (8001218 <Brakes_MainFunction+0x4c>)
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d01c      	beq.n	8001212 <Brakes_MainFunction+0x46>
	{
		/* Read AN0 analog voltage (mV) */
		Rte_Read_ADC_AN0_Voltage_u16(&g_Brakes_AN0_Voltage_mV_u16);
 80011d8:	4810      	ldr	r0, [pc, #64]	; (800121c <Brakes_MainFunction+0x50>)
 80011da:	f00a f9c9 	bl	800b570 <Rte_Read_AN0_Voltage_u16>
		/* Read distance from ultrasonic sensor */
		Rte_Read_Ultrasonic_Distance_f32(&g_Brakes_Ultrasonic_Distance_cm_f32);
 80011de:	4810      	ldr	r0, [pc, #64]	; (8001220 <Brakes_MainFunction+0x54>)
 80011e0:	f00a f916 	bl	800b410 <Rte_Read_Cdd_Ultrasonic_Distance_f32>
		/* Check Autobrakes condition */
		if(FALSE == g_Brakes_Autobrakes_Status_b)
 80011e4:	4b0f      	ldr	r3, [pc, #60]	; (8001224 <Brakes_MainFunction+0x58>)
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d102      	bne.n	80011f2 <Brakes_MainFunction+0x26>
		{
			/* Autobrakes enabled actions */
			Brakes_OnAutobrakesEnabled();
 80011ec:	f7ff ff24 	bl	8001038 <Brakes_OnAutobrakesEnabled>
 80011f0:	e001      	b.n	80011f6 <Brakes_MainFunction+0x2a>
		}
		else
		{
			/* Autobrakes disabled actions */
			Brakes_OnAutobrakesDisabled();
 80011f2:	f7ff ff59 	bl	80010a8 <Brakes_OnAutobrakesDisabled>
		}
		/* rte write */
		g_Brakes_CollisionWarning_Status_u8 = Brakes_OnDistance(g_Brakes_Ultrasonic_Distance_cm_f32);
 80011f6:	4b0a      	ldr	r3, [pc, #40]	; (8001220 <Brakes_MainFunction+0x54>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4618      	mov	r0, r3
 80011fc:	f7ff ff8c 	bl	8001118 <Brakes_OnDistance>
 8001200:	4603      	mov	r3, r0
 8001202:	461a      	mov	r2, r3
 8001204:	4b08      	ldr	r3, [pc, #32]	; (8001228 <Brakes_MainFunction+0x5c>)
 8001206:	701a      	strb	r2, [r3, #0]
		Rte_Write_Brakes_Collission_Status(g_Brakes_CollisionWarning_Status_u8);
 8001208:	4b07      	ldr	r3, [pc, #28]	; (8001228 <Brakes_MainFunction+0x5c>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	4618      	mov	r0, r3
 800120e:	f00a f93d 	bl	800b48c <Rte_Write_g_CollisionWarning_Status>
	}
}
 8001212:	bf00      	nop
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	20000095 	.word	0x20000095
 800121c:	20000096 	.word	0x20000096
 8001220:	20000098 	.word	0x20000098
 8001224:	2000009c 	.word	0x2000009c
 8001228:	200000c0 	.word	0x200000c0

0800122c <Brakes_Shutdown>:
/**
  * @brief  Shutdown the Brakes module
  * @return None
  */
void Brakes_Shutdown(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
	/* Write Brakes NvM block */
	Rte_Write_NvM_Brakes_Block(g_Brakes_NvMBlock_a);
 8001230:	4904      	ldr	r1, [pc, #16]	; (8001244 <Brakes_Shutdown+0x18>)
 8001232:	2001      	movs	r0, #1
 8001234:	f00a f97c 	bl	800b530 <Rte_Write_NvM_Block>
	/* Reset initialization flag */
	g_Brakes_InitDone_b = FALSE;
 8001238:	4b03      	ldr	r3, [pc, #12]	; (8001248 <Brakes_Shutdown+0x1c>)
 800123a:	2200      	movs	r2, #0
 800123c:	701a      	strb	r2, [r3, #0]
}
 800123e:	bf00      	nop
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	200000a0 	.word	0x200000a0
 8001248:	20000095 	.word	0x20000095

0800124c <Engine_Init>:
/**
  * @brief	Engine module initialization function
  * @return	None
  */
void Engine_Init(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_Engine_InitDone_b = TRUE;
 8001250:	4b03      	ldr	r3, [pc, #12]	; (8001260 <Engine_Init+0x14>)
 8001252:	2201      	movs	r2, #1
 8001254:	701a      	strb	r2, [r3, #0]
}
 8001256:	bf00      	nop
 8001258:	46bd      	mov	sp, r7
 800125a:	bc80      	pop	{r7}
 800125c:	4770      	bx	lr
 800125e:	bf00      	nop
 8001260:	200000c1 	.word	0x200000c1

08001264 <Engine_MainFunction>:
/**
  * @brief	Engine module main function (runs in task)
  * @return	None
  */
void Engine_MainFunction(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_Engine_InitDone_b)
	{

	}
}
 8001268:	bf00      	nop
 800126a:	46bd      	mov	sp, r7
 800126c:	bc80      	pop	{r7}
 800126e:	4770      	bx	lr

08001270 <LED_UpdatePulseDirection>:
/**
  * @brief  Updates the PWM pulse direction
  * @return None
  */
static void LED_UpdatePulseDirection(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
	/* Check is pulse value reached the maximum allowed value */
	if(g_LED_Pulse_u16 >= LED_FADE_MAX_PULSE_U16)
 8001274:	4b0a      	ldr	r3, [pc, #40]	; (80012a0 <LED_UpdatePulseDirection+0x30>)
 8001276:	881b      	ldrh	r3, [r3, #0]
 8001278:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 800127c:	d302      	bcc.n	8001284 <LED_UpdatePulseDirection+0x14>
	{
		/* Switch pulse direction to downward */
		g_LED_Pulse_Direction_u8 = LED_PULSE_DIRECTION_DOWN_U8;
 800127e:	4b09      	ldr	r3, [pc, #36]	; (80012a4 <LED_UpdatePulseDirection+0x34>)
 8001280:	2201      	movs	r2, #1
 8001282:	701a      	strb	r2, [r3, #0]
	}
	/* Check is pulse value reached the minimum allowed value */
	if(g_LED_Pulse_u16 <= LED_FADE_MIN_PULSE_U16)
 8001284:	4b06      	ldr	r3, [pc, #24]	; (80012a0 <LED_UpdatePulseDirection+0x30>)
 8001286:	881b      	ldrh	r3, [r3, #0]
 8001288:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800128c:	4293      	cmp	r3, r2
 800128e:	d802      	bhi.n	8001296 <LED_UpdatePulseDirection+0x26>
	{
		/* Switch pulse direction to upward */
		g_LED_Pulse_Direction_u8 = LED_PULSE_DIRECTION_UP_U8;
 8001290:	4b04      	ldr	r3, [pc, #16]	; (80012a4 <LED_UpdatePulseDirection+0x34>)
 8001292:	2200      	movs	r2, #0
 8001294:	701a      	strb	r2, [r3, #0]
	}
}
 8001296:	bf00      	nop
 8001298:	46bd      	mov	sp, r7
 800129a:	bc80      	pop	{r7}
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	200000c4 	.word	0x200000c4
 80012a4:	200000c6 	.word	0x200000c6

080012a8 <LED_UpdatePulseWidth>:
/**
  * @brief  Updates the PWM pulse step
  * @return None
  */
static void LED_UpdatePulseWidth(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
	/* Check if pulse direction is upward */
	if(LED_PULSE_DIRECTION_UP_U8 == g_LED_Pulse_Direction_u8)
 80012ac:	4b10      	ldr	r3, [pc, #64]	; (80012f0 <LED_UpdatePulseWidth+0x48>)
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d10c      	bne.n	80012ce <LED_UpdatePulseWidth+0x26>
	{
		if(g_LED_Pulse_u16 <= LED_FADE_MAX_PULSE_U16)
 80012b4:	4b0f      	ldr	r3, [pc, #60]	; (80012f4 <LED_UpdatePulseWidth+0x4c>)
 80012b6:	881b      	ldrh	r3, [r3, #0]
 80012b8:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 80012bc:	d813      	bhi.n	80012e6 <LED_UpdatePulseWidth+0x3e>
		{
			/* Increment the pulse width */
			g_LED_Pulse_u16 = g_LED_Pulse_u16 + LED_FADE_PULSE_STEP_U16;
 80012be:	4b0d      	ldr	r3, [pc, #52]	; (80012f4 <LED_UpdatePulseWidth+0x4c>)
 80012c0:	881b      	ldrh	r3, [r3, #0]
 80012c2:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80012c6:	b29a      	uxth	r2, r3
 80012c8:	4b0a      	ldr	r3, [pc, #40]	; (80012f4 <LED_UpdatePulseWidth+0x4c>)
 80012ca:	801a      	strh	r2, [r3, #0]
 80012cc:	e00b      	b.n	80012e6 <LED_UpdatePulseWidth+0x3e>
		}
	}
	else
	{
		if(g_LED_Pulse_u16 >= LED_FADE_PULSE_STEP_U16)
 80012ce:	4b09      	ldr	r3, [pc, #36]	; (80012f4 <LED_UpdatePulseWidth+0x4c>)
 80012d0:	881b      	ldrh	r3, [r3, #0]
 80012d2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80012d6:	d306      	bcc.n	80012e6 <LED_UpdatePulseWidth+0x3e>
		{
			/* Decrement the pulse width */
			g_LED_Pulse_u16 = g_LED_Pulse_u16 - LED_FADE_PULSE_STEP_U16;
 80012d8:	4b06      	ldr	r3, [pc, #24]	; (80012f4 <LED_UpdatePulseWidth+0x4c>)
 80012da:	881b      	ldrh	r3, [r3, #0]
 80012dc:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 80012e0:	b29a      	uxth	r2, r3
 80012e2:	4b04      	ldr	r3, [pc, #16]	; (80012f4 <LED_UpdatePulseWidth+0x4c>)
 80012e4:	801a      	strh	r2, [r3, #0]
		}
	}
	/* Update pulse direction */
	LED_UpdatePulseDirection();
 80012e6:	f7ff ffc3 	bl	8001270 <LED_UpdatePulseDirection>
}
 80012ea:	bf00      	nop
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	200000c6 	.word	0x200000c6
 80012f4:	200000c4 	.word	0x200000c4

080012f8 <LED_Init>:
/**
  * @brief  Initializes the LED module
  * @return None
  */
void LED_Init(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0
	g_LED_ButtonState_b = FALSE;
 80012fc:	4b0b      	ldr	r3, [pc, #44]	; (800132c <LED_Init+0x34>)
 80012fe:	2200      	movs	r2, #0
 8001300:	701a      	strb	r2, [r3, #0]
	g_LED_Pulse_u16 = 0u;
 8001302:	4b0b      	ldr	r3, [pc, #44]	; (8001330 <LED_Init+0x38>)
 8001304:	2200      	movs	r2, #0
 8001306:	801a      	strh	r2, [r3, #0]
	g_LED_Pulse_Direction_u8 = LED_PULSE_DIRECTION_UP_U8;
 8001308:	4b0a      	ldr	r3, [pc, #40]	; (8001334 <LED_Init+0x3c>)
 800130a:	2200      	movs	r2, #0
 800130c:	701a      	strb	r2, [r3, #0]
	/* Set servo initial position */
	Rte_Write_Servo_RawPulseWidth_u16(g_LED_Pulse_u16);
 800130e:	4b08      	ldr	r3, [pc, #32]	; (8001330 <LED_Init+0x38>)
 8001310:	881b      	ldrh	r3, [r3, #0]
 8001312:	4618      	mov	r0, r3
 8001314:	f00a f8e4 	bl	800b4e0 <Rte_Cdd_Servo_RawMove>
	/* Read LED NvM block */
	Rte_Read_NvM_LED_Block(g_LED_NvMBlock_a);
 8001318:	4907      	ldr	r1, [pc, #28]	; (8001338 <LED_Init+0x40>)
 800131a:	2000      	movs	r0, #0
 800131c:	f00a f8ee 	bl	800b4fc <Rte_Read_NvM_Block>
	/* Set initialization flag to done */
	g_LED_InitDone_b = TRUE;
 8001320:	4b06      	ldr	r3, [pc, #24]	; (800133c <LED_Init+0x44>)
 8001322:	2201      	movs	r2, #1
 8001324:	701a      	strb	r2, [r3, #0]
}
 8001326:	bf00      	nop
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	200000c3 	.word	0x200000c3
 8001330:	200000c4 	.word	0x200000c4
 8001334:	200000c6 	.word	0x200000c6
 8001338:	200000c8 	.word	0x200000c8
 800133c:	200000c2 	.word	0x200000c2

08001340 <LED_MainFunction>:
/**
  * @brief  LED Main function (runs in periodic task)
  * @return None
  */
void LED_MainFunction(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(FALSE != g_LED_InitDone_b)
 8001344:	4b34      	ldr	r3, [pc, #208]	; (8001418 <LED_MainFunction+0xd8>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d063      	beq.n	8001414 <LED_MainFunction+0xd4>
	{

		//rte read
		Rte_Read_LED_Collision_Status(&g_LED_CollisionWarning_Status);
 800134c:	4833      	ldr	r0, [pc, #204]	; (800141c <LED_MainFunction+0xdc>)
 800134e:	f00a f88d 	bl	800b46c <Rte_Read_g_CollisionWarning_Status>
		switch(g_LED_CollisionWarning_Status)
 8001352:	4b32      	ldr	r3, [pc, #200]	; (800141c <LED_MainFunction+0xdc>)
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	2b02      	cmp	r3, #2
 8001358:	d026      	beq.n	80013a8 <LED_MainFunction+0x68>
 800135a:	2b02      	cmp	r3, #2
 800135c:	dc34      	bgt.n	80013c8 <LED_MainFunction+0x88>
 800135e:	2b00      	cmp	r3, #0
 8001360:	d002      	beq.n	8001368 <LED_MainFunction+0x28>
 8001362:	2b01      	cmp	r3, #1
 8001364:	d010      	beq.n	8001388 <LED_MainFunction+0x48>
 8001366:	e02f      	b.n	80013c8 <LED_MainFunction+0x88>
		{
			case 0:
			{
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8001368:	2201      	movs	r2, #1
 800136a:	2101      	movs	r1, #1
 800136c:	482c      	ldr	r0, [pc, #176]	; (8001420 <LED_MainFunction+0xe0>)
 800136e:	f001 ff2c 	bl	80031ca <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 8001372:	2200      	movs	r2, #0
 8001374:	2102      	movs	r1, #2
 8001376:	482b      	ldr	r0, [pc, #172]	; (8001424 <LED_MainFunction+0xe4>)
 8001378:	f001 ff27 	bl	80031ca <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 800137c:	2200      	movs	r2, #0
 800137e:	2101      	movs	r1, #1
 8001380:	4828      	ldr	r0, [pc, #160]	; (8001424 <LED_MainFunction+0xe4>)
 8001382:	f001 ff22 	bl	80031ca <HAL_GPIO_WritePin>
			}break;
 8001386:	e02f      	b.n	80013e8 <LED_MainFunction+0xa8>
			case 1:
			{
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8001388:	2201      	movs	r2, #1
 800138a:	2101      	movs	r1, #1
 800138c:	4824      	ldr	r0, [pc, #144]	; (8001420 <LED_MainFunction+0xe0>)
 800138e:	f001 ff1c 	bl	80031ca <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8001392:	2201      	movs	r2, #1
 8001394:	2102      	movs	r1, #2
 8001396:	4823      	ldr	r0, [pc, #140]	; (8001424 <LED_MainFunction+0xe4>)
 8001398:	f001 ff17 	bl	80031ca <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 800139c:	2200      	movs	r2, #0
 800139e:	2101      	movs	r1, #1
 80013a0:	4820      	ldr	r0, [pc, #128]	; (8001424 <LED_MainFunction+0xe4>)
 80013a2:	f001 ff12 	bl	80031ca <HAL_GPIO_WritePin>
			}break;
 80013a6:	e01f      	b.n	80013e8 <LED_MainFunction+0xa8>
			case 2:
			{
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80013a8:	2201      	movs	r2, #1
 80013aa:	2101      	movs	r1, #1
 80013ac:	481c      	ldr	r0, [pc, #112]	; (8001420 <LED_MainFunction+0xe0>)
 80013ae:	f001 ff0c 	bl	80031ca <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 80013b2:	2201      	movs	r2, #1
 80013b4:	2102      	movs	r1, #2
 80013b6:	481b      	ldr	r0, [pc, #108]	; (8001424 <LED_MainFunction+0xe4>)
 80013b8:	f001 ff07 	bl	80031ca <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 80013bc:	2201      	movs	r2, #1
 80013be:	2101      	movs	r1, #1
 80013c0:	4818      	ldr	r0, [pc, #96]	; (8001424 <LED_MainFunction+0xe4>)
 80013c2:	f001 ff02 	bl	80031ca <HAL_GPIO_WritePin>
			}break;
 80013c6:	e00f      	b.n	80013e8 <LED_MainFunction+0xa8>
			default:
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80013c8:	2200      	movs	r2, #0
 80013ca:	2101      	movs	r1, #1
 80013cc:	4814      	ldr	r0, [pc, #80]	; (8001420 <LED_MainFunction+0xe0>)
 80013ce:	f001 fefc 	bl	80031ca <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 80013d2:	2200      	movs	r2, #0
 80013d4:	2102      	movs	r1, #2
 80013d6:	4813      	ldr	r0, [pc, #76]	; (8001424 <LED_MainFunction+0xe4>)
 80013d8:	f001 fef7 	bl	80031ca <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 80013dc:	2200      	movs	r2, #0
 80013de:	2101      	movs	r1, #1
 80013e0:	4810      	ldr	r0, [pc, #64]	; (8001424 <LED_MainFunction+0xe4>)
 80013e2:	f001 fef2 	bl	80031ca <HAL_GPIO_WritePin>
				break;
 80013e6:	bf00      	nop
		}
		/* Read the blue button state */
		Rte_Read_Button_State(&g_LED_ButtonState_b);
 80013e8:	480f      	ldr	r0, [pc, #60]	; (8001428 <LED_MainFunction+0xe8>)
 80013ea:	f00a f81f 	bl	800b42c <Rte_Read_PC13_Pin_State>
		/* Check if the button is released */
		if(FALSE != g_LED_ButtonState_b)
 80013ee:	4b0e      	ldr	r3, [pc, #56]	; (8001428 <LED_MainFunction+0xe8>)
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d007      	beq.n	8001406 <LED_MainFunction+0xc6>
		{
			/* Update PWM pulse width */
			LED_UpdatePulseWidth();
 80013f6:	f7ff ff57 	bl	80012a8 <LED_UpdatePulseWidth>
			/* Call the Servo interface with the new pulse width */
			Rte_Write_Servo_RawPulseWidth_u16(g_LED_Pulse_u16);
 80013fa:	4b0c      	ldr	r3, [pc, #48]	; (800142c <LED_MainFunction+0xec>)
 80013fc:	881b      	ldrh	r3, [r3, #0]
 80013fe:	4618      	mov	r0, r3
 8001400:	f00a f86e 	bl	800b4e0 <Rte_Cdd_Servo_RawMove>
			Rte_Write_NvM_LED_Block(g_LED_NvMBlock_a);
			/* Stop fading */
		}

	}
}
 8001404:	e006      	b.n	8001414 <LED_MainFunction+0xd4>
			g_LED_NvMBlock_a[0] = 1u;
 8001406:	4b0a      	ldr	r3, [pc, #40]	; (8001430 <LED_MainFunction+0xf0>)
 8001408:	2201      	movs	r2, #1
 800140a:	701a      	strb	r2, [r3, #0]
			Rte_Write_NvM_LED_Block(g_LED_NvMBlock_a);
 800140c:	4908      	ldr	r1, [pc, #32]	; (8001430 <LED_MainFunction+0xf0>)
 800140e:	2000      	movs	r0, #0
 8001410:	f00a f88e 	bl	800b530 <Rte_Write_NvM_Block>
}
 8001414:	bf00      	nop
 8001416:	bd80      	pop	{r7, pc}
 8001418:	200000c2 	.word	0x200000c2
 800141c:	200000e8 	.word	0x200000e8
 8001420:	48000400 	.word	0x48000400
 8001424:	48000800 	.word	0x48000800
 8001428:	200000c3 	.word	0x200000c3
 800142c:	200000c4 	.word	0x200000c4
 8001430:	200000c8 	.word	0x200000c8

08001434 <LED_Shutdown>:
/**
  * @brief  Shutdown the LED module
  * @return None
  */
void LED_Shutdown(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
	/* Write LED NvM block */
	Rte_Write_NvM_LED_Block(g_LED_NvMBlock_a);
 8001438:	4904      	ldr	r1, [pc, #16]	; (800144c <LED_Shutdown+0x18>)
 800143a:	2000      	movs	r0, #0
 800143c:	f00a f878 	bl	800b530 <Rte_Write_NvM_Block>
	/* Reset initialization flag */
	g_LED_InitDone_b = FALSE;
 8001440:	4b03      	ldr	r3, [pc, #12]	; (8001450 <LED_Shutdown+0x1c>)
 8001442:	2200      	movs	r2, #0
 8001444:	701a      	strb	r2, [r3, #0]
}
 8001446:	bf00      	nop
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	200000c8 	.word	0x200000c8
 8001450:	200000c2 	.word	0x200000c2

08001454 <Blinker_Init>:
/**
  * @brief	Blinker module initialization function
  * @return	None
  */
void Blinker_Init(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_Blinker_InitDone_b = TRUE;
 8001458:	4b03      	ldr	r3, [pc, #12]	; (8001468 <Blinker_Init+0x14>)
 800145a:	2201      	movs	r2, #1
 800145c:	701a      	strb	r2, [r3, #0]
}
 800145e:	bf00      	nop
 8001460:	46bd      	mov	sp, r7
 8001462:	bc80      	pop	{r7}
 8001464:	4770      	bx	lr
 8001466:	bf00      	nop
 8001468:	200000e9 	.word	0x200000e9

0800146c <Blinker_MainFunction>:
/**
  * @brief	Blinker module main function (runs in task)
  * @return	None
  */
void Blinker_MainFunction(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_Blinker_InitDone_b)
	{

	}
}
 8001470:	bf00      	nop
 8001472:	46bd      	mov	sp, r7
 8001474:	bc80      	pop	{r7}
 8001476:	4770      	bx	lr

08001478 <FrontLights_Init>:
/**
  * @brief	FrontLights module initialization function
  * @return	None
  */
void FrontLights_Init(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_FrontLights_InitDone_b = TRUE;
 800147c:	4b03      	ldr	r3, [pc, #12]	; (800148c <FrontLights_Init+0x14>)
 800147e:	2201      	movs	r2, #1
 8001480:	701a      	strb	r2, [r3, #0]
}
 8001482:	bf00      	nop
 8001484:	46bd      	mov	sp, r7
 8001486:	bc80      	pop	{r7}
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop
 800148c:	200000ea 	.word	0x200000ea

08001490 <FrontLights_MainFunction>:
/**
  * @brief	FrontLights module main function (runs in task)
  * @return	None
  */
void FrontLights_MainFunction(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_FrontLights_InitDone_b)
	{

	}
}
 8001494:	bf00      	nop
 8001496:	46bd      	mov	sp, r7
 8001498:	bc80      	pop	{r7}
 800149a:	4770      	bx	lr

0800149c <InteriorLights_Init>:
/**
  * @brief	InteriorLights module initialization function
  * @return	None
  */
void InteriorLights_Init(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_InteriorLights_InitDone_b = TRUE;
 80014a0:	4b03      	ldr	r3, [pc, #12]	; (80014b0 <InteriorLights_Init+0x14>)
 80014a2:	2201      	movs	r2, #1
 80014a4:	701a      	strb	r2, [r3, #0]
}
 80014a6:	bf00      	nop
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bc80      	pop	{r7}
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop
 80014b0:	200000eb 	.word	0x200000eb

080014b4 <InteriorLights_MainFunction>:
/**
  * @brief	InteriorLights module main function (runs in task)
  * @return	None
  */
void InteriorLights_MainFunction(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_InteriorLights_InitDone_b)
	{

	}
}
 80014b8:	bf00      	nop
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bc80      	pop	{r7}
 80014be:	4770      	bx	lr

080014c0 <RearLights_Init>:
/**
  * @brief	RearLights module initialization function
  * @return	None
  */
void RearLights_Init(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_RearLights_InitDone_b = TRUE;
 80014c4:	4b03      	ldr	r3, [pc, #12]	; (80014d4 <RearLights_Init+0x14>)
 80014c6:	2201      	movs	r2, #1
 80014c8:	701a      	strb	r2, [r3, #0]
}
 80014ca:	bf00      	nop
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bc80      	pop	{r7}
 80014d0:	4770      	bx	lr
 80014d2:	bf00      	nop
 80014d4:	200000ec 	.word	0x200000ec

080014d8 <RearLights_MainFunction>:
/**
  * @brief	RearLights module main function (runs in task)
  * @return	None
  */
void RearLights_MainFunction(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_RearLights_InitDone_b)
	{

	}
}
 80014dc:	bf00      	nop
 80014de:	46bd      	mov	sp, r7
 80014e0:	bc80      	pop	{r7}
 80014e2:	4770      	bx	lr

080014e4 <Steering_Init>:
/**
  * @brief	Steering module initialization function
  * @return	None
  */
void Steering_Init(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_Steering_InitDone_b = TRUE;
 80014e8:	4b03      	ldr	r3, [pc, #12]	; (80014f8 <Steering_Init+0x14>)
 80014ea:	2201      	movs	r2, #1
 80014ec:	701a      	strb	r2, [r3, #0]
}
 80014ee:	bf00      	nop
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bc80      	pop	{r7}
 80014f4:	4770      	bx	lr
 80014f6:	bf00      	nop
 80014f8:	200000ed 	.word	0x200000ed

080014fc <Steering_MainFunction>:
/**
  * @brief	Steering module main function (runs in task)
  * @return	None
  */
void Steering_MainFunction(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_Steering_InitDone_b)
	{

	}
}
 8001500:	bf00      	nop
 8001502:	46bd      	mov	sp, r7
 8001504:	bc80      	pop	{r7}
 8001506:	4770      	bx	lr

08001508 <Cdd_Servo_Driver_Init>:
	0.0,
	20.0
};

void Cdd_Servo_Driver_Init(void)
{
 8001508:	b5b0      	push	{r4, r5, r7, lr}
 800150a:	b09e      	sub	sp, #120	; 0x78
 800150c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef l_GPIO_InitStruct_s = {0};
 800150e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001512:	2200      	movs	r2, #0
 8001514:	601a      	str	r2, [r3, #0]
 8001516:	605a      	str	r2, [r3, #4]
 8001518:	609a      	str	r2, [r3, #8]
 800151a:	60da      	str	r2, [r3, #12]
 800151c:	611a      	str	r2, [r3, #16]
	TIM_ClockConfigTypeDef l_ClockSourceConfig_s = {0};
 800151e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001522:	2200      	movs	r2, #0
 8001524:	601a      	str	r2, [r3, #0]
 8001526:	605a      	str	r2, [r3, #4]
 8001528:	609a      	str	r2, [r3, #8]
 800152a:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef l_MasterConfig_s = {0};
 800152c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001530:	2200      	movs	r2, #0
 8001532:	601a      	str	r2, [r3, #0]
 8001534:	605a      	str	r2, [r3, #4]
 8001536:	609a      	str	r2, [r3, #8]
    TIM_OC_InitTypeDef l_ConfigOC_s = {0};
 8001538:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800153c:	2200      	movs	r2, #0
 800153e:	601a      	str	r2, [r3, #0]
 8001540:	605a      	str	r2, [r3, #4]
 8001542:	609a      	str	r2, [r3, #8]
 8001544:	60da      	str	r2, [r3, #12]
 8001546:	611a      	str	r2, [r3, #16]
 8001548:	615a      	str	r2, [r3, #20]
 800154a:	619a      	str	r2, [r3, #24]
    uint32 l_PSC_Value_u32 = 0UL;
 800154c:	2300      	movs	r3, #0
 800154e:	677b      	str	r3, [r7, #116]	; 0x74
    uint32 l_ARR_Value_u32 = 0UL;
 8001550:	2300      	movs	r3, #0
 8001552:	673b      	str	r3, [r7, #112]	; 0x70
    //DWT_Delay_Init();

	/*--------[ Configure The Servo PWM GPIO Pin ]-------*/

    if(c_SERVO_CfgParam_s.SERVO_GPIO == GPIOA)
 8001554:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001558:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800155c:	d10c      	bne.n	8001578 <Cdd_Servo_Driver_Init+0x70>
    {
    	__HAL_RCC_GPIOA_CLK_ENABLE();
 800155e:	4b6c      	ldr	r3, [pc, #432]	; (8001710 <Cdd_Servo_Driver_Init+0x208>)
 8001560:	695b      	ldr	r3, [r3, #20]
 8001562:	4a6b      	ldr	r2, [pc, #428]	; (8001710 <Cdd_Servo_Driver_Init+0x208>)
 8001564:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001568:	6153      	str	r3, [r2, #20]
 800156a:	4b69      	ldr	r3, [pc, #420]	; (8001710 <Cdd_Servo_Driver_Init+0x208>)
 800156c:	695b      	ldr	r3, [r3, #20]
 800156e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001572:	623b      	str	r3, [r7, #32]
 8001574:	6a3b      	ldr	r3, [r7, #32]
 8001576:	e046      	b.n	8001606 <Cdd_Servo_Driver_Init+0xfe>
    }
    else if(c_SERVO_CfgParam_s.SERVO_GPIO == GPIOB)
 8001578:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800157c:	4b65      	ldr	r3, [pc, #404]	; (8001714 <Cdd_Servo_Driver_Init+0x20c>)
 800157e:	429a      	cmp	r2, r3
 8001580:	d10c      	bne.n	800159c <Cdd_Servo_Driver_Init+0x94>
    {
    	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001582:	4b63      	ldr	r3, [pc, #396]	; (8001710 <Cdd_Servo_Driver_Init+0x208>)
 8001584:	695b      	ldr	r3, [r3, #20]
 8001586:	4a62      	ldr	r2, [pc, #392]	; (8001710 <Cdd_Servo_Driver_Init+0x208>)
 8001588:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800158c:	6153      	str	r3, [r2, #20]
 800158e:	4b60      	ldr	r3, [pc, #384]	; (8001710 <Cdd_Servo_Driver_Init+0x208>)
 8001590:	695b      	ldr	r3, [r3, #20]
 8001592:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001596:	61fb      	str	r3, [r7, #28]
 8001598:	69fb      	ldr	r3, [r7, #28]
 800159a:	e034      	b.n	8001606 <Cdd_Servo_Driver_Init+0xfe>
    }
    else if(c_SERVO_CfgParam_s.SERVO_GPIO == GPIOC)
 800159c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80015a0:	4b5d      	ldr	r3, [pc, #372]	; (8001718 <Cdd_Servo_Driver_Init+0x210>)
 80015a2:	429a      	cmp	r2, r3
 80015a4:	d10c      	bne.n	80015c0 <Cdd_Servo_Driver_Init+0xb8>
    {
        __HAL_RCC_GPIOC_CLK_ENABLE();
 80015a6:	4b5a      	ldr	r3, [pc, #360]	; (8001710 <Cdd_Servo_Driver_Init+0x208>)
 80015a8:	695b      	ldr	r3, [r3, #20]
 80015aa:	4a59      	ldr	r2, [pc, #356]	; (8001710 <Cdd_Servo_Driver_Init+0x208>)
 80015ac:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80015b0:	6153      	str	r3, [r2, #20]
 80015b2:	4b57      	ldr	r3, [pc, #348]	; (8001710 <Cdd_Servo_Driver_Init+0x208>)
 80015b4:	695b      	ldr	r3, [r3, #20]
 80015b6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80015ba:	61bb      	str	r3, [r7, #24]
 80015bc:	69bb      	ldr	r3, [r7, #24]
 80015be:	e022      	b.n	8001606 <Cdd_Servo_Driver_Init+0xfe>
    }
    else if(c_SERVO_CfgParam_s.SERVO_GPIO == GPIOD)
 80015c0:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80015c4:	4b55      	ldr	r3, [pc, #340]	; (800171c <Cdd_Servo_Driver_Init+0x214>)
 80015c6:	429a      	cmp	r2, r3
 80015c8:	d10c      	bne.n	80015e4 <Cdd_Servo_Driver_Init+0xdc>
    {
        __HAL_RCC_GPIOD_CLK_ENABLE();
 80015ca:	4b51      	ldr	r3, [pc, #324]	; (8001710 <Cdd_Servo_Driver_Init+0x208>)
 80015cc:	695b      	ldr	r3, [r3, #20]
 80015ce:	4a50      	ldr	r2, [pc, #320]	; (8001710 <Cdd_Servo_Driver_Init+0x208>)
 80015d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80015d4:	6153      	str	r3, [r2, #20]
 80015d6:	4b4e      	ldr	r3, [pc, #312]	; (8001710 <Cdd_Servo_Driver_Init+0x208>)
 80015d8:	695b      	ldr	r3, [r3, #20]
 80015da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80015de:	617b      	str	r3, [r7, #20]
 80015e0:	697b      	ldr	r3, [r7, #20]
 80015e2:	e010      	b.n	8001606 <Cdd_Servo_Driver_Init+0xfe>
    }
    else if(c_SERVO_CfgParam_s.SERVO_GPIO == GPIOE)
 80015e4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80015e8:	4b4d      	ldr	r3, [pc, #308]	; (8001720 <Cdd_Servo_Driver_Init+0x218>)
 80015ea:	429a      	cmp	r2, r3
 80015ec:	d10b      	bne.n	8001606 <Cdd_Servo_Driver_Init+0xfe>
    {
        __HAL_RCC_GPIOE_CLK_ENABLE();
 80015ee:	4b48      	ldr	r3, [pc, #288]	; (8001710 <Cdd_Servo_Driver_Init+0x208>)
 80015f0:	695b      	ldr	r3, [r3, #20]
 80015f2:	4a47      	ldr	r2, [pc, #284]	; (8001710 <Cdd_Servo_Driver_Init+0x208>)
 80015f4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80015f8:	6153      	str	r3, [r2, #20]
 80015fa:	4b45      	ldr	r3, [pc, #276]	; (8001710 <Cdd_Servo_Driver_Init+0x208>)
 80015fc:	695b      	ldr	r3, [r3, #20]
 80015fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001602:	613b      	str	r3, [r7, #16]
 8001604:	693b      	ldr	r3, [r7, #16]
    }
	l_GPIO_InitStruct_s.Pin = c_SERVO_CfgParam_s.SERVO_PIN;
 8001606:	2320      	movs	r3, #32
 8001608:	65fb      	str	r3, [r7, #92]	; 0x5c
	l_GPIO_InitStruct_s.Mode = GPIO_MODE_AF_PP;
 800160a:	2302      	movs	r3, #2
 800160c:	663b      	str	r3, [r7, #96]	; 0x60
	l_GPIO_InitStruct_s.Speed = GPIO_SPEED_FREQ_LOW;
 800160e:	2300      	movs	r3, #0
 8001610:	66bb      	str	r3, [r7, #104]	; 0x68
	l_GPIO_InitStruct_s.Alternate = GPIO_AF1_TIM2;
 8001612:	2301      	movs	r3, #1
 8001614:	66fb      	str	r3, [r7, #108]	; 0x6c
	HAL_GPIO_Init(c_SERVO_CfgParam_s.SERVO_GPIO, &l_GPIO_InitStruct_s);
 8001616:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800161a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800161e:	4619      	mov	r1, r3
 8001620:	4610      	mov	r0, r2
 8001622:	f001 fc31 	bl	8002e88 <HAL_GPIO_Init>

	/*--------[ Calculate The PSC & ARR Values To Maximize PWM Resolution ]-------*/

	/* Those Equations Sets The F_pwm = 50Hz & Maximizes The Resolution*/
	l_PSC_Value_u32 = (uint32) (c_SERVO_CfgParam_s.TIM_CLK / 3276800.0);
 8001626:	4b3f      	ldr	r3, [pc, #252]	; (8001724 <Cdd_Servo_Driver_Init+0x21c>)
 8001628:	4618      	mov	r0, r3
 800162a:	f7fe ff73 	bl	8000514 <__aeabi_ui2d>
 800162e:	f04f 0200 	mov.w	r2, #0
 8001632:	4b3d      	ldr	r3, [pc, #244]	; (8001728 <Cdd_Servo_Driver_Init+0x220>)
 8001634:	f7ff f912 	bl	800085c <__aeabi_ddiv>
 8001638:	4602      	mov	r2, r0
 800163a:	460b      	mov	r3, r1
 800163c:	4610      	mov	r0, r2
 800163e:	4619      	mov	r1, r3
 8001640:	f7ff f9f4 	bl	8000a2c <__aeabi_d2uiz>
 8001644:	4603      	mov	r3, r0
 8001646:	677b      	str	r3, [r7, #116]	; 0x74
	l_ARR_Value_u32 = (uint32) ((c_SERVO_CfgParam_s.TIM_CLK / (50.0*(l_PSC_Value_u32+1.0)))-1.0);
 8001648:	4b36      	ldr	r3, [pc, #216]	; (8001724 <Cdd_Servo_Driver_Init+0x21c>)
 800164a:	4618      	mov	r0, r3
 800164c:	f7fe ff62 	bl	8000514 <__aeabi_ui2d>
 8001650:	4604      	mov	r4, r0
 8001652:	460d      	mov	r5, r1
 8001654:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8001656:	f7fe ff5d 	bl	8000514 <__aeabi_ui2d>
 800165a:	f04f 0200 	mov.w	r2, #0
 800165e:	4b33      	ldr	r3, [pc, #204]	; (800172c <Cdd_Servo_Driver_Init+0x224>)
 8001660:	f7fe fe1c 	bl	800029c <__adddf3>
 8001664:	4602      	mov	r2, r0
 8001666:	460b      	mov	r3, r1
 8001668:	4610      	mov	r0, r2
 800166a:	4619      	mov	r1, r3
 800166c:	f04f 0200 	mov.w	r2, #0
 8001670:	4b2f      	ldr	r3, [pc, #188]	; (8001730 <Cdd_Servo_Driver_Init+0x228>)
 8001672:	f7fe ffc9 	bl	8000608 <__aeabi_dmul>
 8001676:	4602      	mov	r2, r0
 8001678:	460b      	mov	r3, r1
 800167a:	4620      	mov	r0, r4
 800167c:	4629      	mov	r1, r5
 800167e:	f7ff f8ed 	bl	800085c <__aeabi_ddiv>
 8001682:	4602      	mov	r2, r0
 8001684:	460b      	mov	r3, r1
 8001686:	4610      	mov	r0, r2
 8001688:	4619      	mov	r1, r3
 800168a:	f04f 0200 	mov.w	r2, #0
 800168e:	4b27      	ldr	r3, [pc, #156]	; (800172c <Cdd_Servo_Driver_Init+0x224>)
 8001690:	f7fe fe02 	bl	8000298 <__aeabi_dsub>
 8001694:	4602      	mov	r2, r0
 8001696:	460b      	mov	r3, r1
 8001698:	4610      	mov	r0, r2
 800169a:	4619      	mov	r1, r3
 800169c:	f7ff f9c6 	bl	8000a2c <__aeabi_d2uiz>
 80016a0:	4603      	mov	r3, r0
 80016a2:	673b      	str	r3, [r7, #112]	; 0x70

	/*--------[ Configure The Servo PWM Timer Channel ]-------*/

	/*--[Check The Timer & Enable Its Clock]--*/
	if(c_SERVO_CfgParam_s.TIM_Instance == TIM1)
 80016a4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80016a8:	4b22      	ldr	r3, [pc, #136]	; (8001734 <Cdd_Servo_Driver_Init+0x22c>)
 80016aa:	429a      	cmp	r2, r3
 80016ac:	d10c      	bne.n	80016c8 <Cdd_Servo_Driver_Init+0x1c0>
	{
		__HAL_RCC_TIM1_CLK_ENABLE();
 80016ae:	4b18      	ldr	r3, [pc, #96]	; (8001710 <Cdd_Servo_Driver_Init+0x208>)
 80016b0:	699b      	ldr	r3, [r3, #24]
 80016b2:	4a17      	ldr	r2, [pc, #92]	; (8001710 <Cdd_Servo_Driver_Init+0x208>)
 80016b4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80016b8:	6193      	str	r3, [r2, #24]
 80016ba:	4b15      	ldr	r3, [pc, #84]	; (8001710 <Cdd_Servo_Driver_Init+0x208>)
 80016bc:	699b      	ldr	r3, [r3, #24]
 80016be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80016c2:	60fb      	str	r3, [r7, #12]
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	e04a      	b.n	800175e <Cdd_Servo_Driver_Init+0x256>
	}
	else if(c_SERVO_CfgParam_s.TIM_Instance == TIM2)
 80016c8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80016cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016d0:	d10c      	bne.n	80016ec <Cdd_Servo_Driver_Init+0x1e4>
	{
		__HAL_RCC_TIM2_CLK_ENABLE();
 80016d2:	4b0f      	ldr	r3, [pc, #60]	; (8001710 <Cdd_Servo_Driver_Init+0x208>)
 80016d4:	69db      	ldr	r3, [r3, #28]
 80016d6:	4a0e      	ldr	r2, [pc, #56]	; (8001710 <Cdd_Servo_Driver_Init+0x208>)
 80016d8:	f043 0301 	orr.w	r3, r3, #1
 80016dc:	61d3      	str	r3, [r2, #28]
 80016de:	4b0c      	ldr	r3, [pc, #48]	; (8001710 <Cdd_Servo_Driver_Init+0x208>)
 80016e0:	69db      	ldr	r3, [r3, #28]
 80016e2:	f003 0301 	and.w	r3, r3, #1
 80016e6:	60bb      	str	r3, [r7, #8]
 80016e8:	68bb      	ldr	r3, [r7, #8]
 80016ea:	e038      	b.n	800175e <Cdd_Servo_Driver_Init+0x256>
	}
	else if(c_SERVO_CfgParam_s.TIM_Instance == TIM3)
 80016ec:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80016f0:	4b11      	ldr	r3, [pc, #68]	; (8001738 <Cdd_Servo_Driver_Init+0x230>)
 80016f2:	429a      	cmp	r2, r3
 80016f4:	d122      	bne.n	800173c <Cdd_Servo_Driver_Init+0x234>
	{
		__HAL_RCC_TIM3_CLK_ENABLE();
 80016f6:	4b06      	ldr	r3, [pc, #24]	; (8001710 <Cdd_Servo_Driver_Init+0x208>)
 80016f8:	69db      	ldr	r3, [r3, #28]
 80016fa:	4a05      	ldr	r2, [pc, #20]	; (8001710 <Cdd_Servo_Driver_Init+0x208>)
 80016fc:	f043 0302 	orr.w	r3, r3, #2
 8001700:	61d3      	str	r3, [r2, #28]
 8001702:	4b03      	ldr	r3, [pc, #12]	; (8001710 <Cdd_Servo_Driver_Init+0x208>)
 8001704:	69db      	ldr	r3, [r3, #28]
 8001706:	f003 0302 	and.w	r3, r3, #2
 800170a:	607b      	str	r3, [r7, #4]
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	e026      	b.n	800175e <Cdd_Servo_Driver_Init+0x256>
 8001710:	40021000 	.word	0x40021000
 8001714:	48000400 	.word	0x48000400
 8001718:	48000800 	.word	0x48000800
 800171c:	48000c00 	.word	0x48000c00
 8001720:	48001000 	.word	0x48001000
 8001724:	044aa200 	.word	0x044aa200
 8001728:	41490000 	.word	0x41490000
 800172c:	3ff00000 	.word	0x3ff00000
 8001730:	40490000 	.word	0x40490000
 8001734:	40012c00 	.word	0x40012c00
 8001738:	40000400 	.word	0x40000400
	}
	else if(c_SERVO_CfgParam_s.TIM_Instance == TIM4)
 800173c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001740:	4b45      	ldr	r3, [pc, #276]	; (8001858 <Cdd_Servo_Driver_Init+0x350>)
 8001742:	429a      	cmp	r2, r3
 8001744:	d10b      	bne.n	800175e <Cdd_Servo_Driver_Init+0x256>
	{
		__HAL_RCC_TIM4_CLK_ENABLE();
 8001746:	4b45      	ldr	r3, [pc, #276]	; (800185c <Cdd_Servo_Driver_Init+0x354>)
 8001748:	69db      	ldr	r3, [r3, #28]
 800174a:	4a44      	ldr	r2, [pc, #272]	; (800185c <Cdd_Servo_Driver_Init+0x354>)
 800174c:	f043 0304 	orr.w	r3, r3, #4
 8001750:	61d3      	str	r3, [r2, #28]
 8001752:	4b42      	ldr	r3, [pc, #264]	; (800185c <Cdd_Servo_Driver_Init+0x354>)
 8001754:	69db      	ldr	r3, [r3, #28]
 8001756:	f003 0304 	and.w	r3, r3, #4
 800175a:	603b      	str	r3, [r7, #0]
 800175c:	683b      	ldr	r3, [r7, #0]
	}

	g_TimerHandler_s.Instance = c_SERVO_CfgParam_s.TIM_Instance;
 800175e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001762:	4b3f      	ldr	r3, [pc, #252]	; (8001860 <Cdd_Servo_Driver_Init+0x358>)
 8001764:	601a      	str	r2, [r3, #0]
	g_TimerHandler_s.Init.Prescaler = l_PSC_Value_u32;
 8001766:	4a3e      	ldr	r2, [pc, #248]	; (8001860 <Cdd_Servo_Driver_Init+0x358>)
 8001768:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800176a:	6053      	str	r3, [r2, #4]
	g_TimerHandler_s.Init.CounterMode = TIM_COUNTERMODE_UP;
 800176c:	4b3c      	ldr	r3, [pc, #240]	; (8001860 <Cdd_Servo_Driver_Init+0x358>)
 800176e:	2200      	movs	r2, #0
 8001770:	609a      	str	r2, [r3, #8]
	g_TimerHandler_s.Init.Period = l_ARR_Value_u32;
 8001772:	4a3b      	ldr	r2, [pc, #236]	; (8001860 <Cdd_Servo_Driver_Init+0x358>)
 8001774:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001776:	60d3      	str	r3, [r2, #12]
	g_TimerHandler_s.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001778:	4b39      	ldr	r3, [pc, #228]	; (8001860 <Cdd_Servo_Driver_Init+0x358>)
 800177a:	2200      	movs	r2, #0
 800177c:	611a      	str	r2, [r3, #16]
	g_TimerHandler_s.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800177e:	4b38      	ldr	r3, [pc, #224]	; (8001860 <Cdd_Servo_Driver_Init+0x358>)
 8001780:	2280      	movs	r2, #128	; 0x80
 8001782:	619a      	str	r2, [r3, #24]
	HAL_TIM_Base_Init(&g_TimerHandler_s);
 8001784:	4836      	ldr	r0, [pc, #216]	; (8001860 <Cdd_Servo_Driver_Init+0x358>)
 8001786:	f001 ff8d 	bl	80036a4 <HAL_TIM_Base_Init>
	l_ClockSourceConfig_s.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800178a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800178e:	64fb      	str	r3, [r7, #76]	; 0x4c
	HAL_TIM_ConfigClockSource(&g_TimerHandler_s, &l_ClockSourceConfig_s);
 8001790:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001794:	4619      	mov	r1, r3
 8001796:	4832      	ldr	r0, [pc, #200]	; (8001860 <Cdd_Servo_Driver_Init+0x358>)
 8001798:	f002 fe32 	bl	8004400 <HAL_TIM_ConfigClockSource>
	HAL_TIM_PWM_Init(&g_TimerHandler_s);
 800179c:	4830      	ldr	r0, [pc, #192]	; (8001860 <Cdd_Servo_Driver_Init+0x358>)
 800179e:	f002 f849 	bl	8003834 <HAL_TIM_PWM_Init>
	l_MasterConfig_s.MasterOutputTrigger = TIM_TRGO_RESET;
 80017a2:	2300      	movs	r3, #0
 80017a4:	643b      	str	r3, [r7, #64]	; 0x40
	l_MasterConfig_s.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017a6:	2300      	movs	r3, #0
 80017a8:	64bb      	str	r3, [r7, #72]	; 0x48
	HAL_TIMEx_MasterConfigSynchronization(&g_TimerHandler_s, &l_MasterConfig_s);
 80017aa:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80017ae:	4619      	mov	r1, r3
 80017b0:	482b      	ldr	r0, [pc, #172]	; (8001860 <Cdd_Servo_Driver_Init+0x358>)
 80017b2:	f003 fcc5 	bl	8005140 <HAL_TIMEx_MasterConfigSynchronization>
	l_ConfigOC_s.OCMode = TIM_OCMODE_PWM1;
 80017b6:	2360      	movs	r3, #96	; 0x60
 80017b8:	627b      	str	r3, [r7, #36]	; 0x24
	l_ConfigOC_s.Pulse = 0;
 80017ba:	2300      	movs	r3, #0
 80017bc:	62bb      	str	r3, [r7, #40]	; 0x28
	l_ConfigOC_s.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017be:	2300      	movs	r3, #0
 80017c0:	62fb      	str	r3, [r7, #44]	; 0x2c
	l_ConfigOC_s.OCFastMode = TIM_OCFAST_DISABLE;
 80017c2:	2300      	movs	r3, #0
 80017c4:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_TIM_PWM_ConfigChannel(&g_TimerHandler_s, &l_ConfigOC_s, c_SERVO_CfgParam_s.PWM_TIM_CH);
 80017c6:	2200      	movs	r2, #0
 80017c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017cc:	4619      	mov	r1, r3
 80017ce:	4824      	ldr	r0, [pc, #144]	; (8001860 <Cdd_Servo_Driver_Init+0x358>)
 80017d0:	f002 fd02 	bl	80041d8 <HAL_TIM_PWM_ConfigChannel>

	/*--------[ Calculate & Save The Servo Pulse Information ]-------*/

	g_SERVO_info_s.Period_Min_u16 = (uint16) (l_ARR_Value_u32 * (c_SERVO_CfgParam_s.MinPulse/20.0));
 80017d4:	6f38      	ldr	r0, [r7, #112]	; 0x70
 80017d6:	f7fe fe9d 	bl	8000514 <__aeabi_ui2d>
 80017da:	4604      	mov	r4, r0
 80017dc:	460d      	mov	r5, r1
 80017de:	f04f 0300 	mov.w	r3, #0
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7fe feb8 	bl	8000558 <__aeabi_f2d>
 80017e8:	f04f 0200 	mov.w	r2, #0
 80017ec:	4b1d      	ldr	r3, [pc, #116]	; (8001864 <Cdd_Servo_Driver_Init+0x35c>)
 80017ee:	f7ff f835 	bl	800085c <__aeabi_ddiv>
 80017f2:	4602      	mov	r2, r0
 80017f4:	460b      	mov	r3, r1
 80017f6:	4620      	mov	r0, r4
 80017f8:	4629      	mov	r1, r5
 80017fa:	f7fe ff05 	bl	8000608 <__aeabi_dmul>
 80017fe:	4602      	mov	r2, r0
 8001800:	460b      	mov	r3, r1
 8001802:	4610      	mov	r0, r2
 8001804:	4619      	mov	r1, r3
 8001806:	f7ff f911 	bl	8000a2c <__aeabi_d2uiz>
 800180a:	4603      	mov	r3, r0
 800180c:	b29a      	uxth	r2, r3
 800180e:	4b16      	ldr	r3, [pc, #88]	; (8001868 <Cdd_Servo_Driver_Init+0x360>)
 8001810:	801a      	strh	r2, [r3, #0]
	g_SERVO_info_s.Period_Max_u16 = (uint16) (l_ARR_Value_u32 * (c_SERVO_CfgParam_s.MaxPulse/20.0));
 8001812:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8001814:	f7fe fe7e 	bl	8000514 <__aeabi_ui2d>
 8001818:	4604      	mov	r4, r0
 800181a:	460d      	mov	r5, r1
 800181c:	4b13      	ldr	r3, [pc, #76]	; (800186c <Cdd_Servo_Driver_Init+0x364>)
 800181e:	4618      	mov	r0, r3
 8001820:	f7fe fe9a 	bl	8000558 <__aeabi_f2d>
 8001824:	f04f 0200 	mov.w	r2, #0
 8001828:	4b0e      	ldr	r3, [pc, #56]	; (8001864 <Cdd_Servo_Driver_Init+0x35c>)
 800182a:	f7ff f817 	bl	800085c <__aeabi_ddiv>
 800182e:	4602      	mov	r2, r0
 8001830:	460b      	mov	r3, r1
 8001832:	4620      	mov	r0, r4
 8001834:	4629      	mov	r1, r5
 8001836:	f7fe fee7 	bl	8000608 <__aeabi_dmul>
 800183a:	4602      	mov	r2, r0
 800183c:	460b      	mov	r3, r1
 800183e:	4610      	mov	r0, r2
 8001840:	4619      	mov	r1, r3
 8001842:	f7ff f8f3 	bl	8000a2c <__aeabi_d2uiz>
 8001846:	4603      	mov	r3, r0
 8001848:	b29a      	uxth	r2, r3
 800184a:	4b07      	ldr	r3, [pc, #28]	; (8001868 <Cdd_Servo_Driver_Init+0x360>)
 800184c:	805a      	strh	r2, [r3, #2]
}
 800184e:	bf00      	nop
 8001850:	3778      	adds	r7, #120	; 0x78
 8001852:	46bd      	mov	sp, r7
 8001854:	bdb0      	pop	{r4, r5, r7, pc}
 8001856:	bf00      	nop
 8001858:	40000800 	.word	0x40000800
 800185c:	40021000 	.word	0x40021000
 8001860:	200000f0 	.word	0x200000f0
 8001864:	40340000 	.word	0x40340000
 8001868:	2000013c 	.word	0x2000013c
 800186c:	41a00000 	.word	0x41a00000

08001870 <Cdd_Servo_Init>:

void Cdd_Servo_Init(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
	/*--------[ Start The PWM Channel ]-------*/
	HAL_TIM_PWM_Start(&g_TimerHandler_s, c_SERVO_CfgParam_s.PWM_TIM_CH);
 8001874:	2300      	movs	r3, #0
 8001876:	4619      	mov	r1, r3
 8001878:	4802      	ldr	r0, [pc, #8]	; (8001884 <Cdd_Servo_Init+0x14>)
 800187a:	f002 f83b 	bl	80038f4 <HAL_TIM_PWM_Start>
}
 800187e:	bf00      	nop
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	200000f0 	.word	0x200000f0

08001888 <Cdd_Servo_RawMove>:
	*(c_SERVO_CfgParam_s.TIM_CCRx) = l_Pulse_u16;
}

/* Moves A Specific Motor With A Raw Pulse Width Value */
void Cdd_Servo_RawMove(uint16 Pulse)
{
 8001888:	b480      	push	{r7}
 800188a:	b083      	sub	sp, #12
 800188c:	af00      	add	r7, sp, #0
 800188e:	4603      	mov	r3, r0
 8001890:	80fb      	strh	r3, [r7, #6]
	if(Pulse <= g_SERVO_info_s.Period_Max_u16 && Pulse >= g_SERVO_info_s.Period_Min_u16)
 8001892:	4b09      	ldr	r3, [pc, #36]	; (80018b8 <Cdd_Servo_RawMove+0x30>)
 8001894:	885b      	ldrh	r3, [r3, #2]
 8001896:	88fa      	ldrh	r2, [r7, #6]
 8001898:	429a      	cmp	r2, r3
 800189a:	d807      	bhi.n	80018ac <Cdd_Servo_RawMove+0x24>
 800189c:	4b06      	ldr	r3, [pc, #24]	; (80018b8 <Cdd_Servo_RawMove+0x30>)
 800189e:	881b      	ldrh	r3, [r3, #0]
 80018a0:	88fa      	ldrh	r2, [r7, #6]
 80018a2:	429a      	cmp	r2, r3
 80018a4:	d302      	bcc.n	80018ac <Cdd_Servo_RawMove+0x24>
	{
		*(c_SERVO_CfgParam_s.TIM_CCRx) = Pulse;
 80018a6:	4a05      	ldr	r2, [pc, #20]	; (80018bc <Cdd_Servo_RawMove+0x34>)
 80018a8:	88fb      	ldrh	r3, [r7, #6]
 80018aa:	6013      	str	r3, [r2, #0]
	}
}
 80018ac:	bf00      	nop
 80018ae:	370c      	adds	r7, #12
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bc80      	pop	{r7}
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	2000013c 	.word	0x2000013c
 80018bc:	40000034 	.word	0x40000034

080018c0 <Cdd_Servo_MainFunction>:
		Cdd_Servo_MoveTo(l_Angle_u8--);
	}
}

void Cdd_Servo_MainFunction(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0

}
 80018c4:	bf00      	nop
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bc80      	pop	{r7}
 80018ca:	4770      	bx	lr

080018cc <Cdd_Ultrasonic_Trigger>:
/**
  * @brief	Cdd_Ultrasonic module trigger measurement function
  * @return	None
  */
static void Cdd_Ultrasonic_Trigger(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
	Rte_Call_TriggerUltrasonicMeasurement();
 80018d0:	f009 fd82 	bl	800b3d8 <Rte_Call_Cdd_Ultrasonic_TriggerMeasurement>
}
 80018d4:	bf00      	nop
 80018d6:	bd80      	pop	{r7, pc}

080018d8 <Cdd_Ultrasonic_ISR_CaptureCallback>:
  * @brief	Cdd_Ultrasonic capture callback function
  * @return	None
  * @attention	Runs in ISR
  */
static void Cdd_Ultrasonic_ISR_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80018d8:	b590      	push	{r4, r7, lr}
 80018da:	b085      	sub	sp, #20
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
	uint32 l_PS_u32 = 0UL;
 80018e0:	2300      	movs	r3, #0
 80018e2:	60fb      	str	r3, [r7, #12]

	if((htim->Instance == c_Cdd_Ultrasonic_CfgType_s.TIM_Instance) && (htim->Channel == g_Cdd_Ultrasonic_Info_s.ACTIV_CH))
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4a89      	ldr	r2, [pc, #548]	; (8001b10 <Cdd_Ultrasonic_ISR_CaptureCallback+0x238>)
 80018ea:	4293      	cmp	r3, r2
 80018ec:	f040 810b 	bne.w	8001b06 <Cdd_Ultrasonic_ISR_CaptureCallback+0x22e>
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	7f1a      	ldrb	r2, [r3, #28]
 80018f4:	4b87      	ldr	r3, [pc, #540]	; (8001b14 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80018f6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80018fa:	429a      	cmp	r2, r3
 80018fc:	f040 8103 	bne.w	8001b06 <Cdd_Ultrasonic_ISR_CaptureCallback+0x22e>
	{
		if (g_Cdd_Ultrasonic_Info_s.EDGE_STATE == 0u)
 8001900:	4b84      	ldr	r3, [pc, #528]	; (8001b14 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d166      	bne.n	80019d6 <Cdd_Ultrasonic_ISR_CaptureCallback+0xfe>
		{
			/* Capture T1 & Reverse The ICU Edge Polarity */
			g_Cdd_Ultrasonic_Info_s.T1 = HAL_TIM_ReadCapturedValue(htim, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH);
 8001908:	2300      	movs	r3, #0
 800190a:	4619      	mov	r1, r3
 800190c:	6878      	ldr	r0, [r7, #4]
 800190e:	f002 fe41 	bl	8004594 <HAL_TIM_ReadCapturedValue>
 8001912:	4603      	mov	r3, r0
 8001914:	4a7f      	ldr	r2, [pc, #508]	; (8001b14 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 8001916:	60d3      	str	r3, [r2, #12]
			g_Cdd_Ultrasonic_Info_s.EDGE_STATE = 1u;
 8001918:	4b7e      	ldr	r3, [pc, #504]	; (8001b14 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 800191a:	2201      	movs	r2, #1
 800191c:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_FALLING);
 800191e:	2300      	movs	r3, #0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d108      	bne.n	8001936 <Cdd_Ultrasonic_ISR_CaptureCallback+0x5e>
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	6a1a      	ldr	r2, [r3, #32]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f022 020a 	bic.w	r2, r2, #10
 8001932:	621a      	str	r2, [r3, #32]
 8001934:	e01f      	b.n	8001976 <Cdd_Ultrasonic_ISR_CaptureCallback+0x9e>
 8001936:	2300      	movs	r3, #0
 8001938:	2b04      	cmp	r3, #4
 800193a:	d108      	bne.n	800194e <Cdd_Ultrasonic_ISR_CaptureCallback+0x76>
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	6a1b      	ldr	r3, [r3, #32]
 8001942:	687a      	ldr	r2, [r7, #4]
 8001944:	6812      	ldr	r2, [r2, #0]
 8001946:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800194a:	6213      	str	r3, [r2, #32]
 800194c:	e013      	b.n	8001976 <Cdd_Ultrasonic_ISR_CaptureCallback+0x9e>
 800194e:	2300      	movs	r3, #0
 8001950:	2b08      	cmp	r3, #8
 8001952:	d108      	bne.n	8001966 <Cdd_Ultrasonic_ISR_CaptureCallback+0x8e>
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	6a1b      	ldr	r3, [r3, #32]
 800195a:	687a      	ldr	r2, [r7, #4]
 800195c:	6812      	ldr	r2, [r2, #0]
 800195e:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8001962:	6213      	str	r3, [r2, #32]
 8001964:	e007      	b.n	8001976 <Cdd_Ultrasonic_ISR_CaptureCallback+0x9e>
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	6a1b      	ldr	r3, [r3, #32]
 800196c:	687a      	ldr	r2, [r7, #4]
 800196e:	6812      	ldr	r2, [r2, #0]
 8001970:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8001974:	6213      	str	r3, [r2, #32]
 8001976:	2300      	movs	r3, #0
 8001978:	2b00      	cmp	r3, #0
 800197a:	d108      	bne.n	800198e <Cdd_Ultrasonic_ISR_CaptureCallback+0xb6>
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	6a1a      	ldr	r2, [r3, #32]
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f042 0202 	orr.w	r2, r2, #2
 800198a:	621a      	str	r2, [r3, #32]
 800198c:	e01f      	b.n	80019ce <Cdd_Ultrasonic_ISR_CaptureCallback+0xf6>
 800198e:	2300      	movs	r3, #0
 8001990:	2b04      	cmp	r3, #4
 8001992:	d108      	bne.n	80019a6 <Cdd_Ultrasonic_ISR_CaptureCallback+0xce>
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	6a1b      	ldr	r3, [r3, #32]
 800199a:	687a      	ldr	r2, [r7, #4]
 800199c:	6812      	ldr	r2, [r2, #0]
 800199e:	f043 0320 	orr.w	r3, r3, #32
 80019a2:	6213      	str	r3, [r2, #32]
 80019a4:	e013      	b.n	80019ce <Cdd_Ultrasonic_ISR_CaptureCallback+0xf6>
 80019a6:	2300      	movs	r3, #0
 80019a8:	2b08      	cmp	r3, #8
 80019aa:	d108      	bne.n	80019be <Cdd_Ultrasonic_ISR_CaptureCallback+0xe6>
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	6a1b      	ldr	r3, [r3, #32]
 80019b2:	687a      	ldr	r2, [r7, #4]
 80019b4:	6812      	ldr	r2, [r2, #0]
 80019b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019ba:	6213      	str	r3, [r2, #32]
 80019bc:	e007      	b.n	80019ce <Cdd_Ultrasonic_ISR_CaptureCallback+0xf6>
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	6a1b      	ldr	r3, [r3, #32]
 80019c4:	687a      	ldr	r2, [r7, #4]
 80019c6:	6812      	ldr	r2, [r2, #0]
 80019c8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80019cc:	6213      	str	r3, [r2, #32]
			g_Cdd_Ultrasonic_Info_s.TMR_OVC = 0u;
 80019ce:	4b51      	ldr	r3, [pc, #324]	; (8001b14 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	805a      	strh	r2, [r3, #2]
		else
		{
			/* Nothing to do */
		}
	}
}
 80019d4:	e097      	b.n	8001b06 <Cdd_Ultrasonic_ISR_CaptureCallback+0x22e>
		else if (g_Cdd_Ultrasonic_Info_s.EDGE_STATE == 1u)
 80019d6:	4b4f      	ldr	r3, [pc, #316]	; (8001b14 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	2b01      	cmp	r3, #1
 80019dc:	f040 8093 	bne.w	8001b06 <Cdd_Ultrasonic_ISR_CaptureCallback+0x22e>
			l_PS_u32 = c_Cdd_Ultrasonic_CfgType_s.TIM_Instance->PSC;
 80019e0:	4b4b      	ldr	r3, [pc, #300]	; (8001b10 <Cdd_Ultrasonic_ISR_CaptureCallback+0x238>)
 80019e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019e4:	60fb      	str	r3, [r7, #12]
			g_Cdd_Ultrasonic_Info_s.TMR_ARR = c_Cdd_Ultrasonic_CfgType_s.TIM_Instance->ARR;
 80019e6:	4b4a      	ldr	r3, [pc, #296]	; (8001b10 <Cdd_Ultrasonic_ISR_CaptureCallback+0x238>)
 80019e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019ea:	4a4a      	ldr	r2, [pc, #296]	; (8001b14 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80019ec:	6093      	str	r3, [r2, #8]
			g_Cdd_Ultrasonic_Info_s.T2 = HAL_TIM_ReadCapturedValue(htim, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH);
 80019ee:	2300      	movs	r3, #0
 80019f0:	4619      	mov	r1, r3
 80019f2:	6878      	ldr	r0, [r7, #4]
 80019f4:	f002 fdce 	bl	8004594 <HAL_TIM_ReadCapturedValue>
 80019f8:	4603      	mov	r3, r0
 80019fa:	4a46      	ldr	r2, [pc, #280]	; (8001b14 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80019fc:	6113      	str	r3, [r2, #16]
			g_Cdd_Ultrasonic_Info_s.T2 += (g_Cdd_Ultrasonic_Info_s.TMR_OVC * (g_Cdd_Ultrasonic_Info_s.TMR_ARR+1u));
 80019fe:	4b45      	ldr	r3, [pc, #276]	; (8001b14 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 8001a00:	691a      	ldr	r2, [r3, #16]
 8001a02:	4b44      	ldr	r3, [pc, #272]	; (8001b14 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 8001a04:	885b      	ldrh	r3, [r3, #2]
 8001a06:	4619      	mov	r1, r3
 8001a08:	4b42      	ldr	r3, [pc, #264]	; (8001b14 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 8001a0a:	689b      	ldr	r3, [r3, #8]
 8001a0c:	3301      	adds	r3, #1
 8001a0e:	fb01 f303 	mul.w	r3, r1, r3
 8001a12:	4413      	add	r3, r2
 8001a14:	4a3f      	ldr	r2, [pc, #252]	; (8001b14 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 8001a16:	6113      	str	r3, [r2, #16]
			g_Cdd_Ultrasonic_Info_s.DIFF = g_Cdd_Ultrasonic_Info_s.T2 - g_Cdd_Ultrasonic_Info_s.T1;
 8001a18:	4b3e      	ldr	r3, [pc, #248]	; (8001b14 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 8001a1a:	691a      	ldr	r2, [r3, #16]
 8001a1c:	4b3d      	ldr	r3, [pc, #244]	; (8001b14 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 8001a1e:	68db      	ldr	r3, [r3, #12]
 8001a20:	1ad3      	subs	r3, r2, r3
 8001a22:	4a3c      	ldr	r2, [pc, #240]	; (8001b14 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 8001a24:	6153      	str	r3, [r2, #20]
			g_Cdd_Ultrasonic_Info_s.DISTANCE = (g_Cdd_Ultrasonic_Info_s.DIFF * CDD_ULTRASONIC_DISTANCE_SCALE_FACTOR_F32)/(c_Cdd_Ultrasonic_CfgType_s.TIM_CLK_MHz/(l_PS_u32+1u));
 8001a26:	4b3b      	ldr	r3, [pc, #236]	; (8001b14 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 8001a28:	695b      	ldr	r3, [r3, #20]
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f7ff f8d4 	bl	8000bd8 <__aeabi_ui2f>
 8001a30:	4603      	mov	r3, r0
 8001a32:	4939      	ldr	r1, [pc, #228]	; (8001b18 <Cdd_Ultrasonic_ISR_CaptureCallback+0x240>)
 8001a34:	4618      	mov	r0, r3
 8001a36:	f7ff f927 	bl	8000c88 <__aeabi_fmul>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	461c      	mov	r4, r3
 8001a3e:	2248      	movs	r2, #72	; 0x48
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	3301      	adds	r3, #1
 8001a44:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7ff f8c5 	bl	8000bd8 <__aeabi_ui2f>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	4619      	mov	r1, r3
 8001a52:	4620      	mov	r0, r4
 8001a54:	f7ff f9cc 	bl	8000df0 <__aeabi_fdiv>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	461a      	mov	r2, r3
 8001a5c:	4b2d      	ldr	r3, [pc, #180]	; (8001b14 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 8001a5e:	619a      	str	r2, [r3, #24]
			g_Cdd_Ultrasonic_Info_s.EDGE_STATE = 0u;
 8001a60:	4b2c      	ldr	r3, [pc, #176]	; (8001b14 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_RISING);
 8001a66:	2300      	movs	r3, #0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d108      	bne.n	8001a7e <Cdd_Ultrasonic_ISR_CaptureCallback+0x1a6>
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	6a1a      	ldr	r2, [r3, #32]
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f022 020a 	bic.w	r2, r2, #10
 8001a7a:	621a      	str	r2, [r3, #32]
 8001a7c:	e01f      	b.n	8001abe <Cdd_Ultrasonic_ISR_CaptureCallback+0x1e6>
 8001a7e:	2300      	movs	r3, #0
 8001a80:	2b04      	cmp	r3, #4
 8001a82:	d108      	bne.n	8001a96 <Cdd_Ultrasonic_ISR_CaptureCallback+0x1be>
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	6a1b      	ldr	r3, [r3, #32]
 8001a8a:	687a      	ldr	r2, [r7, #4]
 8001a8c:	6812      	ldr	r2, [r2, #0]
 8001a8e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001a92:	6213      	str	r3, [r2, #32]
 8001a94:	e013      	b.n	8001abe <Cdd_Ultrasonic_ISR_CaptureCallback+0x1e6>
 8001a96:	2300      	movs	r3, #0
 8001a98:	2b08      	cmp	r3, #8
 8001a9a:	d108      	bne.n	8001aae <Cdd_Ultrasonic_ISR_CaptureCallback+0x1d6>
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	6a1b      	ldr	r3, [r3, #32]
 8001aa2:	687a      	ldr	r2, [r7, #4]
 8001aa4:	6812      	ldr	r2, [r2, #0]
 8001aa6:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8001aaa:	6213      	str	r3, [r2, #32]
 8001aac:	e007      	b.n	8001abe <Cdd_Ultrasonic_ISR_CaptureCallback+0x1e6>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	6a1b      	ldr	r3, [r3, #32]
 8001ab4:	687a      	ldr	r2, [r7, #4]
 8001ab6:	6812      	ldr	r2, [r2, #0]
 8001ab8:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8001abc:	6213      	str	r3, [r2, #32]
 8001abe:	2300      	movs	r3, #0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d106      	bne.n	8001ad2 <Cdd_Ultrasonic_ISR_CaptureCallback+0x1fa>
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681a      	ldr	r2, [r3, #0]
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	6a12      	ldr	r2, [r2, #32]
 8001ace:	621a      	str	r2, [r3, #32]
}
 8001ad0:	e019      	b.n	8001b06 <Cdd_Ultrasonic_ISR_CaptureCallback+0x22e>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_RISING);
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	2b04      	cmp	r3, #4
 8001ad6:	d106      	bne.n	8001ae6 <Cdd_Ultrasonic_ISR_CaptureCallback+0x20e>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	687a      	ldr	r2, [r7, #4]
 8001ade:	6812      	ldr	r2, [r2, #0]
 8001ae0:	6a1b      	ldr	r3, [r3, #32]
 8001ae2:	6213      	str	r3, [r2, #32]
}
 8001ae4:	e00f      	b.n	8001b06 <Cdd_Ultrasonic_ISR_CaptureCallback+0x22e>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_RISING);
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	2b08      	cmp	r3, #8
 8001aea:	d106      	bne.n	8001afa <Cdd_Ultrasonic_ISR_CaptureCallback+0x222>
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	687a      	ldr	r2, [r7, #4]
 8001af2:	6812      	ldr	r2, [r2, #0]
 8001af4:	6a1b      	ldr	r3, [r3, #32]
 8001af6:	6213      	str	r3, [r2, #32]
}
 8001af8:	e005      	b.n	8001b06 <Cdd_Ultrasonic_ISR_CaptureCallback+0x22e>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_RISING);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	687a      	ldr	r2, [r7, #4]
 8001b00:	6812      	ldr	r2, [r2, #0]
 8001b02:	6a1b      	ldr	r3, [r3, #32]
 8001b04:	6213      	str	r3, [r2, #32]
}
 8001b06:	bf00      	nop
 8001b08:	3714      	adds	r7, #20
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd90      	pop	{r4, r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	40000400 	.word	0x40000400
 8001b14:	2000018c 	.word	0x2000018c
 8001b18:	3c8b4396 	.word	0x3c8b4396

08001b1c <Cdd_Ultrasonic_ISR_PeriodElapsedCallback>:
  * @brief	Cdd_Ultrasonic period elapsed callback function
  * @return	None
  * @attention	Runs in ISR
  */
static void Cdd_Ultrasonic_ISR_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b083      	sub	sp, #12
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
	if(htim->Instance == c_Cdd_Ultrasonic_CfgType_s.TIM_Instance)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4a06      	ldr	r2, [pc, #24]	; (8001b44 <Cdd_Ultrasonic_ISR_PeriodElapsedCallback+0x28>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d105      	bne.n	8001b3a <Cdd_Ultrasonic_ISR_PeriodElapsedCallback+0x1e>
	{
		g_Cdd_Ultrasonic_Info_s.TMR_OVC++;
 8001b2e:	4b06      	ldr	r3, [pc, #24]	; (8001b48 <Cdd_Ultrasonic_ISR_PeriodElapsedCallback+0x2c>)
 8001b30:	885b      	ldrh	r3, [r3, #2]
 8001b32:	3301      	adds	r3, #1
 8001b34:	b29a      	uxth	r2, r3
 8001b36:	4b04      	ldr	r3, [pc, #16]	; (8001b48 <Cdd_Ultrasonic_ISR_PeriodElapsedCallback+0x2c>)
 8001b38:	805a      	strh	r2, [r3, #2]
	}
}
 8001b3a:	bf00      	nop
 8001b3c:	370c      	adds	r7, #12
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bc80      	pop	{r7}
 8001b42:	4770      	bx	lr
 8001b44:	40000400 	.word	0x40000400
 8001b48:	2000018c 	.word	0x2000018c

08001b4c <Cdd_Ultrasonic_Init>:
/**
  * @brief	Cdd_Ultrasonic module initialization function
  * @return	None
  */
void Cdd_Ultrasonic_Init(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
	if(TRUE == g_Cdd_Ultrasonic_DriverInitDone_b)
 8001b50:	4b08      	ldr	r3, [pc, #32]	; (8001b74 <Cdd_Ultrasonic_Init+0x28>)
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	2b01      	cmp	r3, #1
 8001b56:	d10a      	bne.n	8001b6e <Cdd_Ultrasonic_Init+0x22>
	{
		/*--------[ Start The ICU Channel ]-------*/
		HAL_TIM_Base_Start_IT(&htim3);
 8001b58:	4807      	ldr	r0, [pc, #28]	; (8001b78 <Cdd_Ultrasonic_Init+0x2c>)
 8001b5a:	f001 fdfb 	bl	8003754 <HAL_TIM_Base_Start_IT>
		HAL_TIM_IC_Start_IT(&htim3, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH);
 8001b5e:	2300      	movs	r3, #0
 8001b60:	4619      	mov	r1, r3
 8001b62:	4805      	ldr	r0, [pc, #20]	; (8001b78 <Cdd_Ultrasonic_Init+0x2c>)
 8001b64:	f002 f832 	bl	8003bcc <HAL_TIM_IC_Start_IT>
		/* Set initialization flag to done */
		g_Cdd_Ultrasonic_InitDone_b = TRUE;
 8001b68:	4b04      	ldr	r3, [pc, #16]	; (8001b7c <Cdd_Ultrasonic_Init+0x30>)
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	701a      	strb	r2, [r3, #0]
	}
}
 8001b6e:	bf00      	nop
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	200001b1 	.word	0x200001b1
 8001b78:	20000140 	.word	0x20000140
 8001b7c:	200001b0 	.word	0x200001b0

08001b80 <Cdd_Ultrasonic_Driver_Init>:
/**
  * @brief	Cdd_Ultrasonic module driver initialization function
  * @return	None
  */
void Cdd_Ultrasonic_Driver_Init(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b096      	sub	sp, #88	; 0x58
 8001b84:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef TRIG_GPIO_InitStruct = {0};
 8001b86:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	601a      	str	r2, [r3, #0]
 8001b8e:	605a      	str	r2, [r3, #4]
 8001b90:	609a      	str	r2, [r3, #8]
 8001b92:	60da      	str	r2, [r3, #12]
 8001b94:	611a      	str	r2, [r3, #16]
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b96:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	601a      	str	r2, [r3, #0]
 8001b9e:	605a      	str	r2, [r3, #4]
 8001ba0:	609a      	str	r2, [r3, #8]
 8001ba2:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ba4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ba8:	2200      	movs	r2, #0
 8001baa:	601a      	str	r2, [r3, #0]
 8001bac:	605a      	str	r2, [r3, #4]
 8001bae:	609a      	str	r2, [r3, #8]
	TIM_IC_InitTypeDef sConfigIC = {0};
 8001bb0:	f107 0318 	add.w	r3, r7, #24
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	601a      	str	r2, [r3, #0]
 8001bb8:	605a      	str	r2, [r3, #4]
 8001bba:	609a      	str	r2, [r3, #8]
 8001bbc:	60da      	str	r2, [r3, #12]

    /*--------[ Configure The HCSR04 TRIGGER GPIO Pin ]-------*/

    if(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO == GPIOA)
 8001bbe:	4b6e      	ldr	r3, [pc, #440]	; (8001d78 <Cdd_Ultrasonic_Driver_Init+0x1f8>)
 8001bc0:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001bc4:	d10c      	bne.n	8001be0 <Cdd_Ultrasonic_Driver_Init+0x60>
    {
    	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001bc6:	4b6d      	ldr	r3, [pc, #436]	; (8001d7c <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001bc8:	695b      	ldr	r3, [r3, #20]
 8001bca:	4a6c      	ldr	r2, [pc, #432]	; (8001d7c <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001bcc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bd0:	6153      	str	r3, [r2, #20]
 8001bd2:	4b6a      	ldr	r3, [pc, #424]	; (8001d7c <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001bd4:	695b      	ldr	r3, [r3, #20]
 8001bd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bda:	617b      	str	r3, [r7, #20]
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	e042      	b.n	8001c66 <Cdd_Ultrasonic_Driver_Init+0xe6>
    }
    else if(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO == GPIOB)
 8001be0:	4a65      	ldr	r2, [pc, #404]	; (8001d78 <Cdd_Ultrasonic_Driver_Init+0x1f8>)
 8001be2:	4b65      	ldr	r3, [pc, #404]	; (8001d78 <Cdd_Ultrasonic_Driver_Init+0x1f8>)
 8001be4:	429a      	cmp	r2, r3
 8001be6:	d10c      	bne.n	8001c02 <Cdd_Ultrasonic_Driver_Init+0x82>
    {
    	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001be8:	4b64      	ldr	r3, [pc, #400]	; (8001d7c <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001bea:	695b      	ldr	r3, [r3, #20]
 8001bec:	4a63      	ldr	r2, [pc, #396]	; (8001d7c <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001bee:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001bf2:	6153      	str	r3, [r2, #20]
 8001bf4:	4b61      	ldr	r3, [pc, #388]	; (8001d7c <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001bf6:	695b      	ldr	r3, [r3, #20]
 8001bf8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001bfc:	613b      	str	r3, [r7, #16]
 8001bfe:	693b      	ldr	r3, [r7, #16]
 8001c00:	e031      	b.n	8001c66 <Cdd_Ultrasonic_Driver_Init+0xe6>
    }
    else if(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO == GPIOC)
 8001c02:	4a5d      	ldr	r2, [pc, #372]	; (8001d78 <Cdd_Ultrasonic_Driver_Init+0x1f8>)
 8001c04:	4b5e      	ldr	r3, [pc, #376]	; (8001d80 <Cdd_Ultrasonic_Driver_Init+0x200>)
 8001c06:	429a      	cmp	r2, r3
 8001c08:	d10c      	bne.n	8001c24 <Cdd_Ultrasonic_Driver_Init+0xa4>
    {
        __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c0a:	4b5c      	ldr	r3, [pc, #368]	; (8001d7c <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001c0c:	695b      	ldr	r3, [r3, #20]
 8001c0e:	4a5b      	ldr	r2, [pc, #364]	; (8001d7c <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001c10:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001c14:	6153      	str	r3, [r2, #20]
 8001c16:	4b59      	ldr	r3, [pc, #356]	; (8001d7c <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001c18:	695b      	ldr	r3, [r3, #20]
 8001c1a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001c1e:	60fb      	str	r3, [r7, #12]
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	e020      	b.n	8001c66 <Cdd_Ultrasonic_Driver_Init+0xe6>
    }
    else if(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO == GPIOD)
 8001c24:	4a54      	ldr	r2, [pc, #336]	; (8001d78 <Cdd_Ultrasonic_Driver_Init+0x1f8>)
 8001c26:	4b57      	ldr	r3, [pc, #348]	; (8001d84 <Cdd_Ultrasonic_Driver_Init+0x204>)
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	d10c      	bne.n	8001c46 <Cdd_Ultrasonic_Driver_Init+0xc6>
    {
        __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c2c:	4b53      	ldr	r3, [pc, #332]	; (8001d7c <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001c2e:	695b      	ldr	r3, [r3, #20]
 8001c30:	4a52      	ldr	r2, [pc, #328]	; (8001d7c <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001c32:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001c36:	6153      	str	r3, [r2, #20]
 8001c38:	4b50      	ldr	r3, [pc, #320]	; (8001d7c <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001c3a:	695b      	ldr	r3, [r3, #20]
 8001c3c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c40:	60bb      	str	r3, [r7, #8]
 8001c42:	68bb      	ldr	r3, [r7, #8]
 8001c44:	e00f      	b.n	8001c66 <Cdd_Ultrasonic_Driver_Init+0xe6>
    }
    else if(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO == GPIOE)
 8001c46:	4a4c      	ldr	r2, [pc, #304]	; (8001d78 <Cdd_Ultrasonic_Driver_Init+0x1f8>)
 8001c48:	4b4f      	ldr	r3, [pc, #316]	; (8001d88 <Cdd_Ultrasonic_Driver_Init+0x208>)
 8001c4a:	429a      	cmp	r2, r3
 8001c4c:	d10b      	bne.n	8001c66 <Cdd_Ultrasonic_Driver_Init+0xe6>
    {
        __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c4e:	4b4b      	ldr	r3, [pc, #300]	; (8001d7c <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001c50:	695b      	ldr	r3, [r3, #20]
 8001c52:	4a4a      	ldr	r2, [pc, #296]	; (8001d7c <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001c54:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c58:	6153      	str	r3, [r2, #20]
 8001c5a:	4b48      	ldr	r3, [pc, #288]	; (8001d7c <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001c5c:	695b      	ldr	r3, [r3, #20]
 8001c5e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c62:	607b      	str	r3, [r7, #4]
 8001c64:	687b      	ldr	r3, [r7, #4]
    }
    TRIG_GPIO_InitStruct.Pin = c_Cdd_Ultrasonic_CfgType_s.TRIG_PIN;
 8001c66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c6a:	647b      	str	r3, [r7, #68]	; 0x44
    TRIG_GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	64bb      	str	r3, [r7, #72]	; 0x48
    TRIG_GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c70:	2300      	movs	r3, #0
 8001c72:	64fb      	str	r3, [r7, #76]	; 0x4c
    TRIG_GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c74:	2300      	movs	r3, #0
 8001c76:	653b      	str	r3, [r7, #80]	; 0x50
	HAL_GPIO_Init(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO, &TRIG_GPIO_InitStruct);
 8001c78:	4a3f      	ldr	r2, [pc, #252]	; (8001d78 <Cdd_Ultrasonic_Driver_Init+0x1f8>)
 8001c7a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001c7e:	4619      	mov	r1, r3
 8001c80:	4610      	mov	r0, r2
 8001c82:	f001 f901 	bl	8002e88 <HAL_GPIO_Init>

	/*--------[ Initialize The HCSR04 Static Global Info ]-------*/

	g_Cdd_Ultrasonic_Info_s.TMR_PSC = c_Cdd_Ultrasonic_CfgType_s.TIM_Instance->PSC;
 8001c86:	4b41      	ldr	r3, [pc, #260]	; (8001d8c <Cdd_Ultrasonic_Driver_Init+0x20c>)
 8001c88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c8a:	4a41      	ldr	r2, [pc, #260]	; (8001d90 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8001c8c:	6053      	str	r3, [r2, #4]
	g_Cdd_Ultrasonic_Info_s.TMR_ARR = c_Cdd_Ultrasonic_CfgType_s.TIM_Instance->ARR;
 8001c8e:	4b3f      	ldr	r3, [pc, #252]	; (8001d8c <Cdd_Ultrasonic_Driver_Init+0x20c>)
 8001c90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c92:	4a3f      	ldr	r2, [pc, #252]	; (8001d90 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8001c94:	6093      	str	r3, [r2, #8]
	g_Cdd_Ultrasonic_Info_s.TMR_OVC = 0u;
 8001c96:	4b3e      	ldr	r3, [pc, #248]	; (8001d90 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	805a      	strh	r2, [r3, #2]
	g_Cdd_Ultrasonic_Info_s.HTIM = &htim3;
 8001c9c:	4b3c      	ldr	r3, [pc, #240]	; (8001d90 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8001c9e:	4a3d      	ldr	r2, [pc, #244]	; (8001d94 <Cdd_Ultrasonic_Driver_Init+0x214>)
 8001ca0:	61da      	str	r2, [r3, #28]
	if(g_Cdd_Ultrasonic_Info_s.TMR_ARR == 0u)
 8001ca2:	4b3b      	ldr	r3, [pc, #236]	; (8001d90 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d103      	bne.n	8001cb2 <Cdd_Ultrasonic_Driver_Init+0x132>
	{
		g_Cdd_Ultrasonic_Info_s.TMR_ARR = 65535u;
 8001caa:	4b39      	ldr	r3, [pc, #228]	; (8001d90 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8001cac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001cb0:	609a      	str	r2, [r3, #8]
	}
	if(c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH == TIM_CHANNEL_1)
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d104      	bne.n	8001cc2 <Cdd_Ultrasonic_Driver_Init+0x142>
	{
		g_Cdd_Ultrasonic_Info_s.ACTIV_CH = HAL_TIM_ACTIVE_CHANNEL_1;
 8001cb8:	4b35      	ldr	r3, [pc, #212]	; (8001d90 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8001cba:	2201      	movs	r2, #1
 8001cbc:	f883 2020 	strb.w	r2, [r3, #32]
 8001cc0:	e016      	b.n	8001cf0 <Cdd_Ultrasonic_Driver_Init+0x170>
	}
	else if(c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH == TIM_CHANNEL_2)
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	2b04      	cmp	r3, #4
 8001cc6:	d104      	bne.n	8001cd2 <Cdd_Ultrasonic_Driver_Init+0x152>
	{
		g_Cdd_Ultrasonic_Info_s.ACTIV_CH = HAL_TIM_ACTIVE_CHANNEL_2;
 8001cc8:	4b31      	ldr	r3, [pc, #196]	; (8001d90 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8001cca:	2202      	movs	r2, #2
 8001ccc:	f883 2020 	strb.w	r2, [r3, #32]
 8001cd0:	e00e      	b.n	8001cf0 <Cdd_Ultrasonic_Driver_Init+0x170>
	}
	else if(c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH == TIM_CHANNEL_3)
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	2b08      	cmp	r3, #8
 8001cd6:	d104      	bne.n	8001ce2 <Cdd_Ultrasonic_Driver_Init+0x162>
	{
		g_Cdd_Ultrasonic_Info_s.ACTIV_CH = HAL_TIM_ACTIVE_CHANNEL_3;
 8001cd8:	4b2d      	ldr	r3, [pc, #180]	; (8001d90 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8001cda:	2204      	movs	r2, #4
 8001cdc:	f883 2020 	strb.w	r2, [r3, #32]
 8001ce0:	e006      	b.n	8001cf0 <Cdd_Ultrasonic_Driver_Init+0x170>
	}
	else if(c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH == TIM_CHANNEL_4)
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	2b0c      	cmp	r3, #12
 8001ce6:	d103      	bne.n	8001cf0 <Cdd_Ultrasonic_Driver_Init+0x170>
	{
		g_Cdd_Ultrasonic_Info_s.ACTIV_CH = HAL_TIM_ACTIVE_CHANNEL_4;
 8001ce8:	4b29      	ldr	r3, [pc, #164]	; (8001d90 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8001cea:	2208      	movs	r2, #8
 8001cec:	f883 2020 	strb.w	r2, [r3, #32]
	}

	/*--------[ Configure The HCSR04 IC Timer Channel ]-------*/
	htim3.Instance = c_Cdd_Ultrasonic_CfgType_s.TIM_Instance;
 8001cf0:	4a26      	ldr	r2, [pc, #152]	; (8001d8c <Cdd_Ultrasonic_Driver_Init+0x20c>)
 8001cf2:	4b28      	ldr	r3, [pc, #160]	; (8001d94 <Cdd_Ultrasonic_Driver_Init+0x214>)
 8001cf4:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = g_Cdd_Ultrasonic_Info_s.TMR_PSC;
 8001cf6:	4b26      	ldr	r3, [pc, #152]	; (8001d90 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	4a26      	ldr	r2, [pc, #152]	; (8001d94 <Cdd_Ultrasonic_Driver_Init+0x214>)
 8001cfc:	6053      	str	r3, [r2, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cfe:	4b25      	ldr	r3, [pc, #148]	; (8001d94 <Cdd_Ultrasonic_Driver_Init+0x214>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = g_Cdd_Ultrasonic_Info_s.TMR_ARR;
 8001d04:	4b22      	ldr	r3, [pc, #136]	; (8001d90 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8001d06:	689b      	ldr	r3, [r3, #8]
 8001d08:	4a22      	ldr	r2, [pc, #136]	; (8001d94 <Cdd_Ultrasonic_Driver_Init+0x214>)
 8001d0a:	60d3      	str	r3, [r2, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d0c:	4b21      	ldr	r3, [pc, #132]	; (8001d94 <Cdd_Ultrasonic_Driver_Init+0x214>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d12:	4b20      	ldr	r3, [pc, #128]	; (8001d94 <Cdd_Ultrasonic_Driver_Init+0x214>)
 8001d14:	2280      	movs	r2, #128	; 0x80
 8001d16:	619a      	str	r2, [r3, #24]
	HAL_TIM_Base_Init(&htim3);
 8001d18:	481e      	ldr	r0, [pc, #120]	; (8001d94 <Cdd_Ultrasonic_Driver_Init+0x214>)
 8001d1a:	f001 fcc3 	bl	80036a4 <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d22:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig);
 8001d24:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001d28:	4619      	mov	r1, r3
 8001d2a:	481a      	ldr	r0, [pc, #104]	; (8001d94 <Cdd_Ultrasonic_Driver_Init+0x214>)
 8001d2c:	f002 fb68 	bl	8004400 <HAL_TIM_ConfigClockSource>
	HAL_TIM_IC_Init(&htim3);
 8001d30:	4818      	ldr	r0, [pc, #96]	; (8001d94 <Cdd_Ultrasonic_Driver_Init+0x214>)
 8001d32:	f001 feeb 	bl	8003b0c <HAL_TIM_IC_Init>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d36:	2300      	movs	r3, #0
 8001d38:	62bb      	str	r3, [r7, #40]	; 0x28
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig);
 8001d3e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d42:	4619      	mov	r1, r3
 8001d44:	4813      	ldr	r0, [pc, #76]	; (8001d94 <Cdd_Ultrasonic_Driver_Init+0x214>)
 8001d46:	f003 f9fb 	bl	8005140 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	61bb      	str	r3, [r7, #24]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	61fb      	str	r3, [r7, #28]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001d52:	2300      	movs	r3, #0
 8001d54:	623b      	str	r3, [r7, #32]
	sConfigIC.ICFilter = 0u;
 8001d56:	2300      	movs	r3, #0
 8001d58:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH);
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	f107 0318 	add.w	r3, r7, #24
 8001d60:	4619      	mov	r1, r3
 8001d62:	480c      	ldr	r0, [pc, #48]	; (8001d94 <Cdd_Ultrasonic_Driver_Init+0x214>)
 8001d64:	f002 f99b 	bl	800409e <HAL_TIM_IC_ConfigChannel>
	/* Set driver initialization flag to done */
	g_Cdd_Ultrasonic_DriverInitDone_b = TRUE;
 8001d68:	4b0b      	ldr	r3, [pc, #44]	; (8001d98 <Cdd_Ultrasonic_Driver_Init+0x218>)
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	701a      	strb	r2, [r3, #0]
}
 8001d6e:	bf00      	nop
 8001d70:	3758      	adds	r7, #88	; 0x58
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	48000400 	.word	0x48000400
 8001d7c:	40021000 	.word	0x40021000
 8001d80:	48000800 	.word	0x48000800
 8001d84:	48000c00 	.word	0x48000c00
 8001d88:	48001000 	.word	0x48001000
 8001d8c:	40000400 	.word	0x40000400
 8001d90:	2000018c 	.word	0x2000018c
 8001d94:	20000140 	.word	0x20000140
 8001d98:	200001b1 	.word	0x200001b1

08001d9c <Cdd_Ultrasonic_MainFunction>:
/**
  * @brief	Cdd_Ultrasonic module main function (runs in task)
  * @return	None
  */
void Cdd_Ultrasonic_MainFunction(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_Cdd_Ultrasonic_InitDone_b)
 8001da0:	4b09      	ldr	r3, [pc, #36]	; (8001dc8 <Cdd_Ultrasonic_MainFunction+0x2c>)
 8001da2:	781b      	ldrb	r3, [r3, #0]
 8001da4:	2b01      	cmp	r3, #1
 8001da6:	d10c      	bne.n	8001dc2 <Cdd_Ultrasonic_MainFunction+0x26>
	{
		/* Trigger measurement every 2nd cycle ( 20ms = 2 * task cycle ) */
		if(FALSE == g_Cdd_Ultrasonic_TriggerFlag_b)
 8001da8:	4b08      	ldr	r3, [pc, #32]	; (8001dcc <Cdd_Ultrasonic_MainFunction+0x30>)
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d103      	bne.n	8001db8 <Cdd_Ultrasonic_MainFunction+0x1c>
		{
			/* Trigger measurement next cycle */
			g_Cdd_Ultrasonic_TriggerFlag_b = TRUE;
 8001db0:	4b06      	ldr	r3, [pc, #24]	; (8001dcc <Cdd_Ultrasonic_MainFunction+0x30>)
 8001db2:	2201      	movs	r2, #1
 8001db4:	701a      	strb	r2, [r3, #0]
			g_Cdd_Ultrasonic_TriggerFlag_b = FALSE;
			/* Call trigger function */
			Cdd_Ultrasonic_Trigger();
		}
	}
}
 8001db6:	e004      	b.n	8001dc2 <Cdd_Ultrasonic_MainFunction+0x26>
			g_Cdd_Ultrasonic_TriggerFlag_b = FALSE;
 8001db8:	4b04      	ldr	r3, [pc, #16]	; (8001dcc <Cdd_Ultrasonic_MainFunction+0x30>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	701a      	strb	r2, [r3, #0]
			Cdd_Ultrasonic_Trigger();
 8001dbe:	f7ff fd85 	bl	80018cc <Cdd_Ultrasonic_Trigger>
}
 8001dc2:	bf00      	nop
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	200001b0 	.word	0x200001b0
 8001dcc:	200001b2 	.word	0x200001b2

08001dd0 <Cdd_Ultrasonic_ReadDistance>:
/**
  * @brief	Cdd_Ultrasonic module read distance function
  * @return	Last measured distance in centimeters
  */
float32 Cdd_Ultrasonic_ReadDistance(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
	float32 l_Distance_f32 = 0.0f;
 8001dd6:	f04f 0300 	mov.w	r3, #0
 8001dda:	607b      	str	r3, [r7, #4]
	l_Distance_f32 = g_Cdd_Ultrasonic_Info_s.DISTANCE;
 8001ddc:	4b04      	ldr	r3, [pc, #16]	; (8001df0 <Cdd_Ultrasonic_ReadDistance+0x20>)
 8001dde:	699b      	ldr	r3, [r3, #24]
 8001de0:	607b      	str	r3, [r7, #4]
	return l_Distance_f32;
 8001de2:	687b      	ldr	r3, [r7, #4]
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	370c      	adds	r7, #12
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bc80      	pop	{r7}
 8001dec:	4770      	bx	lr
 8001dee:	bf00      	nop
 8001df0:	2000018c 	.word	0x2000018c

08001df4 <HAL_TIM_IC_CaptureCallback>:
  * @brief	Cdd_Ultrasonic external capture callback function
  * @return	None
  * @attention	Runs in ISR
  */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
	Cdd_Ultrasonic_ISR_CaptureCallback(htim);
 8001dfc:	6878      	ldr	r0, [r7, #4]
 8001dfe:	f7ff fd6b 	bl	80018d8 <Cdd_Ultrasonic_ISR_CaptureCallback>
}
 8001e02:	bf00      	nop
 8001e04:	3708      	adds	r7, #8
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}

08001e0a <HAL_TIM_PeriodElapsedCallback>:
  * @brief	Cdd_Ultrasonic external period elapsed callback function
  * @return	None
  * @attention	Runs in ISR
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8001e0a:	b580      	push	{r7, lr}
 8001e0c:	b082      	sub	sp, #8
 8001e0e:	af00      	add	r7, sp, #0
 8001e10:	6078      	str	r0, [r7, #4]
	Cdd_Ultrasonic_ISR_PeriodElapsedCallback(htim);
 8001e12:	6878      	ldr	r0, [r7, #4]
 8001e14:	f7ff fe82 	bl	8001b1c <Cdd_Ultrasonic_ISR_PeriodElapsedCallback>
}
 8001e18:	bf00      	nop
 8001e1a:	3708      	adds	r7, #8
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}

08001e20 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b083      	sub	sp, #12
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001e28:	bf00      	nop
 8001e2a:	370c      	adds	r7, #12
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bc80      	pop	{r7}
 8001e30:	4770      	bx	lr

08001e32 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001e32:	b480      	push	{r7}
 8001e34:	b083      	sub	sp, #12
 8001e36:	af00      	add	r7, sp, #0
 8001e38:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001e3a:	bf00      	nop
 8001e3c:	370c      	adds	r7, #12
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bc80      	pop	{r7}
 8001e42:	4770      	bx	lr

08001e44 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b09a      	sub	sp, #104	; 0x68
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8001e52:	2300      	movs	r3, #0
 8001e54:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8001e56:	2300      	movs	r3, #0
 8001e58:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d101      	bne.n	8001e64 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001e60:	2301      	movs	r3, #1
 8001e62:	e1e3      	b.n	800222c <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	691b      	ldr	r3, [r3, #16]
 8001e68:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e6e:	f003 0310 	and.w	r3, r3, #16
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d176      	bne.n	8001f64 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d152      	bne.n	8001f24 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2200      	movs	r2, #0
 8001e82:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2200      	movs	r2, #0
 8001e88:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2200      	movs	r2, #0
 8001e94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e98:	6878      	ldr	r0, [r7, #4]
 8001e9a:	f005 fa07 	bl	80072ac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d13b      	bne.n	8001f24 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f000 ff85 	bl	8002dbc <ADC_Disable>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ebc:	f003 0310 	and.w	r3, r3, #16
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d12f      	bne.n	8001f24 <HAL_ADC_Init+0xe0>
 8001ec4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d12b      	bne.n	8001f24 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ed0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001ed4:	f023 0302 	bic.w	r3, r3, #2
 8001ed8:	f043 0202 	orr.w	r2, r3, #2
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	689a      	ldr	r2, [r3, #8]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001eee:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	689a      	ldr	r2, [r3, #8]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001efe:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001f00:	4b92      	ldr	r3, [pc, #584]	; (800214c <HAL_ADC_Init+0x308>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a92      	ldr	r2, [pc, #584]	; (8002150 <HAL_ADC_Init+0x30c>)
 8001f06:	fba2 2303 	umull	r2, r3, r2, r3
 8001f0a:	0c9a      	lsrs	r2, r3, #18
 8001f0c:	4613      	mov	r3, r2
 8001f0e:	009b      	lsls	r3, r3, #2
 8001f10:	4413      	add	r3, r2
 8001f12:	005b      	lsls	r3, r3, #1
 8001f14:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001f16:	e002      	b.n	8001f1e <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001f18:	68bb      	ldr	r3, [r7, #8]
 8001f1a:	3b01      	subs	r3, #1
 8001f1c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001f1e:	68bb      	ldr	r3, [r7, #8]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d1f9      	bne.n	8001f18 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d007      	beq.n	8001f42 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	689b      	ldr	r3, [r3, #8]
 8001f38:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001f3c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001f40:	d110      	bne.n	8001f64 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f46:	f023 0312 	bic.w	r3, r3, #18
 8001f4a:	f043 0210 	orr.w	r2, r3, #16
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f56:	f043 0201 	orr.w	r2, r3, #1
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f68:	f003 0310 	and.w	r3, r3, #16
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	f040 8150 	bne.w	8002212 <HAL_ADC_Init+0x3ce>
 8001f72:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	f040 814b 	bne.w	8002212 <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	689b      	ldr	r3, [r3, #8]
 8001f82:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	f040 8143 	bne.w	8002212 <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f90:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001f94:	f043 0202 	orr.w	r2, r3, #2
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001fa4:	d004      	beq.n	8001fb0 <HAL_ADC_Init+0x16c>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a6a      	ldr	r2, [pc, #424]	; (8002154 <HAL_ADC_Init+0x310>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d101      	bne.n	8001fb4 <HAL_ADC_Init+0x170>
 8001fb0:	4b69      	ldr	r3, [pc, #420]	; (8002158 <HAL_ADC_Init+0x314>)
 8001fb2:	e000      	b.n	8001fb6 <HAL_ADC_Init+0x172>
 8001fb4:	4b69      	ldr	r3, [pc, #420]	; (800215c <HAL_ADC_Init+0x318>)
 8001fb6:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001fc0:	d102      	bne.n	8001fc8 <HAL_ADC_Init+0x184>
 8001fc2:	4b64      	ldr	r3, [pc, #400]	; (8002154 <HAL_ADC_Init+0x310>)
 8001fc4:	60fb      	str	r3, [r7, #12]
 8001fc6:	e01a      	b.n	8001ffe <HAL_ADC_Init+0x1ba>
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a61      	ldr	r2, [pc, #388]	; (8002154 <HAL_ADC_Init+0x310>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d103      	bne.n	8001fda <HAL_ADC_Init+0x196>
 8001fd2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001fd6:	60fb      	str	r3, [r7, #12]
 8001fd8:	e011      	b.n	8001ffe <HAL_ADC_Init+0x1ba>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a60      	ldr	r2, [pc, #384]	; (8002160 <HAL_ADC_Init+0x31c>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d102      	bne.n	8001fea <HAL_ADC_Init+0x1a6>
 8001fe4:	4b5f      	ldr	r3, [pc, #380]	; (8002164 <HAL_ADC_Init+0x320>)
 8001fe6:	60fb      	str	r3, [r7, #12]
 8001fe8:	e009      	b.n	8001ffe <HAL_ADC_Init+0x1ba>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4a5d      	ldr	r2, [pc, #372]	; (8002164 <HAL_ADC_Init+0x320>)
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d102      	bne.n	8001ffa <HAL_ADC_Init+0x1b6>
 8001ff4:	4b5a      	ldr	r3, [pc, #360]	; (8002160 <HAL_ADC_Init+0x31c>)
 8001ff6:	60fb      	str	r3, [r7, #12]
 8001ff8:	e001      	b.n	8001ffe <HAL_ADC_Init+0x1ba>
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	f003 0303 	and.w	r3, r3, #3
 8002008:	2b01      	cmp	r3, #1
 800200a:	d108      	bne.n	800201e <HAL_ADC_Init+0x1da>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 0301 	and.w	r3, r3, #1
 8002016:	2b01      	cmp	r3, #1
 8002018:	d101      	bne.n	800201e <HAL_ADC_Init+0x1da>
 800201a:	2301      	movs	r3, #1
 800201c:	e000      	b.n	8002020 <HAL_ADC_Init+0x1dc>
 800201e:	2300      	movs	r3, #0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d11c      	bne.n	800205e <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002024:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002026:	2b00      	cmp	r3, #0
 8002028:	d010      	beq.n	800204c <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	689b      	ldr	r3, [r3, #8]
 800202e:	f003 0303 	and.w	r3, r3, #3
 8002032:	2b01      	cmp	r3, #1
 8002034:	d107      	bne.n	8002046 <HAL_ADC_Init+0x202>
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f003 0301 	and.w	r3, r3, #1
 800203e:	2b01      	cmp	r3, #1
 8002040:	d101      	bne.n	8002046 <HAL_ADC_Init+0x202>
 8002042:	2301      	movs	r3, #1
 8002044:	e000      	b.n	8002048 <HAL_ADC_Init+0x204>
 8002046:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002048:	2b00      	cmp	r3, #0
 800204a:	d108      	bne.n	800205e <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 800204c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800204e:	689b      	ldr	r3, [r3, #8]
 8002050:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	431a      	orrs	r2, r3
 800205a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800205c:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	7e5b      	ldrb	r3, [r3, #25]
 8002062:	035b      	lsls	r3, r3, #13
 8002064:	687a      	ldr	r2, [r7, #4]
 8002066:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002068:	2a01      	cmp	r2, #1
 800206a:	d002      	beq.n	8002072 <HAL_ADC_Init+0x22e>
 800206c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002070:	e000      	b.n	8002074 <HAL_ADC_Init+0x230>
 8002072:	2200      	movs	r2, #0
 8002074:	431a      	orrs	r2, r3
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	68db      	ldr	r3, [r3, #12]
 800207a:	431a      	orrs	r2, r3
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	4313      	orrs	r3, r2
 8002082:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002084:	4313      	orrs	r3, r2
 8002086:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800208e:	2b01      	cmp	r3, #1
 8002090:	d11b      	bne.n	80020ca <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	7e5b      	ldrb	r3, [r3, #25]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d109      	bne.n	80020ae <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800209e:	3b01      	subs	r3, #1
 80020a0:	045a      	lsls	r2, r3, #17
 80020a2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80020a4:	4313      	orrs	r3, r2
 80020a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020aa:	663b      	str	r3, [r7, #96]	; 0x60
 80020ac:	e00d      	b.n	80020ca <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020b2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80020b6:	f043 0220 	orr.w	r2, r3, #32
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020c2:	f043 0201 	orr.w	r2, r3, #1
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ce:	2b01      	cmp	r3, #1
 80020d0:	d054      	beq.n	800217c <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a22      	ldr	r2, [pc, #136]	; (8002160 <HAL_ADC_Init+0x31c>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d004      	beq.n	80020e6 <HAL_ADC_Init+0x2a2>
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a20      	ldr	r2, [pc, #128]	; (8002164 <HAL_ADC_Init+0x320>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d140      	bne.n	8002168 <HAL_ADC_Init+0x324>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ea:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 80020ee:	d02a      	beq.n	8002146 <HAL_ADC_Init+0x302>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020f8:	d022      	beq.n	8002140 <HAL_ADC_Init+0x2fc>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020fe:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8002102:	d01a      	beq.n	800213a <HAL_ADC_Init+0x2f6>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002108:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 800210c:	d012      	beq.n	8002134 <HAL_ADC_Init+0x2f0>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002112:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 8002116:	d00a      	beq.n	800212e <HAL_ADC_Init+0x2ea>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800211c:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 8002120:	d002      	beq.n	8002128 <HAL_ADC_Init+0x2e4>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002126:	e023      	b.n	8002170 <HAL_ADC_Init+0x32c>
 8002128:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800212c:	e020      	b.n	8002170 <HAL_ADC_Init+0x32c>
 800212e:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8002132:	e01d      	b.n	8002170 <HAL_ADC_Init+0x32c>
 8002134:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8002138:	e01a      	b.n	8002170 <HAL_ADC_Init+0x32c>
 800213a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800213e:	e017      	b.n	8002170 <HAL_ADC_Init+0x32c>
 8002140:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8002144:	e014      	b.n	8002170 <HAL_ADC_Init+0x32c>
 8002146:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 800214a:	e011      	b.n	8002170 <HAL_ADC_Init+0x32c>
 800214c:	20000000 	.word	0x20000000
 8002150:	431bde83 	.word	0x431bde83
 8002154:	50000100 	.word	0x50000100
 8002158:	50000300 	.word	0x50000300
 800215c:	50000700 	.word	0x50000700
 8002160:	50000400 	.word	0x50000400
 8002164:	50000500 	.word	0x50000500
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800216c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002170:	687a      	ldr	r2, [r7, #4]
 8002172:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002174:	4313      	orrs	r3, r2
 8002176:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002178:	4313      	orrs	r3, r2
 800217a:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	689b      	ldr	r3, [r3, #8]
 8002182:	f003 030c 	and.w	r3, r3, #12
 8002186:	2b00      	cmp	r3, #0
 8002188:	d114      	bne.n	80021b4 <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	68db      	ldr	r3, [r3, #12]
 8002190:	687a      	ldr	r2, [r7, #4]
 8002192:	6812      	ldr	r2, [r2, #0]
 8002194:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002198:	f023 0302 	bic.w	r3, r3, #2
 800219c:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	7e1b      	ldrb	r3, [r3, #24]
 80021a2:	039a      	lsls	r2, r3, #14
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80021aa:	005b      	lsls	r3, r3, #1
 80021ac:	4313      	orrs	r3, r2
 80021ae:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80021b0:	4313      	orrs	r3, r2
 80021b2:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	68da      	ldr	r2, [r3, #12]
 80021ba:	4b1e      	ldr	r3, [pc, #120]	; (8002234 <HAL_ADC_Init+0x3f0>)
 80021bc:	4013      	ands	r3, r2
 80021be:	687a      	ldr	r2, [r7, #4]
 80021c0:	6812      	ldr	r2, [r2, #0]
 80021c2:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80021c4:	430b      	orrs	r3, r1
 80021c6:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	691b      	ldr	r3, [r3, #16]
 80021cc:	2b01      	cmp	r3, #1
 80021ce:	d10c      	bne.n	80021ea <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d6:	f023 010f 	bic.w	r1, r3, #15
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	69db      	ldr	r3, [r3, #28]
 80021de:	1e5a      	subs	r2, r3, #1
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	430a      	orrs	r2, r1
 80021e6:	631a      	str	r2, [r3, #48]	; 0x30
 80021e8:	e007      	b.n	80021fa <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f022 020f 	bic.w	r2, r2, #15
 80021f8:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2200      	movs	r2, #0
 80021fe:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002204:	f023 0303 	bic.w	r3, r3, #3
 8002208:	f043 0201 	orr.w	r2, r3, #1
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	641a      	str	r2, [r3, #64]	; 0x40
 8002210:	e00a      	b.n	8002228 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002216:	f023 0312 	bic.w	r3, r3, #18
 800221a:	f043 0210 	orr.w	r2, r3, #16
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8002222:	2301      	movs	r3, #1
 8002224:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8002228:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800222c:	4618      	mov	r0, r3
 800222e:	3768      	adds	r7, #104	; 0x68
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}
 8002234:	fff0c007 	.word	0xfff0c007

08002238 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b086      	sub	sp, #24
 800223c:	af00      	add	r7, sp, #0
 800223e:	60f8      	str	r0, [r7, #12]
 8002240:	60b9      	str	r1, [r7, #8]
 8002242:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002244:	2300      	movs	r3, #0
 8002246:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	689b      	ldr	r3, [r3, #8]
 800224e:	f003 0304 	and.w	r3, r3, #4
 8002252:	2b00      	cmp	r3, #0
 8002254:	f040 80f7 	bne.w	8002446 <HAL_ADC_Start_DMA+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800225e:	2b01      	cmp	r3, #1
 8002260:	d101      	bne.n	8002266 <HAL_ADC_Start_DMA+0x2e>
 8002262:	2302      	movs	r3, #2
 8002264:	e0f2      	b.n	800244c <HAL_ADC_Start_DMA+0x214>
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	2201      	movs	r2, #1
 800226a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002276:	d004      	beq.n	8002282 <HAL_ADC_Start_DMA+0x4a>
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a75      	ldr	r2, [pc, #468]	; (8002454 <HAL_ADC_Start_DMA+0x21c>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d109      	bne.n	8002296 <HAL_ADC_Start_DMA+0x5e>
 8002282:	4b75      	ldr	r3, [pc, #468]	; (8002458 <HAL_ADC_Start_DMA+0x220>)
 8002284:	689b      	ldr	r3, [r3, #8]
 8002286:	f003 031f 	and.w	r3, r3, #31
 800228a:	2b00      	cmp	r3, #0
 800228c:	bf0c      	ite	eq
 800228e:	2301      	moveq	r3, #1
 8002290:	2300      	movne	r3, #0
 8002292:	b2db      	uxtb	r3, r3
 8002294:	e008      	b.n	80022a8 <HAL_ADC_Start_DMA+0x70>
 8002296:	4b71      	ldr	r3, [pc, #452]	; (800245c <HAL_ADC_Start_DMA+0x224>)
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	f003 031f 	and.w	r3, r3, #31
 800229e:	2b00      	cmp	r3, #0
 80022a0:	bf0c      	ite	eq
 80022a2:	2301      	moveq	r3, #1
 80022a4:	2300      	movne	r3, #0
 80022a6:	b2db      	uxtb	r3, r3
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	f000 80c5 	beq.w	8002438 <HAL_ADC_Start_DMA+0x200>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80022ae:	68f8      	ldr	r0, [r7, #12]
 80022b0:	f000 fd20 	bl	8002cf4 <ADC_Enable>
 80022b4:	4603      	mov	r3, r0
 80022b6:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80022b8:	7dfb      	ldrb	r3, [r7, #23]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	f040 80b7 	bne.w	800242e <HAL_ADC_Start_DMA+0x1f6>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022c4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80022c8:	f023 0301 	bic.w	r3, r3, #1
 80022cc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80022dc:	d004      	beq.n	80022e8 <HAL_ADC_Start_DMA+0xb0>
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4a5c      	ldr	r2, [pc, #368]	; (8002454 <HAL_ADC_Start_DMA+0x21c>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d106      	bne.n	80022f6 <HAL_ADC_Start_DMA+0xbe>
 80022e8:	4b5b      	ldr	r3, [pc, #364]	; (8002458 <HAL_ADC_Start_DMA+0x220>)
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	f003 031f 	and.w	r3, r3, #31
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d010      	beq.n	8002316 <HAL_ADC_Start_DMA+0xde>
 80022f4:	e005      	b.n	8002302 <HAL_ADC_Start_DMA+0xca>
 80022f6:	4b59      	ldr	r3, [pc, #356]	; (800245c <HAL_ADC_Start_DMA+0x224>)
 80022f8:	689b      	ldr	r3, [r3, #8]
 80022fa:	f003 031f 	and.w	r3, r3, #31
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d009      	beq.n	8002316 <HAL_ADC_Start_DMA+0xde>
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800230a:	d004      	beq.n	8002316 <HAL_ADC_Start_DMA+0xde>
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a53      	ldr	r2, [pc, #332]	; (8002460 <HAL_ADC_Start_DMA+0x228>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d115      	bne.n	8002342 <HAL_ADC_Start_DMA+0x10a>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	68db      	ldr	r3, [r3, #12]
 8002328:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800232c:	2b00      	cmp	r3, #0
 800232e:	d036      	beq.n	800239e <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002334:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002338:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002340:	e02d      	b.n	800239e <HAL_ADC_Start_DMA+0x166>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002346:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002356:	d004      	beq.n	8002362 <HAL_ADC_Start_DMA+0x12a>
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a3d      	ldr	r2, [pc, #244]	; (8002454 <HAL_ADC_Start_DMA+0x21c>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d10a      	bne.n	8002378 <HAL_ADC_Start_DMA+0x140>
 8002362:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800236c:	2b00      	cmp	r3, #0
 800236e:	bf14      	ite	ne
 8002370:	2301      	movne	r3, #1
 8002372:	2300      	moveq	r3, #0
 8002374:	b2db      	uxtb	r3, r3
 8002376:	e008      	b.n	800238a <HAL_ADC_Start_DMA+0x152>
 8002378:	4b39      	ldr	r3, [pc, #228]	; (8002460 <HAL_ADC_Start_DMA+0x228>)
 800237a:	68db      	ldr	r3, [r3, #12]
 800237c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002380:	2b00      	cmp	r3, #0
 8002382:	bf14      	ite	ne
 8002384:	2301      	movne	r3, #1
 8002386:	2300      	moveq	r3, #0
 8002388:	b2db      	uxtb	r3, r3
 800238a:	2b00      	cmp	r3, #0
 800238c:	d007      	beq.n	800239e <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002392:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002396:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80023a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023aa:	d106      	bne.n	80023ba <HAL_ADC_Start_DMA+0x182>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023b0:	f023 0206 	bic.w	r2, r3, #6
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	645a      	str	r2, [r3, #68]	; 0x44
 80023b8:	e002      	b.n	80023c0 <HAL_ADC_Start_DMA+0x188>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	2200      	movs	r2, #0
 80023be:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	2200      	movs	r2, #0
 80023c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023cc:	4a25      	ldr	r2, [pc, #148]	; (8002464 <HAL_ADC_Start_DMA+0x22c>)
 80023ce:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023d4:	4a24      	ldr	r2, [pc, #144]	; (8002468 <HAL_ADC_Start_DMA+0x230>)
 80023d6:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023dc:	4a23      	ldr	r2, [pc, #140]	; (800246c <HAL_ADC_Start_DMA+0x234>)
 80023de:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	221c      	movs	r2, #28
 80023e6:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	685a      	ldr	r2, [r3, #4]
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f042 0210 	orr.w	r2, r2, #16
 80023f6:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	68da      	ldr	r2, [r3, #12]
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f042 0201 	orr.w	r2, r2, #1
 8002406:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	3340      	adds	r3, #64	; 0x40
 8002412:	4619      	mov	r1, r3
 8002414:	68ba      	ldr	r2, [r7, #8]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	f000 ff4d 	bl	80032b6 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	689a      	ldr	r2, [r3, #8]
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f042 0204 	orr.w	r2, r2, #4
 800242a:	609a      	str	r2, [r3, #8]
 800242c:	e00d      	b.n	800244a <HAL_ADC_Start_DMA+0x212>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	2200      	movs	r2, #0
 8002432:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002436:	e008      	b.n	800244a <HAL_ADC_Start_DMA+0x212>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002438:	2301      	movs	r3, #1
 800243a:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	2200      	movs	r2, #0
 8002440:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002444:	e001      	b.n	800244a <HAL_ADC_Start_DMA+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002446:	2302      	movs	r3, #2
 8002448:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800244a:	7dfb      	ldrb	r3, [r7, #23]
}
 800244c:	4618      	mov	r0, r3
 800244e:	3718      	adds	r7, #24
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}
 8002454:	50000100 	.word	0x50000100
 8002458:	50000300 	.word	0x50000300
 800245c:	50000700 	.word	0x50000700
 8002460:	50000400 	.word	0x50000400
 8002464:	08002c29 	.word	0x08002c29
 8002468:	08002ca3 	.word	0x08002ca3
 800246c:	08002cbf 	.word	0x08002cbf

08002470 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002470:	b480      	push	{r7}
 8002472:	b09b      	sub	sp, #108	; 0x6c
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
 8002478:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800247a:	2300      	movs	r3, #0
 800247c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002480:	2300      	movs	r3, #0
 8002482:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800248a:	2b01      	cmp	r3, #1
 800248c:	d101      	bne.n	8002492 <HAL_ADC_ConfigChannel+0x22>
 800248e:	2302      	movs	r3, #2
 8002490:	e2ca      	b.n	8002a28 <HAL_ADC_ConfigChannel+0x5b8>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2201      	movs	r2, #1
 8002496:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	689b      	ldr	r3, [r3, #8]
 80024a0:	f003 0304 	and.w	r3, r3, #4
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	f040 82ae 	bne.w	8002a06 <HAL_ADC_ConfigChannel+0x596>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	2b04      	cmp	r3, #4
 80024b0:	d81c      	bhi.n	80024ec <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	685a      	ldr	r2, [r3, #4]
 80024bc:	4613      	mov	r3, r2
 80024be:	005b      	lsls	r3, r3, #1
 80024c0:	4413      	add	r3, r2
 80024c2:	005b      	lsls	r3, r3, #1
 80024c4:	461a      	mov	r2, r3
 80024c6:	231f      	movs	r3, #31
 80024c8:	4093      	lsls	r3, r2
 80024ca:	43db      	mvns	r3, r3
 80024cc:	4019      	ands	r1, r3
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	6818      	ldr	r0, [r3, #0]
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	685a      	ldr	r2, [r3, #4]
 80024d6:	4613      	mov	r3, r2
 80024d8:	005b      	lsls	r3, r3, #1
 80024da:	4413      	add	r3, r2
 80024dc:	005b      	lsls	r3, r3, #1
 80024de:	fa00 f203 	lsl.w	r2, r0, r3
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	430a      	orrs	r2, r1
 80024e8:	631a      	str	r2, [r3, #48]	; 0x30
 80024ea:	e063      	b.n	80025b4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	2b09      	cmp	r3, #9
 80024f2:	d81e      	bhi.n	8002532 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	685a      	ldr	r2, [r3, #4]
 80024fe:	4613      	mov	r3, r2
 8002500:	005b      	lsls	r3, r3, #1
 8002502:	4413      	add	r3, r2
 8002504:	005b      	lsls	r3, r3, #1
 8002506:	3b1e      	subs	r3, #30
 8002508:	221f      	movs	r2, #31
 800250a:	fa02 f303 	lsl.w	r3, r2, r3
 800250e:	43db      	mvns	r3, r3
 8002510:	4019      	ands	r1, r3
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	6818      	ldr	r0, [r3, #0]
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	685a      	ldr	r2, [r3, #4]
 800251a:	4613      	mov	r3, r2
 800251c:	005b      	lsls	r3, r3, #1
 800251e:	4413      	add	r3, r2
 8002520:	005b      	lsls	r3, r3, #1
 8002522:	3b1e      	subs	r3, #30
 8002524:	fa00 f203 	lsl.w	r2, r0, r3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	430a      	orrs	r2, r1
 800252e:	635a      	str	r2, [r3, #52]	; 0x34
 8002530:	e040      	b.n	80025b4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	2b0e      	cmp	r3, #14
 8002538:	d81e      	bhi.n	8002578 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	685a      	ldr	r2, [r3, #4]
 8002544:	4613      	mov	r3, r2
 8002546:	005b      	lsls	r3, r3, #1
 8002548:	4413      	add	r3, r2
 800254a:	005b      	lsls	r3, r3, #1
 800254c:	3b3c      	subs	r3, #60	; 0x3c
 800254e:	221f      	movs	r2, #31
 8002550:	fa02 f303 	lsl.w	r3, r2, r3
 8002554:	43db      	mvns	r3, r3
 8002556:	4019      	ands	r1, r3
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	6818      	ldr	r0, [r3, #0]
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	685a      	ldr	r2, [r3, #4]
 8002560:	4613      	mov	r3, r2
 8002562:	005b      	lsls	r3, r3, #1
 8002564:	4413      	add	r3, r2
 8002566:	005b      	lsls	r3, r3, #1
 8002568:	3b3c      	subs	r3, #60	; 0x3c
 800256a:	fa00 f203 	lsl.w	r2, r0, r3
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	430a      	orrs	r2, r1
 8002574:	639a      	str	r2, [r3, #56]	; 0x38
 8002576:	e01d      	b.n	80025b4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	685a      	ldr	r2, [r3, #4]
 8002582:	4613      	mov	r3, r2
 8002584:	005b      	lsls	r3, r3, #1
 8002586:	4413      	add	r3, r2
 8002588:	005b      	lsls	r3, r3, #1
 800258a:	3b5a      	subs	r3, #90	; 0x5a
 800258c:	221f      	movs	r2, #31
 800258e:	fa02 f303 	lsl.w	r3, r2, r3
 8002592:	43db      	mvns	r3, r3
 8002594:	4019      	ands	r1, r3
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	6818      	ldr	r0, [r3, #0]
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	685a      	ldr	r2, [r3, #4]
 800259e:	4613      	mov	r3, r2
 80025a0:	005b      	lsls	r3, r3, #1
 80025a2:	4413      	add	r3, r2
 80025a4:	005b      	lsls	r3, r3, #1
 80025a6:	3b5a      	subs	r3, #90	; 0x5a
 80025a8:	fa00 f203 	lsl.w	r2, r0, r3
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	430a      	orrs	r2, r1
 80025b2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	689b      	ldr	r3, [r3, #8]
 80025ba:	f003 030c 	and.w	r3, r3, #12
 80025be:	2b00      	cmp	r3, #0
 80025c0:	f040 80e5 	bne.w	800278e <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	2b09      	cmp	r3, #9
 80025ca:	d91c      	bls.n	8002606 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	6999      	ldr	r1, [r3, #24]
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	681a      	ldr	r2, [r3, #0]
 80025d6:	4613      	mov	r3, r2
 80025d8:	005b      	lsls	r3, r3, #1
 80025da:	4413      	add	r3, r2
 80025dc:	3b1e      	subs	r3, #30
 80025de:	2207      	movs	r2, #7
 80025e0:	fa02 f303 	lsl.w	r3, r2, r3
 80025e4:	43db      	mvns	r3, r3
 80025e6:	4019      	ands	r1, r3
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	6898      	ldr	r0, [r3, #8]
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	4613      	mov	r3, r2
 80025f2:	005b      	lsls	r3, r3, #1
 80025f4:	4413      	add	r3, r2
 80025f6:	3b1e      	subs	r3, #30
 80025f8:	fa00 f203 	lsl.w	r2, r0, r3
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	430a      	orrs	r2, r1
 8002602:	619a      	str	r2, [r3, #24]
 8002604:	e019      	b.n	800263a <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	6959      	ldr	r1, [r3, #20]
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	4613      	mov	r3, r2
 8002612:	005b      	lsls	r3, r3, #1
 8002614:	4413      	add	r3, r2
 8002616:	2207      	movs	r2, #7
 8002618:	fa02 f303 	lsl.w	r3, r2, r3
 800261c:	43db      	mvns	r3, r3
 800261e:	4019      	ands	r1, r3
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	6898      	ldr	r0, [r3, #8]
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	681a      	ldr	r2, [r3, #0]
 8002628:	4613      	mov	r3, r2
 800262a:	005b      	lsls	r3, r3, #1
 800262c:	4413      	add	r3, r2
 800262e:	fa00 f203 	lsl.w	r2, r0, r3
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	430a      	orrs	r2, r1
 8002638:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	695a      	ldr	r2, [r3, #20]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	68db      	ldr	r3, [r3, #12]
 8002644:	08db      	lsrs	r3, r3, #3
 8002646:	f003 0303 	and.w	r3, r3, #3
 800264a:	005b      	lsls	r3, r3, #1
 800264c:	fa02 f303 	lsl.w	r3, r2, r3
 8002650:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	691b      	ldr	r3, [r3, #16]
 8002656:	3b01      	subs	r3, #1
 8002658:	2b03      	cmp	r3, #3
 800265a:	d84f      	bhi.n	80026fc <HAL_ADC_ConfigChannel+0x28c>
 800265c:	a201      	add	r2, pc, #4	; (adr r2, 8002664 <HAL_ADC_ConfigChannel+0x1f4>)
 800265e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002662:	bf00      	nop
 8002664:	08002675 	.word	0x08002675
 8002668:	08002697 	.word	0x08002697
 800266c:	080026b9 	.word	0x080026b9
 8002670:	080026db 	.word	0x080026db
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800267a:	4b9a      	ldr	r3, [pc, #616]	; (80028e4 <HAL_ADC_ConfigChannel+0x474>)
 800267c:	4013      	ands	r3, r2
 800267e:	683a      	ldr	r2, [r7, #0]
 8002680:	6812      	ldr	r2, [r2, #0]
 8002682:	0691      	lsls	r1, r2, #26
 8002684:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002686:	430a      	orrs	r2, r1
 8002688:	431a      	orrs	r2, r3
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002692:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002694:	e07e      	b.n	8002794 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800269c:	4b91      	ldr	r3, [pc, #580]	; (80028e4 <HAL_ADC_ConfigChannel+0x474>)
 800269e:	4013      	ands	r3, r2
 80026a0:	683a      	ldr	r2, [r7, #0]
 80026a2:	6812      	ldr	r2, [r2, #0]
 80026a4:	0691      	lsls	r1, r2, #26
 80026a6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80026a8:	430a      	orrs	r2, r1
 80026aa:	431a      	orrs	r2, r3
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80026b4:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80026b6:	e06d      	b.n	8002794 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80026be:	4b89      	ldr	r3, [pc, #548]	; (80028e4 <HAL_ADC_ConfigChannel+0x474>)
 80026c0:	4013      	ands	r3, r2
 80026c2:	683a      	ldr	r2, [r7, #0]
 80026c4:	6812      	ldr	r2, [r2, #0]
 80026c6:	0691      	lsls	r1, r2, #26
 80026c8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80026ca:	430a      	orrs	r2, r1
 80026cc:	431a      	orrs	r2, r3
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80026d6:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80026d8:	e05c      	b.n	8002794 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80026e0:	4b80      	ldr	r3, [pc, #512]	; (80028e4 <HAL_ADC_ConfigChannel+0x474>)
 80026e2:	4013      	ands	r3, r2
 80026e4:	683a      	ldr	r2, [r7, #0]
 80026e6:	6812      	ldr	r2, [r2, #0]
 80026e8:	0691      	lsls	r1, r2, #26
 80026ea:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80026ec:	430a      	orrs	r2, r1
 80026ee:	431a      	orrs	r2, r3
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80026f8:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80026fa:	e04b      	b.n	8002794 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002702:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	069b      	lsls	r3, r3, #26
 800270c:	429a      	cmp	r2, r3
 800270e:	d107      	bne.n	8002720 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800271e:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002726:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	069b      	lsls	r3, r3, #26
 8002730:	429a      	cmp	r2, r3
 8002732:	d107      	bne.n	8002744 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002742:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800274a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	069b      	lsls	r3, r3, #26
 8002754:	429a      	cmp	r2, r3
 8002756:	d107      	bne.n	8002768 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002766:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800276e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	069b      	lsls	r3, r3, #26
 8002778:	429a      	cmp	r2, r3
 800277a:	d10a      	bne.n	8002792 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800278a:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 800278c:	e001      	b.n	8002792 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 800278e:	bf00      	nop
 8002790:	e000      	b.n	8002794 <HAL_ADC_ConfigChannel+0x324>
      break;
 8002792:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	f003 0303 	and.w	r3, r3, #3
 800279e:	2b01      	cmp	r3, #1
 80027a0:	d108      	bne.n	80027b4 <HAL_ADC_ConfigChannel+0x344>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f003 0301 	and.w	r3, r3, #1
 80027ac:	2b01      	cmp	r3, #1
 80027ae:	d101      	bne.n	80027b4 <HAL_ADC_ConfigChannel+0x344>
 80027b0:	2301      	movs	r3, #1
 80027b2:	e000      	b.n	80027b6 <HAL_ADC_ConfigChannel+0x346>
 80027b4:	2300      	movs	r3, #0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	f040 8130 	bne.w	8002a1c <HAL_ADC_ConfigChannel+0x5ac>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	68db      	ldr	r3, [r3, #12]
 80027c0:	2b01      	cmp	r3, #1
 80027c2:	d00f      	beq.n	80027e4 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	2201      	movs	r2, #1
 80027d2:	fa02 f303 	lsl.w	r3, r2, r3
 80027d6:	43da      	mvns	r2, r3
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	400a      	ands	r2, r1
 80027de:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80027e2:	e049      	b.n	8002878 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	2201      	movs	r2, #1
 80027f2:	409a      	lsls	r2, r3
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	430a      	orrs	r2, r1
 80027fa:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	2b09      	cmp	r3, #9
 8002804:	d91c      	bls.n	8002840 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	6999      	ldr	r1, [r3, #24]
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	4613      	mov	r3, r2
 8002812:	005b      	lsls	r3, r3, #1
 8002814:	4413      	add	r3, r2
 8002816:	3b1b      	subs	r3, #27
 8002818:	2207      	movs	r2, #7
 800281a:	fa02 f303 	lsl.w	r3, r2, r3
 800281e:	43db      	mvns	r3, r3
 8002820:	4019      	ands	r1, r3
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	6898      	ldr	r0, [r3, #8]
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	681a      	ldr	r2, [r3, #0]
 800282a:	4613      	mov	r3, r2
 800282c:	005b      	lsls	r3, r3, #1
 800282e:	4413      	add	r3, r2
 8002830:	3b1b      	subs	r3, #27
 8002832:	fa00 f203 	lsl.w	r2, r0, r3
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	430a      	orrs	r2, r1
 800283c:	619a      	str	r2, [r3, #24]
 800283e:	e01b      	b.n	8002878 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	6959      	ldr	r1, [r3, #20]
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	1c5a      	adds	r2, r3, #1
 800284c:	4613      	mov	r3, r2
 800284e:	005b      	lsls	r3, r3, #1
 8002850:	4413      	add	r3, r2
 8002852:	2207      	movs	r2, #7
 8002854:	fa02 f303 	lsl.w	r3, r2, r3
 8002858:	43db      	mvns	r3, r3
 800285a:	4019      	ands	r1, r3
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	6898      	ldr	r0, [r3, #8]
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	1c5a      	adds	r2, r3, #1
 8002866:	4613      	mov	r3, r2
 8002868:	005b      	lsls	r3, r3, #1
 800286a:	4413      	add	r3, r2
 800286c:	fa00 f203 	lsl.w	r2, r0, r3
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	430a      	orrs	r2, r1
 8002876:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002880:	d004      	beq.n	800288c <HAL_ADC_ConfigChannel+0x41c>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a18      	ldr	r2, [pc, #96]	; (80028e8 <HAL_ADC_ConfigChannel+0x478>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d101      	bne.n	8002890 <HAL_ADC_ConfigChannel+0x420>
 800288c:	4b17      	ldr	r3, [pc, #92]	; (80028ec <HAL_ADC_ConfigChannel+0x47c>)
 800288e:	e000      	b.n	8002892 <HAL_ADC_ConfigChannel+0x422>
 8002890:	4b17      	ldr	r3, [pc, #92]	; (80028f0 <HAL_ADC_ConfigChannel+0x480>)
 8002892:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	2b10      	cmp	r3, #16
 800289a:	d105      	bne.n	80028a8 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800289c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800289e:	689b      	ldr	r3, [r3, #8]
 80028a0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d015      	beq.n	80028d4 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80028ac:	2b11      	cmp	r3, #17
 80028ae:	d105      	bne.n	80028bc <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80028b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d00b      	beq.n	80028d4 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80028c0:	2b12      	cmp	r3, #18
 80028c2:	f040 80ab 	bne.w	8002a1c <HAL_ADC_ConfigChannel+0x5ac>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80028c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80028c8:	689b      	ldr	r3, [r3, #8]
 80028ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	f040 80a4 	bne.w	8002a1c <HAL_ADC_ConfigChannel+0x5ac>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028dc:	d10a      	bne.n	80028f4 <HAL_ADC_ConfigChannel+0x484>
 80028de:	4b02      	ldr	r3, [pc, #8]	; (80028e8 <HAL_ADC_ConfigChannel+0x478>)
 80028e0:	60fb      	str	r3, [r7, #12]
 80028e2:	e022      	b.n	800292a <HAL_ADC_ConfigChannel+0x4ba>
 80028e4:	83fff000 	.word	0x83fff000
 80028e8:	50000100 	.word	0x50000100
 80028ec:	50000300 	.word	0x50000300
 80028f0:	50000700 	.word	0x50000700
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a4e      	ldr	r2, [pc, #312]	; (8002a34 <HAL_ADC_ConfigChannel+0x5c4>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d103      	bne.n	8002906 <HAL_ADC_ConfigChannel+0x496>
 80028fe:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002902:	60fb      	str	r3, [r7, #12]
 8002904:	e011      	b.n	800292a <HAL_ADC_ConfigChannel+0x4ba>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4a4b      	ldr	r2, [pc, #300]	; (8002a38 <HAL_ADC_ConfigChannel+0x5c8>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d102      	bne.n	8002916 <HAL_ADC_ConfigChannel+0x4a6>
 8002910:	4b4a      	ldr	r3, [pc, #296]	; (8002a3c <HAL_ADC_ConfigChannel+0x5cc>)
 8002912:	60fb      	str	r3, [r7, #12]
 8002914:	e009      	b.n	800292a <HAL_ADC_ConfigChannel+0x4ba>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4a48      	ldr	r2, [pc, #288]	; (8002a3c <HAL_ADC_ConfigChannel+0x5cc>)
 800291c:	4293      	cmp	r3, r2
 800291e:	d102      	bne.n	8002926 <HAL_ADC_ConfigChannel+0x4b6>
 8002920:	4b45      	ldr	r3, [pc, #276]	; (8002a38 <HAL_ADC_ConfigChannel+0x5c8>)
 8002922:	60fb      	str	r3, [r7, #12]
 8002924:	e001      	b.n	800292a <HAL_ADC_ConfigChannel+0x4ba>
 8002926:	2300      	movs	r3, #0
 8002928:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	689b      	ldr	r3, [r3, #8]
 8002930:	f003 0303 	and.w	r3, r3, #3
 8002934:	2b01      	cmp	r3, #1
 8002936:	d108      	bne.n	800294a <HAL_ADC_ConfigChannel+0x4da>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f003 0301 	and.w	r3, r3, #1
 8002942:	2b01      	cmp	r3, #1
 8002944:	d101      	bne.n	800294a <HAL_ADC_ConfigChannel+0x4da>
 8002946:	2301      	movs	r3, #1
 8002948:	e000      	b.n	800294c <HAL_ADC_ConfigChannel+0x4dc>
 800294a:	2300      	movs	r3, #0
 800294c:	2b00      	cmp	r3, #0
 800294e:	d150      	bne.n	80029f2 <HAL_ADC_ConfigChannel+0x582>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002950:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002952:	2b00      	cmp	r3, #0
 8002954:	d010      	beq.n	8002978 <HAL_ADC_ConfigChannel+0x508>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	f003 0303 	and.w	r3, r3, #3
 800295e:	2b01      	cmp	r3, #1
 8002960:	d107      	bne.n	8002972 <HAL_ADC_ConfigChannel+0x502>
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f003 0301 	and.w	r3, r3, #1
 800296a:	2b01      	cmp	r3, #1
 800296c:	d101      	bne.n	8002972 <HAL_ADC_ConfigChannel+0x502>
 800296e:	2301      	movs	r3, #1
 8002970:	e000      	b.n	8002974 <HAL_ADC_ConfigChannel+0x504>
 8002972:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002974:	2b00      	cmp	r3, #0
 8002976:	d13c      	bne.n	80029f2 <HAL_ADC_ConfigChannel+0x582>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	2b10      	cmp	r3, #16
 800297e:	d11d      	bne.n	80029bc <HAL_ADC_ConfigChannel+0x54c>
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002988:	d118      	bne.n	80029bc <HAL_ADC_ConfigChannel+0x54c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800298a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800298c:	689b      	ldr	r3, [r3, #8]
 800298e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002992:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002994:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002996:	4b2a      	ldr	r3, [pc, #168]	; (8002a40 <HAL_ADC_ConfigChannel+0x5d0>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a2a      	ldr	r2, [pc, #168]	; (8002a44 <HAL_ADC_ConfigChannel+0x5d4>)
 800299c:	fba2 2303 	umull	r2, r3, r2, r3
 80029a0:	0c9a      	lsrs	r2, r3, #18
 80029a2:	4613      	mov	r3, r2
 80029a4:	009b      	lsls	r3, r3, #2
 80029a6:	4413      	add	r3, r2
 80029a8:	005b      	lsls	r3, r3, #1
 80029aa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80029ac:	e002      	b.n	80029b4 <HAL_ADC_ConfigChannel+0x544>
          {
            wait_loop_index--;
 80029ae:	68bb      	ldr	r3, [r7, #8]
 80029b0:	3b01      	subs	r3, #1
 80029b2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d1f9      	bne.n	80029ae <HAL_ADC_ConfigChannel+0x53e>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80029ba:	e02e      	b.n	8002a1a <HAL_ADC_ConfigChannel+0x5aa>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	2b11      	cmp	r3, #17
 80029c2:	d10b      	bne.n	80029dc <HAL_ADC_ConfigChannel+0x56c>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80029cc:	d106      	bne.n	80029dc <HAL_ADC_ConfigChannel+0x56c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80029ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80029d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029d8:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80029da:	e01e      	b.n	8002a1a <HAL_ADC_ConfigChannel+0x5aa>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	2b12      	cmp	r3, #18
 80029e2:	d11a      	bne.n	8002a1a <HAL_ADC_ConfigChannel+0x5aa>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80029e4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029e6:	689b      	ldr	r3, [r3, #8]
 80029e8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80029ec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029ee:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80029f0:	e013      	b.n	8002a1a <HAL_ADC_ConfigChannel+0x5aa>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f6:	f043 0220 	orr.w	r2, r3, #32
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002a04:	e00a      	b.n	8002a1c <HAL_ADC_ConfigChannel+0x5ac>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a0a:	f043 0220 	orr.w	r2, r3, #32
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002a12:	2301      	movs	r3, #1
 8002a14:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002a18:	e000      	b.n	8002a1c <HAL_ADC_ConfigChannel+0x5ac>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002a1a:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2200      	movs	r2, #0
 8002a20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002a24:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002a28:	4618      	mov	r0, r3
 8002a2a:	376c      	adds	r7, #108	; 0x6c
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bc80      	pop	{r7}
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop
 8002a34:	50000100 	.word	0x50000100
 8002a38:	50000400 	.word	0x50000400
 8002a3c:	50000500 	.word	0x50000500
 8002a40:	20000000 	.word	0x20000000
 8002a44:	431bde83 	.word	0x431bde83

08002a48 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b099      	sub	sp, #100	; 0x64
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
 8002a50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a52:	2300      	movs	r3, #0
 8002a54:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a60:	d102      	bne.n	8002a68 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8002a62:	4b6c      	ldr	r3, [pc, #432]	; (8002c14 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 8002a64:	60bb      	str	r3, [r7, #8]
 8002a66:	e01a      	b.n	8002a9e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a69      	ldr	r2, [pc, #420]	; (8002c14 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d103      	bne.n	8002a7a <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8002a72:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002a76:	60bb      	str	r3, [r7, #8]
 8002a78:	e011      	b.n	8002a9e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4a66      	ldr	r2, [pc, #408]	; (8002c18 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d102      	bne.n	8002a8a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002a84:	4b65      	ldr	r3, [pc, #404]	; (8002c1c <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8002a86:	60bb      	str	r3, [r7, #8]
 8002a88:	e009      	b.n	8002a9e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a63      	ldr	r2, [pc, #396]	; (8002c1c <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d102      	bne.n	8002a9a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002a94:	4b60      	ldr	r3, [pc, #384]	; (8002c18 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002a96:	60bb      	str	r3, [r7, #8]
 8002a98:	e001      	b.n	8002a9e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d101      	bne.n	8002aa8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e0b0      	b.n	8002c0a <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	d101      	bne.n	8002ab6 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8002ab2:	2302      	movs	r3, #2
 8002ab4:	e0a9      	b.n	8002c0a <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2201      	movs	r2, #1
 8002aba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	f003 0304 	and.w	r3, r3, #4
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	f040 808d 	bne.w	8002be8 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8002ace:	68bb      	ldr	r3, [r7, #8]
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	f003 0304 	and.w	r3, r3, #4
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	f040 8086 	bne.w	8002be8 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ae4:	d004      	beq.n	8002af0 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4a4a      	ldr	r2, [pc, #296]	; (8002c14 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d101      	bne.n	8002af4 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8002af0:	4b4b      	ldr	r3, [pc, #300]	; (8002c20 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8002af2:	e000      	b.n	8002af6 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8002af4:	4b4b      	ldr	r3, [pc, #300]	; (8002c24 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8002af6:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d040      	beq.n	8002b82 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002b00:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b02:	689b      	ldr	r3, [r3, #8]
 8002b04:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	6859      	ldr	r1, [r3, #4]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002b12:	035b      	lsls	r3, r3, #13
 8002b14:	430b      	orrs	r3, r1
 8002b16:	431a      	orrs	r2, r3
 8002b18:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b1a:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	689b      	ldr	r3, [r3, #8]
 8002b22:	f003 0303 	and.w	r3, r3, #3
 8002b26:	2b01      	cmp	r3, #1
 8002b28:	d108      	bne.n	8002b3c <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f003 0301 	and.w	r3, r3, #1
 8002b34:	2b01      	cmp	r3, #1
 8002b36:	d101      	bne.n	8002b3c <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8002b38:	2301      	movs	r3, #1
 8002b3a:	e000      	b.n	8002b3e <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d15c      	bne.n	8002bfc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	689b      	ldr	r3, [r3, #8]
 8002b46:	f003 0303 	and.w	r3, r3, #3
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d107      	bne.n	8002b5e <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8002b4e:	68bb      	ldr	r3, [r7, #8]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f003 0301 	and.w	r3, r3, #1
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d101      	bne.n	8002b5e <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e000      	b.n	8002b60 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8002b5e:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d14b      	bne.n	8002bfc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002b64:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002b6c:	f023 030f 	bic.w	r3, r3, #15
 8002b70:	683a      	ldr	r2, [r7, #0]
 8002b72:	6811      	ldr	r1, [r2, #0]
 8002b74:	683a      	ldr	r2, [r7, #0]
 8002b76:	6892      	ldr	r2, [r2, #8]
 8002b78:	430a      	orrs	r2, r1
 8002b7a:	431a      	orrs	r2, r3
 8002b7c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b7e:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002b80:	e03c      	b.n	8002bfc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002b82:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b84:	689b      	ldr	r3, [r3, #8]
 8002b86:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002b8a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b8c:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	689b      	ldr	r3, [r3, #8]
 8002b94:	f003 0303 	and.w	r3, r3, #3
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	d108      	bne.n	8002bae <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f003 0301 	and.w	r3, r3, #1
 8002ba6:	2b01      	cmp	r3, #1
 8002ba8:	d101      	bne.n	8002bae <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8002baa:	2301      	movs	r3, #1
 8002bac:	e000      	b.n	8002bb0 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8002bae:	2300      	movs	r3, #0
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d123      	bne.n	8002bfc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	689b      	ldr	r3, [r3, #8]
 8002bb8:	f003 0303 	and.w	r3, r3, #3
 8002bbc:	2b01      	cmp	r3, #1
 8002bbe:	d107      	bne.n	8002bd0 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f003 0301 	and.w	r3, r3, #1
 8002bc8:	2b01      	cmp	r3, #1
 8002bca:	d101      	bne.n	8002bd0 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e000      	b.n	8002bd2 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8002bd0:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d112      	bne.n	8002bfc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8002bd6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002bd8:	689b      	ldr	r3, [r3, #8]
 8002bda:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002bde:	f023 030f 	bic.w	r3, r3, #15
 8002be2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002be4:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002be6:	e009      	b.n	8002bfc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bec:	f043 0220 	orr.w	r2, r3, #32
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002bfa:	e000      	b.n	8002bfe <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002bfc:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2200      	movs	r2, #0
 8002c02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002c06:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	3764      	adds	r7, #100	; 0x64
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bc80      	pop	{r7}
 8002c12:	4770      	bx	lr
 8002c14:	50000100 	.word	0x50000100
 8002c18:	50000400 	.word	0x50000400
 8002c1c:	50000500 	.word	0x50000500
 8002c20:	50000300 	.word	0x50000300
 8002c24:	50000700 	.word	0x50000700

08002c28 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b084      	sub	sp, #16
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c34:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c3a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d126      	bne.n	8002c90 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c46:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	68db      	ldr	r3, [r3, #12]
 8002c54:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d115      	bne.n	8002c88 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d111      	bne.n	8002c88 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c68:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c74:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d105      	bne.n	8002c88 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c80:	f043 0201 	orr.w	r2, r3, #1
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002c88:	68f8      	ldr	r0, [r7, #12]
 8002c8a:	f007 fd9b 	bl	800a7c4 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002c8e:	e004      	b.n	8002c9a <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c96:	6878      	ldr	r0, [r7, #4]
 8002c98:	4798      	blx	r3
}
 8002c9a:	bf00      	nop
 8002c9c:	3710      	adds	r7, #16
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}

08002ca2 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002ca2:	b580      	push	{r7, lr}
 8002ca4:	b084      	sub	sp, #16
 8002ca6:	af00      	add	r7, sp, #0
 8002ca8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cae:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002cb0:	68f8      	ldr	r0, [r7, #12]
 8002cb2:	f7ff f8b5 	bl	8001e20 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 8002cb6:	bf00      	nop
 8002cb8:	3710      	adds	r7, #16
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}

08002cbe <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002cbe:	b580      	push	{r7, lr}
 8002cc0:	b084      	sub	sp, #16
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cca:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cdc:	f043 0204 	orr.w	r2, r3, #4
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002ce4:	68f8      	ldr	r0, [r7, #12]
 8002ce6:	f7ff f8a4 	bl	8001e32 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002cea:	bf00      	nop
 8002cec:	3710      	adds	r7, #16
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}
	...

08002cf4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b084      	sub	sp, #16
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	689b      	ldr	r3, [r3, #8]
 8002d06:	f003 0303 	and.w	r3, r3, #3
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d108      	bne.n	8002d20 <ADC_Enable+0x2c>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f003 0301 	and.w	r3, r3, #1
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	d101      	bne.n	8002d20 <ADC_Enable+0x2c>
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e000      	b.n	8002d22 <ADC_Enable+0x2e>
 8002d20:	2300      	movs	r3, #0
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d143      	bne.n	8002dae <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	689a      	ldr	r2, [r3, #8]
 8002d2c:	4b22      	ldr	r3, [pc, #136]	; (8002db8 <ADC_Enable+0xc4>)
 8002d2e:	4013      	ands	r3, r2
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d00d      	beq.n	8002d50 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d38:	f043 0210 	orr.w	r2, r3, #16
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d44:	f043 0201 	orr.w	r2, r3, #1
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	e02f      	b.n	8002db0 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	689a      	ldr	r2, [r3, #8]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f042 0201 	orr.w	r2, r2, #1
 8002d5e:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002d60:	f004 f96a 	bl	8007038 <HAL_GetTick>
 8002d64:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002d66:	e01b      	b.n	8002da0 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002d68:	f004 f966 	bl	8007038 <HAL_GetTick>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	1ad3      	subs	r3, r2, r3
 8002d72:	2b02      	cmp	r3, #2
 8002d74:	d914      	bls.n	8002da0 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f003 0301 	and.w	r3, r3, #1
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d00d      	beq.n	8002da0 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d88:	f043 0210 	orr.w	r2, r3, #16
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d94:	f043 0201 	orr.w	r2, r3, #1
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	e007      	b.n	8002db0 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f003 0301 	and.w	r3, r3, #1
 8002daa:	2b01      	cmp	r3, #1
 8002dac:	d1dc      	bne.n	8002d68 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002dae:	2300      	movs	r3, #0
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	3710      	adds	r7, #16
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}
 8002db8:	8000003f 	.word	0x8000003f

08002dbc <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b084      	sub	sp, #16
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	689b      	ldr	r3, [r3, #8]
 8002dce:	f003 0303 	and.w	r3, r3, #3
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d108      	bne.n	8002de8 <ADC_Disable+0x2c>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f003 0301 	and.w	r3, r3, #1
 8002de0:	2b01      	cmp	r3, #1
 8002de2:	d101      	bne.n	8002de8 <ADC_Disable+0x2c>
 8002de4:	2301      	movs	r3, #1
 8002de6:	e000      	b.n	8002dea <ADC_Disable+0x2e>
 8002de8:	2300      	movs	r3, #0
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d047      	beq.n	8002e7e <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	f003 030d 	and.w	r3, r3, #13
 8002df8:	2b01      	cmp	r3, #1
 8002dfa:	d10f      	bne.n	8002e1c <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	689a      	ldr	r2, [r3, #8]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f042 0202 	orr.w	r2, r2, #2
 8002e0a:	609a      	str	r2, [r3, #8]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	2203      	movs	r2, #3
 8002e12:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002e14:	f004 f910 	bl	8007038 <HAL_GetTick>
 8002e18:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002e1a:	e029      	b.n	8002e70 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e20:	f043 0210 	orr.w	r2, r3, #16
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e2c:	f043 0201 	orr.w	r2, r3, #1
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8002e34:	2301      	movs	r3, #1
 8002e36:	e023      	b.n	8002e80 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002e38:	f004 f8fe 	bl	8007038 <HAL_GetTick>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	1ad3      	subs	r3, r2, r3
 8002e42:	2b02      	cmp	r3, #2
 8002e44:	d914      	bls.n	8002e70 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	689b      	ldr	r3, [r3, #8]
 8002e4c:	f003 0301 	and.w	r3, r3, #1
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d10d      	bne.n	8002e70 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e58:	f043 0210 	orr.w	r2, r3, #16
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e64:	f043 0201 	orr.w	r2, r3, #1
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	e007      	b.n	8002e80 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	f003 0301 	and.w	r3, r3, #1
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d0dc      	beq.n	8002e38 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002e7e:	2300      	movs	r3, #0
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	3710      	adds	r7, #16
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bd80      	pop	{r7, pc}

08002e88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b087      	sub	sp, #28
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
 8002e90:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e92:	2300      	movs	r3, #0
 8002e94:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e96:	e160      	b.n	800315a <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	2101      	movs	r1, #1
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	f000 8152 	beq.w	8003154 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	f003 0303 	and.w	r3, r3, #3
 8002eb8:	2b01      	cmp	r3, #1
 8002eba:	d005      	beq.n	8002ec8 <HAL_GPIO_Init+0x40>
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	f003 0303 	and.w	r3, r3, #3
 8002ec4:	2b02      	cmp	r3, #2
 8002ec6:	d130      	bne.n	8002f2a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	005b      	lsls	r3, r3, #1
 8002ed2:	2203      	movs	r2, #3
 8002ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed8:	43db      	mvns	r3, r3
 8002eda:	693a      	ldr	r2, [r7, #16]
 8002edc:	4013      	ands	r3, r2
 8002ede:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	68da      	ldr	r2, [r3, #12]
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	005b      	lsls	r3, r3, #1
 8002ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8002eec:	693a      	ldr	r2, [r7, #16]
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	693a      	ldr	r2, [r7, #16]
 8002ef6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002efe:	2201      	movs	r2, #1
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	fa02 f303 	lsl.w	r3, r2, r3
 8002f06:	43db      	mvns	r3, r3
 8002f08:	693a      	ldr	r2, [r7, #16]
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	091b      	lsrs	r3, r3, #4
 8002f14:	f003 0201 	and.w	r2, r3, #1
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1e:	693a      	ldr	r2, [r7, #16]
 8002f20:	4313      	orrs	r3, r2
 8002f22:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	693a      	ldr	r2, [r7, #16]
 8002f28:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	f003 0303 	and.w	r3, r3, #3
 8002f32:	2b03      	cmp	r3, #3
 8002f34:	d017      	beq.n	8002f66 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	68db      	ldr	r3, [r3, #12]
 8002f3a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	005b      	lsls	r3, r3, #1
 8002f40:	2203      	movs	r2, #3
 8002f42:	fa02 f303 	lsl.w	r3, r2, r3
 8002f46:	43db      	mvns	r3, r3
 8002f48:	693a      	ldr	r2, [r7, #16]
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	689a      	ldr	r2, [r3, #8]
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	005b      	lsls	r3, r3, #1
 8002f56:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5a:	693a      	ldr	r2, [r7, #16]
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	693a      	ldr	r2, [r7, #16]
 8002f64:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	f003 0303 	and.w	r3, r3, #3
 8002f6e:	2b02      	cmp	r3, #2
 8002f70:	d123      	bne.n	8002fba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	08da      	lsrs	r2, r3, #3
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	3208      	adds	r2, #8
 8002f7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f7e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002f80:	697b      	ldr	r3, [r7, #20]
 8002f82:	f003 0307 	and.w	r3, r3, #7
 8002f86:	009b      	lsls	r3, r3, #2
 8002f88:	220f      	movs	r2, #15
 8002f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8e:	43db      	mvns	r3, r3
 8002f90:	693a      	ldr	r2, [r7, #16]
 8002f92:	4013      	ands	r3, r2
 8002f94:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	691a      	ldr	r2, [r3, #16]
 8002f9a:	697b      	ldr	r3, [r7, #20]
 8002f9c:	f003 0307 	and.w	r3, r3, #7
 8002fa0:	009b      	lsls	r3, r3, #2
 8002fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa6:	693a      	ldr	r2, [r7, #16]
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	08da      	lsrs	r2, r3, #3
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	3208      	adds	r2, #8
 8002fb4:	6939      	ldr	r1, [r7, #16]
 8002fb6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002fc0:	697b      	ldr	r3, [r7, #20]
 8002fc2:	005b      	lsls	r3, r3, #1
 8002fc4:	2203      	movs	r2, #3
 8002fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fca:	43db      	mvns	r3, r3
 8002fcc:	693a      	ldr	r2, [r7, #16]
 8002fce:	4013      	ands	r3, r2
 8002fd0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	f003 0203 	and.w	r2, r3, #3
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	005b      	lsls	r3, r3, #1
 8002fde:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe2:	693a      	ldr	r2, [r7, #16]
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	693a      	ldr	r2, [r7, #16]
 8002fec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	f000 80ac 	beq.w	8003154 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ffc:	4b5e      	ldr	r3, [pc, #376]	; (8003178 <HAL_GPIO_Init+0x2f0>)
 8002ffe:	699b      	ldr	r3, [r3, #24]
 8003000:	4a5d      	ldr	r2, [pc, #372]	; (8003178 <HAL_GPIO_Init+0x2f0>)
 8003002:	f043 0301 	orr.w	r3, r3, #1
 8003006:	6193      	str	r3, [r2, #24]
 8003008:	4b5b      	ldr	r3, [pc, #364]	; (8003178 <HAL_GPIO_Init+0x2f0>)
 800300a:	699b      	ldr	r3, [r3, #24]
 800300c:	f003 0301 	and.w	r3, r3, #1
 8003010:	60bb      	str	r3, [r7, #8]
 8003012:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003014:	4a59      	ldr	r2, [pc, #356]	; (800317c <HAL_GPIO_Init+0x2f4>)
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	089b      	lsrs	r3, r3, #2
 800301a:	3302      	adds	r3, #2
 800301c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003020:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003022:	697b      	ldr	r3, [r7, #20]
 8003024:	f003 0303 	and.w	r3, r3, #3
 8003028:	009b      	lsls	r3, r3, #2
 800302a:	220f      	movs	r2, #15
 800302c:	fa02 f303 	lsl.w	r3, r2, r3
 8003030:	43db      	mvns	r3, r3
 8003032:	693a      	ldr	r2, [r7, #16]
 8003034:	4013      	ands	r3, r2
 8003036:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800303e:	d025      	beq.n	800308c <HAL_GPIO_Init+0x204>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	4a4f      	ldr	r2, [pc, #316]	; (8003180 <HAL_GPIO_Init+0x2f8>)
 8003044:	4293      	cmp	r3, r2
 8003046:	d01f      	beq.n	8003088 <HAL_GPIO_Init+0x200>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	4a4e      	ldr	r2, [pc, #312]	; (8003184 <HAL_GPIO_Init+0x2fc>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d019      	beq.n	8003084 <HAL_GPIO_Init+0x1fc>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	4a4d      	ldr	r2, [pc, #308]	; (8003188 <HAL_GPIO_Init+0x300>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d013      	beq.n	8003080 <HAL_GPIO_Init+0x1f8>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	4a4c      	ldr	r2, [pc, #304]	; (800318c <HAL_GPIO_Init+0x304>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d00d      	beq.n	800307c <HAL_GPIO_Init+0x1f4>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	4a4b      	ldr	r2, [pc, #300]	; (8003190 <HAL_GPIO_Init+0x308>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d007      	beq.n	8003078 <HAL_GPIO_Init+0x1f0>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	4a4a      	ldr	r2, [pc, #296]	; (8003194 <HAL_GPIO_Init+0x30c>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d101      	bne.n	8003074 <HAL_GPIO_Init+0x1ec>
 8003070:	2306      	movs	r3, #6
 8003072:	e00c      	b.n	800308e <HAL_GPIO_Init+0x206>
 8003074:	2307      	movs	r3, #7
 8003076:	e00a      	b.n	800308e <HAL_GPIO_Init+0x206>
 8003078:	2305      	movs	r3, #5
 800307a:	e008      	b.n	800308e <HAL_GPIO_Init+0x206>
 800307c:	2304      	movs	r3, #4
 800307e:	e006      	b.n	800308e <HAL_GPIO_Init+0x206>
 8003080:	2303      	movs	r3, #3
 8003082:	e004      	b.n	800308e <HAL_GPIO_Init+0x206>
 8003084:	2302      	movs	r3, #2
 8003086:	e002      	b.n	800308e <HAL_GPIO_Init+0x206>
 8003088:	2301      	movs	r3, #1
 800308a:	e000      	b.n	800308e <HAL_GPIO_Init+0x206>
 800308c:	2300      	movs	r3, #0
 800308e:	697a      	ldr	r2, [r7, #20]
 8003090:	f002 0203 	and.w	r2, r2, #3
 8003094:	0092      	lsls	r2, r2, #2
 8003096:	4093      	lsls	r3, r2
 8003098:	693a      	ldr	r2, [r7, #16]
 800309a:	4313      	orrs	r3, r2
 800309c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800309e:	4937      	ldr	r1, [pc, #220]	; (800317c <HAL_GPIO_Init+0x2f4>)
 80030a0:	697b      	ldr	r3, [r7, #20]
 80030a2:	089b      	lsrs	r3, r3, #2
 80030a4:	3302      	adds	r3, #2
 80030a6:	693a      	ldr	r2, [r7, #16]
 80030a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80030ac:	4b3a      	ldr	r3, [pc, #232]	; (8003198 <HAL_GPIO_Init+0x310>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	43db      	mvns	r3, r3
 80030b6:	693a      	ldr	r2, [r7, #16]
 80030b8:	4013      	ands	r3, r2
 80030ba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d003      	beq.n	80030d0 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 80030c8:	693a      	ldr	r2, [r7, #16]
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	4313      	orrs	r3, r2
 80030ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80030d0:	4a31      	ldr	r2, [pc, #196]	; (8003198 <HAL_GPIO_Init+0x310>)
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80030d6:	4b30      	ldr	r3, [pc, #192]	; (8003198 <HAL_GPIO_Init+0x310>)
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	43db      	mvns	r3, r3
 80030e0:	693a      	ldr	r2, [r7, #16]
 80030e2:	4013      	ands	r3, r2
 80030e4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d003      	beq.n	80030fa <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 80030f2:	693a      	ldr	r2, [r7, #16]
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	4313      	orrs	r3, r2
 80030f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80030fa:	4a27      	ldr	r2, [pc, #156]	; (8003198 <HAL_GPIO_Init+0x310>)
 80030fc:	693b      	ldr	r3, [r7, #16]
 80030fe:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003100:	4b25      	ldr	r3, [pc, #148]	; (8003198 <HAL_GPIO_Init+0x310>)
 8003102:	689b      	ldr	r3, [r3, #8]
 8003104:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	43db      	mvns	r3, r3
 800310a:	693a      	ldr	r2, [r7, #16]
 800310c:	4013      	ands	r3, r2
 800310e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003118:	2b00      	cmp	r3, #0
 800311a:	d003      	beq.n	8003124 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 800311c:	693a      	ldr	r2, [r7, #16]
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	4313      	orrs	r3, r2
 8003122:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003124:	4a1c      	ldr	r2, [pc, #112]	; (8003198 <HAL_GPIO_Init+0x310>)
 8003126:	693b      	ldr	r3, [r7, #16]
 8003128:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800312a:	4b1b      	ldr	r3, [pc, #108]	; (8003198 <HAL_GPIO_Init+0x310>)
 800312c:	68db      	ldr	r3, [r3, #12]
 800312e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	43db      	mvns	r3, r3
 8003134:	693a      	ldr	r2, [r7, #16]
 8003136:	4013      	ands	r3, r2
 8003138:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003142:	2b00      	cmp	r3, #0
 8003144:	d003      	beq.n	800314e <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8003146:	693a      	ldr	r2, [r7, #16]
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	4313      	orrs	r3, r2
 800314c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800314e:	4a12      	ldr	r2, [pc, #72]	; (8003198 <HAL_GPIO_Init+0x310>)
 8003150:	693b      	ldr	r3, [r7, #16]
 8003152:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	3301      	adds	r3, #1
 8003158:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	fa22 f303 	lsr.w	r3, r2, r3
 8003164:	2b00      	cmp	r3, #0
 8003166:	f47f ae97 	bne.w	8002e98 <HAL_GPIO_Init+0x10>
  }
}
 800316a:	bf00      	nop
 800316c:	bf00      	nop
 800316e:	371c      	adds	r7, #28
 8003170:	46bd      	mov	sp, r7
 8003172:	bc80      	pop	{r7}
 8003174:	4770      	bx	lr
 8003176:	bf00      	nop
 8003178:	40021000 	.word	0x40021000
 800317c:	40010000 	.word	0x40010000
 8003180:	48000400 	.word	0x48000400
 8003184:	48000800 	.word	0x48000800
 8003188:	48000c00 	.word	0x48000c00
 800318c:	48001000 	.word	0x48001000
 8003190:	48001400 	.word	0x48001400
 8003194:	48001800 	.word	0x48001800
 8003198:	40010400 	.word	0x40010400

0800319c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800319c:	b480      	push	{r7}
 800319e:	b085      	sub	sp, #20
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
 80031a4:	460b      	mov	r3, r1
 80031a6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	691a      	ldr	r2, [r3, #16]
 80031ac:	887b      	ldrh	r3, [r7, #2]
 80031ae:	4013      	ands	r3, r2
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d002      	beq.n	80031ba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80031b4:	2301      	movs	r3, #1
 80031b6:	73fb      	strb	r3, [r7, #15]
 80031b8:	e001      	b.n	80031be <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80031ba:	2300      	movs	r3, #0
 80031bc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80031be:	7bfb      	ldrb	r3, [r7, #15]
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	3714      	adds	r7, #20
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bc80      	pop	{r7}
 80031c8:	4770      	bx	lr

080031ca <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031ca:	b480      	push	{r7}
 80031cc:	b083      	sub	sp, #12
 80031ce:	af00      	add	r7, sp, #0
 80031d0:	6078      	str	r0, [r7, #4]
 80031d2:	460b      	mov	r3, r1
 80031d4:	807b      	strh	r3, [r7, #2]
 80031d6:	4613      	mov	r3, r2
 80031d8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80031da:	787b      	ldrb	r3, [r7, #1]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d003      	beq.n	80031e8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80031e0:	887a      	ldrh	r2, [r7, #2]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80031e6:	e002      	b.n	80031ee <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80031e8:	887a      	ldrh	r2, [r7, #2]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	629a      	str	r2, [r3, #40]	; 0x28
}
 80031ee:	bf00      	nop
 80031f0:	370c      	adds	r7, #12
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bc80      	pop	{r7}
 80031f6:	4770      	bx	lr

080031f8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b082      	sub	sp, #8
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	4603      	mov	r3, r0
 8003200:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003202:	4b08      	ldr	r3, [pc, #32]	; (8003224 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003204:	695a      	ldr	r2, [r3, #20]
 8003206:	88fb      	ldrh	r3, [r7, #6]
 8003208:	4013      	ands	r3, r2
 800320a:	2b00      	cmp	r3, #0
 800320c:	d006      	beq.n	800321c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800320e:	4a05      	ldr	r2, [pc, #20]	; (8003224 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003210:	88fb      	ldrh	r3, [r7, #6]
 8003212:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003214:	88fb      	ldrh	r3, [r7, #6]
 8003216:	4618      	mov	r0, r3
 8003218:	f003 fe8c 	bl	8006f34 <HAL_GPIO_EXTI_Callback>
  }
}
 800321c:	bf00      	nop
 800321e:	3708      	adds	r7, #8
 8003220:	46bd      	mov	sp, r7
 8003222:	bd80      	pop	{r7, pc}
 8003224:	40010400 	.word	0x40010400

08003228 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8003228:	b580      	push	{r7, lr}
 800322a:	b084      	sub	sp, #16
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003230:	2300      	movs	r3, #0
 8003232:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d101      	bne.n	800323e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	e037      	b.n	80032ae <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2202      	movs	r2, #2
 8003242:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003254:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003258:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003262:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	68db      	ldr	r3, [r3, #12]
 8003268:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800326e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	695b      	ldr	r3, [r3, #20]
 8003274:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800327a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	69db      	ldr	r3, [r3, #28]
 8003280:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003282:	68fa      	ldr	r2, [r7, #12]
 8003284:	4313      	orrs	r3, r2
 8003286:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	68fa      	ldr	r2, [r7, #12]
 800328e:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8003290:	6878      	ldr	r0, [r7, #4]
 8003292:	f000 f9c1 	bl	8003618 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2200      	movs	r2, #0
 800329a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2201      	movs	r2, #1
 80032a0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2200      	movs	r2, #0
 80032a8:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80032ac:	2300      	movs	r3, #0
}  
 80032ae:	4618      	mov	r0, r3
 80032b0:	3710      	adds	r7, #16
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}

080032b6 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032b6:	b580      	push	{r7, lr}
 80032b8:	b086      	sub	sp, #24
 80032ba:	af00      	add	r7, sp, #0
 80032bc:	60f8      	str	r0, [r7, #12]
 80032be:	60b9      	str	r1, [r7, #8]
 80032c0:	607a      	str	r2, [r7, #4]
 80032c2:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80032c4:	2300      	movs	r3, #0
 80032c6:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80032ce:	2b01      	cmp	r3, #1
 80032d0:	d101      	bne.n	80032d6 <HAL_DMA_Start_IT+0x20>
 80032d2:	2302      	movs	r3, #2
 80032d4:	e04a      	b.n	800336c <HAL_DMA_Start_IT+0xb6>
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	2201      	movs	r2, #1
 80032da:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80032e4:	2b01      	cmp	r3, #1
 80032e6:	d13a      	bne.n	800335e <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2202      	movs	r2, #2
 80032ec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	2200      	movs	r2, #0
 80032f4:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	681a      	ldr	r2, [r3, #0]
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f022 0201 	bic.w	r2, r2, #1
 8003304:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	687a      	ldr	r2, [r7, #4]
 800330a:	68b9      	ldr	r1, [r7, #8]
 800330c:	68f8      	ldr	r0, [r7, #12]
 800330e:	f000 f956 	bl	80035be <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003316:	2b00      	cmp	r3, #0
 8003318:	d008      	beq.n	800332c <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f042 020e 	orr.w	r2, r2, #14
 8003328:	601a      	str	r2, [r3, #0]
 800332a:	e00f      	b.n	800334c <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	681a      	ldr	r2, [r3, #0]
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f042 020a 	orr.w	r2, r2, #10
 800333a:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	681a      	ldr	r2, [r3, #0]
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f022 0204 	bic.w	r2, r2, #4
 800334a:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	681a      	ldr	r2, [r3, #0]
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f042 0201 	orr.w	r2, r2, #1
 800335a:	601a      	str	r2, [r3, #0]
 800335c:	e005      	b.n	800336a <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2200      	movs	r2, #0
 8003362:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8003366:	2302      	movs	r3, #2
 8003368:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 800336a:	7dfb      	ldrb	r3, [r7, #23]
} 
 800336c:	4618      	mov	r0, r3
 800336e:	3718      	adds	r7, #24
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}

08003374 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003374:	b480      	push	{r7}
 8003376:	b083      	sub	sp, #12
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003382:	2b02      	cmp	r3, #2
 8003384:	d008      	beq.n	8003398 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2204      	movs	r2, #4
 800338a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2200      	movs	r2, #0
 8003390:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003394:	2301      	movs	r3, #1
 8003396:	e020      	b.n	80033da <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	681a      	ldr	r2, [r3, #0]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f022 020e 	bic.w	r2, r2, #14
 80033a6:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f022 0201 	bic.w	r2, r2, #1
 80033b6:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033c0:	2101      	movs	r1, #1
 80033c2:	fa01 f202 	lsl.w	r2, r1, r2
 80033c6:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2201      	movs	r2, #1
 80033cc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80033d8:	2300      	movs	r3, #0
}
 80033da:	4618      	mov	r0, r3
 80033dc:	370c      	adds	r7, #12
 80033de:	46bd      	mov	sp, r7
 80033e0:	bc80      	pop	{r7}
 80033e2:	4770      	bx	lr

080033e4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b084      	sub	sp, #16
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033ec:	2300      	movs	r3, #0
 80033ee:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80033f6:	2b02      	cmp	r3, #2
 80033f8:	d005      	beq.n	8003406 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2204      	movs	r2, #4
 80033fe:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003400:	2301      	movs	r3, #1
 8003402:	73fb      	strb	r3, [r7, #15]
 8003404:	e027      	b.n	8003456 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	681a      	ldr	r2, [r3, #0]
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f022 020e 	bic.w	r2, r2, #14
 8003414:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	681a      	ldr	r2, [r3, #0]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f022 0201 	bic.w	r2, r2, #1
 8003424:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800342e:	2101      	movs	r1, #1
 8003430:	fa01 f202 	lsl.w	r2, r1, r2
 8003434:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2201      	movs	r2, #1
 800343a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2200      	movs	r2, #0
 8003442:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800344a:	2b00      	cmp	r3, #0
 800344c:	d003      	beq.n	8003456 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003452:	6878      	ldr	r0, [r7, #4]
 8003454:	4798      	blx	r3
    } 
  }
  return status;
 8003456:	7bfb      	ldrb	r3, [r7, #15]
}
 8003458:	4618      	mov	r0, r3
 800345a:	3710      	adds	r7, #16
 800345c:	46bd      	mov	sp, r7
 800345e:	bd80      	pop	{r7, pc}

08003460 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b084      	sub	sp, #16
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800347c:	2204      	movs	r2, #4
 800347e:	409a      	lsls	r2, r3
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	4013      	ands	r3, r2
 8003484:	2b00      	cmp	r3, #0
 8003486:	d024      	beq.n	80034d2 <HAL_DMA_IRQHandler+0x72>
 8003488:	68bb      	ldr	r3, [r7, #8]
 800348a:	f003 0304 	and.w	r3, r3, #4
 800348e:	2b00      	cmp	r3, #0
 8003490:	d01f      	beq.n	80034d2 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f003 0320 	and.w	r3, r3, #32
 800349c:	2b00      	cmp	r3, #0
 800349e:	d107      	bne.n	80034b0 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f022 0204 	bic.w	r2, r2, #4
 80034ae:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034b8:	2104      	movs	r1, #4
 80034ba:	fa01 f202 	lsl.w	r2, r1, r2
 80034be:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d06a      	beq.n	800359e <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034cc:	6878      	ldr	r0, [r7, #4]
 80034ce:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80034d0:	e065      	b.n	800359e <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d6:	2202      	movs	r2, #2
 80034d8:	409a      	lsls	r2, r3
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	4013      	ands	r3, r2
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d02c      	beq.n	800353c <HAL_DMA_IRQHandler+0xdc>
 80034e2:	68bb      	ldr	r3, [r7, #8]
 80034e4:	f003 0302 	and.w	r3, r3, #2
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d027      	beq.n	800353c <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f003 0320 	and.w	r3, r3, #32
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d10b      	bne.n	8003512 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	681a      	ldr	r2, [r3, #0]
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f022 020a 	bic.w	r2, r2, #10
 8003508:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2201      	movs	r2, #1
 800350e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800351a:	2102      	movs	r1, #2
 800351c:	fa01 f202 	lsl.w	r2, r1, r2
 8003520:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2200      	movs	r2, #0
 8003526:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800352e:	2b00      	cmp	r3, #0
 8003530:	d035      	beq.n	800359e <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003536:	6878      	ldr	r0, [r7, #4]
 8003538:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 800353a:	e030      	b.n	800359e <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003540:	2208      	movs	r2, #8
 8003542:	409a      	lsls	r2, r3
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	4013      	ands	r3, r2
 8003548:	2b00      	cmp	r3, #0
 800354a:	d028      	beq.n	800359e <HAL_DMA_IRQHandler+0x13e>
 800354c:	68bb      	ldr	r3, [r7, #8]
 800354e:	f003 0308 	and.w	r3, r3, #8
 8003552:	2b00      	cmp	r3, #0
 8003554:	d023      	beq.n	800359e <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f022 020e 	bic.w	r2, r2, #14
 8003564:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800356e:	2101      	movs	r1, #1
 8003570:	fa01 f202 	lsl.w	r2, r1, r2
 8003574:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2201      	movs	r2, #1
 800357a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2201      	movs	r2, #1
 8003580:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003590:	2b00      	cmp	r3, #0
 8003592:	d004      	beq.n	800359e <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003598:	6878      	ldr	r0, [r7, #4]
 800359a:	4798      	blx	r3
    }
  }
}  
 800359c:	e7ff      	b.n	800359e <HAL_DMA_IRQHandler+0x13e>
 800359e:	bf00      	nop
 80035a0:	3710      	adds	r7, #16
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}

080035a6 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80035a6:	b480      	push	{r7}
 80035a8:	b083      	sub	sp, #12
 80035aa:	af00      	add	r7, sp, #0
 80035ac:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	370c      	adds	r7, #12
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bc80      	pop	{r7}
 80035bc:	4770      	bx	lr

080035be <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80035be:	b480      	push	{r7}
 80035c0:	b085      	sub	sp, #20
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	60f8      	str	r0, [r7, #12]
 80035c6:	60b9      	str	r1, [r7, #8]
 80035c8:	607a      	str	r2, [r7, #4]
 80035ca:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035d4:	2101      	movs	r1, #1
 80035d6:	fa01 f202 	lsl.w	r2, r1, r2
 80035da:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	683a      	ldr	r2, [r7, #0]
 80035e2:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	2b10      	cmp	r3, #16
 80035ea:	d108      	bne.n	80035fe <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	687a      	ldr	r2, [r7, #4]
 80035f2:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	68ba      	ldr	r2, [r7, #8]
 80035fa:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80035fc:	e007      	b.n	800360e <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	68ba      	ldr	r2, [r7, #8]
 8003604:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	687a      	ldr	r2, [r7, #4]
 800360c:	60da      	str	r2, [r3, #12]
}
 800360e:	bf00      	nop
 8003610:	3714      	adds	r7, #20
 8003612:	46bd      	mov	sp, r7
 8003614:	bc80      	pop	{r7}
 8003616:	4770      	bx	lr

08003618 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003618:	b480      	push	{r7}
 800361a:	b083      	sub	sp, #12
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	461a      	mov	r2, r3
 8003626:	4b13      	ldr	r3, [pc, #76]	; (8003674 <DMA_CalcBaseAndBitshift+0x5c>)
 8003628:	429a      	cmp	r2, r3
 800362a:	d80f      	bhi.n	800364c <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	461a      	mov	r2, r3
 8003632:	4b11      	ldr	r3, [pc, #68]	; (8003678 <DMA_CalcBaseAndBitshift+0x60>)
 8003634:	4413      	add	r3, r2
 8003636:	4a11      	ldr	r2, [pc, #68]	; (800367c <DMA_CalcBaseAndBitshift+0x64>)
 8003638:	fba2 2303 	umull	r2, r3, r2, r3
 800363c:	091b      	lsrs	r3, r3, #4
 800363e:	009a      	lsls	r2, r3, #2
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	4a0e      	ldr	r2, [pc, #56]	; (8003680 <DMA_CalcBaseAndBitshift+0x68>)
 8003648:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 800364a:	e00e      	b.n	800366a <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	461a      	mov	r2, r3
 8003652:	4b0c      	ldr	r3, [pc, #48]	; (8003684 <DMA_CalcBaseAndBitshift+0x6c>)
 8003654:	4413      	add	r3, r2
 8003656:	4a09      	ldr	r2, [pc, #36]	; (800367c <DMA_CalcBaseAndBitshift+0x64>)
 8003658:	fba2 2303 	umull	r2, r3, r2, r3
 800365c:	091b      	lsrs	r3, r3, #4
 800365e:	009a      	lsls	r2, r3, #2
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	4a08      	ldr	r2, [pc, #32]	; (8003688 <DMA_CalcBaseAndBitshift+0x70>)
 8003668:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800366a:	bf00      	nop
 800366c:	370c      	adds	r7, #12
 800366e:	46bd      	mov	sp, r7
 8003670:	bc80      	pop	{r7}
 8003672:	4770      	bx	lr
 8003674:	40020407 	.word	0x40020407
 8003678:	bffdfff8 	.word	0xbffdfff8
 800367c:	cccccccd 	.word	0xcccccccd
 8003680:	40020000 	.word	0x40020000
 8003684:	bffdfbf8 	.word	0xbffdfbf8
 8003688:	40020400 	.word	0x40020400

0800368c <Gpt_Init>:
#include "Gpt.h"

static boolean g_Gpt_InitDone_b = FALSE;

void Gpt_Init(void)
{
 800368c:	b480      	push	{r7}
 800368e:	af00      	add	r7, sp, #0
	g_Gpt_InitDone_b = TRUE;
 8003690:	4b03      	ldr	r3, [pc, #12]	; (80036a0 <Gpt_Init+0x14>)
 8003692:	2201      	movs	r2, #1
 8003694:	701a      	strb	r2, [r3, #0]
}
 8003696:	bf00      	nop
 8003698:	46bd      	mov	sp, r7
 800369a:	bc80      	pop	{r7}
 800369c:	4770      	bx	lr
 800369e:	bf00      	nop
 80036a0:	200001b3 	.word	0x200001b3

080036a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b082      	sub	sp, #8
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d101      	bne.n	80036b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e049      	b.n	800374a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d106      	bne.n	80036d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2200      	movs	r2, #0
 80036c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	f003 ff42 	bl	8007554 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2202      	movs	r2, #2
 80036d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	3304      	adds	r3, #4
 80036e0:	4619      	mov	r1, r3
 80036e2:	4610      	mov	r0, r2
 80036e4:	f000 ffb6 	bl	8004654 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2201      	movs	r2, #1
 80036ec:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2201      	movs	r2, #1
 80036f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2201      	movs	r2, #1
 80036fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2201      	movs	r2, #1
 8003704:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2201      	movs	r2, #1
 800370c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2201      	movs	r2, #1
 8003714:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2201      	movs	r2, #1
 800371c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2201      	movs	r2, #1
 8003724:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2201      	movs	r2, #1
 800372c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2201      	movs	r2, #1
 8003734:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2201      	movs	r2, #1
 800373c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2201      	movs	r2, #1
 8003744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003748:	2300      	movs	r3, #0
}
 800374a:	4618      	mov	r0, r3
 800374c:	3708      	adds	r7, #8
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}
	...

08003754 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003754:	b480      	push	{r7}
 8003756:	b085      	sub	sp, #20
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003762:	b2db      	uxtb	r3, r3
 8003764:	2b01      	cmp	r3, #1
 8003766:	d001      	beq.n	800376c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003768:	2301      	movs	r3, #1
 800376a:	e04f      	b.n	800380c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2202      	movs	r2, #2
 8003770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	68da      	ldr	r2, [r3, #12]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f042 0201 	orr.w	r2, r2, #1
 8003782:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a23      	ldr	r2, [pc, #140]	; (8003818 <HAL_TIM_Base_Start_IT+0xc4>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d01d      	beq.n	80037ca <HAL_TIM_Base_Start_IT+0x76>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003796:	d018      	beq.n	80037ca <HAL_TIM_Base_Start_IT+0x76>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a1f      	ldr	r2, [pc, #124]	; (800381c <HAL_TIM_Base_Start_IT+0xc8>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d013      	beq.n	80037ca <HAL_TIM_Base_Start_IT+0x76>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4a1e      	ldr	r2, [pc, #120]	; (8003820 <HAL_TIM_Base_Start_IT+0xcc>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d00e      	beq.n	80037ca <HAL_TIM_Base_Start_IT+0x76>
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a1c      	ldr	r2, [pc, #112]	; (8003824 <HAL_TIM_Base_Start_IT+0xd0>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d009      	beq.n	80037ca <HAL_TIM_Base_Start_IT+0x76>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4a1b      	ldr	r2, [pc, #108]	; (8003828 <HAL_TIM_Base_Start_IT+0xd4>)
 80037bc:	4293      	cmp	r3, r2
 80037be:	d004      	beq.n	80037ca <HAL_TIM_Base_Start_IT+0x76>
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4a19      	ldr	r2, [pc, #100]	; (800382c <HAL_TIM_Base_Start_IT+0xd8>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d115      	bne.n	80037f6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	689a      	ldr	r2, [r3, #8]
 80037d0:	4b17      	ldr	r3, [pc, #92]	; (8003830 <HAL_TIM_Base_Start_IT+0xdc>)
 80037d2:	4013      	ands	r3, r2
 80037d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2b06      	cmp	r3, #6
 80037da:	d015      	beq.n	8003808 <HAL_TIM_Base_Start_IT+0xb4>
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037e2:	d011      	beq.n	8003808 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f042 0201 	orr.w	r2, r2, #1
 80037f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037f4:	e008      	b.n	8003808 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f042 0201 	orr.w	r2, r2, #1
 8003804:	601a      	str	r2, [r3, #0]
 8003806:	e000      	b.n	800380a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003808:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800380a:	2300      	movs	r3, #0
}
 800380c:	4618      	mov	r0, r3
 800380e:	3714      	adds	r7, #20
 8003810:	46bd      	mov	sp, r7
 8003812:	bc80      	pop	{r7}
 8003814:	4770      	bx	lr
 8003816:	bf00      	nop
 8003818:	40012c00 	.word	0x40012c00
 800381c:	40000400 	.word	0x40000400
 8003820:	40000800 	.word	0x40000800
 8003824:	40013400 	.word	0x40013400
 8003828:	40014000 	.word	0x40014000
 800382c:	40015000 	.word	0x40015000
 8003830:	00010007 	.word	0x00010007

08003834 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b082      	sub	sp, #8
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d101      	bne.n	8003846 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e049      	b.n	80038da <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800384c:	b2db      	uxtb	r3, r3
 800384e:	2b00      	cmp	r3, #0
 8003850:	d106      	bne.n	8003860 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2200      	movs	r2, #0
 8003856:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800385a:	6878      	ldr	r0, [r7, #4]
 800385c:	f000 f841 	bl	80038e2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2202      	movs	r2, #2
 8003864:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	3304      	adds	r3, #4
 8003870:	4619      	mov	r1, r3
 8003872:	4610      	mov	r0, r2
 8003874:	f000 feee 	bl	8004654 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2201      	movs	r2, #1
 800387c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2201      	movs	r2, #1
 8003884:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2201      	movs	r2, #1
 800388c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2201      	movs	r2, #1
 8003894:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2201      	movs	r2, #1
 800389c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2201      	movs	r2, #1
 80038a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2201      	movs	r2, #1
 80038ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2201      	movs	r2, #1
 80038b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2201      	movs	r2, #1
 80038bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2201      	movs	r2, #1
 80038c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2201      	movs	r2, #1
 80038cc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2201      	movs	r2, #1
 80038d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80038d8:	2300      	movs	r3, #0
}
 80038da:	4618      	mov	r0, r3
 80038dc:	3708      	adds	r7, #8
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}

080038e2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80038e2:	b480      	push	{r7}
 80038e4:	b083      	sub	sp, #12
 80038e6:	af00      	add	r7, sp, #0
 80038e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80038ea:	bf00      	nop
 80038ec:	370c      	adds	r7, #12
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bc80      	pop	{r7}
 80038f2:	4770      	bx	lr

080038f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b084      	sub	sp, #16
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
 80038fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d109      	bne.n	8003918 <HAL_TIM_PWM_Start+0x24>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800390a:	b2db      	uxtb	r3, r3
 800390c:	2b01      	cmp	r3, #1
 800390e:	bf14      	ite	ne
 8003910:	2301      	movne	r3, #1
 8003912:	2300      	moveq	r3, #0
 8003914:	b2db      	uxtb	r3, r3
 8003916:	e03c      	b.n	8003992 <HAL_TIM_PWM_Start+0x9e>
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	2b04      	cmp	r3, #4
 800391c:	d109      	bne.n	8003932 <HAL_TIM_PWM_Start+0x3e>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003924:	b2db      	uxtb	r3, r3
 8003926:	2b01      	cmp	r3, #1
 8003928:	bf14      	ite	ne
 800392a:	2301      	movne	r3, #1
 800392c:	2300      	moveq	r3, #0
 800392e:	b2db      	uxtb	r3, r3
 8003930:	e02f      	b.n	8003992 <HAL_TIM_PWM_Start+0x9e>
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	2b08      	cmp	r3, #8
 8003936:	d109      	bne.n	800394c <HAL_TIM_PWM_Start+0x58>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800393e:	b2db      	uxtb	r3, r3
 8003940:	2b01      	cmp	r3, #1
 8003942:	bf14      	ite	ne
 8003944:	2301      	movne	r3, #1
 8003946:	2300      	moveq	r3, #0
 8003948:	b2db      	uxtb	r3, r3
 800394a:	e022      	b.n	8003992 <HAL_TIM_PWM_Start+0x9e>
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	2b0c      	cmp	r3, #12
 8003950:	d109      	bne.n	8003966 <HAL_TIM_PWM_Start+0x72>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003958:	b2db      	uxtb	r3, r3
 800395a:	2b01      	cmp	r3, #1
 800395c:	bf14      	ite	ne
 800395e:	2301      	movne	r3, #1
 8003960:	2300      	moveq	r3, #0
 8003962:	b2db      	uxtb	r3, r3
 8003964:	e015      	b.n	8003992 <HAL_TIM_PWM_Start+0x9e>
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	2b10      	cmp	r3, #16
 800396a:	d109      	bne.n	8003980 <HAL_TIM_PWM_Start+0x8c>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003972:	b2db      	uxtb	r3, r3
 8003974:	2b01      	cmp	r3, #1
 8003976:	bf14      	ite	ne
 8003978:	2301      	movne	r3, #1
 800397a:	2300      	moveq	r3, #0
 800397c:	b2db      	uxtb	r3, r3
 800397e:	e008      	b.n	8003992 <HAL_TIM_PWM_Start+0x9e>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003986:	b2db      	uxtb	r3, r3
 8003988:	2b01      	cmp	r3, #1
 800398a:	bf14      	ite	ne
 800398c:	2301      	movne	r3, #1
 800398e:	2300      	moveq	r3, #0
 8003990:	b2db      	uxtb	r3, r3
 8003992:	2b00      	cmp	r3, #0
 8003994:	d001      	beq.n	800399a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e0a1      	b.n	8003ade <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d104      	bne.n	80039aa <HAL_TIM_PWM_Start+0xb6>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2202      	movs	r2, #2
 80039a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80039a8:	e023      	b.n	80039f2 <HAL_TIM_PWM_Start+0xfe>
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	2b04      	cmp	r3, #4
 80039ae:	d104      	bne.n	80039ba <HAL_TIM_PWM_Start+0xc6>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2202      	movs	r2, #2
 80039b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80039b8:	e01b      	b.n	80039f2 <HAL_TIM_PWM_Start+0xfe>
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	2b08      	cmp	r3, #8
 80039be:	d104      	bne.n	80039ca <HAL_TIM_PWM_Start+0xd6>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2202      	movs	r2, #2
 80039c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80039c8:	e013      	b.n	80039f2 <HAL_TIM_PWM_Start+0xfe>
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	2b0c      	cmp	r3, #12
 80039ce:	d104      	bne.n	80039da <HAL_TIM_PWM_Start+0xe6>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2202      	movs	r2, #2
 80039d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80039d8:	e00b      	b.n	80039f2 <HAL_TIM_PWM_Start+0xfe>
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	2b10      	cmp	r3, #16
 80039de:	d104      	bne.n	80039ea <HAL_TIM_PWM_Start+0xf6>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2202      	movs	r2, #2
 80039e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80039e8:	e003      	b.n	80039f2 <HAL_TIM_PWM_Start+0xfe>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2202      	movs	r2, #2
 80039ee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	2201      	movs	r2, #1
 80039f8:	6839      	ldr	r1, [r7, #0]
 80039fa:	4618      	mov	r0, r3
 80039fc:	f001 fb7b 	bl	80050f6 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a38      	ldr	r2, [pc, #224]	; (8003ae8 <HAL_TIM_PWM_Start+0x1f4>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d018      	beq.n	8003a3c <HAL_TIM_PWM_Start+0x148>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a37      	ldr	r2, [pc, #220]	; (8003aec <HAL_TIM_PWM_Start+0x1f8>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d013      	beq.n	8003a3c <HAL_TIM_PWM_Start+0x148>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a35      	ldr	r2, [pc, #212]	; (8003af0 <HAL_TIM_PWM_Start+0x1fc>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d00e      	beq.n	8003a3c <HAL_TIM_PWM_Start+0x148>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a34      	ldr	r2, [pc, #208]	; (8003af4 <HAL_TIM_PWM_Start+0x200>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d009      	beq.n	8003a3c <HAL_TIM_PWM_Start+0x148>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a32      	ldr	r2, [pc, #200]	; (8003af8 <HAL_TIM_PWM_Start+0x204>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d004      	beq.n	8003a3c <HAL_TIM_PWM_Start+0x148>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a31      	ldr	r2, [pc, #196]	; (8003afc <HAL_TIM_PWM_Start+0x208>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d101      	bne.n	8003a40 <HAL_TIM_PWM_Start+0x14c>
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	e000      	b.n	8003a42 <HAL_TIM_PWM_Start+0x14e>
 8003a40:	2300      	movs	r3, #0
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d007      	beq.n	8003a56 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003a54:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a23      	ldr	r2, [pc, #140]	; (8003ae8 <HAL_TIM_PWM_Start+0x1f4>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d01d      	beq.n	8003a9c <HAL_TIM_PWM_Start+0x1a8>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a68:	d018      	beq.n	8003a9c <HAL_TIM_PWM_Start+0x1a8>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a24      	ldr	r2, [pc, #144]	; (8003b00 <HAL_TIM_PWM_Start+0x20c>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d013      	beq.n	8003a9c <HAL_TIM_PWM_Start+0x1a8>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a22      	ldr	r2, [pc, #136]	; (8003b04 <HAL_TIM_PWM_Start+0x210>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d00e      	beq.n	8003a9c <HAL_TIM_PWM_Start+0x1a8>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a1a      	ldr	r2, [pc, #104]	; (8003aec <HAL_TIM_PWM_Start+0x1f8>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d009      	beq.n	8003a9c <HAL_TIM_PWM_Start+0x1a8>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a18      	ldr	r2, [pc, #96]	; (8003af0 <HAL_TIM_PWM_Start+0x1fc>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d004      	beq.n	8003a9c <HAL_TIM_PWM_Start+0x1a8>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a19      	ldr	r2, [pc, #100]	; (8003afc <HAL_TIM_PWM_Start+0x208>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d115      	bne.n	8003ac8 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	689a      	ldr	r2, [r3, #8]
 8003aa2:	4b19      	ldr	r3, [pc, #100]	; (8003b08 <HAL_TIM_PWM_Start+0x214>)
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2b06      	cmp	r3, #6
 8003aac:	d015      	beq.n	8003ada <HAL_TIM_PWM_Start+0x1e6>
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ab4:	d011      	beq.n	8003ada <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	681a      	ldr	r2, [r3, #0]
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f042 0201 	orr.w	r2, r2, #1
 8003ac4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ac6:	e008      	b.n	8003ada <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f042 0201 	orr.w	r2, r2, #1
 8003ad6:	601a      	str	r2, [r3, #0]
 8003ad8:	e000      	b.n	8003adc <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ada:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003adc:	2300      	movs	r3, #0
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3710      	adds	r7, #16
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
 8003ae6:	bf00      	nop
 8003ae8:	40012c00 	.word	0x40012c00
 8003aec:	40013400 	.word	0x40013400
 8003af0:	40014000 	.word	0x40014000
 8003af4:	40014400 	.word	0x40014400
 8003af8:	40014800 	.word	0x40014800
 8003afc:	40015000 	.word	0x40015000
 8003b00:	40000400 	.word	0x40000400
 8003b04:	40000800 	.word	0x40000800
 8003b08:	00010007 	.word	0x00010007

08003b0c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b082      	sub	sp, #8
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d101      	bne.n	8003b1e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e049      	b.n	8003bb2 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d106      	bne.n	8003b38 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f000 f841 	bl	8003bba <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2202      	movs	r2, #2
 8003b3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681a      	ldr	r2, [r3, #0]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	3304      	adds	r3, #4
 8003b48:	4619      	mov	r1, r3
 8003b4a:	4610      	mov	r0, r2
 8003b4c:	f000 fd82 	bl	8004654 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2201      	movs	r2, #1
 8003b54:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2201      	movs	r2, #1
 8003b64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2201      	movs	r2, #1
 8003b74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2201      	movs	r2, #1
 8003b84:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2201      	movs	r2, #1
 8003b94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2201      	movs	r2, #1
 8003bac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003bb0:	2300      	movs	r3, #0
}
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	3708      	adds	r7, #8
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}

08003bba <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8003bba:	b480      	push	{r7}
 8003bbc:	b083      	sub	sp, #12
 8003bbe:	af00      	add	r7, sp, #0
 8003bc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8003bc2:	bf00      	nop
 8003bc4:	370c      	adds	r7, #12
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bc80      	pop	{r7}
 8003bca:	4770      	bx	lr

08003bcc <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b084      	sub	sp, #16
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
 8003bd4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d104      	bne.n	8003bea <HAL_TIM_IC_Start_IT+0x1e>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003be6:	b2db      	uxtb	r3, r3
 8003be8:	e023      	b.n	8003c32 <HAL_TIM_IC_Start_IT+0x66>
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	2b04      	cmp	r3, #4
 8003bee:	d104      	bne.n	8003bfa <HAL_TIM_IC_Start_IT+0x2e>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003bf6:	b2db      	uxtb	r3, r3
 8003bf8:	e01b      	b.n	8003c32 <HAL_TIM_IC_Start_IT+0x66>
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	2b08      	cmp	r3, #8
 8003bfe:	d104      	bne.n	8003c0a <HAL_TIM_IC_Start_IT+0x3e>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003c06:	b2db      	uxtb	r3, r3
 8003c08:	e013      	b.n	8003c32 <HAL_TIM_IC_Start_IT+0x66>
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	2b0c      	cmp	r3, #12
 8003c0e:	d104      	bne.n	8003c1a <HAL_TIM_IC_Start_IT+0x4e>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c16:	b2db      	uxtb	r3, r3
 8003c18:	e00b      	b.n	8003c32 <HAL_TIM_IC_Start_IT+0x66>
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	2b10      	cmp	r3, #16
 8003c1e:	d104      	bne.n	8003c2a <HAL_TIM_IC_Start_IT+0x5e>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003c26:	b2db      	uxtb	r3, r3
 8003c28:	e003      	b.n	8003c32 <HAL_TIM_IC_Start_IT+0x66>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003c30:	b2db      	uxtb	r3, r3
 8003c32:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d104      	bne.n	8003c44 <HAL_TIM_IC_Start_IT+0x78>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003c40:	b2db      	uxtb	r3, r3
 8003c42:	e013      	b.n	8003c6c <HAL_TIM_IC_Start_IT+0xa0>
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	2b04      	cmp	r3, #4
 8003c48:	d104      	bne.n	8003c54 <HAL_TIM_IC_Start_IT+0x88>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003c50:	b2db      	uxtb	r3, r3
 8003c52:	e00b      	b.n	8003c6c <HAL_TIM_IC_Start_IT+0xa0>
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	2b08      	cmp	r3, #8
 8003c58:	d104      	bne.n	8003c64 <HAL_TIM_IC_Start_IT+0x98>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8003c60:	b2db      	uxtb	r3, r3
 8003c62:	e003      	b.n	8003c6c <HAL_TIM_IC_Start_IT+0xa0>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8003c6a:	b2db      	uxtb	r3, r3
 8003c6c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8003c6e:	7bbb      	ldrb	r3, [r7, #14]
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d102      	bne.n	8003c7a <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003c74:	7b7b      	ldrb	r3, [r7, #13]
 8003c76:	2b01      	cmp	r3, #1
 8003c78:	d001      	beq.n	8003c7e <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e0dd      	b.n	8003e3a <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d104      	bne.n	8003c8e <HAL_TIM_IC_Start_IT+0xc2>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2202      	movs	r2, #2
 8003c88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003c8c:	e023      	b.n	8003cd6 <HAL_TIM_IC_Start_IT+0x10a>
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	2b04      	cmp	r3, #4
 8003c92:	d104      	bne.n	8003c9e <HAL_TIM_IC_Start_IT+0xd2>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2202      	movs	r2, #2
 8003c98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003c9c:	e01b      	b.n	8003cd6 <HAL_TIM_IC_Start_IT+0x10a>
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	2b08      	cmp	r3, #8
 8003ca2:	d104      	bne.n	8003cae <HAL_TIM_IC_Start_IT+0xe2>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2202      	movs	r2, #2
 8003ca8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003cac:	e013      	b.n	8003cd6 <HAL_TIM_IC_Start_IT+0x10a>
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	2b0c      	cmp	r3, #12
 8003cb2:	d104      	bne.n	8003cbe <HAL_TIM_IC_Start_IT+0xf2>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2202      	movs	r2, #2
 8003cb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003cbc:	e00b      	b.n	8003cd6 <HAL_TIM_IC_Start_IT+0x10a>
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	2b10      	cmp	r3, #16
 8003cc2:	d104      	bne.n	8003cce <HAL_TIM_IC_Start_IT+0x102>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2202      	movs	r2, #2
 8003cc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ccc:	e003      	b.n	8003cd6 <HAL_TIM_IC_Start_IT+0x10a>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2202      	movs	r2, #2
 8003cd2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d104      	bne.n	8003ce6 <HAL_TIM_IC_Start_IT+0x11a>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2202      	movs	r2, #2
 8003ce0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ce4:	e013      	b.n	8003d0e <HAL_TIM_IC_Start_IT+0x142>
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	2b04      	cmp	r3, #4
 8003cea:	d104      	bne.n	8003cf6 <HAL_TIM_IC_Start_IT+0x12a>
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2202      	movs	r2, #2
 8003cf0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003cf4:	e00b      	b.n	8003d0e <HAL_TIM_IC_Start_IT+0x142>
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	2b08      	cmp	r3, #8
 8003cfa:	d104      	bne.n	8003d06 <HAL_TIM_IC_Start_IT+0x13a>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2202      	movs	r2, #2
 8003d00:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003d04:	e003      	b.n	8003d0e <HAL_TIM_IC_Start_IT+0x142>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2202      	movs	r2, #2
 8003d0a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	2b0c      	cmp	r3, #12
 8003d12:	d841      	bhi.n	8003d98 <HAL_TIM_IC_Start_IT+0x1cc>
 8003d14:	a201      	add	r2, pc, #4	; (adr r2, 8003d1c <HAL_TIM_IC_Start_IT+0x150>)
 8003d16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d1a:	bf00      	nop
 8003d1c:	08003d51 	.word	0x08003d51
 8003d20:	08003d99 	.word	0x08003d99
 8003d24:	08003d99 	.word	0x08003d99
 8003d28:	08003d99 	.word	0x08003d99
 8003d2c:	08003d63 	.word	0x08003d63
 8003d30:	08003d99 	.word	0x08003d99
 8003d34:	08003d99 	.word	0x08003d99
 8003d38:	08003d99 	.word	0x08003d99
 8003d3c:	08003d75 	.word	0x08003d75
 8003d40:	08003d99 	.word	0x08003d99
 8003d44:	08003d99 	.word	0x08003d99
 8003d48:	08003d99 	.word	0x08003d99
 8003d4c:	08003d87 	.word	0x08003d87
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	68da      	ldr	r2, [r3, #12]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f042 0202 	orr.w	r2, r2, #2
 8003d5e:	60da      	str	r2, [r3, #12]
      break;
 8003d60:	e01d      	b.n	8003d9e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	68da      	ldr	r2, [r3, #12]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f042 0204 	orr.w	r2, r2, #4
 8003d70:	60da      	str	r2, [r3, #12]
      break;
 8003d72:	e014      	b.n	8003d9e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	68da      	ldr	r2, [r3, #12]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f042 0208 	orr.w	r2, r2, #8
 8003d82:	60da      	str	r2, [r3, #12]
      break;
 8003d84:	e00b      	b.n	8003d9e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	68da      	ldr	r2, [r3, #12]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f042 0210 	orr.w	r2, r2, #16
 8003d94:	60da      	str	r2, [r3, #12]
      break;
 8003d96:	e002      	b.n	8003d9e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	73fb      	strb	r3, [r7, #15]
      break;
 8003d9c:	bf00      	nop
  }

  if (status == HAL_OK)
 8003d9e:	7bfb      	ldrb	r3, [r7, #15]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d149      	bne.n	8003e38 <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	2201      	movs	r2, #1
 8003daa:	6839      	ldr	r1, [r7, #0]
 8003dac:	4618      	mov	r0, r3
 8003dae:	f001 f9a2 	bl	80050f6 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a23      	ldr	r2, [pc, #140]	; (8003e44 <HAL_TIM_IC_Start_IT+0x278>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d01d      	beq.n	8003df8 <HAL_TIM_IC_Start_IT+0x22c>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003dc4:	d018      	beq.n	8003df8 <HAL_TIM_IC_Start_IT+0x22c>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a1f      	ldr	r2, [pc, #124]	; (8003e48 <HAL_TIM_IC_Start_IT+0x27c>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d013      	beq.n	8003df8 <HAL_TIM_IC_Start_IT+0x22c>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a1d      	ldr	r2, [pc, #116]	; (8003e4c <HAL_TIM_IC_Start_IT+0x280>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d00e      	beq.n	8003df8 <HAL_TIM_IC_Start_IT+0x22c>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a1c      	ldr	r2, [pc, #112]	; (8003e50 <HAL_TIM_IC_Start_IT+0x284>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d009      	beq.n	8003df8 <HAL_TIM_IC_Start_IT+0x22c>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a1a      	ldr	r2, [pc, #104]	; (8003e54 <HAL_TIM_IC_Start_IT+0x288>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d004      	beq.n	8003df8 <HAL_TIM_IC_Start_IT+0x22c>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a19      	ldr	r2, [pc, #100]	; (8003e58 <HAL_TIM_IC_Start_IT+0x28c>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d115      	bne.n	8003e24 <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	689a      	ldr	r2, [r3, #8]
 8003dfe:	4b17      	ldr	r3, [pc, #92]	; (8003e5c <HAL_TIM_IC_Start_IT+0x290>)
 8003e00:	4013      	ands	r3, r2
 8003e02:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	2b06      	cmp	r3, #6
 8003e08:	d015      	beq.n	8003e36 <HAL_TIM_IC_Start_IT+0x26a>
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e10:	d011      	beq.n	8003e36 <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	681a      	ldr	r2, [r3, #0]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f042 0201 	orr.w	r2, r2, #1
 8003e20:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e22:	e008      	b.n	8003e36 <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	681a      	ldr	r2, [r3, #0]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f042 0201 	orr.w	r2, r2, #1
 8003e32:	601a      	str	r2, [r3, #0]
 8003e34:	e000      	b.n	8003e38 <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e36:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8003e38:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	3710      	adds	r7, #16
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}
 8003e42:	bf00      	nop
 8003e44:	40012c00 	.word	0x40012c00
 8003e48:	40000400 	.word	0x40000400
 8003e4c:	40000800 	.word	0x40000800
 8003e50:	40013400 	.word	0x40013400
 8003e54:	40014000 	.word	0x40014000
 8003e58:	40015000 	.word	0x40015000
 8003e5c:	00010007 	.word	0x00010007

08003e60 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b082      	sub	sp, #8
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	691b      	ldr	r3, [r3, #16]
 8003e6e:	f003 0302 	and.w	r3, r3, #2
 8003e72:	2b02      	cmp	r3, #2
 8003e74:	d122      	bne.n	8003ebc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	68db      	ldr	r3, [r3, #12]
 8003e7c:	f003 0302 	and.w	r3, r3, #2
 8003e80:	2b02      	cmp	r3, #2
 8003e82:	d11b      	bne.n	8003ebc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f06f 0202 	mvn.w	r2, #2
 8003e8c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2201      	movs	r2, #1
 8003e92:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	699b      	ldr	r3, [r3, #24]
 8003e9a:	f003 0303 	and.w	r3, r3, #3
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d003      	beq.n	8003eaa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003ea2:	6878      	ldr	r0, [r7, #4]
 8003ea4:	f7fd ffa6 	bl	8001df4 <HAL_TIM_IC_CaptureCallback>
 8003ea8:	e005      	b.n	8003eb6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003eaa:	6878      	ldr	r0, [r7, #4]
 8003eac:	f000 fbb6 	bl	800461c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	f000 fbbc 	bl	800462e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	691b      	ldr	r3, [r3, #16]
 8003ec2:	f003 0304 	and.w	r3, r3, #4
 8003ec6:	2b04      	cmp	r3, #4
 8003ec8:	d122      	bne.n	8003f10 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	68db      	ldr	r3, [r3, #12]
 8003ed0:	f003 0304 	and.w	r3, r3, #4
 8003ed4:	2b04      	cmp	r3, #4
 8003ed6:	d11b      	bne.n	8003f10 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f06f 0204 	mvn.w	r2, #4
 8003ee0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2202      	movs	r2, #2
 8003ee6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	699b      	ldr	r3, [r3, #24]
 8003eee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d003      	beq.n	8003efe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ef6:	6878      	ldr	r0, [r7, #4]
 8003ef8:	f7fd ff7c 	bl	8001df4 <HAL_TIM_IC_CaptureCallback>
 8003efc:	e005      	b.n	8003f0a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003efe:	6878      	ldr	r0, [r7, #4]
 8003f00:	f000 fb8c 	bl	800461c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f04:	6878      	ldr	r0, [r7, #4]
 8003f06:	f000 fb92 	bl	800462e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	691b      	ldr	r3, [r3, #16]
 8003f16:	f003 0308 	and.w	r3, r3, #8
 8003f1a:	2b08      	cmp	r3, #8
 8003f1c:	d122      	bne.n	8003f64 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	68db      	ldr	r3, [r3, #12]
 8003f24:	f003 0308 	and.w	r3, r3, #8
 8003f28:	2b08      	cmp	r3, #8
 8003f2a:	d11b      	bne.n	8003f64 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f06f 0208 	mvn.w	r2, #8
 8003f34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2204      	movs	r2, #4
 8003f3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	69db      	ldr	r3, [r3, #28]
 8003f42:	f003 0303 	and.w	r3, r3, #3
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d003      	beq.n	8003f52 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f4a:	6878      	ldr	r0, [r7, #4]
 8003f4c:	f7fd ff52 	bl	8001df4 <HAL_TIM_IC_CaptureCallback>
 8003f50:	e005      	b.n	8003f5e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f52:	6878      	ldr	r0, [r7, #4]
 8003f54:	f000 fb62 	bl	800461c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f58:	6878      	ldr	r0, [r7, #4]
 8003f5a:	f000 fb68 	bl	800462e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2200      	movs	r2, #0
 8003f62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	691b      	ldr	r3, [r3, #16]
 8003f6a:	f003 0310 	and.w	r3, r3, #16
 8003f6e:	2b10      	cmp	r3, #16
 8003f70:	d122      	bne.n	8003fb8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	68db      	ldr	r3, [r3, #12]
 8003f78:	f003 0310 	and.w	r3, r3, #16
 8003f7c:	2b10      	cmp	r3, #16
 8003f7e:	d11b      	bne.n	8003fb8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f06f 0210 	mvn.w	r2, #16
 8003f88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2208      	movs	r2, #8
 8003f8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	69db      	ldr	r3, [r3, #28]
 8003f96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d003      	beq.n	8003fa6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	f7fd ff28 	bl	8001df4 <HAL_TIM_IC_CaptureCallback>
 8003fa4:	e005      	b.n	8003fb2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	f000 fb38 	bl	800461c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fac:	6878      	ldr	r0, [r7, #4]
 8003fae:	f000 fb3e 	bl	800462e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	691b      	ldr	r3, [r3, #16]
 8003fbe:	f003 0301 	and.w	r3, r3, #1
 8003fc2:	2b01      	cmp	r3, #1
 8003fc4:	d10e      	bne.n	8003fe4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	68db      	ldr	r3, [r3, #12]
 8003fcc:	f003 0301 	and.w	r3, r3, #1
 8003fd0:	2b01      	cmp	r3, #1
 8003fd2:	d107      	bne.n	8003fe4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f06f 0201 	mvn.w	r2, #1
 8003fdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003fde:	6878      	ldr	r0, [r7, #4]
 8003fe0:	f7fd ff13 	bl	8001e0a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	691b      	ldr	r3, [r3, #16]
 8003fea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fee:	2b80      	cmp	r3, #128	; 0x80
 8003ff0:	d10e      	bne.n	8004010 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	68db      	ldr	r3, [r3, #12]
 8003ff8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ffc:	2b80      	cmp	r3, #128	; 0x80
 8003ffe:	d107      	bne.n	8004010 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004008:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800400a:	6878      	ldr	r0, [r7, #4]
 800400c:	f001 f92d 	bl	800526a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	691b      	ldr	r3, [r3, #16]
 8004016:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800401a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800401e:	d10e      	bne.n	800403e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	68db      	ldr	r3, [r3, #12]
 8004026:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800402a:	2b80      	cmp	r3, #128	; 0x80
 800402c:	d107      	bne.n	800403e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004036:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004038:	6878      	ldr	r0, [r7, #4]
 800403a:	f001 f91f 	bl	800527c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	691b      	ldr	r3, [r3, #16]
 8004044:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004048:	2b40      	cmp	r3, #64	; 0x40
 800404a:	d10e      	bne.n	800406a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	68db      	ldr	r3, [r3, #12]
 8004052:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004056:	2b40      	cmp	r3, #64	; 0x40
 8004058:	d107      	bne.n	800406a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004062:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004064:	6878      	ldr	r0, [r7, #4]
 8004066:	f000 faeb 	bl	8004640 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	691b      	ldr	r3, [r3, #16]
 8004070:	f003 0320 	and.w	r3, r3, #32
 8004074:	2b20      	cmp	r3, #32
 8004076:	d10e      	bne.n	8004096 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	68db      	ldr	r3, [r3, #12]
 800407e:	f003 0320 	and.w	r3, r3, #32
 8004082:	2b20      	cmp	r3, #32
 8004084:	d107      	bne.n	8004096 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f06f 0220 	mvn.w	r2, #32
 800408e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004090:	6878      	ldr	r0, [r7, #4]
 8004092:	f001 f8e1 	bl	8005258 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004096:	bf00      	nop
 8004098:	3708      	adds	r7, #8
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}

0800409e <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800409e:	b580      	push	{r7, lr}
 80040a0:	b086      	sub	sp, #24
 80040a2:	af00      	add	r7, sp, #0
 80040a4:	60f8      	str	r0, [r7, #12]
 80040a6:	60b9      	str	r1, [r7, #8]
 80040a8:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040aa:	2300      	movs	r3, #0
 80040ac:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040b4:	2b01      	cmp	r3, #1
 80040b6:	d101      	bne.n	80040bc <HAL_TIM_IC_ConfigChannel+0x1e>
 80040b8:	2302      	movs	r3, #2
 80040ba:	e088      	b.n	80041ce <HAL_TIM_IC_ConfigChannel+0x130>
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2201      	movs	r2, #1
 80040c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d11b      	bne.n	8004102 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	6818      	ldr	r0, [r3, #0]
 80040ce:	68bb      	ldr	r3, [r7, #8]
 80040d0:	6819      	ldr	r1, [r3, #0]
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	685a      	ldr	r2, [r3, #4]
 80040d6:	68bb      	ldr	r3, [r7, #8]
 80040d8:	68db      	ldr	r3, [r3, #12]
 80040da:	f000 fe57 	bl	8004d8c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	699a      	ldr	r2, [r3, #24]
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f022 020c 	bic.w	r2, r2, #12
 80040ec:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	6999      	ldr	r1, [r3, #24]
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	689a      	ldr	r2, [r3, #8]
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	430a      	orrs	r2, r1
 80040fe:	619a      	str	r2, [r3, #24]
 8004100:	e060      	b.n	80041c4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2b04      	cmp	r3, #4
 8004106:	d11c      	bne.n	8004142 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	6818      	ldr	r0, [r3, #0]
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	6819      	ldr	r1, [r3, #0]
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	685a      	ldr	r2, [r3, #4]
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	68db      	ldr	r3, [r3, #12]
 8004118:	f000 fed2 	bl	8004ec0 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	699a      	ldr	r2, [r3, #24]
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800412a:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	6999      	ldr	r1, [r3, #24]
 8004132:	68bb      	ldr	r3, [r7, #8]
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	021a      	lsls	r2, r3, #8
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	430a      	orrs	r2, r1
 800413e:	619a      	str	r2, [r3, #24]
 8004140:	e040      	b.n	80041c4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2b08      	cmp	r3, #8
 8004146:	d11b      	bne.n	8004180 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	6818      	ldr	r0, [r3, #0]
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	6819      	ldr	r1, [r3, #0]
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	685a      	ldr	r2, [r3, #4]
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	68db      	ldr	r3, [r3, #12]
 8004158:	f000 ff1d 	bl	8004f96 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	69da      	ldr	r2, [r3, #28]
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f022 020c 	bic.w	r2, r2, #12
 800416a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	69d9      	ldr	r1, [r3, #28]
 8004172:	68bb      	ldr	r3, [r7, #8]
 8004174:	689a      	ldr	r2, [r3, #8]
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	430a      	orrs	r2, r1
 800417c:	61da      	str	r2, [r3, #28]
 800417e:	e021      	b.n	80041c4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2b0c      	cmp	r3, #12
 8004184:	d11c      	bne.n	80041c0 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	6818      	ldr	r0, [r3, #0]
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	6819      	ldr	r1, [r3, #0]
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	685a      	ldr	r2, [r3, #4]
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	68db      	ldr	r3, [r3, #12]
 8004196:	f000 ff39 	bl	800500c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	69da      	ldr	r2, [r3, #28]
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80041a8:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	69d9      	ldr	r1, [r3, #28]
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	689b      	ldr	r3, [r3, #8]
 80041b4:	021a      	lsls	r2, r3, #8
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	430a      	orrs	r2, r1
 80041bc:	61da      	str	r2, [r3, #28]
 80041be:	e001      	b.n	80041c4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80041c0:	2301      	movs	r3, #1
 80041c2:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2200      	movs	r2, #0
 80041c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80041cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80041ce:	4618      	mov	r0, r3
 80041d0:	3718      	adds	r7, #24
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}
	...

080041d8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b086      	sub	sp, #24
 80041dc:	af00      	add	r7, sp, #0
 80041de:	60f8      	str	r0, [r7, #12]
 80041e0:	60b9      	str	r1, [r7, #8]
 80041e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041e4:	2300      	movs	r3, #0
 80041e6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041ee:	2b01      	cmp	r3, #1
 80041f0:	d101      	bne.n	80041f6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80041f2:	2302      	movs	r3, #2
 80041f4:	e0ff      	b.n	80043f6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	2201      	movs	r2, #1
 80041fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2b14      	cmp	r3, #20
 8004202:	f200 80f0 	bhi.w	80043e6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004206:	a201      	add	r2, pc, #4	; (adr r2, 800420c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004208:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800420c:	08004261 	.word	0x08004261
 8004210:	080043e7 	.word	0x080043e7
 8004214:	080043e7 	.word	0x080043e7
 8004218:	080043e7 	.word	0x080043e7
 800421c:	080042a1 	.word	0x080042a1
 8004220:	080043e7 	.word	0x080043e7
 8004224:	080043e7 	.word	0x080043e7
 8004228:	080043e7 	.word	0x080043e7
 800422c:	080042e3 	.word	0x080042e3
 8004230:	080043e7 	.word	0x080043e7
 8004234:	080043e7 	.word	0x080043e7
 8004238:	080043e7 	.word	0x080043e7
 800423c:	08004323 	.word	0x08004323
 8004240:	080043e7 	.word	0x080043e7
 8004244:	080043e7 	.word	0x080043e7
 8004248:	080043e7 	.word	0x080043e7
 800424c:	08004365 	.word	0x08004365
 8004250:	080043e7 	.word	0x080043e7
 8004254:	080043e7 	.word	0x080043e7
 8004258:	080043e7 	.word	0x080043e7
 800425c:	080043a5 	.word	0x080043a5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	68b9      	ldr	r1, [r7, #8]
 8004266:	4618      	mov	r0, r3
 8004268:	f000 fa90 	bl	800478c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	699a      	ldr	r2, [r3, #24]
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f042 0208 	orr.w	r2, r2, #8
 800427a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	699a      	ldr	r2, [r3, #24]
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f022 0204 	bic.w	r2, r2, #4
 800428a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	6999      	ldr	r1, [r3, #24]
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	691a      	ldr	r2, [r3, #16]
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	430a      	orrs	r2, r1
 800429c:	619a      	str	r2, [r3, #24]
      break;
 800429e:	e0a5      	b.n	80043ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	68b9      	ldr	r1, [r7, #8]
 80042a6:	4618      	mov	r0, r3
 80042a8:	f000 fb0a 	bl	80048c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	699a      	ldr	r2, [r3, #24]
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80042ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	699a      	ldr	r2, [r3, #24]
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	6999      	ldr	r1, [r3, #24]
 80042d2:	68bb      	ldr	r3, [r7, #8]
 80042d4:	691b      	ldr	r3, [r3, #16]
 80042d6:	021a      	lsls	r2, r3, #8
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	430a      	orrs	r2, r1
 80042de:	619a      	str	r2, [r3, #24]
      break;
 80042e0:	e084      	b.n	80043ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	68b9      	ldr	r1, [r7, #8]
 80042e8:	4618      	mov	r0, r3
 80042ea:	f000 fb7b 	bl	80049e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	69da      	ldr	r2, [r3, #28]
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f042 0208 	orr.w	r2, r2, #8
 80042fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	69da      	ldr	r2, [r3, #28]
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f022 0204 	bic.w	r2, r2, #4
 800430c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	69d9      	ldr	r1, [r3, #28]
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	691a      	ldr	r2, [r3, #16]
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	430a      	orrs	r2, r1
 800431e:	61da      	str	r2, [r3, #28]
      break;
 8004320:	e064      	b.n	80043ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	68b9      	ldr	r1, [r7, #8]
 8004328:	4618      	mov	r0, r3
 800432a:	f000 fbed 	bl	8004b08 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	69da      	ldr	r2, [r3, #28]
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800433c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	69da      	ldr	r2, [r3, #28]
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800434c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	69d9      	ldr	r1, [r3, #28]
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	691b      	ldr	r3, [r3, #16]
 8004358:	021a      	lsls	r2, r3, #8
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	430a      	orrs	r2, r1
 8004360:	61da      	str	r2, [r3, #28]
      break;
 8004362:	e043      	b.n	80043ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	68b9      	ldr	r1, [r7, #8]
 800436a:	4618      	mov	r0, r3
 800436c:	f000 fc3a 	bl	8004be4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f042 0208 	orr.w	r2, r2, #8
 800437e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f022 0204 	bic.w	r2, r2, #4
 800438e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004396:	68bb      	ldr	r3, [r7, #8]
 8004398:	691a      	ldr	r2, [r3, #16]
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	430a      	orrs	r2, r1
 80043a0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80043a2:	e023      	b.n	80043ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	68b9      	ldr	r1, [r7, #8]
 80043aa:	4618      	mov	r0, r3
 80043ac:	f000 fc84 	bl	8004cb8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80043be:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043ce:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	691b      	ldr	r3, [r3, #16]
 80043da:	021a      	lsls	r2, r3, #8
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	430a      	orrs	r2, r1
 80043e2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80043e4:	e002      	b.n	80043ec <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	75fb      	strb	r3, [r7, #23]
      break;
 80043ea:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	2200      	movs	r2, #0
 80043f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80043f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80043f6:	4618      	mov	r0, r3
 80043f8:	3718      	adds	r7, #24
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bd80      	pop	{r7, pc}
 80043fe:	bf00      	nop

08004400 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b084      	sub	sp, #16
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
 8004408:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800440a:	2300      	movs	r3, #0
 800440c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004414:	2b01      	cmp	r3, #1
 8004416:	d101      	bne.n	800441c <HAL_TIM_ConfigClockSource+0x1c>
 8004418:	2302      	movs	r3, #2
 800441a:	e0b6      	b.n	800458a <HAL_TIM_ConfigClockSource+0x18a>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2201      	movs	r2, #1
 8004420:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2202      	movs	r2, #2
 8004428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	689b      	ldr	r3, [r3, #8]
 8004432:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800443a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800443e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004440:	68bb      	ldr	r3, [r7, #8]
 8004442:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004446:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	68ba      	ldr	r2, [r7, #8]
 800444e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004458:	d03e      	beq.n	80044d8 <HAL_TIM_ConfigClockSource+0xd8>
 800445a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800445e:	f200 8087 	bhi.w	8004570 <HAL_TIM_ConfigClockSource+0x170>
 8004462:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004466:	f000 8086 	beq.w	8004576 <HAL_TIM_ConfigClockSource+0x176>
 800446a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800446e:	d87f      	bhi.n	8004570 <HAL_TIM_ConfigClockSource+0x170>
 8004470:	2b70      	cmp	r3, #112	; 0x70
 8004472:	d01a      	beq.n	80044aa <HAL_TIM_ConfigClockSource+0xaa>
 8004474:	2b70      	cmp	r3, #112	; 0x70
 8004476:	d87b      	bhi.n	8004570 <HAL_TIM_ConfigClockSource+0x170>
 8004478:	2b60      	cmp	r3, #96	; 0x60
 800447a:	d050      	beq.n	800451e <HAL_TIM_ConfigClockSource+0x11e>
 800447c:	2b60      	cmp	r3, #96	; 0x60
 800447e:	d877      	bhi.n	8004570 <HAL_TIM_ConfigClockSource+0x170>
 8004480:	2b50      	cmp	r3, #80	; 0x50
 8004482:	d03c      	beq.n	80044fe <HAL_TIM_ConfigClockSource+0xfe>
 8004484:	2b50      	cmp	r3, #80	; 0x50
 8004486:	d873      	bhi.n	8004570 <HAL_TIM_ConfigClockSource+0x170>
 8004488:	2b40      	cmp	r3, #64	; 0x40
 800448a:	d058      	beq.n	800453e <HAL_TIM_ConfigClockSource+0x13e>
 800448c:	2b40      	cmp	r3, #64	; 0x40
 800448e:	d86f      	bhi.n	8004570 <HAL_TIM_ConfigClockSource+0x170>
 8004490:	2b30      	cmp	r3, #48	; 0x30
 8004492:	d064      	beq.n	800455e <HAL_TIM_ConfigClockSource+0x15e>
 8004494:	2b30      	cmp	r3, #48	; 0x30
 8004496:	d86b      	bhi.n	8004570 <HAL_TIM_ConfigClockSource+0x170>
 8004498:	2b20      	cmp	r3, #32
 800449a:	d060      	beq.n	800455e <HAL_TIM_ConfigClockSource+0x15e>
 800449c:	2b20      	cmp	r3, #32
 800449e:	d867      	bhi.n	8004570 <HAL_TIM_ConfigClockSource+0x170>
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d05c      	beq.n	800455e <HAL_TIM_ConfigClockSource+0x15e>
 80044a4:	2b10      	cmp	r3, #16
 80044a6:	d05a      	beq.n	800455e <HAL_TIM_ConfigClockSource+0x15e>
 80044a8:	e062      	b.n	8004570 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6818      	ldr	r0, [r3, #0]
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	6899      	ldr	r1, [r3, #8]
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	685a      	ldr	r2, [r3, #4]
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	68db      	ldr	r3, [r3, #12]
 80044ba:	f000 fdfd 	bl	80050b8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	689b      	ldr	r3, [r3, #8]
 80044c4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80044c6:	68bb      	ldr	r3, [r7, #8]
 80044c8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80044cc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	68ba      	ldr	r2, [r7, #8]
 80044d4:	609a      	str	r2, [r3, #8]
      break;
 80044d6:	e04f      	b.n	8004578 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6818      	ldr	r0, [r3, #0]
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	6899      	ldr	r1, [r3, #8]
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	685a      	ldr	r2, [r3, #4]
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	68db      	ldr	r3, [r3, #12]
 80044e8:	f000 fde6 	bl	80050b8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	689a      	ldr	r2, [r3, #8]
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80044fa:	609a      	str	r2, [r3, #8]
      break;
 80044fc:	e03c      	b.n	8004578 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6818      	ldr	r0, [r3, #0]
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	6859      	ldr	r1, [r3, #4]
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	68db      	ldr	r3, [r3, #12]
 800450a:	461a      	mov	r2, r3
 800450c:	f000 fcaa 	bl	8004e64 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	2150      	movs	r1, #80	; 0x50
 8004516:	4618      	mov	r0, r3
 8004518:	f000 fdb4 	bl	8005084 <TIM_ITRx_SetConfig>
      break;
 800451c:	e02c      	b.n	8004578 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6818      	ldr	r0, [r3, #0]
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	6859      	ldr	r1, [r3, #4]
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	68db      	ldr	r3, [r3, #12]
 800452a:	461a      	mov	r2, r3
 800452c:	f000 fd04 	bl	8004f38 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	2160      	movs	r1, #96	; 0x60
 8004536:	4618      	mov	r0, r3
 8004538:	f000 fda4 	bl	8005084 <TIM_ITRx_SetConfig>
      break;
 800453c:	e01c      	b.n	8004578 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6818      	ldr	r0, [r3, #0]
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	6859      	ldr	r1, [r3, #4]
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	68db      	ldr	r3, [r3, #12]
 800454a:	461a      	mov	r2, r3
 800454c:	f000 fc8a 	bl	8004e64 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	2140      	movs	r1, #64	; 0x40
 8004556:	4618      	mov	r0, r3
 8004558:	f000 fd94 	bl	8005084 <TIM_ITRx_SetConfig>
      break;
 800455c:	e00c      	b.n	8004578 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681a      	ldr	r2, [r3, #0]
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4619      	mov	r1, r3
 8004568:	4610      	mov	r0, r2
 800456a:	f000 fd8b 	bl	8005084 <TIM_ITRx_SetConfig>
      break;
 800456e:	e003      	b.n	8004578 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004570:	2301      	movs	r3, #1
 8004572:	73fb      	strb	r3, [r7, #15]
      break;
 8004574:	e000      	b.n	8004578 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004576:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2201      	movs	r2, #1
 800457c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2200      	movs	r2, #0
 8004584:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004588:	7bfb      	ldrb	r3, [r7, #15]
}
 800458a:	4618      	mov	r0, r3
 800458c:	3710      	adds	r7, #16
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}
	...

08004594 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004594:	b480      	push	{r7}
 8004596:	b085      	sub	sp, #20
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
 800459c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800459e:	2300      	movs	r3, #0
 80045a0:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	2b0c      	cmp	r3, #12
 80045a6:	d831      	bhi.n	800460c <HAL_TIM_ReadCapturedValue+0x78>
 80045a8:	a201      	add	r2, pc, #4	; (adr r2, 80045b0 <HAL_TIM_ReadCapturedValue+0x1c>)
 80045aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045ae:	bf00      	nop
 80045b0:	080045e5 	.word	0x080045e5
 80045b4:	0800460d 	.word	0x0800460d
 80045b8:	0800460d 	.word	0x0800460d
 80045bc:	0800460d 	.word	0x0800460d
 80045c0:	080045ef 	.word	0x080045ef
 80045c4:	0800460d 	.word	0x0800460d
 80045c8:	0800460d 	.word	0x0800460d
 80045cc:	0800460d 	.word	0x0800460d
 80045d0:	080045f9 	.word	0x080045f9
 80045d4:	0800460d 	.word	0x0800460d
 80045d8:	0800460d 	.word	0x0800460d
 80045dc:	0800460d 	.word	0x0800460d
 80045e0:	08004603 	.word	0x08004603
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045ea:	60fb      	str	r3, [r7, #12]

      break;
 80045ec:	e00f      	b.n	800460e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045f4:	60fb      	str	r3, [r7, #12]

      break;
 80045f6:	e00a      	b.n	800460e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045fe:	60fb      	str	r3, [r7, #12]

      break;
 8004600:	e005      	b.n	800460e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004608:	60fb      	str	r3, [r7, #12]

      break;
 800460a:	e000      	b.n	800460e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800460c:	bf00      	nop
  }

  return tmpreg;
 800460e:	68fb      	ldr	r3, [r7, #12]
}
 8004610:	4618      	mov	r0, r3
 8004612:	3714      	adds	r7, #20
 8004614:	46bd      	mov	sp, r7
 8004616:	bc80      	pop	{r7}
 8004618:	4770      	bx	lr
 800461a:	bf00      	nop

0800461c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800461c:	b480      	push	{r7}
 800461e:	b083      	sub	sp, #12
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004624:	bf00      	nop
 8004626:	370c      	adds	r7, #12
 8004628:	46bd      	mov	sp, r7
 800462a:	bc80      	pop	{r7}
 800462c:	4770      	bx	lr

0800462e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800462e:	b480      	push	{r7}
 8004630:	b083      	sub	sp, #12
 8004632:	af00      	add	r7, sp, #0
 8004634:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004636:	bf00      	nop
 8004638:	370c      	adds	r7, #12
 800463a:	46bd      	mov	sp, r7
 800463c:	bc80      	pop	{r7}
 800463e:	4770      	bx	lr

08004640 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004640:	b480      	push	{r7}
 8004642:	b083      	sub	sp, #12
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004648:	bf00      	nop
 800464a:	370c      	adds	r7, #12
 800464c:	46bd      	mov	sp, r7
 800464e:	bc80      	pop	{r7}
 8004650:	4770      	bx	lr
	...

08004654 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004654:	b480      	push	{r7}
 8004656:	b085      	sub	sp, #20
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
 800465c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	4a41      	ldr	r2, [pc, #260]	; (800476c <TIM_Base_SetConfig+0x118>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d013      	beq.n	8004694 <TIM_Base_SetConfig+0x40>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004672:	d00f      	beq.n	8004694 <TIM_Base_SetConfig+0x40>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	4a3e      	ldr	r2, [pc, #248]	; (8004770 <TIM_Base_SetConfig+0x11c>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d00b      	beq.n	8004694 <TIM_Base_SetConfig+0x40>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	4a3d      	ldr	r2, [pc, #244]	; (8004774 <TIM_Base_SetConfig+0x120>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d007      	beq.n	8004694 <TIM_Base_SetConfig+0x40>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	4a3c      	ldr	r2, [pc, #240]	; (8004778 <TIM_Base_SetConfig+0x124>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d003      	beq.n	8004694 <TIM_Base_SetConfig+0x40>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	4a3b      	ldr	r2, [pc, #236]	; (800477c <TIM_Base_SetConfig+0x128>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d108      	bne.n	80046a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800469a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	685b      	ldr	r3, [r3, #4]
 80046a0:	68fa      	ldr	r2, [r7, #12]
 80046a2:	4313      	orrs	r3, r2
 80046a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	4a30      	ldr	r2, [pc, #192]	; (800476c <TIM_Base_SetConfig+0x118>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d01f      	beq.n	80046ee <TIM_Base_SetConfig+0x9a>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046b4:	d01b      	beq.n	80046ee <TIM_Base_SetConfig+0x9a>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	4a2d      	ldr	r2, [pc, #180]	; (8004770 <TIM_Base_SetConfig+0x11c>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d017      	beq.n	80046ee <TIM_Base_SetConfig+0x9a>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	4a2c      	ldr	r2, [pc, #176]	; (8004774 <TIM_Base_SetConfig+0x120>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d013      	beq.n	80046ee <TIM_Base_SetConfig+0x9a>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	4a2b      	ldr	r2, [pc, #172]	; (8004778 <TIM_Base_SetConfig+0x124>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d00f      	beq.n	80046ee <TIM_Base_SetConfig+0x9a>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	4a2b      	ldr	r2, [pc, #172]	; (8004780 <TIM_Base_SetConfig+0x12c>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d00b      	beq.n	80046ee <TIM_Base_SetConfig+0x9a>
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	4a2a      	ldr	r2, [pc, #168]	; (8004784 <TIM_Base_SetConfig+0x130>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d007      	beq.n	80046ee <TIM_Base_SetConfig+0x9a>
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	4a29      	ldr	r2, [pc, #164]	; (8004788 <TIM_Base_SetConfig+0x134>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d003      	beq.n	80046ee <TIM_Base_SetConfig+0x9a>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	4a24      	ldr	r2, [pc, #144]	; (800477c <TIM_Base_SetConfig+0x128>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d108      	bne.n	8004700 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	68db      	ldr	r3, [r3, #12]
 80046fa:	68fa      	ldr	r2, [r7, #12]
 80046fc:	4313      	orrs	r3, r2
 80046fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	695b      	ldr	r3, [r3, #20]
 800470a:	4313      	orrs	r3, r2
 800470c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	68fa      	ldr	r2, [r7, #12]
 8004712:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	689a      	ldr	r2, [r3, #8]
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	681a      	ldr	r2, [r3, #0]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	4a11      	ldr	r2, [pc, #68]	; (800476c <TIM_Base_SetConfig+0x118>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d013      	beq.n	8004754 <TIM_Base_SetConfig+0x100>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	4a12      	ldr	r2, [pc, #72]	; (8004778 <TIM_Base_SetConfig+0x124>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d00f      	beq.n	8004754 <TIM_Base_SetConfig+0x100>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	4a12      	ldr	r2, [pc, #72]	; (8004780 <TIM_Base_SetConfig+0x12c>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d00b      	beq.n	8004754 <TIM_Base_SetConfig+0x100>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	4a11      	ldr	r2, [pc, #68]	; (8004784 <TIM_Base_SetConfig+0x130>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d007      	beq.n	8004754 <TIM_Base_SetConfig+0x100>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	4a10      	ldr	r2, [pc, #64]	; (8004788 <TIM_Base_SetConfig+0x134>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d003      	beq.n	8004754 <TIM_Base_SetConfig+0x100>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	4a0b      	ldr	r2, [pc, #44]	; (800477c <TIM_Base_SetConfig+0x128>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d103      	bne.n	800475c <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	691a      	ldr	r2, [r3, #16]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2201      	movs	r2, #1
 8004760:	615a      	str	r2, [r3, #20]
}
 8004762:	bf00      	nop
 8004764:	3714      	adds	r7, #20
 8004766:	46bd      	mov	sp, r7
 8004768:	bc80      	pop	{r7}
 800476a:	4770      	bx	lr
 800476c:	40012c00 	.word	0x40012c00
 8004770:	40000400 	.word	0x40000400
 8004774:	40000800 	.word	0x40000800
 8004778:	40013400 	.word	0x40013400
 800477c:	40015000 	.word	0x40015000
 8004780:	40014000 	.word	0x40014000
 8004784:	40014400 	.word	0x40014400
 8004788:	40014800 	.word	0x40014800

0800478c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800478c:	b480      	push	{r7}
 800478e:	b087      	sub	sp, #28
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
 8004794:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6a1b      	ldr	r3, [r3, #32]
 800479a:	f023 0201 	bic.w	r2, r3, #1
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6a1b      	ldr	r3, [r3, #32]
 80047a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	699b      	ldr	r3, [r3, #24]
 80047b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	f023 0303 	bic.w	r3, r3, #3
 80047c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	68fa      	ldr	r2, [r7, #12]
 80047ce:	4313      	orrs	r3, r2
 80047d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80047d2:	697b      	ldr	r3, [r7, #20]
 80047d4:	f023 0302 	bic.w	r3, r3, #2
 80047d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	689b      	ldr	r3, [r3, #8]
 80047de:	697a      	ldr	r2, [r7, #20]
 80047e0:	4313      	orrs	r3, r2
 80047e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	4a30      	ldr	r2, [pc, #192]	; (80048a8 <TIM_OC1_SetConfig+0x11c>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d013      	beq.n	8004814 <TIM_OC1_SetConfig+0x88>
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	4a2f      	ldr	r2, [pc, #188]	; (80048ac <TIM_OC1_SetConfig+0x120>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d00f      	beq.n	8004814 <TIM_OC1_SetConfig+0x88>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	4a2e      	ldr	r2, [pc, #184]	; (80048b0 <TIM_OC1_SetConfig+0x124>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d00b      	beq.n	8004814 <TIM_OC1_SetConfig+0x88>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	4a2d      	ldr	r2, [pc, #180]	; (80048b4 <TIM_OC1_SetConfig+0x128>)
 8004800:	4293      	cmp	r3, r2
 8004802:	d007      	beq.n	8004814 <TIM_OC1_SetConfig+0x88>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	4a2c      	ldr	r2, [pc, #176]	; (80048b8 <TIM_OC1_SetConfig+0x12c>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d003      	beq.n	8004814 <TIM_OC1_SetConfig+0x88>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	4a2b      	ldr	r2, [pc, #172]	; (80048bc <TIM_OC1_SetConfig+0x130>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d10c      	bne.n	800482e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004814:	697b      	ldr	r3, [r7, #20]
 8004816:	f023 0308 	bic.w	r3, r3, #8
 800481a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	68db      	ldr	r3, [r3, #12]
 8004820:	697a      	ldr	r2, [r7, #20]
 8004822:	4313      	orrs	r3, r2
 8004824:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004826:	697b      	ldr	r3, [r7, #20]
 8004828:	f023 0304 	bic.w	r3, r3, #4
 800482c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	4a1d      	ldr	r2, [pc, #116]	; (80048a8 <TIM_OC1_SetConfig+0x11c>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d013      	beq.n	800485e <TIM_OC1_SetConfig+0xd2>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	4a1c      	ldr	r2, [pc, #112]	; (80048ac <TIM_OC1_SetConfig+0x120>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d00f      	beq.n	800485e <TIM_OC1_SetConfig+0xd2>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	4a1b      	ldr	r2, [pc, #108]	; (80048b0 <TIM_OC1_SetConfig+0x124>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d00b      	beq.n	800485e <TIM_OC1_SetConfig+0xd2>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	4a1a      	ldr	r2, [pc, #104]	; (80048b4 <TIM_OC1_SetConfig+0x128>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d007      	beq.n	800485e <TIM_OC1_SetConfig+0xd2>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	4a19      	ldr	r2, [pc, #100]	; (80048b8 <TIM_OC1_SetConfig+0x12c>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d003      	beq.n	800485e <TIM_OC1_SetConfig+0xd2>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	4a18      	ldr	r2, [pc, #96]	; (80048bc <TIM_OC1_SetConfig+0x130>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d111      	bne.n	8004882 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800485e:	693b      	ldr	r3, [r7, #16]
 8004860:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004864:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004866:	693b      	ldr	r3, [r7, #16]
 8004868:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800486c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	695b      	ldr	r3, [r3, #20]
 8004872:	693a      	ldr	r2, [r7, #16]
 8004874:	4313      	orrs	r3, r2
 8004876:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	699b      	ldr	r3, [r3, #24]
 800487c:	693a      	ldr	r2, [r7, #16]
 800487e:	4313      	orrs	r3, r2
 8004880:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	693a      	ldr	r2, [r7, #16]
 8004886:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	68fa      	ldr	r2, [r7, #12]
 800488c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	685a      	ldr	r2, [r3, #4]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	697a      	ldr	r2, [r7, #20]
 800489a:	621a      	str	r2, [r3, #32]
}
 800489c:	bf00      	nop
 800489e:	371c      	adds	r7, #28
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bc80      	pop	{r7}
 80048a4:	4770      	bx	lr
 80048a6:	bf00      	nop
 80048a8:	40012c00 	.word	0x40012c00
 80048ac:	40013400 	.word	0x40013400
 80048b0:	40014000 	.word	0x40014000
 80048b4:	40014400 	.word	0x40014400
 80048b8:	40014800 	.word	0x40014800
 80048bc:	40015000 	.word	0x40015000

080048c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80048c0:	b480      	push	{r7}
 80048c2:	b087      	sub	sp, #28
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
 80048c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6a1b      	ldr	r3, [r3, #32]
 80048ce:	f023 0210 	bic.w	r2, r3, #16
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6a1b      	ldr	r3, [r3, #32]
 80048da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	699b      	ldr	r3, [r3, #24]
 80048e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80048ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80048f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	021b      	lsls	r3, r3, #8
 8004902:	68fa      	ldr	r2, [r7, #12]
 8004904:	4313      	orrs	r3, r2
 8004906:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	f023 0320 	bic.w	r3, r3, #32
 800490e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	689b      	ldr	r3, [r3, #8]
 8004914:	011b      	lsls	r3, r3, #4
 8004916:	697a      	ldr	r2, [r7, #20]
 8004918:	4313      	orrs	r3, r2
 800491a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	4a2b      	ldr	r2, [pc, #172]	; (80049cc <TIM_OC2_SetConfig+0x10c>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d007      	beq.n	8004934 <TIM_OC2_SetConfig+0x74>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	4a2a      	ldr	r2, [pc, #168]	; (80049d0 <TIM_OC2_SetConfig+0x110>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d003      	beq.n	8004934 <TIM_OC2_SetConfig+0x74>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	4a29      	ldr	r2, [pc, #164]	; (80049d4 <TIM_OC2_SetConfig+0x114>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d10d      	bne.n	8004950 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004934:	697b      	ldr	r3, [r7, #20]
 8004936:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800493a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	68db      	ldr	r3, [r3, #12]
 8004940:	011b      	lsls	r3, r3, #4
 8004942:	697a      	ldr	r2, [r7, #20]
 8004944:	4313      	orrs	r3, r2
 8004946:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004948:	697b      	ldr	r3, [r7, #20]
 800494a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800494e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	4a1e      	ldr	r2, [pc, #120]	; (80049cc <TIM_OC2_SetConfig+0x10c>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d013      	beq.n	8004980 <TIM_OC2_SetConfig+0xc0>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	4a1d      	ldr	r2, [pc, #116]	; (80049d0 <TIM_OC2_SetConfig+0x110>)
 800495c:	4293      	cmp	r3, r2
 800495e:	d00f      	beq.n	8004980 <TIM_OC2_SetConfig+0xc0>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	4a1d      	ldr	r2, [pc, #116]	; (80049d8 <TIM_OC2_SetConfig+0x118>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d00b      	beq.n	8004980 <TIM_OC2_SetConfig+0xc0>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	4a1c      	ldr	r2, [pc, #112]	; (80049dc <TIM_OC2_SetConfig+0x11c>)
 800496c:	4293      	cmp	r3, r2
 800496e:	d007      	beq.n	8004980 <TIM_OC2_SetConfig+0xc0>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	4a1b      	ldr	r2, [pc, #108]	; (80049e0 <TIM_OC2_SetConfig+0x120>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d003      	beq.n	8004980 <TIM_OC2_SetConfig+0xc0>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	4a16      	ldr	r2, [pc, #88]	; (80049d4 <TIM_OC2_SetConfig+0x114>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d113      	bne.n	80049a8 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004980:	693b      	ldr	r3, [r7, #16]
 8004982:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004986:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004988:	693b      	ldr	r3, [r7, #16]
 800498a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800498e:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	695b      	ldr	r3, [r3, #20]
 8004994:	009b      	lsls	r3, r3, #2
 8004996:	693a      	ldr	r2, [r7, #16]
 8004998:	4313      	orrs	r3, r2
 800499a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	699b      	ldr	r3, [r3, #24]
 80049a0:	009b      	lsls	r3, r3, #2
 80049a2:	693a      	ldr	r2, [r7, #16]
 80049a4:	4313      	orrs	r3, r2
 80049a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	693a      	ldr	r2, [r7, #16]
 80049ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	68fa      	ldr	r2, [r7, #12]
 80049b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	685a      	ldr	r2, [r3, #4]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	697a      	ldr	r2, [r7, #20]
 80049c0:	621a      	str	r2, [r3, #32]
}
 80049c2:	bf00      	nop
 80049c4:	371c      	adds	r7, #28
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bc80      	pop	{r7}
 80049ca:	4770      	bx	lr
 80049cc:	40012c00 	.word	0x40012c00
 80049d0:	40013400 	.word	0x40013400
 80049d4:	40015000 	.word	0x40015000
 80049d8:	40014000 	.word	0x40014000
 80049dc:	40014400 	.word	0x40014400
 80049e0:	40014800 	.word	0x40014800

080049e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80049e4:	b480      	push	{r7}
 80049e6:	b087      	sub	sp, #28
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
 80049ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6a1b      	ldr	r3, [r3, #32]
 80049f2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6a1b      	ldr	r3, [r3, #32]
 80049fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	69db      	ldr	r3, [r3, #28]
 8004a0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	f023 0303 	bic.w	r3, r3, #3
 8004a1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	68fa      	ldr	r2, [r7, #12]
 8004a26:	4313      	orrs	r3, r2
 8004a28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004a2a:	697b      	ldr	r3, [r7, #20]
 8004a2c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004a30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	021b      	lsls	r3, r3, #8
 8004a38:	697a      	ldr	r2, [r7, #20]
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	4a2b      	ldr	r2, [pc, #172]	; (8004af0 <TIM_OC3_SetConfig+0x10c>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d007      	beq.n	8004a56 <TIM_OC3_SetConfig+0x72>
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	4a2a      	ldr	r2, [pc, #168]	; (8004af4 <TIM_OC3_SetConfig+0x110>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d003      	beq.n	8004a56 <TIM_OC3_SetConfig+0x72>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	4a29      	ldr	r2, [pc, #164]	; (8004af8 <TIM_OC3_SetConfig+0x114>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d10d      	bne.n	8004a72 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004a56:	697b      	ldr	r3, [r7, #20]
 8004a58:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004a5c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	68db      	ldr	r3, [r3, #12]
 8004a62:	021b      	lsls	r3, r3, #8
 8004a64:	697a      	ldr	r2, [r7, #20]
 8004a66:	4313      	orrs	r3, r2
 8004a68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004a6a:	697b      	ldr	r3, [r7, #20]
 8004a6c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004a70:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	4a1e      	ldr	r2, [pc, #120]	; (8004af0 <TIM_OC3_SetConfig+0x10c>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d013      	beq.n	8004aa2 <TIM_OC3_SetConfig+0xbe>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	4a1d      	ldr	r2, [pc, #116]	; (8004af4 <TIM_OC3_SetConfig+0x110>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d00f      	beq.n	8004aa2 <TIM_OC3_SetConfig+0xbe>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	4a1d      	ldr	r2, [pc, #116]	; (8004afc <TIM_OC3_SetConfig+0x118>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d00b      	beq.n	8004aa2 <TIM_OC3_SetConfig+0xbe>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	4a1c      	ldr	r2, [pc, #112]	; (8004b00 <TIM_OC3_SetConfig+0x11c>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d007      	beq.n	8004aa2 <TIM_OC3_SetConfig+0xbe>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	4a1b      	ldr	r2, [pc, #108]	; (8004b04 <TIM_OC3_SetConfig+0x120>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d003      	beq.n	8004aa2 <TIM_OC3_SetConfig+0xbe>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	4a16      	ldr	r2, [pc, #88]	; (8004af8 <TIM_OC3_SetConfig+0x114>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d113      	bne.n	8004aca <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004aa2:	693b      	ldr	r3, [r7, #16]
 8004aa4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004aa8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004aaa:	693b      	ldr	r3, [r7, #16]
 8004aac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004ab0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	695b      	ldr	r3, [r3, #20]
 8004ab6:	011b      	lsls	r3, r3, #4
 8004ab8:	693a      	ldr	r2, [r7, #16]
 8004aba:	4313      	orrs	r3, r2
 8004abc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	699b      	ldr	r3, [r3, #24]
 8004ac2:	011b      	lsls	r3, r3, #4
 8004ac4:	693a      	ldr	r2, [r7, #16]
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	693a      	ldr	r2, [r7, #16]
 8004ace:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	68fa      	ldr	r2, [r7, #12]
 8004ad4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	685a      	ldr	r2, [r3, #4]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	697a      	ldr	r2, [r7, #20]
 8004ae2:	621a      	str	r2, [r3, #32]
}
 8004ae4:	bf00      	nop
 8004ae6:	371c      	adds	r7, #28
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bc80      	pop	{r7}
 8004aec:	4770      	bx	lr
 8004aee:	bf00      	nop
 8004af0:	40012c00 	.word	0x40012c00
 8004af4:	40013400 	.word	0x40013400
 8004af8:	40015000 	.word	0x40015000
 8004afc:	40014000 	.word	0x40014000
 8004b00:	40014400 	.word	0x40014400
 8004b04:	40014800 	.word	0x40014800

08004b08 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b08:	b480      	push	{r7}
 8004b0a:	b087      	sub	sp, #28
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
 8004b10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6a1b      	ldr	r3, [r3, #32]
 8004b16:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6a1b      	ldr	r3, [r3, #32]
 8004b22:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	69db      	ldr	r3, [r3, #28]
 8004b2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004b36:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004b3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	021b      	lsls	r3, r3, #8
 8004b4a:	68fa      	ldr	r2, [r7, #12]
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004b56:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	689b      	ldr	r3, [r3, #8]
 8004b5c:	031b      	lsls	r3, r3, #12
 8004b5e:	693a      	ldr	r2, [r7, #16]
 8004b60:	4313      	orrs	r3, r2
 8004b62:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	4a19      	ldr	r2, [pc, #100]	; (8004bcc <TIM_OC4_SetConfig+0xc4>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d013      	beq.n	8004b94 <TIM_OC4_SetConfig+0x8c>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	4a18      	ldr	r2, [pc, #96]	; (8004bd0 <TIM_OC4_SetConfig+0xc8>)
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d00f      	beq.n	8004b94 <TIM_OC4_SetConfig+0x8c>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	4a17      	ldr	r2, [pc, #92]	; (8004bd4 <TIM_OC4_SetConfig+0xcc>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d00b      	beq.n	8004b94 <TIM_OC4_SetConfig+0x8c>
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	4a16      	ldr	r2, [pc, #88]	; (8004bd8 <TIM_OC4_SetConfig+0xd0>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d007      	beq.n	8004b94 <TIM_OC4_SetConfig+0x8c>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	4a15      	ldr	r2, [pc, #84]	; (8004bdc <TIM_OC4_SetConfig+0xd4>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d003      	beq.n	8004b94 <TIM_OC4_SetConfig+0x8c>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	4a14      	ldr	r2, [pc, #80]	; (8004be0 <TIM_OC4_SetConfig+0xd8>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d109      	bne.n	8004ba8 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004b94:	697b      	ldr	r3, [r7, #20]
 8004b96:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004b9a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	695b      	ldr	r3, [r3, #20]
 8004ba0:	019b      	lsls	r3, r3, #6
 8004ba2:	697a      	ldr	r2, [r7, #20]
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	697a      	ldr	r2, [r7, #20]
 8004bac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	68fa      	ldr	r2, [r7, #12]
 8004bb2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	685a      	ldr	r2, [r3, #4]
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	693a      	ldr	r2, [r7, #16]
 8004bc0:	621a      	str	r2, [r3, #32]
}
 8004bc2:	bf00      	nop
 8004bc4:	371c      	adds	r7, #28
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bc80      	pop	{r7}
 8004bca:	4770      	bx	lr
 8004bcc:	40012c00 	.word	0x40012c00
 8004bd0:	40013400 	.word	0x40013400
 8004bd4:	40014000 	.word	0x40014000
 8004bd8:	40014400 	.word	0x40014400
 8004bdc:	40014800 	.word	0x40014800
 8004be0:	40015000 	.word	0x40015000

08004be4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004be4:	b480      	push	{r7}
 8004be6:	b087      	sub	sp, #28
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
 8004bec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6a1b      	ldr	r3, [r3, #32]
 8004bf2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6a1b      	ldr	r3, [r3, #32]
 8004bfe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	68fa      	ldr	r2, [r7, #12]
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004c22:	693b      	ldr	r3, [r7, #16]
 8004c24:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004c28:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	689b      	ldr	r3, [r3, #8]
 8004c2e:	041b      	lsls	r3, r3, #16
 8004c30:	693a      	ldr	r2, [r7, #16]
 8004c32:	4313      	orrs	r3, r2
 8004c34:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	4a19      	ldr	r2, [pc, #100]	; (8004ca0 <TIM_OC5_SetConfig+0xbc>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d013      	beq.n	8004c66 <TIM_OC5_SetConfig+0x82>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	4a18      	ldr	r2, [pc, #96]	; (8004ca4 <TIM_OC5_SetConfig+0xc0>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d00f      	beq.n	8004c66 <TIM_OC5_SetConfig+0x82>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	4a17      	ldr	r2, [pc, #92]	; (8004ca8 <TIM_OC5_SetConfig+0xc4>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d00b      	beq.n	8004c66 <TIM_OC5_SetConfig+0x82>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	4a16      	ldr	r2, [pc, #88]	; (8004cac <TIM_OC5_SetConfig+0xc8>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d007      	beq.n	8004c66 <TIM_OC5_SetConfig+0x82>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	4a15      	ldr	r2, [pc, #84]	; (8004cb0 <TIM_OC5_SetConfig+0xcc>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d003      	beq.n	8004c66 <TIM_OC5_SetConfig+0x82>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	4a14      	ldr	r2, [pc, #80]	; (8004cb4 <TIM_OC5_SetConfig+0xd0>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d109      	bne.n	8004c7a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c6c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	695b      	ldr	r3, [r3, #20]
 8004c72:	021b      	lsls	r3, r3, #8
 8004c74:	697a      	ldr	r2, [r7, #20]
 8004c76:	4313      	orrs	r3, r2
 8004c78:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	697a      	ldr	r2, [r7, #20]
 8004c7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	68fa      	ldr	r2, [r7, #12]
 8004c84:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	685a      	ldr	r2, [r3, #4]
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	693a      	ldr	r2, [r7, #16]
 8004c92:	621a      	str	r2, [r3, #32]
}
 8004c94:	bf00      	nop
 8004c96:	371c      	adds	r7, #28
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	bc80      	pop	{r7}
 8004c9c:	4770      	bx	lr
 8004c9e:	bf00      	nop
 8004ca0:	40012c00 	.word	0x40012c00
 8004ca4:	40013400 	.word	0x40013400
 8004ca8:	40014000 	.word	0x40014000
 8004cac:	40014400 	.word	0x40014400
 8004cb0:	40014800 	.word	0x40014800
 8004cb4:	40015000 	.word	0x40015000

08004cb8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b087      	sub	sp, #28
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
 8004cc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6a1b      	ldr	r3, [r3, #32]
 8004cc6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6a1b      	ldr	r3, [r3, #32]
 8004cd2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004ce6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004cea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	021b      	lsls	r3, r3, #8
 8004cf2:	68fa      	ldr	r2, [r7, #12]
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004cf8:	693b      	ldr	r3, [r7, #16]
 8004cfa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004cfe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	051b      	lsls	r3, r3, #20
 8004d06:	693a      	ldr	r2, [r7, #16]
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	4a19      	ldr	r2, [pc, #100]	; (8004d74 <TIM_OC6_SetConfig+0xbc>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d013      	beq.n	8004d3c <TIM_OC6_SetConfig+0x84>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	4a18      	ldr	r2, [pc, #96]	; (8004d78 <TIM_OC6_SetConfig+0xc0>)
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d00f      	beq.n	8004d3c <TIM_OC6_SetConfig+0x84>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	4a17      	ldr	r2, [pc, #92]	; (8004d7c <TIM_OC6_SetConfig+0xc4>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d00b      	beq.n	8004d3c <TIM_OC6_SetConfig+0x84>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	4a16      	ldr	r2, [pc, #88]	; (8004d80 <TIM_OC6_SetConfig+0xc8>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d007      	beq.n	8004d3c <TIM_OC6_SetConfig+0x84>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	4a15      	ldr	r2, [pc, #84]	; (8004d84 <TIM_OC6_SetConfig+0xcc>)
 8004d30:	4293      	cmp	r3, r2
 8004d32:	d003      	beq.n	8004d3c <TIM_OC6_SetConfig+0x84>
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	4a14      	ldr	r2, [pc, #80]	; (8004d88 <TIM_OC6_SetConfig+0xd0>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d109      	bne.n	8004d50 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d42:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	695b      	ldr	r3, [r3, #20]
 8004d48:	029b      	lsls	r3, r3, #10
 8004d4a:	697a      	ldr	r2, [r7, #20]
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	697a      	ldr	r2, [r7, #20]
 8004d54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	68fa      	ldr	r2, [r7, #12]
 8004d5a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	685a      	ldr	r2, [r3, #4]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	693a      	ldr	r2, [r7, #16]
 8004d68:	621a      	str	r2, [r3, #32]
}
 8004d6a:	bf00      	nop
 8004d6c:	371c      	adds	r7, #28
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bc80      	pop	{r7}
 8004d72:	4770      	bx	lr
 8004d74:	40012c00 	.word	0x40012c00
 8004d78:	40013400 	.word	0x40013400
 8004d7c:	40014000 	.word	0x40014000
 8004d80:	40014400 	.word	0x40014400
 8004d84:	40014800 	.word	0x40014800
 8004d88:	40015000 	.word	0x40015000

08004d8c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b087      	sub	sp, #28
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	60f8      	str	r0, [r7, #12]
 8004d94:	60b9      	str	r1, [r7, #8]
 8004d96:	607a      	str	r2, [r7, #4]
 8004d98:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	6a1b      	ldr	r3, [r3, #32]
 8004d9e:	f023 0201 	bic.w	r2, r3, #1
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	699b      	ldr	r3, [r3, #24]
 8004daa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	6a1b      	ldr	r3, [r3, #32]
 8004db0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	4a25      	ldr	r2, [pc, #148]	; (8004e4c <TIM_TI1_SetConfig+0xc0>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d017      	beq.n	8004dea <TIM_TI1_SetConfig+0x5e>
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004dc0:	d013      	beq.n	8004dea <TIM_TI1_SetConfig+0x5e>
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	4a22      	ldr	r2, [pc, #136]	; (8004e50 <TIM_TI1_SetConfig+0xc4>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d00f      	beq.n	8004dea <TIM_TI1_SetConfig+0x5e>
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	4a21      	ldr	r2, [pc, #132]	; (8004e54 <TIM_TI1_SetConfig+0xc8>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d00b      	beq.n	8004dea <TIM_TI1_SetConfig+0x5e>
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	4a20      	ldr	r2, [pc, #128]	; (8004e58 <TIM_TI1_SetConfig+0xcc>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d007      	beq.n	8004dea <TIM_TI1_SetConfig+0x5e>
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	4a1f      	ldr	r2, [pc, #124]	; (8004e5c <TIM_TI1_SetConfig+0xd0>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d003      	beq.n	8004dea <TIM_TI1_SetConfig+0x5e>
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	4a1e      	ldr	r2, [pc, #120]	; (8004e60 <TIM_TI1_SetConfig+0xd4>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d101      	bne.n	8004dee <TIM_TI1_SetConfig+0x62>
 8004dea:	2301      	movs	r3, #1
 8004dec:	e000      	b.n	8004df0 <TIM_TI1_SetConfig+0x64>
 8004dee:	2300      	movs	r3, #0
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d008      	beq.n	8004e06 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	f023 0303 	bic.w	r3, r3, #3
 8004dfa:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004dfc:	697a      	ldr	r2, [r7, #20]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	4313      	orrs	r3, r2
 8004e02:	617b      	str	r3, [r7, #20]
 8004e04:	e003      	b.n	8004e0e <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	f043 0301 	orr.w	r3, r3, #1
 8004e0c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004e14:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	011b      	lsls	r3, r3, #4
 8004e1a:	b2db      	uxtb	r3, r3
 8004e1c:	697a      	ldr	r2, [r7, #20]
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e22:	693b      	ldr	r3, [r7, #16]
 8004e24:	f023 030a 	bic.w	r3, r3, #10
 8004e28:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	f003 030a 	and.w	r3, r3, #10
 8004e30:	693a      	ldr	r2, [r7, #16]
 8004e32:	4313      	orrs	r3, r2
 8004e34:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	697a      	ldr	r2, [r7, #20]
 8004e3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	693a      	ldr	r2, [r7, #16]
 8004e40:	621a      	str	r2, [r3, #32]
}
 8004e42:	bf00      	nop
 8004e44:	371c      	adds	r7, #28
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bc80      	pop	{r7}
 8004e4a:	4770      	bx	lr
 8004e4c:	40012c00 	.word	0x40012c00
 8004e50:	40000400 	.word	0x40000400
 8004e54:	40000800 	.word	0x40000800
 8004e58:	40013400 	.word	0x40013400
 8004e5c:	40014000 	.word	0x40014000
 8004e60:	40015000 	.word	0x40015000

08004e64 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b087      	sub	sp, #28
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	60f8      	str	r0, [r7, #12]
 8004e6c:	60b9      	str	r1, [r7, #8]
 8004e6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	6a1b      	ldr	r3, [r3, #32]
 8004e74:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	6a1b      	ldr	r3, [r3, #32]
 8004e7a:	f023 0201 	bic.w	r2, r3, #1
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	699b      	ldr	r3, [r3, #24]
 8004e86:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e88:	693b      	ldr	r3, [r7, #16]
 8004e8a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004e8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	011b      	lsls	r3, r3, #4
 8004e94:	693a      	ldr	r2, [r7, #16]
 8004e96:	4313      	orrs	r3, r2
 8004e98:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e9a:	697b      	ldr	r3, [r7, #20]
 8004e9c:	f023 030a 	bic.w	r3, r3, #10
 8004ea0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004ea2:	697a      	ldr	r2, [r7, #20]
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	4313      	orrs	r3, r2
 8004ea8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	693a      	ldr	r2, [r7, #16]
 8004eae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	697a      	ldr	r2, [r7, #20]
 8004eb4:	621a      	str	r2, [r3, #32]
}
 8004eb6:	bf00      	nop
 8004eb8:	371c      	adds	r7, #28
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bc80      	pop	{r7}
 8004ebe:	4770      	bx	lr

08004ec0 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	b087      	sub	sp, #28
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	60f8      	str	r0, [r7, #12]
 8004ec8:	60b9      	str	r1, [r7, #8]
 8004eca:	607a      	str	r2, [r7, #4]
 8004ecc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	6a1b      	ldr	r3, [r3, #32]
 8004ed2:	f023 0210 	bic.w	r2, r3, #16
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	699b      	ldr	r3, [r3, #24]
 8004ede:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	6a1b      	ldr	r3, [r3, #32]
 8004ee4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004eec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	021b      	lsls	r3, r3, #8
 8004ef2:	697a      	ldr	r2, [r7, #20]
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004efe:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	031b      	lsls	r3, r3, #12
 8004f04:	b29b      	uxth	r3, r3
 8004f06:	697a      	ldr	r2, [r7, #20]
 8004f08:	4313      	orrs	r3, r2
 8004f0a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f0c:	693b      	ldr	r3, [r7, #16]
 8004f0e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004f12:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	011b      	lsls	r3, r3, #4
 8004f18:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8004f1c:	693a      	ldr	r2, [r7, #16]
 8004f1e:	4313      	orrs	r3, r2
 8004f20:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	697a      	ldr	r2, [r7, #20]
 8004f26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	693a      	ldr	r2, [r7, #16]
 8004f2c:	621a      	str	r2, [r3, #32]
}
 8004f2e:	bf00      	nop
 8004f30:	371c      	adds	r7, #28
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bc80      	pop	{r7}
 8004f36:	4770      	bx	lr

08004f38 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f38:	b480      	push	{r7}
 8004f3a:	b087      	sub	sp, #28
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	60f8      	str	r0, [r7, #12]
 8004f40:	60b9      	str	r1, [r7, #8]
 8004f42:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	6a1b      	ldr	r3, [r3, #32]
 8004f48:	f023 0210 	bic.w	r2, r3, #16
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	699b      	ldr	r3, [r3, #24]
 8004f54:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	6a1b      	ldr	r3, [r3, #32]
 8004f5a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f5c:	697b      	ldr	r3, [r7, #20]
 8004f5e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004f62:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	031b      	lsls	r3, r3, #12
 8004f68:	697a      	ldr	r2, [r7, #20]
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f6e:	693b      	ldr	r3, [r7, #16]
 8004f70:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004f74:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	011b      	lsls	r3, r3, #4
 8004f7a:	693a      	ldr	r2, [r7, #16]
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	697a      	ldr	r2, [r7, #20]
 8004f84:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	693a      	ldr	r2, [r7, #16]
 8004f8a:	621a      	str	r2, [r3, #32]
}
 8004f8c:	bf00      	nop
 8004f8e:	371c      	adds	r7, #28
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bc80      	pop	{r7}
 8004f94:	4770      	bx	lr

08004f96 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004f96:	b480      	push	{r7}
 8004f98:	b087      	sub	sp, #28
 8004f9a:	af00      	add	r7, sp, #0
 8004f9c:	60f8      	str	r0, [r7, #12]
 8004f9e:	60b9      	str	r1, [r7, #8]
 8004fa0:	607a      	str	r2, [r7, #4]
 8004fa2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	6a1b      	ldr	r3, [r3, #32]
 8004fa8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	69db      	ldr	r3, [r3, #28]
 8004fb4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	6a1b      	ldr	r3, [r3, #32]
 8004fba:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004fbc:	697b      	ldr	r3, [r7, #20]
 8004fbe:	f023 0303 	bic.w	r3, r3, #3
 8004fc2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8004fc4:	697a      	ldr	r2, [r7, #20]
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004fd2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	011b      	lsls	r3, r3, #4
 8004fd8:	b2db      	uxtb	r3, r3
 8004fda:	697a      	ldr	r2, [r7, #20]
 8004fdc:	4313      	orrs	r3, r2
 8004fde:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004fe0:	693b      	ldr	r3, [r7, #16]
 8004fe2:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8004fe6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004fe8:	68bb      	ldr	r3, [r7, #8]
 8004fea:	021b      	lsls	r3, r3, #8
 8004fec:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8004ff0:	693a      	ldr	r2, [r7, #16]
 8004ff2:	4313      	orrs	r3, r2
 8004ff4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	697a      	ldr	r2, [r7, #20]
 8004ffa:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	693a      	ldr	r2, [r7, #16]
 8005000:	621a      	str	r2, [r3, #32]
}
 8005002:	bf00      	nop
 8005004:	371c      	adds	r7, #28
 8005006:	46bd      	mov	sp, r7
 8005008:	bc80      	pop	{r7}
 800500a:	4770      	bx	lr

0800500c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800500c:	b480      	push	{r7}
 800500e:	b087      	sub	sp, #28
 8005010:	af00      	add	r7, sp, #0
 8005012:	60f8      	str	r0, [r7, #12]
 8005014:	60b9      	str	r1, [r7, #8]
 8005016:	607a      	str	r2, [r7, #4]
 8005018:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	6a1b      	ldr	r3, [r3, #32]
 800501e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	69db      	ldr	r3, [r3, #28]
 800502a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	6a1b      	ldr	r3, [r3, #32]
 8005030:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005032:	697b      	ldr	r3, [r7, #20]
 8005034:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005038:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	021b      	lsls	r3, r3, #8
 800503e:	697a      	ldr	r2, [r7, #20]
 8005040:	4313      	orrs	r3, r2
 8005042:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005044:	697b      	ldr	r3, [r7, #20]
 8005046:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800504a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	031b      	lsls	r3, r3, #12
 8005050:	b29b      	uxth	r3, r3
 8005052:	697a      	ldr	r2, [r7, #20]
 8005054:	4313      	orrs	r3, r2
 8005056:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005058:	693b      	ldr	r3, [r7, #16]
 800505a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800505e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005060:	68bb      	ldr	r3, [r7, #8]
 8005062:	031b      	lsls	r3, r3, #12
 8005064:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8005068:	693a      	ldr	r2, [r7, #16]
 800506a:	4313      	orrs	r3, r2
 800506c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	697a      	ldr	r2, [r7, #20]
 8005072:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	693a      	ldr	r2, [r7, #16]
 8005078:	621a      	str	r2, [r3, #32]
}
 800507a:	bf00      	nop
 800507c:	371c      	adds	r7, #28
 800507e:	46bd      	mov	sp, r7
 8005080:	bc80      	pop	{r7}
 8005082:	4770      	bx	lr

08005084 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005084:	b480      	push	{r7}
 8005086:	b085      	sub	sp, #20
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
 800508c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	689b      	ldr	r3, [r3, #8]
 8005092:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800509a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800509c:	683a      	ldr	r2, [r7, #0]
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	4313      	orrs	r3, r2
 80050a2:	f043 0307 	orr.w	r3, r3, #7
 80050a6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	68fa      	ldr	r2, [r7, #12]
 80050ac:	609a      	str	r2, [r3, #8]
}
 80050ae:	bf00      	nop
 80050b0:	3714      	adds	r7, #20
 80050b2:	46bd      	mov	sp, r7
 80050b4:	bc80      	pop	{r7}
 80050b6:	4770      	bx	lr

080050b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80050b8:	b480      	push	{r7}
 80050ba:	b087      	sub	sp, #28
 80050bc:	af00      	add	r7, sp, #0
 80050be:	60f8      	str	r0, [r7, #12]
 80050c0:	60b9      	str	r1, [r7, #8]
 80050c2:	607a      	str	r2, [r7, #4]
 80050c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	689b      	ldr	r3, [r3, #8]
 80050ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80050cc:	697b      	ldr	r3, [r7, #20]
 80050ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80050d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	021a      	lsls	r2, r3, #8
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	431a      	orrs	r2, r3
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	4313      	orrs	r3, r2
 80050e0:	697a      	ldr	r2, [r7, #20]
 80050e2:	4313      	orrs	r3, r2
 80050e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	697a      	ldr	r2, [r7, #20]
 80050ea:	609a      	str	r2, [r3, #8]
}
 80050ec:	bf00      	nop
 80050ee:	371c      	adds	r7, #28
 80050f0:	46bd      	mov	sp, r7
 80050f2:	bc80      	pop	{r7}
 80050f4:	4770      	bx	lr

080050f6 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80050f6:	b480      	push	{r7}
 80050f8:	b087      	sub	sp, #28
 80050fa:	af00      	add	r7, sp, #0
 80050fc:	60f8      	str	r0, [r7, #12]
 80050fe:	60b9      	str	r1, [r7, #8]
 8005100:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	f003 031f 	and.w	r3, r3, #31
 8005108:	2201      	movs	r2, #1
 800510a:	fa02 f303 	lsl.w	r3, r2, r3
 800510e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	6a1a      	ldr	r2, [r3, #32]
 8005114:	697b      	ldr	r3, [r7, #20]
 8005116:	43db      	mvns	r3, r3
 8005118:	401a      	ands	r2, r3
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	6a1a      	ldr	r2, [r3, #32]
 8005122:	68bb      	ldr	r3, [r7, #8]
 8005124:	f003 031f 	and.w	r3, r3, #31
 8005128:	6879      	ldr	r1, [r7, #4]
 800512a:	fa01 f303 	lsl.w	r3, r1, r3
 800512e:	431a      	orrs	r2, r3
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	621a      	str	r2, [r3, #32]
}
 8005134:	bf00      	nop
 8005136:	371c      	adds	r7, #28
 8005138:	46bd      	mov	sp, r7
 800513a:	bc80      	pop	{r7}
 800513c:	4770      	bx	lr
	...

08005140 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005140:	b480      	push	{r7}
 8005142:	b085      	sub	sp, #20
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
 8005148:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005150:	2b01      	cmp	r3, #1
 8005152:	d101      	bne.n	8005158 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005154:	2302      	movs	r3, #2
 8005156:	e06d      	b.n	8005234 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2201      	movs	r2, #1
 800515c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2202      	movs	r2, #2
 8005164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	689b      	ldr	r3, [r3, #8]
 8005176:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	4a30      	ldr	r2, [pc, #192]	; (8005240 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d009      	beq.n	8005196 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4a2f      	ldr	r2, [pc, #188]	; (8005244 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005188:	4293      	cmp	r3, r2
 800518a:	d004      	beq.n	8005196 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	4a2d      	ldr	r2, [pc, #180]	; (8005248 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d108      	bne.n	80051a8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800519c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	685b      	ldr	r3, [r3, #4]
 80051a2:	68fa      	ldr	r2, [r7, #12]
 80051a4:	4313      	orrs	r3, r2
 80051a6:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	68fa      	ldr	r2, [r7, #12]
 80051b6:	4313      	orrs	r3, r2
 80051b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	68fa      	ldr	r2, [r7, #12]
 80051c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	4a1e      	ldr	r2, [pc, #120]	; (8005240 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d01d      	beq.n	8005208 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051d4:	d018      	beq.n	8005208 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a1c      	ldr	r2, [pc, #112]	; (800524c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d013      	beq.n	8005208 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4a1a      	ldr	r2, [pc, #104]	; (8005250 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d00e      	beq.n	8005208 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	4a15      	ldr	r2, [pc, #84]	; (8005244 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d009      	beq.n	8005208 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4a16      	ldr	r2, [pc, #88]	; (8005254 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d004      	beq.n	8005208 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	4a11      	ldr	r2, [pc, #68]	; (8005248 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d10c      	bne.n	8005222 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800520e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	689b      	ldr	r3, [r3, #8]
 8005214:	68ba      	ldr	r2, [r7, #8]
 8005216:	4313      	orrs	r3, r2
 8005218:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	68ba      	ldr	r2, [r7, #8]
 8005220:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2201      	movs	r2, #1
 8005226:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2200      	movs	r2, #0
 800522e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005232:	2300      	movs	r3, #0
}
 8005234:	4618      	mov	r0, r3
 8005236:	3714      	adds	r7, #20
 8005238:	46bd      	mov	sp, r7
 800523a:	bc80      	pop	{r7}
 800523c:	4770      	bx	lr
 800523e:	bf00      	nop
 8005240:	40012c00 	.word	0x40012c00
 8005244:	40013400 	.word	0x40013400
 8005248:	40015000 	.word	0x40015000
 800524c:	40000400 	.word	0x40000400
 8005250:	40000800 	.word	0x40000800
 8005254:	40014000 	.word	0x40014000

08005258 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005258:	b480      	push	{r7}
 800525a:	b083      	sub	sp, #12
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005260:	bf00      	nop
 8005262:	370c      	adds	r7, #12
 8005264:	46bd      	mov	sp, r7
 8005266:	bc80      	pop	{r7}
 8005268:	4770      	bx	lr

0800526a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800526a:	b480      	push	{r7}
 800526c:	b083      	sub	sp, #12
 800526e:	af00      	add	r7, sp, #0
 8005270:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005272:	bf00      	nop
 8005274:	370c      	adds	r7, #12
 8005276:	46bd      	mov	sp, r7
 8005278:	bc80      	pop	{r7}
 800527a:	4770      	bx	lr

0800527c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800527c:	b480      	push	{r7}
 800527e:	b083      	sub	sp, #12
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005284:	bf00      	nop
 8005286:	370c      	adds	r7, #12
 8005288:	46bd      	mov	sp, r7
 800528a:	bc80      	pop	{r7}
 800528c:	4770      	bx	lr
	...

08005290 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b082      	sub	sp, #8
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d101      	bne.n	80052a2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800529e:	2301      	movs	r3, #1
 80052a0:	e0a7      	b.n	80053f2 <HAL_I2C_Init+0x162>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80052a8:	b2db      	uxtb	r3, r3
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d12c      	bne.n	8005308 <HAL_I2C_Init+0x78>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2200      	movs	r2, #0
 80052b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    /* Init the I2C Callback settings */
    hi2c->MasterTxCpltCallback = HAL_I2C_MasterTxCpltCallback; /* Legacy weak MasterTxCpltCallback */
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	4a50      	ldr	r2, [pc, #320]	; (80053fc <HAL_I2C_Init+0x16c>)
 80052ba:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->MasterRxCpltCallback = HAL_I2C_MasterRxCpltCallback; /* Legacy weak MasterRxCpltCallback */
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	4a50      	ldr	r2, [pc, #320]	; (8005400 <HAL_I2C_Init+0x170>)
 80052c0:	651a      	str	r2, [r3, #80]	; 0x50
    hi2c->SlaveTxCpltCallback  = HAL_I2C_SlaveTxCpltCallback;  /* Legacy weak SlaveTxCpltCallback  */
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	4a4f      	ldr	r2, [pc, #316]	; (8005404 <HAL_I2C_Init+0x174>)
 80052c6:	655a      	str	r2, [r3, #84]	; 0x54
    hi2c->SlaveRxCpltCallback  = HAL_I2C_SlaveRxCpltCallback;  /* Legacy weak SlaveRxCpltCallback  */
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	4a4f      	ldr	r2, [pc, #316]	; (8005408 <HAL_I2C_Init+0x178>)
 80052cc:	659a      	str	r2, [r3, #88]	; 0x58
    hi2c->ListenCpltCallback   = HAL_I2C_ListenCpltCallback;   /* Legacy weak ListenCpltCallback   */
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	4a4e      	ldr	r2, [pc, #312]	; (800540c <HAL_I2C_Init+0x17c>)
 80052d2:	65da      	str	r2, [r3, #92]	; 0x5c
    hi2c->MemTxCpltCallback    = HAL_I2C_MemTxCpltCallback;    /* Legacy weak MemTxCpltCallback    */
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	4a4e      	ldr	r2, [pc, #312]	; (8005410 <HAL_I2C_Init+0x180>)
 80052d8:	661a      	str	r2, [r3, #96]	; 0x60
    hi2c->MemRxCpltCallback    = HAL_I2C_MemRxCpltCallback;    /* Legacy weak MemRxCpltCallback    */
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	4a4d      	ldr	r2, [pc, #308]	; (8005414 <HAL_I2C_Init+0x184>)
 80052de:	665a      	str	r2, [r3, #100]	; 0x64
    hi2c->ErrorCallback        = HAL_I2C_ErrorCallback;        /* Legacy weak ErrorCallback        */
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	4a4d      	ldr	r2, [pc, #308]	; (8005418 <HAL_I2C_Init+0x188>)
 80052e4:	669a      	str	r2, [r3, #104]	; 0x68
    hi2c->AbortCpltCallback    = HAL_I2C_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	4a4c      	ldr	r2, [pc, #304]	; (800541c <HAL_I2C_Init+0x18c>)
 80052ea:	66da      	str	r2, [r3, #108]	; 0x6c
    hi2c->AddrCallback         = HAL_I2C_AddrCallback;         /* Legacy weak AddrCallback         */
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	4a4c      	ldr	r2, [pc, #304]	; (8005420 <HAL_I2C_Init+0x190>)
 80052f0:	671a      	str	r2, [r3, #112]	; 0x70

    if (hi2c->MspInitCallback == NULL)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d102      	bne.n	8005300 <HAL_I2C_Init+0x70>
    {
      hi2c->MspInitCallback = HAL_I2C_MspInit; /* Legacy weak MspInit  */
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	4a49      	ldr	r2, [pc, #292]	; (8005424 <HAL_I2C_Init+0x194>)
 80052fe:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005304:	6878      	ldr	r0, [r7, #4]
 8005306:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2224      	movs	r2, #36	; 0x24
 800530c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	681a      	ldr	r2, [r3, #0]
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f022 0201 	bic.w	r2, r2, #1
 800531e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	685a      	ldr	r2, [r3, #4]
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800532c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	689a      	ldr	r2, [r3, #8]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800533c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	68db      	ldr	r3, [r3, #12]
 8005342:	2b01      	cmp	r3, #1
 8005344:	d107      	bne.n	8005356 <HAL_I2C_Init+0xc6>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	689a      	ldr	r2, [r3, #8]
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005352:	609a      	str	r2, [r3, #8]
 8005354:	e006      	b.n	8005364 <HAL_I2C_Init+0xd4>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	689a      	ldr	r2, [r3, #8]
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8005362:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	68db      	ldr	r3, [r3, #12]
 8005368:	2b02      	cmp	r3, #2
 800536a:	d104      	bne.n	8005376 <HAL_I2C_Init+0xe6>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005374:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	685b      	ldr	r3, [r3, #4]
 800537c:	687a      	ldr	r2, [r7, #4]
 800537e:	6812      	ldr	r2, [r2, #0]
 8005380:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005384:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005388:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	68da      	ldr	r2, [r3, #12]
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005398:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	691a      	ldr	r2, [r3, #16]
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	695b      	ldr	r3, [r3, #20]
 80053a2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	699b      	ldr	r3, [r3, #24]
 80053aa:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	430a      	orrs	r2, r1
 80053b2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	69d9      	ldr	r1, [r3, #28]
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6a1a      	ldr	r2, [r3, #32]
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	430a      	orrs	r2, r1
 80053c2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	681a      	ldr	r2, [r3, #0]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f042 0201 	orr.w	r2, r2, #1
 80053d2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2200      	movs	r2, #0
 80053d8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2220      	movs	r2, #32
 80053de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2200      	movs	r2, #0
 80053e6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2200      	movs	r2, #0
 80053ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80053f0:	2300      	movs	r3, #0
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3708      	adds	r7, #8
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bd80      	pop	{r7, pc}
 80053fa:	bf00      	nop
 80053fc:	08005839 	.word	0x08005839
 8005400:	0800584b 	.word	0x0800584b
 8005404:	0800585d 	.word	0x0800585d
 8005408:	0800586f 	.word	0x0800586f
 800540c:	0800589b 	.word	0x0800589b
 8005410:	0800a811 	.word	0x0800a811
 8005414:	0800a831 	.word	0x0800a831
 8005418:	0800a851 	.word	0x0800a851
 800541c:	080058ad 	.word	0x080058ad
 8005420:	08005881 	.word	0x08005881
 8005424:	0800737d 	.word	0x0800737d

08005428 <HAL_I2C_Mem_Write_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                        uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b08a      	sub	sp, #40	; 0x28
 800542c:	af02      	add	r7, sp, #8
 800542e:	60f8      	str	r0, [r7, #12]
 8005430:	4608      	mov	r0, r1
 8005432:	4611      	mov	r1, r2
 8005434:	461a      	mov	r2, r3
 8005436:	4603      	mov	r3, r0
 8005438:	817b      	strh	r3, [r7, #10]
 800543a:	460b      	mov	r3, r1
 800543c:	813b      	strh	r3, [r7, #8]
 800543e:	4613      	mov	r3, r2
 8005440:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005448:	b2db      	uxtb	r3, r3
 800544a:	2b20      	cmp	r3, #32
 800544c:	f040 80d5 	bne.w	80055fa <HAL_I2C_Mem_Write_DMA+0x1d2>
  {
    if ((pData == NULL) || (Size == 0U))
 8005450:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005452:	2b00      	cmp	r3, #0
 8005454:	d002      	beq.n	800545c <HAL_I2C_Mem_Write_DMA+0x34>
 8005456:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8005458:	2b00      	cmp	r3, #0
 800545a:	d105      	bne.n	8005468 <HAL_I2C_Mem_Write_DMA+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005462:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8005464:	2301      	movs	r3, #1
 8005466:	e0c9      	b.n	80055fc <HAL_I2C_Mem_Write_DMA+0x1d4>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	699b      	ldr	r3, [r3, #24]
 800546e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005472:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005476:	d101      	bne.n	800547c <HAL_I2C_Mem_Write_DMA+0x54>
    {
      return HAL_BUSY;
 8005478:	2302      	movs	r3, #2
 800547a:	e0bf      	b.n	80055fc <HAL_I2C_Mem_Write_DMA+0x1d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005482:	2b01      	cmp	r3, #1
 8005484:	d101      	bne.n	800548a <HAL_I2C_Mem_Write_DMA+0x62>
 8005486:	2302      	movs	r3, #2
 8005488:	e0b8      	b.n	80055fc <HAL_I2C_Mem_Write_DMA+0x1d4>
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2201      	movs	r2, #1
 800548e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005492:	f001 fdd1 	bl	8007038 <HAL_GetTick>
 8005496:	61b8      	str	r0, [r7, #24]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2221      	movs	r2, #33	; 0x21
 800549c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2240      	movs	r2, #64	; 0x40
 80054a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	2200      	movs	r2, #0
 80054ac:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80054b2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80054b8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	4a51      	ldr	r2, [pc, #324]	; (8005604 <HAL_I2C_Mem_Write_DMA+0x1dc>)
 80054be:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	4a51      	ldr	r2, [pc, #324]	; (8005608 <HAL_I2C_Mem_Write_DMA+0x1e0>)
 80054c4:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054ca:	b29b      	uxth	r3, r3
 80054cc:	2bff      	cmp	r3, #255	; 0xff
 80054ce:	d906      	bls.n	80054de <HAL_I2C_Mem_Write_DMA+0xb6>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	22ff      	movs	r2, #255	; 0xff
 80054d4:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 80054d6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80054da:	61fb      	str	r3, [r7, #28]
 80054dc:	e007      	b.n	80054ee <HAL_I2C_Mem_Write_DMA+0xc6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054e2:	b29a      	uxth	r2, r3
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 80054e8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80054ec:	61fb      	str	r3, [r7, #28]
    }

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart)
 80054ee:	88f8      	ldrh	r0, [r7, #6]
 80054f0:	893a      	ldrh	r2, [r7, #8]
 80054f2:	8979      	ldrh	r1, [r7, #10]
 80054f4:	69bb      	ldr	r3, [r7, #24]
 80054f6:	9301      	str	r3, [sp, #4]
 80054f8:	2319      	movs	r3, #25
 80054fa:	9300      	str	r3, [sp, #0]
 80054fc:	4603      	mov	r3, r0
 80054fe:	68f8      	ldr	r0, [r7, #12]
 8005500:	f000 fcbe 	bl	8005e80 <I2C_RequestMemoryWrite>
 8005504:	4603      	mov	r3, r0
 8005506:	2b00      	cmp	r3, #0
 8005508:	d005      	beq.n	8005516 <HAL_I2C_Mem_Write_DMA+0xee>
        != HAL_OK)
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2200      	movs	r2, #0
 800550e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8005512:	2301      	movs	r3, #1
 8005514:	e072      	b.n	80055fc <HAL_I2C_Mem_Write_DMA+0x1d4>
    }


    if (hi2c->hdmatx != NULL)
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800551a:	2b00      	cmp	r3, #0
 800551c:	d020      	beq.n	8005560 <HAL_I2C_Mem_Write_DMA+0x138>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005522:	4a3a      	ldr	r2, [pc, #232]	; (800560c <HAL_I2C_Mem_Write_DMA+0x1e4>)
 8005524:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800552a:	4a39      	ldr	r2, [pc, #228]	; (8005610 <HAL_I2C_Mem_Write_DMA+0x1e8>)
 800552c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005532:	2200      	movs	r2, #0
 8005534:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->hdmatx->XferAbortCallback = NULL;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800553a:	2200      	movs	r2, #0
 800553c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8005542:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	3328      	adds	r3, #40	; 0x28
 800554a:	461a      	mov	r2, r3
                                       hi2c->XferSize);
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8005550:	f7fd feb1 	bl	80032b6 <HAL_DMA_Start_IT>
 8005554:	4603      	mov	r3, r0
 8005556:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 8005558:	7dfb      	ldrb	r3, [r7, #23]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d139      	bne.n	80055d2 <HAL_I2C_Mem_Write_DMA+0x1aa>
 800555e:	e013      	b.n	8005588 <HAL_I2C_Mem_Write_DMA+0x160>
      hi2c->State     = HAL_I2C_STATE_READY;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	2220      	movs	r2, #32
 8005564:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	2200      	movs	r2, #0
 800556c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005574:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	645a      	str	r2, [r3, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	2200      	movs	r2, #0
 8005580:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8005584:	2301      	movs	r3, #1
 8005586:	e039      	b.n	80055fc <HAL_I2C_Mem_Write_DMA+0x1d4>
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800558c:	b2da      	uxtb	r2, r3
 800558e:	8979      	ldrh	r1, [r7, #10]
 8005590:	2300      	movs	r3, #0
 8005592:	9300      	str	r3, [sp, #0]
 8005594:	69fb      	ldr	r3, [r7, #28]
 8005596:	68f8      	ldr	r0, [r7, #12]
 8005598:	f001 fb4c 	bl	8006c34 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055a0:	b29a      	uxth	r2, r3
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055a6:	1ad3      	subs	r3, r2, r3
 80055a8:	b29a      	uxth	r2, r3
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	2200      	movs	r2, #0
 80055b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Note : The I2C interrupts must be enabled after unlocking current process
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR and NACK interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80055b6:	2110      	movs	r1, #16
 80055b8:	68f8      	ldr	r0, [r7, #12]
 80055ba:	f001 fb67 	bl	8006c8c <I2C_Enable_IRQ>

      /* Enable DMA Request */
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	681a      	ldr	r2, [r3, #0]
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80055cc:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 80055ce:	2300      	movs	r3, #0
 80055d0:	e014      	b.n	80055fc <HAL_I2C_Mem_Write_DMA+0x1d4>
      hi2c->State     = HAL_I2C_STATE_READY;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	2220      	movs	r2, #32
 80055d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	2200      	movs	r2, #0
 80055de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055e6:	f043 0210 	orr.w	r2, r3, #16
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	645a      	str	r2, [r3, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	2200      	movs	r2, #0
 80055f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80055f6:	2301      	movs	r3, #1
 80055f8:	e000      	b.n	80055fc <HAL_I2C_Mem_Write_DMA+0x1d4>
  }
  else
  {
    return HAL_BUSY;
 80055fa:	2302      	movs	r3, #2
  }
}
 80055fc:	4618      	mov	r0, r3
 80055fe:	3720      	adds	r7, #32
 8005600:	46bd      	mov	sp, r7
 8005602:	bd80      	pop	{r7, pc}
 8005604:	ffff0000 	.word	0xffff0000
 8005608:	08005adb 	.word	0x08005adb
 800560c:	080068b1 	.word	0x080068b1
 8005610:	080069dd 	.word	0x080069dd

08005614 <HAL_I2C_Mem_Read_DMA>:
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b08a      	sub	sp, #40	; 0x28
 8005618:	af02      	add	r7, sp, #8
 800561a:	60f8      	str	r0, [r7, #12]
 800561c:	4608      	mov	r0, r1
 800561e:	4611      	mov	r1, r2
 8005620:	461a      	mov	r2, r3
 8005622:	4603      	mov	r3, r0
 8005624:	817b      	strh	r3, [r7, #10]
 8005626:	460b      	mov	r3, r1
 8005628:	813b      	strh	r3, [r7, #8]
 800562a:	4613      	mov	r3, r2
 800562c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005634:	b2db      	uxtb	r3, r3
 8005636:	2b20      	cmp	r3, #32
 8005638:	f040 80d5 	bne.w	80057e6 <HAL_I2C_Mem_Read_DMA+0x1d2>
  {
    if ((pData == NULL) || (Size == 0U))
 800563c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800563e:	2b00      	cmp	r3, #0
 8005640:	d002      	beq.n	8005648 <HAL_I2C_Mem_Read_DMA+0x34>
 8005642:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8005644:	2b00      	cmp	r3, #0
 8005646:	d105      	bne.n	8005654 <HAL_I2C_Mem_Read_DMA+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800564e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8005650:	2301      	movs	r3, #1
 8005652:	e0c9      	b.n	80057e8 <HAL_I2C_Mem_Read_DMA+0x1d4>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	699b      	ldr	r3, [r3, #24]
 800565a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800565e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005662:	d101      	bne.n	8005668 <HAL_I2C_Mem_Read_DMA+0x54>
    {
      return HAL_BUSY;
 8005664:	2302      	movs	r3, #2
 8005666:	e0bf      	b.n	80057e8 <HAL_I2C_Mem_Read_DMA+0x1d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800566e:	2b01      	cmp	r3, #1
 8005670:	d101      	bne.n	8005676 <HAL_I2C_Mem_Read_DMA+0x62>
 8005672:	2302      	movs	r3, #2
 8005674:	e0b8      	b.n	80057e8 <HAL_I2C_Mem_Read_DMA+0x1d4>
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	2201      	movs	r2, #1
 800567a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800567e:	f001 fcdb 	bl	8007038 <HAL_GetTick>
 8005682:	61b8      	str	r0, [r7, #24]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	2222      	movs	r2, #34	; 0x22
 8005688:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2240      	movs	r2, #64	; 0x40
 8005690:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	2200      	movs	r2, #0
 8005698:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800569e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80056a4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	4a51      	ldr	r2, [pc, #324]	; (80057f0 <HAL_I2C_Mem_Read_DMA+0x1dc>)
 80056aa:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	4a51      	ldr	r2, [pc, #324]	; (80057f4 <HAL_I2C_Mem_Read_DMA+0x1e0>)
 80056b0:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056b6:	b29b      	uxth	r3, r3
 80056b8:	2bff      	cmp	r3, #255	; 0xff
 80056ba:	d906      	bls.n	80056ca <HAL_I2C_Mem_Read_DMA+0xb6>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	22ff      	movs	r2, #255	; 0xff
 80056c0:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 80056c2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80056c6:	61fb      	str	r3, [r7, #28]
 80056c8:	e007      	b.n	80056da <HAL_I2C_Mem_Read_DMA+0xc6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056ce:	b29a      	uxth	r2, r3
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 80056d4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80056d8:	61fb      	str	r3, [r7, #28]
    }

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 80056da:	88f8      	ldrh	r0, [r7, #6]
 80056dc:	893a      	ldrh	r2, [r7, #8]
 80056de:	8979      	ldrh	r1, [r7, #10]
 80056e0:	69bb      	ldr	r3, [r7, #24]
 80056e2:	9301      	str	r3, [sp, #4]
 80056e4:	2319      	movs	r3, #25
 80056e6:	9300      	str	r3, [sp, #0]
 80056e8:	4603      	mov	r3, r0
 80056ea:	68f8      	ldr	r0, [r7, #12]
 80056ec:	f000 fc1c 	bl	8005f28 <I2C_RequestMemoryRead>
 80056f0:	4603      	mov	r3, r0
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d005      	beq.n	8005702 <HAL_I2C_Mem_Read_DMA+0xee>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	2200      	movs	r2, #0
 80056fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80056fe:	2301      	movs	r3, #1
 8005700:	e072      	b.n	80057e8 <HAL_I2C_Mem_Read_DMA+0x1d4>
    }

    if (hi2c->hdmarx != NULL)
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005706:	2b00      	cmp	r3, #0
 8005708:	d020      	beq.n	800574c <HAL_I2C_Mem_Read_DMA+0x138>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800570e:	4a3a      	ldr	r2, [pc, #232]	; (80057f8 <HAL_I2C_Mem_Read_DMA+0x1e4>)
 8005710:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005716:	4a39      	ldr	r2, [pc, #228]	; (80057fc <HAL_I2C_Mem_Read_DMA+0x1e8>)
 8005718:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800571e:	2200      	movs	r2, #0
 8005720:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->hdmarx->XferAbortCallback = NULL;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005726:	2200      	movs	r2, #0
 8005728:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	3324      	adds	r3, #36	; 0x24
 8005734:	4619      	mov	r1, r3
 8005736:	6aba      	ldr	r2, [r7, #40]	; 0x28
                                       hi2c->XferSize);
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 800573c:	f7fd fdbb 	bl	80032b6 <HAL_DMA_Start_IT>
 8005740:	4603      	mov	r3, r0
 8005742:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 8005744:	7dfb      	ldrb	r3, [r7, #23]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d139      	bne.n	80057be <HAL_I2C_Mem_Read_DMA+0x1aa>
 800574a:	e013      	b.n	8005774 <HAL_I2C_Mem_Read_DMA+0x160>
      hi2c->State     = HAL_I2C_STATE_READY;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	2220      	movs	r2, #32
 8005750:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	2200      	movs	r2, #0
 8005758:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005760:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	645a      	str	r2, [r3, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	2200      	movs	r2, #0
 800576c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8005770:	2301      	movs	r3, #1
 8005772:	e039      	b.n	80057e8 <HAL_I2C_Mem_Read_DMA+0x1d4>
    {
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005778:	b2da      	uxtb	r2, r3
 800577a:	8979      	ldrh	r1, [r7, #10]
 800577c:	4b20      	ldr	r3, [pc, #128]	; (8005800 <HAL_I2C_Mem_Read_DMA+0x1ec>)
 800577e:	9300      	str	r3, [sp, #0]
 8005780:	69fb      	ldr	r3, [r7, #28]
 8005782:	68f8      	ldr	r0, [r7, #12]
 8005784:	f001 fa56 	bl	8006c34 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800578c:	b29a      	uxth	r2, r3
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005792:	1ad3      	subs	r3, r2, r3
 8005794:	b29a      	uxth	r2, r3
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2200      	movs	r2, #0
 800579e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Note : The I2C interrupts must be enabled after unlocking current process
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR and NACK interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80057a2:	2110      	movs	r1, #16
 80057a4:	68f8      	ldr	r0, [r7, #12]
 80057a6:	f001 fa71 	bl	8006c8c <I2C_Enable_IRQ>

      /* Enable DMA Request */
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	681a      	ldr	r2, [r3, #0]
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80057b8:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 80057ba:	2300      	movs	r3, #0
 80057bc:	e014      	b.n	80057e8 <HAL_I2C_Mem_Read_DMA+0x1d4>
      hi2c->State     = HAL_I2C_STATE_READY;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	2220      	movs	r2, #32
 80057c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	2200      	movs	r2, #0
 80057ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057d2:	f043 0210 	orr.w	r2, r3, #16
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	645a      	str	r2, [r3, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	2200      	movs	r2, #0
 80057de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80057e2:	2301      	movs	r3, #1
 80057e4:	e000      	b.n	80057e8 <HAL_I2C_Mem_Read_DMA+0x1d4>
  }
  else
  {
    return HAL_BUSY;
 80057e6:	2302      	movs	r3, #2
  }
}
 80057e8:	4618      	mov	r0, r3
 80057ea:	3720      	adds	r7, #32
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bd80      	pop	{r7, pc}
 80057f0:	ffff0000 	.word	0xffff0000
 80057f4:	08005adb 	.word	0x08005adb
 80057f8:	08006947 	.word	0x08006947
 80057fc:	080069dd 	.word	0x080069dd
 8005800:	80002400 	.word	0x80002400

08005804 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b084      	sub	sp, #16
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	699b      	ldr	r3, [r3, #24]
 8005812:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005820:	2b00      	cmp	r3, #0
 8005822:	d005      	beq.n	8005830 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005828:	68ba      	ldr	r2, [r7, #8]
 800582a:	68f9      	ldr	r1, [r7, #12]
 800582c:	6878      	ldr	r0, [r7, #4]
 800582e:	4798      	blx	r3
  }
}
 8005830:	bf00      	nop
 8005832:	3710      	adds	r7, #16
 8005834:	46bd      	mov	sp, r7
 8005836:	bd80      	pop	{r7, pc}

08005838 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005838:	b480      	push	{r7}
 800583a:	b083      	sub	sp, #12
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8005840:	bf00      	nop
 8005842:	370c      	adds	r7, #12
 8005844:	46bd      	mov	sp, r7
 8005846:	bc80      	pop	{r7}
 8005848:	4770      	bx	lr

0800584a <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800584a:	b480      	push	{r7}
 800584c:	b083      	sub	sp, #12
 800584e:	af00      	add	r7, sp, #0
 8005850:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8005852:	bf00      	nop
 8005854:	370c      	adds	r7, #12
 8005856:	46bd      	mov	sp, r7
 8005858:	bc80      	pop	{r7}
 800585a:	4770      	bx	lr

0800585c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800585c:	b480      	push	{r7}
 800585e:	b083      	sub	sp, #12
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005864:	bf00      	nop
 8005866:	370c      	adds	r7, #12
 8005868:	46bd      	mov	sp, r7
 800586a:	bc80      	pop	{r7}
 800586c:	4770      	bx	lr

0800586e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800586e:	b480      	push	{r7}
 8005870:	b083      	sub	sp, #12
 8005872:	af00      	add	r7, sp, #0
 8005874:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005876:	bf00      	nop
 8005878:	370c      	adds	r7, #12
 800587a:	46bd      	mov	sp, r7
 800587c:	bc80      	pop	{r7}
 800587e:	4770      	bx	lr

08005880 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005880:	b480      	push	{r7}
 8005882:	b083      	sub	sp, #12
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
 8005888:	460b      	mov	r3, r1
 800588a:	70fb      	strb	r3, [r7, #3]
 800588c:	4613      	mov	r3, r2
 800588e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005890:	bf00      	nop
 8005892:	370c      	adds	r7, #12
 8005894:	46bd      	mov	sp, r7
 8005896:	bc80      	pop	{r7}
 8005898:	4770      	bx	lr

0800589a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800589a:	b480      	push	{r7}
 800589c:	b083      	sub	sp, #12
 800589e:	af00      	add	r7, sp, #0
 80058a0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80058a2:	bf00      	nop
 80058a4:	370c      	adds	r7, #12
 80058a6:	46bd      	mov	sp, r7
 80058a8:	bc80      	pop	{r7}
 80058aa:	4770      	bx	lr

080058ac <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80058ac:	b480      	push	{r7}
 80058ae:	b083      	sub	sp, #12
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80058b4:	bf00      	nop
 80058b6:	370c      	adds	r7, #12
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bc80      	pop	{r7}
 80058bc:	4770      	bx	lr

080058be <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 80058be:	b480      	push	{r7}
 80058c0:	b083      	sub	sp, #12
 80058c2:	af00      	add	r7, sp, #0
 80058c4:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 80058ca:	4618      	mov	r0, r3
 80058cc:	370c      	adds	r7, #12
 80058ce:	46bd      	mov	sp, r7
 80058d0:	bc80      	pop	{r7}
 80058d2:	4770      	bx	lr

080058d4 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b086      	sub	sp, #24
 80058d8:	af00      	add	r7, sp, #0
 80058da:	60f8      	str	r0, [r7, #12]
 80058dc:	60b9      	str	r1, [r7, #8]
 80058de:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058e4:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80058f0:	2b01      	cmp	r3, #1
 80058f2:	d101      	bne.n	80058f8 <I2C_Slave_ISR_IT+0x24>
 80058f4:	2302      	movs	r3, #2
 80058f6:	e0ec      	b.n	8005ad2 <I2C_Slave_ISR_IT+0x1fe>
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	2201      	movs	r2, #1
 80058fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005900:	693b      	ldr	r3, [r7, #16]
 8005902:	095b      	lsrs	r3, r3, #5
 8005904:	f003 0301 	and.w	r3, r3, #1
 8005908:	2b00      	cmp	r3, #0
 800590a:	d009      	beq.n	8005920 <I2C_Slave_ISR_IT+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	095b      	lsrs	r3, r3, #5
 8005910:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005914:	2b00      	cmp	r3, #0
 8005916:	d003      	beq.n	8005920 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8005918:	6939      	ldr	r1, [r7, #16]
 800591a:	68f8      	ldr	r0, [r7, #12]
 800591c:	f000 fd4a 	bl	80063b4 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005920:	693b      	ldr	r3, [r7, #16]
 8005922:	091b      	lsrs	r3, r3, #4
 8005924:	f003 0301 	and.w	r3, r3, #1
 8005928:	2b00      	cmp	r3, #0
 800592a:	d04d      	beq.n	80059c8 <I2C_Slave_ISR_IT+0xf4>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	091b      	lsrs	r3, r3, #4
 8005930:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005934:	2b00      	cmp	r3, #0
 8005936:	d047      	beq.n	80059c8 <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800593c:	b29b      	uxth	r3, r3
 800593e:	2b00      	cmp	r3, #0
 8005940:	d128      	bne.n	8005994 <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005948:	b2db      	uxtb	r3, r3
 800594a:	2b28      	cmp	r3, #40	; 0x28
 800594c:	d108      	bne.n	8005960 <I2C_Slave_ISR_IT+0x8c>
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005954:	d104      	bne.n	8005960 <I2C_Slave_ISR_IT+0x8c>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8005956:	6939      	ldr	r1, [r7, #16]
 8005958:	68f8      	ldr	r0, [r7, #12]
 800595a:	f000 fe37 	bl	80065cc <I2C_ITListenCplt>
 800595e:	e032      	b.n	80059c6 <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005966:	b2db      	uxtb	r3, r3
 8005968:	2b29      	cmp	r3, #41	; 0x29
 800596a:	d10e      	bne.n	800598a <I2C_Slave_ISR_IT+0xb6>
 800596c:	697b      	ldr	r3, [r7, #20]
 800596e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005972:	d00a      	beq.n	800598a <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	2210      	movs	r2, #16
 800597a:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800597c:	68f8      	ldr	r0, [r7, #12]
 800597e:	f000 ff74 	bl	800686a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8005982:	68f8      	ldr	r0, [r7, #12]
 8005984:	f000 fbe7 	bl	8006156 <I2C_ITSlaveSeqCplt>
 8005988:	e01d      	b.n	80059c6 <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	2210      	movs	r2, #16
 8005990:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8005992:	e096      	b.n	8005ac2 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	2210      	movs	r2, #16
 800599a:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059a0:	f043 0204 	orr.w	r2, r3, #4
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80059a8:	697b      	ldr	r3, [r7, #20]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d004      	beq.n	80059b8 <I2C_Slave_ISR_IT+0xe4>
 80059ae:	697b      	ldr	r3, [r7, #20]
 80059b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80059b4:	f040 8085 	bne.w	8005ac2 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059bc:	4619      	mov	r1, r3
 80059be:	68f8      	ldr	r0, [r7, #12]
 80059c0:	f000 fe5a 	bl	8006678 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80059c4:	e07d      	b.n	8005ac2 <I2C_Slave_ISR_IT+0x1ee>
 80059c6:	e07c      	b.n	8005ac2 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80059c8:	693b      	ldr	r3, [r7, #16]
 80059ca:	089b      	lsrs	r3, r3, #2
 80059cc:	f003 0301 	and.w	r3, r3, #1
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d030      	beq.n	8005a36 <I2C_Slave_ISR_IT+0x162>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	089b      	lsrs	r3, r3, #2
 80059d8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d02a      	beq.n	8005a36 <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059e4:	b29b      	uxth	r3, r3
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d018      	beq.n	8005a1c <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059f4:	b2d2      	uxtb	r2, r2
 80059f6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059fc:	1c5a      	adds	r2, r3, #1
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a06:	3b01      	subs	r3, #1
 8005a08:	b29a      	uxth	r2, r3
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a12:	b29b      	uxth	r3, r3
 8005a14:	3b01      	subs	r3, #1
 8005a16:	b29a      	uxth	r2, r3
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a20:	b29b      	uxth	r3, r3
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d14f      	bne.n	8005ac6 <I2C_Slave_ISR_IT+0x1f2>
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005a2c:	d04b      	beq.n	8005ac6 <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8005a2e:	68f8      	ldr	r0, [r7, #12]
 8005a30:	f000 fb91 	bl	8006156 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8005a34:	e047      	b.n	8005ac6 <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	08db      	lsrs	r3, r3, #3
 8005a3a:	f003 0301 	and.w	r3, r3, #1
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d00a      	beq.n	8005a58 <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	08db      	lsrs	r3, r3, #3
 8005a46:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d004      	beq.n	8005a58 <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8005a4e:	6939      	ldr	r1, [r7, #16]
 8005a50:	68f8      	ldr	r0, [r7, #12]
 8005a52:	f000 fabd 	bl	8005fd0 <I2C_ITAddrCplt>
 8005a56:	e037      	b.n	8005ac8 <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005a58:	693b      	ldr	r3, [r7, #16]
 8005a5a:	085b      	lsrs	r3, r3, #1
 8005a5c:	f003 0301 	and.w	r3, r3, #1
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d031      	beq.n	8005ac8 <I2C_Slave_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	085b      	lsrs	r3, r3, #1
 8005a68:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d02b      	beq.n	8005ac8 <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a74:	b29b      	uxth	r3, r3
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d018      	beq.n	8005aac <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a7e:	781a      	ldrb	r2, [r3, #0]
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a8a:	1c5a      	adds	r2, r3, #1
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a94:	b29b      	uxth	r3, r3
 8005a96:	3b01      	subs	r3, #1
 8005a98:	b29a      	uxth	r2, r3
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005aa2:	3b01      	subs	r3, #1
 8005aa4:	b29a      	uxth	r2, r3
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	851a      	strh	r2, [r3, #40]	; 0x28
 8005aaa:	e00d      	b.n	8005ac8 <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8005aac:	697b      	ldr	r3, [r7, #20]
 8005aae:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005ab2:	d002      	beq.n	8005aba <I2C_Slave_ISR_IT+0x1e6>
 8005ab4:	697b      	ldr	r3, [r7, #20]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d106      	bne.n	8005ac8 <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8005aba:	68f8      	ldr	r0, [r7, #12]
 8005abc:	f000 fb4b 	bl	8006156 <I2C_ITSlaveSeqCplt>
 8005ac0:	e002      	b.n	8005ac8 <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 8005ac2:	bf00      	nop
 8005ac4:	e000      	b.n	8005ac8 <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 8005ac6:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	2200      	movs	r2, #0
 8005acc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005ad0:	2300      	movs	r3, #0
}
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	3718      	adds	r7, #24
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	bd80      	pop	{r7, pc}

08005ada <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8005ada:	b580      	push	{r7, lr}
 8005adc:	b088      	sub	sp, #32
 8005ade:	af02      	add	r7, sp, #8
 8005ae0:	60f8      	str	r0, [r7, #12]
 8005ae2:	60b9      	str	r1, [r7, #8]
 8005ae4:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d101      	bne.n	8005af4 <I2C_Master_ISR_DMA+0x1a>
 8005af0:	2302      	movs	r3, #2
 8005af2:	e0e1      	b.n	8005cb8 <I2C_Master_ISR_DMA+0x1de>
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	2201      	movs	r2, #1
 8005af8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	091b      	lsrs	r3, r3, #4
 8005b00:	f003 0301 	and.w	r3, r3, #1
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d017      	beq.n	8005b38 <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	091b      	lsrs	r3, r3, #4
 8005b0c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d011      	beq.n	8005b38 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	2210      	movs	r2, #16
 8005b1a:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b20:	f043 0204 	orr.w	r2, r3, #4
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8005b28:	2120      	movs	r1, #32
 8005b2a:	68f8      	ldr	r0, [r7, #12]
 8005b2c:	f001 f8ae 	bl	8006c8c <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005b30:	68f8      	ldr	r0, [r7, #12]
 8005b32:	f000 fe9a 	bl	800686a <I2C_Flush_TXDR>
 8005b36:	e0ba      	b.n	8005cae <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8005b38:	68bb      	ldr	r3, [r7, #8]
 8005b3a:	09db      	lsrs	r3, r3, #7
 8005b3c:	f003 0301 	and.w	r3, r3, #1
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d072      	beq.n	8005c2a <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	099b      	lsrs	r3, r3, #6
 8005b48:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d06c      	beq.n	8005c2a <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	681a      	ldr	r2, [r3, #0]
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b5e:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b64:	b29b      	uxth	r3, r3
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d04e      	beq.n	8005c08 <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	b29b      	uxth	r3, r3
 8005b72:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005b76:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b7c:	b29b      	uxth	r3, r3
 8005b7e:	2bff      	cmp	r3, #255	; 0xff
 8005b80:	d906      	bls.n	8005b90 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	22ff      	movs	r2, #255	; 0xff
 8005b86:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8005b88:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005b8c:	617b      	str	r3, [r7, #20]
 8005b8e:	e010      	b.n	8005bb2 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b94:	b29a      	uxth	r2, r3
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b9e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005ba2:	d003      	beq.n	8005bac <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ba8:	617b      	str	r3, [r7, #20]
 8005baa:	e002      	b.n	8005bb2 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8005bac:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005bb0:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bb6:	b2da      	uxtb	r2, r3
 8005bb8:	8a79      	ldrh	r1, [r7, #18]
 8005bba:	2300      	movs	r3, #0
 8005bbc:	9300      	str	r3, [sp, #0]
 8005bbe:	697b      	ldr	r3, [r7, #20]
 8005bc0:	68f8      	ldr	r0, [r7, #12]
 8005bc2:	f001 f837 	bl	8006c34 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bca:	b29a      	uxth	r2, r3
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bd0:	1ad3      	subs	r3, r2, r3
 8005bd2:	b29a      	uxth	r2, r3
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005bde:	b2db      	uxtb	r3, r3
 8005be0:	2b22      	cmp	r3, #34	; 0x22
 8005be2:	d108      	bne.n	8005bf6 <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	681a      	ldr	r2, [r3, #0]
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005bf2:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8005bf4:	e05b      	b.n	8005cae <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	681a      	ldr	r2, [r3, #0]
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005c04:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8005c06:	e052      	b.n	8005cae <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	685b      	ldr	r3, [r3, #4]
 8005c0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c12:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005c16:	d003      	beq.n	8005c20 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8005c18:	68f8      	ldr	r0, [r7, #12]
 8005c1a:	f000 fa5d 	bl	80060d8 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8005c1e:	e046      	b.n	8005cae <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8005c20:	2140      	movs	r1, #64	; 0x40
 8005c22:	68f8      	ldr	r0, [r7, #12]
 8005c24:	f000 fd28 	bl	8006678 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8005c28:	e041      	b.n	8005cae <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	099b      	lsrs	r3, r3, #6
 8005c2e:	f003 0301 	and.w	r3, r3, #1
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d029      	beq.n	8005c8a <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	099b      	lsrs	r3, r3, #6
 8005c3a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d023      	beq.n	8005c8a <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c46:	b29b      	uxth	r3, r3
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d119      	bne.n	8005c80 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	685b      	ldr	r3, [r3, #4]
 8005c52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c56:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005c5a:	d027      	beq.n	8005cac <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c60:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005c64:	d108      	bne.n	8005c78 <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	685a      	ldr	r2, [r3, #4]
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005c74:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8005c76:	e019      	b.n	8005cac <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8005c78:	68f8      	ldr	r0, [r7, #12]
 8005c7a:	f000 fa2d 	bl	80060d8 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8005c7e:	e015      	b.n	8005cac <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8005c80:	2140      	movs	r1, #64	; 0x40
 8005c82:	68f8      	ldr	r0, [r7, #12]
 8005c84:	f000 fcf8 	bl	8006678 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8005c88:	e010      	b.n	8005cac <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005c8a:	68bb      	ldr	r3, [r7, #8]
 8005c8c:	095b      	lsrs	r3, r3, #5
 8005c8e:	f003 0301 	and.w	r3, r3, #1
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d00b      	beq.n	8005cae <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	095b      	lsrs	r3, r3, #5
 8005c9a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d005      	beq.n	8005cae <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8005ca2:	68b9      	ldr	r1, [r7, #8]
 8005ca4:	68f8      	ldr	r0, [r7, #12]
 8005ca6:	f000 fab7 	bl	8006218 <I2C_ITMasterCplt>
 8005caa:	e000      	b.n	8005cae <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 8005cac:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005cb6:	2300      	movs	r3, #0
}
 8005cb8:	4618      	mov	r0, r3
 8005cba:	3718      	adds	r7, #24
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	bd80      	pop	{r7, pc}

08005cc0 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b088      	sub	sp, #32
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	60f8      	str	r0, [r7, #12]
 8005cc8:	60b9      	str	r1, [r7, #8]
 8005cca:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cd0:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005cdc:	2b01      	cmp	r3, #1
 8005cde:	d101      	bne.n	8005ce4 <I2C_Slave_ISR_DMA+0x24>
 8005ce0:	2302      	movs	r3, #2
 8005ce2:	e0c9      	b.n	8005e78 <I2C_Slave_ISR_DMA+0x1b8>
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	2201      	movs	r2, #1
 8005ce8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	095b      	lsrs	r3, r3, #5
 8005cf0:	f003 0301 	and.w	r3, r3, #1
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d009      	beq.n	8005d0c <I2C_Slave_ISR_DMA+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	095b      	lsrs	r3, r3, #5
 8005cfc:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d003      	beq.n	8005d0c <I2C_Slave_ISR_DMA+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8005d04:	68b9      	ldr	r1, [r7, #8]
 8005d06:	68f8      	ldr	r0, [r7, #12]
 8005d08:	f000 fb54 	bl	80063b4 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	091b      	lsrs	r3, r3, #4
 8005d10:	f003 0301 	and.w	r3, r3, #1
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	f000 809a 	beq.w	8005e4e <I2C_Slave_ISR_DMA+0x18e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	091b      	lsrs	r3, r3, #4
 8005d1e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	f000 8093 	beq.w	8005e4e <I2C_Slave_ISR_DMA+0x18e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	0b9b      	lsrs	r3, r3, #14
 8005d2c:	f003 0301 	and.w	r3, r3, #1
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d105      	bne.n	8005d40 <I2C_Slave_ISR_DMA+0x80>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	0bdb      	lsrs	r3, r3, #15
 8005d38:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d07f      	beq.n	8005e40 <I2C_Slave_ISR_DMA+0x180>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d00d      	beq.n	8005d64 <I2C_Slave_ISR_DMA+0xa4>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	0bdb      	lsrs	r3, r3, #15
 8005d4c:	f003 0301 	and.w	r3, r3, #1
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d007      	beq.n	8005d64 <I2C_Slave_ISR_DMA+0xa4>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d101      	bne.n	8005d64 <I2C_Slave_ISR_DMA+0xa4>
          {
            treatdmanack = 1U;
 8005d60:	2301      	movs	r3, #1
 8005d62:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d00d      	beq.n	8005d88 <I2C_Slave_ISR_DMA+0xc8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	0b9b      	lsrs	r3, r3, #14
 8005d70:	f003 0301 	and.w	r3, r3, #1
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d007      	beq.n	8005d88 <I2C_Slave_ISR_DMA+0xc8>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d101      	bne.n	8005d88 <I2C_Slave_ISR_DMA+0xc8>
          {
            treatdmanack = 1U;
 8005d84:	2301      	movs	r3, #1
 8005d86:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8005d88:	69fb      	ldr	r3, [r7, #28]
 8005d8a:	2b01      	cmp	r3, #1
 8005d8c:	d128      	bne.n	8005de0 <I2C_Slave_ISR_DMA+0x120>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005d94:	b2db      	uxtb	r3, r3
 8005d96:	2b28      	cmp	r3, #40	; 0x28
 8005d98:	d108      	bne.n	8005dac <I2C_Slave_ISR_DMA+0xec>
 8005d9a:	69bb      	ldr	r3, [r7, #24]
 8005d9c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005da0:	d104      	bne.n	8005dac <I2C_Slave_ISR_DMA+0xec>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8005da2:	68b9      	ldr	r1, [r7, #8]
 8005da4:	68f8      	ldr	r0, [r7, #12]
 8005da6:	f000 fc11 	bl	80065cc <I2C_ITListenCplt>
 8005daa:	e048      	b.n	8005e3e <I2C_Slave_ISR_DMA+0x17e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005db2:	b2db      	uxtb	r3, r3
 8005db4:	2b29      	cmp	r3, #41	; 0x29
 8005db6:	d10e      	bne.n	8005dd6 <I2C_Slave_ISR_DMA+0x116>
 8005db8:	69bb      	ldr	r3, [r7, #24]
 8005dba:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005dbe:	d00a      	beq.n	8005dd6 <I2C_Slave_ISR_DMA+0x116>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	2210      	movs	r2, #16
 8005dc6:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8005dc8:	68f8      	ldr	r0, [r7, #12]
 8005dca:	f000 fd4e 	bl	800686a <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8005dce:	68f8      	ldr	r0, [r7, #12]
 8005dd0:	f000 f9c1 	bl	8006156 <I2C_ITSlaveSeqCplt>
 8005dd4:	e033      	b.n	8005e3e <I2C_Slave_ISR_DMA+0x17e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	2210      	movs	r2, #16
 8005ddc:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8005dde:	e034      	b.n	8005e4a <I2C_Slave_ISR_DMA+0x18a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	2210      	movs	r2, #16
 8005de6:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dec:	f043 0204 	orr.w	r2, r3, #4
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005dfa:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8005dfc:	69bb      	ldr	r3, [r7, #24]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d003      	beq.n	8005e0a <I2C_Slave_ISR_DMA+0x14a>
 8005e02:	69bb      	ldr	r3, [r7, #24]
 8005e04:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005e08:	d11f      	bne.n	8005e4a <I2C_Slave_ISR_DMA+0x18a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005e0a:	7dfb      	ldrb	r3, [r7, #23]
 8005e0c:	2b21      	cmp	r3, #33	; 0x21
 8005e0e:	d002      	beq.n	8005e16 <I2C_Slave_ISR_DMA+0x156>
 8005e10:	7dfb      	ldrb	r3, [r7, #23]
 8005e12:	2b29      	cmp	r3, #41	; 0x29
 8005e14:	d103      	bne.n	8005e1e <I2C_Slave_ISR_DMA+0x15e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	2221      	movs	r2, #33	; 0x21
 8005e1a:	631a      	str	r2, [r3, #48]	; 0x30
 8005e1c:	e008      	b.n	8005e30 <I2C_Slave_ISR_DMA+0x170>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005e1e:	7dfb      	ldrb	r3, [r7, #23]
 8005e20:	2b22      	cmp	r3, #34	; 0x22
 8005e22:	d002      	beq.n	8005e2a <I2C_Slave_ISR_DMA+0x16a>
 8005e24:	7dfb      	ldrb	r3, [r7, #23]
 8005e26:	2b2a      	cmp	r3, #42	; 0x2a
 8005e28:	d102      	bne.n	8005e30 <I2C_Slave_ISR_DMA+0x170>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	2222      	movs	r2, #34	; 0x22
 8005e2e:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e34:	4619      	mov	r1, r3
 8005e36:	68f8      	ldr	r0, [r7, #12]
 8005e38:	f000 fc1e 	bl	8006678 <I2C_ITError>
      if (treatdmanack == 1U)
 8005e3c:	e005      	b.n	8005e4a <I2C_Slave_ISR_DMA+0x18a>
 8005e3e:	e004      	b.n	8005e4a <I2C_Slave_ISR_DMA+0x18a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	2210      	movs	r2, #16
 8005e46:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8005e48:	e011      	b.n	8005e6e <I2C_Slave_ISR_DMA+0x1ae>
      if (treatdmanack == 1U)
 8005e4a:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8005e4c:	e00f      	b.n	8005e6e <I2C_Slave_ISR_DMA+0x1ae>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	08db      	lsrs	r3, r3, #3
 8005e52:	f003 0301 	and.w	r3, r3, #1
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d009      	beq.n	8005e6e <I2C_Slave_ISR_DMA+0x1ae>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	08db      	lsrs	r3, r3, #3
 8005e5e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d003      	beq.n	8005e6e <I2C_Slave_ISR_DMA+0x1ae>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8005e66:	68b9      	ldr	r1, [r7, #8]
 8005e68:	68f8      	ldr	r0, [r7, #12]
 8005e6a:	f000 f8b1 	bl	8005fd0 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	2200      	movs	r2, #0
 8005e72:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005e76:	2300      	movs	r3, #0
}
 8005e78:	4618      	mov	r0, r3
 8005e7a:	3720      	adds	r7, #32
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	bd80      	pop	{r7, pc}

08005e80 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b086      	sub	sp, #24
 8005e84:	af02      	add	r7, sp, #8
 8005e86:	60f8      	str	r0, [r7, #12]
 8005e88:	4608      	mov	r0, r1
 8005e8a:	4611      	mov	r1, r2
 8005e8c:	461a      	mov	r2, r3
 8005e8e:	4603      	mov	r3, r0
 8005e90:	817b      	strh	r3, [r7, #10]
 8005e92:	460b      	mov	r3, r1
 8005e94:	813b      	strh	r3, [r7, #8]
 8005e96:	4613      	mov	r3, r2
 8005e98:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005e9a:	88fb      	ldrh	r3, [r7, #6]
 8005e9c:	b2da      	uxtb	r2, r3
 8005e9e:	8979      	ldrh	r1, [r7, #10]
 8005ea0:	4b20      	ldr	r3, [pc, #128]	; (8005f24 <I2C_RequestMemoryWrite+0xa4>)
 8005ea2:	9300      	str	r3, [sp, #0]
 8005ea4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005ea8:	68f8      	ldr	r0, [r7, #12]
 8005eaa:	f000 fec3 	bl	8006c34 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005eae:	69fa      	ldr	r2, [r7, #28]
 8005eb0:	69b9      	ldr	r1, [r7, #24]
 8005eb2:	68f8      	ldr	r0, [r7, #12]
 8005eb4:	f000 fe07 	bl	8006ac6 <I2C_WaitOnTXISFlagUntilTimeout>
 8005eb8:	4603      	mov	r3, r0
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d001      	beq.n	8005ec2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	e02c      	b.n	8005f1c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005ec2:	88fb      	ldrh	r3, [r7, #6]
 8005ec4:	2b01      	cmp	r3, #1
 8005ec6:	d105      	bne.n	8005ed4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005ec8:	893b      	ldrh	r3, [r7, #8]
 8005eca:	b2da      	uxtb	r2, r3
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	629a      	str	r2, [r3, #40]	; 0x28
 8005ed2:	e015      	b.n	8005f00 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005ed4:	893b      	ldrh	r3, [r7, #8]
 8005ed6:	0a1b      	lsrs	r3, r3, #8
 8005ed8:	b29b      	uxth	r3, r3
 8005eda:	b2da      	uxtb	r2, r3
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ee2:	69fa      	ldr	r2, [r7, #28]
 8005ee4:	69b9      	ldr	r1, [r7, #24]
 8005ee6:	68f8      	ldr	r0, [r7, #12]
 8005ee8:	f000 fded 	bl	8006ac6 <I2C_WaitOnTXISFlagUntilTimeout>
 8005eec:	4603      	mov	r3, r0
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d001      	beq.n	8005ef6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	e012      	b.n	8005f1c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005ef6:	893b      	ldrh	r3, [r7, #8]
 8005ef8:	b2da      	uxtb	r2, r3
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005f00:	69fb      	ldr	r3, [r7, #28]
 8005f02:	9300      	str	r3, [sp, #0]
 8005f04:	69bb      	ldr	r3, [r7, #24]
 8005f06:	2200      	movs	r2, #0
 8005f08:	2180      	movs	r1, #128	; 0x80
 8005f0a:	68f8      	ldr	r0, [r7, #12]
 8005f0c:	f000 fd9b 	bl	8006a46 <I2C_WaitOnFlagUntilTimeout>
 8005f10:	4603      	mov	r3, r0
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d001      	beq.n	8005f1a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8005f16:	2301      	movs	r3, #1
 8005f18:	e000      	b.n	8005f1c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8005f1a:	2300      	movs	r3, #0
}
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	3710      	adds	r7, #16
 8005f20:	46bd      	mov	sp, r7
 8005f22:	bd80      	pop	{r7, pc}
 8005f24:	80002000 	.word	0x80002000

08005f28 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b086      	sub	sp, #24
 8005f2c:	af02      	add	r7, sp, #8
 8005f2e:	60f8      	str	r0, [r7, #12]
 8005f30:	4608      	mov	r0, r1
 8005f32:	4611      	mov	r1, r2
 8005f34:	461a      	mov	r2, r3
 8005f36:	4603      	mov	r3, r0
 8005f38:	817b      	strh	r3, [r7, #10]
 8005f3a:	460b      	mov	r3, r1
 8005f3c:	813b      	strh	r3, [r7, #8]
 8005f3e:	4613      	mov	r3, r2
 8005f40:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005f42:	88fb      	ldrh	r3, [r7, #6]
 8005f44:	b2da      	uxtb	r2, r3
 8005f46:	8979      	ldrh	r1, [r7, #10]
 8005f48:	4b20      	ldr	r3, [pc, #128]	; (8005fcc <I2C_RequestMemoryRead+0xa4>)
 8005f4a:	9300      	str	r3, [sp, #0]
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	68f8      	ldr	r0, [r7, #12]
 8005f50:	f000 fe70 	bl	8006c34 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f54:	69fa      	ldr	r2, [r7, #28]
 8005f56:	69b9      	ldr	r1, [r7, #24]
 8005f58:	68f8      	ldr	r0, [r7, #12]
 8005f5a:	f000 fdb4 	bl	8006ac6 <I2C_WaitOnTXISFlagUntilTimeout>
 8005f5e:	4603      	mov	r3, r0
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d001      	beq.n	8005f68 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005f64:	2301      	movs	r3, #1
 8005f66:	e02c      	b.n	8005fc2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005f68:	88fb      	ldrh	r3, [r7, #6]
 8005f6a:	2b01      	cmp	r3, #1
 8005f6c:	d105      	bne.n	8005f7a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005f6e:	893b      	ldrh	r3, [r7, #8]
 8005f70:	b2da      	uxtb	r2, r3
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	629a      	str	r2, [r3, #40]	; 0x28
 8005f78:	e015      	b.n	8005fa6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005f7a:	893b      	ldrh	r3, [r7, #8]
 8005f7c:	0a1b      	lsrs	r3, r3, #8
 8005f7e:	b29b      	uxth	r3, r3
 8005f80:	b2da      	uxtb	r2, r3
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f88:	69fa      	ldr	r2, [r7, #28]
 8005f8a:	69b9      	ldr	r1, [r7, #24]
 8005f8c:	68f8      	ldr	r0, [r7, #12]
 8005f8e:	f000 fd9a 	bl	8006ac6 <I2C_WaitOnTXISFlagUntilTimeout>
 8005f92:	4603      	mov	r3, r0
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d001      	beq.n	8005f9c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005f98:	2301      	movs	r3, #1
 8005f9a:	e012      	b.n	8005fc2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005f9c:	893b      	ldrh	r3, [r7, #8]
 8005f9e:	b2da      	uxtb	r2, r3
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005fa6:	69fb      	ldr	r3, [r7, #28]
 8005fa8:	9300      	str	r3, [sp, #0]
 8005faa:	69bb      	ldr	r3, [r7, #24]
 8005fac:	2200      	movs	r2, #0
 8005fae:	2140      	movs	r1, #64	; 0x40
 8005fb0:	68f8      	ldr	r0, [r7, #12]
 8005fb2:	f000 fd48 	bl	8006a46 <I2C_WaitOnFlagUntilTimeout>
 8005fb6:	4603      	mov	r3, r0
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d001      	beq.n	8005fc0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005fbc:	2301      	movs	r3, #1
 8005fbe:	e000      	b.n	8005fc2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005fc0:	2300      	movs	r3, #0
}
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	3710      	adds	r7, #16
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	bd80      	pop	{r7, pc}
 8005fca:	bf00      	nop
 8005fcc:	80002000 	.word	0x80002000

08005fd0 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b084      	sub	sp, #16
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
 8005fd8:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005fe0:	b2db      	uxtb	r3, r3
 8005fe2:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005fe6:	2b28      	cmp	r3, #40	; 0x28
 8005fe8:	d16a      	bne.n	80060c0 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	699b      	ldr	r3, [r3, #24]
 8005ff0:	0c1b      	lsrs	r3, r3, #16
 8005ff2:	b2db      	uxtb	r3, r3
 8005ff4:	f003 0301 	and.w	r3, r3, #1
 8005ff8:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	699b      	ldr	r3, [r3, #24]
 8006000:	0c1b      	lsrs	r3, r3, #16
 8006002:	b29b      	uxth	r3, r3
 8006004:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8006008:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	b29b      	uxth	r3, r3
 8006012:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006016:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	68db      	ldr	r3, [r3, #12]
 800601e:	b29b      	uxth	r3, r3
 8006020:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8006024:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	68db      	ldr	r3, [r3, #12]
 800602a:	2b02      	cmp	r3, #2
 800602c:	d138      	bne.n	80060a0 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800602e:	897b      	ldrh	r3, [r7, #10]
 8006030:	09db      	lsrs	r3, r3, #7
 8006032:	b29a      	uxth	r2, r3
 8006034:	89bb      	ldrh	r3, [r7, #12]
 8006036:	4053      	eors	r3, r2
 8006038:	b29b      	uxth	r3, r3
 800603a:	f003 0306 	and.w	r3, r3, #6
 800603e:	2b00      	cmp	r3, #0
 8006040:	d11c      	bne.n	800607c <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8006042:	897b      	ldrh	r3, [r7, #10]
 8006044:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800604a:	1c5a      	adds	r2, r3, #1
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006054:	2b02      	cmp	r3, #2
 8006056:	d13b      	bne.n	80060d0 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2200      	movs	r2, #0
 800605c:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	2208      	movs	r2, #8
 8006064:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2200      	movs	r2, #0
 800606a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006072:	89ba      	ldrh	r2, [r7, #12]
 8006074:	7bf9      	ldrb	r1, [r7, #15]
 8006076:	6878      	ldr	r0, [r7, #4]
 8006078:	4798      	blx	r3
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800607a:	e029      	b.n	80060d0 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800607c:	893b      	ldrh	r3, [r7, #8]
 800607e:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006080:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006084:	6878      	ldr	r0, [r7, #4]
 8006086:	f000 fe63 	bl	8006d50 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2200      	movs	r2, #0
 800608e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006096:	89ba      	ldrh	r2, [r7, #12]
 8006098:	7bf9      	ldrb	r1, [r7, #15]
 800609a:	6878      	ldr	r0, [r7, #4]
 800609c:	4798      	blx	r3
}
 800609e:	e017      	b.n	80060d0 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80060a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80060a4:	6878      	ldr	r0, [r7, #4]
 80060a6:	f000 fe53 	bl	8006d50 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	2200      	movs	r2, #0
 80060ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060b6:	89ba      	ldrh	r2, [r7, #12]
 80060b8:	7bf9      	ldrb	r1, [r7, #15]
 80060ba:	6878      	ldr	r0, [r7, #4]
 80060bc:	4798      	blx	r3
}
 80060be:	e007      	b.n	80060d0 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	2208      	movs	r2, #8
 80060c6:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2200      	movs	r2, #0
 80060cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 80060d0:	bf00      	nop
 80060d2:	3710      	adds	r7, #16
 80060d4:	46bd      	mov	sp, r7
 80060d6:	bd80      	pop	{r7, pc}

080060d8 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80060d8:	b580      	push	{r7, lr}
 80060da:	b082      	sub	sp, #8
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2200      	movs	r2, #0
 80060e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80060ee:	b2db      	uxtb	r3, r3
 80060f0:	2b21      	cmp	r3, #33	; 0x21
 80060f2:	d116      	bne.n	8006122 <I2C_ITMasterSeqCplt+0x4a>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2220      	movs	r2, #32
 80060f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	2211      	movs	r2, #17
 8006100:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2200      	movs	r2, #0
 8006106:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006108:	2101      	movs	r1, #1
 800610a:	6878      	ldr	r0, [r7, #4]
 800610c:	f000 fe20 	bl	8006d50 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2200      	movs	r2, #0
 8006114:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800611c:	6878      	ldr	r0, [r7, #4]
 800611e:	4798      	blx	r3
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006120:	e015      	b.n	800614e <I2C_ITMasterSeqCplt+0x76>
    hi2c->State         = HAL_I2C_STATE_READY;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2220      	movs	r2, #32
 8006126:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2212      	movs	r2, #18
 800612e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2200      	movs	r2, #0
 8006134:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006136:	2102      	movs	r1, #2
 8006138:	6878      	ldr	r0, [r7, #4]
 800613a:	f000 fe09 	bl	8006d50 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	2200      	movs	r2, #0
 8006142:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->MasterRxCpltCallback(hi2c);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800614a:	6878      	ldr	r0, [r7, #4]
 800614c:	4798      	blx	r3
}
 800614e:	bf00      	nop
 8006150:	3708      	adds	r7, #8
 8006152:	46bd      	mov	sp, r7
 8006154:	bd80      	pop	{r7, pc}

08006156 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8006156:	b580      	push	{r7, lr}
 8006158:	b084      	sub	sp, #16
 800615a:	af00      	add	r7, sp, #0
 800615c:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2200      	movs	r2, #0
 800616a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	0b9b      	lsrs	r3, r3, #14
 8006172:	f003 0301 	and.w	r3, r3, #1
 8006176:	2b00      	cmp	r3, #0
 8006178:	d008      	beq.n	800618c <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	681a      	ldr	r2, [r3, #0]
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006188:	601a      	str	r2, [r3, #0]
 800618a:	e00d      	b.n	80061a8 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	0bdb      	lsrs	r3, r3, #15
 8006190:	f003 0301 	and.w	r3, r3, #1
 8006194:	2b00      	cmp	r3, #0
 8006196:	d007      	beq.n	80061a8 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	681a      	ldr	r2, [r3, #0]
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80061a6:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80061ae:	b2db      	uxtb	r3, r3
 80061b0:	2b29      	cmp	r3, #41	; 0x29
 80061b2:	d113      	bne.n	80061dc <I2C_ITSlaveSeqCplt+0x86>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2228      	movs	r2, #40	; 0x28
 80061b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2221      	movs	r2, #33	; 0x21
 80061c0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80061c2:	2101      	movs	r1, #1
 80061c4:	6878      	ldr	r0, [r7, #4]
 80061c6:	f000 fdc3 	bl	8006d50 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2200      	movs	r2, #0
 80061ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061d6:	6878      	ldr	r0, [r7, #4]
 80061d8:	4798      	blx	r3
  }
  else
  {
    /* Nothing to do */
  }
}
 80061da:	e018      	b.n	800620e <I2C_ITSlaveSeqCplt+0xb8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80061e2:	b2db      	uxtb	r3, r3
 80061e4:	2b2a      	cmp	r3, #42	; 0x2a
 80061e6:	d112      	bne.n	800620e <I2C_ITSlaveSeqCplt+0xb8>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2228      	movs	r2, #40	; 0x28
 80061ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2222      	movs	r2, #34	; 0x22
 80061f4:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80061f6:	2102      	movs	r1, #2
 80061f8:	6878      	ldr	r0, [r7, #4]
 80061fa:	f000 fda9 	bl	8006d50 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2200      	movs	r2, #0
 8006202:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveRxCpltCallback(hi2c);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800620a:	6878      	ldr	r0, [r7, #4]
 800620c:	4798      	blx	r3
}
 800620e:	bf00      	nop
 8006210:	3710      	adds	r7, #16
 8006212:	46bd      	mov	sp, r7
 8006214:	bd80      	pop	{r7, pc}
	...

08006218 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b086      	sub	sp, #24
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
 8006220:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	2220      	movs	r2, #32
 800622c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006234:	b2db      	uxtb	r3, r3
 8006236:	2b21      	cmp	r3, #33	; 0x21
 8006238:	d107      	bne.n	800624a <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800623a:	2101      	movs	r1, #1
 800623c:	6878      	ldr	r0, [r7, #4]
 800623e:	f000 fd87 	bl	8006d50 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	2211      	movs	r2, #17
 8006246:	631a      	str	r2, [r3, #48]	; 0x30
 8006248:	e00c      	b.n	8006264 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006250:	b2db      	uxtb	r3, r3
 8006252:	2b22      	cmp	r3, #34	; 0x22
 8006254:	d106      	bne.n	8006264 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006256:	2102      	movs	r1, #2
 8006258:	6878      	ldr	r0, [r7, #4]
 800625a:	f000 fd79 	bl	8006d50 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2212      	movs	r2, #18
 8006262:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	6859      	ldr	r1, [r3, #4]
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681a      	ldr	r2, [r3, #0]
 800626e:	4b4f      	ldr	r3, [pc, #316]	; (80063ac <I2C_ITMasterCplt+0x194>)
 8006270:	400b      	ands	r3, r1
 8006272:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2200      	movs	r2, #0
 8006278:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	4a4c      	ldr	r2, [pc, #304]	; (80063b0 <I2C_ITMasterCplt+0x198>)
 800627e:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8006280:	697b      	ldr	r3, [r7, #20]
 8006282:	091b      	lsrs	r3, r3, #4
 8006284:	f003 0301 	and.w	r3, r3, #1
 8006288:	2b00      	cmp	r3, #0
 800628a:	d009      	beq.n	80062a0 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	2210      	movs	r2, #16
 8006292:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006298:	f043 0204 	orr.w	r2, r3, #4
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80062a6:	b2db      	uxtb	r3, r3
 80062a8:	2b60      	cmp	r3, #96	; 0x60
 80062aa:	d10b      	bne.n	80062c4 <I2C_ITMasterCplt+0xac>
 80062ac:	697b      	ldr	r3, [r7, #20]
 80062ae:	089b      	lsrs	r3, r3, #2
 80062b0:	f003 0301 	and.w	r3, r3, #1
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d005      	beq.n	80062c4 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062be:	b2db      	uxtb	r3, r3
 80062c0:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 80062c2:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80062c4:	6878      	ldr	r0, [r7, #4]
 80062c6:	f000 fad0 	bl	800686a <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062ce:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80062d6:	b2db      	uxtb	r3, r3
 80062d8:	2b60      	cmp	r3, #96	; 0x60
 80062da:	d002      	beq.n	80062e2 <I2C_ITMasterCplt+0xca>
 80062dc:	693b      	ldr	r3, [r7, #16]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d006      	beq.n	80062f0 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062e6:	4619      	mov	r1, r3
 80062e8:	6878      	ldr	r0, [r7, #4]
 80062ea:	f000 f9c5 	bl	8006678 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 80062ee:	e058      	b.n	80063a2 <I2C_ITMasterCplt+0x18a>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80062f6:	b2db      	uxtb	r3, r3
 80062f8:	2b21      	cmp	r3, #33	; 0x21
 80062fa:	d126      	bne.n	800634a <I2C_ITMasterCplt+0x132>
    hi2c->State = HAL_I2C_STATE_READY;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2220      	movs	r2, #32
 8006300:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2200      	movs	r2, #0
 8006308:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006310:	b2db      	uxtb	r3, r3
 8006312:	2b40      	cmp	r3, #64	; 0x40
 8006314:	d10c      	bne.n	8006330 <I2C_ITMasterCplt+0x118>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2200      	movs	r2, #0
 800631a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2200      	movs	r2, #0
 8006322:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->MemTxCpltCallback(hi2c);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800632a:	6878      	ldr	r0, [r7, #4]
 800632c:	4798      	blx	r3
}
 800632e:	e038      	b.n	80063a2 <I2C_ITMasterCplt+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2200      	movs	r2, #0
 8006334:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2200      	movs	r2, #0
 800633c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->MasterTxCpltCallback(hi2c);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006344:	6878      	ldr	r0, [r7, #4]
 8006346:	4798      	blx	r3
}
 8006348:	e02b      	b.n	80063a2 <I2C_ITMasterCplt+0x18a>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006350:	b2db      	uxtb	r3, r3
 8006352:	2b22      	cmp	r3, #34	; 0x22
 8006354:	d125      	bne.n	80063a2 <I2C_ITMasterCplt+0x18a>
    hi2c->State = HAL_I2C_STATE_READY;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2220      	movs	r2, #32
 800635a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2200      	movs	r2, #0
 8006362:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800636a:	b2db      	uxtb	r3, r3
 800636c:	2b40      	cmp	r3, #64	; 0x40
 800636e:	d10c      	bne.n	800638a <I2C_ITMasterCplt+0x172>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2200      	movs	r2, #0
 8006374:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2200      	movs	r2, #0
 800637c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->MemRxCpltCallback(hi2c);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006384:	6878      	ldr	r0, [r7, #4]
 8006386:	4798      	blx	r3
}
 8006388:	e00b      	b.n	80063a2 <I2C_ITMasterCplt+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2200      	movs	r2, #0
 800638e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2200      	movs	r2, #0
 8006396:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->MasterRxCpltCallback(hi2c);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800639e:	6878      	ldr	r0, [r7, #4]
 80063a0:	4798      	blx	r3
}
 80063a2:	bf00      	nop
 80063a4:	3718      	adds	r7, #24
 80063a6:	46bd      	mov	sp, r7
 80063a8:	bd80      	pop	{r7, pc}
 80063aa:	bf00      	nop
 80063ac:	fe00e800 	.word	0xfe00e800
 80063b0:	ffff0000 	.word	0xffff0000

080063b4 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b086      	sub	sp, #24
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
 80063bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80063d0:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	2220      	movs	r2, #32
 80063d8:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80063da:	7bfb      	ldrb	r3, [r7, #15]
 80063dc:	2b21      	cmp	r3, #33	; 0x21
 80063de:	d002      	beq.n	80063e6 <I2C_ITSlaveCplt+0x32>
 80063e0:	7bfb      	ldrb	r3, [r7, #15]
 80063e2:	2b29      	cmp	r3, #41	; 0x29
 80063e4:	d108      	bne.n	80063f8 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80063e6:	f248 0101 	movw	r1, #32769	; 0x8001
 80063ea:	6878      	ldr	r0, [r7, #4]
 80063ec:	f000 fcb0 	bl	8006d50 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2221      	movs	r2, #33	; 0x21
 80063f4:	631a      	str	r2, [r3, #48]	; 0x30
 80063f6:	e00d      	b.n	8006414 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80063f8:	7bfb      	ldrb	r3, [r7, #15]
 80063fa:	2b22      	cmp	r3, #34	; 0x22
 80063fc:	d002      	beq.n	8006404 <I2C_ITSlaveCplt+0x50>
 80063fe:	7bfb      	ldrb	r3, [r7, #15]
 8006400:	2b2a      	cmp	r3, #42	; 0x2a
 8006402:	d107      	bne.n	8006414 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8006404:	f248 0102 	movw	r1, #32770	; 0x8002
 8006408:	6878      	ldr	r0, [r7, #4]
 800640a:	f000 fca1 	bl	8006d50 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2222      	movs	r2, #34	; 0x22
 8006412:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	685a      	ldr	r2, [r3, #4]
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006422:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	6859      	ldr	r1, [r3, #4]
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681a      	ldr	r2, [r3, #0]
 800642e:	4b65      	ldr	r3, [pc, #404]	; (80065c4 <I2C_ITSlaveCplt+0x210>)
 8006430:	400b      	ands	r3, r1
 8006432:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8006434:	6878      	ldr	r0, [r7, #4]
 8006436:	f000 fa18 	bl	800686a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800643a:	693b      	ldr	r3, [r7, #16]
 800643c:	0b9b      	lsrs	r3, r3, #14
 800643e:	f003 0301 	and.w	r3, r3, #1
 8006442:	2b00      	cmp	r3, #0
 8006444:	d013      	beq.n	800646e <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	681a      	ldr	r2, [r3, #0]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006454:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800645a:	2b00      	cmp	r3, #0
 800645c:	d020      	beq.n	80064a0 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	685b      	ldr	r3, [r3, #4]
 8006466:	b29a      	uxth	r2, r3
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800646c:	e018      	b.n	80064a0 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800646e:	693b      	ldr	r3, [r7, #16]
 8006470:	0bdb      	lsrs	r3, r3, #15
 8006472:	f003 0301 	and.w	r3, r3, #1
 8006476:	2b00      	cmp	r3, #0
 8006478:	d012      	beq.n	80064a0 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	681a      	ldr	r2, [r3, #0]
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006488:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800648e:	2b00      	cmp	r3, #0
 8006490:	d006      	beq.n	80064a0 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	685b      	ldr	r3, [r3, #4]
 800649a:	b29a      	uxth	r2, r3
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	089b      	lsrs	r3, r3, #2
 80064a4:	f003 0301 	and.w	r3, r3, #1
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d020      	beq.n	80064ee <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80064ac:	697b      	ldr	r3, [r7, #20]
 80064ae:	f023 0304 	bic.w	r3, r3, #4
 80064b2:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064be:	b2d2      	uxtb	r2, r2
 80064c0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064c6:	1c5a      	adds	r2, r3, #1
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d00c      	beq.n	80064ee <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064d8:	3b01      	subs	r3, #1
 80064da:	b29a      	uxth	r2, r3
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064e4:	b29b      	uxth	r3, r3
 80064e6:	3b01      	subs	r3, #1
 80064e8:	b29a      	uxth	r2, r3
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064f2:	b29b      	uxth	r3, r3
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d005      	beq.n	8006504 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064fc:	f043 0204 	orr.w	r2, r3, #4
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2200      	movs	r2, #0
 8006508:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2200      	movs	r2, #0
 8006510:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006516:	2b00      	cmp	r3, #0
 8006518:	d010      	beq.n	800653c <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800651e:	4619      	mov	r1, r3
 8006520:	6878      	ldr	r0, [r7, #4]
 8006522:	f000 f8a9 	bl	8006678 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800652c:	b2db      	uxtb	r3, r3
 800652e:	2b28      	cmp	r3, #40	; 0x28
 8006530:	d144      	bne.n	80065bc <I2C_ITSlaveCplt+0x208>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8006532:	6979      	ldr	r1, [r7, #20]
 8006534:	6878      	ldr	r0, [r7, #4]
 8006536:	f000 f849 	bl	80065cc <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800653a:	e03f      	b.n	80065bc <I2C_ITSlaveCplt+0x208>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006540:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006544:	d015      	beq.n	8006572 <I2C_ITSlaveCplt+0x1be>
    I2C_ITSlaveSeqCplt(hi2c);
 8006546:	6878      	ldr	r0, [r7, #4]
 8006548:	f7ff fe05 	bl	8006156 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	4a1e      	ldr	r2, [pc, #120]	; (80065c8 <I2C_ITSlaveCplt+0x214>)
 8006550:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2220      	movs	r2, #32
 8006556:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2200      	movs	r2, #0
 800655e:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2200      	movs	r2, #0
 8006564:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->ListenCpltCallback(hi2c);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800656c:	6878      	ldr	r0, [r7, #4]
 800656e:	4798      	blx	r3
}
 8006570:	e024      	b.n	80065bc <I2C_ITSlaveCplt+0x208>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006578:	b2db      	uxtb	r3, r3
 800657a:	2b22      	cmp	r3, #34	; 0x22
 800657c:	d10f      	bne.n	800659e <I2C_ITSlaveCplt+0x1ea>
    hi2c->State = HAL_I2C_STATE_READY;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2220      	movs	r2, #32
 8006582:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	2200      	movs	r2, #0
 800658a:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2200      	movs	r2, #0
 8006590:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveRxCpltCallback(hi2c);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006598:	6878      	ldr	r0, [r7, #4]
 800659a:	4798      	blx	r3
}
 800659c:	e00e      	b.n	80065bc <I2C_ITSlaveCplt+0x208>
    hi2c->State = HAL_I2C_STATE_READY;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2220      	movs	r2, #32
 80065a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2200      	movs	r2, #0
 80065aa:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2200      	movs	r2, #0
 80065b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveTxCpltCallback(hi2c);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065b8:	6878      	ldr	r0, [r7, #4]
 80065ba:	4798      	blx	r3
}
 80065bc:	bf00      	nop
 80065be:	3718      	adds	r7, #24
 80065c0:	46bd      	mov	sp, r7
 80065c2:	bd80      	pop	{r7, pc}
 80065c4:	fe00e800 	.word	0xfe00e800
 80065c8:	ffff0000 	.word	0xffff0000

080065cc <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b082      	sub	sp, #8
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
 80065d4:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	4a26      	ldr	r2, [pc, #152]	; (8006674 <I2C_ITListenCplt+0xa8>)
 80065da:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2200      	movs	r2, #0
 80065e0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	2220      	movs	r2, #32
 80065e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2200      	movs	r2, #0
 80065ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2200      	movs	r2, #0
 80065f6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	089b      	lsrs	r3, r3, #2
 80065fc:	f003 0301 	and.w	r3, r3, #1
 8006600:	2b00      	cmp	r3, #0
 8006602:	d022      	beq.n	800664a <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800660e:	b2d2      	uxtb	r2, r2
 8006610:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006616:	1c5a      	adds	r2, r3, #1
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006620:	2b00      	cmp	r3, #0
 8006622:	d012      	beq.n	800664a <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006628:	3b01      	subs	r3, #1
 800662a:	b29a      	uxth	r2, r3
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006634:	b29b      	uxth	r3, r3
 8006636:	3b01      	subs	r3, #1
 8006638:	b29a      	uxth	r2, r3
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006642:	f043 0204 	orr.w	r2, r3, #4
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800664a:	f248 0103 	movw	r1, #32771	; 0x8003
 800664e:	6878      	ldr	r0, [r7, #4]
 8006650:	f000 fb7e 	bl	8006d50 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	2210      	movs	r2, #16
 800665a:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2200      	movs	r2, #0
 8006660:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006668:	6878      	ldr	r0, [r7, #4]
 800666a:	4798      	blx	r3
#else
  HAL_I2C_ListenCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800666c:	bf00      	nop
 800666e:	3708      	adds	r7, #8
 8006670:	46bd      	mov	sp, r7
 8006672:	bd80      	pop	{r7, pc}
 8006674:	ffff0000 	.word	0xffff0000

08006678 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b084      	sub	sp, #16
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
 8006680:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006688:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2200      	movs	r2, #0
 800668e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	4a5d      	ldr	r2, [pc, #372]	; (800680c <I2C_ITError+0x194>)
 8006696:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2200      	movs	r2, #0
 800669c:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	431a      	orrs	r2, r3
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80066aa:	7bfb      	ldrb	r3, [r7, #15]
 80066ac:	2b28      	cmp	r3, #40	; 0x28
 80066ae:	d005      	beq.n	80066bc <I2C_ITError+0x44>
 80066b0:	7bfb      	ldrb	r3, [r7, #15]
 80066b2:	2b29      	cmp	r3, #41	; 0x29
 80066b4:	d002      	beq.n	80066bc <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80066b6:	7bfb      	ldrb	r3, [r7, #15]
 80066b8:	2b2a      	cmp	r3, #42	; 0x2a
 80066ba:	d10b      	bne.n	80066d4 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80066bc:	2103      	movs	r1, #3
 80066be:	6878      	ldr	r0, [r7, #4]
 80066c0:	f000 fb46 	bl	8006d50 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2228      	movs	r2, #40	; 0x28
 80066c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	4a50      	ldr	r2, [pc, #320]	; (8006810 <I2C_ITError+0x198>)
 80066d0:	635a      	str	r2, [r3, #52]	; 0x34
 80066d2:	e011      	b.n	80066f8 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80066d4:	f248 0103 	movw	r1, #32771	; 0x8003
 80066d8:	6878      	ldr	r0, [r7, #4]
 80066da:	f000 fb39 	bl	8006d50 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80066e4:	b2db      	uxtb	r3, r3
 80066e6:	2b60      	cmp	r3, #96	; 0x60
 80066e8:	d003      	beq.n	80066f2 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2220      	movs	r2, #32
 80066ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	2200      	movs	r2, #0
 80066f6:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066fc:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006702:	2b00      	cmp	r3, #0
 8006704:	d039      	beq.n	800677a <I2C_ITError+0x102>
 8006706:	68bb      	ldr	r3, [r7, #8]
 8006708:	2b11      	cmp	r3, #17
 800670a:	d002      	beq.n	8006712 <I2C_ITError+0x9a>
 800670c:	68bb      	ldr	r3, [r7, #8]
 800670e:	2b21      	cmp	r3, #33	; 0x21
 8006710:	d133      	bne.n	800677a <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800671c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006720:	d107      	bne.n	8006732 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	681a      	ldr	r2, [r3, #0]
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006730:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006736:	4618      	mov	r0, r3
 8006738:	f7fc ff35 	bl	80035a6 <HAL_DMA_GetState>
 800673c:	4603      	mov	r3, r0
 800673e:	2b01      	cmp	r3, #1
 8006740:	d017      	beq.n	8006772 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006746:	4a33      	ldr	r2, [pc, #204]	; (8006814 <I2C_ITError+0x19c>)
 8006748:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2200      	movs	r2, #0
 800674e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006756:	4618      	mov	r0, r3
 8006758:	f7fc fe44 	bl	80033e4 <HAL_DMA_Abort_IT>
 800675c:	4603      	mov	r3, r0
 800675e:	2b00      	cmp	r3, #0
 8006760:	d04d      	beq.n	80067fe <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006766:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006768:	687a      	ldr	r2, [r7, #4]
 800676a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800676c:	4610      	mov	r0, r2
 800676e:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006770:	e045      	b.n	80067fe <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8006772:	6878      	ldr	r0, [r7, #4]
 8006774:	f000 f850 	bl	8006818 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006778:	e041      	b.n	80067fe <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800677e:	2b00      	cmp	r3, #0
 8006780:	d039      	beq.n	80067f6 <I2C_ITError+0x17e>
 8006782:	68bb      	ldr	r3, [r7, #8]
 8006784:	2b12      	cmp	r3, #18
 8006786:	d002      	beq.n	800678e <I2C_ITError+0x116>
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	2b22      	cmp	r3, #34	; 0x22
 800678c:	d133      	bne.n	80067f6 <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006798:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800679c:	d107      	bne.n	80067ae <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	681a      	ldr	r2, [r3, #0]
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80067ac:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067b2:	4618      	mov	r0, r3
 80067b4:	f7fc fef7 	bl	80035a6 <HAL_DMA_GetState>
 80067b8:	4603      	mov	r3, r0
 80067ba:	2b01      	cmp	r3, #1
 80067bc:	d017      	beq.n	80067ee <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067c2:	4a14      	ldr	r2, [pc, #80]	; (8006814 <I2C_ITError+0x19c>)
 80067c4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2200      	movs	r2, #0
 80067ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067d2:	4618      	mov	r0, r3
 80067d4:	f7fc fe06 	bl	80033e4 <HAL_DMA_Abort_IT>
 80067d8:	4603      	mov	r3, r0
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d011      	beq.n	8006802 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067e4:	687a      	ldr	r2, [r7, #4]
 80067e6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80067e8:	4610      	mov	r0, r2
 80067ea:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80067ec:	e009      	b.n	8006802 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	f000 f812 	bl	8006818 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80067f4:	e005      	b.n	8006802 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80067f6:	6878      	ldr	r0, [r7, #4]
 80067f8:	f000 f80e 	bl	8006818 <I2C_TreatErrorCallback>
  }
}
 80067fc:	e002      	b.n	8006804 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80067fe:	bf00      	nop
 8006800:	e000      	b.n	8006804 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006802:	bf00      	nop
}
 8006804:	bf00      	nop
 8006806:	3710      	adds	r7, #16
 8006808:	46bd      	mov	sp, r7
 800680a:	bd80      	pop	{r7, pc}
 800680c:	ffff0000 	.word	0xffff0000
 8006810:	080058d5 	.word	0x080058d5
 8006814:	08006a0b 	.word	0x08006a0b

08006818 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006818:	b580      	push	{r7, lr}
 800681a:	b082      	sub	sp, #8
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006826:	b2db      	uxtb	r3, r3
 8006828:	2b60      	cmp	r3, #96	; 0x60
 800682a:	d10f      	bne.n	800684c <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2220      	movs	r2, #32
 8006830:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2200      	movs	r2, #0
 8006838:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	2200      	movs	r2, #0
 800683e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006846:	6878      	ldr	r0, [r7, #4]
 8006848:	4798      	blx	r3
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800684a:	e00a      	b.n	8006862 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2200      	movs	r2, #0
 8006850:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	2200      	movs	r2, #0
 8006856:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->ErrorCallback(hi2c);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800685e:	6878      	ldr	r0, [r7, #4]
 8006860:	4798      	blx	r3
}
 8006862:	bf00      	nop
 8006864:	3708      	adds	r7, #8
 8006866:	46bd      	mov	sp, r7
 8006868:	bd80      	pop	{r7, pc}

0800686a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800686a:	b480      	push	{r7}
 800686c:	b083      	sub	sp, #12
 800686e:	af00      	add	r7, sp, #0
 8006870:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	699b      	ldr	r3, [r3, #24]
 8006878:	f003 0302 	and.w	r3, r3, #2
 800687c:	2b02      	cmp	r3, #2
 800687e:	d103      	bne.n	8006888 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	2200      	movs	r2, #0
 8006886:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	699b      	ldr	r3, [r3, #24]
 800688e:	f003 0301 	and.w	r3, r3, #1
 8006892:	2b01      	cmp	r3, #1
 8006894:	d007      	beq.n	80068a6 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	699a      	ldr	r2, [r3, #24]
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f042 0201 	orr.w	r2, r2, #1
 80068a4:	619a      	str	r2, [r3, #24]
  }
}
 80068a6:	bf00      	nop
 80068a8:	370c      	adds	r7, #12
 80068aa:	46bd      	mov	sp, r7
 80068ac:	bc80      	pop	{r7}
 80068ae:	4770      	bx	lr

080068b0 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b084      	sub	sp, #16
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068bc:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	681a      	ldr	r2, [r3, #0]
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80068cc:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068d2:	b29b      	uxth	r3, r3
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d104      	bne.n	80068e2 <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80068d8:	2120      	movs	r1, #32
 80068da:	68f8      	ldr	r0, [r7, #12]
 80068dc:	f000 f9d6 	bl	8006c8c <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 80068e0:	e02d      	b.n	800693e <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068e6:	68fa      	ldr	r2, [r7, #12]
 80068e8:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 80068ea:	441a      	add	r2, r3
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068f4:	b29b      	uxth	r3, r3
 80068f6:	2bff      	cmp	r3, #255	; 0xff
 80068f8:	d903      	bls.n	8006902 <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	22ff      	movs	r2, #255	; 0xff
 80068fe:	851a      	strh	r2, [r3, #40]	; 0x28
 8006900:	e004      	b.n	800690c <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006906:	b29a      	uxth	r2, r3
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006914:	4619      	mov	r1, r3
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	3328      	adds	r3, #40	; 0x28
 800691c:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8006922:	f7fc fcc8 	bl	80032b6 <HAL_DMA_Start_IT>
 8006926:	4603      	mov	r3, r0
 8006928:	2b00      	cmp	r3, #0
 800692a:	d004      	beq.n	8006936 <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800692c:	2110      	movs	r1, #16
 800692e:	68f8      	ldr	r0, [r7, #12]
 8006930:	f7ff fea2 	bl	8006678 <I2C_ITError>
}
 8006934:	e003      	b.n	800693e <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8006936:	2140      	movs	r1, #64	; 0x40
 8006938:	68f8      	ldr	r0, [r7, #12]
 800693a:	f000 f9a7 	bl	8006c8c <I2C_Enable_IRQ>
}
 800693e:	bf00      	nop
 8006940:	3710      	adds	r7, #16
 8006942:	46bd      	mov	sp, r7
 8006944:	bd80      	pop	{r7, pc}

08006946 <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006946:	b580      	push	{r7, lr}
 8006948:	b084      	sub	sp, #16
 800694a:	af00      	add	r7, sp, #0
 800694c:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006952:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	681a      	ldr	r2, [r3, #0]
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006962:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006968:	b29b      	uxth	r3, r3
 800696a:	2b00      	cmp	r3, #0
 800696c:	d104      	bne.n	8006978 <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800696e:	2120      	movs	r1, #32
 8006970:	68f8      	ldr	r0, [r7, #12]
 8006972:	f000 f98b 	bl	8006c8c <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8006976:	e02d      	b.n	80069d4 <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800697c:	68fa      	ldr	r2, [r7, #12]
 800697e:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8006980:	441a      	add	r2, r3
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800698a:	b29b      	uxth	r3, r3
 800698c:	2bff      	cmp	r3, #255	; 0xff
 800698e:	d903      	bls.n	8006998 <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	22ff      	movs	r2, #255	; 0xff
 8006994:	851a      	strh	r2, [r3, #40]	; 0x28
 8006996:	e004      	b.n	80069a2 <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800699c:	b29a      	uxth	r2, r3
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	3324      	adds	r3, #36	; 0x24
 80069ac:	4619      	mov	r1, r3
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069b2:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 80069b8:	f7fc fc7d 	bl	80032b6 <HAL_DMA_Start_IT>
 80069bc:	4603      	mov	r3, r0
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d004      	beq.n	80069cc <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80069c2:	2110      	movs	r1, #16
 80069c4:	68f8      	ldr	r0, [r7, #12]
 80069c6:	f7ff fe57 	bl	8006678 <I2C_ITError>
}
 80069ca:	e003      	b.n	80069d4 <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 80069cc:	2140      	movs	r1, #64	; 0x40
 80069ce:	68f8      	ldr	r0, [r7, #12]
 80069d0:	f000 f95c 	bl	8006c8c <I2C_Enable_IRQ>
}
 80069d4:	bf00      	nop
 80069d6:	3710      	adds	r7, #16
 80069d8:	46bd      	mov	sp, r7
 80069da:	bd80      	pop	{r7, pc}

080069dc <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	b084      	sub	sp, #16
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069e8:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	685a      	ldr	r2, [r3, #4]
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80069f8:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80069fa:	2110      	movs	r1, #16
 80069fc:	68f8      	ldr	r0, [r7, #12]
 80069fe:	f7ff fe3b 	bl	8006678 <I2C_ITError>
}
 8006a02:	bf00      	nop
 8006a04:	3710      	adds	r7, #16
 8006a06:	46bd      	mov	sp, r7
 8006a08:	bd80      	pop	{r7, pc}

08006a0a <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006a0a:	b580      	push	{r7, lr}
 8006a0c:	b084      	sub	sp, #16
 8006a0e:	af00      	add	r7, sp, #0
 8006a10:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a16:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d003      	beq.n	8006a28 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a24:	2200      	movs	r2, #0
 8006a26:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d003      	beq.n	8006a38 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a34:	2200      	movs	r2, #0
 8006a36:	635a      	str	r2, [r3, #52]	; 0x34
  }

  I2C_TreatErrorCallback(hi2c);
 8006a38:	68f8      	ldr	r0, [r7, #12]
 8006a3a:	f7ff feed 	bl	8006818 <I2C_TreatErrorCallback>
}
 8006a3e:	bf00      	nop
 8006a40:	3710      	adds	r7, #16
 8006a42:	46bd      	mov	sp, r7
 8006a44:	bd80      	pop	{r7, pc}

08006a46 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006a46:	b580      	push	{r7, lr}
 8006a48:	b084      	sub	sp, #16
 8006a4a:	af00      	add	r7, sp, #0
 8006a4c:	60f8      	str	r0, [r7, #12]
 8006a4e:	60b9      	str	r1, [r7, #8]
 8006a50:	603b      	str	r3, [r7, #0]
 8006a52:	4613      	mov	r3, r2
 8006a54:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006a56:	e022      	b.n	8006a9e <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a5e:	d01e      	beq.n	8006a9e <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a60:	f000 faea 	bl	8007038 <HAL_GetTick>
 8006a64:	4602      	mov	r2, r0
 8006a66:	69bb      	ldr	r3, [r7, #24]
 8006a68:	1ad3      	subs	r3, r2, r3
 8006a6a:	683a      	ldr	r2, [r7, #0]
 8006a6c:	429a      	cmp	r2, r3
 8006a6e:	d302      	bcc.n	8006a76 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d113      	bne.n	8006a9e <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a7a:	f043 0220 	orr.w	r2, r3, #32
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	2220      	movs	r2, #32
 8006a86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	2200      	movs	r2, #0
 8006a96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	e00f      	b.n	8006abe <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	699a      	ldr	r2, [r3, #24]
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	4013      	ands	r3, r2
 8006aa8:	68ba      	ldr	r2, [r7, #8]
 8006aaa:	429a      	cmp	r2, r3
 8006aac:	bf0c      	ite	eq
 8006aae:	2301      	moveq	r3, #1
 8006ab0:	2300      	movne	r3, #0
 8006ab2:	b2db      	uxtb	r3, r3
 8006ab4:	461a      	mov	r2, r3
 8006ab6:	79fb      	ldrb	r3, [r7, #7]
 8006ab8:	429a      	cmp	r2, r3
 8006aba:	d0cd      	beq.n	8006a58 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006abc:	2300      	movs	r3, #0
}
 8006abe:	4618      	mov	r0, r3
 8006ac0:	3710      	adds	r7, #16
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	bd80      	pop	{r7, pc}

08006ac6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006ac6:	b580      	push	{r7, lr}
 8006ac8:	b084      	sub	sp, #16
 8006aca:	af00      	add	r7, sp, #0
 8006acc:	60f8      	str	r0, [r7, #12]
 8006ace:	60b9      	str	r1, [r7, #8]
 8006ad0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006ad2:	e02c      	b.n	8006b2e <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8006ad4:	687a      	ldr	r2, [r7, #4]
 8006ad6:	68b9      	ldr	r1, [r7, #8]
 8006ad8:	68f8      	ldr	r0, [r7, #12]
 8006ada:	f000 f835 	bl	8006b48 <I2C_IsAcknowledgeFailed>
 8006ade:	4603      	mov	r3, r0
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d001      	beq.n	8006ae8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006ae4:	2301      	movs	r3, #1
 8006ae6:	e02a      	b.n	8006b3e <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006aee:	d01e      	beq.n	8006b2e <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006af0:	f000 faa2 	bl	8007038 <HAL_GetTick>
 8006af4:	4602      	mov	r2, r0
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	1ad3      	subs	r3, r2, r3
 8006afa:	68ba      	ldr	r2, [r7, #8]
 8006afc:	429a      	cmp	r2, r3
 8006afe:	d302      	bcc.n	8006b06 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006b00:	68bb      	ldr	r3, [r7, #8]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d113      	bne.n	8006b2e <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b0a:	f043 0220 	orr.w	r2, r3, #32
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	2220      	movs	r2, #32
 8006b16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	2200      	movs	r2, #0
 8006b26:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006b2a:	2301      	movs	r3, #1
 8006b2c:	e007      	b.n	8006b3e <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	699b      	ldr	r3, [r3, #24]
 8006b34:	f003 0302 	and.w	r3, r3, #2
 8006b38:	2b02      	cmp	r3, #2
 8006b3a:	d1cb      	bne.n	8006ad4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006b3c:	2300      	movs	r3, #0
}
 8006b3e:	4618      	mov	r0, r3
 8006b40:	3710      	adds	r7, #16
 8006b42:	46bd      	mov	sp, r7
 8006b44:	bd80      	pop	{r7, pc}
	...

08006b48 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b084      	sub	sp, #16
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	60f8      	str	r0, [r7, #12]
 8006b50:	60b9      	str	r1, [r7, #8]
 8006b52:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	699b      	ldr	r3, [r3, #24]
 8006b5a:	f003 0310 	and.w	r3, r3, #16
 8006b5e:	2b10      	cmp	r3, #16
 8006b60:	d161      	bne.n	8006c26 <I2C_IsAcknowledgeFailed+0xde>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	685b      	ldr	r3, [r3, #4]
 8006b68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b6c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006b70:	d02b      	beq.n	8006bca <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	685a      	ldr	r2, [r3, #4]
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006b80:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006b82:	e022      	b.n	8006bca <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006b84:	68bb      	ldr	r3, [r7, #8]
 8006b86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b8a:	d01e      	beq.n	8006bca <I2C_IsAcknowledgeFailed+0x82>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b8c:	f000 fa54 	bl	8007038 <HAL_GetTick>
 8006b90:	4602      	mov	r2, r0
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	1ad3      	subs	r3, r2, r3
 8006b96:	68ba      	ldr	r2, [r7, #8]
 8006b98:	429a      	cmp	r2, r3
 8006b9a:	d302      	bcc.n	8006ba2 <I2C_IsAcknowledgeFailed+0x5a>
 8006b9c:	68bb      	ldr	r3, [r7, #8]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d113      	bne.n	8006bca <I2C_IsAcknowledgeFailed+0x82>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ba6:	f043 0220 	orr.w	r2, r3, #32
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	2220      	movs	r2, #32
 8006bb2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	2200      	movs	r2, #0
 8006bba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8006bc6:	2301      	movs	r3, #1
 8006bc8:	e02e      	b.n	8006c28 <I2C_IsAcknowledgeFailed+0xe0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	699b      	ldr	r3, [r3, #24]
 8006bd0:	f003 0320 	and.w	r3, r3, #32
 8006bd4:	2b20      	cmp	r3, #32
 8006bd6:	d1d5      	bne.n	8006b84 <I2C_IsAcknowledgeFailed+0x3c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	2210      	movs	r2, #16
 8006bde:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	2220      	movs	r2, #32
 8006be6:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006be8:	68f8      	ldr	r0, [r7, #12]
 8006bea:	f7ff fe3e 	bl	800686a <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	6859      	ldr	r1, [r3, #4]
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681a      	ldr	r2, [r3, #0]
 8006bf8:	4b0d      	ldr	r3, [pc, #52]	; (8006c30 <I2C_IsAcknowledgeFailed+0xe8>)
 8006bfa:	400b      	ands	r3, r1
 8006bfc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c02:	f043 0204 	orr.w	r2, r3, #4
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	2220      	movs	r2, #32
 8006c0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	2200      	movs	r2, #0
 8006c16:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8006c22:	2301      	movs	r3, #1
 8006c24:	e000      	b.n	8006c28 <I2C_IsAcknowledgeFailed+0xe0>
  }
  return HAL_OK;
 8006c26:	2300      	movs	r3, #0
}
 8006c28:	4618      	mov	r0, r3
 8006c2a:	3710      	adds	r7, #16
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	bd80      	pop	{r7, pc}
 8006c30:	fe00e800 	.word	0xfe00e800

08006c34 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006c34:	b480      	push	{r7}
 8006c36:	b085      	sub	sp, #20
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	60f8      	str	r0, [r7, #12]
 8006c3c:	607b      	str	r3, [r7, #4]
 8006c3e:	460b      	mov	r3, r1
 8006c40:	817b      	strh	r3, [r7, #10]
 8006c42:	4613      	mov	r3, r2
 8006c44:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	685a      	ldr	r2, [r3, #4]
 8006c4c:	69bb      	ldr	r3, [r7, #24]
 8006c4e:	0d5b      	lsrs	r3, r3, #21
 8006c50:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8006c54:	4b0c      	ldr	r3, [pc, #48]	; (8006c88 <I2C_TransferConfig+0x54>)
 8006c56:	430b      	orrs	r3, r1
 8006c58:	43db      	mvns	r3, r3
 8006c5a:	ea02 0103 	and.w	r1, r2, r3
 8006c5e:	897b      	ldrh	r3, [r7, #10]
 8006c60:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006c64:	7a7b      	ldrb	r3, [r7, #9]
 8006c66:	041b      	lsls	r3, r3, #16
 8006c68:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006c6c:	431a      	orrs	r2, r3
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	431a      	orrs	r2, r3
 8006c72:	69bb      	ldr	r3, [r7, #24]
 8006c74:	431a      	orrs	r2, r3
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	430a      	orrs	r2, r1
 8006c7c:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8006c7e:	bf00      	nop
 8006c80:	3714      	adds	r7, #20
 8006c82:	46bd      	mov	sp, r7
 8006c84:	bc80      	pop	{r7}
 8006c86:	4770      	bx	lr
 8006c88:	03ff63ff 	.word	0x03ff63ff

08006c8c <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8006c8c:	b480      	push	{r7}
 8006c8e:	b085      	sub	sp, #20
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
 8006c94:	460b      	mov	r3, r1
 8006c96:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8006c98:	2300      	movs	r3, #0
 8006c9a:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ca0:	4a29      	ldr	r2, [pc, #164]	; (8006d48 <I2C_Enable_IRQ+0xbc>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d004      	beq.n	8006cb0 <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8006caa:	4a28      	ldr	r2, [pc, #160]	; (8006d4c <I2C_Enable_IRQ+0xc0>)
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d11d      	bne.n	8006cec <I2C_Enable_IRQ+0x60>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8006cb0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	da03      	bge.n	8006cc0 <I2C_Enable_IRQ+0x34>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8006cbe:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8006cc0:	887b      	ldrh	r3, [r7, #2]
 8006cc2:	2b10      	cmp	r3, #16
 8006cc4:	d103      	bne.n	8006cce <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8006ccc:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8006cce:	887b      	ldrh	r3, [r7, #2]
 8006cd0:	2b20      	cmp	r3, #32
 8006cd2:	d103      	bne.n	8006cdc <I2C_Enable_IRQ+0x50>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8006cda:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8006cdc:	887b      	ldrh	r3, [r7, #2]
 8006cde:	2b40      	cmp	r3, #64	; 0x40
 8006ce0:	d125      	bne.n	8006d2e <I2C_Enable_IRQ+0xa2>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006ce8:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8006cea:	e020      	b.n	8006d2e <I2C_Enable_IRQ+0xa2>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8006cec:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	da03      	bge.n	8006cfc <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8006cfa:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8006cfc:	887b      	ldrh	r3, [r7, #2]
 8006cfe:	f003 0301 	and.w	r3, r3, #1
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d003      	beq.n	8006d0e <I2C_Enable_IRQ+0x82>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8006d0c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8006d0e:	887b      	ldrh	r3, [r7, #2]
 8006d10:	f003 0302 	and.w	r3, r3, #2
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d003      	beq.n	8006d20 <I2C_Enable_IRQ+0x94>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 8006d1e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8006d20:	887b      	ldrh	r3, [r7, #2]
 8006d22:	2b20      	cmp	r3, #32
 8006d24:	d103      	bne.n	8006d2e <I2C_Enable_IRQ+0xa2>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	f043 0320 	orr.w	r3, r3, #32
 8006d2c:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	6819      	ldr	r1, [r3, #0]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	68fa      	ldr	r2, [r7, #12]
 8006d3a:	430a      	orrs	r2, r1
 8006d3c:	601a      	str	r2, [r3, #0]
}
 8006d3e:	bf00      	nop
 8006d40:	3714      	adds	r7, #20
 8006d42:	46bd      	mov	sp, r7
 8006d44:	bc80      	pop	{r7}
 8006d46:	4770      	bx	lr
 8006d48:	08005adb 	.word	0x08005adb
 8006d4c:	08005cc1 	.word	0x08005cc1

08006d50 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8006d50:	b480      	push	{r7}
 8006d52:	b085      	sub	sp, #20
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
 8006d58:	460b      	mov	r3, r1
 8006d5a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8006d60:	887b      	ldrh	r3, [r7, #2]
 8006d62:	f003 0301 	and.w	r3, r3, #1
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d00f      	beq.n	8006d8a <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8006d70:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d78:	b2db      	uxtb	r3, r3
 8006d7a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006d7e:	2b28      	cmp	r3, #40	; 0x28
 8006d80:	d003      	beq.n	8006d8a <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8006d88:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8006d8a:	887b      	ldrh	r3, [r7, #2]
 8006d8c:	f003 0302 	and.w	r3, r3, #2
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d00f      	beq.n	8006db4 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8006d9a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006da2:	b2db      	uxtb	r3, r3
 8006da4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006da8:	2b28      	cmp	r3, #40	; 0x28
 8006daa:	d003      	beq.n	8006db4 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8006db2:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8006db4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	da03      	bge.n	8006dc4 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8006dc2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8006dc4:	887b      	ldrh	r3, [r7, #2]
 8006dc6:	2b10      	cmp	r3, #16
 8006dc8:	d103      	bne.n	8006dd2 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8006dd0:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8006dd2:	887b      	ldrh	r3, [r7, #2]
 8006dd4:	2b20      	cmp	r3, #32
 8006dd6:	d103      	bne.n	8006de0 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	f043 0320 	orr.w	r3, r3, #32
 8006dde:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8006de0:	887b      	ldrh	r3, [r7, #2]
 8006de2:	2b40      	cmp	r3, #64	; 0x40
 8006de4:	d103      	bne.n	8006dee <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006dec:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	6819      	ldr	r1, [r3, #0]
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	43da      	mvns	r2, r3
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	400a      	ands	r2, r1
 8006dfe:	601a      	str	r2, [r3, #0]
}
 8006e00:	bf00      	nop
 8006e02:	3714      	adds	r7, #20
 8006e04:	46bd      	mov	sp, r7
 8006e06:	bc80      	pop	{r7}
 8006e08:	4770      	bx	lr

08006e0a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006e0a:	b480      	push	{r7}
 8006e0c:	b083      	sub	sp, #12
 8006e0e:	af00      	add	r7, sp, #0
 8006e10:	6078      	str	r0, [r7, #4]
 8006e12:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006e1a:	b2db      	uxtb	r3, r3
 8006e1c:	2b20      	cmp	r3, #32
 8006e1e:	d138      	bne.n	8006e92 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006e26:	2b01      	cmp	r3, #1
 8006e28:	d101      	bne.n	8006e2e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006e2a:	2302      	movs	r3, #2
 8006e2c:	e032      	b.n	8006e94 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2201      	movs	r2, #1
 8006e32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	2224      	movs	r2, #36	; 0x24
 8006e3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	681a      	ldr	r2, [r3, #0]
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f022 0201 	bic.w	r2, r2, #1
 8006e4c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	681a      	ldr	r2, [r3, #0]
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006e5c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	6819      	ldr	r1, [r3, #0]
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	683a      	ldr	r2, [r7, #0]
 8006e6a:	430a      	orrs	r2, r1
 8006e6c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	681a      	ldr	r2, [r3, #0]
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f042 0201 	orr.w	r2, r2, #1
 8006e7c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2220      	movs	r2, #32
 8006e82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	2200      	movs	r2, #0
 8006e8a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006e8e:	2300      	movs	r3, #0
 8006e90:	e000      	b.n	8006e94 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006e92:	2302      	movs	r3, #2
  }
}
 8006e94:	4618      	mov	r0, r3
 8006e96:	370c      	adds	r7, #12
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	bc80      	pop	{r7}
 8006e9c:	4770      	bx	lr

08006e9e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006e9e:	b480      	push	{r7}
 8006ea0:	b085      	sub	sp, #20
 8006ea2:	af00      	add	r7, sp, #0
 8006ea4:	6078      	str	r0, [r7, #4]
 8006ea6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006eae:	b2db      	uxtb	r3, r3
 8006eb0:	2b20      	cmp	r3, #32
 8006eb2:	d139      	bne.n	8006f28 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006eba:	2b01      	cmp	r3, #1
 8006ebc:	d101      	bne.n	8006ec2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006ebe:	2302      	movs	r3, #2
 8006ec0:	e033      	b.n	8006f2a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2201      	movs	r2, #1
 8006ec6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2224      	movs	r2, #36	; 0x24
 8006ece:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	681a      	ldr	r2, [r3, #0]
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f022 0201 	bic.w	r2, r2, #1
 8006ee0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006ef0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	021b      	lsls	r3, r3, #8
 8006ef6:	68fa      	ldr	r2, [r7, #12]
 8006ef8:	4313      	orrs	r3, r2
 8006efa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	68fa      	ldr	r2, [r7, #12]
 8006f02:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	681a      	ldr	r2, [r3, #0]
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	f042 0201 	orr.w	r2, r2, #1
 8006f12:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2220      	movs	r2, #32
 8006f18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2200      	movs	r2, #0
 8006f20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006f24:	2300      	movs	r3, #0
 8006f26:	e000      	b.n	8006f2a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006f28:	2302      	movs	r3, #2
  }
}
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	3714      	adds	r7, #20
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	bc80      	pop	{r7}
 8006f32:	4770      	bx	lr

08006f34 <HAL_GPIO_EXTI_Callback>:
#include "stm32f3xx_hal.h"
#include "avProj_Config.h"


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b082      	sub	sp, #8
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	4603      	mov	r3, r0
 8006f3c:	80fb      	strh	r3, [r7, #6]
	/* Check if interrupt is triggered by PC13 */
	if(GPIO_Pin == BUTTON_Pin)
 8006f3e:	88fb      	ldrh	r3, [r7, #6]
 8006f40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f44:	d10e      	bne.n	8006f64 <HAL_GPIO_EXTI_Callback+0x30>
	{
		/* Check Pin state */
        if(GPIO_PIN_SET == HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13))
 8006f46:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006f4a:	4808      	ldr	r0, [pc, #32]	; (8006f6c <HAL_GPIO_EXTI_Callback+0x38>)
 8006f4c:	f7fc f926 	bl	800319c <HAL_GPIO_ReadPin>
 8006f50:	4603      	mov	r3, r0
 8006f52:	2b01      	cmp	r3, #1
 8006f54:	d103      	bne.n	8006f5e <HAL_GPIO_EXTI_Callback+0x2a>
        {
            Rte_Write_PC13_Pin_State(1u);
 8006f56:	2001      	movs	r0, #1
 8006f58:	f004 fa78 	bl	800b44c <Rte_Write_PC13_Pin_State>
        else
        {
        	Rte_Write_PC13_Pin_State(0u);
        }
	}
}
 8006f5c:	e002      	b.n	8006f64 <HAL_GPIO_EXTI_Callback+0x30>
        	Rte_Write_PC13_Pin_State(0u);
 8006f5e:	2000      	movs	r0, #0
 8006f60:	f004 fa74 	bl	800b44c <Rte_Write_PC13_Pin_State>
}
 8006f64:	bf00      	nop
 8006f66:	3708      	adds	r7, #8
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	bd80      	pop	{r7, pc}
 8006f6c:	48000800 	.word	0x48000800

08006f70 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006f70:	b480      	push	{r7}
 8006f72:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006f74:	bf00      	nop
 8006f76:	46bd      	mov	sp, r7
 8006f78:	bc80      	pop	{r7}
 8006f7a:	4770      	bx	lr

08006f7c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006f80:	4b08      	ldr	r3, [pc, #32]	; (8006fa4 <HAL_Init+0x28>)
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	4a07      	ldr	r2, [pc, #28]	; (8006fa4 <HAL_Init+0x28>)
 8006f86:	f043 0310 	orr.w	r3, r3, #16
 8006f8a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006f8c:	2003      	movs	r0, #3
 8006f8e:	f000 f929 	bl	80071e4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006f92:	200f      	movs	r0, #15
 8006f94:	f000 f808 	bl	8006fa8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006f98:	f000 f966 	bl	8007268 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006f9c:	2300      	movs	r3, #0
}
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	bd80      	pop	{r7, pc}
 8006fa2:	bf00      	nop
 8006fa4:	40022000 	.word	0x40022000

08006fa8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b082      	sub	sp, #8
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006fb0:	4b15      	ldr	r3, [pc, #84]	; (8007008 <HAL_InitTick+0x60>)
 8006fb2:	681a      	ldr	r2, [r3, #0]
 8006fb4:	4b15      	ldr	r3, [pc, #84]	; (800700c <HAL_InitTick+0x64>)
 8006fb6:	781b      	ldrb	r3, [r3, #0]
 8006fb8:	4619      	mov	r1, r3
 8006fba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006fbe:	fbb3 f3f1 	udiv	r3, r3, r1
 8006fc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	f000 f941 	bl	800724e <HAL_SYSTICK_Config>
 8006fcc:	4603      	mov	r3, r0
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d001      	beq.n	8006fd6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006fd2:	2301      	movs	r3, #1
 8006fd4:	e014      	b.n	8007000 <HAL_InitTick+0x58>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	2b0f      	cmp	r3, #15
 8006fda:	d810      	bhi.n	8006ffe <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006fdc:	2200      	movs	r2, #0
 8006fde:	6879      	ldr	r1, [r7, #4]
 8006fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8006fe4:	f000 f909 	bl	80071fa <HAL_NVIC_SetPriority>
    HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8006fe8:	2200      	movs	r2, #0
 8006fea:	210f      	movs	r1, #15
 8006fec:	f06f 0001 	mvn.w	r0, #1
 8006ff0:	f000 f903 	bl	80071fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006ff4:	4a06      	ldr	r2, [pc, #24]	; (8007010 <HAL_InitTick+0x68>)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	e000      	b.n	8007000 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8006ffe:	2301      	movs	r3, #1
}
 8007000:	4618      	mov	r0, r3
 8007002:	3708      	adds	r7, #8
 8007004:	46bd      	mov	sp, r7
 8007006:	bd80      	pop	{r7, pc}
 8007008:	20000000 	.word	0x20000000
 800700c:	20000008 	.word	0x20000008
 8007010:	20000004 	.word	0x20000004

08007014 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007014:	b480      	push	{r7}
 8007016:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007018:	4b05      	ldr	r3, [pc, #20]	; (8007030 <HAL_IncTick+0x1c>)
 800701a:	781b      	ldrb	r3, [r3, #0]
 800701c:	461a      	mov	r2, r3
 800701e:	4b05      	ldr	r3, [pc, #20]	; (8007034 <HAL_IncTick+0x20>)
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	4413      	add	r3, r2
 8007024:	4a03      	ldr	r2, [pc, #12]	; (8007034 <HAL_IncTick+0x20>)
 8007026:	6013      	str	r3, [r2, #0]
}
 8007028:	bf00      	nop
 800702a:	46bd      	mov	sp, r7
 800702c:	bc80      	pop	{r7}
 800702e:	4770      	bx	lr
 8007030:	20000008 	.word	0x20000008
 8007034:	200001b4 	.word	0x200001b4

08007038 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007038:	b480      	push	{r7}
 800703a:	af00      	add	r7, sp, #0
  return uwTick;  
 800703c:	4b02      	ldr	r3, [pc, #8]	; (8007048 <HAL_GetTick+0x10>)
 800703e:	681b      	ldr	r3, [r3, #0]
}
 8007040:	4618      	mov	r0, r3
 8007042:	46bd      	mov	sp, r7
 8007044:	bc80      	pop	{r7}
 8007046:	4770      	bx	lr
 8007048:	200001b4 	.word	0x200001b4

0800704c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800704c:	b480      	push	{r7}
 800704e:	b085      	sub	sp, #20
 8007050:	af00      	add	r7, sp, #0
 8007052:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	f003 0307 	and.w	r3, r3, #7
 800705a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800705c:	4b0c      	ldr	r3, [pc, #48]	; (8007090 <__NVIC_SetPriorityGrouping+0x44>)
 800705e:	68db      	ldr	r3, [r3, #12]
 8007060:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007062:	68ba      	ldr	r2, [r7, #8]
 8007064:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007068:	4013      	ands	r3, r2
 800706a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007070:	68bb      	ldr	r3, [r7, #8]
 8007072:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007074:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007078:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800707c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800707e:	4a04      	ldr	r2, [pc, #16]	; (8007090 <__NVIC_SetPriorityGrouping+0x44>)
 8007080:	68bb      	ldr	r3, [r7, #8]
 8007082:	60d3      	str	r3, [r2, #12]
}
 8007084:	bf00      	nop
 8007086:	3714      	adds	r7, #20
 8007088:	46bd      	mov	sp, r7
 800708a:	bc80      	pop	{r7}
 800708c:	4770      	bx	lr
 800708e:	bf00      	nop
 8007090:	e000ed00 	.word	0xe000ed00

08007094 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007094:	b480      	push	{r7}
 8007096:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007098:	4b04      	ldr	r3, [pc, #16]	; (80070ac <__NVIC_GetPriorityGrouping+0x18>)
 800709a:	68db      	ldr	r3, [r3, #12]
 800709c:	0a1b      	lsrs	r3, r3, #8
 800709e:	f003 0307 	and.w	r3, r3, #7
}
 80070a2:	4618      	mov	r0, r3
 80070a4:	46bd      	mov	sp, r7
 80070a6:	bc80      	pop	{r7}
 80070a8:	4770      	bx	lr
 80070aa:	bf00      	nop
 80070ac:	e000ed00 	.word	0xe000ed00

080070b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80070b0:	b480      	push	{r7}
 80070b2:	b083      	sub	sp, #12
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	4603      	mov	r3, r0
 80070b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80070ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	db0b      	blt.n	80070da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80070c2:	79fb      	ldrb	r3, [r7, #7]
 80070c4:	f003 021f 	and.w	r2, r3, #31
 80070c8:	4906      	ldr	r1, [pc, #24]	; (80070e4 <__NVIC_EnableIRQ+0x34>)
 80070ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80070ce:	095b      	lsrs	r3, r3, #5
 80070d0:	2001      	movs	r0, #1
 80070d2:	fa00 f202 	lsl.w	r2, r0, r2
 80070d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80070da:	bf00      	nop
 80070dc:	370c      	adds	r7, #12
 80070de:	46bd      	mov	sp, r7
 80070e0:	bc80      	pop	{r7}
 80070e2:	4770      	bx	lr
 80070e4:	e000e100 	.word	0xe000e100

080070e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80070e8:	b480      	push	{r7}
 80070ea:	b083      	sub	sp, #12
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	4603      	mov	r3, r0
 80070f0:	6039      	str	r1, [r7, #0]
 80070f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80070f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	db0a      	blt.n	8007112 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80070fc:	683b      	ldr	r3, [r7, #0]
 80070fe:	b2da      	uxtb	r2, r3
 8007100:	490c      	ldr	r1, [pc, #48]	; (8007134 <__NVIC_SetPriority+0x4c>)
 8007102:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007106:	0112      	lsls	r2, r2, #4
 8007108:	b2d2      	uxtb	r2, r2
 800710a:	440b      	add	r3, r1
 800710c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007110:	e00a      	b.n	8007128 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007112:	683b      	ldr	r3, [r7, #0]
 8007114:	b2da      	uxtb	r2, r3
 8007116:	4908      	ldr	r1, [pc, #32]	; (8007138 <__NVIC_SetPriority+0x50>)
 8007118:	79fb      	ldrb	r3, [r7, #7]
 800711a:	f003 030f 	and.w	r3, r3, #15
 800711e:	3b04      	subs	r3, #4
 8007120:	0112      	lsls	r2, r2, #4
 8007122:	b2d2      	uxtb	r2, r2
 8007124:	440b      	add	r3, r1
 8007126:	761a      	strb	r2, [r3, #24]
}
 8007128:	bf00      	nop
 800712a:	370c      	adds	r7, #12
 800712c:	46bd      	mov	sp, r7
 800712e:	bc80      	pop	{r7}
 8007130:	4770      	bx	lr
 8007132:	bf00      	nop
 8007134:	e000e100 	.word	0xe000e100
 8007138:	e000ed00 	.word	0xe000ed00

0800713c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800713c:	b480      	push	{r7}
 800713e:	b089      	sub	sp, #36	; 0x24
 8007140:	af00      	add	r7, sp, #0
 8007142:	60f8      	str	r0, [r7, #12]
 8007144:	60b9      	str	r1, [r7, #8]
 8007146:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	f003 0307 	and.w	r3, r3, #7
 800714e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007150:	69fb      	ldr	r3, [r7, #28]
 8007152:	f1c3 0307 	rsb	r3, r3, #7
 8007156:	2b04      	cmp	r3, #4
 8007158:	bf28      	it	cs
 800715a:	2304      	movcs	r3, #4
 800715c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800715e:	69fb      	ldr	r3, [r7, #28]
 8007160:	3304      	adds	r3, #4
 8007162:	2b06      	cmp	r3, #6
 8007164:	d902      	bls.n	800716c <NVIC_EncodePriority+0x30>
 8007166:	69fb      	ldr	r3, [r7, #28]
 8007168:	3b03      	subs	r3, #3
 800716a:	e000      	b.n	800716e <NVIC_EncodePriority+0x32>
 800716c:	2300      	movs	r3, #0
 800716e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007170:	f04f 32ff 	mov.w	r2, #4294967295
 8007174:	69bb      	ldr	r3, [r7, #24]
 8007176:	fa02 f303 	lsl.w	r3, r2, r3
 800717a:	43da      	mvns	r2, r3
 800717c:	68bb      	ldr	r3, [r7, #8]
 800717e:	401a      	ands	r2, r3
 8007180:	697b      	ldr	r3, [r7, #20]
 8007182:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007184:	f04f 31ff 	mov.w	r1, #4294967295
 8007188:	697b      	ldr	r3, [r7, #20]
 800718a:	fa01 f303 	lsl.w	r3, r1, r3
 800718e:	43d9      	mvns	r1, r3
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007194:	4313      	orrs	r3, r2
         );
}
 8007196:	4618      	mov	r0, r3
 8007198:	3724      	adds	r7, #36	; 0x24
 800719a:	46bd      	mov	sp, r7
 800719c:	bc80      	pop	{r7}
 800719e:	4770      	bx	lr

080071a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	b082      	sub	sp, #8
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	3b01      	subs	r3, #1
 80071ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80071b0:	d301      	bcc.n	80071b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80071b2:	2301      	movs	r3, #1
 80071b4:	e00f      	b.n	80071d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80071b6:	4a0a      	ldr	r2, [pc, #40]	; (80071e0 <SysTick_Config+0x40>)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	3b01      	subs	r3, #1
 80071bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80071be:	210f      	movs	r1, #15
 80071c0:	f04f 30ff 	mov.w	r0, #4294967295
 80071c4:	f7ff ff90 	bl	80070e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80071c8:	4b05      	ldr	r3, [pc, #20]	; (80071e0 <SysTick_Config+0x40>)
 80071ca:	2200      	movs	r2, #0
 80071cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80071ce:	4b04      	ldr	r3, [pc, #16]	; (80071e0 <SysTick_Config+0x40>)
 80071d0:	2207      	movs	r2, #7
 80071d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80071d4:	2300      	movs	r3, #0
}
 80071d6:	4618      	mov	r0, r3
 80071d8:	3708      	adds	r7, #8
 80071da:	46bd      	mov	sp, r7
 80071dc:	bd80      	pop	{r7, pc}
 80071de:	bf00      	nop
 80071e0:	e000e010 	.word	0xe000e010

080071e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b082      	sub	sp, #8
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80071ec:	6878      	ldr	r0, [r7, #4]
 80071ee:	f7ff ff2d 	bl	800704c <__NVIC_SetPriorityGrouping>
}
 80071f2:	bf00      	nop
 80071f4:	3708      	adds	r7, #8
 80071f6:	46bd      	mov	sp, r7
 80071f8:	bd80      	pop	{r7, pc}

080071fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80071fa:	b580      	push	{r7, lr}
 80071fc:	b086      	sub	sp, #24
 80071fe:	af00      	add	r7, sp, #0
 8007200:	4603      	mov	r3, r0
 8007202:	60b9      	str	r1, [r7, #8]
 8007204:	607a      	str	r2, [r7, #4]
 8007206:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007208:	2300      	movs	r3, #0
 800720a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800720c:	f7ff ff42 	bl	8007094 <__NVIC_GetPriorityGrouping>
 8007210:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007212:	687a      	ldr	r2, [r7, #4]
 8007214:	68b9      	ldr	r1, [r7, #8]
 8007216:	6978      	ldr	r0, [r7, #20]
 8007218:	f7ff ff90 	bl	800713c <NVIC_EncodePriority>
 800721c:	4602      	mov	r2, r0
 800721e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007222:	4611      	mov	r1, r2
 8007224:	4618      	mov	r0, r3
 8007226:	f7ff ff5f 	bl	80070e8 <__NVIC_SetPriority>
}
 800722a:	bf00      	nop
 800722c:	3718      	adds	r7, #24
 800722e:	46bd      	mov	sp, r7
 8007230:	bd80      	pop	{r7, pc}

08007232 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007232:	b580      	push	{r7, lr}
 8007234:	b082      	sub	sp, #8
 8007236:	af00      	add	r7, sp, #0
 8007238:	4603      	mov	r3, r0
 800723a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800723c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007240:	4618      	mov	r0, r3
 8007242:	f7ff ff35 	bl	80070b0 <__NVIC_EnableIRQ>
}
 8007246:	bf00      	nop
 8007248:	3708      	adds	r7, #8
 800724a:	46bd      	mov	sp, r7
 800724c:	bd80      	pop	{r7, pc}

0800724e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800724e:	b580      	push	{r7, lr}
 8007250:	b082      	sub	sp, #8
 8007252:	af00      	add	r7, sp, #0
 8007254:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007256:	6878      	ldr	r0, [r7, #4]
 8007258:	f7ff ffa2 	bl	80071a0 <SysTick_Config>
 800725c:	4603      	mov	r3, r0
}
 800725e:	4618      	mov	r0, r3
 8007260:	3708      	adds	r7, #8
 8007262:	46bd      	mov	sp, r7
 8007264:	bd80      	pop	{r7, pc}
	...

08007268 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007268:	b480      	push	{r7}
 800726a:	b083      	sub	sp, #12
 800726c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800726e:	4b0e      	ldr	r3, [pc, #56]	; (80072a8 <HAL_MspInit+0x40>)
 8007270:	699b      	ldr	r3, [r3, #24]
 8007272:	4a0d      	ldr	r2, [pc, #52]	; (80072a8 <HAL_MspInit+0x40>)
 8007274:	f043 0301 	orr.w	r3, r3, #1
 8007278:	6193      	str	r3, [r2, #24]
 800727a:	4b0b      	ldr	r3, [pc, #44]	; (80072a8 <HAL_MspInit+0x40>)
 800727c:	699b      	ldr	r3, [r3, #24]
 800727e:	f003 0301 	and.w	r3, r3, #1
 8007282:	607b      	str	r3, [r7, #4]
 8007284:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007286:	4b08      	ldr	r3, [pc, #32]	; (80072a8 <HAL_MspInit+0x40>)
 8007288:	69db      	ldr	r3, [r3, #28]
 800728a:	4a07      	ldr	r2, [pc, #28]	; (80072a8 <HAL_MspInit+0x40>)
 800728c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007290:	61d3      	str	r3, [r2, #28]
 8007292:	4b05      	ldr	r3, [pc, #20]	; (80072a8 <HAL_MspInit+0x40>)
 8007294:	69db      	ldr	r3, [r3, #28]
 8007296:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800729a:	603b      	str	r3, [r7, #0]
 800729c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800729e:	bf00      	nop
 80072a0:	370c      	adds	r7, #12
 80072a2:	46bd      	mov	sp, r7
 80072a4:	bc80      	pop	{r7}
 80072a6:	4770      	bx	lr
 80072a8:	40021000 	.word	0x40021000

080072ac <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b08a      	sub	sp, #40	; 0x28
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80072b4:	f107 0314 	add.w	r3, r7, #20
 80072b8:	2200      	movs	r2, #0
 80072ba:	601a      	str	r2, [r3, #0]
 80072bc:	605a      	str	r2, [r3, #4]
 80072be:	609a      	str	r2, [r3, #8]
 80072c0:	60da      	str	r2, [r3, #12]
 80072c2:	611a      	str	r2, [r3, #16]
	  if(hadc->Instance==ADC1)
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80072cc:	d14c      	bne.n	8007368 <HAL_ADC_MspInit+0xbc>
	  {
	  /* USER CODE BEGIN ADC1_MspInit 0 */

	  /* USER CODE END ADC1_MspInit 0 */
	    /* Peripheral clock enable */
	    __HAL_RCC_ADC12_CLK_ENABLE();
 80072ce:	4b28      	ldr	r3, [pc, #160]	; (8007370 <HAL_ADC_MspInit+0xc4>)
 80072d0:	695b      	ldr	r3, [r3, #20]
 80072d2:	4a27      	ldr	r2, [pc, #156]	; (8007370 <HAL_ADC_MspInit+0xc4>)
 80072d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80072d8:	6153      	str	r3, [r2, #20]
 80072da:	4b25      	ldr	r3, [pc, #148]	; (8007370 <HAL_ADC_MspInit+0xc4>)
 80072dc:	695b      	ldr	r3, [r3, #20]
 80072de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80072e2:	613b      	str	r3, [r7, #16]
 80072e4:	693b      	ldr	r3, [r7, #16]

	    __HAL_RCC_GPIOA_CLK_ENABLE();
 80072e6:	4b22      	ldr	r3, [pc, #136]	; (8007370 <HAL_ADC_MspInit+0xc4>)
 80072e8:	695b      	ldr	r3, [r3, #20]
 80072ea:	4a21      	ldr	r2, [pc, #132]	; (8007370 <HAL_ADC_MspInit+0xc4>)
 80072ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80072f0:	6153      	str	r3, [r2, #20]
 80072f2:	4b1f      	ldr	r3, [pc, #124]	; (8007370 <HAL_ADC_MspInit+0xc4>)
 80072f4:	695b      	ldr	r3, [r3, #20]
 80072f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072fa:	60fb      	str	r3, [r7, #12]
 80072fc:	68fb      	ldr	r3, [r7, #12]
	    /**ADC1 GPIO Configuration
	    PA0     ------> ADC1_IN1
	    */
	    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80072fe:	2301      	movs	r3, #1
 8007300:	617b      	str	r3, [r7, #20]
	    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007302:	2303      	movs	r3, #3
 8007304:	61bb      	str	r3, [r7, #24]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007306:	2300      	movs	r3, #0
 8007308:	61fb      	str	r3, [r7, #28]
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800730a:	f107 0314 	add.w	r3, r7, #20
 800730e:	4619      	mov	r1, r3
 8007310:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007314:	f7fb fdb8 	bl	8002e88 <HAL_GPIO_Init>

	    /* ADC1 DMA Init */
	    /* ADC1 Init */
	    hdma_adc1.Instance = DMA1_Channel1;
 8007318:	4b16      	ldr	r3, [pc, #88]	; (8007374 <HAL_ADC_MspInit+0xc8>)
 800731a:	4a17      	ldr	r2, [pc, #92]	; (8007378 <HAL_ADC_MspInit+0xcc>)
 800731c:	601a      	str	r2, [r3, #0]
	    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800731e:	4b15      	ldr	r3, [pc, #84]	; (8007374 <HAL_ADC_MspInit+0xc8>)
 8007320:	2200      	movs	r2, #0
 8007322:	605a      	str	r2, [r3, #4]
	    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8007324:	4b13      	ldr	r3, [pc, #76]	; (8007374 <HAL_ADC_MspInit+0xc8>)
 8007326:	2200      	movs	r2, #0
 8007328:	609a      	str	r2, [r3, #8]
	    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800732a:	4b12      	ldr	r3, [pc, #72]	; (8007374 <HAL_ADC_MspInit+0xc8>)
 800732c:	2280      	movs	r2, #128	; 0x80
 800732e:	60da      	str	r2, [r3, #12]
	    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8007330:	4b10      	ldr	r3, [pc, #64]	; (8007374 <HAL_ADC_MspInit+0xc8>)
 8007332:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007336:	611a      	str	r2, [r3, #16]
	    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8007338:	4b0e      	ldr	r3, [pc, #56]	; (8007374 <HAL_ADC_MspInit+0xc8>)
 800733a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800733e:	615a      	str	r2, [r3, #20]
	    hdma_adc1.Init.Mode = DMA_NORMAL;
 8007340:	4b0c      	ldr	r3, [pc, #48]	; (8007374 <HAL_ADC_MspInit+0xc8>)
 8007342:	2200      	movs	r2, #0
 8007344:	619a      	str	r2, [r3, #24]
	    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8007346:	4b0b      	ldr	r3, [pc, #44]	; (8007374 <HAL_ADC_MspInit+0xc8>)
 8007348:	2200      	movs	r2, #0
 800734a:	61da      	str	r2, [r3, #28]
	    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800734c:	4809      	ldr	r0, [pc, #36]	; (8007374 <HAL_ADC_MspInit+0xc8>)
 800734e:	f7fb ff6b 	bl	8003228 <HAL_DMA_Init>
 8007352:	4603      	mov	r3, r0
 8007354:	2b00      	cmp	r3, #0
 8007356:	d001      	beq.n	800735c <HAL_ADC_MspInit+0xb0>
	    {
	    	Msp_Error_Handler();
 8007358:	f000 f9ca 	bl	80076f0 <Msp_Error_Handler>
	    }

	    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	4a05      	ldr	r2, [pc, #20]	; (8007374 <HAL_ADC_MspInit+0xc8>)
 8007360:	639a      	str	r2, [r3, #56]	; 0x38
 8007362:	4a04      	ldr	r2, [pc, #16]	; (8007374 <HAL_ADC_MspInit+0xc8>)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	6253      	str	r3, [r2, #36]	; 0x24

	  /* USER CODE BEGIN ADC1_MspInit 1 */

	  /* USER CODE END ADC1_MspInit 1 */
	  }
}
 8007368:	bf00      	nop
 800736a:	3728      	adds	r7, #40	; 0x28
 800736c:	46bd      	mov	sp, r7
 800736e:	bd80      	pop	{r7, pc}
 8007370:	40021000 	.word	0x40021000
 8007374:	20000210 	.word	0x20000210
 8007378:	40020008 	.word	0x40020008

0800737c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800737c:	b580      	push	{r7, lr}
 800737e:	b08a      	sub	sp, #40	; 0x28
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007384:	f107 0314 	add.w	r3, r7, #20
 8007388:	2200      	movs	r2, #0
 800738a:	601a      	str	r2, [r3, #0]
 800738c:	605a      	str	r2, [r3, #4]
 800738e:	609a      	str	r2, [r3, #8]
 8007390:	60da      	str	r2, [r3, #12]
 8007392:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	4a41      	ldr	r2, [pc, #260]	; (80074a0 <HAL_I2C_MspInit+0x124>)
 800739a:	4293      	cmp	r3, r2
 800739c:	d17c      	bne.n	8007498 <HAL_I2C_MspInit+0x11c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800739e:	4b41      	ldr	r3, [pc, #260]	; (80074a4 <HAL_I2C_MspInit+0x128>)
 80073a0:	695b      	ldr	r3, [r3, #20]
 80073a2:	4a40      	ldr	r2, [pc, #256]	; (80074a4 <HAL_I2C_MspInit+0x128>)
 80073a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80073a8:	6153      	str	r3, [r2, #20]
 80073aa:	4b3e      	ldr	r3, [pc, #248]	; (80074a4 <HAL_I2C_MspInit+0x128>)
 80073ac:	695b      	ldr	r3, [r3, #20]
 80073ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80073b2:	613b      	str	r3, [r7, #16]
 80073b4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80073b6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80073ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80073bc:	2312      	movs	r3, #18
 80073be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80073c0:	2300      	movs	r3, #0
 80073c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80073c4:	2303      	movs	r3, #3
 80073c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80073c8:	2304      	movs	r3, #4
 80073ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80073cc:	f107 0314 	add.w	r3, r7, #20
 80073d0:	4619      	mov	r1, r3
 80073d2:	4835      	ldr	r0, [pc, #212]	; (80074a8 <HAL_I2C_MspInit+0x12c>)
 80073d4:	f7fb fd58 	bl	8002e88 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80073d8:	4b32      	ldr	r3, [pc, #200]	; (80074a4 <HAL_I2C_MspInit+0x128>)
 80073da:	69db      	ldr	r3, [r3, #28]
 80073dc:	4a31      	ldr	r2, [pc, #196]	; (80074a4 <HAL_I2C_MspInit+0x128>)
 80073de:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80073e2:	61d3      	str	r3, [r2, #28]
 80073e4:	4b2f      	ldr	r3, [pc, #188]	; (80074a4 <HAL_I2C_MspInit+0x128>)
 80073e6:	69db      	ldr	r3, [r3, #28]
 80073e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80073ec:	60fb      	str	r3, [r7, #12]
 80073ee:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 80073f0:	4b2e      	ldr	r3, [pc, #184]	; (80074ac <HAL_I2C_MspInit+0x130>)
 80073f2:	4a2f      	ldr	r2, [pc, #188]	; (80074b0 <HAL_I2C_MspInit+0x134>)
 80073f4:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80073f6:	4b2d      	ldr	r3, [pc, #180]	; (80074ac <HAL_I2C_MspInit+0x130>)
 80073f8:	2200      	movs	r2, #0
 80073fa:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80073fc:	4b2b      	ldr	r3, [pc, #172]	; (80074ac <HAL_I2C_MspInit+0x130>)
 80073fe:	2200      	movs	r2, #0
 8007400:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007402:	4b2a      	ldr	r3, [pc, #168]	; (80074ac <HAL_I2C_MspInit+0x130>)
 8007404:	2280      	movs	r2, #128	; 0x80
 8007406:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007408:	4b28      	ldr	r3, [pc, #160]	; (80074ac <HAL_I2C_MspInit+0x130>)
 800740a:	2200      	movs	r2, #0
 800740c:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800740e:	4b27      	ldr	r3, [pc, #156]	; (80074ac <HAL_I2C_MspInit+0x130>)
 8007410:	2200      	movs	r2, #0
 8007412:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8007414:	4b25      	ldr	r3, [pc, #148]	; (80074ac <HAL_I2C_MspInit+0x130>)
 8007416:	2200      	movs	r2, #0
 8007418:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800741a:	4b24      	ldr	r3, [pc, #144]	; (80074ac <HAL_I2C_MspInit+0x130>)
 800741c:	2200      	movs	r2, #0
 800741e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8007420:	4822      	ldr	r0, [pc, #136]	; (80074ac <HAL_I2C_MspInit+0x130>)
 8007422:	f7fb ff01 	bl	8003228 <HAL_DMA_Init>
 8007426:	4603      	mov	r3, r0
 8007428:	2b00      	cmp	r3, #0
 800742a:	d001      	beq.n	8007430 <HAL_I2C_MspInit+0xb4>
    {
    	Msp_Error_Handler();
 800742c:	f000 f960 	bl	80076f0 <Msp_Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	4a1e      	ldr	r2, [pc, #120]	; (80074ac <HAL_I2C_MspInit+0x130>)
 8007434:	63da      	str	r2, [r3, #60]	; 0x3c
 8007436:	4a1d      	ldr	r2, [pc, #116]	; (80074ac <HAL_I2C_MspInit+0x130>)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	6253      	str	r3, [r2, #36]	; 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 800743c:	4b1d      	ldr	r3, [pc, #116]	; (80074b4 <HAL_I2C_MspInit+0x138>)
 800743e:	4a1e      	ldr	r2, [pc, #120]	; (80074b8 <HAL_I2C_MspInit+0x13c>)
 8007440:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007442:	4b1c      	ldr	r3, [pc, #112]	; (80074b4 <HAL_I2C_MspInit+0x138>)
 8007444:	2210      	movs	r2, #16
 8007446:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007448:	4b1a      	ldr	r3, [pc, #104]	; (80074b4 <HAL_I2C_MspInit+0x138>)
 800744a:	2200      	movs	r2, #0
 800744c:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800744e:	4b19      	ldr	r3, [pc, #100]	; (80074b4 <HAL_I2C_MspInit+0x138>)
 8007450:	2280      	movs	r2, #128	; 0x80
 8007452:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007454:	4b17      	ldr	r3, [pc, #92]	; (80074b4 <HAL_I2C_MspInit+0x138>)
 8007456:	2200      	movs	r2, #0
 8007458:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800745a:	4b16      	ldr	r3, [pc, #88]	; (80074b4 <HAL_I2C_MspInit+0x138>)
 800745c:	2200      	movs	r2, #0
 800745e:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8007460:	4b14      	ldr	r3, [pc, #80]	; (80074b4 <HAL_I2C_MspInit+0x138>)
 8007462:	2200      	movs	r2, #0
 8007464:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8007466:	4b13      	ldr	r3, [pc, #76]	; (80074b4 <HAL_I2C_MspInit+0x138>)
 8007468:	2200      	movs	r2, #0
 800746a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 800746c:	4811      	ldr	r0, [pc, #68]	; (80074b4 <HAL_I2C_MspInit+0x138>)
 800746e:	f7fb fedb 	bl	8003228 <HAL_DMA_Init>
 8007472:	4603      	mov	r3, r0
 8007474:	2b00      	cmp	r3, #0
 8007476:	d001      	beq.n	800747c <HAL_I2C_MspInit+0x100>
    {
    	Msp_Error_Handler();
 8007478:	f000 f93a 	bl	80076f0 <Msp_Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	4a0d      	ldr	r2, [pc, #52]	; (80074b4 <HAL_I2C_MspInit+0x138>)
 8007480:	639a      	str	r2, [r3, #56]	; 0x38
 8007482:	4a0c      	ldr	r2, [pc, #48]	; (80074b4 <HAL_I2C_MspInit+0x138>)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6253      	str	r3, [r2, #36]	; 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8007488:	2200      	movs	r2, #0
 800748a:	2100      	movs	r1, #0
 800748c:	201f      	movs	r0, #31
 800748e:	f7ff feb4 	bl	80071fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8007492:	201f      	movs	r0, #31
 8007494:	f7ff fecd 	bl	8007232 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8007498:	bf00      	nop
 800749a:	3728      	adds	r7, #40	; 0x28
 800749c:	46bd      	mov	sp, r7
 800749e:	bd80      	pop	{r7, pc}
 80074a0:	40005400 	.word	0x40005400
 80074a4:	40021000 	.word	0x40021000
 80074a8:	48000400 	.word	0x48000400
 80074ac:	200002d0 	.word	0x200002d0
 80074b0:	40020080 	.word	0x40020080
 80074b4:	20000314 	.word	0x20000314
 80074b8:	4002006c 	.word	0x4002006c

080074bc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b08a      	sub	sp, #40	; 0x28
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80074c4:	f107 0314 	add.w	r3, r7, #20
 80074c8:	2200      	movs	r2, #0
 80074ca:	601a      	str	r2, [r3, #0]
 80074cc:	605a      	str	r2, [r3, #4]
 80074ce:	609a      	str	r2, [r3, #8]
 80074d0:	60da      	str	r2, [r3, #12]
 80074d2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	4a1b      	ldr	r2, [pc, #108]	; (8007548 <HAL_SPI_MspInit+0x8c>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d130      	bne.n	8007540 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80074de:	4b1b      	ldr	r3, [pc, #108]	; (800754c <HAL_SPI_MspInit+0x90>)
 80074e0:	69db      	ldr	r3, [r3, #28]
 80074e2:	4a1a      	ldr	r2, [pc, #104]	; (800754c <HAL_SPI_MspInit+0x90>)
 80074e4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80074e8:	61d3      	str	r3, [r2, #28]
 80074ea:	4b18      	ldr	r3, [pc, #96]	; (800754c <HAL_SPI_MspInit+0x90>)
 80074ec:	69db      	ldr	r3, [r3, #28]
 80074ee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80074f2:	613b      	str	r3, [r7, #16]
 80074f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80074f6:	4b15      	ldr	r3, [pc, #84]	; (800754c <HAL_SPI_MspInit+0x90>)
 80074f8:	695b      	ldr	r3, [r3, #20]
 80074fa:	4a14      	ldr	r2, [pc, #80]	; (800754c <HAL_SPI_MspInit+0x90>)
 80074fc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007500:	6153      	str	r3, [r2, #20]
 8007502:	4b12      	ldr	r3, [pc, #72]	; (800754c <HAL_SPI_MspInit+0x90>)
 8007504:	695b      	ldr	r3, [r3, #20]
 8007506:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800750a:	60fb      	str	r3, [r7, #12]
 800750c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800750e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8007512:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007514:	2302      	movs	r3, #2
 8007516:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007518:	2300      	movs	r3, #0
 800751a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800751c:	2303      	movs	r3, #3
 800751e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8007520:	2306      	movs	r3, #6
 8007522:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007524:	f107 0314 	add.w	r3, r7, #20
 8007528:	4619      	mov	r1, r3
 800752a:	4809      	ldr	r0, [pc, #36]	; (8007550 <HAL_SPI_MspInit+0x94>)
 800752c:	f7fb fcac 	bl	8002e88 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8007530:	2200      	movs	r2, #0
 8007532:	2100      	movs	r1, #0
 8007534:	2033      	movs	r0, #51	; 0x33
 8007536:	f7ff fe60 	bl	80071fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 800753a:	2033      	movs	r0, #51	; 0x33
 800753c:	f7ff fe79 	bl	8007232 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8007540:	bf00      	nop
 8007542:	3728      	adds	r7, #40	; 0x28
 8007544:	46bd      	mov	sp, r7
 8007546:	bd80      	pop	{r7, pc}
 8007548:	40003c00 	.word	0x40003c00
 800754c:	40021000 	.word	0x40021000
 8007550:	48000800 	.word	0x48000800

08007554 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8007554:	b580      	push	{r7, lr}
 8007556:	b08a      	sub	sp, #40	; 0x28
 8007558:	af00      	add	r7, sp, #0
 800755a:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800755c:	f107 0314 	add.w	r3, r7, #20
 8007560:	2200      	movs	r2, #0
 8007562:	601a      	str	r2, [r3, #0]
 8007564:	605a      	str	r2, [r3, #4]
 8007566:	609a      	str	r2, [r3, #8]
 8007568:	60da      	str	r2, [r3, #12]
 800756a:	611a      	str	r2, [r3, #16]
	if(htim_base->Instance==TIM3)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	4a1b      	ldr	r2, [pc, #108]	; (80075e0 <HAL_TIM_Base_MspInit+0x8c>)
 8007572:	4293      	cmp	r3, r2
 8007574:	d130      	bne.n	80075d8 <HAL_TIM_Base_MspInit+0x84>
	{
		/* USER CODE BEGIN TIM3_MspInit 0 */

		/* USER CODE END TIM3_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_TIM3_CLK_ENABLE();
 8007576:	4b1b      	ldr	r3, [pc, #108]	; (80075e4 <HAL_TIM_Base_MspInit+0x90>)
 8007578:	69db      	ldr	r3, [r3, #28]
 800757a:	4a1a      	ldr	r2, [pc, #104]	; (80075e4 <HAL_TIM_Base_MspInit+0x90>)
 800757c:	f043 0302 	orr.w	r3, r3, #2
 8007580:	61d3      	str	r3, [r2, #28]
 8007582:	4b18      	ldr	r3, [pc, #96]	; (80075e4 <HAL_TIM_Base_MspInit+0x90>)
 8007584:	69db      	ldr	r3, [r3, #28]
 8007586:	f003 0302 	and.w	r3, r3, #2
 800758a:	613b      	str	r3, [r7, #16]
 800758c:	693b      	ldr	r3, [r7, #16]

		__HAL_RCC_GPIOA_CLK_ENABLE();
 800758e:	4b15      	ldr	r3, [pc, #84]	; (80075e4 <HAL_TIM_Base_MspInit+0x90>)
 8007590:	695b      	ldr	r3, [r3, #20]
 8007592:	4a14      	ldr	r2, [pc, #80]	; (80075e4 <HAL_TIM_Base_MspInit+0x90>)
 8007594:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007598:	6153      	str	r3, [r2, #20]
 800759a:	4b12      	ldr	r3, [pc, #72]	; (80075e4 <HAL_TIM_Base_MspInit+0x90>)
 800759c:	695b      	ldr	r3, [r3, #20]
 800759e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075a2:	60fb      	str	r3, [r7, #12]
 80075a4:	68fb      	ldr	r3, [r7, #12]
		/**TIM3 GPIO Configuration
		PA6     ------> TIM3_CH1
		*/
		GPIO_InitStruct.Pin = GPIO_PIN_6;
 80075a6:	2340      	movs	r3, #64	; 0x40
 80075a8:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80075aa:	2302      	movs	r3, #2
 80075ac:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80075ae:	2300      	movs	r3, #0
 80075b0:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80075b2:	2300      	movs	r3, #0
 80075b4:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80075b6:	2302      	movs	r3, #2
 80075b8:	627b      	str	r3, [r7, #36]	; 0x24
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80075ba:	f107 0314 	add.w	r3, r7, #20
 80075be:	4619      	mov	r1, r3
 80075c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80075c4:	f7fb fc60 	bl	8002e88 <HAL_GPIO_Init>

		/* TIM3 interrupt Init */
		HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80075c8:	2200      	movs	r2, #0
 80075ca:	2100      	movs	r1, #0
 80075cc:	201d      	movs	r0, #29
 80075ce:	f7ff fe14 	bl	80071fa <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80075d2:	201d      	movs	r0, #29
 80075d4:	f7ff fe2d 	bl	8007232 <HAL_NVIC_EnableIRQ>
		/* USER CODE BEGIN TIM3_MspInit 1 */

		/* USER CODE END TIM3_MspInit 1 */
	}

}
 80075d8:	bf00      	nop
 80075da:	3728      	adds	r7, #40	; 0x28
 80075dc:	46bd      	mov	sp, r7
 80075de:	bd80      	pop	{r7, pc}
 80075e0:	40000400 	.word	0x40000400
 80075e4:	40021000 	.word	0x40021000

080075e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80075e8:	b580      	push	{r7, lr}
 80075ea:	b08c      	sub	sp, #48	; 0x30
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80075f0:	f107 031c 	add.w	r3, r7, #28
 80075f4:	2200      	movs	r2, #0
 80075f6:	601a      	str	r2, [r3, #0]
 80075f8:	605a      	str	r2, [r3, #4]
 80075fa:	609a      	str	r2, [r3, #8]
 80075fc:	60da      	str	r2, [r3, #12]
 80075fe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	4a36      	ldr	r2, [pc, #216]	; (80076e0 <HAL_UART_MspInit+0xf8>)
 8007606:	4293      	cmp	r3, r2
 8007608:	d130      	bne.n	800766c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800760a:	4b36      	ldr	r3, [pc, #216]	; (80076e4 <HAL_UART_MspInit+0xfc>)
 800760c:	699b      	ldr	r3, [r3, #24]
 800760e:	4a35      	ldr	r2, [pc, #212]	; (80076e4 <HAL_UART_MspInit+0xfc>)
 8007610:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007614:	6193      	str	r3, [r2, #24]
 8007616:	4b33      	ldr	r3, [pc, #204]	; (80076e4 <HAL_UART_MspInit+0xfc>)
 8007618:	699b      	ldr	r3, [r3, #24]
 800761a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800761e:	61bb      	str	r3, [r7, #24]
 8007620:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007622:	4b30      	ldr	r3, [pc, #192]	; (80076e4 <HAL_UART_MspInit+0xfc>)
 8007624:	695b      	ldr	r3, [r3, #20]
 8007626:	4a2f      	ldr	r2, [pc, #188]	; (80076e4 <HAL_UART_MspInit+0xfc>)
 8007628:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800762c:	6153      	str	r3, [r2, #20]
 800762e:	4b2d      	ldr	r3, [pc, #180]	; (80076e4 <HAL_UART_MspInit+0xfc>)
 8007630:	695b      	ldr	r3, [r3, #20]
 8007632:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007636:	617b      	str	r3, [r7, #20]
 8007638:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800763a:	2330      	movs	r3, #48	; 0x30
 800763c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800763e:	2302      	movs	r3, #2
 8007640:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007642:	2300      	movs	r3, #0
 8007644:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8007646:	2303      	movs	r3, #3
 8007648:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800764a:	2307      	movs	r3, #7
 800764c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800764e:	f107 031c 	add.w	r3, r7, #28
 8007652:	4619      	mov	r1, r3
 8007654:	4824      	ldr	r0, [pc, #144]	; (80076e8 <HAL_UART_MspInit+0x100>)
 8007656:	f7fb fc17 	bl	8002e88 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800765a:	2200      	movs	r2, #0
 800765c:	2100      	movs	r1, #0
 800765e:	2025      	movs	r0, #37	; 0x25
 8007660:	f7ff fdcb 	bl	80071fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8007664:	2025      	movs	r0, #37	; 0x25
 8007666:	f7ff fde4 	bl	8007232 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800766a:	e035      	b.n	80076d8 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4a1e      	ldr	r2, [pc, #120]	; (80076ec <HAL_UART_MspInit+0x104>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d130      	bne.n	80076d8 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8007676:	4b1b      	ldr	r3, [pc, #108]	; (80076e4 <HAL_UART_MspInit+0xfc>)
 8007678:	69db      	ldr	r3, [r3, #28]
 800767a:	4a1a      	ldr	r2, [pc, #104]	; (80076e4 <HAL_UART_MspInit+0xfc>)
 800767c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007680:	61d3      	str	r3, [r2, #28]
 8007682:	4b18      	ldr	r3, [pc, #96]	; (80076e4 <HAL_UART_MspInit+0xfc>)
 8007684:	69db      	ldr	r3, [r3, #28]
 8007686:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800768a:	613b      	str	r3, [r7, #16]
 800768c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800768e:	4b15      	ldr	r3, [pc, #84]	; (80076e4 <HAL_UART_MspInit+0xfc>)
 8007690:	695b      	ldr	r3, [r3, #20]
 8007692:	4a14      	ldr	r2, [pc, #80]	; (80076e4 <HAL_UART_MspInit+0xfc>)
 8007694:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007698:	6153      	str	r3, [r2, #20]
 800769a:	4b12      	ldr	r3, [pc, #72]	; (80076e4 <HAL_UART_MspInit+0xfc>)
 800769c:	695b      	ldr	r3, [r3, #20]
 800769e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80076a2:	60fb      	str	r3, [r7, #12]
 80076a4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80076a6:	230c      	movs	r3, #12
 80076a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80076aa:	2302      	movs	r3, #2
 80076ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80076ae:	2300      	movs	r3, #0
 80076b0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80076b2:	2303      	movs	r3, #3
 80076b4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80076b6:	2307      	movs	r3, #7
 80076b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80076ba:	f107 031c 	add.w	r3, r7, #28
 80076be:	4619      	mov	r1, r3
 80076c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80076c4:	f7fb fbe0 	bl	8002e88 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80076c8:	2200      	movs	r2, #0
 80076ca:	2100      	movs	r1, #0
 80076cc:	2026      	movs	r0, #38	; 0x26
 80076ce:	f7ff fd94 	bl	80071fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80076d2:	2026      	movs	r0, #38	; 0x26
 80076d4:	f7ff fdad 	bl	8007232 <HAL_NVIC_EnableIRQ>
}
 80076d8:	bf00      	nop
 80076da:	3730      	adds	r7, #48	; 0x30
 80076dc:	46bd      	mov	sp, r7
 80076de:	bd80      	pop	{r7, pc}
 80076e0:	40013800 	.word	0x40013800
 80076e4:	40021000 	.word	0x40021000
 80076e8:	48000800 	.word	0x48000800
 80076ec:	40004400 	.word	0x40004400

080076f0 <Msp_Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
static void Msp_Error_Handler(void)
{
 80076f0:	b480      	push	{r7}
 80076f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80076f4:	b672      	cpsid	i
}
 80076f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80076f8:	e7fe      	b.n	80076f8 <Msp_Error_Handler+0x8>
	...

080076fc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8007702:	af00      	add	r7, sp, #0
 8007704:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007708:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800770c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800770e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007712:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d102      	bne.n	8007722 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 800771c:	2301      	movs	r3, #1
 800771e:	f001 b83a 	b.w	8008796 <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007722:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007726:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	f003 0301 	and.w	r3, r3, #1
 8007732:	2b00      	cmp	r3, #0
 8007734:	f000 816f 	beq.w	8007a16 <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8007738:	4bb5      	ldr	r3, [pc, #724]	; (8007a10 <HAL_RCC_OscConfig+0x314>)
 800773a:	685b      	ldr	r3, [r3, #4]
 800773c:	f003 030c 	and.w	r3, r3, #12
 8007740:	2b04      	cmp	r3, #4
 8007742:	d00c      	beq.n	800775e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8007744:	4bb2      	ldr	r3, [pc, #712]	; (8007a10 <HAL_RCC_OscConfig+0x314>)
 8007746:	685b      	ldr	r3, [r3, #4]
 8007748:	f003 030c 	and.w	r3, r3, #12
 800774c:	2b08      	cmp	r3, #8
 800774e:	d15c      	bne.n	800780a <HAL_RCC_OscConfig+0x10e>
 8007750:	4baf      	ldr	r3, [pc, #700]	; (8007a10 <HAL_RCC_OscConfig+0x314>)
 8007752:	685b      	ldr	r3, [r3, #4]
 8007754:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8007758:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800775c:	d155      	bne.n	800780a <HAL_RCC_OscConfig+0x10e>
 800775e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007762:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007766:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800776a:	fa93 f3a3 	rbit	r3, r3
 800776e:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8007772:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007776:	fab3 f383 	clz	r3, r3
 800777a:	b2db      	uxtb	r3, r3
 800777c:	095b      	lsrs	r3, r3, #5
 800777e:	b2db      	uxtb	r3, r3
 8007780:	f043 0301 	orr.w	r3, r3, #1
 8007784:	b2db      	uxtb	r3, r3
 8007786:	2b01      	cmp	r3, #1
 8007788:	d102      	bne.n	8007790 <HAL_RCC_OscConfig+0x94>
 800778a:	4ba1      	ldr	r3, [pc, #644]	; (8007a10 <HAL_RCC_OscConfig+0x314>)
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	e015      	b.n	80077bc <HAL_RCC_OscConfig+0xc0>
 8007790:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007794:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007798:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 800779c:	fa93 f3a3 	rbit	r3, r3
 80077a0:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80077a4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80077a8:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80077ac:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80077b0:	fa93 f3a3 	rbit	r3, r3
 80077b4:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80077b8:	4b95      	ldr	r3, [pc, #596]	; (8007a10 <HAL_RCC_OscConfig+0x314>)
 80077ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077bc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80077c0:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 80077c4:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 80077c8:	fa92 f2a2 	rbit	r2, r2
 80077cc:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 80077d0:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80077d4:	fab2 f282 	clz	r2, r2
 80077d8:	b2d2      	uxtb	r2, r2
 80077da:	f042 0220 	orr.w	r2, r2, #32
 80077de:	b2d2      	uxtb	r2, r2
 80077e0:	f002 021f 	and.w	r2, r2, #31
 80077e4:	2101      	movs	r1, #1
 80077e6:	fa01 f202 	lsl.w	r2, r1, r2
 80077ea:	4013      	ands	r3, r2
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	f000 8111 	beq.w	8007a14 <HAL_RCC_OscConfig+0x318>
 80077f2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80077f6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	685b      	ldr	r3, [r3, #4]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	f040 8108 	bne.w	8007a14 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8007804:	2301      	movs	r3, #1
 8007806:	f000 bfc6 	b.w	8008796 <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800780a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800780e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	685b      	ldr	r3, [r3, #4]
 8007816:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800781a:	d106      	bne.n	800782a <HAL_RCC_OscConfig+0x12e>
 800781c:	4b7c      	ldr	r3, [pc, #496]	; (8007a10 <HAL_RCC_OscConfig+0x314>)
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	4a7b      	ldr	r2, [pc, #492]	; (8007a10 <HAL_RCC_OscConfig+0x314>)
 8007822:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007826:	6013      	str	r3, [r2, #0]
 8007828:	e036      	b.n	8007898 <HAL_RCC_OscConfig+0x19c>
 800782a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800782e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	685b      	ldr	r3, [r3, #4]
 8007836:	2b00      	cmp	r3, #0
 8007838:	d10c      	bne.n	8007854 <HAL_RCC_OscConfig+0x158>
 800783a:	4b75      	ldr	r3, [pc, #468]	; (8007a10 <HAL_RCC_OscConfig+0x314>)
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	4a74      	ldr	r2, [pc, #464]	; (8007a10 <HAL_RCC_OscConfig+0x314>)
 8007840:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007844:	6013      	str	r3, [r2, #0]
 8007846:	4b72      	ldr	r3, [pc, #456]	; (8007a10 <HAL_RCC_OscConfig+0x314>)
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	4a71      	ldr	r2, [pc, #452]	; (8007a10 <HAL_RCC_OscConfig+0x314>)
 800784c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007850:	6013      	str	r3, [r2, #0]
 8007852:	e021      	b.n	8007898 <HAL_RCC_OscConfig+0x19c>
 8007854:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007858:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	685b      	ldr	r3, [r3, #4]
 8007860:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007864:	d10c      	bne.n	8007880 <HAL_RCC_OscConfig+0x184>
 8007866:	4b6a      	ldr	r3, [pc, #424]	; (8007a10 <HAL_RCC_OscConfig+0x314>)
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	4a69      	ldr	r2, [pc, #420]	; (8007a10 <HAL_RCC_OscConfig+0x314>)
 800786c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007870:	6013      	str	r3, [r2, #0]
 8007872:	4b67      	ldr	r3, [pc, #412]	; (8007a10 <HAL_RCC_OscConfig+0x314>)
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	4a66      	ldr	r2, [pc, #408]	; (8007a10 <HAL_RCC_OscConfig+0x314>)
 8007878:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800787c:	6013      	str	r3, [r2, #0]
 800787e:	e00b      	b.n	8007898 <HAL_RCC_OscConfig+0x19c>
 8007880:	4b63      	ldr	r3, [pc, #396]	; (8007a10 <HAL_RCC_OscConfig+0x314>)
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	4a62      	ldr	r2, [pc, #392]	; (8007a10 <HAL_RCC_OscConfig+0x314>)
 8007886:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800788a:	6013      	str	r3, [r2, #0]
 800788c:	4b60      	ldr	r3, [pc, #384]	; (8007a10 <HAL_RCC_OscConfig+0x314>)
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	4a5f      	ldr	r2, [pc, #380]	; (8007a10 <HAL_RCC_OscConfig+0x314>)
 8007892:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007896:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007898:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800789c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	685b      	ldr	r3, [r3, #4]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d059      	beq.n	800795c <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80078a8:	f7ff fbc6 	bl	8007038 <HAL_GetTick>
 80078ac:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80078b0:	e00a      	b.n	80078c8 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80078b2:	f7ff fbc1 	bl	8007038 <HAL_GetTick>
 80078b6:	4602      	mov	r2, r0
 80078b8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80078bc:	1ad3      	subs	r3, r2, r3
 80078be:	2b64      	cmp	r3, #100	; 0x64
 80078c0:	d902      	bls.n	80078c8 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80078c2:	2303      	movs	r3, #3
 80078c4:	f000 bf67 	b.w	8008796 <HAL_RCC_OscConfig+0x109a>
 80078c8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80078cc:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80078d0:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80078d4:	fa93 f3a3 	rbit	r3, r3
 80078d8:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 80078dc:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80078e0:	fab3 f383 	clz	r3, r3
 80078e4:	b2db      	uxtb	r3, r3
 80078e6:	095b      	lsrs	r3, r3, #5
 80078e8:	b2db      	uxtb	r3, r3
 80078ea:	f043 0301 	orr.w	r3, r3, #1
 80078ee:	b2db      	uxtb	r3, r3
 80078f0:	2b01      	cmp	r3, #1
 80078f2:	d102      	bne.n	80078fa <HAL_RCC_OscConfig+0x1fe>
 80078f4:	4b46      	ldr	r3, [pc, #280]	; (8007a10 <HAL_RCC_OscConfig+0x314>)
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	e015      	b.n	8007926 <HAL_RCC_OscConfig+0x22a>
 80078fa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80078fe:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007902:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8007906:	fa93 f3a3 	rbit	r3, r3
 800790a:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 800790e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007912:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8007916:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 800791a:	fa93 f3a3 	rbit	r3, r3
 800791e:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8007922:	4b3b      	ldr	r3, [pc, #236]	; (8007a10 <HAL_RCC_OscConfig+0x314>)
 8007924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007926:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800792a:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 800792e:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8007932:	fa92 f2a2 	rbit	r2, r2
 8007936:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 800793a:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800793e:	fab2 f282 	clz	r2, r2
 8007942:	b2d2      	uxtb	r2, r2
 8007944:	f042 0220 	orr.w	r2, r2, #32
 8007948:	b2d2      	uxtb	r2, r2
 800794a:	f002 021f 	and.w	r2, r2, #31
 800794e:	2101      	movs	r1, #1
 8007950:	fa01 f202 	lsl.w	r2, r1, r2
 8007954:	4013      	ands	r3, r2
 8007956:	2b00      	cmp	r3, #0
 8007958:	d0ab      	beq.n	80078b2 <HAL_RCC_OscConfig+0x1b6>
 800795a:	e05c      	b.n	8007a16 <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800795c:	f7ff fb6c 	bl	8007038 <HAL_GetTick>
 8007960:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007964:	e00a      	b.n	800797c <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007966:	f7ff fb67 	bl	8007038 <HAL_GetTick>
 800796a:	4602      	mov	r2, r0
 800796c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8007970:	1ad3      	subs	r3, r2, r3
 8007972:	2b64      	cmp	r3, #100	; 0x64
 8007974:	d902      	bls.n	800797c <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 8007976:	2303      	movs	r3, #3
 8007978:	f000 bf0d 	b.w	8008796 <HAL_RCC_OscConfig+0x109a>
 800797c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007980:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007984:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8007988:	fa93 f3a3 	rbit	r3, r3
 800798c:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8007990:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007994:	fab3 f383 	clz	r3, r3
 8007998:	b2db      	uxtb	r3, r3
 800799a:	095b      	lsrs	r3, r3, #5
 800799c:	b2db      	uxtb	r3, r3
 800799e:	f043 0301 	orr.w	r3, r3, #1
 80079a2:	b2db      	uxtb	r3, r3
 80079a4:	2b01      	cmp	r3, #1
 80079a6:	d102      	bne.n	80079ae <HAL_RCC_OscConfig+0x2b2>
 80079a8:	4b19      	ldr	r3, [pc, #100]	; (8007a10 <HAL_RCC_OscConfig+0x314>)
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	e015      	b.n	80079da <HAL_RCC_OscConfig+0x2de>
 80079ae:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80079b2:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80079b6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80079ba:	fa93 f3a3 	rbit	r3, r3
 80079be:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80079c2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80079c6:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80079ca:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80079ce:	fa93 f3a3 	rbit	r3, r3
 80079d2:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80079d6:	4b0e      	ldr	r3, [pc, #56]	; (8007a10 <HAL_RCC_OscConfig+0x314>)
 80079d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079da:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80079de:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 80079e2:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 80079e6:	fa92 f2a2 	rbit	r2, r2
 80079ea:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 80079ee:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80079f2:	fab2 f282 	clz	r2, r2
 80079f6:	b2d2      	uxtb	r2, r2
 80079f8:	f042 0220 	orr.w	r2, r2, #32
 80079fc:	b2d2      	uxtb	r2, r2
 80079fe:	f002 021f 	and.w	r2, r2, #31
 8007a02:	2101      	movs	r1, #1
 8007a04:	fa01 f202 	lsl.w	r2, r1, r2
 8007a08:	4013      	ands	r3, r2
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d1ab      	bne.n	8007966 <HAL_RCC_OscConfig+0x26a>
 8007a0e:	e002      	b.n	8007a16 <HAL_RCC_OscConfig+0x31a>
 8007a10:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007a14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007a16:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007a1a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f003 0302 	and.w	r3, r3, #2
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	f000 817f 	beq.w	8007d2a <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8007a2c:	4ba7      	ldr	r3, [pc, #668]	; (8007ccc <HAL_RCC_OscConfig+0x5d0>)
 8007a2e:	685b      	ldr	r3, [r3, #4]
 8007a30:	f003 030c 	and.w	r3, r3, #12
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d00c      	beq.n	8007a52 <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8007a38:	4ba4      	ldr	r3, [pc, #656]	; (8007ccc <HAL_RCC_OscConfig+0x5d0>)
 8007a3a:	685b      	ldr	r3, [r3, #4]
 8007a3c:	f003 030c 	and.w	r3, r3, #12
 8007a40:	2b08      	cmp	r3, #8
 8007a42:	d173      	bne.n	8007b2c <HAL_RCC_OscConfig+0x430>
 8007a44:	4ba1      	ldr	r3, [pc, #644]	; (8007ccc <HAL_RCC_OscConfig+0x5d0>)
 8007a46:	685b      	ldr	r3, [r3, #4]
 8007a48:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8007a4c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007a50:	d16c      	bne.n	8007b2c <HAL_RCC_OscConfig+0x430>
 8007a52:	2302      	movs	r3, #2
 8007a54:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007a58:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8007a5c:	fa93 f3a3 	rbit	r3, r3
 8007a60:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8007a64:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007a68:	fab3 f383 	clz	r3, r3
 8007a6c:	b2db      	uxtb	r3, r3
 8007a6e:	095b      	lsrs	r3, r3, #5
 8007a70:	b2db      	uxtb	r3, r3
 8007a72:	f043 0301 	orr.w	r3, r3, #1
 8007a76:	b2db      	uxtb	r3, r3
 8007a78:	2b01      	cmp	r3, #1
 8007a7a:	d102      	bne.n	8007a82 <HAL_RCC_OscConfig+0x386>
 8007a7c:	4b93      	ldr	r3, [pc, #588]	; (8007ccc <HAL_RCC_OscConfig+0x5d0>)
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	e013      	b.n	8007aaa <HAL_RCC_OscConfig+0x3ae>
 8007a82:	2302      	movs	r3, #2
 8007a84:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007a88:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8007a8c:	fa93 f3a3 	rbit	r3, r3
 8007a90:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8007a94:	2302      	movs	r3, #2
 8007a96:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8007a9a:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8007a9e:	fa93 f3a3 	rbit	r3, r3
 8007aa2:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8007aa6:	4b89      	ldr	r3, [pc, #548]	; (8007ccc <HAL_RCC_OscConfig+0x5d0>)
 8007aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aaa:	2202      	movs	r2, #2
 8007aac:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8007ab0:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8007ab4:	fa92 f2a2 	rbit	r2, r2
 8007ab8:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8007abc:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8007ac0:	fab2 f282 	clz	r2, r2
 8007ac4:	b2d2      	uxtb	r2, r2
 8007ac6:	f042 0220 	orr.w	r2, r2, #32
 8007aca:	b2d2      	uxtb	r2, r2
 8007acc:	f002 021f 	and.w	r2, r2, #31
 8007ad0:	2101      	movs	r1, #1
 8007ad2:	fa01 f202 	lsl.w	r2, r1, r2
 8007ad6:	4013      	ands	r3, r2
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d00a      	beq.n	8007af2 <HAL_RCC_OscConfig+0x3f6>
 8007adc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007ae0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	68db      	ldr	r3, [r3, #12]
 8007ae8:	2b01      	cmp	r3, #1
 8007aea:	d002      	beq.n	8007af2 <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8007aec:	2301      	movs	r3, #1
 8007aee:	f000 be52 	b.w	8008796 <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007af2:	4b76      	ldr	r3, [pc, #472]	; (8007ccc <HAL_RCC_OscConfig+0x5d0>)
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007afa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007afe:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	691b      	ldr	r3, [r3, #16]
 8007b06:	21f8      	movs	r1, #248	; 0xf8
 8007b08:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b0c:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8007b10:	fa91 f1a1 	rbit	r1, r1
 8007b14:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8007b18:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8007b1c:	fab1 f181 	clz	r1, r1
 8007b20:	b2c9      	uxtb	r1, r1
 8007b22:	408b      	lsls	r3, r1
 8007b24:	4969      	ldr	r1, [pc, #420]	; (8007ccc <HAL_RCC_OscConfig+0x5d0>)
 8007b26:	4313      	orrs	r3, r2
 8007b28:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007b2a:	e0fe      	b.n	8007d2a <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007b2c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007b30:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	68db      	ldr	r3, [r3, #12]
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	f000 8088 	beq.w	8007c4e <HAL_RCC_OscConfig+0x552>
 8007b3e:	2301      	movs	r3, #1
 8007b40:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b44:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8007b48:	fa93 f3a3 	rbit	r3, r3
 8007b4c:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8007b50:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007b54:	fab3 f383 	clz	r3, r3
 8007b58:	b2db      	uxtb	r3, r3
 8007b5a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8007b5e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8007b62:	009b      	lsls	r3, r3, #2
 8007b64:	461a      	mov	r2, r3
 8007b66:	2301      	movs	r3, #1
 8007b68:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b6a:	f7ff fa65 	bl	8007038 <HAL_GetTick>
 8007b6e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007b72:	e00a      	b.n	8007b8a <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007b74:	f7ff fa60 	bl	8007038 <HAL_GetTick>
 8007b78:	4602      	mov	r2, r0
 8007b7a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8007b7e:	1ad3      	subs	r3, r2, r3
 8007b80:	2b02      	cmp	r3, #2
 8007b82:	d902      	bls.n	8007b8a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8007b84:	2303      	movs	r3, #3
 8007b86:	f000 be06 	b.w	8008796 <HAL_RCC_OscConfig+0x109a>
 8007b8a:	2302      	movs	r3, #2
 8007b8c:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b90:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8007b94:	fa93 f3a3 	rbit	r3, r3
 8007b98:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8007b9c:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007ba0:	fab3 f383 	clz	r3, r3
 8007ba4:	b2db      	uxtb	r3, r3
 8007ba6:	095b      	lsrs	r3, r3, #5
 8007ba8:	b2db      	uxtb	r3, r3
 8007baa:	f043 0301 	orr.w	r3, r3, #1
 8007bae:	b2db      	uxtb	r3, r3
 8007bb0:	2b01      	cmp	r3, #1
 8007bb2:	d102      	bne.n	8007bba <HAL_RCC_OscConfig+0x4be>
 8007bb4:	4b45      	ldr	r3, [pc, #276]	; (8007ccc <HAL_RCC_OscConfig+0x5d0>)
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	e013      	b.n	8007be2 <HAL_RCC_OscConfig+0x4e6>
 8007bba:	2302      	movs	r3, #2
 8007bbc:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007bc0:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8007bc4:	fa93 f3a3 	rbit	r3, r3
 8007bc8:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8007bcc:	2302      	movs	r3, #2
 8007bce:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8007bd2:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8007bd6:	fa93 f3a3 	rbit	r3, r3
 8007bda:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8007bde:	4b3b      	ldr	r3, [pc, #236]	; (8007ccc <HAL_RCC_OscConfig+0x5d0>)
 8007be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007be2:	2202      	movs	r2, #2
 8007be4:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8007be8:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8007bec:	fa92 f2a2 	rbit	r2, r2
 8007bf0:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8007bf4:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8007bf8:	fab2 f282 	clz	r2, r2
 8007bfc:	b2d2      	uxtb	r2, r2
 8007bfe:	f042 0220 	orr.w	r2, r2, #32
 8007c02:	b2d2      	uxtb	r2, r2
 8007c04:	f002 021f 	and.w	r2, r2, #31
 8007c08:	2101      	movs	r1, #1
 8007c0a:	fa01 f202 	lsl.w	r2, r1, r2
 8007c0e:	4013      	ands	r3, r2
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d0af      	beq.n	8007b74 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007c14:	4b2d      	ldr	r3, [pc, #180]	; (8007ccc <HAL_RCC_OscConfig+0x5d0>)
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007c1c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007c20:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	691b      	ldr	r3, [r3, #16]
 8007c28:	21f8      	movs	r1, #248	; 0xf8
 8007c2a:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c2e:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8007c32:	fa91 f1a1 	rbit	r1, r1
 8007c36:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8007c3a:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8007c3e:	fab1 f181 	clz	r1, r1
 8007c42:	b2c9      	uxtb	r1, r1
 8007c44:	408b      	lsls	r3, r1
 8007c46:	4921      	ldr	r1, [pc, #132]	; (8007ccc <HAL_RCC_OscConfig+0x5d0>)
 8007c48:	4313      	orrs	r3, r2
 8007c4a:	600b      	str	r3, [r1, #0]
 8007c4c:	e06d      	b.n	8007d2a <HAL_RCC_OscConfig+0x62e>
 8007c4e:	2301      	movs	r3, #1
 8007c50:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c54:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8007c58:	fa93 f3a3 	rbit	r3, r3
 8007c5c:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8007c60:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007c64:	fab3 f383 	clz	r3, r3
 8007c68:	b2db      	uxtb	r3, r3
 8007c6a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8007c6e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8007c72:	009b      	lsls	r3, r3, #2
 8007c74:	461a      	mov	r2, r3
 8007c76:	2300      	movs	r3, #0
 8007c78:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c7a:	f7ff f9dd 	bl	8007038 <HAL_GetTick>
 8007c7e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007c82:	e00a      	b.n	8007c9a <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007c84:	f7ff f9d8 	bl	8007038 <HAL_GetTick>
 8007c88:	4602      	mov	r2, r0
 8007c8a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8007c8e:	1ad3      	subs	r3, r2, r3
 8007c90:	2b02      	cmp	r3, #2
 8007c92:	d902      	bls.n	8007c9a <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 8007c94:	2303      	movs	r3, #3
 8007c96:	f000 bd7e 	b.w	8008796 <HAL_RCC_OscConfig+0x109a>
 8007c9a:	2302      	movs	r3, #2
 8007c9c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007ca0:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007ca4:	fa93 f3a3 	rbit	r3, r3
 8007ca8:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8007cac:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007cb0:	fab3 f383 	clz	r3, r3
 8007cb4:	b2db      	uxtb	r3, r3
 8007cb6:	095b      	lsrs	r3, r3, #5
 8007cb8:	b2db      	uxtb	r3, r3
 8007cba:	f043 0301 	orr.w	r3, r3, #1
 8007cbe:	b2db      	uxtb	r3, r3
 8007cc0:	2b01      	cmp	r3, #1
 8007cc2:	d105      	bne.n	8007cd0 <HAL_RCC_OscConfig+0x5d4>
 8007cc4:	4b01      	ldr	r3, [pc, #4]	; (8007ccc <HAL_RCC_OscConfig+0x5d0>)
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	e016      	b.n	8007cf8 <HAL_RCC_OscConfig+0x5fc>
 8007cca:	bf00      	nop
 8007ccc:	40021000 	.word	0x40021000
 8007cd0:	2302      	movs	r3, #2
 8007cd2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007cd6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007cda:	fa93 f3a3 	rbit	r3, r3
 8007cde:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8007ce2:	2302      	movs	r3, #2
 8007ce4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8007ce8:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8007cec:	fa93 f3a3 	rbit	r3, r3
 8007cf0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8007cf4:	4bbf      	ldr	r3, [pc, #764]	; (8007ff4 <HAL_RCC_OscConfig+0x8f8>)
 8007cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cf8:	2202      	movs	r2, #2
 8007cfa:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8007cfe:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8007d02:	fa92 f2a2 	rbit	r2, r2
 8007d06:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8007d0a:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8007d0e:	fab2 f282 	clz	r2, r2
 8007d12:	b2d2      	uxtb	r2, r2
 8007d14:	f042 0220 	orr.w	r2, r2, #32
 8007d18:	b2d2      	uxtb	r2, r2
 8007d1a:	f002 021f 	and.w	r2, r2, #31
 8007d1e:	2101      	movs	r1, #1
 8007d20:	fa01 f202 	lsl.w	r2, r1, r2
 8007d24:	4013      	ands	r3, r2
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d1ac      	bne.n	8007c84 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007d2a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007d2e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f003 0308 	and.w	r3, r3, #8
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	f000 8113 	beq.w	8007f66 <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007d40:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007d44:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	695b      	ldr	r3, [r3, #20]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d07c      	beq.n	8007e4a <HAL_RCC_OscConfig+0x74e>
 8007d50:	2301      	movs	r3, #1
 8007d52:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007d56:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007d5a:	fa93 f3a3 	rbit	r3, r3
 8007d5e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8007d62:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007d66:	fab3 f383 	clz	r3, r3
 8007d6a:	b2db      	uxtb	r3, r3
 8007d6c:	461a      	mov	r2, r3
 8007d6e:	4ba2      	ldr	r3, [pc, #648]	; (8007ff8 <HAL_RCC_OscConfig+0x8fc>)
 8007d70:	4413      	add	r3, r2
 8007d72:	009b      	lsls	r3, r3, #2
 8007d74:	461a      	mov	r2, r3
 8007d76:	2301      	movs	r3, #1
 8007d78:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007d7a:	f7ff f95d 	bl	8007038 <HAL_GetTick>
 8007d7e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007d82:	e00a      	b.n	8007d9a <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007d84:	f7ff f958 	bl	8007038 <HAL_GetTick>
 8007d88:	4602      	mov	r2, r0
 8007d8a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8007d8e:	1ad3      	subs	r3, r2, r3
 8007d90:	2b02      	cmp	r3, #2
 8007d92:	d902      	bls.n	8007d9a <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8007d94:	2303      	movs	r3, #3
 8007d96:	f000 bcfe 	b.w	8008796 <HAL_RCC_OscConfig+0x109a>
 8007d9a:	2302      	movs	r3, #2
 8007d9c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007da0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007da4:	fa93 f2a3 	rbit	r2, r3
 8007da8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007dac:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8007db0:	601a      	str	r2, [r3, #0]
 8007db2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007db6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007dba:	2202      	movs	r2, #2
 8007dbc:	601a      	str	r2, [r3, #0]
 8007dbe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007dc2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	fa93 f2a3 	rbit	r2, r3
 8007dcc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007dd0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007dd4:	601a      	str	r2, [r3, #0]
 8007dd6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007dda:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8007dde:	2202      	movs	r2, #2
 8007de0:	601a      	str	r2, [r3, #0]
 8007de2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007de6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	fa93 f2a3 	rbit	r2, r3
 8007df0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007df4:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8007df8:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007dfa:	4b7e      	ldr	r3, [pc, #504]	; (8007ff4 <HAL_RCC_OscConfig+0x8f8>)
 8007dfc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007dfe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007e02:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8007e06:	2102      	movs	r1, #2
 8007e08:	6019      	str	r1, [r3, #0]
 8007e0a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007e0e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	fa93 f1a3 	rbit	r1, r3
 8007e18:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007e1c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8007e20:	6019      	str	r1, [r3, #0]
  return result;
 8007e22:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007e26:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	fab3 f383 	clz	r3, r3
 8007e30:	b2db      	uxtb	r3, r3
 8007e32:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8007e36:	b2db      	uxtb	r3, r3
 8007e38:	f003 031f 	and.w	r3, r3, #31
 8007e3c:	2101      	movs	r1, #1
 8007e3e:	fa01 f303 	lsl.w	r3, r1, r3
 8007e42:	4013      	ands	r3, r2
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d09d      	beq.n	8007d84 <HAL_RCC_OscConfig+0x688>
 8007e48:	e08d      	b.n	8007f66 <HAL_RCC_OscConfig+0x86a>
 8007e4a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007e4e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8007e52:	2201      	movs	r2, #1
 8007e54:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e56:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007e5a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	fa93 f2a3 	rbit	r2, r3
 8007e64:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007e68:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8007e6c:	601a      	str	r2, [r3, #0]
  return result;
 8007e6e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007e72:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8007e76:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007e78:	fab3 f383 	clz	r3, r3
 8007e7c:	b2db      	uxtb	r3, r3
 8007e7e:	461a      	mov	r2, r3
 8007e80:	4b5d      	ldr	r3, [pc, #372]	; (8007ff8 <HAL_RCC_OscConfig+0x8fc>)
 8007e82:	4413      	add	r3, r2
 8007e84:	009b      	lsls	r3, r3, #2
 8007e86:	461a      	mov	r2, r3
 8007e88:	2300      	movs	r3, #0
 8007e8a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007e8c:	f7ff f8d4 	bl	8007038 <HAL_GetTick>
 8007e90:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007e94:	e00a      	b.n	8007eac <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007e96:	f7ff f8cf 	bl	8007038 <HAL_GetTick>
 8007e9a:	4602      	mov	r2, r0
 8007e9c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8007ea0:	1ad3      	subs	r3, r2, r3
 8007ea2:	2b02      	cmp	r3, #2
 8007ea4:	d902      	bls.n	8007eac <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 8007ea6:	2303      	movs	r3, #3
 8007ea8:	f000 bc75 	b.w	8008796 <HAL_RCC_OscConfig+0x109a>
 8007eac:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007eb0:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8007eb4:	2202      	movs	r2, #2
 8007eb6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007eb8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007ebc:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	fa93 f2a3 	rbit	r2, r3
 8007ec6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007eca:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8007ece:	601a      	str	r2, [r3, #0]
 8007ed0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007ed4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007ed8:	2202      	movs	r2, #2
 8007eda:	601a      	str	r2, [r3, #0]
 8007edc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007ee0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	fa93 f2a3 	rbit	r2, r3
 8007eea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007eee:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007ef2:	601a      	str	r2, [r3, #0]
 8007ef4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007ef8:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8007efc:	2202      	movs	r2, #2
 8007efe:	601a      	str	r2, [r3, #0]
 8007f00:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007f04:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	fa93 f2a3 	rbit	r2, r3
 8007f0e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007f12:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8007f16:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007f18:	4b36      	ldr	r3, [pc, #216]	; (8007ff4 <HAL_RCC_OscConfig+0x8f8>)
 8007f1a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007f1c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007f20:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8007f24:	2102      	movs	r1, #2
 8007f26:	6019      	str	r1, [r3, #0]
 8007f28:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007f2c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	fa93 f1a3 	rbit	r1, r3
 8007f36:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007f3a:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8007f3e:	6019      	str	r1, [r3, #0]
  return result;
 8007f40:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007f44:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	fab3 f383 	clz	r3, r3
 8007f4e:	b2db      	uxtb	r3, r3
 8007f50:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8007f54:	b2db      	uxtb	r3, r3
 8007f56:	f003 031f 	and.w	r3, r3, #31
 8007f5a:	2101      	movs	r1, #1
 8007f5c:	fa01 f303 	lsl.w	r3, r1, r3
 8007f60:	4013      	ands	r3, r2
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d197      	bne.n	8007e96 <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007f66:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007f6a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	f003 0304 	and.w	r3, r3, #4
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	f000 81a5 	beq.w	80082c6 <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007f82:	4b1c      	ldr	r3, [pc, #112]	; (8007ff4 <HAL_RCC_OscConfig+0x8f8>)
 8007f84:	69db      	ldr	r3, [r3, #28]
 8007f86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d116      	bne.n	8007fbc <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007f8e:	4b19      	ldr	r3, [pc, #100]	; (8007ff4 <HAL_RCC_OscConfig+0x8f8>)
 8007f90:	69db      	ldr	r3, [r3, #28]
 8007f92:	4a18      	ldr	r2, [pc, #96]	; (8007ff4 <HAL_RCC_OscConfig+0x8f8>)
 8007f94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007f98:	61d3      	str	r3, [r2, #28]
 8007f9a:	4b16      	ldr	r3, [pc, #88]	; (8007ff4 <HAL_RCC_OscConfig+0x8f8>)
 8007f9c:	69db      	ldr	r3, [r3, #28]
 8007f9e:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8007fa2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007fa6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007faa:	601a      	str	r2, [r3, #0]
 8007fac:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007fb0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007fb4:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8007fb6:	2301      	movs	r3, #1
 8007fb8:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007fbc:	4b0f      	ldr	r3, [pc, #60]	; (8007ffc <HAL_RCC_OscConfig+0x900>)
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d121      	bne.n	800800c <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007fc8:	4b0c      	ldr	r3, [pc, #48]	; (8007ffc <HAL_RCC_OscConfig+0x900>)
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	4a0b      	ldr	r2, [pc, #44]	; (8007ffc <HAL_RCC_OscConfig+0x900>)
 8007fce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007fd2:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007fd4:	f7ff f830 	bl	8007038 <HAL_GetTick>
 8007fd8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007fdc:	e010      	b.n	8008000 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007fde:	f7ff f82b 	bl	8007038 <HAL_GetTick>
 8007fe2:	4602      	mov	r2, r0
 8007fe4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8007fe8:	1ad3      	subs	r3, r2, r3
 8007fea:	2b64      	cmp	r3, #100	; 0x64
 8007fec:	d908      	bls.n	8008000 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 8007fee:	2303      	movs	r3, #3
 8007ff0:	e3d1      	b.n	8008796 <HAL_RCC_OscConfig+0x109a>
 8007ff2:	bf00      	nop
 8007ff4:	40021000 	.word	0x40021000
 8007ff8:	10908120 	.word	0x10908120
 8007ffc:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008000:	4b8d      	ldr	r3, [pc, #564]	; (8008238 <HAL_RCC_OscConfig+0xb3c>)
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008008:	2b00      	cmp	r3, #0
 800800a:	d0e8      	beq.n	8007fde <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800800c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008010:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	689b      	ldr	r3, [r3, #8]
 8008018:	2b01      	cmp	r3, #1
 800801a:	d106      	bne.n	800802a <HAL_RCC_OscConfig+0x92e>
 800801c:	4b87      	ldr	r3, [pc, #540]	; (800823c <HAL_RCC_OscConfig+0xb40>)
 800801e:	6a1b      	ldr	r3, [r3, #32]
 8008020:	4a86      	ldr	r2, [pc, #536]	; (800823c <HAL_RCC_OscConfig+0xb40>)
 8008022:	f043 0301 	orr.w	r3, r3, #1
 8008026:	6213      	str	r3, [r2, #32]
 8008028:	e035      	b.n	8008096 <HAL_RCC_OscConfig+0x99a>
 800802a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800802e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	689b      	ldr	r3, [r3, #8]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d10c      	bne.n	8008054 <HAL_RCC_OscConfig+0x958>
 800803a:	4b80      	ldr	r3, [pc, #512]	; (800823c <HAL_RCC_OscConfig+0xb40>)
 800803c:	6a1b      	ldr	r3, [r3, #32]
 800803e:	4a7f      	ldr	r2, [pc, #508]	; (800823c <HAL_RCC_OscConfig+0xb40>)
 8008040:	f023 0301 	bic.w	r3, r3, #1
 8008044:	6213      	str	r3, [r2, #32]
 8008046:	4b7d      	ldr	r3, [pc, #500]	; (800823c <HAL_RCC_OscConfig+0xb40>)
 8008048:	6a1b      	ldr	r3, [r3, #32]
 800804a:	4a7c      	ldr	r2, [pc, #496]	; (800823c <HAL_RCC_OscConfig+0xb40>)
 800804c:	f023 0304 	bic.w	r3, r3, #4
 8008050:	6213      	str	r3, [r2, #32]
 8008052:	e020      	b.n	8008096 <HAL_RCC_OscConfig+0x99a>
 8008054:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008058:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	689b      	ldr	r3, [r3, #8]
 8008060:	2b05      	cmp	r3, #5
 8008062:	d10c      	bne.n	800807e <HAL_RCC_OscConfig+0x982>
 8008064:	4b75      	ldr	r3, [pc, #468]	; (800823c <HAL_RCC_OscConfig+0xb40>)
 8008066:	6a1b      	ldr	r3, [r3, #32]
 8008068:	4a74      	ldr	r2, [pc, #464]	; (800823c <HAL_RCC_OscConfig+0xb40>)
 800806a:	f043 0304 	orr.w	r3, r3, #4
 800806e:	6213      	str	r3, [r2, #32]
 8008070:	4b72      	ldr	r3, [pc, #456]	; (800823c <HAL_RCC_OscConfig+0xb40>)
 8008072:	6a1b      	ldr	r3, [r3, #32]
 8008074:	4a71      	ldr	r2, [pc, #452]	; (800823c <HAL_RCC_OscConfig+0xb40>)
 8008076:	f043 0301 	orr.w	r3, r3, #1
 800807a:	6213      	str	r3, [r2, #32]
 800807c:	e00b      	b.n	8008096 <HAL_RCC_OscConfig+0x99a>
 800807e:	4b6f      	ldr	r3, [pc, #444]	; (800823c <HAL_RCC_OscConfig+0xb40>)
 8008080:	6a1b      	ldr	r3, [r3, #32]
 8008082:	4a6e      	ldr	r2, [pc, #440]	; (800823c <HAL_RCC_OscConfig+0xb40>)
 8008084:	f023 0301 	bic.w	r3, r3, #1
 8008088:	6213      	str	r3, [r2, #32]
 800808a:	4b6c      	ldr	r3, [pc, #432]	; (800823c <HAL_RCC_OscConfig+0xb40>)
 800808c:	6a1b      	ldr	r3, [r3, #32]
 800808e:	4a6b      	ldr	r2, [pc, #428]	; (800823c <HAL_RCC_OscConfig+0xb40>)
 8008090:	f023 0304 	bic.w	r3, r3, #4
 8008094:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008096:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800809a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	689b      	ldr	r3, [r3, #8]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	f000 8081 	beq.w	80081aa <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80080a8:	f7fe ffc6 	bl	8007038 <HAL_GetTick>
 80080ac:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80080b0:	e00b      	b.n	80080ca <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80080b2:	f7fe ffc1 	bl	8007038 <HAL_GetTick>
 80080b6:	4602      	mov	r2, r0
 80080b8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80080bc:	1ad3      	subs	r3, r2, r3
 80080be:	f241 3288 	movw	r2, #5000	; 0x1388
 80080c2:	4293      	cmp	r3, r2
 80080c4:	d901      	bls.n	80080ca <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 80080c6:	2303      	movs	r3, #3
 80080c8:	e365      	b.n	8008796 <HAL_RCC_OscConfig+0x109a>
 80080ca:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80080ce:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80080d2:	2202      	movs	r2, #2
 80080d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80080d6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80080da:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	fa93 f2a3 	rbit	r2, r3
 80080e4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80080e8:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80080ec:	601a      	str	r2, [r3, #0]
 80080ee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80080f2:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80080f6:	2202      	movs	r2, #2
 80080f8:	601a      	str	r2, [r3, #0]
 80080fa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80080fe:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	fa93 f2a3 	rbit	r2, r3
 8008108:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800810c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8008110:	601a      	str	r2, [r3, #0]
  return result;
 8008112:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008116:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800811a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800811c:	fab3 f383 	clz	r3, r3
 8008120:	b2db      	uxtb	r3, r3
 8008122:	095b      	lsrs	r3, r3, #5
 8008124:	b2db      	uxtb	r3, r3
 8008126:	f043 0302 	orr.w	r3, r3, #2
 800812a:	b2db      	uxtb	r3, r3
 800812c:	2b02      	cmp	r3, #2
 800812e:	d102      	bne.n	8008136 <HAL_RCC_OscConfig+0xa3a>
 8008130:	4b42      	ldr	r3, [pc, #264]	; (800823c <HAL_RCC_OscConfig+0xb40>)
 8008132:	6a1b      	ldr	r3, [r3, #32]
 8008134:	e013      	b.n	800815e <HAL_RCC_OscConfig+0xa62>
 8008136:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800813a:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800813e:	2202      	movs	r2, #2
 8008140:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008142:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008146:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	fa93 f2a3 	rbit	r2, r3
 8008150:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008154:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 8008158:	601a      	str	r2, [r3, #0]
 800815a:	4b38      	ldr	r3, [pc, #224]	; (800823c <HAL_RCC_OscConfig+0xb40>)
 800815c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800815e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008162:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8008166:	2102      	movs	r1, #2
 8008168:	6011      	str	r1, [r2, #0]
 800816a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800816e:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8008172:	6812      	ldr	r2, [r2, #0]
 8008174:	fa92 f1a2 	rbit	r1, r2
 8008178:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800817c:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8008180:	6011      	str	r1, [r2, #0]
  return result;
 8008182:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008186:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 800818a:	6812      	ldr	r2, [r2, #0]
 800818c:	fab2 f282 	clz	r2, r2
 8008190:	b2d2      	uxtb	r2, r2
 8008192:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008196:	b2d2      	uxtb	r2, r2
 8008198:	f002 021f 	and.w	r2, r2, #31
 800819c:	2101      	movs	r1, #1
 800819e:	fa01 f202 	lsl.w	r2, r1, r2
 80081a2:	4013      	ands	r3, r2
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d084      	beq.n	80080b2 <HAL_RCC_OscConfig+0x9b6>
 80081a8:	e083      	b.n	80082b2 <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80081aa:	f7fe ff45 	bl	8007038 <HAL_GetTick>
 80081ae:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80081b2:	e00b      	b.n	80081cc <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80081b4:	f7fe ff40 	bl	8007038 <HAL_GetTick>
 80081b8:	4602      	mov	r2, r0
 80081ba:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80081be:	1ad3      	subs	r3, r2, r3
 80081c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80081c4:	4293      	cmp	r3, r2
 80081c6:	d901      	bls.n	80081cc <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 80081c8:	2303      	movs	r3, #3
 80081ca:	e2e4      	b.n	8008796 <HAL_RCC_OscConfig+0x109a>
 80081cc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80081d0:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80081d4:	2202      	movs	r2, #2
 80081d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80081d8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80081dc:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	fa93 f2a3 	rbit	r2, r3
 80081e6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80081ea:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80081ee:	601a      	str	r2, [r3, #0]
 80081f0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80081f4:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80081f8:	2202      	movs	r2, #2
 80081fa:	601a      	str	r2, [r3, #0]
 80081fc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008200:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	fa93 f2a3 	rbit	r2, r3
 800820a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800820e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8008212:	601a      	str	r2, [r3, #0]
  return result;
 8008214:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008218:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800821c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800821e:	fab3 f383 	clz	r3, r3
 8008222:	b2db      	uxtb	r3, r3
 8008224:	095b      	lsrs	r3, r3, #5
 8008226:	b2db      	uxtb	r3, r3
 8008228:	f043 0302 	orr.w	r3, r3, #2
 800822c:	b2db      	uxtb	r3, r3
 800822e:	2b02      	cmp	r3, #2
 8008230:	d106      	bne.n	8008240 <HAL_RCC_OscConfig+0xb44>
 8008232:	4b02      	ldr	r3, [pc, #8]	; (800823c <HAL_RCC_OscConfig+0xb40>)
 8008234:	6a1b      	ldr	r3, [r3, #32]
 8008236:	e017      	b.n	8008268 <HAL_RCC_OscConfig+0xb6c>
 8008238:	40007000 	.word	0x40007000
 800823c:	40021000 	.word	0x40021000
 8008240:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008244:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8008248:	2202      	movs	r2, #2
 800824a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800824c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008250:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	fa93 f2a3 	rbit	r2, r3
 800825a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800825e:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8008262:	601a      	str	r2, [r3, #0]
 8008264:	4bb3      	ldr	r3, [pc, #716]	; (8008534 <HAL_RCC_OscConfig+0xe38>)
 8008266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008268:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800826c:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8008270:	2102      	movs	r1, #2
 8008272:	6011      	str	r1, [r2, #0]
 8008274:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008278:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800827c:	6812      	ldr	r2, [r2, #0]
 800827e:	fa92 f1a2 	rbit	r1, r2
 8008282:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008286:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 800828a:	6011      	str	r1, [r2, #0]
  return result;
 800828c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008290:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8008294:	6812      	ldr	r2, [r2, #0]
 8008296:	fab2 f282 	clz	r2, r2
 800829a:	b2d2      	uxtb	r2, r2
 800829c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80082a0:	b2d2      	uxtb	r2, r2
 80082a2:	f002 021f 	and.w	r2, r2, #31
 80082a6:	2101      	movs	r1, #1
 80082a8:	fa01 f202 	lsl.w	r2, r1, r2
 80082ac:	4013      	ands	r3, r2
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d180      	bne.n	80081b4 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80082b2:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 80082b6:	2b01      	cmp	r3, #1
 80082b8:	d105      	bne.n	80082c6 <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80082ba:	4b9e      	ldr	r3, [pc, #632]	; (8008534 <HAL_RCC_OscConfig+0xe38>)
 80082bc:	69db      	ldr	r3, [r3, #28]
 80082be:	4a9d      	ldr	r2, [pc, #628]	; (8008534 <HAL_RCC_OscConfig+0xe38>)
 80082c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80082c4:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80082c6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80082ca:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	699b      	ldr	r3, [r3, #24]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	f000 825e 	beq.w	8008794 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80082d8:	4b96      	ldr	r3, [pc, #600]	; (8008534 <HAL_RCC_OscConfig+0xe38>)
 80082da:	685b      	ldr	r3, [r3, #4]
 80082dc:	f003 030c 	and.w	r3, r3, #12
 80082e0:	2b08      	cmp	r3, #8
 80082e2:	f000 821f 	beq.w	8008724 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80082e6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80082ea:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	699b      	ldr	r3, [r3, #24]
 80082f2:	2b02      	cmp	r3, #2
 80082f4:	f040 8170 	bne.w	80085d8 <HAL_RCC_OscConfig+0xedc>
 80082f8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80082fc:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8008300:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008304:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008306:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800830a:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	fa93 f2a3 	rbit	r2, r3
 8008314:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008318:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800831c:	601a      	str	r2, [r3, #0]
  return result;
 800831e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008322:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8008326:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008328:	fab3 f383 	clz	r3, r3
 800832c:	b2db      	uxtb	r3, r3
 800832e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8008332:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8008336:	009b      	lsls	r3, r3, #2
 8008338:	461a      	mov	r2, r3
 800833a:	2300      	movs	r3, #0
 800833c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800833e:	f7fe fe7b 	bl	8007038 <HAL_GetTick>
 8008342:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008346:	e009      	b.n	800835c <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008348:	f7fe fe76 	bl	8007038 <HAL_GetTick>
 800834c:	4602      	mov	r2, r0
 800834e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8008352:	1ad3      	subs	r3, r2, r3
 8008354:	2b02      	cmp	r3, #2
 8008356:	d901      	bls.n	800835c <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8008358:	2303      	movs	r3, #3
 800835a:	e21c      	b.n	8008796 <HAL_RCC_OscConfig+0x109a>
 800835c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008360:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8008364:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8008368:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800836a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800836e:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	fa93 f2a3 	rbit	r2, r3
 8008378:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800837c:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8008380:	601a      	str	r2, [r3, #0]
  return result;
 8008382:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008386:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800838a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800838c:	fab3 f383 	clz	r3, r3
 8008390:	b2db      	uxtb	r3, r3
 8008392:	095b      	lsrs	r3, r3, #5
 8008394:	b2db      	uxtb	r3, r3
 8008396:	f043 0301 	orr.w	r3, r3, #1
 800839a:	b2db      	uxtb	r3, r3
 800839c:	2b01      	cmp	r3, #1
 800839e:	d102      	bne.n	80083a6 <HAL_RCC_OscConfig+0xcaa>
 80083a0:	4b64      	ldr	r3, [pc, #400]	; (8008534 <HAL_RCC_OscConfig+0xe38>)
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	e027      	b.n	80083f6 <HAL_RCC_OscConfig+0xcfa>
 80083a6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80083aa:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80083ae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80083b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80083b4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80083b8:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	fa93 f2a3 	rbit	r2, r3
 80083c2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80083c6:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80083ca:	601a      	str	r2, [r3, #0]
 80083cc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80083d0:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80083d4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80083d8:	601a      	str	r2, [r3, #0]
 80083da:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80083de:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	fa93 f2a3 	rbit	r2, r3
 80083e8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80083ec:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 80083f0:	601a      	str	r2, [r3, #0]
 80083f2:	4b50      	ldr	r3, [pc, #320]	; (8008534 <HAL_RCC_OscConfig+0xe38>)
 80083f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083f6:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80083fa:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80083fe:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8008402:	6011      	str	r1, [r2, #0]
 8008404:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008408:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800840c:	6812      	ldr	r2, [r2, #0]
 800840e:	fa92 f1a2 	rbit	r1, r2
 8008412:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008416:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 800841a:	6011      	str	r1, [r2, #0]
  return result;
 800841c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008420:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8008424:	6812      	ldr	r2, [r2, #0]
 8008426:	fab2 f282 	clz	r2, r2
 800842a:	b2d2      	uxtb	r2, r2
 800842c:	f042 0220 	orr.w	r2, r2, #32
 8008430:	b2d2      	uxtb	r2, r2
 8008432:	f002 021f 	and.w	r2, r2, #31
 8008436:	2101      	movs	r1, #1
 8008438:	fa01 f202 	lsl.w	r2, r1, r2
 800843c:	4013      	ands	r3, r2
 800843e:	2b00      	cmp	r3, #0
 8008440:	d182      	bne.n	8008348 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008442:	4b3c      	ldr	r3, [pc, #240]	; (8008534 <HAL_RCC_OscConfig+0xe38>)
 8008444:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008446:	f023 020f 	bic.w	r2, r3, #15
 800844a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800844e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008456:	4937      	ldr	r1, [pc, #220]	; (8008534 <HAL_RCC_OscConfig+0xe38>)
 8008458:	4313      	orrs	r3, r2
 800845a:	62cb      	str	r3, [r1, #44]	; 0x2c
 800845c:	4b35      	ldr	r3, [pc, #212]	; (8008534 <HAL_RCC_OscConfig+0xe38>)
 800845e:	685b      	ldr	r3, [r3, #4]
 8008460:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8008464:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008468:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	6a19      	ldr	r1, [r3, #32]
 8008470:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008474:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	69db      	ldr	r3, [r3, #28]
 800847c:	430b      	orrs	r3, r1
 800847e:	492d      	ldr	r1, [pc, #180]	; (8008534 <HAL_RCC_OscConfig+0xe38>)
 8008480:	4313      	orrs	r3, r2
 8008482:	604b      	str	r3, [r1, #4]
 8008484:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008488:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800848c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008490:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008492:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008496:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	fa93 f2a3 	rbit	r2, r3
 80084a0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80084a4:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80084a8:	601a      	str	r2, [r3, #0]
  return result;
 80084aa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80084ae:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80084b2:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80084b4:	fab3 f383 	clz	r3, r3
 80084b8:	b2db      	uxtb	r3, r3
 80084ba:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80084be:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80084c2:	009b      	lsls	r3, r3, #2
 80084c4:	461a      	mov	r2, r3
 80084c6:	2301      	movs	r3, #1
 80084c8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80084ca:	f7fe fdb5 	bl	8007038 <HAL_GetTick>
 80084ce:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80084d2:	e009      	b.n	80084e8 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80084d4:	f7fe fdb0 	bl	8007038 <HAL_GetTick>
 80084d8:	4602      	mov	r2, r0
 80084da:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80084de:	1ad3      	subs	r3, r2, r3
 80084e0:	2b02      	cmp	r3, #2
 80084e2:	d901      	bls.n	80084e8 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 80084e4:	2303      	movs	r3, #3
 80084e6:	e156      	b.n	8008796 <HAL_RCC_OscConfig+0x109a>
 80084e8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80084ec:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80084f0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80084f4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80084f6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80084fa:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	fa93 f2a3 	rbit	r2, r3
 8008504:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008508:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800850c:	601a      	str	r2, [r3, #0]
  return result;
 800850e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008512:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8008516:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8008518:	fab3 f383 	clz	r3, r3
 800851c:	b2db      	uxtb	r3, r3
 800851e:	095b      	lsrs	r3, r3, #5
 8008520:	b2db      	uxtb	r3, r3
 8008522:	f043 0301 	orr.w	r3, r3, #1
 8008526:	b2db      	uxtb	r3, r3
 8008528:	2b01      	cmp	r3, #1
 800852a:	d105      	bne.n	8008538 <HAL_RCC_OscConfig+0xe3c>
 800852c:	4b01      	ldr	r3, [pc, #4]	; (8008534 <HAL_RCC_OscConfig+0xe38>)
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	e02a      	b.n	8008588 <HAL_RCC_OscConfig+0xe8c>
 8008532:	bf00      	nop
 8008534:	40021000 	.word	0x40021000
 8008538:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800853c:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8008540:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8008544:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008546:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800854a:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	fa93 f2a3 	rbit	r2, r3
 8008554:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008558:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 800855c:	601a      	str	r2, [r3, #0]
 800855e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008562:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8008566:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800856a:	601a      	str	r2, [r3, #0]
 800856c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008570:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	fa93 f2a3 	rbit	r2, r3
 800857a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800857e:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8008582:	601a      	str	r2, [r3, #0]
 8008584:	4b86      	ldr	r3, [pc, #536]	; (80087a0 <HAL_RCC_OscConfig+0x10a4>)
 8008586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008588:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800858c:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8008590:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8008594:	6011      	str	r1, [r2, #0]
 8008596:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800859a:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800859e:	6812      	ldr	r2, [r2, #0]
 80085a0:	fa92 f1a2 	rbit	r1, r2
 80085a4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80085a8:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 80085ac:	6011      	str	r1, [r2, #0]
  return result;
 80085ae:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80085b2:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 80085b6:	6812      	ldr	r2, [r2, #0]
 80085b8:	fab2 f282 	clz	r2, r2
 80085bc:	b2d2      	uxtb	r2, r2
 80085be:	f042 0220 	orr.w	r2, r2, #32
 80085c2:	b2d2      	uxtb	r2, r2
 80085c4:	f002 021f 	and.w	r2, r2, #31
 80085c8:	2101      	movs	r1, #1
 80085ca:	fa01 f202 	lsl.w	r2, r1, r2
 80085ce:	4013      	ands	r3, r2
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	f43f af7f 	beq.w	80084d4 <HAL_RCC_OscConfig+0xdd8>
 80085d6:	e0dd      	b.n	8008794 <HAL_RCC_OscConfig+0x1098>
 80085d8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80085dc:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80085e0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80085e4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80085e6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80085ea:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	fa93 f2a3 	rbit	r2, r3
 80085f4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80085f8:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80085fc:	601a      	str	r2, [r3, #0]
  return result;
 80085fe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008602:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8008606:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008608:	fab3 f383 	clz	r3, r3
 800860c:	b2db      	uxtb	r3, r3
 800860e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8008612:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8008616:	009b      	lsls	r3, r3, #2
 8008618:	461a      	mov	r2, r3
 800861a:	2300      	movs	r3, #0
 800861c:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800861e:	f7fe fd0b 	bl	8007038 <HAL_GetTick>
 8008622:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008626:	e009      	b.n	800863c <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008628:	f7fe fd06 	bl	8007038 <HAL_GetTick>
 800862c:	4602      	mov	r2, r0
 800862e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8008632:	1ad3      	subs	r3, r2, r3
 8008634:	2b02      	cmp	r3, #2
 8008636:	d901      	bls.n	800863c <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8008638:	2303      	movs	r3, #3
 800863a:	e0ac      	b.n	8008796 <HAL_RCC_OscConfig+0x109a>
 800863c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008640:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8008644:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8008648:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800864a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800864e:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	fa93 f2a3 	rbit	r2, r3
 8008658:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800865c:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8008660:	601a      	str	r2, [r3, #0]
  return result;
 8008662:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008666:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800866a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800866c:	fab3 f383 	clz	r3, r3
 8008670:	b2db      	uxtb	r3, r3
 8008672:	095b      	lsrs	r3, r3, #5
 8008674:	b2db      	uxtb	r3, r3
 8008676:	f043 0301 	orr.w	r3, r3, #1
 800867a:	b2db      	uxtb	r3, r3
 800867c:	2b01      	cmp	r3, #1
 800867e:	d102      	bne.n	8008686 <HAL_RCC_OscConfig+0xf8a>
 8008680:	4b47      	ldr	r3, [pc, #284]	; (80087a0 <HAL_RCC_OscConfig+0x10a4>)
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	e027      	b.n	80086d6 <HAL_RCC_OscConfig+0xfda>
 8008686:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800868a:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 800868e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8008692:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008694:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008698:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	fa93 f2a3 	rbit	r2, r3
 80086a2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80086a6:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80086aa:	601a      	str	r2, [r3, #0]
 80086ac:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80086b0:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80086b4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80086b8:	601a      	str	r2, [r3, #0]
 80086ba:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80086be:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	fa93 f2a3 	rbit	r2, r3
 80086c8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80086cc:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 80086d0:	601a      	str	r2, [r3, #0]
 80086d2:	4b33      	ldr	r3, [pc, #204]	; (80087a0 <HAL_RCC_OscConfig+0x10a4>)
 80086d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086d6:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80086da:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80086de:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80086e2:	6011      	str	r1, [r2, #0]
 80086e4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80086e8:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80086ec:	6812      	ldr	r2, [r2, #0]
 80086ee:	fa92 f1a2 	rbit	r1, r2
 80086f2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80086f6:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 80086fa:	6011      	str	r1, [r2, #0]
  return result;
 80086fc:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008700:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8008704:	6812      	ldr	r2, [r2, #0]
 8008706:	fab2 f282 	clz	r2, r2
 800870a:	b2d2      	uxtb	r2, r2
 800870c:	f042 0220 	orr.w	r2, r2, #32
 8008710:	b2d2      	uxtb	r2, r2
 8008712:	f002 021f 	and.w	r2, r2, #31
 8008716:	2101      	movs	r1, #1
 8008718:	fa01 f202 	lsl.w	r2, r1, r2
 800871c:	4013      	ands	r3, r2
 800871e:	2b00      	cmp	r3, #0
 8008720:	d182      	bne.n	8008628 <HAL_RCC_OscConfig+0xf2c>
 8008722:	e037      	b.n	8008794 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008724:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008728:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	699b      	ldr	r3, [r3, #24]
 8008730:	2b01      	cmp	r3, #1
 8008732:	d101      	bne.n	8008738 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 8008734:	2301      	movs	r3, #1
 8008736:	e02e      	b.n	8008796 <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8008738:	4b19      	ldr	r3, [pc, #100]	; (80087a0 <HAL_RCC_OscConfig+0x10a4>)
 800873a:	685b      	ldr	r3, [r3, #4]
 800873c:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8008740:	4b17      	ldr	r3, [pc, #92]	; (80087a0 <HAL_RCC_OscConfig+0x10a4>)
 8008742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008744:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8008748:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800874c:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8008750:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008754:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	69db      	ldr	r3, [r3, #28]
 800875c:	429a      	cmp	r2, r3
 800875e:	d117      	bne.n	8008790 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8008760:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8008764:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8008768:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800876c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8008774:	429a      	cmp	r2, r3
 8008776:	d10b      	bne.n	8008790 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8008778:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800877c:	f003 020f 	and.w	r2, r3, #15
 8008780:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008784:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 800878c:	429a      	cmp	r2, r3
 800878e:	d001      	beq.n	8008794 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8008790:	2301      	movs	r3, #1
 8008792:	e000      	b.n	8008796 <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 8008794:	2300      	movs	r3, #0
}
 8008796:	4618      	mov	r0, r3
 8008798:	f507 7702 	add.w	r7, r7, #520	; 0x208
 800879c:	46bd      	mov	sp, r7
 800879e:	bd80      	pop	{r7, pc}
 80087a0:	40021000 	.word	0x40021000

080087a4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80087a4:	b580      	push	{r7, lr}
 80087a6:	b09e      	sub	sp, #120	; 0x78
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	6078      	str	r0, [r7, #4]
 80087ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80087ae:	2300      	movs	r3, #0
 80087b0:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d101      	bne.n	80087bc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80087b8:	2301      	movs	r3, #1
 80087ba:	e162      	b.n	8008a82 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80087bc:	4b90      	ldr	r3, [pc, #576]	; (8008a00 <HAL_RCC_ClockConfig+0x25c>)
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	f003 0307 	and.w	r3, r3, #7
 80087c4:	683a      	ldr	r2, [r7, #0]
 80087c6:	429a      	cmp	r2, r3
 80087c8:	d910      	bls.n	80087ec <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80087ca:	4b8d      	ldr	r3, [pc, #564]	; (8008a00 <HAL_RCC_ClockConfig+0x25c>)
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	f023 0207 	bic.w	r2, r3, #7
 80087d2:	498b      	ldr	r1, [pc, #556]	; (8008a00 <HAL_RCC_ClockConfig+0x25c>)
 80087d4:	683b      	ldr	r3, [r7, #0]
 80087d6:	4313      	orrs	r3, r2
 80087d8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80087da:	4b89      	ldr	r3, [pc, #548]	; (8008a00 <HAL_RCC_ClockConfig+0x25c>)
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	f003 0307 	and.w	r3, r3, #7
 80087e2:	683a      	ldr	r2, [r7, #0]
 80087e4:	429a      	cmp	r2, r3
 80087e6:	d001      	beq.n	80087ec <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80087e8:	2301      	movs	r3, #1
 80087ea:	e14a      	b.n	8008a82 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	f003 0302 	and.w	r3, r3, #2
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d008      	beq.n	800880a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80087f8:	4b82      	ldr	r3, [pc, #520]	; (8008a04 <HAL_RCC_ClockConfig+0x260>)
 80087fa:	685b      	ldr	r3, [r3, #4]
 80087fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	689b      	ldr	r3, [r3, #8]
 8008804:	497f      	ldr	r1, [pc, #508]	; (8008a04 <HAL_RCC_ClockConfig+0x260>)
 8008806:	4313      	orrs	r3, r2
 8008808:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	f003 0301 	and.w	r3, r3, #1
 8008812:	2b00      	cmp	r3, #0
 8008814:	f000 80dc 	beq.w	80089d0 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	685b      	ldr	r3, [r3, #4]
 800881c:	2b01      	cmp	r3, #1
 800881e:	d13c      	bne.n	800889a <HAL_RCC_ClockConfig+0xf6>
 8008820:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008824:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008826:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008828:	fa93 f3a3 	rbit	r3, r3
 800882c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800882e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008830:	fab3 f383 	clz	r3, r3
 8008834:	b2db      	uxtb	r3, r3
 8008836:	095b      	lsrs	r3, r3, #5
 8008838:	b2db      	uxtb	r3, r3
 800883a:	f043 0301 	orr.w	r3, r3, #1
 800883e:	b2db      	uxtb	r3, r3
 8008840:	2b01      	cmp	r3, #1
 8008842:	d102      	bne.n	800884a <HAL_RCC_ClockConfig+0xa6>
 8008844:	4b6f      	ldr	r3, [pc, #444]	; (8008a04 <HAL_RCC_ClockConfig+0x260>)
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	e00f      	b.n	800886a <HAL_RCC_ClockConfig+0xc6>
 800884a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800884e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008850:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008852:	fa93 f3a3 	rbit	r3, r3
 8008856:	667b      	str	r3, [r7, #100]	; 0x64
 8008858:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800885c:	663b      	str	r3, [r7, #96]	; 0x60
 800885e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008860:	fa93 f3a3 	rbit	r3, r3
 8008864:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008866:	4b67      	ldr	r3, [pc, #412]	; (8008a04 <HAL_RCC_ClockConfig+0x260>)
 8008868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800886a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800886e:	65ba      	str	r2, [r7, #88]	; 0x58
 8008870:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008872:	fa92 f2a2 	rbit	r2, r2
 8008876:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8008878:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800887a:	fab2 f282 	clz	r2, r2
 800887e:	b2d2      	uxtb	r2, r2
 8008880:	f042 0220 	orr.w	r2, r2, #32
 8008884:	b2d2      	uxtb	r2, r2
 8008886:	f002 021f 	and.w	r2, r2, #31
 800888a:	2101      	movs	r1, #1
 800888c:	fa01 f202 	lsl.w	r2, r1, r2
 8008890:	4013      	ands	r3, r2
 8008892:	2b00      	cmp	r3, #0
 8008894:	d17b      	bne.n	800898e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8008896:	2301      	movs	r3, #1
 8008898:	e0f3      	b.n	8008a82 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	685b      	ldr	r3, [r3, #4]
 800889e:	2b02      	cmp	r3, #2
 80088a0:	d13c      	bne.n	800891c <HAL_RCC_ClockConfig+0x178>
 80088a2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80088a6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80088a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80088aa:	fa93 f3a3 	rbit	r3, r3
 80088ae:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80088b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80088b2:	fab3 f383 	clz	r3, r3
 80088b6:	b2db      	uxtb	r3, r3
 80088b8:	095b      	lsrs	r3, r3, #5
 80088ba:	b2db      	uxtb	r3, r3
 80088bc:	f043 0301 	orr.w	r3, r3, #1
 80088c0:	b2db      	uxtb	r3, r3
 80088c2:	2b01      	cmp	r3, #1
 80088c4:	d102      	bne.n	80088cc <HAL_RCC_ClockConfig+0x128>
 80088c6:	4b4f      	ldr	r3, [pc, #316]	; (8008a04 <HAL_RCC_ClockConfig+0x260>)
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	e00f      	b.n	80088ec <HAL_RCC_ClockConfig+0x148>
 80088cc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80088d0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80088d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80088d4:	fa93 f3a3 	rbit	r3, r3
 80088d8:	647b      	str	r3, [r7, #68]	; 0x44
 80088da:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80088de:	643b      	str	r3, [r7, #64]	; 0x40
 80088e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80088e2:	fa93 f3a3 	rbit	r3, r3
 80088e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80088e8:	4b46      	ldr	r3, [pc, #280]	; (8008a04 <HAL_RCC_ClockConfig+0x260>)
 80088ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088ec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80088f0:	63ba      	str	r2, [r7, #56]	; 0x38
 80088f2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80088f4:	fa92 f2a2 	rbit	r2, r2
 80088f8:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80088fa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80088fc:	fab2 f282 	clz	r2, r2
 8008900:	b2d2      	uxtb	r2, r2
 8008902:	f042 0220 	orr.w	r2, r2, #32
 8008906:	b2d2      	uxtb	r2, r2
 8008908:	f002 021f 	and.w	r2, r2, #31
 800890c:	2101      	movs	r1, #1
 800890e:	fa01 f202 	lsl.w	r2, r1, r2
 8008912:	4013      	ands	r3, r2
 8008914:	2b00      	cmp	r3, #0
 8008916:	d13a      	bne.n	800898e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8008918:	2301      	movs	r3, #1
 800891a:	e0b2      	b.n	8008a82 <HAL_RCC_ClockConfig+0x2de>
 800891c:	2302      	movs	r3, #2
 800891e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008920:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008922:	fa93 f3a3 	rbit	r3, r3
 8008926:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8008928:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800892a:	fab3 f383 	clz	r3, r3
 800892e:	b2db      	uxtb	r3, r3
 8008930:	095b      	lsrs	r3, r3, #5
 8008932:	b2db      	uxtb	r3, r3
 8008934:	f043 0301 	orr.w	r3, r3, #1
 8008938:	b2db      	uxtb	r3, r3
 800893a:	2b01      	cmp	r3, #1
 800893c:	d102      	bne.n	8008944 <HAL_RCC_ClockConfig+0x1a0>
 800893e:	4b31      	ldr	r3, [pc, #196]	; (8008a04 <HAL_RCC_ClockConfig+0x260>)
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	e00d      	b.n	8008960 <HAL_RCC_ClockConfig+0x1bc>
 8008944:	2302      	movs	r3, #2
 8008946:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008948:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800894a:	fa93 f3a3 	rbit	r3, r3
 800894e:	627b      	str	r3, [r7, #36]	; 0x24
 8008950:	2302      	movs	r3, #2
 8008952:	623b      	str	r3, [r7, #32]
 8008954:	6a3b      	ldr	r3, [r7, #32]
 8008956:	fa93 f3a3 	rbit	r3, r3
 800895a:	61fb      	str	r3, [r7, #28]
 800895c:	4b29      	ldr	r3, [pc, #164]	; (8008a04 <HAL_RCC_ClockConfig+0x260>)
 800895e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008960:	2202      	movs	r2, #2
 8008962:	61ba      	str	r2, [r7, #24]
 8008964:	69ba      	ldr	r2, [r7, #24]
 8008966:	fa92 f2a2 	rbit	r2, r2
 800896a:	617a      	str	r2, [r7, #20]
  return result;
 800896c:	697a      	ldr	r2, [r7, #20]
 800896e:	fab2 f282 	clz	r2, r2
 8008972:	b2d2      	uxtb	r2, r2
 8008974:	f042 0220 	orr.w	r2, r2, #32
 8008978:	b2d2      	uxtb	r2, r2
 800897a:	f002 021f 	and.w	r2, r2, #31
 800897e:	2101      	movs	r1, #1
 8008980:	fa01 f202 	lsl.w	r2, r1, r2
 8008984:	4013      	ands	r3, r2
 8008986:	2b00      	cmp	r3, #0
 8008988:	d101      	bne.n	800898e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800898a:	2301      	movs	r3, #1
 800898c:	e079      	b.n	8008a82 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800898e:	4b1d      	ldr	r3, [pc, #116]	; (8008a04 <HAL_RCC_ClockConfig+0x260>)
 8008990:	685b      	ldr	r3, [r3, #4]
 8008992:	f023 0203 	bic.w	r2, r3, #3
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	685b      	ldr	r3, [r3, #4]
 800899a:	491a      	ldr	r1, [pc, #104]	; (8008a04 <HAL_RCC_ClockConfig+0x260>)
 800899c:	4313      	orrs	r3, r2
 800899e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80089a0:	f7fe fb4a 	bl	8007038 <HAL_GetTick>
 80089a4:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80089a6:	e00a      	b.n	80089be <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80089a8:	f7fe fb46 	bl	8007038 <HAL_GetTick>
 80089ac:	4602      	mov	r2, r0
 80089ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80089b0:	1ad3      	subs	r3, r2, r3
 80089b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80089b6:	4293      	cmp	r3, r2
 80089b8:	d901      	bls.n	80089be <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80089ba:	2303      	movs	r3, #3
 80089bc:	e061      	b.n	8008a82 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80089be:	4b11      	ldr	r3, [pc, #68]	; (8008a04 <HAL_RCC_ClockConfig+0x260>)
 80089c0:	685b      	ldr	r3, [r3, #4]
 80089c2:	f003 020c 	and.w	r2, r3, #12
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	685b      	ldr	r3, [r3, #4]
 80089ca:	009b      	lsls	r3, r3, #2
 80089cc:	429a      	cmp	r2, r3
 80089ce:	d1eb      	bne.n	80089a8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80089d0:	4b0b      	ldr	r3, [pc, #44]	; (8008a00 <HAL_RCC_ClockConfig+0x25c>)
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	f003 0307 	and.w	r3, r3, #7
 80089d8:	683a      	ldr	r2, [r7, #0]
 80089da:	429a      	cmp	r2, r3
 80089dc:	d214      	bcs.n	8008a08 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80089de:	4b08      	ldr	r3, [pc, #32]	; (8008a00 <HAL_RCC_ClockConfig+0x25c>)
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	f023 0207 	bic.w	r2, r3, #7
 80089e6:	4906      	ldr	r1, [pc, #24]	; (8008a00 <HAL_RCC_ClockConfig+0x25c>)
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	4313      	orrs	r3, r2
 80089ec:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80089ee:	4b04      	ldr	r3, [pc, #16]	; (8008a00 <HAL_RCC_ClockConfig+0x25c>)
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	f003 0307 	and.w	r3, r3, #7
 80089f6:	683a      	ldr	r2, [r7, #0]
 80089f8:	429a      	cmp	r2, r3
 80089fa:	d005      	beq.n	8008a08 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80089fc:	2301      	movs	r3, #1
 80089fe:	e040      	b.n	8008a82 <HAL_RCC_ClockConfig+0x2de>
 8008a00:	40022000 	.word	0x40022000
 8008a04:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	f003 0304 	and.w	r3, r3, #4
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d008      	beq.n	8008a26 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008a14:	4b1d      	ldr	r3, [pc, #116]	; (8008a8c <HAL_RCC_ClockConfig+0x2e8>)
 8008a16:	685b      	ldr	r3, [r3, #4]
 8008a18:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	68db      	ldr	r3, [r3, #12]
 8008a20:	491a      	ldr	r1, [pc, #104]	; (8008a8c <HAL_RCC_ClockConfig+0x2e8>)
 8008a22:	4313      	orrs	r3, r2
 8008a24:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	f003 0308 	and.w	r3, r3, #8
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d009      	beq.n	8008a46 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008a32:	4b16      	ldr	r3, [pc, #88]	; (8008a8c <HAL_RCC_ClockConfig+0x2e8>)
 8008a34:	685b      	ldr	r3, [r3, #4]
 8008a36:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	691b      	ldr	r3, [r3, #16]
 8008a3e:	00db      	lsls	r3, r3, #3
 8008a40:	4912      	ldr	r1, [pc, #72]	; (8008a8c <HAL_RCC_ClockConfig+0x2e8>)
 8008a42:	4313      	orrs	r3, r2
 8008a44:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8008a46:	f000 f829 	bl	8008a9c <HAL_RCC_GetSysClockFreq>
 8008a4a:	4601      	mov	r1, r0
 8008a4c:	4b0f      	ldr	r3, [pc, #60]	; (8008a8c <HAL_RCC_ClockConfig+0x2e8>)
 8008a4e:	685b      	ldr	r3, [r3, #4]
 8008a50:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008a54:	22f0      	movs	r2, #240	; 0xf0
 8008a56:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a58:	693a      	ldr	r2, [r7, #16]
 8008a5a:	fa92 f2a2 	rbit	r2, r2
 8008a5e:	60fa      	str	r2, [r7, #12]
  return result;
 8008a60:	68fa      	ldr	r2, [r7, #12]
 8008a62:	fab2 f282 	clz	r2, r2
 8008a66:	b2d2      	uxtb	r2, r2
 8008a68:	40d3      	lsrs	r3, r2
 8008a6a:	4a09      	ldr	r2, [pc, #36]	; (8008a90 <HAL_RCC_ClockConfig+0x2ec>)
 8008a6c:	5cd3      	ldrb	r3, [r2, r3]
 8008a6e:	fa21 f303 	lsr.w	r3, r1, r3
 8008a72:	4a08      	ldr	r2, [pc, #32]	; (8008a94 <HAL_RCC_ClockConfig+0x2f0>)
 8008a74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8008a76:	4b08      	ldr	r3, [pc, #32]	; (8008a98 <HAL_RCC_ClockConfig+0x2f4>)
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	f7fe fa94 	bl	8006fa8 <HAL_InitTick>
  
  return HAL_OK;
 8008a80:	2300      	movs	r3, #0
}
 8008a82:	4618      	mov	r0, r3
 8008a84:	3778      	adds	r7, #120	; 0x78
 8008a86:	46bd      	mov	sp, r7
 8008a88:	bd80      	pop	{r7, pc}
 8008a8a:	bf00      	nop
 8008a8c:	40021000 	.word	0x40021000
 8008a90:	0800bf08 	.word	0x0800bf08
 8008a94:	20000000 	.word	0x20000000
 8008a98:	20000004 	.word	0x20000004

08008a9c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008a9c:	b480      	push	{r7}
 8008a9e:	b08b      	sub	sp, #44	; 0x2c
 8008aa0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	61fb      	str	r3, [r7, #28]
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	61bb      	str	r3, [r7, #24]
 8008aaa:	2300      	movs	r3, #0
 8008aac:	627b      	str	r3, [r7, #36]	; 0x24
 8008aae:	2300      	movs	r3, #0
 8008ab0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8008ab6:	4b2a      	ldr	r3, [pc, #168]	; (8008b60 <HAL_RCC_GetSysClockFreq+0xc4>)
 8008ab8:	685b      	ldr	r3, [r3, #4]
 8008aba:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8008abc:	69fb      	ldr	r3, [r7, #28]
 8008abe:	f003 030c 	and.w	r3, r3, #12
 8008ac2:	2b04      	cmp	r3, #4
 8008ac4:	d002      	beq.n	8008acc <HAL_RCC_GetSysClockFreq+0x30>
 8008ac6:	2b08      	cmp	r3, #8
 8008ac8:	d003      	beq.n	8008ad2 <HAL_RCC_GetSysClockFreq+0x36>
 8008aca:	e03f      	b.n	8008b4c <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8008acc:	4b25      	ldr	r3, [pc, #148]	; (8008b64 <HAL_RCC_GetSysClockFreq+0xc8>)
 8008ace:	623b      	str	r3, [r7, #32]
      break;
 8008ad0:	e03f      	b.n	8008b52 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8008ad2:	69fb      	ldr	r3, [r7, #28]
 8008ad4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8008ad8:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8008adc:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008ade:	68ba      	ldr	r2, [r7, #8]
 8008ae0:	fa92 f2a2 	rbit	r2, r2
 8008ae4:	607a      	str	r2, [r7, #4]
  return result;
 8008ae6:	687a      	ldr	r2, [r7, #4]
 8008ae8:	fab2 f282 	clz	r2, r2
 8008aec:	b2d2      	uxtb	r2, r2
 8008aee:	40d3      	lsrs	r3, r2
 8008af0:	4a1d      	ldr	r2, [pc, #116]	; (8008b68 <HAL_RCC_GetSysClockFreq+0xcc>)
 8008af2:	5cd3      	ldrb	r3, [r2, r3]
 8008af4:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8008af6:	4b1a      	ldr	r3, [pc, #104]	; (8008b60 <HAL_RCC_GetSysClockFreq+0xc4>)
 8008af8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008afa:	f003 030f 	and.w	r3, r3, #15
 8008afe:	220f      	movs	r2, #15
 8008b00:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b02:	693a      	ldr	r2, [r7, #16]
 8008b04:	fa92 f2a2 	rbit	r2, r2
 8008b08:	60fa      	str	r2, [r7, #12]
  return result;
 8008b0a:	68fa      	ldr	r2, [r7, #12]
 8008b0c:	fab2 f282 	clz	r2, r2
 8008b10:	b2d2      	uxtb	r2, r2
 8008b12:	40d3      	lsrs	r3, r2
 8008b14:	4a15      	ldr	r2, [pc, #84]	; (8008b6c <HAL_RCC_GetSysClockFreq+0xd0>)
 8008b16:	5cd3      	ldrb	r3, [r2, r3]
 8008b18:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8008b1a:	69fb      	ldr	r3, [r7, #28]
 8008b1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d008      	beq.n	8008b36 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8008b24:	4a0f      	ldr	r2, [pc, #60]	; (8008b64 <HAL_RCC_GetSysClockFreq+0xc8>)
 8008b26:	69bb      	ldr	r3, [r7, #24]
 8008b28:	fbb2 f2f3 	udiv	r2, r2, r3
 8008b2c:	697b      	ldr	r3, [r7, #20]
 8008b2e:	fb02 f303 	mul.w	r3, r2, r3
 8008b32:	627b      	str	r3, [r7, #36]	; 0x24
 8008b34:	e007      	b.n	8008b46 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8008b36:	4a0b      	ldr	r2, [pc, #44]	; (8008b64 <HAL_RCC_GetSysClockFreq+0xc8>)
 8008b38:	69bb      	ldr	r3, [r7, #24]
 8008b3a:	fbb2 f2f3 	udiv	r2, r2, r3
 8008b3e:	697b      	ldr	r3, [r7, #20]
 8008b40:	fb02 f303 	mul.w	r3, r2, r3
 8008b44:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8008b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b48:	623b      	str	r3, [r7, #32]
      break;
 8008b4a:	e002      	b.n	8008b52 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8008b4c:	4b05      	ldr	r3, [pc, #20]	; (8008b64 <HAL_RCC_GetSysClockFreq+0xc8>)
 8008b4e:	623b      	str	r3, [r7, #32]
      break;
 8008b50:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008b52:	6a3b      	ldr	r3, [r7, #32]
}
 8008b54:	4618      	mov	r0, r3
 8008b56:	372c      	adds	r7, #44	; 0x2c
 8008b58:	46bd      	mov	sp, r7
 8008b5a:	bc80      	pop	{r7}
 8008b5c:	4770      	bx	lr
 8008b5e:	bf00      	nop
 8008b60:	40021000 	.word	0x40021000
 8008b64:	007a1200 	.word	0x007a1200
 8008b68:	0800bf20 	.word	0x0800bf20
 8008b6c:	0800bf30 	.word	0x0800bf30

08008b70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008b70:	b480      	push	{r7}
 8008b72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008b74:	4b02      	ldr	r3, [pc, #8]	; (8008b80 <HAL_RCC_GetHCLKFreq+0x10>)
 8008b76:	681b      	ldr	r3, [r3, #0]
}
 8008b78:	4618      	mov	r0, r3
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	bc80      	pop	{r7}
 8008b7e:	4770      	bx	lr
 8008b80:	20000000 	.word	0x20000000

08008b84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b082      	sub	sp, #8
 8008b88:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8008b8a:	f7ff fff1 	bl	8008b70 <HAL_RCC_GetHCLKFreq>
 8008b8e:	4601      	mov	r1, r0
 8008b90:	4b0b      	ldr	r3, [pc, #44]	; (8008bc0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8008b92:	685b      	ldr	r3, [r3, #4]
 8008b94:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008b98:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8008b9c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b9e:	687a      	ldr	r2, [r7, #4]
 8008ba0:	fa92 f2a2 	rbit	r2, r2
 8008ba4:	603a      	str	r2, [r7, #0]
  return result;
 8008ba6:	683a      	ldr	r2, [r7, #0]
 8008ba8:	fab2 f282 	clz	r2, r2
 8008bac:	b2d2      	uxtb	r2, r2
 8008bae:	40d3      	lsrs	r3, r2
 8008bb0:	4a04      	ldr	r2, [pc, #16]	; (8008bc4 <HAL_RCC_GetPCLK1Freq+0x40>)
 8008bb2:	5cd3      	ldrb	r3, [r2, r3]
 8008bb4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8008bb8:	4618      	mov	r0, r3
 8008bba:	3708      	adds	r7, #8
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	bd80      	pop	{r7, pc}
 8008bc0:	40021000 	.word	0x40021000
 8008bc4:	0800bf18 	.word	0x0800bf18

08008bc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b082      	sub	sp, #8
 8008bcc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8008bce:	f7ff ffcf 	bl	8008b70 <HAL_RCC_GetHCLKFreq>
 8008bd2:	4601      	mov	r1, r0
 8008bd4:	4b0b      	ldr	r3, [pc, #44]	; (8008c04 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8008bd6:	685b      	ldr	r3, [r3, #4]
 8008bd8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8008bdc:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8008be0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008be2:	687a      	ldr	r2, [r7, #4]
 8008be4:	fa92 f2a2 	rbit	r2, r2
 8008be8:	603a      	str	r2, [r7, #0]
  return result;
 8008bea:	683a      	ldr	r2, [r7, #0]
 8008bec:	fab2 f282 	clz	r2, r2
 8008bf0:	b2d2      	uxtb	r2, r2
 8008bf2:	40d3      	lsrs	r3, r2
 8008bf4:	4a04      	ldr	r2, [pc, #16]	; (8008c08 <HAL_RCC_GetPCLK2Freq+0x40>)
 8008bf6:	5cd3      	ldrb	r3, [r2, r3]
 8008bf8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	3708      	adds	r7, #8
 8008c00:	46bd      	mov	sp, r7
 8008c02:	bd80      	pop	{r7, pc}
 8008c04:	40021000 	.word	0x40021000
 8008c08:	0800bf18 	.word	0x0800bf18

08008c0c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008c0c:	b580      	push	{r7, lr}
 8008c0e:	b092      	sub	sp, #72	; 0x48
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008c14:	2300      	movs	r3, #0
 8008c16:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8008c18:	2300      	movs	r3, #0
 8008c1a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8008c1c:	2300      	movs	r3, #0
 8008c1e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	f000 80d4 	beq.w	8008dd8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008c30:	4b4e      	ldr	r3, [pc, #312]	; (8008d6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008c32:	69db      	ldr	r3, [r3, #28]
 8008c34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d10e      	bne.n	8008c5a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008c3c:	4b4b      	ldr	r3, [pc, #300]	; (8008d6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008c3e:	69db      	ldr	r3, [r3, #28]
 8008c40:	4a4a      	ldr	r2, [pc, #296]	; (8008d6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008c42:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008c46:	61d3      	str	r3, [r2, #28]
 8008c48:	4b48      	ldr	r3, [pc, #288]	; (8008d6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008c4a:	69db      	ldr	r3, [r3, #28]
 8008c4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008c50:	60bb      	str	r3, [r7, #8]
 8008c52:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008c54:	2301      	movs	r3, #1
 8008c56:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008c5a:	4b45      	ldr	r3, [pc, #276]	; (8008d70 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d118      	bne.n	8008c98 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008c66:	4b42      	ldr	r3, [pc, #264]	; (8008d70 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	4a41      	ldr	r2, [pc, #260]	; (8008d70 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008c6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008c70:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008c72:	f7fe f9e1 	bl	8007038 <HAL_GetTick>
 8008c76:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008c78:	e008      	b.n	8008c8c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008c7a:	f7fe f9dd 	bl	8007038 <HAL_GetTick>
 8008c7e:	4602      	mov	r2, r0
 8008c80:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c82:	1ad3      	subs	r3, r2, r3
 8008c84:	2b64      	cmp	r3, #100	; 0x64
 8008c86:	d901      	bls.n	8008c8c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8008c88:	2303      	movs	r3, #3
 8008c8a:	e1d6      	b.n	800903a <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008c8c:	4b38      	ldr	r3, [pc, #224]	; (8008d70 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d0f0      	beq.n	8008c7a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008c98:	4b34      	ldr	r3, [pc, #208]	; (8008d6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008c9a:	6a1b      	ldr	r3, [r3, #32]
 8008c9c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008ca0:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008ca2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	f000 8084 	beq.w	8008db2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	685b      	ldr	r3, [r3, #4]
 8008cae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008cb2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008cb4:	429a      	cmp	r2, r3
 8008cb6:	d07c      	beq.n	8008db2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008cb8:	4b2c      	ldr	r3, [pc, #176]	; (8008d6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008cba:	6a1b      	ldr	r3, [r3, #32]
 8008cbc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008cc0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008cc2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008cc6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008cc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cca:	fa93 f3a3 	rbit	r3, r3
 8008cce:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8008cd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008cd2:	fab3 f383 	clz	r3, r3
 8008cd6:	b2db      	uxtb	r3, r3
 8008cd8:	461a      	mov	r2, r3
 8008cda:	4b26      	ldr	r3, [pc, #152]	; (8008d74 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8008cdc:	4413      	add	r3, r2
 8008cde:	009b      	lsls	r3, r3, #2
 8008ce0:	461a      	mov	r2, r3
 8008ce2:	2301      	movs	r3, #1
 8008ce4:	6013      	str	r3, [r2, #0]
 8008ce6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008cea:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008cec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cee:	fa93 f3a3 	rbit	r3, r3
 8008cf2:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8008cf4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008cf6:	fab3 f383 	clz	r3, r3
 8008cfa:	b2db      	uxtb	r3, r3
 8008cfc:	461a      	mov	r2, r3
 8008cfe:	4b1d      	ldr	r3, [pc, #116]	; (8008d74 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8008d00:	4413      	add	r3, r2
 8008d02:	009b      	lsls	r3, r3, #2
 8008d04:	461a      	mov	r2, r3
 8008d06:	2300      	movs	r3, #0
 8008d08:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8008d0a:	4a18      	ldr	r2, [pc, #96]	; (8008d6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008d0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d0e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8008d10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d12:	f003 0301 	and.w	r3, r3, #1
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d04b      	beq.n	8008db2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008d1a:	f7fe f98d 	bl	8007038 <HAL_GetTick>
 8008d1e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008d20:	e00a      	b.n	8008d38 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008d22:	f7fe f989 	bl	8007038 <HAL_GetTick>
 8008d26:	4602      	mov	r2, r0
 8008d28:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008d2a:	1ad3      	subs	r3, r2, r3
 8008d2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008d30:	4293      	cmp	r3, r2
 8008d32:	d901      	bls.n	8008d38 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8008d34:	2303      	movs	r3, #3
 8008d36:	e180      	b.n	800903a <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8008d38:	2302      	movs	r3, #2
 8008d3a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008d3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d3e:	fa93 f3a3 	rbit	r3, r3
 8008d42:	627b      	str	r3, [r7, #36]	; 0x24
 8008d44:	2302      	movs	r3, #2
 8008d46:	623b      	str	r3, [r7, #32]
 8008d48:	6a3b      	ldr	r3, [r7, #32]
 8008d4a:	fa93 f3a3 	rbit	r3, r3
 8008d4e:	61fb      	str	r3, [r7, #28]
  return result;
 8008d50:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008d52:	fab3 f383 	clz	r3, r3
 8008d56:	b2db      	uxtb	r3, r3
 8008d58:	095b      	lsrs	r3, r3, #5
 8008d5a:	b2db      	uxtb	r3, r3
 8008d5c:	f043 0302 	orr.w	r3, r3, #2
 8008d60:	b2db      	uxtb	r3, r3
 8008d62:	2b02      	cmp	r3, #2
 8008d64:	d108      	bne.n	8008d78 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8008d66:	4b01      	ldr	r3, [pc, #4]	; (8008d6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008d68:	6a1b      	ldr	r3, [r3, #32]
 8008d6a:	e00d      	b.n	8008d88 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8008d6c:	40021000 	.word	0x40021000
 8008d70:	40007000 	.word	0x40007000
 8008d74:	10908100 	.word	0x10908100
 8008d78:	2302      	movs	r3, #2
 8008d7a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008d7c:	69bb      	ldr	r3, [r7, #24]
 8008d7e:	fa93 f3a3 	rbit	r3, r3
 8008d82:	617b      	str	r3, [r7, #20]
 8008d84:	4b9a      	ldr	r3, [pc, #616]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d88:	2202      	movs	r2, #2
 8008d8a:	613a      	str	r2, [r7, #16]
 8008d8c:	693a      	ldr	r2, [r7, #16]
 8008d8e:	fa92 f2a2 	rbit	r2, r2
 8008d92:	60fa      	str	r2, [r7, #12]
  return result;
 8008d94:	68fa      	ldr	r2, [r7, #12]
 8008d96:	fab2 f282 	clz	r2, r2
 8008d9a:	b2d2      	uxtb	r2, r2
 8008d9c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008da0:	b2d2      	uxtb	r2, r2
 8008da2:	f002 021f 	and.w	r2, r2, #31
 8008da6:	2101      	movs	r1, #1
 8008da8:	fa01 f202 	lsl.w	r2, r1, r2
 8008dac:	4013      	ands	r3, r2
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d0b7      	beq.n	8008d22 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8008db2:	4b8f      	ldr	r3, [pc, #572]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008db4:	6a1b      	ldr	r3, [r3, #32]
 8008db6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	685b      	ldr	r3, [r3, #4]
 8008dbe:	498c      	ldr	r1, [pc, #560]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008dc0:	4313      	orrs	r3, r2
 8008dc2:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8008dc4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8008dc8:	2b01      	cmp	r3, #1
 8008dca:	d105      	bne.n	8008dd8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008dcc:	4b88      	ldr	r3, [pc, #544]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008dce:	69db      	ldr	r3, [r3, #28]
 8008dd0:	4a87      	ldr	r2, [pc, #540]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008dd2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008dd6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	f003 0301 	and.w	r3, r3, #1
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d008      	beq.n	8008df6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008de4:	4b82      	ldr	r3, [pc, #520]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008de6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008de8:	f023 0203 	bic.w	r2, r3, #3
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	689b      	ldr	r3, [r3, #8]
 8008df0:	497f      	ldr	r1, [pc, #508]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008df2:	4313      	orrs	r3, r2
 8008df4:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	f003 0302 	and.w	r3, r3, #2
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d008      	beq.n	8008e14 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008e02:	4b7b      	ldr	r3, [pc, #492]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e06:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	68db      	ldr	r3, [r3, #12]
 8008e0e:	4978      	ldr	r1, [pc, #480]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008e10:	4313      	orrs	r3, r2
 8008e12:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	f003 0304 	and.w	r3, r3, #4
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d008      	beq.n	8008e32 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008e20:	4b73      	ldr	r3, [pc, #460]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008e22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e24:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	691b      	ldr	r3, [r3, #16]
 8008e2c:	4970      	ldr	r1, [pc, #448]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008e2e:	4313      	orrs	r3, r2
 8008e30:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	f003 0320 	and.w	r3, r3, #32
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d008      	beq.n	8008e50 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008e3e:	4b6c      	ldr	r3, [pc, #432]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e42:	f023 0210 	bic.w	r2, r3, #16
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	69db      	ldr	r3, [r3, #28]
 8008e4a:	4969      	ldr	r1, [pc, #420]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008e4c:	4313      	orrs	r3, r2
 8008e4e:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d008      	beq.n	8008e6e <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8008e5c:	4b64      	ldr	r3, [pc, #400]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008e5e:	685b      	ldr	r3, [r3, #4]
 8008e60:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e68:	4961      	ldr	r1, [pc, #388]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008e6a:	4313      	orrs	r3, r2
 8008e6c:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d008      	beq.n	8008e8c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008e7a:	4b5d      	ldr	r3, [pc, #372]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e7e:	f023 0220 	bic.w	r2, r3, #32
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	6a1b      	ldr	r3, [r3, #32]
 8008e86:	495a      	ldr	r1, [pc, #360]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008e88:	4313      	orrs	r3, r2
 8008e8a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d008      	beq.n	8008eaa <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008e98:	4b55      	ldr	r3, [pc, #340]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008e9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e9c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ea4:	4952      	ldr	r1, [pc, #328]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008ea6:	4313      	orrs	r3, r2
 8008ea8:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	f003 0308 	and.w	r3, r3, #8
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d008      	beq.n	8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008eb6:	4b4e      	ldr	r3, [pc, #312]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008eba:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	695b      	ldr	r3, [r3, #20]
 8008ec2:	494b      	ldr	r1, [pc, #300]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008ec4:	4313      	orrs	r3, r2
 8008ec6:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	f003 0310 	and.w	r3, r3, #16
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d008      	beq.n	8008ee6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008ed4:	4b46      	ldr	r3, [pc, #280]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ed8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	699b      	ldr	r3, [r3, #24]
 8008ee0:	4943      	ldr	r1, [pc, #268]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008ee2:	4313      	orrs	r3, r2
 8008ee4:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d008      	beq.n	8008f04 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008ef2:	4b3f      	ldr	r3, [pc, #252]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008ef4:	685b      	ldr	r3, [r3, #4]
 8008ef6:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008efe:	493c      	ldr	r1, [pc, #240]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008f00:	4313      	orrs	r3, r2
 8008f02:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d008      	beq.n	8008f22 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8008f10:	4b37      	ldr	r3, [pc, #220]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f14:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f1c:	4934      	ldr	r1, [pc, #208]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008f1e:	4313      	orrs	r3, r2
 8008f20:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d008      	beq.n	8008f40 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8008f2e:	4b30      	ldr	r3, [pc, #192]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008f30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f32:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f3a:	492d      	ldr	r1, [pc, #180]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008f3c:	4313      	orrs	r3, r2
 8008f3e:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d008      	beq.n	8008f5e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8008f4c:	4b28      	ldr	r3, [pc, #160]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008f4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f50:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f58:	4925      	ldr	r1, [pc, #148]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008f5a:	4313      	orrs	r3, r2
 8008f5c:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d008      	beq.n	8008f7c <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8008f6a:	4b21      	ldr	r3, [pc, #132]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f6e:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f76:	491e      	ldr	r1, [pc, #120]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008f78:	4313      	orrs	r3, r2
 8008f7a:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d008      	beq.n	8008f9a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8008f88:	4b19      	ldr	r3, [pc, #100]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008f8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f8c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f94:	4916      	ldr	r1, [pc, #88]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008f96:	4313      	orrs	r3, r2
 8008f98:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d008      	beq.n	8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8008fa6:	4b12      	ldr	r3, [pc, #72]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008faa:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008fb2:	490f      	ldr	r1, [pc, #60]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008fb4:	4313      	orrs	r3, r2
 8008fb6:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d008      	beq.n	8008fd6 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8008fc4:	4b0a      	ldr	r3, [pc, #40]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008fc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fc8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008fd0:	4907      	ldr	r1, [pc, #28]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008fd2:	4313      	orrs	r3, r2
 8008fd4:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d00c      	beq.n	8008ffc <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8008fe2:	4b03      	ldr	r3, [pc, #12]	; (8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fe6:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	e002      	b.n	8008ff4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8008fee:	bf00      	nop
 8008ff0:	40021000 	.word	0x40021000
 8008ff4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008ff6:	4913      	ldr	r1, [pc, #76]	; (8009044 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8008ff8:	4313      	orrs	r3, r2
 8008ffa:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009004:	2b00      	cmp	r3, #0
 8009006:	d008      	beq.n	800901a <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8009008:	4b0e      	ldr	r3, [pc, #56]	; (8009044 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800900a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800900c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009014:	490b      	ldr	r1, [pc, #44]	; (8009044 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8009016:	4313      	orrs	r3, r2
 8009018:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009022:	2b00      	cmp	r3, #0
 8009024:	d008      	beq.n	8009038 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8009026:	4b07      	ldr	r3, [pc, #28]	; (8009044 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8009028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800902a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009032:	4904      	ldr	r1, [pc, #16]	; (8009044 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8009034:	4313      	orrs	r3, r2
 8009036:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8009038:	2300      	movs	r3, #0
}
 800903a:	4618      	mov	r0, r3
 800903c:	3748      	adds	r7, #72	; 0x48
 800903e:	46bd      	mov	sp, r7
 8009040:	bd80      	pop	{r7, pc}
 8009042:	bf00      	nop
 8009044:	40021000 	.word	0x40021000

08009048 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8009048:	b480      	push	{r7}
 800904a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800904c:	e7fe      	b.n	800904c <NMI_Handler+0x4>

0800904e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800904e:	b480      	push	{r7}
 8009050:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8009052:	e7fe      	b.n	8009052 <HardFault_Handler+0x4>

08009054 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8009054:	b480      	push	{r7}
 8009056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8009058:	e7fe      	b.n	8009058 <MemManage_Handler+0x4>

0800905a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800905a:	b480      	push	{r7}
 800905c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800905e:	e7fe      	b.n	800905e <BusFault_Handler+0x4>

08009060 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8009060:	b480      	push	{r7}
 8009062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8009064:	e7fe      	b.n	8009064 <UsageFault_Handler+0x4>

08009066 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8009066:	b480      	push	{r7}
 8009068:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800906a:	bf00      	nop
 800906c:	46bd      	mov	sp, r7
 800906e:	bc80      	pop	{r7}
 8009070:	4770      	bx	lr

08009072 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8009072:	b480      	push	{r7}
 8009074:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8009076:	bf00      	nop
 8009078:	46bd      	mov	sp, r7
 800907a:	bc80      	pop	{r7}
 800907c:	4770      	bx	lr
	...

08009080 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8009080:	b580      	push	{r7, lr}
 8009082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8009084:	4802      	ldr	r0, [pc, #8]	; (8009090 <DMA1_Channel1_IRQHandler+0x10>)
 8009086:	f7fa f9eb 	bl	8003460 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800908a:	bf00      	nop
 800908c:	bd80      	pop	{r7, pc}
 800908e:	bf00      	nop
 8009090:	20000210 	.word	0x20000210

08009094 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8009094:	b580      	push	{r7, lr}
 8009096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8009098:	4802      	ldr	r0, [pc, #8]	; (80090a4 <DMA1_Channel6_IRQHandler+0x10>)
 800909a:	f7fa f9e1 	bl	8003460 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800909e:	bf00      	nop
 80090a0:	bd80      	pop	{r7, pc}
 80090a2:	bf00      	nop
 80090a4:	20000314 	.word	0x20000314

080090a8 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80090a8:	b580      	push	{r7, lr}
 80090aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80090ac:	4802      	ldr	r0, [pc, #8]	; (80090b8 <DMA1_Channel7_IRQHandler+0x10>)
 80090ae:	f7fa f9d7 	bl	8003460 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80090b2:	bf00      	nop
 80090b4:	bd80      	pop	{r7, pc}
 80090b6:	bf00      	nop
 80090b8:	200002d0 	.word	0x200002d0

080090bc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80090bc:	b580      	push	{r7, lr}
 80090be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80090c0:	4802      	ldr	r0, [pc, #8]	; (80090cc <TIM3_IRQHandler+0x10>)
 80090c2:	f7fa fecd 	bl	8003e60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80090c6:	bf00      	nop
 80090c8:	bd80      	pop	{r7, pc}
 80090ca:	bf00      	nop
 80090cc:	20000140 	.word	0x20000140

080090d0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80090d4:	4802      	ldr	r0, [pc, #8]	; (80090e0 <I2C1_EV_IRQHandler+0x10>)
 80090d6:	f7fc fb95 	bl	8005804 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80090da:	bf00      	nop
 80090dc:	bd80      	pop	{r7, pc}
 80090de:	bf00      	nop
 80090e0:	20000254 	.word	0x20000254

080090e4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 80090e4:	b580      	push	{r7, lr}
 80090e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80090e8:	4802      	ldr	r0, [pc, #8]	; (80090f4 <USART1_IRQHandler+0x10>)
 80090ea:	f000 fb79 	bl	80097e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80090ee:	bf00      	nop
 80090f0:	bd80      	pop	{r7, pc}
 80090f2:	bf00      	nop
 80090f4:	200003e4 	.word	0x200003e4

080090f8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80090f8:	b580      	push	{r7, lr}
 80090fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80090fc:	4802      	ldr	r0, [pc, #8]	; (8009108 <USART2_IRQHandler+0x10>)
 80090fe:	f000 fb6f 	bl	80097e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8009102:	bf00      	nop
 8009104:	bd80      	pop	{r7, pc}
 8009106:	bf00      	nop
 8009108:	20000468 	.word	0x20000468

0800910c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800910c:	b580      	push	{r7, lr}
 800910e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 8009110:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8009114:	f7fa f870 	bl	80031f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8009118:	bf00      	nop
 800911a:	bd80      	pop	{r7, pc}

0800911c <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 800911c:	b580      	push	{r7, lr}
 800911e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8009120:	4802      	ldr	r0, [pc, #8]	; (800912c <SPI3_IRQHandler+0x10>)
 8009122:	f000 f91d 	bl	8009360 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8009126:	bf00      	nop
 8009128:	bd80      	pop	{r7, pc}
 800912a:	bf00      	nop
 800912c:	20000358 	.word	0x20000358

08009130 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8009130:	b580      	push	{r7, lr}
 8009132:	b086      	sub	sp, #24
 8009134:	af00      	add	r7, sp, #0
 8009136:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8009138:	4a14      	ldr	r2, [pc, #80]	; (800918c <_sbrk+0x5c>)
 800913a:	4b15      	ldr	r3, [pc, #84]	; (8009190 <_sbrk+0x60>)
 800913c:	1ad3      	subs	r3, r2, r3
 800913e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8009140:	697b      	ldr	r3, [r7, #20]
 8009142:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8009144:	4b13      	ldr	r3, [pc, #76]	; (8009194 <_sbrk+0x64>)
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	2b00      	cmp	r3, #0
 800914a:	d102      	bne.n	8009152 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800914c:	4b11      	ldr	r3, [pc, #68]	; (8009194 <_sbrk+0x64>)
 800914e:	4a12      	ldr	r2, [pc, #72]	; (8009198 <_sbrk+0x68>)
 8009150:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8009152:	4b10      	ldr	r3, [pc, #64]	; (8009194 <_sbrk+0x64>)
 8009154:	681a      	ldr	r2, [r3, #0]
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	4413      	add	r3, r2
 800915a:	693a      	ldr	r2, [r7, #16]
 800915c:	429a      	cmp	r2, r3
 800915e:	d207      	bcs.n	8009170 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8009160:	f002 fa1a 	bl	800b598 <__errno>
 8009164:	4603      	mov	r3, r0
 8009166:	220c      	movs	r2, #12
 8009168:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800916a:	f04f 33ff 	mov.w	r3, #4294967295
 800916e:	e009      	b.n	8009184 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8009170:	4b08      	ldr	r3, [pc, #32]	; (8009194 <_sbrk+0x64>)
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8009176:	4b07      	ldr	r3, [pc, #28]	; (8009194 <_sbrk+0x64>)
 8009178:	681a      	ldr	r2, [r3, #0]
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	4413      	add	r3, r2
 800917e:	4a05      	ldr	r2, [pc, #20]	; (8009194 <_sbrk+0x64>)
 8009180:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8009182:	68fb      	ldr	r3, [r7, #12]
}
 8009184:	4618      	mov	r0, r3
 8009186:	3718      	adds	r7, #24
 8009188:	46bd      	mov	sp, r7
 800918a:	bd80      	pop	{r7, pc}
 800918c:	20010000 	.word	0x20010000
 8009190:	00000400 	.word	0x00000400
 8009194:	200001b8 	.word	0x200001b8
 8009198:	200015f0 	.word	0x200015f0

0800919c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800919c:	b580      	push	{r7, lr}
 800919e:	b084      	sub	sp, #16
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d101      	bne.n	80091ae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80091aa:	2301      	movs	r3, #1
 80091ac:	e0c1      	b.n	8009332 <HAL_SPI_Init+0x196>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d108      	bne.n	80091c8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	685b      	ldr	r3, [r3, #4]
 80091ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80091be:	d009      	beq.n	80091d4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	2200      	movs	r2, #0
 80091c4:	61da      	str	r2, [r3, #28]
 80091c6:	e005      	b.n	80091d4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	2200      	movs	r2, #0
 80091cc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	2200      	movs	r2, #0
 80091d2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	2200      	movs	r2, #0
 80091d8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80091e0:	b2db      	uxtb	r3, r3
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d12a      	bne.n	800923c <HAL_SPI_Init+0xa0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	2200      	movs	r2, #0
 80091ea:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    /* Init the SPI Callback settings */
    hspi->TxCpltCallback       = HAL_SPI_TxCpltCallback;       /* Legacy weak TxCpltCallback       */
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	4a52      	ldr	r2, [pc, #328]	; (800933c <HAL_SPI_Init+0x1a0>)
 80091f2:	665a      	str	r2, [r3, #100]	; 0x64
    hspi->RxCpltCallback       = HAL_SPI_RxCpltCallback;       /* Legacy weak RxCpltCallback       */
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	4a52      	ldr	r2, [pc, #328]	; (8009340 <HAL_SPI_Init+0x1a4>)
 80091f8:	669a      	str	r2, [r3, #104]	; 0x68
    hspi->TxRxCpltCallback     = HAL_SPI_TxRxCpltCallback;     /* Legacy weak TxRxCpltCallback     */
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	4a51      	ldr	r2, [pc, #324]	; (8009344 <HAL_SPI_Init+0x1a8>)
 80091fe:	66da      	str	r2, [r3, #108]	; 0x6c
    hspi->TxHalfCpltCallback   = HAL_SPI_TxHalfCpltCallback;   /* Legacy weak TxHalfCpltCallback   */
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	4a51      	ldr	r2, [pc, #324]	; (8009348 <HAL_SPI_Init+0x1ac>)
 8009204:	671a      	str	r2, [r3, #112]	; 0x70
    hspi->RxHalfCpltCallback   = HAL_SPI_RxHalfCpltCallback;   /* Legacy weak RxHalfCpltCallback   */
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	4a50      	ldr	r2, [pc, #320]	; (800934c <HAL_SPI_Init+0x1b0>)
 800920a:	675a      	str	r2, [r3, #116]	; 0x74
    hspi->TxRxHalfCpltCallback = HAL_SPI_TxRxHalfCpltCallback; /* Legacy weak TxRxHalfCpltCallback */
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	4a50      	ldr	r2, [pc, #320]	; (8009350 <HAL_SPI_Init+0x1b4>)
 8009210:	679a      	str	r2, [r3, #120]	; 0x78
    hspi->ErrorCallback        = HAL_SPI_ErrorCallback;        /* Legacy weak ErrorCallback        */
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	4a4f      	ldr	r2, [pc, #316]	; (8009354 <HAL_SPI_Init+0x1b8>)
 8009216:	67da      	str	r2, [r3, #124]	; 0x7c
    hspi->AbortCpltCallback    = HAL_SPI_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	4a4f      	ldr	r2, [pc, #316]	; (8009358 <HAL_SPI_Init+0x1bc>)
 800921c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    if (hspi->MspInitCallback == NULL)
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009226:	2b00      	cmp	r3, #0
 8009228:	d103      	bne.n	8009232 <HAL_SPI_Init+0x96>
    {
      hspi->MspInitCallback = HAL_SPI_MspInit; /* Legacy weak MspInit  */
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	4a4b      	ldr	r2, [pc, #300]	; (800935c <HAL_SPI_Init+0x1c0>)
 800922e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009238:	6878      	ldr	r0, [r7, #4]
 800923a:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	2202      	movs	r2, #2
 8009240:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	681a      	ldr	r2, [r3, #0]
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009252:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	68db      	ldr	r3, [r3, #12]
 8009258:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800925c:	d902      	bls.n	8009264 <HAL_SPI_Init+0xc8>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800925e:	2300      	movs	r3, #0
 8009260:	60fb      	str	r3, [r7, #12]
 8009262:	e002      	b.n	800926a <HAL_SPI_Init+0xce>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009264:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009268:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	68db      	ldr	r3, [r3, #12]
 800926e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8009272:	d007      	beq.n	8009284 <HAL_SPI_Init+0xe8>
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	68db      	ldr	r3, [r3, #12]
 8009278:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800927c:	d002      	beq.n	8009284 <HAL_SPI_Init+0xe8>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	2200      	movs	r2, #0
 8009282:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	685b      	ldr	r3, [r3, #4]
 8009288:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	689b      	ldr	r3, [r3, #8]
 8009290:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8009294:	431a      	orrs	r2, r3
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	691b      	ldr	r3, [r3, #16]
 800929a:	f003 0302 	and.w	r3, r3, #2
 800929e:	431a      	orrs	r2, r3
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	695b      	ldr	r3, [r3, #20]
 80092a4:	f003 0301 	and.w	r3, r3, #1
 80092a8:	431a      	orrs	r2, r3
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	699b      	ldr	r3, [r3, #24]
 80092ae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80092b2:	431a      	orrs	r2, r3
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	69db      	ldr	r3, [r3, #28]
 80092b8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80092bc:	431a      	orrs	r2, r3
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	6a1b      	ldr	r3, [r3, #32]
 80092c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80092c6:	ea42 0103 	orr.w	r1, r2, r3
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092ce:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	430a      	orrs	r2, r1
 80092d8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	699b      	ldr	r3, [r3, #24]
 80092de:	0c1b      	lsrs	r3, r3, #16
 80092e0:	f003 0204 	and.w	r2, r3, #4
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092e8:	f003 0310 	and.w	r3, r3, #16
 80092ec:	431a      	orrs	r2, r3
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80092f2:	f003 0308 	and.w	r3, r3, #8
 80092f6:	431a      	orrs	r2, r3
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	68db      	ldr	r3, [r3, #12]
 80092fc:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8009300:	ea42 0103 	orr.w	r1, r2, r3
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	430a      	orrs	r2, r1
 8009310:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	69da      	ldr	r2, [r3, #28]
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009320:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	2200      	movs	r2, #0
 8009326:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	2201      	movs	r2, #1
 800932c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8009330:	2300      	movs	r3, #0
}
 8009332:	4618      	mov	r0, r3
 8009334:	3710      	adds	r7, #16
 8009336:	46bd      	mov	sp, r7
 8009338:	bd80      	pop	{r7, pc}
 800933a:	bf00      	nop
 800933c:	08009561 	.word	0x08009561
 8009340:	08009573 	.word	0x08009573
 8009344:	08009585 	.word	0x08009585
 8009348:	08009597 	.word	0x08009597
 800934c:	080095a9 	.word	0x080095a9
 8009350:	080095bb 	.word	0x080095bb
 8009354:	080095cd 	.word	0x080095cd
 8009358:	080095df 	.word	0x080095df
 800935c:	080074bd 	.word	0x080074bd

08009360 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009360:	b580      	push	{r7, lr}
 8009362:	b088      	sub	sp, #32
 8009364:	af00      	add	r7, sp, #0
 8009366:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	685b      	ldr	r3, [r3, #4]
 800936e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	689b      	ldr	r3, [r3, #8]
 8009376:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009378:	69bb      	ldr	r3, [r7, #24]
 800937a:	099b      	lsrs	r3, r3, #6
 800937c:	f003 0301 	and.w	r3, r3, #1
 8009380:	2b00      	cmp	r3, #0
 8009382:	d10f      	bne.n	80093a4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009384:	69bb      	ldr	r3, [r7, #24]
 8009386:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800938a:	2b00      	cmp	r3, #0
 800938c:	d00a      	beq.n	80093a4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800938e:	69fb      	ldr	r3, [r7, #28]
 8009390:	099b      	lsrs	r3, r3, #6
 8009392:	f003 0301 	and.w	r3, r3, #1
 8009396:	2b00      	cmp	r3, #0
 8009398:	d004      	beq.n	80093a4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800939e:	6878      	ldr	r0, [r7, #4]
 80093a0:	4798      	blx	r3
    return;
 80093a2:	e0d8      	b.n	8009556 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80093a4:	69bb      	ldr	r3, [r7, #24]
 80093a6:	085b      	lsrs	r3, r3, #1
 80093a8:	f003 0301 	and.w	r3, r3, #1
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d00a      	beq.n	80093c6 <HAL_SPI_IRQHandler+0x66>
 80093b0:	69fb      	ldr	r3, [r7, #28]
 80093b2:	09db      	lsrs	r3, r3, #7
 80093b4:	f003 0301 	and.w	r3, r3, #1
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d004      	beq.n	80093c6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80093c0:	6878      	ldr	r0, [r7, #4]
 80093c2:	4798      	blx	r3
    return;
 80093c4:	e0c7      	b.n	8009556 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80093c6:	69bb      	ldr	r3, [r7, #24]
 80093c8:	095b      	lsrs	r3, r3, #5
 80093ca:	f003 0301 	and.w	r3, r3, #1
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d10c      	bne.n	80093ec <HAL_SPI_IRQHandler+0x8c>
 80093d2:	69bb      	ldr	r3, [r7, #24]
 80093d4:	099b      	lsrs	r3, r3, #6
 80093d6:	f003 0301 	and.w	r3, r3, #1
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d106      	bne.n	80093ec <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80093de:	69bb      	ldr	r3, [r7, #24]
 80093e0:	0a1b      	lsrs	r3, r3, #8
 80093e2:	f003 0301 	and.w	r3, r3, #1
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	f000 80b5 	beq.w	8009556 <HAL_SPI_IRQHandler+0x1f6>
 80093ec:	69fb      	ldr	r3, [r7, #28]
 80093ee:	095b      	lsrs	r3, r3, #5
 80093f0:	f003 0301 	and.w	r3, r3, #1
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	f000 80ae 	beq.w	8009556 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80093fa:	69bb      	ldr	r3, [r7, #24]
 80093fc:	099b      	lsrs	r3, r3, #6
 80093fe:	f003 0301 	and.w	r3, r3, #1
 8009402:	2b00      	cmp	r3, #0
 8009404:	d023      	beq.n	800944e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800940c:	b2db      	uxtb	r3, r3
 800940e:	2b03      	cmp	r3, #3
 8009410:	d011      	beq.n	8009436 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009416:	f043 0204 	orr.w	r2, r3, #4
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800941e:	2300      	movs	r3, #0
 8009420:	617b      	str	r3, [r7, #20]
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	68db      	ldr	r3, [r3, #12]
 8009428:	617b      	str	r3, [r7, #20]
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	689b      	ldr	r3, [r3, #8]
 8009430:	617b      	str	r3, [r7, #20]
 8009432:	697b      	ldr	r3, [r7, #20]
 8009434:	e00b      	b.n	800944e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009436:	2300      	movs	r3, #0
 8009438:	613b      	str	r3, [r7, #16]
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	68db      	ldr	r3, [r3, #12]
 8009440:	613b      	str	r3, [r7, #16]
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	689b      	ldr	r3, [r3, #8]
 8009448:	613b      	str	r3, [r7, #16]
 800944a:	693b      	ldr	r3, [r7, #16]
        return;
 800944c:	e083      	b.n	8009556 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800944e:	69bb      	ldr	r3, [r7, #24]
 8009450:	095b      	lsrs	r3, r3, #5
 8009452:	f003 0301 	and.w	r3, r3, #1
 8009456:	2b00      	cmp	r3, #0
 8009458:	d014      	beq.n	8009484 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800945e:	f043 0201 	orr.w	r2, r3, #1
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009466:	2300      	movs	r3, #0
 8009468:	60fb      	str	r3, [r7, #12]
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	689b      	ldr	r3, [r3, #8]
 8009470:	60fb      	str	r3, [r7, #12]
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	681a      	ldr	r2, [r3, #0]
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009480:	601a      	str	r2, [r3, #0]
 8009482:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8009484:	69bb      	ldr	r3, [r7, #24]
 8009486:	0a1b      	lsrs	r3, r3, #8
 8009488:	f003 0301 	and.w	r3, r3, #1
 800948c:	2b00      	cmp	r3, #0
 800948e:	d00c      	beq.n	80094aa <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009494:	f043 0208 	orr.w	r2, r3, #8
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800949c:	2300      	movs	r3, #0
 800949e:	60bb      	str	r3, [r7, #8]
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	689b      	ldr	r3, [r3, #8]
 80094a6:	60bb      	str	r3, [r7, #8]
 80094a8:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d050      	beq.n	8009554 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	685a      	ldr	r2, [r3, #4]
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80094c0:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	2201      	movs	r2, #1
 80094c6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80094ca:	69fb      	ldr	r3, [r7, #28]
 80094cc:	f003 0302 	and.w	r3, r3, #2
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d104      	bne.n	80094de <HAL_SPI_IRQHandler+0x17e>
 80094d4:	69fb      	ldr	r3, [r7, #28]
 80094d6:	f003 0301 	and.w	r3, r3, #1
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d034      	beq.n	8009548 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	685a      	ldr	r2, [r3, #4]
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	f022 0203 	bic.w	r2, r2, #3
 80094ec:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d011      	beq.n	800951a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80094fa:	4a18      	ldr	r2, [pc, #96]	; (800955c <HAL_SPI_IRQHandler+0x1fc>)
 80094fc:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009502:	4618      	mov	r0, r3
 8009504:	f7f9 ff6e 	bl	80033e4 <HAL_DMA_Abort_IT>
 8009508:	4603      	mov	r3, r0
 800950a:	2b00      	cmp	r3, #0
 800950c:	d005      	beq.n	800951a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009512:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800951e:	2b00      	cmp	r3, #0
 8009520:	d017      	beq.n	8009552 <HAL_SPI_IRQHandler+0x1f2>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009526:	4a0d      	ldr	r2, [pc, #52]	; (800955c <HAL_SPI_IRQHandler+0x1fc>)
 8009528:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800952e:	4618      	mov	r0, r3
 8009530:	f7f9 ff58 	bl	80033e4 <HAL_DMA_Abort_IT>
 8009534:	4603      	mov	r3, r0
 8009536:	2b00      	cmp	r3, #0
 8009538:	d00b      	beq.n	8009552 <HAL_SPI_IRQHandler+0x1f2>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800953e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8009546:	e004      	b.n	8009552 <HAL_SPI_IRQHandler+0x1f2>
      }
      else
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800954c:	6878      	ldr	r0, [r7, #4]
 800954e:	4798      	blx	r3
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009550:	e000      	b.n	8009554 <HAL_SPI_IRQHandler+0x1f4>
        if (hspi->hdmatx != NULL)
 8009552:	bf00      	nop
    return;
 8009554:	bf00      	nop
  }
}
 8009556:	3720      	adds	r7, #32
 8009558:	46bd      	mov	sp, r7
 800955a:	bd80      	pop	{r7, pc}
 800955c:	080095f1 	.word	0x080095f1

08009560 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8009560:	b480      	push	{r7}
 8009562:	b083      	sub	sp, #12
 8009564:	af00      	add	r7, sp, #0
 8009566:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8009568:	bf00      	nop
 800956a:	370c      	adds	r7, #12
 800956c:	46bd      	mov	sp, r7
 800956e:	bc80      	pop	{r7}
 8009570:	4770      	bx	lr

08009572 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8009572:	b480      	push	{r7}
 8009574:	b083      	sub	sp, #12
 8009576:	af00      	add	r7, sp, #0
 8009578:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800957a:	bf00      	nop
 800957c:	370c      	adds	r7, #12
 800957e:	46bd      	mov	sp, r7
 8009580:	bc80      	pop	{r7}
 8009582:	4770      	bx	lr

08009584 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8009584:	b480      	push	{r7}
 8009586:	b083      	sub	sp, #12
 8009588:	af00      	add	r7, sp, #0
 800958a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800958c:	bf00      	nop
 800958e:	370c      	adds	r7, #12
 8009590:	46bd      	mov	sp, r7
 8009592:	bc80      	pop	{r7}
 8009594:	4770      	bx	lr

08009596 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8009596:	b480      	push	{r7}
 8009598:	b083      	sub	sp, #12
 800959a:	af00      	add	r7, sp, #0
 800959c:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800959e:	bf00      	nop
 80095a0:	370c      	adds	r7, #12
 80095a2:	46bd      	mov	sp, r7
 80095a4:	bc80      	pop	{r7}
 80095a6:	4770      	bx	lr

080095a8 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80095a8:	b480      	push	{r7}
 80095aa:	b083      	sub	sp, #12
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80095b0:	bf00      	nop
 80095b2:	370c      	adds	r7, #12
 80095b4:	46bd      	mov	sp, r7
 80095b6:	bc80      	pop	{r7}
 80095b8:	4770      	bx	lr

080095ba <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80095ba:	b480      	push	{r7}
 80095bc:	b083      	sub	sp, #12
 80095be:	af00      	add	r7, sp, #0
 80095c0:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 80095c2:	bf00      	nop
 80095c4:	370c      	adds	r7, #12
 80095c6:	46bd      	mov	sp, r7
 80095c8:	bc80      	pop	{r7}
 80095ca:	4770      	bx	lr

080095cc <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80095cc:	b480      	push	{r7}
 80095ce:	b083      	sub	sp, #12
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80095d4:	bf00      	nop
 80095d6:	370c      	adds	r7, #12
 80095d8:	46bd      	mov	sp, r7
 80095da:	bc80      	pop	{r7}
 80095dc:	4770      	bx	lr

080095de <HAL_SPI_AbortCpltCallback>:
  * @brief  SPI Abort Complete callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi)
{
 80095de:	b480      	push	{r7}
 80095e0:	b083      	sub	sp, #12
 80095e2:	af00      	add	r7, sp, #0
 80095e4:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_AbortCpltCallback can be implemented in the user file.
   */
}
 80095e6:	bf00      	nop
 80095e8:	370c      	adds	r7, #12
 80095ea:	46bd      	mov	sp, r7
 80095ec:	bc80      	pop	{r7}
 80095ee:	4770      	bx	lr

080095f0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80095f0:	b580      	push	{r7, lr}
 80095f2:	b084      	sub	sp, #16
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095fc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	2200      	movs	r2, #0
 8009602:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	2200      	movs	r2, #0
 800960a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009610:	68f8      	ldr	r0, [r7, #12]
 8009612:	4798      	blx	r3
#else
  HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009614:	bf00      	nop
 8009616:	3710      	adds	r7, #16
 8009618:	46bd      	mov	sp, r7
 800961a:	bd80      	pop	{r7, pc}

0800961c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800961c:	b580      	push	{r7, lr}
 800961e:	b082      	sub	sp, #8
 8009620:	af00      	add	r7, sp, #0
 8009622:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	2b00      	cmp	r3, #0
 8009628:	d101      	bne.n	800962e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800962a:	2301      	movs	r3, #1
 800962c:	e040      	b.n	80096b0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009632:	2b00      	cmp	r3, #0
 8009634:	d106      	bne.n	8009644 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	2200      	movs	r2, #0
 800963a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800963e:	6878      	ldr	r0, [r7, #4]
 8009640:	f7fd ffd2 	bl	80075e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	2224      	movs	r2, #36	; 0x24
 8009648:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	681a      	ldr	r2, [r3, #0]
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	f022 0201 	bic.w	r2, r2, #1
 8009658:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800965a:	6878      	ldr	r0, [r7, #4]
 800965c:	f000 fbbc 	bl	8009dd8 <UART_SetConfig>
 8009660:	4603      	mov	r3, r0
 8009662:	2b01      	cmp	r3, #1
 8009664:	d101      	bne.n	800966a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8009666:	2301      	movs	r3, #1
 8009668:	e022      	b.n	80096b0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800966e:	2b00      	cmp	r3, #0
 8009670:	d002      	beq.n	8009678 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8009672:	6878      	ldr	r0, [r7, #4]
 8009674:	f000 fd86 	bl	800a184 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	685a      	ldr	r2, [r3, #4]
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009686:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	689a      	ldr	r2, [r3, #8]
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009696:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	681a      	ldr	r2, [r3, #0]
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	f042 0201 	orr.w	r2, r2, #1
 80096a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80096a8:	6878      	ldr	r0, [r7, #4]
 80096aa:	f000 fe0c 	bl	800a2c6 <UART_CheckIdleState>
 80096ae:	4603      	mov	r3, r0
}
 80096b0:	4618      	mov	r0, r3
 80096b2:	3708      	adds	r7, #8
 80096b4:	46bd      	mov	sp, r7
 80096b6:	bd80      	pop	{r7, pc}

080096b8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80096b8:	b580      	push	{r7, lr}
 80096ba:	b08a      	sub	sp, #40	; 0x28
 80096bc:	af02      	add	r7, sp, #8
 80096be:	60f8      	str	r0, [r7, #12]
 80096c0:	60b9      	str	r1, [r7, #8]
 80096c2:	603b      	str	r3, [r7, #0]
 80096c4:	4613      	mov	r3, r2
 80096c6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80096cc:	2b20      	cmp	r3, #32
 80096ce:	f040 8082 	bne.w	80097d6 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80096d2:	68bb      	ldr	r3, [r7, #8]
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d002      	beq.n	80096de <HAL_UART_Transmit+0x26>
 80096d8:	88fb      	ldrh	r3, [r7, #6]
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d101      	bne.n	80096e2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80096de:	2301      	movs	r3, #1
 80096e0:	e07a      	b.n	80097d8 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80096e8:	2b01      	cmp	r3, #1
 80096ea:	d101      	bne.n	80096f0 <HAL_UART_Transmit+0x38>
 80096ec:	2302      	movs	r3, #2
 80096ee:	e073      	b.n	80097d8 <HAL_UART_Transmit+0x120>
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	2201      	movs	r2, #1
 80096f4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	2200      	movs	r2, #0
 80096fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	2221      	movs	r2, #33	; 0x21
 8009704:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009706:	f7fd fc97 	bl	8007038 <HAL_GetTick>
 800970a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	88fa      	ldrh	r2, [r7, #6]
 8009710:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	88fa      	ldrh	r2, [r7, #6]
 8009718:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	689b      	ldr	r3, [r3, #8]
 8009720:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009724:	d108      	bne.n	8009738 <HAL_UART_Transmit+0x80>
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	691b      	ldr	r3, [r3, #16]
 800972a:	2b00      	cmp	r3, #0
 800972c:	d104      	bne.n	8009738 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800972e:	2300      	movs	r3, #0
 8009730:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009732:	68bb      	ldr	r3, [r7, #8]
 8009734:	61bb      	str	r3, [r7, #24]
 8009736:	e003      	b.n	8009740 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8009738:	68bb      	ldr	r3, [r7, #8]
 800973a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800973c:	2300      	movs	r3, #0
 800973e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	2200      	movs	r2, #0
 8009744:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8009748:	e02d      	b.n	80097a6 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800974a:	683b      	ldr	r3, [r7, #0]
 800974c:	9300      	str	r3, [sp, #0]
 800974e:	697b      	ldr	r3, [r7, #20]
 8009750:	2200      	movs	r2, #0
 8009752:	2180      	movs	r1, #128	; 0x80
 8009754:	68f8      	ldr	r0, [r7, #12]
 8009756:	f000 fdff 	bl	800a358 <UART_WaitOnFlagUntilTimeout>
 800975a:	4603      	mov	r3, r0
 800975c:	2b00      	cmp	r3, #0
 800975e:	d001      	beq.n	8009764 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8009760:	2303      	movs	r3, #3
 8009762:	e039      	b.n	80097d8 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8009764:	69fb      	ldr	r3, [r7, #28]
 8009766:	2b00      	cmp	r3, #0
 8009768:	d10b      	bne.n	8009782 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800976a:	69bb      	ldr	r3, [r7, #24]
 800976c:	881a      	ldrh	r2, [r3, #0]
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009776:	b292      	uxth	r2, r2
 8009778:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800977a:	69bb      	ldr	r3, [r7, #24]
 800977c:	3302      	adds	r3, #2
 800977e:	61bb      	str	r3, [r7, #24]
 8009780:	e008      	b.n	8009794 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009782:	69fb      	ldr	r3, [r7, #28]
 8009784:	781a      	ldrb	r2, [r3, #0]
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	b292      	uxth	r2, r2
 800978c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800978e:	69fb      	ldr	r3, [r7, #28]
 8009790:	3301      	adds	r3, #1
 8009792:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800979a:	b29b      	uxth	r3, r3
 800979c:	3b01      	subs	r3, #1
 800979e:	b29a      	uxth	r2, r3
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80097ac:	b29b      	uxth	r3, r3
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d1cb      	bne.n	800974a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80097b2:	683b      	ldr	r3, [r7, #0]
 80097b4:	9300      	str	r3, [sp, #0]
 80097b6:	697b      	ldr	r3, [r7, #20]
 80097b8:	2200      	movs	r2, #0
 80097ba:	2140      	movs	r1, #64	; 0x40
 80097bc:	68f8      	ldr	r0, [r7, #12]
 80097be:	f000 fdcb 	bl	800a358 <UART_WaitOnFlagUntilTimeout>
 80097c2:	4603      	mov	r3, r0
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d001      	beq.n	80097cc <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80097c8:	2303      	movs	r3, #3
 80097ca:	e005      	b.n	80097d8 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	2220      	movs	r2, #32
 80097d0:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80097d2:	2300      	movs	r3, #0
 80097d4:	e000      	b.n	80097d8 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80097d6:	2302      	movs	r3, #2
  }
}
 80097d8:	4618      	mov	r0, r3
 80097da:	3720      	adds	r7, #32
 80097dc:	46bd      	mov	sp, r7
 80097de:	bd80      	pop	{r7, pc}

080097e0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80097e0:	b580      	push	{r7, lr}
 80097e2:	b0ba      	sub	sp, #232	; 0xe8
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	69db      	ldr	r3, [r3, #28]
 80097ee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	689b      	ldr	r3, [r3, #8]
 8009802:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009806:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800980a:	f640 030f 	movw	r3, #2063	; 0x80f
 800980e:	4013      	ands	r3, r2
 8009810:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8009814:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009818:	2b00      	cmp	r3, #0
 800981a:	d115      	bne.n	8009848 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800981c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009820:	f003 0320 	and.w	r3, r3, #32
 8009824:	2b00      	cmp	r3, #0
 8009826:	d00f      	beq.n	8009848 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009828:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800982c:	f003 0320 	and.w	r3, r3, #32
 8009830:	2b00      	cmp	r3, #0
 8009832:	d009      	beq.n	8009848 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009838:	2b00      	cmp	r3, #0
 800983a:	f000 82a3 	beq.w	8009d84 <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009842:	6878      	ldr	r0, [r7, #4]
 8009844:	4798      	blx	r3
      }
      return;
 8009846:	e29d      	b.n	8009d84 <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009848:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800984c:	2b00      	cmp	r3, #0
 800984e:	f000 8117 	beq.w	8009a80 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8009852:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009856:	f003 0301 	and.w	r3, r3, #1
 800985a:	2b00      	cmp	r3, #0
 800985c:	d106      	bne.n	800986c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800985e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8009862:	4b85      	ldr	r3, [pc, #532]	; (8009a78 <HAL_UART_IRQHandler+0x298>)
 8009864:	4013      	ands	r3, r2
 8009866:	2b00      	cmp	r3, #0
 8009868:	f000 810a 	beq.w	8009a80 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800986c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009870:	f003 0301 	and.w	r3, r3, #1
 8009874:	2b00      	cmp	r3, #0
 8009876:	d011      	beq.n	800989c <HAL_UART_IRQHandler+0xbc>
 8009878:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800987c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009880:	2b00      	cmp	r3, #0
 8009882:	d00b      	beq.n	800989c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	2201      	movs	r2, #1
 800988a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009892:	f043 0201 	orr.w	r2, r3, #1
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800989c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80098a0:	f003 0302 	and.w	r3, r3, #2
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d011      	beq.n	80098cc <HAL_UART_IRQHandler+0xec>
 80098a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80098ac:	f003 0301 	and.w	r3, r3, #1
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d00b      	beq.n	80098cc <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	2202      	movs	r2, #2
 80098ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80098c2:	f043 0204 	orr.w	r2, r3, #4
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80098cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80098d0:	f003 0304 	and.w	r3, r3, #4
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d011      	beq.n	80098fc <HAL_UART_IRQHandler+0x11c>
 80098d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80098dc:	f003 0301 	and.w	r3, r3, #1
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d00b      	beq.n	80098fc <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	2204      	movs	r2, #4
 80098ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80098f2:	f043 0202 	orr.w	r2, r3, #2
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80098fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009900:	f003 0308 	and.w	r3, r3, #8
 8009904:	2b00      	cmp	r3, #0
 8009906:	d017      	beq.n	8009938 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009908:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800990c:	f003 0320 	and.w	r3, r3, #32
 8009910:	2b00      	cmp	r3, #0
 8009912:	d105      	bne.n	8009920 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8009914:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009918:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800991c:	2b00      	cmp	r3, #0
 800991e:	d00b      	beq.n	8009938 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	2208      	movs	r2, #8
 8009926:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800992e:	f043 0208 	orr.w	r2, r3, #8
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009938:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800993c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009940:	2b00      	cmp	r3, #0
 8009942:	d012      	beq.n	800996a <HAL_UART_IRQHandler+0x18a>
 8009944:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009948:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800994c:	2b00      	cmp	r3, #0
 800994e:	d00c      	beq.n	800996a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009958:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009960:	f043 0220 	orr.w	r2, r3, #32
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009970:	2b00      	cmp	r3, #0
 8009972:	f000 8209 	beq.w	8009d88 <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8009976:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800997a:	f003 0320 	and.w	r3, r3, #32
 800997e:	2b00      	cmp	r3, #0
 8009980:	d00d      	beq.n	800999e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009982:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009986:	f003 0320 	and.w	r3, r3, #32
 800998a:	2b00      	cmp	r3, #0
 800998c:	d007      	beq.n	800999e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009992:	2b00      	cmp	r3, #0
 8009994:	d003      	beq.n	800999e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800999a:	6878      	ldr	r0, [r7, #4]
 800999c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80099a4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	689b      	ldr	r3, [r3, #8]
 80099ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099b2:	2b40      	cmp	r3, #64	; 0x40
 80099b4:	d005      	beq.n	80099c2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80099b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80099ba:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d04f      	beq.n	8009a62 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80099c2:	6878      	ldr	r0, [r7, #4]
 80099c4:	f000 fd8c 	bl	800a4e0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	689b      	ldr	r3, [r3, #8]
 80099ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099d2:	2b40      	cmp	r3, #64	; 0x40
 80099d4:	d141      	bne.n	8009a5a <HAL_UART_IRQHandler+0x27a>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	3308      	adds	r3, #8
 80099dc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80099e4:	e853 3f00 	ldrex	r3, [r3]
 80099e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80099ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80099f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80099f4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	3308      	adds	r3, #8
 80099fe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009a02:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009a06:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a0a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009a0e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009a12:	e841 2300 	strex	r3, r2, [r1]
 8009a16:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009a1a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d1d9      	bne.n	80099d6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d013      	beq.n	8009a52 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a2e:	4a13      	ldr	r2, [pc, #76]	; (8009a7c <HAL_UART_IRQHandler+0x29c>)
 8009a30:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a36:	4618      	mov	r0, r3
 8009a38:	f7f9 fcd4 	bl	80033e4 <HAL_DMA_Abort_IT>
 8009a3c:	4603      	mov	r3, r0
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d017      	beq.n	8009a72 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a48:	687a      	ldr	r2, [r7, #4]
 8009a4a:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8009a4c:	4610      	mov	r0, r2
 8009a4e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a50:	e00f      	b.n	8009a72 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009a52:	6878      	ldr	r0, [r7, #4]
 8009a54:	f000 f9ab 	bl	8009dae <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a58:	e00b      	b.n	8009a72 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009a5a:	6878      	ldr	r0, [r7, #4]
 8009a5c:	f000 f9a7 	bl	8009dae <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a60:	e007      	b.n	8009a72 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009a62:	6878      	ldr	r0, [r7, #4]
 8009a64:	f000 f9a3 	bl	8009dae <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8009a70:	e18a      	b.n	8009d88 <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a72:	bf00      	nop
    return;
 8009a74:	e188      	b.n	8009d88 <HAL_UART_IRQHandler+0x5a8>
 8009a76:	bf00      	nop
 8009a78:	04000120 	.word	0x04000120
 8009a7c:	0800a5a5 	.word	0x0800a5a5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009a84:	2b01      	cmp	r3, #1
 8009a86:	f040 8143 	bne.w	8009d10 <HAL_UART_IRQHandler+0x530>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009a8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a8e:	f003 0310 	and.w	r3, r3, #16
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	f000 813c 	beq.w	8009d10 <HAL_UART_IRQHandler+0x530>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009a98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009a9c:	f003 0310 	and.w	r3, r3, #16
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	f000 8135 	beq.w	8009d10 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	2210      	movs	r2, #16
 8009aac:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	689b      	ldr	r3, [r3, #8]
 8009ab4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ab8:	2b40      	cmp	r3, #64	; 0x40
 8009aba:	f040 80b1 	bne.w	8009c20 <HAL_UART_IRQHandler+0x440>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	685b      	ldr	r3, [r3, #4]
 8009ac6:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009aca:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	f000 815c 	beq.w	8009d8c <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8009ada:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009ade:	429a      	cmp	r2, r3
 8009ae0:	f080 8154 	bcs.w	8009d8c <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009aea:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009af2:	699b      	ldr	r3, [r3, #24]
 8009af4:	2b20      	cmp	r3, #32
 8009af6:	f000 8085 	beq.w	8009c04 <HAL_UART_IRQHandler+0x424>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b02:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009b06:	e853 3f00 	ldrex	r3, [r3]
 8009b0a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009b0e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009b12:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009b16:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	461a      	mov	r2, r3
 8009b20:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009b24:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8009b28:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b2c:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009b30:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009b34:	e841 2300 	strex	r3, r2, [r1]
 8009b38:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009b3c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d1da      	bne.n	8009afa <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	3308      	adds	r3, #8
 8009b4a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b4c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009b4e:	e853 3f00 	ldrex	r3, [r3]
 8009b52:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009b54:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009b56:	f023 0301 	bic.w	r3, r3, #1
 8009b5a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	3308      	adds	r3, #8
 8009b64:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009b68:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009b6c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b6e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009b70:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009b74:	e841 2300 	strex	r3, r2, [r1]
 8009b78:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009b7a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d1e1      	bne.n	8009b44 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	3308      	adds	r3, #8
 8009b86:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b88:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009b8a:	e853 3f00 	ldrex	r3, [r3]
 8009b8e:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009b90:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009b92:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009b96:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	3308      	adds	r3, #8
 8009ba0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009ba4:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009ba6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ba8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009baa:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009bac:	e841 2300 	strex	r3, r2, [r1]
 8009bb0:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009bb2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d1e3      	bne.n	8009b80 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	2220      	movs	r2, #32
 8009bbc:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	2200      	movs	r2, #0
 8009bc2:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009bcc:	e853 3f00 	ldrex	r3, [r3]
 8009bd0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009bd2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009bd4:	f023 0310 	bic.w	r3, r3, #16
 8009bd8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	461a      	mov	r2, r3
 8009be2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009be6:	65bb      	str	r3, [r7, #88]	; 0x58
 8009be8:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bea:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009bec:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009bee:	e841 2300 	strex	r3, r2, [r1]
 8009bf2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009bf4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d1e4      	bne.n	8009bc4 <HAL_UART_IRQHandler+0x3e4>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009bfe:	4618      	mov	r0, r3
 8009c00:	f7f9 fbb8 	bl	8003374 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009c10:	b29b      	uxth	r3, r3
 8009c12:	1ad3      	subs	r3, r2, r3
 8009c14:	b29b      	uxth	r3, r3
 8009c16:	4619      	mov	r1, r3
 8009c18:	6878      	ldr	r0, [r7, #4]
 8009c1a:	f000 f8d1 	bl	8009dc0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009c1e:	e0b5      	b.n	8009d8c <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009c2c:	b29b      	uxth	r3, r3
 8009c2e:	1ad3      	subs	r3, r2, r3
 8009c30:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009c3a:	b29b      	uxth	r3, r3
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	f000 80a7 	beq.w	8009d90 <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 8009c42:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	f000 80a2 	beq.w	8009d90 <HAL_UART_IRQHandler+0x5b0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c54:	e853 3f00 	ldrex	r3, [r3]
 8009c58:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009c5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009c5c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009c60:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	461a      	mov	r2, r3
 8009c6a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009c6e:	647b      	str	r3, [r7, #68]	; 0x44
 8009c70:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c72:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009c74:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009c76:	e841 2300 	strex	r3, r2, [r1]
 8009c7a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009c7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d1e4      	bne.n	8009c4c <HAL_UART_IRQHandler+0x46c>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	3308      	adds	r3, #8
 8009c88:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c8c:	e853 3f00 	ldrex	r3, [r3]
 8009c90:	623b      	str	r3, [r7, #32]
   return(result);
 8009c92:	6a3b      	ldr	r3, [r7, #32]
 8009c94:	f023 0301 	bic.w	r3, r3, #1
 8009c98:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	3308      	adds	r3, #8
 8009ca2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009ca6:	633a      	str	r2, [r7, #48]	; 0x30
 8009ca8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009caa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009cac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009cae:	e841 2300 	strex	r3, r2, [r1]
 8009cb2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009cb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d1e3      	bne.n	8009c82 <HAL_UART_IRQHandler+0x4a2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	2220      	movs	r2, #32
 8009cbe:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	2200      	movs	r2, #0
 8009cc4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	2200      	movs	r2, #0
 8009cca:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cd2:	693b      	ldr	r3, [r7, #16]
 8009cd4:	e853 3f00 	ldrex	r3, [r3]
 8009cd8:	60fb      	str	r3, [r7, #12]
   return(result);
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	f023 0310 	bic.w	r3, r3, #16
 8009ce0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	461a      	mov	r2, r3
 8009cea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8009cee:	61fb      	str	r3, [r7, #28]
 8009cf0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cf2:	69b9      	ldr	r1, [r7, #24]
 8009cf4:	69fa      	ldr	r2, [r7, #28]
 8009cf6:	e841 2300 	strex	r3, r2, [r1]
 8009cfa:	617b      	str	r3, [r7, #20]
   return(result);
 8009cfc:	697b      	ldr	r3, [r7, #20]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d1e4      	bne.n	8009ccc <HAL_UART_IRQHandler+0x4ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009d02:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009d06:	4619      	mov	r1, r3
 8009d08:	6878      	ldr	r0, [r7, #4]
 8009d0a:	f000 f859 	bl	8009dc0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009d0e:	e03f      	b.n	8009d90 <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009d10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009d14:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d00e      	beq.n	8009d3a <HAL_UART_IRQHandler+0x55a>
 8009d1c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009d20:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d008      	beq.n	8009d3a <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8009d30:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009d32:	6878      	ldr	r0, [r7, #4]
 8009d34:	f000 fc76 	bl	800a624 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009d38:	e02d      	b.n	8009d96 <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8009d3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009d3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d00e      	beq.n	8009d64 <HAL_UART_IRQHandler+0x584>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8009d46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009d4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d008      	beq.n	8009d64 <HAL_UART_IRQHandler+0x584>
  {
    if (huart->TxISR != NULL)
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d01c      	beq.n	8009d94 <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009d5e:	6878      	ldr	r0, [r7, #4]
 8009d60:	4798      	blx	r3
    }
    return;
 8009d62:	e017      	b.n	8009d94 <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009d64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009d68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d012      	beq.n	8009d96 <HAL_UART_IRQHandler+0x5b6>
 8009d70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009d74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d00c      	beq.n	8009d96 <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 8009d7c:	6878      	ldr	r0, [r7, #4]
 8009d7e:	f000 fc27 	bl	800a5d0 <UART_EndTransmit_IT>
    return;
 8009d82:	e008      	b.n	8009d96 <HAL_UART_IRQHandler+0x5b6>
      return;
 8009d84:	bf00      	nop
 8009d86:	e006      	b.n	8009d96 <HAL_UART_IRQHandler+0x5b6>
    return;
 8009d88:	bf00      	nop
 8009d8a:	e004      	b.n	8009d96 <HAL_UART_IRQHandler+0x5b6>
      return;
 8009d8c:	bf00      	nop
 8009d8e:	e002      	b.n	8009d96 <HAL_UART_IRQHandler+0x5b6>
      return;
 8009d90:	bf00      	nop
 8009d92:	e000      	b.n	8009d96 <HAL_UART_IRQHandler+0x5b6>
    return;
 8009d94:	bf00      	nop
  }

}
 8009d96:	37e8      	adds	r7, #232	; 0xe8
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	bd80      	pop	{r7, pc}

08009d9c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009d9c:	b480      	push	{r7}
 8009d9e:	b083      	sub	sp, #12
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009da4:	bf00      	nop
 8009da6:	370c      	adds	r7, #12
 8009da8:	46bd      	mov	sp, r7
 8009daa:	bc80      	pop	{r7}
 8009dac:	4770      	bx	lr

08009dae <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009dae:	b480      	push	{r7}
 8009db0:	b083      	sub	sp, #12
 8009db2:	af00      	add	r7, sp, #0
 8009db4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009db6:	bf00      	nop
 8009db8:	370c      	adds	r7, #12
 8009dba:	46bd      	mov	sp, r7
 8009dbc:	bc80      	pop	{r7}
 8009dbe:	4770      	bx	lr

08009dc0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009dc0:	b480      	push	{r7}
 8009dc2:	b083      	sub	sp, #12
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	6078      	str	r0, [r7, #4]
 8009dc8:	460b      	mov	r3, r1
 8009dca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009dcc:	bf00      	nop
 8009dce:	370c      	adds	r7, #12
 8009dd0:	46bd      	mov	sp, r7
 8009dd2:	bc80      	pop	{r7}
 8009dd4:	4770      	bx	lr
	...

08009dd8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009dd8:	b580      	push	{r7, lr}
 8009dda:	b088      	sub	sp, #32
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009de0:	2300      	movs	r3, #0
 8009de2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	689a      	ldr	r2, [r3, #8]
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	691b      	ldr	r3, [r3, #16]
 8009dec:	431a      	orrs	r2, r3
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	695b      	ldr	r3, [r3, #20]
 8009df2:	431a      	orrs	r2, r3
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	69db      	ldr	r3, [r3, #28]
 8009df8:	4313      	orrs	r3, r2
 8009dfa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	681a      	ldr	r2, [r3, #0]
 8009e02:	4b92      	ldr	r3, [pc, #584]	; (800a04c <UART_SetConfig+0x274>)
 8009e04:	4013      	ands	r3, r2
 8009e06:	687a      	ldr	r2, [r7, #4]
 8009e08:	6812      	ldr	r2, [r2, #0]
 8009e0a:	6979      	ldr	r1, [r7, #20]
 8009e0c:	430b      	orrs	r3, r1
 8009e0e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	685b      	ldr	r3, [r3, #4]
 8009e16:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	68da      	ldr	r2, [r3, #12]
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	430a      	orrs	r2, r1
 8009e24:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	699b      	ldr	r3, [r3, #24]
 8009e2a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	6a1b      	ldr	r3, [r3, #32]
 8009e30:	697a      	ldr	r2, [r7, #20]
 8009e32:	4313      	orrs	r3, r2
 8009e34:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	689b      	ldr	r3, [r3, #8]
 8009e3c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	697a      	ldr	r2, [r7, #20]
 8009e46:	430a      	orrs	r2, r1
 8009e48:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	4a80      	ldr	r2, [pc, #512]	; (800a050 <UART_SetConfig+0x278>)
 8009e50:	4293      	cmp	r3, r2
 8009e52:	d120      	bne.n	8009e96 <UART_SetConfig+0xbe>
 8009e54:	4b7f      	ldr	r3, [pc, #508]	; (800a054 <UART_SetConfig+0x27c>)
 8009e56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e58:	f003 0303 	and.w	r3, r3, #3
 8009e5c:	2b03      	cmp	r3, #3
 8009e5e:	d817      	bhi.n	8009e90 <UART_SetConfig+0xb8>
 8009e60:	a201      	add	r2, pc, #4	; (adr r2, 8009e68 <UART_SetConfig+0x90>)
 8009e62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e66:	bf00      	nop
 8009e68:	08009e79 	.word	0x08009e79
 8009e6c:	08009e85 	.word	0x08009e85
 8009e70:	08009e8b 	.word	0x08009e8b
 8009e74:	08009e7f 	.word	0x08009e7f
 8009e78:	2301      	movs	r3, #1
 8009e7a:	77fb      	strb	r3, [r7, #31]
 8009e7c:	e0b5      	b.n	8009fea <UART_SetConfig+0x212>
 8009e7e:	2302      	movs	r3, #2
 8009e80:	77fb      	strb	r3, [r7, #31]
 8009e82:	e0b2      	b.n	8009fea <UART_SetConfig+0x212>
 8009e84:	2304      	movs	r3, #4
 8009e86:	77fb      	strb	r3, [r7, #31]
 8009e88:	e0af      	b.n	8009fea <UART_SetConfig+0x212>
 8009e8a:	2308      	movs	r3, #8
 8009e8c:	77fb      	strb	r3, [r7, #31]
 8009e8e:	e0ac      	b.n	8009fea <UART_SetConfig+0x212>
 8009e90:	2310      	movs	r3, #16
 8009e92:	77fb      	strb	r3, [r7, #31]
 8009e94:	e0a9      	b.n	8009fea <UART_SetConfig+0x212>
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	4a6f      	ldr	r2, [pc, #444]	; (800a058 <UART_SetConfig+0x280>)
 8009e9c:	4293      	cmp	r3, r2
 8009e9e:	d124      	bne.n	8009eea <UART_SetConfig+0x112>
 8009ea0:	4b6c      	ldr	r3, [pc, #432]	; (800a054 <UART_SetConfig+0x27c>)
 8009ea2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ea4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8009ea8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8009eac:	d011      	beq.n	8009ed2 <UART_SetConfig+0xfa>
 8009eae:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8009eb2:	d817      	bhi.n	8009ee4 <UART_SetConfig+0x10c>
 8009eb4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009eb8:	d011      	beq.n	8009ede <UART_SetConfig+0x106>
 8009eba:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009ebe:	d811      	bhi.n	8009ee4 <UART_SetConfig+0x10c>
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d003      	beq.n	8009ecc <UART_SetConfig+0xf4>
 8009ec4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009ec8:	d006      	beq.n	8009ed8 <UART_SetConfig+0x100>
 8009eca:	e00b      	b.n	8009ee4 <UART_SetConfig+0x10c>
 8009ecc:	2300      	movs	r3, #0
 8009ece:	77fb      	strb	r3, [r7, #31]
 8009ed0:	e08b      	b.n	8009fea <UART_SetConfig+0x212>
 8009ed2:	2302      	movs	r3, #2
 8009ed4:	77fb      	strb	r3, [r7, #31]
 8009ed6:	e088      	b.n	8009fea <UART_SetConfig+0x212>
 8009ed8:	2304      	movs	r3, #4
 8009eda:	77fb      	strb	r3, [r7, #31]
 8009edc:	e085      	b.n	8009fea <UART_SetConfig+0x212>
 8009ede:	2308      	movs	r3, #8
 8009ee0:	77fb      	strb	r3, [r7, #31]
 8009ee2:	e082      	b.n	8009fea <UART_SetConfig+0x212>
 8009ee4:	2310      	movs	r3, #16
 8009ee6:	77fb      	strb	r3, [r7, #31]
 8009ee8:	e07f      	b.n	8009fea <UART_SetConfig+0x212>
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	4a5b      	ldr	r2, [pc, #364]	; (800a05c <UART_SetConfig+0x284>)
 8009ef0:	4293      	cmp	r3, r2
 8009ef2:	d124      	bne.n	8009f3e <UART_SetConfig+0x166>
 8009ef4:	4b57      	ldr	r3, [pc, #348]	; (800a054 <UART_SetConfig+0x27c>)
 8009ef6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ef8:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8009efc:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8009f00:	d011      	beq.n	8009f26 <UART_SetConfig+0x14e>
 8009f02:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8009f06:	d817      	bhi.n	8009f38 <UART_SetConfig+0x160>
 8009f08:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8009f0c:	d011      	beq.n	8009f32 <UART_SetConfig+0x15a>
 8009f0e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8009f12:	d811      	bhi.n	8009f38 <UART_SetConfig+0x160>
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d003      	beq.n	8009f20 <UART_SetConfig+0x148>
 8009f18:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009f1c:	d006      	beq.n	8009f2c <UART_SetConfig+0x154>
 8009f1e:	e00b      	b.n	8009f38 <UART_SetConfig+0x160>
 8009f20:	2300      	movs	r3, #0
 8009f22:	77fb      	strb	r3, [r7, #31]
 8009f24:	e061      	b.n	8009fea <UART_SetConfig+0x212>
 8009f26:	2302      	movs	r3, #2
 8009f28:	77fb      	strb	r3, [r7, #31]
 8009f2a:	e05e      	b.n	8009fea <UART_SetConfig+0x212>
 8009f2c:	2304      	movs	r3, #4
 8009f2e:	77fb      	strb	r3, [r7, #31]
 8009f30:	e05b      	b.n	8009fea <UART_SetConfig+0x212>
 8009f32:	2308      	movs	r3, #8
 8009f34:	77fb      	strb	r3, [r7, #31]
 8009f36:	e058      	b.n	8009fea <UART_SetConfig+0x212>
 8009f38:	2310      	movs	r3, #16
 8009f3a:	77fb      	strb	r3, [r7, #31]
 8009f3c:	e055      	b.n	8009fea <UART_SetConfig+0x212>
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	4a47      	ldr	r2, [pc, #284]	; (800a060 <UART_SetConfig+0x288>)
 8009f44:	4293      	cmp	r3, r2
 8009f46:	d124      	bne.n	8009f92 <UART_SetConfig+0x1ba>
 8009f48:	4b42      	ldr	r3, [pc, #264]	; (800a054 <UART_SetConfig+0x27c>)
 8009f4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f4c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8009f50:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8009f54:	d011      	beq.n	8009f7a <UART_SetConfig+0x1a2>
 8009f56:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8009f5a:	d817      	bhi.n	8009f8c <UART_SetConfig+0x1b4>
 8009f5c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009f60:	d011      	beq.n	8009f86 <UART_SetConfig+0x1ae>
 8009f62:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009f66:	d811      	bhi.n	8009f8c <UART_SetConfig+0x1b4>
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d003      	beq.n	8009f74 <UART_SetConfig+0x19c>
 8009f6c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009f70:	d006      	beq.n	8009f80 <UART_SetConfig+0x1a8>
 8009f72:	e00b      	b.n	8009f8c <UART_SetConfig+0x1b4>
 8009f74:	2300      	movs	r3, #0
 8009f76:	77fb      	strb	r3, [r7, #31]
 8009f78:	e037      	b.n	8009fea <UART_SetConfig+0x212>
 8009f7a:	2302      	movs	r3, #2
 8009f7c:	77fb      	strb	r3, [r7, #31]
 8009f7e:	e034      	b.n	8009fea <UART_SetConfig+0x212>
 8009f80:	2304      	movs	r3, #4
 8009f82:	77fb      	strb	r3, [r7, #31]
 8009f84:	e031      	b.n	8009fea <UART_SetConfig+0x212>
 8009f86:	2308      	movs	r3, #8
 8009f88:	77fb      	strb	r3, [r7, #31]
 8009f8a:	e02e      	b.n	8009fea <UART_SetConfig+0x212>
 8009f8c:	2310      	movs	r3, #16
 8009f8e:	77fb      	strb	r3, [r7, #31]
 8009f90:	e02b      	b.n	8009fea <UART_SetConfig+0x212>
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	4a33      	ldr	r2, [pc, #204]	; (800a064 <UART_SetConfig+0x28c>)
 8009f98:	4293      	cmp	r3, r2
 8009f9a:	d124      	bne.n	8009fe6 <UART_SetConfig+0x20e>
 8009f9c:	4b2d      	ldr	r3, [pc, #180]	; (800a054 <UART_SetConfig+0x27c>)
 8009f9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fa0:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8009fa4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8009fa8:	d011      	beq.n	8009fce <UART_SetConfig+0x1f6>
 8009faa:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8009fae:	d817      	bhi.n	8009fe0 <UART_SetConfig+0x208>
 8009fb0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009fb4:	d011      	beq.n	8009fda <UART_SetConfig+0x202>
 8009fb6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009fba:	d811      	bhi.n	8009fe0 <UART_SetConfig+0x208>
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d003      	beq.n	8009fc8 <UART_SetConfig+0x1f0>
 8009fc0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009fc4:	d006      	beq.n	8009fd4 <UART_SetConfig+0x1fc>
 8009fc6:	e00b      	b.n	8009fe0 <UART_SetConfig+0x208>
 8009fc8:	2300      	movs	r3, #0
 8009fca:	77fb      	strb	r3, [r7, #31]
 8009fcc:	e00d      	b.n	8009fea <UART_SetConfig+0x212>
 8009fce:	2302      	movs	r3, #2
 8009fd0:	77fb      	strb	r3, [r7, #31]
 8009fd2:	e00a      	b.n	8009fea <UART_SetConfig+0x212>
 8009fd4:	2304      	movs	r3, #4
 8009fd6:	77fb      	strb	r3, [r7, #31]
 8009fd8:	e007      	b.n	8009fea <UART_SetConfig+0x212>
 8009fda:	2308      	movs	r3, #8
 8009fdc:	77fb      	strb	r3, [r7, #31]
 8009fde:	e004      	b.n	8009fea <UART_SetConfig+0x212>
 8009fe0:	2310      	movs	r3, #16
 8009fe2:	77fb      	strb	r3, [r7, #31]
 8009fe4:	e001      	b.n	8009fea <UART_SetConfig+0x212>
 8009fe6:	2310      	movs	r3, #16
 8009fe8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	69db      	ldr	r3, [r3, #28]
 8009fee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009ff2:	d16c      	bne.n	800a0ce <UART_SetConfig+0x2f6>
  {
    switch (clocksource)
 8009ff4:	7ffb      	ldrb	r3, [r7, #31]
 8009ff6:	2b08      	cmp	r3, #8
 8009ff8:	d838      	bhi.n	800a06c <UART_SetConfig+0x294>
 8009ffa:	a201      	add	r2, pc, #4	; (adr r2, 800a000 <UART_SetConfig+0x228>)
 8009ffc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a000:	0800a025 	.word	0x0800a025
 800a004:	0800a02d 	.word	0x0800a02d
 800a008:	0800a035 	.word	0x0800a035
 800a00c:	0800a06d 	.word	0x0800a06d
 800a010:	0800a03b 	.word	0x0800a03b
 800a014:	0800a06d 	.word	0x0800a06d
 800a018:	0800a06d 	.word	0x0800a06d
 800a01c:	0800a06d 	.word	0x0800a06d
 800a020:	0800a043 	.word	0x0800a043
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a024:	f7fe fdae 	bl	8008b84 <HAL_RCC_GetPCLK1Freq>
 800a028:	61b8      	str	r0, [r7, #24]
        break;
 800a02a:	e024      	b.n	800a076 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a02c:	f7fe fdcc 	bl	8008bc8 <HAL_RCC_GetPCLK2Freq>
 800a030:	61b8      	str	r0, [r7, #24]
        break;
 800a032:	e020      	b.n	800a076 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a034:	4b0c      	ldr	r3, [pc, #48]	; (800a068 <UART_SetConfig+0x290>)
 800a036:	61bb      	str	r3, [r7, #24]
        break;
 800a038:	e01d      	b.n	800a076 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a03a:	f7fe fd2f 	bl	8008a9c <HAL_RCC_GetSysClockFreq>
 800a03e:	61b8      	str	r0, [r7, #24]
        break;
 800a040:	e019      	b.n	800a076 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a042:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a046:	61bb      	str	r3, [r7, #24]
        break;
 800a048:	e015      	b.n	800a076 <UART_SetConfig+0x29e>
 800a04a:	bf00      	nop
 800a04c:	efff69f3 	.word	0xefff69f3
 800a050:	40013800 	.word	0x40013800
 800a054:	40021000 	.word	0x40021000
 800a058:	40004400 	.word	0x40004400
 800a05c:	40004800 	.word	0x40004800
 800a060:	40004c00 	.word	0x40004c00
 800a064:	40005000 	.word	0x40005000
 800a068:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 800a06c:	2300      	movs	r3, #0
 800a06e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a070:	2301      	movs	r3, #1
 800a072:	77bb      	strb	r3, [r7, #30]
        break;
 800a074:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a076:	69bb      	ldr	r3, [r7, #24]
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d075      	beq.n	800a168 <UART_SetConfig+0x390>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a07c:	69bb      	ldr	r3, [r7, #24]
 800a07e:	005a      	lsls	r2, r3, #1
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	685b      	ldr	r3, [r3, #4]
 800a084:	085b      	lsrs	r3, r3, #1
 800a086:	441a      	add	r2, r3
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	685b      	ldr	r3, [r3, #4]
 800a08c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a090:	b29b      	uxth	r3, r3
 800a092:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a094:	693b      	ldr	r3, [r7, #16]
 800a096:	2b0f      	cmp	r3, #15
 800a098:	d916      	bls.n	800a0c8 <UART_SetConfig+0x2f0>
 800a09a:	693b      	ldr	r3, [r7, #16]
 800a09c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a0a0:	d212      	bcs.n	800a0c8 <UART_SetConfig+0x2f0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a0a2:	693b      	ldr	r3, [r7, #16]
 800a0a4:	b29b      	uxth	r3, r3
 800a0a6:	f023 030f 	bic.w	r3, r3, #15
 800a0aa:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a0ac:	693b      	ldr	r3, [r7, #16]
 800a0ae:	085b      	lsrs	r3, r3, #1
 800a0b0:	b29b      	uxth	r3, r3
 800a0b2:	f003 0307 	and.w	r3, r3, #7
 800a0b6:	b29a      	uxth	r2, r3
 800a0b8:	89fb      	ldrh	r3, [r7, #14]
 800a0ba:	4313      	orrs	r3, r2
 800a0bc:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	89fa      	ldrh	r2, [r7, #14]
 800a0c4:	60da      	str	r2, [r3, #12]
 800a0c6:	e04f      	b.n	800a168 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 800a0c8:	2301      	movs	r3, #1
 800a0ca:	77bb      	strb	r3, [r7, #30]
 800a0cc:	e04c      	b.n	800a168 <UART_SetConfig+0x390>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a0ce:	7ffb      	ldrb	r3, [r7, #31]
 800a0d0:	2b08      	cmp	r3, #8
 800a0d2:	d828      	bhi.n	800a126 <UART_SetConfig+0x34e>
 800a0d4:	a201      	add	r2, pc, #4	; (adr r2, 800a0dc <UART_SetConfig+0x304>)
 800a0d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0da:	bf00      	nop
 800a0dc:	0800a101 	.word	0x0800a101
 800a0e0:	0800a109 	.word	0x0800a109
 800a0e4:	0800a111 	.word	0x0800a111
 800a0e8:	0800a127 	.word	0x0800a127
 800a0ec:	0800a117 	.word	0x0800a117
 800a0f0:	0800a127 	.word	0x0800a127
 800a0f4:	0800a127 	.word	0x0800a127
 800a0f8:	0800a127 	.word	0x0800a127
 800a0fc:	0800a11f 	.word	0x0800a11f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a100:	f7fe fd40 	bl	8008b84 <HAL_RCC_GetPCLK1Freq>
 800a104:	61b8      	str	r0, [r7, #24]
        break;
 800a106:	e013      	b.n	800a130 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a108:	f7fe fd5e 	bl	8008bc8 <HAL_RCC_GetPCLK2Freq>
 800a10c:	61b8      	str	r0, [r7, #24]
        break;
 800a10e:	e00f      	b.n	800a130 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a110:	4b1b      	ldr	r3, [pc, #108]	; (800a180 <UART_SetConfig+0x3a8>)
 800a112:	61bb      	str	r3, [r7, #24]
        break;
 800a114:	e00c      	b.n	800a130 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a116:	f7fe fcc1 	bl	8008a9c <HAL_RCC_GetSysClockFreq>
 800a11a:	61b8      	str	r0, [r7, #24]
        break;
 800a11c:	e008      	b.n	800a130 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a11e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a122:	61bb      	str	r3, [r7, #24]
        break;
 800a124:	e004      	b.n	800a130 <UART_SetConfig+0x358>
      default:
        pclk = 0U;
 800a126:	2300      	movs	r3, #0
 800a128:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a12a:	2301      	movs	r3, #1
 800a12c:	77bb      	strb	r3, [r7, #30]
        break;
 800a12e:	bf00      	nop
    }

    if (pclk != 0U)
 800a130:	69bb      	ldr	r3, [r7, #24]
 800a132:	2b00      	cmp	r3, #0
 800a134:	d018      	beq.n	800a168 <UART_SetConfig+0x390>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	685b      	ldr	r3, [r3, #4]
 800a13a:	085a      	lsrs	r2, r3, #1
 800a13c:	69bb      	ldr	r3, [r7, #24]
 800a13e:	441a      	add	r2, r3
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	685b      	ldr	r3, [r3, #4]
 800a144:	fbb2 f3f3 	udiv	r3, r2, r3
 800a148:	b29b      	uxth	r3, r3
 800a14a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a14c:	693b      	ldr	r3, [r7, #16]
 800a14e:	2b0f      	cmp	r3, #15
 800a150:	d908      	bls.n	800a164 <UART_SetConfig+0x38c>
 800a152:	693b      	ldr	r3, [r7, #16]
 800a154:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a158:	d204      	bcs.n	800a164 <UART_SetConfig+0x38c>
      {
        huart->Instance->BRR = usartdiv;
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	693a      	ldr	r2, [r7, #16]
 800a160:	60da      	str	r2, [r3, #12]
 800a162:	e001      	b.n	800a168 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 800a164:	2301      	movs	r3, #1
 800a166:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	2200      	movs	r2, #0
 800a16c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	2200      	movs	r2, #0
 800a172:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800a174:	7fbb      	ldrb	r3, [r7, #30]
}
 800a176:	4618      	mov	r0, r3
 800a178:	3720      	adds	r7, #32
 800a17a:	46bd      	mov	sp, r7
 800a17c:	bd80      	pop	{r7, pc}
 800a17e:	bf00      	nop
 800a180:	007a1200 	.word	0x007a1200

0800a184 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a184:	b480      	push	{r7}
 800a186:	b083      	sub	sp, #12
 800a188:	af00      	add	r7, sp, #0
 800a18a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a190:	f003 0301 	and.w	r3, r3, #1
 800a194:	2b00      	cmp	r3, #0
 800a196:	d00a      	beq.n	800a1ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	685b      	ldr	r3, [r3, #4]
 800a19e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	430a      	orrs	r2, r1
 800a1ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1b2:	f003 0302 	and.w	r3, r3, #2
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d00a      	beq.n	800a1d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	685b      	ldr	r3, [r3, #4]
 800a1c0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	430a      	orrs	r2, r1
 800a1ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1d4:	f003 0304 	and.w	r3, r3, #4
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d00a      	beq.n	800a1f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	685b      	ldr	r3, [r3, #4]
 800a1e2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	430a      	orrs	r2, r1
 800a1f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1f6:	f003 0308 	and.w	r3, r3, #8
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d00a      	beq.n	800a214 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	685b      	ldr	r3, [r3, #4]
 800a204:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	430a      	orrs	r2, r1
 800a212:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a218:	f003 0310 	and.w	r3, r3, #16
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d00a      	beq.n	800a236 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	689b      	ldr	r3, [r3, #8]
 800a226:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	430a      	orrs	r2, r1
 800a234:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a23a:	f003 0320 	and.w	r3, r3, #32
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d00a      	beq.n	800a258 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	689b      	ldr	r3, [r3, #8]
 800a248:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	430a      	orrs	r2, r1
 800a256:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a25c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a260:	2b00      	cmp	r3, #0
 800a262:	d01a      	beq.n	800a29a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	685b      	ldr	r3, [r3, #4]
 800a26a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	430a      	orrs	r2, r1
 800a278:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a27e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a282:	d10a      	bne.n	800a29a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	685b      	ldr	r3, [r3, #4]
 800a28a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	430a      	orrs	r2, r1
 800a298:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a29e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d00a      	beq.n	800a2bc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	685b      	ldr	r3, [r3, #4]
 800a2ac:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	430a      	orrs	r2, r1
 800a2ba:	605a      	str	r2, [r3, #4]
  }
}
 800a2bc:	bf00      	nop
 800a2be:	370c      	adds	r7, #12
 800a2c0:	46bd      	mov	sp, r7
 800a2c2:	bc80      	pop	{r7}
 800a2c4:	4770      	bx	lr

0800a2c6 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a2c6:	b580      	push	{r7, lr}
 800a2c8:	b086      	sub	sp, #24
 800a2ca:	af02      	add	r7, sp, #8
 800a2cc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	2200      	movs	r2, #0
 800a2d2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a2d6:	f7fc feaf 	bl	8007038 <HAL_GetTick>
 800a2da:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	f003 0308 	and.w	r3, r3, #8
 800a2e6:	2b08      	cmp	r3, #8
 800a2e8:	d10e      	bne.n	800a308 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a2ea:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a2ee:	9300      	str	r3, [sp, #0]
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	2200      	movs	r2, #0
 800a2f4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a2f8:	6878      	ldr	r0, [r7, #4]
 800a2fa:	f000 f82d 	bl	800a358 <UART_WaitOnFlagUntilTimeout>
 800a2fe:	4603      	mov	r3, r0
 800a300:	2b00      	cmp	r3, #0
 800a302:	d001      	beq.n	800a308 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a304:	2303      	movs	r3, #3
 800a306:	e023      	b.n	800a350 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	f003 0304 	and.w	r3, r3, #4
 800a312:	2b04      	cmp	r3, #4
 800a314:	d10e      	bne.n	800a334 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a316:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a31a:	9300      	str	r3, [sp, #0]
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	2200      	movs	r2, #0
 800a320:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a324:	6878      	ldr	r0, [r7, #4]
 800a326:	f000 f817 	bl	800a358 <UART_WaitOnFlagUntilTimeout>
 800a32a:	4603      	mov	r3, r0
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d001      	beq.n	800a334 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a330:	2303      	movs	r3, #3
 800a332:	e00d      	b.n	800a350 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	2220      	movs	r2, #32
 800a338:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	2220      	movs	r2, #32
 800a33e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	2200      	movs	r2, #0
 800a344:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	2200      	movs	r2, #0
 800a34a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800a34e:	2300      	movs	r3, #0
}
 800a350:	4618      	mov	r0, r3
 800a352:	3710      	adds	r7, #16
 800a354:	46bd      	mov	sp, r7
 800a356:	bd80      	pop	{r7, pc}

0800a358 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a358:	b580      	push	{r7, lr}
 800a35a:	b09c      	sub	sp, #112	; 0x70
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	60f8      	str	r0, [r7, #12]
 800a360:	60b9      	str	r1, [r7, #8]
 800a362:	603b      	str	r3, [r7, #0]
 800a364:	4613      	mov	r3, r2
 800a366:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a368:	e0a5      	b.n	800a4b6 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a36a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a36c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a370:	f000 80a1 	beq.w	800a4b6 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a374:	f7fc fe60 	bl	8007038 <HAL_GetTick>
 800a378:	4602      	mov	r2, r0
 800a37a:	683b      	ldr	r3, [r7, #0]
 800a37c:	1ad3      	subs	r3, r2, r3
 800a37e:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800a380:	429a      	cmp	r2, r3
 800a382:	d302      	bcc.n	800a38a <UART_WaitOnFlagUntilTimeout+0x32>
 800a384:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a386:	2b00      	cmp	r3, #0
 800a388:	d13e      	bne.n	800a408 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a390:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a392:	e853 3f00 	ldrex	r3, [r3]
 800a396:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800a398:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a39a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a39e:	667b      	str	r3, [r7, #100]	; 0x64
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	461a      	mov	r2, r3
 800a3a6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a3a8:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a3aa:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3ac:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a3ae:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a3b0:	e841 2300 	strex	r3, r2, [r1]
 800a3b4:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800a3b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d1e6      	bne.n	800a38a <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	3308      	adds	r3, #8
 800a3c2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a3c6:	e853 3f00 	ldrex	r3, [r3]
 800a3ca:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a3cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3ce:	f023 0301 	bic.w	r3, r3, #1
 800a3d2:	663b      	str	r3, [r7, #96]	; 0x60
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	3308      	adds	r3, #8
 800a3da:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a3dc:	64ba      	str	r2, [r7, #72]	; 0x48
 800a3de:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3e0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a3e2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a3e4:	e841 2300 	strex	r3, r2, [r1]
 800a3e8:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800a3ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d1e5      	bne.n	800a3bc <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	2220      	movs	r2, #32
 800a3f4:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	2220      	movs	r2, #32
 800a3fa:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	2200      	movs	r2, #0
 800a400:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800a404:	2303      	movs	r3, #3
 800a406:	e067      	b.n	800a4d8 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	f003 0304 	and.w	r3, r3, #4
 800a412:	2b00      	cmp	r3, #0
 800a414:	d04f      	beq.n	800a4b6 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	69db      	ldr	r3, [r3, #28]
 800a41c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a420:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a424:	d147      	bne.n	800a4b6 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a42e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a438:	e853 3f00 	ldrex	r3, [r3]
 800a43c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a43e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a440:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a444:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	461a      	mov	r2, r3
 800a44c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a44e:	637b      	str	r3, [r7, #52]	; 0x34
 800a450:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a452:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a454:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a456:	e841 2300 	strex	r3, r2, [r1]
 800a45a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a45c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d1e6      	bne.n	800a430 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	3308      	adds	r3, #8
 800a468:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a46a:	697b      	ldr	r3, [r7, #20]
 800a46c:	e853 3f00 	ldrex	r3, [r3]
 800a470:	613b      	str	r3, [r7, #16]
   return(result);
 800a472:	693b      	ldr	r3, [r7, #16]
 800a474:	f023 0301 	bic.w	r3, r3, #1
 800a478:	66bb      	str	r3, [r7, #104]	; 0x68
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	3308      	adds	r3, #8
 800a480:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a482:	623a      	str	r2, [r7, #32]
 800a484:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a486:	69f9      	ldr	r1, [r7, #28]
 800a488:	6a3a      	ldr	r2, [r7, #32]
 800a48a:	e841 2300 	strex	r3, r2, [r1]
 800a48e:	61bb      	str	r3, [r7, #24]
   return(result);
 800a490:	69bb      	ldr	r3, [r7, #24]
 800a492:	2b00      	cmp	r3, #0
 800a494:	d1e5      	bne.n	800a462 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	2220      	movs	r2, #32
 800a49a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	2220      	movs	r2, #32
 800a4a0:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	2220      	movs	r2, #32
 800a4a6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	2200      	movs	r2, #0
 800a4ae:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800a4b2:	2303      	movs	r3, #3
 800a4b4:	e010      	b.n	800a4d8 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	69da      	ldr	r2, [r3, #28]
 800a4bc:	68bb      	ldr	r3, [r7, #8]
 800a4be:	4013      	ands	r3, r2
 800a4c0:	68ba      	ldr	r2, [r7, #8]
 800a4c2:	429a      	cmp	r2, r3
 800a4c4:	bf0c      	ite	eq
 800a4c6:	2301      	moveq	r3, #1
 800a4c8:	2300      	movne	r3, #0
 800a4ca:	b2db      	uxtb	r3, r3
 800a4cc:	461a      	mov	r2, r3
 800a4ce:	79fb      	ldrb	r3, [r7, #7]
 800a4d0:	429a      	cmp	r2, r3
 800a4d2:	f43f af4a 	beq.w	800a36a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a4d6:	2300      	movs	r3, #0
}
 800a4d8:	4618      	mov	r0, r3
 800a4da:	3770      	adds	r7, #112	; 0x70
 800a4dc:	46bd      	mov	sp, r7
 800a4de:	bd80      	pop	{r7, pc}

0800a4e0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a4e0:	b480      	push	{r7}
 800a4e2:	b095      	sub	sp, #84	; 0x54
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a4f0:	e853 3f00 	ldrex	r3, [r3]
 800a4f4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a4f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4f8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a4fc:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	461a      	mov	r2, r3
 800a504:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a506:	643b      	str	r3, [r7, #64]	; 0x40
 800a508:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a50a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a50c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a50e:	e841 2300 	strex	r3, r2, [r1]
 800a512:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a514:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a516:	2b00      	cmp	r3, #0
 800a518:	d1e6      	bne.n	800a4e8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	3308      	adds	r3, #8
 800a520:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a522:	6a3b      	ldr	r3, [r7, #32]
 800a524:	e853 3f00 	ldrex	r3, [r3]
 800a528:	61fb      	str	r3, [r7, #28]
   return(result);
 800a52a:	69fb      	ldr	r3, [r7, #28]
 800a52c:	f023 0301 	bic.w	r3, r3, #1
 800a530:	64bb      	str	r3, [r7, #72]	; 0x48
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	3308      	adds	r3, #8
 800a538:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a53a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a53c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a53e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a540:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a542:	e841 2300 	strex	r3, r2, [r1]
 800a546:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d1e5      	bne.n	800a51a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a552:	2b01      	cmp	r3, #1
 800a554:	d118      	bne.n	800a588 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	e853 3f00 	ldrex	r3, [r3]
 800a562:	60bb      	str	r3, [r7, #8]
   return(result);
 800a564:	68bb      	ldr	r3, [r7, #8]
 800a566:	f023 0310 	bic.w	r3, r3, #16
 800a56a:	647b      	str	r3, [r7, #68]	; 0x44
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	461a      	mov	r2, r3
 800a572:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a574:	61bb      	str	r3, [r7, #24]
 800a576:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a578:	6979      	ldr	r1, [r7, #20]
 800a57a:	69ba      	ldr	r2, [r7, #24]
 800a57c:	e841 2300 	strex	r3, r2, [r1]
 800a580:	613b      	str	r3, [r7, #16]
   return(result);
 800a582:	693b      	ldr	r3, [r7, #16]
 800a584:	2b00      	cmp	r3, #0
 800a586:	d1e6      	bne.n	800a556 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	2220      	movs	r2, #32
 800a58c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	2200      	movs	r2, #0
 800a592:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	2200      	movs	r2, #0
 800a598:	665a      	str	r2, [r3, #100]	; 0x64
}
 800a59a:	bf00      	nop
 800a59c:	3754      	adds	r7, #84	; 0x54
 800a59e:	46bd      	mov	sp, r7
 800a5a0:	bc80      	pop	{r7}
 800a5a2:	4770      	bx	lr

0800a5a4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a5a4:	b580      	push	{r7, lr}
 800a5a6:	b084      	sub	sp, #16
 800a5a8:	af00      	add	r7, sp, #0
 800a5aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5b0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	2200      	movs	r2, #0
 800a5b6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	2200      	movs	r2, #0
 800a5be:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a5c2:	68f8      	ldr	r0, [r7, #12]
 800a5c4:	f7ff fbf3 	bl	8009dae <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a5c8:	bf00      	nop
 800a5ca:	3710      	adds	r7, #16
 800a5cc:	46bd      	mov	sp, r7
 800a5ce:	bd80      	pop	{r7, pc}

0800a5d0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a5d0:	b580      	push	{r7, lr}
 800a5d2:	b088      	sub	sp, #32
 800a5d4:	af00      	add	r7, sp, #0
 800a5d6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	e853 3f00 	ldrex	r3, [r3]
 800a5e4:	60bb      	str	r3, [r7, #8]
   return(result);
 800a5e6:	68bb      	ldr	r3, [r7, #8]
 800a5e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a5ec:	61fb      	str	r3, [r7, #28]
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	461a      	mov	r2, r3
 800a5f4:	69fb      	ldr	r3, [r7, #28]
 800a5f6:	61bb      	str	r3, [r7, #24]
 800a5f8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5fa:	6979      	ldr	r1, [r7, #20]
 800a5fc:	69ba      	ldr	r2, [r7, #24]
 800a5fe:	e841 2300 	strex	r3, r2, [r1]
 800a602:	613b      	str	r3, [r7, #16]
   return(result);
 800a604:	693b      	ldr	r3, [r7, #16]
 800a606:	2b00      	cmp	r3, #0
 800a608:	d1e6      	bne.n	800a5d8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	2220      	movs	r2, #32
 800a60e:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	2200      	movs	r2, #0
 800a614:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a616:	6878      	ldr	r0, [r7, #4]
 800a618:	f7ff fbc0 	bl	8009d9c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a61c:	bf00      	nop
 800a61e:	3720      	adds	r7, #32
 800a620:	46bd      	mov	sp, r7
 800a622:	bd80      	pop	{r7, pc}

0800a624 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a624:	b480      	push	{r7}
 800a626:	b083      	sub	sp, #12
 800a628:	af00      	add	r7, sp, #0
 800a62a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a62c:	bf00      	nop
 800a62e:	370c      	adds	r7, #12
 800a630:	46bd      	mov	sp, r7
 800a632:	bc80      	pop	{r7}
 800a634:	4770      	bx	lr
	...

0800a638 <Ea_Init>:
/**
  * @brief	Ea module initialization function
  * @return	None
  */
void Ea_Init(void)
{
 800a638:	b480      	push	{r7}
 800a63a:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_Ea_InitDone_b = TRUE;
 800a63c:	4b03      	ldr	r3, [pc, #12]	; (800a64c <Ea_Init+0x14>)
 800a63e:	2201      	movs	r2, #1
 800a640:	701a      	strb	r2, [r3, #0]
}
 800a642:	bf00      	nop
 800a644:	46bd      	mov	sp, r7
 800a646:	bc80      	pop	{r7}
 800a648:	4770      	bx	lr
 800a64a:	bf00      	nop
 800a64c:	200001bc 	.word	0x200001bc

0800a650 <Ea_Read>:
  * @param	BlockId		ID of the block to be read
  * @param  data		Pointer to the buffer where read data is stored
  * @return	None
  */
void Ea_Read(uint16 Block_Id, uint8 *data)
{
 800a650:	b580      	push	{r7, lr}
 800a652:	b084      	sub	sp, #16
 800a654:	af02      	add	r7, sp, #8
 800a656:	4603      	mov	r3, r0
 800a658:	6039      	str	r1, [r7, #0]
 800a65a:	80fb      	strh	r3, [r7, #6]
	if(Block_Id < EA_FRAM_MAX_BLOCKS)
 800a65c:	88fb      	ldrh	r3, [r7, #6]
 800a65e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a662:	d20b      	bcs.n	800a67c <Ea_Read+0x2c>
	{
		HAL_I2C_Mem_Read_DMA(&hi2c1, (uint16_t)EA_FRAM_HW_ADDR, EA_FRAM_ADDRESS_OFFSET(Block_Id), I2C_MEMADD_SIZE_16BIT, data, EA_FRAM_BLOCK_SIZE);
 800a664:	88fb      	ldrh	r3, [r7, #6]
 800a666:	015b      	lsls	r3, r3, #5
 800a668:	b29a      	uxth	r2, r3
 800a66a:	2320      	movs	r3, #32
 800a66c:	9301      	str	r3, [sp, #4]
 800a66e:	683b      	ldr	r3, [r7, #0]
 800a670:	9300      	str	r3, [sp, #0]
 800a672:	2302      	movs	r3, #2
 800a674:	21a0      	movs	r1, #160	; 0xa0
 800a676:	4803      	ldr	r0, [pc, #12]	; (800a684 <Ea_Read+0x34>)
 800a678:	f7fa ffcc 	bl	8005614 <HAL_I2C_Mem_Read_DMA>
	}
}
 800a67c:	bf00      	nop
 800a67e:	3708      	adds	r7, #8
 800a680:	46bd      	mov	sp, r7
 800a682:	bd80      	pop	{r7, pc}
 800a684:	20000254 	.word	0x20000254

0800a688 <Ea_Write>:
  * @param	BlockId		ID of the block to be written
  * @param  data		Pointer to the data to be written
  * @return	None
  */
void Ea_Write(uint16 Block_Id, uint8 *data)
{
 800a688:	b580      	push	{r7, lr}
 800a68a:	b084      	sub	sp, #16
 800a68c:	af02      	add	r7, sp, #8
 800a68e:	4603      	mov	r3, r0
 800a690:	6039      	str	r1, [r7, #0]
 800a692:	80fb      	strh	r3, [r7, #6]
	if(Block_Id < EA_FRAM_MAX_BLOCKS)
 800a694:	88fb      	ldrh	r3, [r7, #6]
 800a696:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a69a:	d20b      	bcs.n	800a6b4 <Ea_Write+0x2c>
	{
		HAL_I2C_Mem_Write_DMA(&hi2c1, (uint16_t)EA_FRAM_HW_ADDR, EA_FRAM_ADDRESS_OFFSET(Block_Id), I2C_MEMADD_SIZE_16BIT, data, EA_FRAM_BLOCK_SIZE);
 800a69c:	88fb      	ldrh	r3, [r7, #6]
 800a69e:	015b      	lsls	r3, r3, #5
 800a6a0:	b29a      	uxth	r2, r3
 800a6a2:	2320      	movs	r3, #32
 800a6a4:	9301      	str	r3, [sp, #4]
 800a6a6:	683b      	ldr	r3, [r7, #0]
 800a6a8:	9300      	str	r3, [sp, #0]
 800a6aa:	2302      	movs	r3, #2
 800a6ac:	21a0      	movs	r1, #160	; 0xa0
 800a6ae:	4803      	ldr	r0, [pc, #12]	; (800a6bc <Ea_Write+0x34>)
 800a6b0:	f7fa feba 	bl	8005428 <HAL_I2C_Mem_Write_DMA>
	}
}
 800a6b4:	bf00      	nop
 800a6b6:	3708      	adds	r7, #8
 800a6b8:	46bd      	mov	sp, r7
 800a6ba:	bd80      	pop	{r7, pc}
 800a6bc:	20000254 	.word	0x20000254

0800a6c0 <NvM_Init>:
/**
  * @brief	NvM module initialization function
  * @return	None
  */
void NvM_Init(void)
{
 800a6c0:	b480      	push	{r7}
 800a6c2:	af00      	add	r7, sp, #0
	g_NvM_State_e = NVM_STATE_INIT;
 800a6c4:	4b04      	ldr	r3, [pc, #16]	; (800a6d8 <NvM_Init+0x18>)
 800a6c6:	2200      	movs	r2, #0
 800a6c8:	701a      	strb	r2, [r3, #0]
	/* Set initialization flag to done */
	g_NvM_InitDone_b = TRUE;
 800a6ca:	4b04      	ldr	r3, [pc, #16]	; (800a6dc <NvM_Init+0x1c>)
 800a6cc:	2201      	movs	r2, #1
 800a6ce:	701a      	strb	r2, [r3, #0]
}
 800a6d0:	bf00      	nop
 800a6d2:	46bd      	mov	sp, r7
 800a6d4:	bc80      	pop	{r7}
 800a6d6:	4770      	bx	lr
 800a6d8:	200001be 	.word	0x200001be
 800a6dc:	200001bd 	.word	0x200001bd

0800a6e0 <NvM_MainFunction>:
/**
  * @brief	NvM module main function (runs in task)
  * @return	None
  */
void NvM_MainFunction(void)
{
 800a6e0:	b480      	push	{r7}
 800a6e2:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(FALSE != g_NvM_InitDone_b)
 800a6e4:	4b0f      	ldr	r3, [pc, #60]	; (800a724 <NvM_MainFunction+0x44>)
 800a6e6:	781b      	ldrb	r3, [r3, #0]
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d012      	beq.n	800a712 <NvM_MainFunction+0x32>
	{
		switch(g_NvM_State_e)
 800a6ec:	4b0e      	ldr	r3, [pc, #56]	; (800a728 <NvM_MainFunction+0x48>)
 800a6ee:	781b      	ldrb	r3, [r3, #0]
 800a6f0:	2b04      	cmp	r3, #4
 800a6f2:	dc10      	bgt.n	800a716 <NvM_MainFunction+0x36>
 800a6f4:	2b02      	cmp	r3, #2
 800a6f6:	da08      	bge.n	800a70a <NvM_MainFunction+0x2a>
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d002      	beq.n	800a702 <NvM_MainFunction+0x22>
 800a6fc:	2b01      	cmp	r3, #1
 800a6fe:	d00c      	beq.n	800a71a <NvM_MainFunction+0x3a>
			case NVM_STATE_SHUTDOWN:
			case NVM_STATE_ERROR:
			default:
			{

			}break;
 800a700:	e009      	b.n	800a716 <NvM_MainFunction+0x36>
				g_NvM_State_e = NVM_STATE_READALL;
 800a702:	4b09      	ldr	r3, [pc, #36]	; (800a728 <NvM_MainFunction+0x48>)
 800a704:	2204      	movs	r2, #4
 800a706:	701a      	strb	r2, [r3, #0]
			}break;
 800a708:	e008      	b.n	800a71c <NvM_MainFunction+0x3c>
				g_NvM_State_e = NVM_STATE_READY;
 800a70a:	4b07      	ldr	r3, [pc, #28]	; (800a728 <NvM_MainFunction+0x48>)
 800a70c:	2201      	movs	r2, #1
 800a70e:	701a      	strb	r2, [r3, #0]
			}break;
 800a710:	e004      	b.n	800a71c <NvM_MainFunction+0x3c>
		}
	}
 800a712:	bf00      	nop
 800a714:	e002      	b.n	800a71c <NvM_MainFunction+0x3c>
			}break;
 800a716:	bf00      	nop
 800a718:	e000      	b.n	800a71c <NvM_MainFunction+0x3c>
			}break;
 800a71a:	bf00      	nop
}
 800a71c:	bf00      	nop
 800a71e:	46bd      	mov	sp, r7
 800a720:	bc80      	pop	{r7}
 800a722:	4770      	bx	lr
 800a724:	200001bd 	.word	0x200001bd
 800a728:	200001be 	.word	0x200001be

0800a72c <NvM_WriteBlock>:
  * @param	BlockId		ID of the block to be written
  * @param  NvM_SrcPtr	Pointer to the data to be written
  * @return	None
  */
void NvM_WriteBlock(uint16 BlockId, uint8 *NvM_SrcPtr)
{
 800a72c:	b580      	push	{r7, lr}
 800a72e:	b082      	sub	sp, #8
 800a730:	af00      	add	r7, sp, #0
 800a732:	4603      	mov	r3, r0
 800a734:	6039      	str	r1, [r7, #0]
 800a736:	80fb      	strh	r3, [r7, #6]
	/* Call FRAM block write function */
	Ea_Write(BlockId, NvM_SrcPtr);
 800a738:	88fb      	ldrh	r3, [r7, #6]
 800a73a:	6839      	ldr	r1, [r7, #0]
 800a73c:	4618      	mov	r0, r3
 800a73e:	f7ff ffa3 	bl	800a688 <Ea_Write>
}
 800a742:	bf00      	nop
 800a744:	3708      	adds	r7, #8
 800a746:	46bd      	mov	sp, r7
 800a748:	bd80      	pop	{r7, pc}

0800a74a <NvM_ReadBlock>:
  * @param	BlockId		ID of the block to be read
  * @param  NvM_SrcPtr	Pointer to the data to be read
  * @return	None
  */
void NvM_ReadBlock(uint16 BlockId, uint8 *NvM_SrcPtr)
{
 800a74a:	b580      	push	{r7, lr}
 800a74c:	b082      	sub	sp, #8
 800a74e:	af00      	add	r7, sp, #0
 800a750:	4603      	mov	r3, r0
 800a752:	6039      	str	r1, [r7, #0]
 800a754:	80fb      	strh	r3, [r7, #6]
	/* Call FRAM block read function */
	Ea_Read(BlockId, NvM_SrcPtr);
 800a756:	88fb      	ldrh	r3, [r7, #6]
 800a758:	6839      	ldr	r1, [r7, #0]
 800a75a:	4618      	mov	r0, r3
 800a75c:	f7ff ff78 	bl	800a650 <Ea_Read>
}
 800a760:	bf00      	nop
 800a762:	3708      	adds	r7, #8
 800a764:	46bd      	mov	sp, r7
 800a766:	bd80      	pop	{r7, pc}

0800a768 <BswM_Init>:
static void MX_SPI3_Init(void);
static void MX_USART1_UART_Init(void);
static void MX_USART2_UART_Init(void);

void BswM_Init(void)
{
 800a768:	b580      	push	{r7, lr}
 800a76a:	af00      	add	r7, sp, #0
	/* Init MCal drivers */
	SystemClock_Config();
 800a76c:	f000 f880 	bl	800a870 <SystemClock_Config>
	MX_DMA_Init();
 800a770:	f000 f8e4 	bl	800a93c <MX_DMA_Init>
	MX_GPIO_Init();
 800a774:	f000 fa5e 	bl	800ac34 <MX_GPIO_Init>
	MX_ADC1_Init();
 800a778:	f000 f90e 	bl	800a998 <MX_ADC1_Init>
	MX_I2C1_Init();
 800a77c:	f000 f97c 	bl	800aa78 <MX_I2C1_Init>
	MX_SPI3_Init();
 800a780:	f000 f9ba 	bl	800aaf8 <MX_SPI3_Init>
	MX_USART1_UART_Init();
 800a784:	f000 f9f6 	bl	800ab74 <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 800a788:	f000 fa24 	bl	800abd4 <MX_USART2_UART_Init>
	Gpt_Init();
 800a78c:	f7f8 ff7e 	bl	800368c <Gpt_Init>

	/* Init Cdd drivers */
	Cdd_Servo_Driver_Init();
 800a790:	f7f6 feba 	bl	8001508 <Cdd_Servo_Driver_Init>
	Cdd_Ultrasonic_Driver_Init();
 800a794:	f7f7 f9f4 	bl	8001b80 <Cdd_Ultrasonic_Driver_Init>
	/* Init system services */
	Tm_Init();
 800a798:	f000 fd48 	bl	800b22c <Tm_Init>

}
 800a79c:	bf00      	nop
 800a79e:	bd80      	pop	{r7, pc}

0800a7a0 <BswM_MainFunction>:

void BswM_MainFunction(void)
{
 800a7a0:	b580      	push	{r7, lr}
 800a7a2:	af00      	add	r7, sp, #0
	/* Start ADC AN1 conversion */
	HAL_ADC_Start_DMA(&hadc1, (uint32 *)adc_val, adc_len);
 800a7a4:	4b04      	ldr	r3, [pc, #16]	; (800a7b8 <BswM_MainFunction+0x18>)
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	461a      	mov	r2, r3
 800a7aa:	4904      	ldr	r1, [pc, #16]	; (800a7bc <BswM_MainFunction+0x1c>)
 800a7ac:	4804      	ldr	r0, [pc, #16]	; (800a7c0 <BswM_MainFunction+0x20>)
 800a7ae:	f7f7 fd43 	bl	8002238 <HAL_ADC_Start_DMA>

}
 800a7b2:	bf00      	nop
 800a7b4:	bd80      	pop	{r7, pc}
 800a7b6:	bf00      	nop
 800a7b8:	2000000c 	.word	0x2000000c
 800a7bc:	200004ec 	.word	0x200004ec
 800a7c0:	200001c0 	.word	0x200001c0

0800a7c4 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800a7c4:	b580      	push	{r7, lr}
 800a7c6:	b082      	sub	sp, #8
 800a7c8:	af00      	add	r7, sp, #0
 800a7ca:	6078      	str	r0, [r7, #4]
	/* Convert ADC value to Voltage (mV) */
	ADC_AN0_Voltage = (uint16)((adc_val[0]*3300u)/4095u);
 800a7cc:	4b0d      	ldr	r3, [pc, #52]	; (800a804 <HAL_ADC_ConvCpltCallback+0x40>)
 800a7ce:	881b      	ldrh	r3, [r3, #0]
 800a7d0:	b29b      	uxth	r3, r3
 800a7d2:	461a      	mov	r2, r3
 800a7d4:	f640 43e4 	movw	r3, #3300	; 0xce4
 800a7d8:	fb03 f202 	mul.w	r2, r3, r2
 800a7dc:	4b0a      	ldr	r3, [pc, #40]	; (800a808 <HAL_ADC_ConvCpltCallback+0x44>)
 800a7de:	fba3 1302 	umull	r1, r3, r3, r2
 800a7e2:	1ad2      	subs	r2, r2, r3
 800a7e4:	0852      	lsrs	r2, r2, #1
 800a7e6:	4413      	add	r3, r2
 800a7e8:	0adb      	lsrs	r3, r3, #11
 800a7ea:	b29a      	uxth	r2, r3
 800a7ec:	4b07      	ldr	r3, [pc, #28]	; (800a80c <HAL_ADC_ConvCpltCallback+0x48>)
 800a7ee:	801a      	strh	r2, [r3, #0]
	Rte_Write_ADC_AN0_Voltage_u16(ADC_AN0_Voltage);
 800a7f0:	4b06      	ldr	r3, [pc, #24]	; (800a80c <HAL_ADC_ConvCpltCallback+0x48>)
 800a7f2:	881b      	ldrh	r3, [r3, #0]
 800a7f4:	b29b      	uxth	r3, r3
 800a7f6:	4618      	mov	r0, r3
 800a7f8:	f000 feaa 	bl	800b550 <Rte_Write_AN0_Voltage_u16>
}
 800a7fc:	bf00      	nop
 800a7fe:	3708      	adds	r7, #8
 800a800:	46bd      	mov	sp, r7
 800a802:	bd80      	pop	{r7, pc}
 800a804:	200004ec 	.word	0x200004ec
 800a808:	00100101 	.word	0x00100101
 800a80c:	200004ee 	.word	0x200004ee

0800a810 <HAL_I2C_MemTxCpltCallback>:


/* USER CODE BEGIN 4 */
void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *I2cHandle)
{
 800a810:	b480      	push	{r7}
 800a812:	b083      	sub	sp, #12
 800a814:	af00      	add	r7, sp, #0
 800a816:	6078      	str	r0, [r7, #4]
	I2cTxCnt++;
 800a818:	4b04      	ldr	r3, [pc, #16]	; (800a82c <HAL_I2C_MemTxCpltCallback+0x1c>)
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	3301      	adds	r3, #1
 800a81e:	4a03      	ldr	r2, [pc, #12]	; (800a82c <HAL_I2C_MemTxCpltCallback+0x1c>)
 800a820:	6013      	str	r3, [r2, #0]
}
 800a822:	bf00      	nop
 800a824:	370c      	adds	r7, #12
 800a826:	46bd      	mov	sp, r7
 800a828:	bc80      	pop	{r7}
 800a82a:	4770      	bx	lr
 800a82c:	200004f4 	.word	0x200004f4

0800a830 <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *I2cHandle)
{
 800a830:	b480      	push	{r7}
 800a832:	b083      	sub	sp, #12
 800a834:	af00      	add	r7, sp, #0
 800a836:	6078      	str	r0, [r7, #4]
	I2cRxCnt++;
 800a838:	4b04      	ldr	r3, [pc, #16]	; (800a84c <HAL_I2C_MemRxCpltCallback+0x1c>)
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	3301      	adds	r3, #1
 800a83e:	4a03      	ldr	r2, [pc, #12]	; (800a84c <HAL_I2C_MemRxCpltCallback+0x1c>)
 800a840:	6013      	str	r3, [r2, #0]
}
 800a842:	bf00      	nop
 800a844:	370c      	adds	r7, #12
 800a846:	46bd      	mov	sp, r7
 800a848:	bc80      	pop	{r7}
 800a84a:	4770      	bx	lr
 800a84c:	200004f0 	.word	0x200004f0

0800a850 <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *I2cHandle)
{
 800a850:	b580      	push	{r7, lr}
 800a852:	b082      	sub	sp, #8
 800a854:	af00      	add	r7, sp, #0
 800a856:	6078      	str	r0, [r7, #4]
  /** Error_Handler() function is called when error occurs.
    * 1- When Slave don't acknowledge it's address, Master restarts communication.
    * 2- When Master don't acknowledge the last data transferred, Slave don't care in this example.
    */
  if (HAL_I2C_GetError(I2cHandle) != HAL_I2C_ERROR_AF)
 800a858:	6878      	ldr	r0, [r7, #4]
 800a85a:	f7fb f830 	bl	80058be <HAL_I2C_GetError>
 800a85e:	4603      	mov	r3, r0
 800a860:	2b04      	cmp	r3, #4
 800a862:	d001      	beq.n	800a868 <HAL_I2C_ErrorCallback+0x18>
  {
    Error_Handler();
 800a864:	f000 fa72 	bl	800ad4c <Error_Handler>
  }
}
 800a868:	bf00      	nop
 800a86a:	3708      	adds	r7, #8
 800a86c:	46bd      	mov	sp, r7
 800a86e:	bd80      	pop	{r7, pc}

0800a870 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
static void SystemClock_Config(void)
{
 800a870:	b580      	push	{r7, lr}
 800a872:	b0a6      	sub	sp, #152	; 0x98
 800a874:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800a876:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800a87a:	2228      	movs	r2, #40	; 0x28
 800a87c:	2100      	movs	r1, #0
 800a87e:	4618      	mov	r0, r3
 800a880:	f000 feb4 	bl	800b5ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800a884:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800a888:	2200      	movs	r2, #0
 800a88a:	601a      	str	r2, [r3, #0]
 800a88c:	605a      	str	r2, [r3, #4]
 800a88e:	609a      	str	r2, [r3, #8]
 800a890:	60da      	str	r2, [r3, #12]
 800a892:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800a894:	1d3b      	adds	r3, r7, #4
 800a896:	2258      	movs	r2, #88	; 0x58
 800a898:	2100      	movs	r1, #0
 800a89a:	4618      	mov	r0, r3
 800a89c:	f000 fea6 	bl	800b5ec <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800a8a0:	2302      	movs	r3, #2
 800a8a2:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800a8a4:	2301      	movs	r3, #1
 800a8a6:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800a8a8:	2310      	movs	r3, #16
 800a8aa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800a8ae:	2302      	movs	r3, #2
 800a8b0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800a8b4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a8b8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800a8bc:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800a8c0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800a8c4:	2300      	movs	r3, #0
 800a8c6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800a8ca:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800a8ce:	4618      	mov	r0, r3
 800a8d0:	f7fc ff14 	bl	80076fc <HAL_RCC_OscConfig>
 800a8d4:	4603      	mov	r3, r0
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d001      	beq.n	800a8de <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800a8da:	f000 fa37 	bl	800ad4c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800a8de:	230f      	movs	r3, #15
 800a8e0:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800a8e2:	2302      	movs	r3, #2
 800a8e4:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800a8e6:	2300      	movs	r3, #0
 800a8e8:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800a8ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a8ee:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800a8f0:	2300      	movs	r3, #0
 800a8f2:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800a8f4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800a8f8:	2102      	movs	r1, #2
 800a8fa:	4618      	mov	r0, r3
 800a8fc:	f7fd ff52 	bl	80087a4 <HAL_RCC_ClockConfig>
 800a900:	4603      	mov	r3, r0
 800a902:	2b00      	cmp	r3, #0
 800a904:	d001      	beq.n	800a90a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800a906:	f000 fa21 	bl	800ad4c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 800a90a:	23a3      	movs	r3, #163	; 0xa3
 800a90c:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800a90e:	2300      	movs	r3, #0
 800a910:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800a912:	2300      	movs	r3, #0
 800a914:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 800a916:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a91a:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 800a91c:	2310      	movs	r3, #16
 800a91e:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a920:	1d3b      	adds	r3, r7, #4
 800a922:	4618      	mov	r0, r3
 800a924:	f7fe f972 	bl	8008c0c <HAL_RCCEx_PeriphCLKConfig>
 800a928:	4603      	mov	r3, r0
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d001      	beq.n	800a932 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800a92e:	f000 fa0d 	bl	800ad4c <Error_Handler>
  }
}
 800a932:	bf00      	nop
 800a934:	3798      	adds	r7, #152	; 0x98
 800a936:	46bd      	mov	sp, r7
 800a938:	bd80      	pop	{r7, pc}
	...

0800a93c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800a93c:	b580      	push	{r7, lr}
 800a93e:	b082      	sub	sp, #8
 800a940:	af00      	add	r7, sp, #0
	  /* DMA controller clock enable */
	  __HAL_RCC_DMA1_CLK_ENABLE();
 800a942:	4b14      	ldr	r3, [pc, #80]	; (800a994 <MX_DMA_Init+0x58>)
 800a944:	695b      	ldr	r3, [r3, #20]
 800a946:	4a13      	ldr	r2, [pc, #76]	; (800a994 <MX_DMA_Init+0x58>)
 800a948:	f043 0301 	orr.w	r3, r3, #1
 800a94c:	6153      	str	r3, [r2, #20]
 800a94e:	4b11      	ldr	r3, [pc, #68]	; (800a994 <MX_DMA_Init+0x58>)
 800a950:	695b      	ldr	r3, [r3, #20]
 800a952:	f003 0301 	and.w	r3, r3, #1
 800a956:	607b      	str	r3, [r7, #4]
 800a958:	687b      	ldr	r3, [r7, #4]

	  /* DMA interrupt init */
	  /* DMA1_Channel1_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800a95a:	2200      	movs	r2, #0
 800a95c:	2100      	movs	r1, #0
 800a95e:	200b      	movs	r0, #11
 800a960:	f7fc fc4b 	bl	80071fa <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800a964:	200b      	movs	r0, #11
 800a966:	f7fc fc64 	bl	8007232 <HAL_NVIC_EnableIRQ>
	  /* DMA1_Channel6_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800a96a:	2200      	movs	r2, #0
 800a96c:	2100      	movs	r1, #0
 800a96e:	2010      	movs	r0, #16
 800a970:	f7fc fc43 	bl	80071fa <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800a974:	2010      	movs	r0, #16
 800a976:	f7fc fc5c 	bl	8007232 <HAL_NVIC_EnableIRQ>
	  /* DMA1_Channel7_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 800a97a:	2200      	movs	r2, #0
 800a97c:	2100      	movs	r1, #0
 800a97e:	2011      	movs	r0, #17
 800a980:	f7fc fc3b 	bl	80071fa <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 800a984:	2011      	movs	r0, #17
 800a986:	f7fc fc54 	bl	8007232 <HAL_NVIC_EnableIRQ>
}
 800a98a:	bf00      	nop
 800a98c:	3708      	adds	r7, #8
 800a98e:	46bd      	mov	sp, r7
 800a990:	bd80      	pop	{r7, pc}
 800a992:	bf00      	nop
 800a994:	40021000 	.word	0x40021000

0800a998 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800a998:	b580      	push	{r7, lr}
 800a99a:	b08a      	sub	sp, #40	; 0x28
 800a99c:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN ADC1_Init 0 */

	  /* USER CODE END ADC1_Init 0 */

	  ADC_MultiModeTypeDef multimode = {0};
 800a99e:	f107 031c 	add.w	r3, r7, #28
 800a9a2:	2200      	movs	r2, #0
 800a9a4:	601a      	str	r2, [r3, #0]
 800a9a6:	605a      	str	r2, [r3, #4]
 800a9a8:	609a      	str	r2, [r3, #8]
	  ADC_ChannelConfTypeDef sConfig = {0};
 800a9aa:	1d3b      	adds	r3, r7, #4
 800a9ac:	2200      	movs	r2, #0
 800a9ae:	601a      	str	r2, [r3, #0]
 800a9b0:	605a      	str	r2, [r3, #4]
 800a9b2:	609a      	str	r2, [r3, #8]
 800a9b4:	60da      	str	r2, [r3, #12]
 800a9b6:	611a      	str	r2, [r3, #16]
 800a9b8:	615a      	str	r2, [r3, #20]

	  /* USER CODE END ADC1_Init 1 */

	  /** Common config
	  */
	  hadc1.Instance = ADC1;
 800a9ba:	4b2e      	ldr	r3, [pc, #184]	; (800aa74 <MX_ADC1_Init+0xdc>)
 800a9bc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800a9c0:	601a      	str	r2, [r3, #0]
	  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800a9c2:	4b2c      	ldr	r3, [pc, #176]	; (800aa74 <MX_ADC1_Init+0xdc>)
 800a9c4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800a9c8:	605a      	str	r2, [r3, #4]
	  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800a9ca:	4b2a      	ldr	r3, [pc, #168]	; (800aa74 <MX_ADC1_Init+0xdc>)
 800a9cc:	2200      	movs	r2, #0
 800a9ce:	609a      	str	r2, [r3, #8]
	  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800a9d0:	4b28      	ldr	r3, [pc, #160]	; (800aa74 <MX_ADC1_Init+0xdc>)
 800a9d2:	2200      	movs	r2, #0
 800a9d4:	611a      	str	r2, [r3, #16]
	  hadc1.Init.ContinuousConvMode = DISABLE;
 800a9d6:	4b27      	ldr	r3, [pc, #156]	; (800aa74 <MX_ADC1_Init+0xdc>)
 800a9d8:	2200      	movs	r2, #0
 800a9da:	765a      	strb	r2, [r3, #25]
	  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800a9dc:	4b25      	ldr	r3, [pc, #148]	; (800aa74 <MX_ADC1_Init+0xdc>)
 800a9de:	2200      	movs	r2, #0
 800a9e0:	f883 2020 	strb.w	r2, [r3, #32]
	  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800a9e4:	4b23      	ldr	r3, [pc, #140]	; (800aa74 <MX_ADC1_Init+0xdc>)
 800a9e6:	2200      	movs	r2, #0
 800a9e8:	62da      	str	r2, [r3, #44]	; 0x2c
	  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800a9ea:	4b22      	ldr	r3, [pc, #136]	; (800aa74 <MX_ADC1_Init+0xdc>)
 800a9ec:	2201      	movs	r2, #1
 800a9ee:	629a      	str	r2, [r3, #40]	; 0x28
	  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800a9f0:	4b20      	ldr	r3, [pc, #128]	; (800aa74 <MX_ADC1_Init+0xdc>)
 800a9f2:	2200      	movs	r2, #0
 800a9f4:	60da      	str	r2, [r3, #12]
	  hadc1.Init.NbrOfConversion = 1;
 800a9f6:	4b1f      	ldr	r3, [pc, #124]	; (800aa74 <MX_ADC1_Init+0xdc>)
 800a9f8:	2201      	movs	r2, #1
 800a9fa:	61da      	str	r2, [r3, #28]
	  hadc1.Init.DMAContinuousRequests = ENABLE;
 800a9fc:	4b1d      	ldr	r3, [pc, #116]	; (800aa74 <MX_ADC1_Init+0xdc>)
 800a9fe:	2201      	movs	r2, #1
 800aa00:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800aa04:	4b1b      	ldr	r3, [pc, #108]	; (800aa74 <MX_ADC1_Init+0xdc>)
 800aa06:	2204      	movs	r2, #4
 800aa08:	615a      	str	r2, [r3, #20]
	  hadc1.Init.LowPowerAutoWait = DISABLE;
 800aa0a:	4b1a      	ldr	r3, [pc, #104]	; (800aa74 <MX_ADC1_Init+0xdc>)
 800aa0c:	2200      	movs	r2, #0
 800aa0e:	761a      	strb	r2, [r3, #24]
	  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800aa10:	4b18      	ldr	r3, [pc, #96]	; (800aa74 <MX_ADC1_Init+0xdc>)
 800aa12:	2200      	movs	r2, #0
 800aa14:	635a      	str	r2, [r3, #52]	; 0x34
	  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800aa16:	4817      	ldr	r0, [pc, #92]	; (800aa74 <MX_ADC1_Init+0xdc>)
 800aa18:	f7f7 fa14 	bl	8001e44 <HAL_ADC_Init>
 800aa1c:	4603      	mov	r3, r0
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d001      	beq.n	800aa26 <MX_ADC1_Init+0x8e>
	  {
	    Error_Handler();
 800aa22:	f000 f993 	bl	800ad4c <Error_Handler>
	  }

	  /** Configure the ADC multi-mode
	  */
	  multimode.Mode = ADC_MODE_INDEPENDENT;
 800aa26:	2300      	movs	r3, #0
 800aa28:	61fb      	str	r3, [r7, #28]
	  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800aa2a:	f107 031c 	add.w	r3, r7, #28
 800aa2e:	4619      	mov	r1, r3
 800aa30:	4810      	ldr	r0, [pc, #64]	; (800aa74 <MX_ADC1_Init+0xdc>)
 800aa32:	f7f8 f809 	bl	8002a48 <HAL_ADCEx_MultiModeConfigChannel>
 800aa36:	4603      	mov	r3, r0
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d001      	beq.n	800aa40 <MX_ADC1_Init+0xa8>
	  {
	    Error_Handler();
 800aa3c:	f000 f986 	bl	800ad4c <Error_Handler>
	  }

	  /** Configure Regular Channel
	  */
	  sConfig.Channel = ADC_CHANNEL_1;
 800aa40:	2301      	movs	r3, #1
 800aa42:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 800aa44:	2301      	movs	r3, #1
 800aa46:	60bb      	str	r3, [r7, #8]
	  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800aa48:	2300      	movs	r3, #0
 800aa4a:	613b      	str	r3, [r7, #16]
	  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800aa4c:	2300      	movs	r3, #0
 800aa4e:	60fb      	str	r3, [r7, #12]
	  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800aa50:	2300      	movs	r3, #0
 800aa52:	617b      	str	r3, [r7, #20]
	  sConfig.Offset = 0;
 800aa54:	2300      	movs	r3, #0
 800aa56:	61bb      	str	r3, [r7, #24]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800aa58:	1d3b      	adds	r3, r7, #4
 800aa5a:	4619      	mov	r1, r3
 800aa5c:	4805      	ldr	r0, [pc, #20]	; (800aa74 <MX_ADC1_Init+0xdc>)
 800aa5e:	f7f7 fd07 	bl	8002470 <HAL_ADC_ConfigChannel>
 800aa62:	4603      	mov	r3, r0
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d001      	beq.n	800aa6c <MX_ADC1_Init+0xd4>
	  {
	    Error_Handler();
 800aa68:	f000 f970 	bl	800ad4c <Error_Handler>
	  }
	  /* USER CODE BEGIN ADC1_Init 2 */

	  /* USER CODE END ADC1_Init 2 */

}
 800aa6c:	bf00      	nop
 800aa6e:	3728      	adds	r7, #40	; 0x28
 800aa70:	46bd      	mov	sp, r7
 800aa72:	bd80      	pop	{r7, pc}
 800aa74:	200001c0 	.word	0x200001c0

0800aa78 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800aa78:	b580      	push	{r7, lr}
 800aa7a:	af00      	add	r7, sp, #0
	  /* USER CODE END I2C1_Init 0 */

	  /* USER CODE BEGIN I2C1_Init 1 */

	  /* USER CODE END I2C1_Init 1 */
	  hi2c1.Instance = I2C1;
 800aa7c:	4b1b      	ldr	r3, [pc, #108]	; (800aaec <MX_I2C1_Init+0x74>)
 800aa7e:	4a1c      	ldr	r2, [pc, #112]	; (800aaf0 <MX_I2C1_Init+0x78>)
 800aa80:	601a      	str	r2, [r3, #0]
	  hi2c1.Init.Timing = 0x00702681;
 800aa82:	4b1a      	ldr	r3, [pc, #104]	; (800aaec <MX_I2C1_Init+0x74>)
 800aa84:	4a1b      	ldr	r2, [pc, #108]	; (800aaf4 <MX_I2C1_Init+0x7c>)
 800aa86:	605a      	str	r2, [r3, #4]
	  hi2c1.Init.OwnAddress1 = 0;
 800aa88:	4b18      	ldr	r3, [pc, #96]	; (800aaec <MX_I2C1_Init+0x74>)
 800aa8a:	2200      	movs	r2, #0
 800aa8c:	609a      	str	r2, [r3, #8]
	  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800aa8e:	4b17      	ldr	r3, [pc, #92]	; (800aaec <MX_I2C1_Init+0x74>)
 800aa90:	2201      	movs	r2, #1
 800aa92:	60da      	str	r2, [r3, #12]
	  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800aa94:	4b15      	ldr	r3, [pc, #84]	; (800aaec <MX_I2C1_Init+0x74>)
 800aa96:	2200      	movs	r2, #0
 800aa98:	611a      	str	r2, [r3, #16]
	  hi2c1.Init.OwnAddress2 = 0;
 800aa9a:	4b14      	ldr	r3, [pc, #80]	; (800aaec <MX_I2C1_Init+0x74>)
 800aa9c:	2200      	movs	r2, #0
 800aa9e:	615a      	str	r2, [r3, #20]
	  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800aaa0:	4b12      	ldr	r3, [pc, #72]	; (800aaec <MX_I2C1_Init+0x74>)
 800aaa2:	2200      	movs	r2, #0
 800aaa4:	619a      	str	r2, [r3, #24]
	  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800aaa6:	4b11      	ldr	r3, [pc, #68]	; (800aaec <MX_I2C1_Init+0x74>)
 800aaa8:	2200      	movs	r2, #0
 800aaaa:	61da      	str	r2, [r3, #28]
	  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800aaac:	4b0f      	ldr	r3, [pc, #60]	; (800aaec <MX_I2C1_Init+0x74>)
 800aaae:	2200      	movs	r2, #0
 800aab0:	621a      	str	r2, [r3, #32]
	  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800aab2:	480e      	ldr	r0, [pc, #56]	; (800aaec <MX_I2C1_Init+0x74>)
 800aab4:	f7fa fbec 	bl	8005290 <HAL_I2C_Init>
 800aab8:	4603      	mov	r3, r0
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d001      	beq.n	800aac2 <MX_I2C1_Init+0x4a>
	  {
	    Error_Handler();
 800aabe:	f000 f945 	bl	800ad4c <Error_Handler>
	  }

	  /** Configure Analogue filter
	  */
	  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800aac2:	2100      	movs	r1, #0
 800aac4:	4809      	ldr	r0, [pc, #36]	; (800aaec <MX_I2C1_Init+0x74>)
 800aac6:	f7fc f9a0 	bl	8006e0a <HAL_I2CEx_ConfigAnalogFilter>
 800aaca:	4603      	mov	r3, r0
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d001      	beq.n	800aad4 <MX_I2C1_Init+0x5c>
	  {
	    Error_Handler();
 800aad0:	f000 f93c 	bl	800ad4c <Error_Handler>
	  }

	  /** Configure Digital filter
	  */
	  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800aad4:	2100      	movs	r1, #0
 800aad6:	4805      	ldr	r0, [pc, #20]	; (800aaec <MX_I2C1_Init+0x74>)
 800aad8:	f7fc f9e1 	bl	8006e9e <HAL_I2CEx_ConfigDigitalFilter>
 800aadc:	4603      	mov	r3, r0
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d001      	beq.n	800aae6 <MX_I2C1_Init+0x6e>
	  {
	    Error_Handler();
 800aae2:	f000 f933 	bl	800ad4c <Error_Handler>
	  }
	  /* USER CODE BEGIN I2C1_Init 2 */

	  /* USER CODE END I2C1_Init 2 */
}
 800aae6:	bf00      	nop
 800aae8:	bd80      	pop	{r7, pc}
 800aaea:	bf00      	nop
 800aaec:	20000254 	.word	0x20000254
 800aaf0:	40005400 	.word	0x40005400
 800aaf4:	00702681 	.word	0x00702681

0800aaf8 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800aaf8:	b580      	push	{r7, lr}
 800aafa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800aafc:	4b1b      	ldr	r3, [pc, #108]	; (800ab6c <MX_SPI3_Init+0x74>)
 800aafe:	4a1c      	ldr	r2, [pc, #112]	; (800ab70 <MX_SPI3_Init+0x78>)
 800ab00:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800ab02:	4b1a      	ldr	r3, [pc, #104]	; (800ab6c <MX_SPI3_Init+0x74>)
 800ab04:	f44f 7282 	mov.w	r2, #260	; 0x104
 800ab08:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800ab0a:	4b18      	ldr	r3, [pc, #96]	; (800ab6c <MX_SPI3_Init+0x74>)
 800ab0c:	2200      	movs	r2, #0
 800ab0e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 800ab10:	4b16      	ldr	r3, [pc, #88]	; (800ab6c <MX_SPI3_Init+0x74>)
 800ab12:	f44f 7240 	mov.w	r2, #768	; 0x300
 800ab16:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800ab18:	4b14      	ldr	r3, [pc, #80]	; (800ab6c <MX_SPI3_Init+0x74>)
 800ab1a:	2200      	movs	r2, #0
 800ab1c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800ab1e:	4b13      	ldr	r3, [pc, #76]	; (800ab6c <MX_SPI3_Init+0x74>)
 800ab20:	2200      	movs	r2, #0
 800ab22:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800ab24:	4b11      	ldr	r3, [pc, #68]	; (800ab6c <MX_SPI3_Init+0x74>)
 800ab26:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ab2a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800ab2c:	4b0f      	ldr	r3, [pc, #60]	; (800ab6c <MX_SPI3_Init+0x74>)
 800ab2e:	2200      	movs	r2, #0
 800ab30:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800ab32:	4b0e      	ldr	r3, [pc, #56]	; (800ab6c <MX_SPI3_Init+0x74>)
 800ab34:	2200      	movs	r2, #0
 800ab36:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800ab38:	4b0c      	ldr	r3, [pc, #48]	; (800ab6c <MX_SPI3_Init+0x74>)
 800ab3a:	2200      	movs	r2, #0
 800ab3c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ab3e:	4b0b      	ldr	r3, [pc, #44]	; (800ab6c <MX_SPI3_Init+0x74>)
 800ab40:	2200      	movs	r2, #0
 800ab42:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 800ab44:	4b09      	ldr	r3, [pc, #36]	; (800ab6c <MX_SPI3_Init+0x74>)
 800ab46:	2207      	movs	r2, #7
 800ab48:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800ab4a:	4b08      	ldr	r3, [pc, #32]	; (800ab6c <MX_SPI3_Init+0x74>)
 800ab4c:	2200      	movs	r2, #0
 800ab4e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800ab50:	4b06      	ldr	r3, [pc, #24]	; (800ab6c <MX_SPI3_Init+0x74>)
 800ab52:	2208      	movs	r2, #8
 800ab54:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800ab56:	4805      	ldr	r0, [pc, #20]	; (800ab6c <MX_SPI3_Init+0x74>)
 800ab58:	f7fe fb20 	bl	800919c <HAL_SPI_Init>
 800ab5c:	4603      	mov	r3, r0
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d001      	beq.n	800ab66 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800ab62:	f000 f8f3 	bl	800ad4c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800ab66:	bf00      	nop
 800ab68:	bd80      	pop	{r7, pc}
 800ab6a:	bf00      	nop
 800ab6c:	20000358 	.word	0x20000358
 800ab70:	40003c00 	.word	0x40003c00

0800ab74 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800ab74:	b580      	push	{r7, lr}
 800ab76:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800ab78:	4b14      	ldr	r3, [pc, #80]	; (800abcc <MX_USART1_UART_Init+0x58>)
 800ab7a:	4a15      	ldr	r2, [pc, #84]	; (800abd0 <MX_USART1_UART_Init+0x5c>)
 800ab7c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 800ab7e:	4b13      	ldr	r3, [pc, #76]	; (800abcc <MX_USART1_UART_Init+0x58>)
 800ab80:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 800ab84:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800ab86:	4b11      	ldr	r3, [pc, #68]	; (800abcc <MX_USART1_UART_Init+0x58>)
 800ab88:	2200      	movs	r2, #0
 800ab8a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800ab8c:	4b0f      	ldr	r3, [pc, #60]	; (800abcc <MX_USART1_UART_Init+0x58>)
 800ab8e:	2200      	movs	r2, #0
 800ab90:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800ab92:	4b0e      	ldr	r3, [pc, #56]	; (800abcc <MX_USART1_UART_Init+0x58>)
 800ab94:	2200      	movs	r2, #0
 800ab96:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800ab98:	4b0c      	ldr	r3, [pc, #48]	; (800abcc <MX_USART1_UART_Init+0x58>)
 800ab9a:	220c      	movs	r2, #12
 800ab9c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800ab9e:	4b0b      	ldr	r3, [pc, #44]	; (800abcc <MX_USART1_UART_Init+0x58>)
 800aba0:	2200      	movs	r2, #0
 800aba2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800aba4:	4b09      	ldr	r3, [pc, #36]	; (800abcc <MX_USART1_UART_Init+0x58>)
 800aba6:	2200      	movs	r2, #0
 800aba8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800abaa:	4b08      	ldr	r3, [pc, #32]	; (800abcc <MX_USART1_UART_Init+0x58>)
 800abac:	2200      	movs	r2, #0
 800abae:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800abb0:	4b06      	ldr	r3, [pc, #24]	; (800abcc <MX_USART1_UART_Init+0x58>)
 800abb2:	2200      	movs	r2, #0
 800abb4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800abb6:	4805      	ldr	r0, [pc, #20]	; (800abcc <MX_USART1_UART_Init+0x58>)
 800abb8:	f7fe fd30 	bl	800961c <HAL_UART_Init>
 800abbc:	4603      	mov	r3, r0
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d001      	beq.n	800abc6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800abc2:	f000 f8c3 	bl	800ad4c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800abc6:	bf00      	nop
 800abc8:	bd80      	pop	{r7, pc}
 800abca:	bf00      	nop
 800abcc:	200003e4 	.word	0x200003e4
 800abd0:	40013800 	.word	0x40013800

0800abd4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800abd4:	b580      	push	{r7, lr}
 800abd6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800abd8:	4b14      	ldr	r3, [pc, #80]	; (800ac2c <MX_USART2_UART_Init+0x58>)
 800abda:	4a15      	ldr	r2, [pc, #84]	; (800ac30 <MX_USART2_UART_Init+0x5c>)
 800abdc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800abde:	4b13      	ldr	r3, [pc, #76]	; (800ac2c <MX_USART2_UART_Init+0x58>)
 800abe0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800abe4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800abe6:	4b11      	ldr	r3, [pc, #68]	; (800ac2c <MX_USART2_UART_Init+0x58>)
 800abe8:	2200      	movs	r2, #0
 800abea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800abec:	4b0f      	ldr	r3, [pc, #60]	; (800ac2c <MX_USART2_UART_Init+0x58>)
 800abee:	2200      	movs	r2, #0
 800abf0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800abf2:	4b0e      	ldr	r3, [pc, #56]	; (800ac2c <MX_USART2_UART_Init+0x58>)
 800abf4:	2200      	movs	r2, #0
 800abf6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800abf8:	4b0c      	ldr	r3, [pc, #48]	; (800ac2c <MX_USART2_UART_Init+0x58>)
 800abfa:	220c      	movs	r2, #12
 800abfc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800abfe:	4b0b      	ldr	r3, [pc, #44]	; (800ac2c <MX_USART2_UART_Init+0x58>)
 800ac00:	2200      	movs	r2, #0
 800ac02:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800ac04:	4b09      	ldr	r3, [pc, #36]	; (800ac2c <MX_USART2_UART_Init+0x58>)
 800ac06:	2200      	movs	r2, #0
 800ac08:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800ac0a:	4b08      	ldr	r3, [pc, #32]	; (800ac2c <MX_USART2_UART_Init+0x58>)
 800ac0c:	2200      	movs	r2, #0
 800ac0e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800ac10:	4b06      	ldr	r3, [pc, #24]	; (800ac2c <MX_USART2_UART_Init+0x58>)
 800ac12:	2200      	movs	r2, #0
 800ac14:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800ac16:	4805      	ldr	r0, [pc, #20]	; (800ac2c <MX_USART2_UART_Init+0x58>)
 800ac18:	f7fe fd00 	bl	800961c <HAL_UART_Init>
 800ac1c:	4603      	mov	r3, r0
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d001      	beq.n	800ac26 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800ac22:	f000 f893 	bl	800ad4c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800ac26:	bf00      	nop
 800ac28:	bd80      	pop	{r7, pc}
 800ac2a:	bf00      	nop
 800ac2c:	20000468 	.word	0x20000468
 800ac30:	40004400 	.word	0x40004400

0800ac34 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800ac34:	b580      	push	{r7, lr}
 800ac36:	b088      	sub	sp, #32
 800ac38:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ac3a:	f107 030c 	add.w	r3, r7, #12
 800ac3e:	2200      	movs	r2, #0
 800ac40:	601a      	str	r2, [r3, #0]
 800ac42:	605a      	str	r2, [r3, #4]
 800ac44:	609a      	str	r2, [r3, #8]
 800ac46:	60da      	str	r2, [r3, #12]
 800ac48:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800ac4a:	4b3d      	ldr	r3, [pc, #244]	; (800ad40 <MX_GPIO_Init+0x10c>)
 800ac4c:	695b      	ldr	r3, [r3, #20]
 800ac4e:	4a3c      	ldr	r2, [pc, #240]	; (800ad40 <MX_GPIO_Init+0x10c>)
 800ac50:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ac54:	6153      	str	r3, [r2, #20]
 800ac56:	4b3a      	ldr	r3, [pc, #232]	; (800ad40 <MX_GPIO_Init+0x10c>)
 800ac58:	695b      	ldr	r3, [r3, #20]
 800ac5a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800ac5e:	60bb      	str	r3, [r7, #8]
 800ac60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800ac62:	4b37      	ldr	r3, [pc, #220]	; (800ad40 <MX_GPIO_Init+0x10c>)
 800ac64:	695b      	ldr	r3, [r3, #20]
 800ac66:	4a36      	ldr	r2, [pc, #216]	; (800ad40 <MX_GPIO_Init+0x10c>)
 800ac68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ac6c:	6153      	str	r3, [r2, #20]
 800ac6e:	4b34      	ldr	r3, [pc, #208]	; (800ad40 <MX_GPIO_Init+0x10c>)
 800ac70:	695b      	ldr	r3, [r3, #20]
 800ac72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ac76:	607b      	str	r3, [r7, #4]
 800ac78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800ac7a:	4b31      	ldr	r3, [pc, #196]	; (800ad40 <MX_GPIO_Init+0x10c>)
 800ac7c:	695b      	ldr	r3, [r3, #20]
 800ac7e:	4a30      	ldr	r2, [pc, #192]	; (800ad40 <MX_GPIO_Init+0x10c>)
 800ac80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800ac84:	6153      	str	r3, [r2, #20]
 800ac86:	4b2e      	ldr	r3, [pc, #184]	; (800ad40 <MX_GPIO_Init+0x10c>)
 800ac88:	695b      	ldr	r3, [r3, #20]
 800ac8a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ac8e:	603b      	str	r3, [r7, #0]
 800ac90:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800ac92:	2200      	movs	r2, #0
 800ac94:	2120      	movs	r1, #32
 800ac96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800ac9a:	f7f8 fa96 	bl	80031ca <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 800ac9e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800aca2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800aca4:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800aca8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800acaa:	2300      	movs	r3, #0
 800acac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 800acae:	f107 030c 	add.w	r3, r7, #12
 800acb2:	4619      	mov	r1, r3
 800acb4:	4823      	ldr	r0, [pc, #140]	; (800ad44 <MX_GPIO_Init+0x110>)
 800acb6:	f7f8 f8e7 	bl	8002e88 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800acba:	2303      	movs	r3, #3
 800acbc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800acbe:	2301      	movs	r3, #1
 800acc0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800acc2:	2300      	movs	r3, #0
 800acc4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800acc6:	2300      	movs	r3, #0
 800acc8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800acca:	f107 030c 	add.w	r3, r7, #12
 800acce:	4619      	mov	r1, r3
 800acd0:	481c      	ldr	r0, [pc, #112]	; (800ad44 <MX_GPIO_Init+0x110>)
 800acd2:	f7f8 f8d9 	bl	8002e88 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800acd6:	2301      	movs	r3, #1
 800acd8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800acda:	2301      	movs	r3, #1
 800acdc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800acde:	2300      	movs	r3, #0
 800ace0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ace2:	2300      	movs	r3, #0
 800ace4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ace6:	f107 030c 	add.w	r3, r7, #12
 800acea:	4619      	mov	r1, r3
 800acec:	4816      	ldr	r0, [pc, #88]	; (800ad48 <MX_GPIO_Init+0x114>)
 800acee:	f7f8 f8cb 	bl	8002e88 <HAL_GPIO_Init>
//  GPIO_InitStruct.Pull = GPIO_NOPULL;
//  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
//  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : PC6 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8;
 800acf2:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800acf6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800acf8:	2301      	movs	r3, #1
 800acfa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800acfc:	2300      	movs	r3, #0
 800acfe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ad00:	2300      	movs	r3, #0
 800ad02:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ad04:	f107 030c 	add.w	r3, r7, #12
 800ad08:	4619      	mov	r1, r3
 800ad0a:	480e      	ldr	r0, [pc, #56]	; (800ad44 <MX_GPIO_Init+0x110>)
 800ad0c:	f7f8 f8bc 	bl	8002e88 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 800ad10:	2201      	movs	r2, #1
 800ad12:	2140      	movs	r1, #64	; 0x40
 800ad14:	480b      	ldr	r0, [pc, #44]	; (800ad44 <MX_GPIO_Init+0x110>)
 800ad16:	f7f8 fa58 	bl	80031ca <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800ad1a:	2201      	movs	r2, #1
 800ad1c:	f44f 7180 	mov.w	r1, #256	; 0x100
 800ad20:	4808      	ldr	r0, [pc, #32]	; (800ad44 <MX_GPIO_Init+0x110>)
 800ad22:	f7f8 fa52 	bl	80031ca <HAL_GPIO_WritePin>
  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800ad26:	2200      	movs	r2, #0
 800ad28:	2100      	movs	r1, #0
 800ad2a:	2028      	movs	r0, #40	; 0x28
 800ad2c:	f7fc fa65 	bl	80071fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800ad30:	2028      	movs	r0, #40	; 0x28
 800ad32:	f7fc fa7e 	bl	8007232 <HAL_NVIC_EnableIRQ>

}
 800ad36:	bf00      	nop
 800ad38:	3720      	adds	r7, #32
 800ad3a:	46bd      	mov	sp, r7
 800ad3c:	bd80      	pop	{r7, pc}
 800ad3e:	bf00      	nop
 800ad40:	40021000 	.word	0x40021000
 800ad44:	48000800 	.word	0x48000800
 800ad48:	48000400 	.word	0x48000400

0800ad4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
static void Error_Handler(void)
{
 800ad4c:	b480      	push	{r7}
 800ad4e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800ad50:	b672      	cpsid	i
}
 800ad52:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800ad54:	e7fe      	b.n	800ad54 <Error_Handler+0x8>

0800ad56 <EcuM_StartUp_One>:
#include "EcuM.h"
#include "Os_task.h"
#include "BswM.h"

void EcuM_StartUp_One()
{
 800ad56:	b580      	push	{r7, lr}
 800ad58:	af00      	add	r7, sp, #0
	(void)HAL_Init();
 800ad5a:	f7fc f90f 	bl	8006f7c <HAL_Init>
	BswM_Init();
 800ad5e:	f7ff fd03 	bl	800a768 <BswM_Init>
}
 800ad62:	bf00      	nop
 800ad64:	bd80      	pop	{r7, pc}

0800ad66 <EcuM_StartUp_Two>:

void EcuM_StartUp_Two()
{
 800ad66:	b480      	push	{r7}
 800ad68:	af00      	add	r7, sp, #0

}
 800ad6a:	bf00      	nop
 800ad6c:	46bd      	mov	sp, r7
 800ad6e:	bc80      	pop	{r7}
 800ad70:	4770      	bx	lr

0800ad72 <EcuM_Init>:

int EcuM_Init(void)
{
 800ad72:	b580      	push	{r7, lr}
 800ad74:	af00      	add	r7, sp, #0
	EcuM_StartUp_One();
 800ad76:	f7ff ffee 	bl	800ad56 <EcuM_StartUp_One>
	/* Start Scheduler */
	Os_Start();
 800ad7a:	f000 f803 	bl	800ad84 <Os_Start>

	return 0;
 800ad7e:	2300      	movs	r3, #0
}
 800ad80:	4618      	mov	r0, r3
 800ad82:	bd80      	pop	{r7, pc}

0800ad84 <Os_Start>:

#include "Os.h"
#include "Os_scheduler.h"

void Os_Start()
{
 800ad84:	b580      	push	{r7, lr}
 800ad86:	af00      	add	r7, sp, #0
	Os_Scheduler_Init();
 800ad88:	f000 f8ba 	bl	800af00 <Os_Scheduler_Init>
	Os_Scheduler_Start();
 800ad8c:	f000 f930 	bl	800aff0 <Os_Scheduler_Start>

	while(1)
 800ad90:	e7fe      	b.n	800ad90 <Os_Start+0xc>
	...

0800ad94 <SysTick_Handler>:
/**
  * @brief  SysTick IRQ Handler
  * @return None
  */
void SysTick_Handler(void)
{
 800ad94:	b580      	push	{r7, lr}
 800ad96:	af00      	add	r7, sp, #0
	/* Increment general counter */
	HAL_IncTick();
 800ad98:	f7fc f93c 	bl	8007014 <HAL_IncTick>
	/* Reset counters if base counter reached maximum value */
	if(g_Os_BaseTimerISR_count_u32 == OS_BASETIMER_COUNT_MAX)
 800ad9c:	4b40      	ldr	r3, [pc, #256]	; (800aea0 <SysTick_Handler+0x10c>)
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	f242 720f 	movw	r2, #9999	; 0x270f
 800ada4:	4293      	cmp	r3, r2
 800ada6:	d112      	bne.n	800adce <SysTick_Handler+0x3a>
	{
		g_Os_BaseTimerISR_count_u32 = 0u;
 800ada8:	4b3d      	ldr	r3, [pc, #244]	; (800aea0 <SysTick_Handler+0x10c>)
 800adaa:	2200      	movs	r2, #0
 800adac:	601a      	str	r2, [r3, #0]
		g_Os_5msTimerISR_count_u32 = 0u;
 800adae:	4b3d      	ldr	r3, [pc, #244]	; (800aea4 <SysTick_Handler+0x110>)
 800adb0:	2200      	movs	r2, #0
 800adb2:	601a      	str	r2, [r3, #0]
		g_Os_10msTimerISR_count_u32 = 0u;
 800adb4:	4b3c      	ldr	r3, [pc, #240]	; (800aea8 <SysTick_Handler+0x114>)
 800adb6:	2200      	movs	r2, #0
 800adb8:	601a      	str	r2, [r3, #0]
		g_Os_50msTimerISR_count_u32 = 0u;
 800adba:	4b3c      	ldr	r3, [pc, #240]	; (800aeac <SysTick_Handler+0x118>)
 800adbc:	2200      	movs	r2, #0
 800adbe:	601a      	str	r2, [r3, #0]
		g_Os_100msTimerISR_count_u32 = 0u;
 800adc0:	4b3b      	ldr	r3, [pc, #236]	; (800aeb0 <SysTick_Handler+0x11c>)
 800adc2:	2200      	movs	r2, #0
 800adc4:	601a      	str	r2, [r3, #0]
		g_Os_500msTimerISR_count_u32 = 0u;
 800adc6:	4b3b      	ldr	r3, [pc, #236]	; (800aeb4 <SysTick_Handler+0x120>)
 800adc8:	2200      	movs	r2, #0
 800adca:	601a      	str	r2, [r3, #0]
 800adcc:	e004      	b.n	800add8 <SysTick_Handler+0x44>
	}
	else
	{
		/* Increment base counter */
		g_Os_BaseTimerISR_count_u32++;
 800adce:	4b34      	ldr	r3, [pc, #208]	; (800aea0 <SysTick_Handler+0x10c>)
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	3301      	adds	r3, #1
 800add4:	4a32      	ldr	r2, [pc, #200]	; (800aea0 <SysTick_Handler+0x10c>)
 800add6:	6013      	str	r3, [r2, #0]
	}

	/* Check for 5ms condition */
	if((g_Os_BaseTimerISR_count_u32 % 5) == 0u)
 800add8:	4b31      	ldr	r3, [pc, #196]	; (800aea0 <SysTick_Handler+0x10c>)
 800adda:	6819      	ldr	r1, [r3, #0]
 800addc:	4b36      	ldr	r3, [pc, #216]	; (800aeb8 <SysTick_Handler+0x124>)
 800adde:	fba3 2301 	umull	r2, r3, r3, r1
 800ade2:	089a      	lsrs	r2, r3, #2
 800ade4:	4613      	mov	r3, r2
 800ade6:	009b      	lsls	r3, r3, #2
 800ade8:	4413      	add	r3, r2
 800adea:	1aca      	subs	r2, r1, r3
 800adec:	2a00      	cmp	r2, #0
 800adee:	d104      	bne.n	800adfa <SysTick_Handler+0x66>
	{
		/* Increment 5ms counter */
		g_Os_5msTimerISR_count_u32++;
 800adf0:	4b2c      	ldr	r3, [pc, #176]	; (800aea4 <SysTick_Handler+0x110>)
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	3301      	adds	r3, #1
 800adf6:	4a2b      	ldr	r2, [pc, #172]	; (800aea4 <SysTick_Handler+0x110>)
 800adf8:	6013      	str	r3, [r2, #0]
	}

	/* Check for 10ms condition */
	if((g_Os_BaseTimerISR_count_u32 % 10) == 0u)
 800adfa:	4b29      	ldr	r3, [pc, #164]	; (800aea0 <SysTick_Handler+0x10c>)
 800adfc:	6819      	ldr	r1, [r3, #0]
 800adfe:	4b2e      	ldr	r3, [pc, #184]	; (800aeb8 <SysTick_Handler+0x124>)
 800ae00:	fba3 2301 	umull	r2, r3, r3, r1
 800ae04:	08da      	lsrs	r2, r3, #3
 800ae06:	4613      	mov	r3, r2
 800ae08:	009b      	lsls	r3, r3, #2
 800ae0a:	4413      	add	r3, r2
 800ae0c:	005b      	lsls	r3, r3, #1
 800ae0e:	1aca      	subs	r2, r1, r3
 800ae10:	2a00      	cmp	r2, #0
 800ae12:	d104      	bne.n	800ae1e <SysTick_Handler+0x8a>
	{
		/* Increment 10ms counter */
		g_Os_10msTimerISR_count_u32++;
 800ae14:	4b24      	ldr	r3, [pc, #144]	; (800aea8 <SysTick_Handler+0x114>)
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	3301      	adds	r3, #1
 800ae1a:	4a23      	ldr	r2, [pc, #140]	; (800aea8 <SysTick_Handler+0x114>)
 800ae1c:	6013      	str	r3, [r2, #0]
	}

	/* Check for 50ms condition */
	if((g_Os_BaseTimerISR_count_u32 % 50) == 0u)
 800ae1e:	4b20      	ldr	r3, [pc, #128]	; (800aea0 <SysTick_Handler+0x10c>)
 800ae20:	681a      	ldr	r2, [r3, #0]
 800ae22:	4b26      	ldr	r3, [pc, #152]	; (800aebc <SysTick_Handler+0x128>)
 800ae24:	fba3 1302 	umull	r1, r3, r3, r2
 800ae28:	091b      	lsrs	r3, r3, #4
 800ae2a:	2132      	movs	r1, #50	; 0x32
 800ae2c:	fb01 f303 	mul.w	r3, r1, r3
 800ae30:	1ad3      	subs	r3, r2, r3
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d104      	bne.n	800ae40 <SysTick_Handler+0xac>
	{
		/* Increment 50ms counter */
		g_Os_50msTimerISR_count_u32++;
 800ae36:	4b1d      	ldr	r3, [pc, #116]	; (800aeac <SysTick_Handler+0x118>)
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	3301      	adds	r3, #1
 800ae3c:	4a1b      	ldr	r2, [pc, #108]	; (800aeac <SysTick_Handler+0x118>)
 800ae3e:	6013      	str	r3, [r2, #0]
	}

	/* Check for 100ms condition */
	if((g_Os_BaseTimerISR_count_u32 % 100) == 0u)
 800ae40:	4b17      	ldr	r3, [pc, #92]	; (800aea0 <SysTick_Handler+0x10c>)
 800ae42:	681a      	ldr	r2, [r3, #0]
 800ae44:	4b1d      	ldr	r3, [pc, #116]	; (800aebc <SysTick_Handler+0x128>)
 800ae46:	fba3 1302 	umull	r1, r3, r3, r2
 800ae4a:	095b      	lsrs	r3, r3, #5
 800ae4c:	2164      	movs	r1, #100	; 0x64
 800ae4e:	fb01 f303 	mul.w	r3, r1, r3
 800ae52:	1ad3      	subs	r3, r2, r3
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d104      	bne.n	800ae62 <SysTick_Handler+0xce>
	{
		/* Increment 100ms counter */
		g_Os_100msTimerISR_count_u32++;
 800ae58:	4b15      	ldr	r3, [pc, #84]	; (800aeb0 <SysTick_Handler+0x11c>)
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	3301      	adds	r3, #1
 800ae5e:	4a14      	ldr	r2, [pc, #80]	; (800aeb0 <SysTick_Handler+0x11c>)
 800ae60:	6013      	str	r3, [r2, #0]
	}

	/* Check for 500ms condition */
	if((g_Os_BaseTimerISR_count_u32 % 500) == 0u)
 800ae62:	4b0f      	ldr	r3, [pc, #60]	; (800aea0 <SysTick_Handler+0x10c>)
 800ae64:	681a      	ldr	r2, [r3, #0]
 800ae66:	4b16      	ldr	r3, [pc, #88]	; (800aec0 <SysTick_Handler+0x12c>)
 800ae68:	fba3 1302 	umull	r1, r3, r3, r2
 800ae6c:	095b      	lsrs	r3, r3, #5
 800ae6e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800ae72:	fb01 f303 	mul.w	r3, r1, r3
 800ae76:	1ad3      	subs	r3, r2, r3
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d104      	bne.n	800ae86 <SysTick_Handler+0xf2>
	{
		/* Increment 500ms counter */
		g_Os_500msTimerISR_count_u32++;
 800ae7c:	4b0d      	ldr	r3, [pc, #52]	; (800aeb4 <SysTick_Handler+0x120>)
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	3301      	adds	r3, #1
 800ae82:	4a0c      	ldr	r2, [pc, #48]	; (800aeb4 <SysTick_Handler+0x120>)
 800ae84:	6013      	str	r3, [r2, #0]
	}

	/* Call PendSV_Handler for context switch */
	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800ae86:	4b0f      	ldr	r3, [pc, #60]	; (800aec4 <SysTick_Handler+0x130>)
 800ae88:	781b      	ldrb	r3, [r3, #0]
 800ae8a:	b2db      	uxtb	r3, r3
 800ae8c:	2b03      	cmp	r3, #3
 800ae8e:	d105      	bne.n	800ae9c <SysTick_Handler+0x108>
	{
		SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
 800ae90:	4b0d      	ldr	r3, [pc, #52]	; (800aec8 <SysTick_Handler+0x134>)
 800ae92:	685b      	ldr	r3, [r3, #4]
 800ae94:	4a0c      	ldr	r2, [pc, #48]	; (800aec8 <SysTick_Handler+0x134>)
 800ae96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ae9a:	6053      	str	r3, [r2, #4]
	}
}
 800ae9c:	bf00      	nop
 800ae9e:	bd80      	pop	{r7, pc}
 800aea0:	200014c4 	.word	0x200014c4
 800aea4:	200014c8 	.word	0x200014c8
 800aea8:	200014cc 	.word	0x200014cc
 800aeac:	200014d0 	.word	0x200014d0
 800aeb0:	200014d4 	.word	0x200014d4
 800aeb4:	200014d8 	.word	0x200014d8
 800aeb8:	cccccccd 	.word	0xcccccccd
 800aebc:	51eb851f 	.word	0x51eb851f
 800aec0:	10624dd3 	.word	0x10624dd3
 800aec4:	20001504 	.word	0x20001504
 800aec8:	e000ed00 	.word	0xe000ed00

0800aecc <PendSV_Handler>:

	/// At this point the processor has already pushed PSR, PC, LR, R12, R3, R2, R1 and R0
	/// onto the stack. We need to push the rest(i.e R4, R5, R6, R7, R8, R9, R10 & R11) to save the
	/// context of the current task.
	/// Disable interrupts
    __asm("CPSID   I");
 800aecc:	b672      	cpsid	i
    /// Push registers R4 to R7
    __asm("PUSH    {R4-R7}");
 800aece:	b4f0      	push	{r4, r5, r6, r7}
    /// Push registers R8-R11
    __asm("MOV     R4, R8");
 800aed0:	4644      	mov	r4, r8
    __asm("MOV     R5, R9");
 800aed2:	464d      	mov	r5, r9
    __asm("MOV     R6, R10");
 800aed4:	4656      	mov	r6, sl
    __asm("MOV     R7, R11");
 800aed6:	465f      	mov	r7, fp
    __asm("PUSH    {R4-R7}");
 800aed8:	b4f0      	push	{r4, r5, r6, r7}
    /// Load R0 with the address of pCurntTcb
    __asm("LDR     R0, =g_Os_CurrentTaskBlock_ps");
 800aeda:	4808      	ldr	r0, [pc, #32]	; (800aefc <PendSV_Handler+0x30>)
    /// Load R1 with the content of pCurntTcb(i.e post this, R1 will contain the address of current TCB).
    __asm("LDR     R1, [R0]");
 800aedc:	6801      	ldr	r1, [r0, #0]
    /// Move the SP value to R4
    __asm("MOV     R4, SP");
 800aede:	466c      	mov	r4, sp
    /// Store the value of the stack pointer(copied in R4) to the current tasks "stackPt" element in its TCB.
    /// This marks an end to saving the context of the current task.
    __asm("STR     R4, [R1]");
 800aee0:	600c      	str	r4, [r1, #0]


    /// STEP 2: LOAD THE NEW TASK CONTEXT FROM ITS STACK TO THE CPU REGISTERS, UPDATE pCurntTcb.

    /// Load the address of the next task TCB onto the R1.
    __asm("LDR     R1, [R1,#4]");
 800aee2:	6849      	ldr	r1, [r1, #4]
    /// Load the contents of the next tasks stack pointer to pCurntTcb, equivalent to pointing pCurntTcb to
    /// the newer tasks TCB. Remember R1 contains the address of pCurntTcb.
    __asm("STR     R1, [R0]");
 800aee4:	6001      	str	r1, [r0, #0]
    /// Load the newer tasks TCB to the SP using R4.
    __asm("LDR     R4, [R1]");
 800aee6:	680c      	ldr	r4, [r1, #0]
    __asm("MOV     SP, R4");
 800aee8:	46a5      	mov	sp, r4
    /// Pop registers R8-R11
    __asm("POP     {R4-R7}");
 800aeea:	bcf0      	pop	{r4, r5, r6, r7}
    __asm("MOV     R8, R4");
 800aeec:	46a0      	mov	r8, r4
    __asm("MOV     R9, R5");
 800aeee:	46a9      	mov	r9, r5
    __asm("MOV     R10, R6");
 800aef0:	46b2      	mov	sl, r6
    __asm("MOV     R11, R7");
 800aef2:	46bb      	mov	fp, r7
    /// Pop registers R4-R7
    __asm("POP     {R4-R7}");
 800aef4:	bcf0      	pop	{r4, r5, r6, r7}
    __asm("CPSIE   I ");
 800aef6:	b662      	cpsie	i
    __asm("BX      LR");
 800aef8:	4770      	bx	lr

}
 800aefa:	bf00      	nop
 800aefc:	20000520 	.word	0x20000520

0800af00 <Os_Scheduler_Init>:
/**
  * @brief  OS Scheduler initialization function
  * @return None
  */
void Os_Scheduler_Init()
{
 800af00:	b480      	push	{r7}
 800af02:	af00      	add	r7, sp, #0
	/* Enter critical section: Disable interrupts */
	__asm("CPSID   I");
 800af04:	b672      	cpsid	i
	/* Make the Task Control Block linked list circular */
	g_Os_TaskBlock_as[OS_TASK_INIT_ID_U8].nextPt_ps = &g_Os_TaskBlock_as[OS_TASK_10MS_ID_U8];
 800af06:	4b29      	ldr	r3, [pc, #164]	; (800afac <Os_Scheduler_Init+0xac>)
 800af08:	4a29      	ldr	r2, [pc, #164]	; (800afb0 <Os_Scheduler_Init+0xb0>)
 800af0a:	605a      	str	r2, [r3, #4]
	g_Os_TaskBlock_as[OS_TASK_10MS_ID_U8].nextPt_ps = &g_Os_TaskBlock_as[OS_TASK_50MS_ID_U8];
 800af0c:	4b27      	ldr	r3, [pc, #156]	; (800afac <Os_Scheduler_Init+0xac>)
 800af0e:	4a29      	ldr	r2, [pc, #164]	; (800afb4 <Os_Scheduler_Init+0xb4>)
 800af10:	60da      	str	r2, [r3, #12]
	g_Os_TaskBlock_as[OS_TASK_50MS_ID_U8].nextPt_ps = &g_Os_TaskBlock_as[OS_TASK_100MS_ID_U8];
 800af12:	4b26      	ldr	r3, [pc, #152]	; (800afac <Os_Scheduler_Init+0xac>)
 800af14:	4a28      	ldr	r2, [pc, #160]	; (800afb8 <Os_Scheduler_Init+0xb8>)
 800af16:	615a      	str	r2, [r3, #20]
	g_Os_TaskBlock_as[OS_TASK_100MS_ID_U8].nextPt_ps = &g_Os_TaskBlock_as[OS_TASK_500MS_ID_U8];
 800af18:	4b24      	ldr	r3, [pc, #144]	; (800afac <Os_Scheduler_Init+0xac>)
 800af1a:	4a28      	ldr	r2, [pc, #160]	; (800afbc <Os_Scheduler_Init+0xbc>)
 800af1c:	61da      	str	r2, [r3, #28]
	g_Os_TaskBlock_as[OS_TASK_500MS_ID_U8].nextPt_ps = &g_Os_TaskBlock_as[OS_TASK_INIT_ID_U8];
 800af1e:	4b23      	ldr	r3, [pc, #140]	; (800afac <Os_Scheduler_Init+0xac>)
 800af20:	4a22      	ldr	r2, [pc, #136]	; (800afac <Os_Scheduler_Init+0xac>)
 800af22:	625a      	str	r2, [r3, #36]	; 0x24
	/* Setup stack for initialization (master) task */
	g_Os_TaskBlock_as[OS_TASK_INIT_ID_U8].stackPt_pu32 = &g_Os_TaskStack_aau32[OS_TASK_INIT_ID_U8][OS_TASK_STACKSIZE-16];
 800af24:	4b21      	ldr	r3, [pc, #132]	; (800afac <Os_Scheduler_Init+0xac>)
 800af26:	4a26      	ldr	r2, [pc, #152]	; (800afc0 <Os_Scheduler_Init+0xc0>)
 800af28:	601a      	str	r2, [r3, #0]
	g_Os_TaskStack_aau32[OS_TASK_INIT_ID_U8][OS_TASK_STACKSIZE-1] = OS_TASK_XPSR_TBIT_U32;
 800af2a:	4b26      	ldr	r3, [pc, #152]	; (800afc4 <Os_Scheduler_Init+0xc4>)
 800af2c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800af30:	f8c3 231c 	str.w	r2, [r3, #796]	; 0x31c
	g_Os_TaskStack_aau32[OS_TASK_INIT_ID_U8][OS_TASK_STACKSIZE-2] = (uint32)(Os_Scheduler_TaskMaster_0);
 800af34:	4a24      	ldr	r2, [pc, #144]	; (800afc8 <Os_Scheduler_Init+0xc8>)
 800af36:	4b23      	ldr	r3, [pc, #140]	; (800afc4 <Os_Scheduler_Init+0xc4>)
 800af38:	f8c3 2318 	str.w	r2, [r3, #792]	; 0x318
	/* Setup stack for 10ms task */
    g_Os_TaskBlock_as[OS_TASK_10MS_ID_U8].stackPt_pu32 = &g_Os_TaskStack_aau32[OS_TASK_10MS_ID_U8][OS_TASK_STACKSIZE-16];
 800af3c:	4b1b      	ldr	r3, [pc, #108]	; (800afac <Os_Scheduler_Init+0xac>)
 800af3e:	4a23      	ldr	r2, [pc, #140]	; (800afcc <Os_Scheduler_Init+0xcc>)
 800af40:	609a      	str	r2, [r3, #8]
    g_Os_TaskStack_aau32[OS_TASK_10MS_ID_U8][OS_TASK_STACKSIZE-1] = OS_TASK_XPSR_TBIT_U32;
 800af42:	4b20      	ldr	r3, [pc, #128]	; (800afc4 <Os_Scheduler_Init+0xc4>)
 800af44:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800af48:	f8c3 263c 	str.w	r2, [r3, #1596]	; 0x63c
    g_Os_TaskStack_aau32[OS_TASK_10MS_ID_U8][OS_TASK_STACKSIZE-2] = (uint32)(Os_Scheduler_Task10ms_0);
 800af4c:	4a20      	ldr	r2, [pc, #128]	; (800afd0 <Os_Scheduler_Init+0xd0>)
 800af4e:	4b1d      	ldr	r3, [pc, #116]	; (800afc4 <Os_Scheduler_Init+0xc4>)
 800af50:	f8c3 2638 	str.w	r2, [r3, #1592]	; 0x638
	/* Setup stack for 50ms task */
    g_Os_TaskBlock_as[OS_TASK_50MS_ID_U8].stackPt_pu32 = &g_Os_TaskStack_aau32[OS_TASK_50MS_ID_U8][OS_TASK_STACKSIZE-16];
 800af54:	4b15      	ldr	r3, [pc, #84]	; (800afac <Os_Scheduler_Init+0xac>)
 800af56:	4a1f      	ldr	r2, [pc, #124]	; (800afd4 <Os_Scheduler_Init+0xd4>)
 800af58:	611a      	str	r2, [r3, #16]
    g_Os_TaskStack_aau32[OS_TASK_50MS_ID_U8][OS_TASK_STACKSIZE-1] = OS_TASK_XPSR_TBIT_U32;
 800af5a:	4b1a      	ldr	r3, [pc, #104]	; (800afc4 <Os_Scheduler_Init+0xc4>)
 800af5c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800af60:	f8c3 295c 	str.w	r2, [r3, #2396]	; 0x95c
    g_Os_TaskStack_aau32[OS_TASK_50MS_ID_U8][OS_TASK_STACKSIZE-2] = (uint32)(Os_Scheduler_Task50ms_0);
 800af64:	4a1c      	ldr	r2, [pc, #112]	; (800afd8 <Os_Scheduler_Init+0xd8>)
 800af66:	4b17      	ldr	r3, [pc, #92]	; (800afc4 <Os_Scheduler_Init+0xc4>)
 800af68:	f8c3 2958 	str.w	r2, [r3, #2392]	; 0x958
	/* Setup stack for 100ms task */
    g_Os_TaskBlock_as[OS_TASK_100MS_ID_U8].stackPt_pu32 = &g_Os_TaskStack_aau32[OS_TASK_100MS_ID_U8][OS_TASK_STACKSIZE-16];
 800af6c:	4b0f      	ldr	r3, [pc, #60]	; (800afac <Os_Scheduler_Init+0xac>)
 800af6e:	4a1b      	ldr	r2, [pc, #108]	; (800afdc <Os_Scheduler_Init+0xdc>)
 800af70:	619a      	str	r2, [r3, #24]
    g_Os_TaskStack_aau32[OS_TASK_100MS_ID_U8][OS_TASK_STACKSIZE-1] = OS_TASK_XPSR_TBIT_U32;
 800af72:	4b14      	ldr	r3, [pc, #80]	; (800afc4 <Os_Scheduler_Init+0xc4>)
 800af74:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800af78:	f8c3 2c7c 	str.w	r2, [r3, #3196]	; 0xc7c
    g_Os_TaskStack_aau32[OS_TASK_100MS_ID_U8][OS_TASK_STACKSIZE-2] = (uint32)(Os_Scheduler_Task100ms_0);
 800af7c:	4a18      	ldr	r2, [pc, #96]	; (800afe0 <Os_Scheduler_Init+0xe0>)
 800af7e:	4b11      	ldr	r3, [pc, #68]	; (800afc4 <Os_Scheduler_Init+0xc4>)
 800af80:	f8c3 2c78 	str.w	r2, [r3, #3192]	; 0xc78
	/* Setup stack for 500ms task */
    g_Os_TaskBlock_as[OS_TASK_500MS_ID_U8].stackPt_pu32 = &g_Os_TaskStack_aau32[OS_TASK_500MS_ID_U8][OS_TASK_STACKSIZE-16];
 800af84:	4b09      	ldr	r3, [pc, #36]	; (800afac <Os_Scheduler_Init+0xac>)
 800af86:	4a17      	ldr	r2, [pc, #92]	; (800afe4 <Os_Scheduler_Init+0xe4>)
 800af88:	621a      	str	r2, [r3, #32]
    g_Os_TaskStack_aau32[OS_TASK_500MS_ID_U8][OS_TASK_STACKSIZE-1] = OS_TASK_XPSR_TBIT_U32;
 800af8a:	4b0e      	ldr	r3, [pc, #56]	; (800afc4 <Os_Scheduler_Init+0xc4>)
 800af8c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800af90:	f8c3 2f9c 	str.w	r2, [r3, #3996]	; 0xf9c
    g_Os_TaskStack_aau32[OS_TASK_500MS_ID_U8][OS_TASK_STACKSIZE-2] = (uint32)(Os_Scheduler_Task500ms_0);
 800af94:	4a14      	ldr	r2, [pc, #80]	; (800afe8 <Os_Scheduler_Init+0xe8>)
 800af96:	4b0b      	ldr	r3, [pc, #44]	; (800afc4 <Os_Scheduler_Init+0xc4>)
 800af98:	f8c3 2f98 	str.w	r2, [r3, #3992]	; 0xf98
    /* Set the current task control block to point to init task */
    g_Os_CurrentTaskBlock_ps = &g_Os_TaskBlock_as[OS_TASK_INIT_ID_U8];
 800af9c:	4b13      	ldr	r3, [pc, #76]	; (800afec <Os_Scheduler_Init+0xec>)
 800af9e:	4a03      	ldr	r2, [pc, #12]	; (800afac <Os_Scheduler_Init+0xac>)
 800afa0:	601a      	str	r2, [r3, #0]
    /* Leave critical section: Enable interrupts */
    __asm("CPSIE   I ");
 800afa2:	b662      	cpsie	i
}
 800afa4:	bf00      	nop
 800afa6:	46bd      	mov	sp, r7
 800afa8:	bc80      	pop	{r7}
 800afaa:	4770      	bx	lr
 800afac:	200004f8 	.word	0x200004f8
 800afb0:	20000500 	.word	0x20000500
 800afb4:	20000508 	.word	0x20000508
 800afb8:	20000510 	.word	0x20000510
 800afbc:	20000518 	.word	0x20000518
 800afc0:	20000804 	.word	0x20000804
 800afc4:	20000524 	.word	0x20000524
 800afc8:	0800b01d 	.word	0x0800b01d
 800afcc:	20000b24 	.word	0x20000b24
 800afd0:	0800b0a5 	.word	0x0800b0a5
 800afd4:	20000e44 	.word	0x20000e44
 800afd8:	0800b0f5 	.word	0x0800b0f5
 800afdc:	20001164 	.word	0x20001164
 800afe0:	0800b145 	.word	0x0800b145
 800afe4:	20001484 	.word	0x20001484
 800afe8:	0800b195 	.word	0x0800b195
 800afec:	20000520 	.word	0x20000520

0800aff0 <Os_Scheduler_Start>:
  * @return None
  */
__attribute__((naked)) void Os_Scheduler_Start(void)
{
    /// R0 contains the address of currentPt
    __asm("LDR     R0, =g_Os_CurrentTaskBlock_ps");
 800aff0:	4809      	ldr	r0, [pc, #36]	; (800b018 <Os_Scheduler_Start+0x28>)
    /// R2 contains the address in currentPt(value of currentPt)
    __asm("LDR     R2, [R0]");
 800aff2:	6802      	ldr	r2, [r0, #0]
    /// Load the SP reg with the stacked SP value
    __asm("LDR     R4, [R2]");
 800aff4:	6814      	ldr	r4, [r2, #0]
    __asm("MOV     SP, R4");
 800aff6:	46a5      	mov	sp, r4
    /// Pop registers R8-R11(user saved context)
    __asm("POP     {R4-R7}");
 800aff8:	bcf0      	pop	{r4, r5, r6, r7}
    __asm("MOV     R8, R4");
 800affa:	46a0      	mov	r8, r4
    __asm("MOV     R9, R5");
 800affc:	46a9      	mov	r9, r5
    __asm("MOV     R10, R6");
 800affe:	46b2      	mov	sl, r6
    __asm("MOV     R11, R7");
 800b000:	46bb      	mov	fp, r7
    /// Pop registers R4-R7(user saved context)
    __asm("POP     {R4-R7}");
 800b002:	bcf0      	pop	{r4, r5, r6, r7}
    ///  Start poping the stacked exception frame.
    __asm("POP     {R0-R3}");
 800b004:	bc0f      	pop	{r0, r1, r2, r3}
    __asm("POP     {R4}");
 800b006:	bc10      	pop	{r4}
    __asm("MOV     R12, R4");
 800b008:	46a4      	mov	ip, r4
    /// Skip the saved LR
    __asm("ADD     SP,SP,#4");
 800b00a:	b001      	add	sp, #4
    /// POP the saved PC into LR via R4, We do this to jump into the
    /// first task when we execute the branch instruction to exit this routine.
    __asm("POP     {R4}");
 800b00c:	bc10      	pop	{r4}
    __asm("MOV     LR, R4");
 800b00e:	46a6      	mov	lr, r4
    __asm("ADD     SP,SP,#4");
 800b010:	b001      	add	sp, #4
    /// Enable interrupts
    __asm("CPSIE   I ");
 800b012:	b662      	cpsie	i
    __asm("BX      LR");
 800b014:	4770      	bx	lr
}
 800b016:	bf00      	nop
 800b018:	20000520 	.word	0x20000520

0800b01c <Os_Scheduler_TaskMaster_0>:
/**
  * @brief  Initialization task
  * @return None
  */
OS_TASK_FUNC void Os_Scheduler_TaskMaster_0(void)
{
 800b01c:	b580      	push	{r7, lr}
 800b01e:	af00      	add	r7, sp, #0
    while(1)
    {
    	/* Wait for context switch of master task */
    	while(g_Os_Task5ms_count_u32 == g_Os_5msTimerISR_count_u32)
 800b020:	bf00      	nop
 800b022:	4b1c      	ldr	r3, [pc, #112]	; (800b094 <Os_Scheduler_TaskMaster_0+0x78>)
 800b024:	681a      	ldr	r2, [r3, #0]
 800b026:	4b1c      	ldr	r3, [pc, #112]	; (800b098 <Os_Scheduler_TaskMaster_0+0x7c>)
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	429a      	cmp	r2, r3
 800b02c:	d0f9      	beq.n	800b022 <Os_Scheduler_TaskMaster_0+0x6>
    	{
    	}
    	Os_Task5ms_0_cnt++;
 800b02e:	4b1b      	ldr	r3, [pc, #108]	; (800b09c <Os_Scheduler_TaskMaster_0+0x80>)
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	3301      	adds	r3, #1
 800b034:	4a19      	ldr	r2, [pc, #100]	; (800b09c <Os_Scheduler_TaskMaster_0+0x80>)
 800b036:	6013      	str	r3, [r2, #0]
    	g_Os_Task5ms_count_u32 = g_Os_5msTimerISR_count_u32;
 800b038:	4b17      	ldr	r3, [pc, #92]	; (800b098 <Os_Scheduler_TaskMaster_0+0x7c>)
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	4a15      	ldr	r2, [pc, #84]	; (800b094 <Os_Scheduler_TaskMaster_0+0x78>)
 800b03e:	6013      	str	r3, [r2, #0]

    	/* Check Os state */
    	switch (g_OS_State_e)
 800b040:	4b17      	ldr	r3, [pc, #92]	; (800b0a0 <Os_Scheduler_TaskMaster_0+0x84>)
 800b042:	781b      	ldrb	r3, [r3, #0]
 800b044:	b2db      	uxtb	r3, r3
 800b046:	2b05      	cmp	r3, #5
 800b048:	d822      	bhi.n	800b090 <Os_Scheduler_TaskMaster_0+0x74>
 800b04a:	a201      	add	r2, pc, #4	; (adr r2, 800b050 <Os_Scheduler_TaskMaster_0+0x34>)
 800b04c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b050:	0800b069 	.word	0x0800b069
 800b054:	0800b071 	.word	0x0800b071
 800b058:	0800b07d 	.word	0x0800b07d
 800b05c:	0800b07d 	.word	0x0800b07d
 800b060:	0800b085 	.word	0x0800b085
 800b064:	0800b091 	.word	0x0800b091
    	{
    		case OS_STATE_RESET_E:
    		{
    			g_OS_State_e = OS_STATE_INIT_E;
 800b068:	4b0d      	ldr	r3, [pc, #52]	; (800b0a0 <Os_Scheduler_TaskMaster_0+0x84>)
 800b06a:	2201      	movs	r2, #1
 800b06c:	701a      	strb	r2, [r3, #0]
    		} break;
 800b06e:	e010      	b.n	800b092 <Os_Scheduler_TaskMaster_0+0x76>
    		case OS_STATE_INIT_E:
    		{
    			OS_TASK_CALL(Os_Task_Master(), g_Os_dwt_Master_f32);
 800b070:	f000 f8b8 	bl	800b1e4 <Os_Task_Master>
    			g_OS_State_e = OS_STATE_NVMREAD_E;
 800b074:	4b0a      	ldr	r3, [pc, #40]	; (800b0a0 <Os_Scheduler_TaskMaster_0+0x84>)
 800b076:	2202      	movs	r2, #2
 800b078:	701a      	strb	r2, [r3, #0]
    		} break;
 800b07a:	e00a      	b.n	800b092 <Os_Scheduler_TaskMaster_0+0x76>
    			//g_OS_State_e = OS_STATE_RUNNING_E;
    		}
    		case OS_STATE_RUNNING_E:
    		{
    			/* TODO: add task activate/suspend here */
    			g_OS_State_e = OS_STATE_RUNNING_E;
 800b07c:	4b08      	ldr	r3, [pc, #32]	; (800b0a0 <Os_Scheduler_TaskMaster_0+0x84>)
 800b07e:	2203      	movs	r2, #3
 800b080:	701a      	strb	r2, [r3, #0]
    		} break;
 800b082:	e006      	b.n	800b092 <Os_Scheduler_TaskMaster_0+0x76>
    		case OS_STATE_SHUTDOWN_E:
    		{
    			/* TODO: Addc condition to get here */
    			OS_TASK_CALL(Os_Task_Shutdown(), g_Os_dwt_Shutdown_f32);
 800b084:	f000 f8cc 	bl	800b220 <Os_Task_Shutdown>
    			/* TODO: move to reset state */
    			g_OS_State_e = OS_STATE_NVMREAD_E;
 800b088:	4b05      	ldr	r3, [pc, #20]	; (800b0a0 <Os_Scheduler_TaskMaster_0+0x84>)
 800b08a:	2202      	movs	r2, #2
 800b08c:	701a      	strb	r2, [r3, #0]
    		} break;
 800b08e:	e000      	b.n	800b092 <Os_Scheduler_TaskMaster_0+0x76>
    			/* NvM write all, write error */
    		} break;
    		default:
    		{

    		} break;
 800b090:	bf00      	nop
    	while(g_Os_Task5ms_count_u32 == g_Os_5msTimerISR_count_u32)
 800b092:	e7c5      	b.n	800b020 <Os_Scheduler_TaskMaster_0+0x4>
 800b094:	200014e0 	.word	0x200014e0
 800b098:	200014c8 	.word	0x200014c8
 800b09c:	200014dc 	.word	0x200014dc
 800b0a0:	20001504 	.word	0x20001504

0800b0a4 <Os_Scheduler_Task10ms_0>:
/**
  * @brief  Periodic 10ms task
  * @return None
  */
OS_TASK_FUNC void Os_Scheduler_Task10ms_0(void)
{
 800b0a4:	b580      	push	{r7, lr}
 800b0a6:	af00      	add	r7, sp, #0
    while(1)
    {
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800b0a8:	4b0e      	ldr	r3, [pc, #56]	; (800b0e4 <Os_Scheduler_Task10ms_0+0x40>)
 800b0aa:	781b      	ldrb	r3, [r3, #0]
 800b0ac:	b2db      	uxtb	r3, r3
 800b0ae:	2b03      	cmp	r3, #3
 800b0b0:	d112      	bne.n	800b0d8 <Os_Scheduler_Task10ms_0+0x34>
    	{
			while(g_Os_Task10ms_count_u32 == g_Os_10msTimerISR_count_u32)
 800b0b2:	bf00      	nop
 800b0b4:	4b0c      	ldr	r3, [pc, #48]	; (800b0e8 <Os_Scheduler_Task10ms_0+0x44>)
 800b0b6:	681a      	ldr	r2, [r3, #0]
 800b0b8:	4b0c      	ldr	r3, [pc, #48]	; (800b0ec <Os_Scheduler_Task10ms_0+0x48>)
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	429a      	cmp	r2, r3
 800b0be:	d0f9      	beq.n	800b0b4 <Os_Scheduler_Task10ms_0+0x10>
			{

			}
			Os_Task10ms_0_cnt++;
 800b0c0:	4b0b      	ldr	r3, [pc, #44]	; (800b0f0 <Os_Scheduler_Task10ms_0+0x4c>)
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	3301      	adds	r3, #1
 800b0c6:	4a0a      	ldr	r2, [pc, #40]	; (800b0f0 <Os_Scheduler_Task10ms_0+0x4c>)
 800b0c8:	6013      	str	r3, [r2, #0]
			g_Os_Task10ms_count_u32 = g_Os_10msTimerISR_count_u32;
 800b0ca:	4b08      	ldr	r3, [pc, #32]	; (800b0ec <Os_Scheduler_Task10ms_0+0x48>)
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	4a06      	ldr	r2, [pc, #24]	; (800b0e8 <Os_Scheduler_Task10ms_0+0x44>)
 800b0d0:	6013      	str	r3, [r2, #0]

			OS_TASK_CALL(Os_Task_10ms(), g_Os_dwt_10ms_f32);
 800b0d2:	f000 f88d 	bl	800b1f0 <Os_Task_10ms>
 800b0d6:	e7e7      	b.n	800b0a8 <Os_Scheduler_Task10ms_0+0x4>
    	}
    	else
    	{
    		g_Os_Task10ms_count_u32 = g_Os_10msTimerISR_count_u32;
 800b0d8:	4b04      	ldr	r3, [pc, #16]	; (800b0ec <Os_Scheduler_Task10ms_0+0x48>)
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	4a02      	ldr	r2, [pc, #8]	; (800b0e8 <Os_Scheduler_Task10ms_0+0x44>)
 800b0de:	6013      	str	r3, [r2, #0]
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800b0e0:	e7e2      	b.n	800b0a8 <Os_Scheduler_Task10ms_0+0x4>
 800b0e2:	bf00      	nop
 800b0e4:	20001504 	.word	0x20001504
 800b0e8:	200014e8 	.word	0x200014e8
 800b0ec:	200014cc 	.word	0x200014cc
 800b0f0:	200014e4 	.word	0x200014e4

0800b0f4 <Os_Scheduler_Task50ms_0>:
/**
  * @brief  Periodic 50ms task
  * @return None
  */
OS_TASK_FUNC void Os_Scheduler_Task50ms_0(void)
{
 800b0f4:	b580      	push	{r7, lr}
 800b0f6:	af00      	add	r7, sp, #0
    while(1)
    {
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800b0f8:	4b0e      	ldr	r3, [pc, #56]	; (800b134 <Os_Scheduler_Task50ms_0+0x40>)
 800b0fa:	781b      	ldrb	r3, [r3, #0]
 800b0fc:	b2db      	uxtb	r3, r3
 800b0fe:	2b03      	cmp	r3, #3
 800b100:	d112      	bne.n	800b128 <Os_Scheduler_Task50ms_0+0x34>
    	{
			while(g_Os_Task50ms_count_u32 == g_Os_50msTimerISR_count_u32)
 800b102:	bf00      	nop
 800b104:	4b0c      	ldr	r3, [pc, #48]	; (800b138 <Os_Scheduler_Task50ms_0+0x44>)
 800b106:	681a      	ldr	r2, [r3, #0]
 800b108:	4b0c      	ldr	r3, [pc, #48]	; (800b13c <Os_Scheduler_Task50ms_0+0x48>)
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	429a      	cmp	r2, r3
 800b10e:	d0f9      	beq.n	800b104 <Os_Scheduler_Task50ms_0+0x10>
			{

			}
			Os_Task50ms_0_cnt++;
 800b110:	4b0b      	ldr	r3, [pc, #44]	; (800b140 <Os_Scheduler_Task50ms_0+0x4c>)
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	3301      	adds	r3, #1
 800b116:	4a0a      	ldr	r2, [pc, #40]	; (800b140 <Os_Scheduler_Task50ms_0+0x4c>)
 800b118:	6013      	str	r3, [r2, #0]
			g_Os_Task50ms_count_u32 = g_Os_50msTimerISR_count_u32;
 800b11a:	4b08      	ldr	r3, [pc, #32]	; (800b13c <Os_Scheduler_Task50ms_0+0x48>)
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	4a06      	ldr	r2, [pc, #24]	; (800b138 <Os_Scheduler_Task50ms_0+0x44>)
 800b120:	6013      	str	r3, [r2, #0]
			OS_TASK_CALL(Os_Task_50ms(), g_Os_dwt_50ms_f32);
 800b122:	f000 f86b 	bl	800b1fc <Os_Task_50ms>
 800b126:	e7e7      	b.n	800b0f8 <Os_Scheduler_Task50ms_0+0x4>
    	}
    	else
    	{
    		g_Os_Task50ms_count_u32 = g_Os_50msTimerISR_count_u32;
 800b128:	4b04      	ldr	r3, [pc, #16]	; (800b13c <Os_Scheduler_Task50ms_0+0x48>)
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	4a02      	ldr	r2, [pc, #8]	; (800b138 <Os_Scheduler_Task50ms_0+0x44>)
 800b12e:	6013      	str	r3, [r2, #0]
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800b130:	e7e2      	b.n	800b0f8 <Os_Scheduler_Task50ms_0+0x4>
 800b132:	bf00      	nop
 800b134:	20001504 	.word	0x20001504
 800b138:	200014f0 	.word	0x200014f0
 800b13c:	200014d0 	.word	0x200014d0
 800b140:	200014ec 	.word	0x200014ec

0800b144 <Os_Scheduler_Task100ms_0>:
/**
  * @brief  Periodic 100ms task
  * @return None
  */
OS_TASK_FUNC void Os_Scheduler_Task100ms_0(void)
{
 800b144:	b580      	push	{r7, lr}
 800b146:	af00      	add	r7, sp, #0
    while(1)
    {
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800b148:	4b0e      	ldr	r3, [pc, #56]	; (800b184 <Os_Scheduler_Task100ms_0+0x40>)
 800b14a:	781b      	ldrb	r3, [r3, #0]
 800b14c:	b2db      	uxtb	r3, r3
 800b14e:	2b03      	cmp	r3, #3
 800b150:	d112      	bne.n	800b178 <Os_Scheduler_Task100ms_0+0x34>
    	{
			while(g_Os_Task100ms_count_u32 == g_Os_100msTimerISR_count_u32)
 800b152:	bf00      	nop
 800b154:	4b0c      	ldr	r3, [pc, #48]	; (800b188 <Os_Scheduler_Task100ms_0+0x44>)
 800b156:	681a      	ldr	r2, [r3, #0]
 800b158:	4b0c      	ldr	r3, [pc, #48]	; (800b18c <Os_Scheduler_Task100ms_0+0x48>)
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	429a      	cmp	r2, r3
 800b15e:	d0f9      	beq.n	800b154 <Os_Scheduler_Task100ms_0+0x10>
			{

			}
			Os_Task100ms_0_cnt++;
 800b160:	4b0b      	ldr	r3, [pc, #44]	; (800b190 <Os_Scheduler_Task100ms_0+0x4c>)
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	3301      	adds	r3, #1
 800b166:	4a0a      	ldr	r2, [pc, #40]	; (800b190 <Os_Scheduler_Task100ms_0+0x4c>)
 800b168:	6013      	str	r3, [r2, #0]
			g_Os_Task100ms_count_u32 = g_Os_100msTimerISR_count_u32;
 800b16a:	4b08      	ldr	r3, [pc, #32]	; (800b18c <Os_Scheduler_Task100ms_0+0x48>)
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	4a06      	ldr	r2, [pc, #24]	; (800b188 <Os_Scheduler_Task100ms_0+0x44>)
 800b170:	6013      	str	r3, [r2, #0]

			OS_TASK_CALL(Os_Task_100ms(), g_Os_dwt_100ms_f32);
 800b172:	f000 f849 	bl	800b208 <Os_Task_100ms>
 800b176:	e7e7      	b.n	800b148 <Os_Scheduler_Task100ms_0+0x4>
    	}
    	else
    	{
    		g_Os_Task100ms_count_u32 = g_Os_100msTimerISR_count_u32;
 800b178:	4b04      	ldr	r3, [pc, #16]	; (800b18c <Os_Scheduler_Task100ms_0+0x48>)
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	4a02      	ldr	r2, [pc, #8]	; (800b188 <Os_Scheduler_Task100ms_0+0x44>)
 800b17e:	6013      	str	r3, [r2, #0]
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800b180:	e7e2      	b.n	800b148 <Os_Scheduler_Task100ms_0+0x4>
 800b182:	bf00      	nop
 800b184:	20001504 	.word	0x20001504
 800b188:	200014f8 	.word	0x200014f8
 800b18c:	200014d4 	.word	0x200014d4
 800b190:	200014f4 	.word	0x200014f4

0800b194 <Os_Scheduler_Task500ms_0>:
/**
  * @brief  Periodic 500ms task
  * @return None
  */
OS_TASK_FUNC void Os_Scheduler_Task500ms_0(void)
{
 800b194:	b580      	push	{r7, lr}
 800b196:	af00      	add	r7, sp, #0
    while(1)
    {
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800b198:	4b0e      	ldr	r3, [pc, #56]	; (800b1d4 <Os_Scheduler_Task500ms_0+0x40>)
 800b19a:	781b      	ldrb	r3, [r3, #0]
 800b19c:	b2db      	uxtb	r3, r3
 800b19e:	2b03      	cmp	r3, #3
 800b1a0:	d112      	bne.n	800b1c8 <Os_Scheduler_Task500ms_0+0x34>
    	{
			while(g_Os_Task500ms_count_u32 == g_Os_500msTimerISR_count_u32)
 800b1a2:	bf00      	nop
 800b1a4:	4b0c      	ldr	r3, [pc, #48]	; (800b1d8 <Os_Scheduler_Task500ms_0+0x44>)
 800b1a6:	681a      	ldr	r2, [r3, #0]
 800b1a8:	4b0c      	ldr	r3, [pc, #48]	; (800b1dc <Os_Scheduler_Task500ms_0+0x48>)
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	429a      	cmp	r2, r3
 800b1ae:	d0f9      	beq.n	800b1a4 <Os_Scheduler_Task500ms_0+0x10>
			{

			}
			Os_Task500ms_0_cnt++;
 800b1b0:	4b0b      	ldr	r3, [pc, #44]	; (800b1e0 <Os_Scheduler_Task500ms_0+0x4c>)
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	3301      	adds	r3, #1
 800b1b6:	4a0a      	ldr	r2, [pc, #40]	; (800b1e0 <Os_Scheduler_Task500ms_0+0x4c>)
 800b1b8:	6013      	str	r3, [r2, #0]
			g_Os_Task500ms_count_u32 = g_Os_500msTimerISR_count_u32;
 800b1ba:	4b08      	ldr	r3, [pc, #32]	; (800b1dc <Os_Scheduler_Task500ms_0+0x48>)
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	4a06      	ldr	r2, [pc, #24]	; (800b1d8 <Os_Scheduler_Task500ms_0+0x44>)
 800b1c0:	6013      	str	r3, [r2, #0]

			OS_TASK_CALL(Os_Task_500ms(), g_Os_dwt_500ms_f32);
 800b1c2:	f000 f827 	bl	800b214 <Os_Task_500ms>
 800b1c6:	e7e7      	b.n	800b198 <Os_Scheduler_Task500ms_0+0x4>
    	}
    	else
    	{
    		g_Os_Task500ms_count_u32 = g_Os_500msTimerISR_count_u32;
 800b1c8:	4b04      	ldr	r3, [pc, #16]	; (800b1dc <Os_Scheduler_Task500ms_0+0x48>)
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	4a02      	ldr	r2, [pc, #8]	; (800b1d8 <Os_Scheduler_Task500ms_0+0x44>)
 800b1ce:	6013      	str	r3, [r2, #0]
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800b1d0:	e7e2      	b.n	800b198 <Os_Scheduler_Task500ms_0+0x4>
 800b1d2:	bf00      	nop
 800b1d4:	20001504 	.word	0x20001504
 800b1d8:	20001500 	.word	0x20001500
 800b1dc:	200014d8 	.word	0x200014d8
 800b1e0:	200014fc 	.word	0x200014fc

0800b1e4 <Os_Task_Master>:

#include "Os_task.h"
#include "Rte_Os.h"

TASK(Master)()
{
 800b1e4:	b580      	push	{r7, lr}
 800b1e6:	af00      	add	r7, sp, #0
	Rte_Os_Task_Master();
 800b1e8:	f000 f872 	bl	800b2d0 <Rte_Task_Master>
}
 800b1ec:	bf00      	nop
 800b1ee:	bd80      	pop	{r7, pc}

0800b1f0 <Os_Task_10ms>:

TASK(10ms)()
{
 800b1f0:	b580      	push	{r7, lr}
 800b1f2:	af00      	add	r7, sp, #0
	Rte_Os_Task_10ms();
 800b1f4:	f000 f88e 	bl	800b314 <Rte_Task_10ms>
}
 800b1f8:	bf00      	nop
 800b1fa:	bd80      	pop	{r7, pc}

0800b1fc <Os_Task_50ms>:

TASK(50ms)()
{
 800b1fc:	b580      	push	{r7, lr}
 800b1fe:	af00      	add	r7, sp, #0
	Rte_Os_Task_50ms();
 800b200:	f000 f89c 	bl	800b33c <Rte_Task_50ms>
}
 800b204:	bf00      	nop
 800b206:	bd80      	pop	{r7, pc}

0800b208 <Os_Task_100ms>:

TASK(100ms)()
{
 800b208:	b580      	push	{r7, lr}
 800b20a:	af00      	add	r7, sp, #0
	Rte_Os_Task_100ms();
 800b20c:	f000 f89c 	bl	800b348 <Rte_Task_100ms>
}
 800b210:	bf00      	nop
 800b212:	bd80      	pop	{r7, pc}

0800b214 <Os_Task_500ms>:

TASK(500ms)()
{
 800b214:	b580      	push	{r7, lr}
 800b216:	af00      	add	r7, sp, #0
	Rte_Os_Task_500ms();
 800b218:	f000 f8a2 	bl	800b360 <Rte_Task_500ms>
}
 800b21c:	bf00      	nop
 800b21e:	bd80      	pop	{r7, pc}

0800b220 <Os_Task_Shutdown>:

TASK(Shutdown)()
{
 800b220:	b580      	push	{r7, lr}
 800b222:	af00      	add	r7, sp, #0
	Rte_Os_Task_Shutdown();
 800b224:	f000 f8d0 	bl	800b3c8 <Rte_Task_Shutdown>
}
 800b228:	bf00      	nop
 800b22a:	bd80      	pop	{r7, pc}

0800b22c <Tm_Init>:

#include "Tm.h"
#include "Gpt.h"

void Tm_Init(void)
{
 800b22c:	b480      	push	{r7}
 800b22e:	af00      	add	r7, sp, #0

}
 800b230:	bf00      	nop
 800b232:	46bd      	mov	sp, r7
 800b234:	bc80      	pop	{r7}
 800b236:	4770      	bx	lr

0800b238 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800b238:	f8df d034 	ldr.w	sp, [pc, #52]	; 800b270 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800b23c:	480d      	ldr	r0, [pc, #52]	; (800b274 <LoopForever+0x6>)
  ldr r1, =_edata
 800b23e:	490e      	ldr	r1, [pc, #56]	; (800b278 <LoopForever+0xa>)
  ldr r2, =_sidata
 800b240:	4a0e      	ldr	r2, [pc, #56]	; (800b27c <LoopForever+0xe>)
  movs r3, #0
 800b242:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800b244:	e002      	b.n	800b24c <LoopCopyDataInit>

0800b246 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800b246:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800b248:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800b24a:	3304      	adds	r3, #4

0800b24c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800b24c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800b24e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800b250:	d3f9      	bcc.n	800b246 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800b252:	4a0b      	ldr	r2, [pc, #44]	; (800b280 <LoopForever+0x12>)
  ldr r4, =_ebss
 800b254:	4c0b      	ldr	r4, [pc, #44]	; (800b284 <LoopForever+0x16>)
  movs r3, #0
 800b256:	2300      	movs	r3, #0
  b LoopFillZerobss
 800b258:	e001      	b.n	800b25e <LoopFillZerobss>

0800b25a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800b25a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800b25c:	3204      	adds	r2, #4

0800b25e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800b25e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800b260:	d3fb      	bcc.n	800b25a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800b262:	f7fb fe85 	bl	8006f70 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800b266:	f000 f99d 	bl	800b5a4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	EcuM_Init
 800b26a:	f7ff fd82 	bl	800ad72 <EcuM_Init>

0800b26e <LoopForever>:

LoopForever:
    b LoopForever
 800b26e:	e7fe      	b.n	800b26e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800b270:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800b274:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800b278:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 800b27c:	0800bf7c 	.word	0x0800bf7c
  ldr r2, =_sbss
 800b280:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 800b284:	200015ec 	.word	0x200015ec

0800b288 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800b288:	e7fe      	b.n	800b288 <ADC1_2_IRQHandler>

0800b28a <Rte_Call_EnterProtectedSection>:

static inline void Rte_Call_EnterProtectedSection(void);
static inline void Rte_Call_LeaveProtectedSection(void);

static inline void Rte_Call_EnterProtectedSection(void)
{
 800b28a:	b480      	push	{r7}
 800b28c:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800b28e:	b672      	cpsid	i
}
 800b290:	bf00      	nop
	__disable_irq();
}
 800b292:	bf00      	nop
 800b294:	46bd      	mov	sp, r7
 800b296:	bc80      	pop	{r7}
 800b298:	4770      	bx	lr

0800b29a <Rte_Call_LeaveProtectedSection>:

static inline void Rte_Call_LeaveProtectedSection(void)
{
 800b29a:	b480      	push	{r7}
 800b29c:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsie i" : : : "memory");
 800b29e:	b662      	cpsie	i
}
 800b2a0:	bf00      	nop
	__enable_irq();
}
 800b2a2:	bf00      	nop
 800b2a4:	46bd      	mov	sp, r7
 800b2a6:	bc80      	pop	{r7}
 800b2a8:	4770      	bx	lr
	...

0800b2ac <Rte_Init>:

void Rte_Init(void)
{
 800b2ac:	b580      	push	{r7, lr}
 800b2ae:	af00      	add	r7, sp, #0
	Int_ButtonState = (uint8)HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin);
 800b2b0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800b2b4:	4804      	ldr	r0, [pc, #16]	; (800b2c8 <Rte_Init+0x1c>)
 800b2b6:	f7f7 ff71 	bl	800319c <HAL_GPIO_ReadPin>
 800b2ba:	4603      	mov	r3, r0
 800b2bc:	461a      	mov	r2, r3
 800b2be:	4b03      	ldr	r3, [pc, #12]	; (800b2cc <Rte_Init+0x20>)
 800b2c0:	701a      	strb	r2, [r3, #0]
}
 800b2c2:	bf00      	nop
 800b2c4:	bd80      	pop	{r7, pc}
 800b2c6:	bf00      	nop
 800b2c8:	48000800 	.word	0x48000800
 800b2cc:	20001505 	.word	0x20001505

0800b2d0 <Rte_Task_Master>:

/* Os Tasks*/
/* Init task */
void Rte_Task_Master(void)
{
 800b2d0:	b580      	push	{r7, lr}
 800b2d2:	af00      	add	r7, sp, #0
	/* EcuM startup two: MCal drivers init, BswM init */
	EcuM_StartUp_Two();
 800b2d4:	f7ff fd47 	bl	800ad66 <EcuM_StartUp_Two>

	/* Bsw stacks init */
	NvM_Init();
 800b2d8:	f7ff f9f2 	bl	800a6c0 <NvM_Init>
	Ea_Init();
 800b2dc:	f7ff f9ac 	bl	800a638 <Ea_Init>
	/* Rte init */
	Rte_Init();
 800b2e0:	f7ff ffe4 	bl	800b2ac <Rte_Init>
	/* Cdd init */
	Cdd_Servo_Init();
 800b2e4:	f7f6 fac4 	bl	8001870 <Cdd_Servo_Init>
	Cdd_Ultrasonic_Init();
 800b2e8:	f7f6 fc30 	bl	8001b4c <Cdd_Ultrasonic_Init>
	/* Asw init */
	Access_Init();
 800b2ec:	f7f5 fe92 	bl	8001014 <Access_Init>
	Engine_Init();
 800b2f0:	f7f5 ffac 	bl	800124c <Engine_Init>
	Brakes_Init();
 800b2f4:	f7f5 ff40 	bl	8001178 <Brakes_Init>
	Steering_Init();
 800b2f8:	f7f6 f8f4 	bl	80014e4 <Steering_Init>
	Blinker_Init();
 800b2fc:	f7f6 f8aa 	bl	8001454 <Blinker_Init>
	FrontLights_Init();
 800b300:	f7f6 f8ba 	bl	8001478 <FrontLights_Init>
	InteriorLights_Init();
 800b304:	f7f6 f8ca 	bl	800149c <InteriorLights_Init>
	RearLights_Init();
 800b308:	f7f6 f8da 	bl	80014c0 <RearLights_Init>
	/* Init function of ASW module used for testing purposes. TODO: remove after tests */
	LED_Init();
 800b30c:	f7f5 fff4 	bl	80012f8 <LED_Init>

	/* Add new ASW init functions here */
}
 800b310:	bf00      	nop
 800b312:	bd80      	pop	{r7, pc}

0800b314 <Rte_Task_10ms>:

void Rte_Task_10ms(void)
{
 800b314:	b580      	push	{r7, lr}
 800b316:	af00      	add	r7, sp, #0
	/* BSW */
	BswM_MainFunction();
 800b318:	f7ff fa42 	bl	800a7a0 <BswM_MainFunction>
	NvM_MainFunction();
 800b31c:	f7ff f9e0 	bl	800a6e0 <NvM_MainFunction>
	/* CDD */
	Cdd_Servo_MainFunction();
 800b320:	f7f6 face 	bl	80018c0 <Cdd_Servo_MainFunction>
	Cdd_Ultrasonic_MainFunction();
 800b324:	f7f6 fd3a 	bl	8001d9c <Cdd_Ultrasonic_MainFunction>
	/* ASW */
	Access_MainFunction();
 800b328:	f7f5 fe80 	bl	800102c <Access_MainFunction>
	Engine_MainFunction();
 800b32c:	f7f5 ff9a 	bl	8001264 <Engine_MainFunction>
	Brakes_MainFunction();
 800b330:	f7f5 ff4c 	bl	80011cc <Brakes_MainFunction>
	Steering_MainFunction();
 800b334:	f7f6 f8e2 	bl	80014fc <Steering_MainFunction>

}
 800b338:	bf00      	nop
 800b33a:	bd80      	pop	{r7, pc}

0800b33c <Rte_Task_50ms>:

void Rte_Task_50ms(void)
{
 800b33c:	b580      	push	{r7, lr}
 800b33e:	af00      	add	r7, sp, #0
	/* MainFunction of ASW module used for testing purposes. TODO: remove after tests */
	LED_MainFunction();
 800b340:	f7f5 fffe 	bl	8001340 <LED_MainFunction>
}
 800b344:	bf00      	nop
 800b346:	bd80      	pop	{r7, pc}

0800b348 <Rte_Task_100ms>:

void Rte_Task_100ms(void)
{
 800b348:	b580      	push	{r7, lr}
 800b34a:	af00      	add	r7, sp, #0
	Blinker_MainFunction();
 800b34c:	f7f6 f88e 	bl	800146c <Blinker_MainFunction>
	FrontLights_MainFunction();
 800b350:	f7f6 f89e 	bl	8001490 <FrontLights_MainFunction>
	InteriorLights_MainFunction();
 800b354:	f7f6 f8ae 	bl	80014b4 <InteriorLights_MainFunction>
	RearLights_MainFunction();
 800b358:	f7f6 f8be 	bl	80014d8 <RearLights_MainFunction>
}
 800b35c:	bf00      	nop
 800b35e:	bd80      	pop	{r7, pc}

0800b360 <Rte_Task_500ms>:

void Rte_Task_500ms(void)
{
 800b360:	b580      	push	{r7, lr}
 800b362:	af00      	add	r7, sp, #0

	/* UART test section. TODO: remove */
	sprintf(databuf, "%4d X", count);
 800b364:	4b13      	ldr	r3, [pc, #76]	; (800b3b4 <Rte_Task_500ms+0x54>)
 800b366:	881b      	ldrh	r3, [r3, #0]
 800b368:	461a      	mov	r2, r3
 800b36a:	4913      	ldr	r1, [pc, #76]	; (800b3b8 <Rte_Task_500ms+0x58>)
 800b36c:	4813      	ldr	r0, [pc, #76]	; (800b3bc <Rte_Task_500ms+0x5c>)
 800b36e:	f000 f945 	bl	800b5fc <siprintf>
	databuf[strlen(databuf)] = 0;
 800b372:	4812      	ldr	r0, [pc, #72]	; (800b3bc <Rte_Task_500ms+0x5c>)
 800b374:	f7f4 ff34 	bl	80001e0 <strlen>
 800b378:	4603      	mov	r3, r0
 800b37a:	4a10      	ldr	r2, [pc, #64]	; (800b3bc <Rte_Task_500ms+0x5c>)
 800b37c:	2100      	movs	r1, #0
 800b37e:	54d1      	strb	r1, [r2, r3]
	HAL_UART_Transmit(&huart2, (uint8 *)databuf, strlen(databuf), 1000);
 800b380:	480e      	ldr	r0, [pc, #56]	; (800b3bc <Rte_Task_500ms+0x5c>)
 800b382:	f7f4 ff2d 	bl	80001e0 <strlen>
 800b386:	4603      	mov	r3, r0
 800b388:	b29a      	uxth	r2, r3
 800b38a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800b38e:	490b      	ldr	r1, [pc, #44]	; (800b3bc <Rte_Task_500ms+0x5c>)
 800b390:	480b      	ldr	r0, [pc, #44]	; (800b3c0 <Rte_Task_500ms+0x60>)
 800b392:	f7fe f991 	bl	80096b8 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, crlf, 1, 1000);
 800b396:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800b39a:	2201      	movs	r2, #1
 800b39c:	4909      	ldr	r1, [pc, #36]	; (800b3c4 <Rte_Task_500ms+0x64>)
 800b39e:	4808      	ldr	r0, [pc, #32]	; (800b3c0 <Rte_Task_500ms+0x60>)
 800b3a0:	f7fe f98a 	bl	80096b8 <HAL_UART_Transmit>

	count++;
 800b3a4:	4b03      	ldr	r3, [pc, #12]	; (800b3b4 <Rte_Task_500ms+0x54>)
 800b3a6:	881b      	ldrh	r3, [r3, #0]
 800b3a8:	3301      	adds	r3, #1
 800b3aa:	b29a      	uxth	r2, r3
 800b3ac:	4b01      	ldr	r3, [pc, #4]	; (800b3b4 <Rte_Task_500ms+0x54>)
 800b3ae:	801a      	strh	r2, [r3, #0]
}
 800b3b0:	bf00      	nop
 800b3b2:	bd80      	pop	{r7, pc}
 800b3b4:	20001518 	.word	0x20001518
 800b3b8:	0800beec 	.word	0x0800beec
 800b3bc:	20001508 	.word	0x20001508
 800b3c0:	20000468 	.word	0x20000468
 800b3c4:	20000010 	.word	0x20000010

0800b3c8 <Rte_Task_Shutdown>:

void Rte_Task_Shutdown(void)
{
 800b3c8:	b580      	push	{r7, lr}
 800b3ca:	af00      	add	r7, sp, #0
	/* ASW Shutdown callbacks */
	LED_Shutdown();
 800b3cc:	f7f6 f832 	bl	8001434 <LED_Shutdown>
	Brakes_Shutdown();
 800b3d0:	f7f5 ff2c 	bl	800122c <Brakes_Shutdown>

	/* BSW Shutdown callbacks */
}
 800b3d4:	bf00      	nop
 800b3d6:	bd80      	pop	{r7, pc}

0800b3d8 <Rte_Call_Cdd_Ultrasonic_TriggerMeasurement>:
/* CDD interfaces: Ultrasonic */
/* Cdd_Ultrasonic: Trigger measurement */
void Rte_Call_Cdd_Ultrasonic_TriggerMeasurement(void)
{
 800b3d8:	b580      	push	{r7, lr}
 800b3da:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO, c_Cdd_Ultrasonic_CfgType_s.TRIG_PIN, (GPIO_PinState)GPIO_PIN_SET);
 800b3dc:	4b0b      	ldr	r3, [pc, #44]	; (800b40c <Rte_Call_Cdd_Ultrasonic_TriggerMeasurement+0x34>)
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	4a0a      	ldr	r2, [pc, #40]	; (800b40c <Rte_Call_Cdd_Ultrasonic_TriggerMeasurement+0x34>)
 800b3e2:	8891      	ldrh	r1, [r2, #4]
 800b3e4:	2201      	movs	r2, #1
 800b3e6:	4618      	mov	r0, r3
 800b3e8:	f7f7 feef 	bl	80031ca <HAL_GPIO_WritePin>
	__asm("NOP");
 800b3ec:	bf00      	nop
	__asm("NOP");
 800b3ee:	bf00      	nop
	__asm("NOP");
 800b3f0:	bf00      	nop
	__asm("NOP");
 800b3f2:	bf00      	nop
	__asm("NOP");
 800b3f4:	bf00      	nop
	HAL_GPIO_WritePin(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO, c_Cdd_Ultrasonic_CfgType_s.TRIG_PIN, (GPIO_PinState)GPIO_PIN_RESET);
 800b3f6:	4b05      	ldr	r3, [pc, #20]	; (800b40c <Rte_Call_Cdd_Ultrasonic_TriggerMeasurement+0x34>)
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	4a04      	ldr	r2, [pc, #16]	; (800b40c <Rte_Call_Cdd_Ultrasonic_TriggerMeasurement+0x34>)
 800b3fc:	8891      	ldrh	r1, [r2, #4]
 800b3fe:	2200      	movs	r2, #0
 800b400:	4618      	mov	r0, r3
 800b402:	f7f7 fee2 	bl	80031ca <HAL_GPIO_WritePin>
}
 800b406:	bf00      	nop
 800b408:	bd80      	pop	{r7, pc}
 800b40a:	bf00      	nop
 800b40c:	0800bef4 	.word	0x0800bef4

0800b410 <Rte_Read_Cdd_Ultrasonic_Distance_f32>:

/* Cdd_Ultrasonic: Read distance */
void Rte_Read_Cdd_Ultrasonic_Distance_f32(float32 *distance)
{
 800b410:	b580      	push	{r7, lr}
 800b412:	b082      	sub	sp, #8
 800b414:	af00      	add	r7, sp, #0
 800b416:	6078      	str	r0, [r7, #4]
	*distance = Cdd_Ultrasonic_ReadDistance();
 800b418:	f7f6 fcda 	bl	8001dd0 <Cdd_Ultrasonic_ReadDistance>
 800b41c:	4602      	mov	r2, r0
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	601a      	str	r2, [r3, #0]
}
 800b422:	bf00      	nop
 800b424:	3708      	adds	r7, #8
 800b426:	46bd      	mov	sp, r7
 800b428:	bd80      	pop	{r7, pc}
	...

0800b42c <Rte_Read_PC13_Pin_State>:
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
}

/* Read PC13 pin state - button state */
void Rte_Read_PC13_Pin_State(uint8 *state)
{
 800b42c:	b480      	push	{r7}
 800b42e:	b083      	sub	sp, #12
 800b430:	af00      	add	r7, sp, #0
 800b432:	6078      	str	r0, [r7, #4]
	*state = Int_ButtonState;
 800b434:	4b04      	ldr	r3, [pc, #16]	; (800b448 <Rte_Read_PC13_Pin_State+0x1c>)
 800b436:	781b      	ldrb	r3, [r3, #0]
 800b438:	b2da      	uxtb	r2, r3
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	701a      	strb	r2, [r3, #0]
}
 800b43e:	bf00      	nop
 800b440:	370c      	adds	r7, #12
 800b442:	46bd      	mov	sp, r7
 800b444:	bc80      	pop	{r7}
 800b446:	4770      	bx	lr
 800b448:	20001505 	.word	0x20001505

0800b44c <Rte_Write_PC13_Pin_State>:

/* Save PC13 Pin state (called from IRQ) - TODO: change this */
void Rte_Write_PC13_Pin_State(uint8 state)
{
 800b44c:	b480      	push	{r7}
 800b44e:	b083      	sub	sp, #12
 800b450:	af00      	add	r7, sp, #0
 800b452:	4603      	mov	r3, r0
 800b454:	71fb      	strb	r3, [r7, #7]
	Int_ButtonState = state;
 800b456:	4a04      	ldr	r2, [pc, #16]	; (800b468 <Rte_Write_PC13_Pin_State+0x1c>)
 800b458:	79fb      	ldrb	r3, [r7, #7]
 800b45a:	7013      	strb	r3, [r2, #0]
}
 800b45c:	bf00      	nop
 800b45e:	370c      	adds	r7, #12
 800b460:	46bd      	mov	sp, r7
 800b462:	bc80      	pop	{r7}
 800b464:	4770      	bx	lr
 800b466:	bf00      	nop
 800b468:	20001505 	.word	0x20001505

0800b46c <Rte_Read_g_CollisionWarning_Status>:

extern void Rte_Read_g_CollisionWarning_Status(uint8 *status)
{
 800b46c:	b480      	push	{r7}
 800b46e:	b083      	sub	sp, #12
 800b470:	af00      	add	r7, sp, #0
 800b472:	6078      	str	r0, [r7, #4]
	*status = g_Rte_CollisionWarning_Status_u8;
 800b474:	4b04      	ldr	r3, [pc, #16]	; (800b488 <Rte_Read_g_CollisionWarning_Status+0x1c>)
 800b476:	781a      	ldrb	r2, [r3, #0]
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	701a      	strb	r2, [r3, #0]
}
 800b47c:	bf00      	nop
 800b47e:	370c      	adds	r7, #12
 800b480:	46bd      	mov	sp, r7
 800b482:	bc80      	pop	{r7}
 800b484:	4770      	bx	lr
 800b486:	bf00      	nop
 800b488:	2000151a 	.word	0x2000151a

0800b48c <Rte_Write_g_CollisionWarning_Status>:

extern void Rte_Write_g_CollisionWarning_Status(uint8 status)
{
 800b48c:	b480      	push	{r7}
 800b48e:	b083      	sub	sp, #12
 800b490:	af00      	add	r7, sp, #0
 800b492:	4603      	mov	r3, r0
 800b494:	71fb      	strb	r3, [r7, #7]
	g_Rte_CollisionWarning_Status_u8 = status;
 800b496:	4a04      	ldr	r2, [pc, #16]	; (800b4a8 <Rte_Write_g_CollisionWarning_Status+0x1c>)
 800b498:	79fb      	ldrb	r3, [r7, #7]
 800b49a:	7013      	strb	r3, [r2, #0]
}
 800b49c:	bf00      	nop
 800b49e:	370c      	adds	r7, #12
 800b4a0:	46bd      	mov	sp, r7
 800b4a2:	bc80      	pop	{r7}
 800b4a4:	4770      	bx	lr
 800b4a6:	bf00      	nop
 800b4a8:	2000151a 	.word	0x2000151a

0800b4ac <Rte_Write_DIO_Autobrakes_State_b>:

/* Write PC6 pin state */
void Rte_Write_DIO_Autobrakes_State_b(boolean state)
{
 800b4ac:	b580      	push	{r7, lr}
 800b4ae:	b082      	sub	sp, #8
 800b4b0:	af00      	add	r7, sp, #0
 800b4b2:	4603      	mov	r3, r0
 800b4b4:	71fb      	strb	r3, [r7, #7]
	if(TRUE == state)
 800b4b6:	79fb      	ldrb	r3, [r7, #7]
 800b4b8:	2b01      	cmp	r3, #1
 800b4ba:	d105      	bne.n	800b4c8 <Rte_Write_DIO_Autobrakes_State_b+0x1c>
	{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 800b4bc:	2200      	movs	r2, #0
 800b4be:	2140      	movs	r1, #64	; 0x40
 800b4c0:	4806      	ldr	r0, [pc, #24]	; (800b4dc <Rte_Write_DIO_Autobrakes_State_b+0x30>)
 800b4c2:	f7f7 fe82 	bl	80031ca <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
	}
}
 800b4c6:	e004      	b.n	800b4d2 <Rte_Write_DIO_Autobrakes_State_b+0x26>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 800b4c8:	2201      	movs	r2, #1
 800b4ca:	2140      	movs	r1, #64	; 0x40
 800b4cc:	4803      	ldr	r0, [pc, #12]	; (800b4dc <Rte_Write_DIO_Autobrakes_State_b+0x30>)
 800b4ce:	f7f7 fe7c 	bl	80031ca <HAL_GPIO_WritePin>
}
 800b4d2:	bf00      	nop
 800b4d4:	3708      	adds	r7, #8
 800b4d6:	46bd      	mov	sp, r7
 800b4d8:	bd80      	pop	{r7, pc}
 800b4da:	bf00      	nop
 800b4dc:	48000800 	.word	0x48000800

0800b4e0 <Rte_Cdd_Servo_RawMove>:

void Rte_Cdd_Servo_RawMove(uint16 pulse)
{
 800b4e0:	b580      	push	{r7, lr}
 800b4e2:	b082      	sub	sp, #8
 800b4e4:	af00      	add	r7, sp, #0
 800b4e6:	4603      	mov	r3, r0
 800b4e8:	80fb      	strh	r3, [r7, #6]
	Cdd_Servo_RawMove(pulse);
 800b4ea:	88fb      	ldrh	r3, [r7, #6]
 800b4ec:	4618      	mov	r0, r3
 800b4ee:	f7f6 f9cb 	bl	8001888 <Cdd_Servo_RawMove>
}
 800b4f2:	bf00      	nop
 800b4f4:	3708      	adds	r7, #8
 800b4f6:	46bd      	mov	sp, r7
 800b4f8:	bd80      	pop	{r7, pc}
	...

0800b4fc <Rte_Read_NvM_Block>:

void Rte_Read_NvM_Block(uint16 blockID, uint8 *data)
{
 800b4fc:	b580      	push	{r7, lr}
 800b4fe:	b082      	sub	sp, #8
 800b500:	af00      	add	r7, sp, #0
 800b502:	4603      	mov	r3, r0
 800b504:	6039      	str	r1, [r7, #0]
 800b506:	80fb      	strh	r3, [r7, #6]
	/* TODO:	- remove direct read <- should be done by ReadAll
	 * 			- add block update after write
	 */
	NvM_ReadBlock(blockID, Rte_NvM_RAM_Block[blockID]);
 800b508:	88fb      	ldrh	r3, [r7, #6]
 800b50a:	015b      	lsls	r3, r3, #5
 800b50c:	4a07      	ldr	r2, [pc, #28]	; (800b52c <Rte_Read_NvM_Block+0x30>)
 800b50e:	441a      	add	r2, r3
 800b510:	88fb      	ldrh	r3, [r7, #6]
 800b512:	4611      	mov	r1, r2
 800b514:	4618      	mov	r0, r3
 800b516:	f7ff f918 	bl	800a74a <NvM_ReadBlock>
	data = &Rte_NvM_RAM_Block[blockID][0u];
 800b51a:	88fb      	ldrh	r3, [r7, #6]
 800b51c:	015b      	lsls	r3, r3, #5
 800b51e:	4a03      	ldr	r2, [pc, #12]	; (800b52c <Rte_Read_NvM_Block+0x30>)
 800b520:	4413      	add	r3, r2
 800b522:	603b      	str	r3, [r7, #0]
}
 800b524:	bf00      	nop
 800b526:	3708      	adds	r7, #8
 800b528:	46bd      	mov	sp, r7
 800b52a:	bd80      	pop	{r7, pc}
 800b52c:	2000151c 	.word	0x2000151c

0800b530 <Rte_Write_NvM_Block>:

void Rte_Write_NvM_Block(uint16 blockID, uint8 *data)
{
 800b530:	b580      	push	{r7, lr}
 800b532:	b082      	sub	sp, #8
 800b534:	af00      	add	r7, sp, #0
 800b536:	4603      	mov	r3, r0
 800b538:	6039      	str	r1, [r7, #0]
 800b53a:	80fb      	strh	r3, [r7, #6]
	NvM_WriteBlock(blockID, data);
 800b53c:	88fb      	ldrh	r3, [r7, #6]
 800b53e:	6839      	ldr	r1, [r7, #0]
 800b540:	4618      	mov	r0, r3
 800b542:	f7ff f8f3 	bl	800a72c <NvM_WriteBlock>
}
 800b546:	bf00      	nop
 800b548:	3708      	adds	r7, #8
 800b54a:	46bd      	mov	sp, r7
 800b54c:	bd80      	pop	{r7, pc}
	...

0800b550 <Rte_Write_AN0_Voltage_u16>:

void Rte_Write_AN0_Voltage_u16(uint16 voltage)
{
 800b550:	b480      	push	{r7}
 800b552:	b083      	sub	sp, #12
 800b554:	af00      	add	r7, sp, #0
 800b556:	4603      	mov	r3, r0
 800b558:	80fb      	strh	r3, [r7, #6]
	Rte_ADC_AN0_Voltage = voltage;
 800b55a:	4a04      	ldr	r2, [pc, #16]	; (800b56c <Rte_Write_AN0_Voltage_u16+0x1c>)
 800b55c:	88fb      	ldrh	r3, [r7, #6]
 800b55e:	8013      	strh	r3, [r2, #0]
}
 800b560:	bf00      	nop
 800b562:	370c      	adds	r7, #12
 800b564:	46bd      	mov	sp, r7
 800b566:	bc80      	pop	{r7}
 800b568:	4770      	bx	lr
 800b56a:	bf00      	nop
 800b56c:	20001506 	.word	0x20001506

0800b570 <Rte_Read_AN0_Voltage_u16>:

void Rte_Read_AN0_Voltage_u16(uint16 *voltage)
{
 800b570:	b580      	push	{r7, lr}
 800b572:	b082      	sub	sp, #8
 800b574:	af00      	add	r7, sp, #0
 800b576:	6078      	str	r0, [r7, #4]
	/* Disable interrupts */
	Rte_Call_EnterProtectedSection();
 800b578:	f7ff fe87 	bl	800b28a <Rte_Call_EnterProtectedSection>
	/* Read ADC value */
	*voltage = Rte_ADC_AN0_Voltage;
 800b57c:	4b05      	ldr	r3, [pc, #20]	; (800b594 <Rte_Read_AN0_Voltage_u16+0x24>)
 800b57e:	881b      	ldrh	r3, [r3, #0]
 800b580:	b29a      	uxth	r2, r3
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	801a      	strh	r2, [r3, #0]
	/* Enable interrupts */
	Rte_Call_LeaveProtectedSection();
 800b586:	f7ff fe88 	bl	800b29a <Rte_Call_LeaveProtectedSection>
}
 800b58a:	bf00      	nop
 800b58c:	3708      	adds	r7, #8
 800b58e:	46bd      	mov	sp, r7
 800b590:	bd80      	pop	{r7, pc}
 800b592:	bf00      	nop
 800b594:	20001506 	.word	0x20001506

0800b598 <__errno>:
 800b598:	4b01      	ldr	r3, [pc, #4]	; (800b5a0 <__errno+0x8>)
 800b59a:	6818      	ldr	r0, [r3, #0]
 800b59c:	4770      	bx	lr
 800b59e:	bf00      	nop
 800b5a0:	20000014 	.word	0x20000014

0800b5a4 <__libc_init_array>:
 800b5a4:	b570      	push	{r4, r5, r6, lr}
 800b5a6:	4d0d      	ldr	r5, [pc, #52]	; (800b5dc <__libc_init_array+0x38>)
 800b5a8:	4c0d      	ldr	r4, [pc, #52]	; (800b5e0 <__libc_init_array+0x3c>)
 800b5aa:	1b64      	subs	r4, r4, r5
 800b5ac:	10a4      	asrs	r4, r4, #2
 800b5ae:	2600      	movs	r6, #0
 800b5b0:	42a6      	cmp	r6, r4
 800b5b2:	d109      	bne.n	800b5c8 <__libc_init_array+0x24>
 800b5b4:	4d0b      	ldr	r5, [pc, #44]	; (800b5e4 <__libc_init_array+0x40>)
 800b5b6:	4c0c      	ldr	r4, [pc, #48]	; (800b5e8 <__libc_init_array+0x44>)
 800b5b8:	f000 fc8c 	bl	800bed4 <_init>
 800b5bc:	1b64      	subs	r4, r4, r5
 800b5be:	10a4      	asrs	r4, r4, #2
 800b5c0:	2600      	movs	r6, #0
 800b5c2:	42a6      	cmp	r6, r4
 800b5c4:	d105      	bne.n	800b5d2 <__libc_init_array+0x2e>
 800b5c6:	bd70      	pop	{r4, r5, r6, pc}
 800b5c8:	f855 3b04 	ldr.w	r3, [r5], #4
 800b5cc:	4798      	blx	r3
 800b5ce:	3601      	adds	r6, #1
 800b5d0:	e7ee      	b.n	800b5b0 <__libc_init_array+0xc>
 800b5d2:	f855 3b04 	ldr.w	r3, [r5], #4
 800b5d6:	4798      	blx	r3
 800b5d8:	3601      	adds	r6, #1
 800b5da:	e7f2      	b.n	800b5c2 <__libc_init_array+0x1e>
 800b5dc:	0800bf74 	.word	0x0800bf74
 800b5e0:	0800bf74 	.word	0x0800bf74
 800b5e4:	0800bf74 	.word	0x0800bf74
 800b5e8:	0800bf78 	.word	0x0800bf78

0800b5ec <memset>:
 800b5ec:	4402      	add	r2, r0
 800b5ee:	4603      	mov	r3, r0
 800b5f0:	4293      	cmp	r3, r2
 800b5f2:	d100      	bne.n	800b5f6 <memset+0xa>
 800b5f4:	4770      	bx	lr
 800b5f6:	f803 1b01 	strb.w	r1, [r3], #1
 800b5fa:	e7f9      	b.n	800b5f0 <memset+0x4>

0800b5fc <siprintf>:
 800b5fc:	b40e      	push	{r1, r2, r3}
 800b5fe:	b500      	push	{lr}
 800b600:	b09c      	sub	sp, #112	; 0x70
 800b602:	ab1d      	add	r3, sp, #116	; 0x74
 800b604:	9002      	str	r0, [sp, #8]
 800b606:	9006      	str	r0, [sp, #24]
 800b608:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b60c:	4809      	ldr	r0, [pc, #36]	; (800b634 <siprintf+0x38>)
 800b60e:	9107      	str	r1, [sp, #28]
 800b610:	9104      	str	r1, [sp, #16]
 800b612:	4909      	ldr	r1, [pc, #36]	; (800b638 <siprintf+0x3c>)
 800b614:	f853 2b04 	ldr.w	r2, [r3], #4
 800b618:	9105      	str	r1, [sp, #20]
 800b61a:	6800      	ldr	r0, [r0, #0]
 800b61c:	9301      	str	r3, [sp, #4]
 800b61e:	a902      	add	r1, sp, #8
 800b620:	f000 f868 	bl	800b6f4 <_svfiprintf_r>
 800b624:	9b02      	ldr	r3, [sp, #8]
 800b626:	2200      	movs	r2, #0
 800b628:	701a      	strb	r2, [r3, #0]
 800b62a:	b01c      	add	sp, #112	; 0x70
 800b62c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b630:	b003      	add	sp, #12
 800b632:	4770      	bx	lr
 800b634:	20000014 	.word	0x20000014
 800b638:	ffff0208 	.word	0xffff0208

0800b63c <__ssputs_r>:
 800b63c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b640:	688e      	ldr	r6, [r1, #8]
 800b642:	429e      	cmp	r6, r3
 800b644:	4682      	mov	sl, r0
 800b646:	460c      	mov	r4, r1
 800b648:	4690      	mov	r8, r2
 800b64a:	461f      	mov	r7, r3
 800b64c:	d838      	bhi.n	800b6c0 <__ssputs_r+0x84>
 800b64e:	898a      	ldrh	r2, [r1, #12]
 800b650:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b654:	d032      	beq.n	800b6bc <__ssputs_r+0x80>
 800b656:	6825      	ldr	r5, [r4, #0]
 800b658:	6909      	ldr	r1, [r1, #16]
 800b65a:	eba5 0901 	sub.w	r9, r5, r1
 800b65e:	6965      	ldr	r5, [r4, #20]
 800b660:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b664:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b668:	3301      	adds	r3, #1
 800b66a:	444b      	add	r3, r9
 800b66c:	106d      	asrs	r5, r5, #1
 800b66e:	429d      	cmp	r5, r3
 800b670:	bf38      	it	cc
 800b672:	461d      	movcc	r5, r3
 800b674:	0553      	lsls	r3, r2, #21
 800b676:	d531      	bpl.n	800b6dc <__ssputs_r+0xa0>
 800b678:	4629      	mov	r1, r5
 800b67a:	f000 fb61 	bl	800bd40 <_malloc_r>
 800b67e:	4606      	mov	r6, r0
 800b680:	b950      	cbnz	r0, 800b698 <__ssputs_r+0x5c>
 800b682:	230c      	movs	r3, #12
 800b684:	f8ca 3000 	str.w	r3, [sl]
 800b688:	89a3      	ldrh	r3, [r4, #12]
 800b68a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b68e:	81a3      	strh	r3, [r4, #12]
 800b690:	f04f 30ff 	mov.w	r0, #4294967295
 800b694:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b698:	6921      	ldr	r1, [r4, #16]
 800b69a:	464a      	mov	r2, r9
 800b69c:	f000 fabe 	bl	800bc1c <memcpy>
 800b6a0:	89a3      	ldrh	r3, [r4, #12]
 800b6a2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b6a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b6aa:	81a3      	strh	r3, [r4, #12]
 800b6ac:	6126      	str	r6, [r4, #16]
 800b6ae:	6165      	str	r5, [r4, #20]
 800b6b0:	444e      	add	r6, r9
 800b6b2:	eba5 0509 	sub.w	r5, r5, r9
 800b6b6:	6026      	str	r6, [r4, #0]
 800b6b8:	60a5      	str	r5, [r4, #8]
 800b6ba:	463e      	mov	r6, r7
 800b6bc:	42be      	cmp	r6, r7
 800b6be:	d900      	bls.n	800b6c2 <__ssputs_r+0x86>
 800b6c0:	463e      	mov	r6, r7
 800b6c2:	6820      	ldr	r0, [r4, #0]
 800b6c4:	4632      	mov	r2, r6
 800b6c6:	4641      	mov	r1, r8
 800b6c8:	f000 fab6 	bl	800bc38 <memmove>
 800b6cc:	68a3      	ldr	r3, [r4, #8]
 800b6ce:	1b9b      	subs	r3, r3, r6
 800b6d0:	60a3      	str	r3, [r4, #8]
 800b6d2:	6823      	ldr	r3, [r4, #0]
 800b6d4:	4433      	add	r3, r6
 800b6d6:	6023      	str	r3, [r4, #0]
 800b6d8:	2000      	movs	r0, #0
 800b6da:	e7db      	b.n	800b694 <__ssputs_r+0x58>
 800b6dc:	462a      	mov	r2, r5
 800b6de:	f000 fba3 	bl	800be28 <_realloc_r>
 800b6e2:	4606      	mov	r6, r0
 800b6e4:	2800      	cmp	r0, #0
 800b6e6:	d1e1      	bne.n	800b6ac <__ssputs_r+0x70>
 800b6e8:	6921      	ldr	r1, [r4, #16]
 800b6ea:	4650      	mov	r0, sl
 800b6ec:	f000 fabe 	bl	800bc6c <_free_r>
 800b6f0:	e7c7      	b.n	800b682 <__ssputs_r+0x46>
	...

0800b6f4 <_svfiprintf_r>:
 800b6f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6f8:	4698      	mov	r8, r3
 800b6fa:	898b      	ldrh	r3, [r1, #12]
 800b6fc:	061b      	lsls	r3, r3, #24
 800b6fe:	b09d      	sub	sp, #116	; 0x74
 800b700:	4607      	mov	r7, r0
 800b702:	460d      	mov	r5, r1
 800b704:	4614      	mov	r4, r2
 800b706:	d50e      	bpl.n	800b726 <_svfiprintf_r+0x32>
 800b708:	690b      	ldr	r3, [r1, #16]
 800b70a:	b963      	cbnz	r3, 800b726 <_svfiprintf_r+0x32>
 800b70c:	2140      	movs	r1, #64	; 0x40
 800b70e:	f000 fb17 	bl	800bd40 <_malloc_r>
 800b712:	6028      	str	r0, [r5, #0]
 800b714:	6128      	str	r0, [r5, #16]
 800b716:	b920      	cbnz	r0, 800b722 <_svfiprintf_r+0x2e>
 800b718:	230c      	movs	r3, #12
 800b71a:	603b      	str	r3, [r7, #0]
 800b71c:	f04f 30ff 	mov.w	r0, #4294967295
 800b720:	e0d1      	b.n	800b8c6 <_svfiprintf_r+0x1d2>
 800b722:	2340      	movs	r3, #64	; 0x40
 800b724:	616b      	str	r3, [r5, #20]
 800b726:	2300      	movs	r3, #0
 800b728:	9309      	str	r3, [sp, #36]	; 0x24
 800b72a:	2320      	movs	r3, #32
 800b72c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b730:	f8cd 800c 	str.w	r8, [sp, #12]
 800b734:	2330      	movs	r3, #48	; 0x30
 800b736:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b8e0 <_svfiprintf_r+0x1ec>
 800b73a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b73e:	f04f 0901 	mov.w	r9, #1
 800b742:	4623      	mov	r3, r4
 800b744:	469a      	mov	sl, r3
 800b746:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b74a:	b10a      	cbz	r2, 800b750 <_svfiprintf_r+0x5c>
 800b74c:	2a25      	cmp	r2, #37	; 0x25
 800b74e:	d1f9      	bne.n	800b744 <_svfiprintf_r+0x50>
 800b750:	ebba 0b04 	subs.w	fp, sl, r4
 800b754:	d00b      	beq.n	800b76e <_svfiprintf_r+0x7a>
 800b756:	465b      	mov	r3, fp
 800b758:	4622      	mov	r2, r4
 800b75a:	4629      	mov	r1, r5
 800b75c:	4638      	mov	r0, r7
 800b75e:	f7ff ff6d 	bl	800b63c <__ssputs_r>
 800b762:	3001      	adds	r0, #1
 800b764:	f000 80aa 	beq.w	800b8bc <_svfiprintf_r+0x1c8>
 800b768:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b76a:	445a      	add	r2, fp
 800b76c:	9209      	str	r2, [sp, #36]	; 0x24
 800b76e:	f89a 3000 	ldrb.w	r3, [sl]
 800b772:	2b00      	cmp	r3, #0
 800b774:	f000 80a2 	beq.w	800b8bc <_svfiprintf_r+0x1c8>
 800b778:	2300      	movs	r3, #0
 800b77a:	f04f 32ff 	mov.w	r2, #4294967295
 800b77e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b782:	f10a 0a01 	add.w	sl, sl, #1
 800b786:	9304      	str	r3, [sp, #16]
 800b788:	9307      	str	r3, [sp, #28]
 800b78a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b78e:	931a      	str	r3, [sp, #104]	; 0x68
 800b790:	4654      	mov	r4, sl
 800b792:	2205      	movs	r2, #5
 800b794:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b798:	4851      	ldr	r0, [pc, #324]	; (800b8e0 <_svfiprintf_r+0x1ec>)
 800b79a:	f7f4 fd29 	bl	80001f0 <memchr>
 800b79e:	9a04      	ldr	r2, [sp, #16]
 800b7a0:	b9d8      	cbnz	r0, 800b7da <_svfiprintf_r+0xe6>
 800b7a2:	06d0      	lsls	r0, r2, #27
 800b7a4:	bf44      	itt	mi
 800b7a6:	2320      	movmi	r3, #32
 800b7a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b7ac:	0711      	lsls	r1, r2, #28
 800b7ae:	bf44      	itt	mi
 800b7b0:	232b      	movmi	r3, #43	; 0x2b
 800b7b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b7b6:	f89a 3000 	ldrb.w	r3, [sl]
 800b7ba:	2b2a      	cmp	r3, #42	; 0x2a
 800b7bc:	d015      	beq.n	800b7ea <_svfiprintf_r+0xf6>
 800b7be:	9a07      	ldr	r2, [sp, #28]
 800b7c0:	4654      	mov	r4, sl
 800b7c2:	2000      	movs	r0, #0
 800b7c4:	f04f 0c0a 	mov.w	ip, #10
 800b7c8:	4621      	mov	r1, r4
 800b7ca:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b7ce:	3b30      	subs	r3, #48	; 0x30
 800b7d0:	2b09      	cmp	r3, #9
 800b7d2:	d94e      	bls.n	800b872 <_svfiprintf_r+0x17e>
 800b7d4:	b1b0      	cbz	r0, 800b804 <_svfiprintf_r+0x110>
 800b7d6:	9207      	str	r2, [sp, #28]
 800b7d8:	e014      	b.n	800b804 <_svfiprintf_r+0x110>
 800b7da:	eba0 0308 	sub.w	r3, r0, r8
 800b7de:	fa09 f303 	lsl.w	r3, r9, r3
 800b7e2:	4313      	orrs	r3, r2
 800b7e4:	9304      	str	r3, [sp, #16]
 800b7e6:	46a2      	mov	sl, r4
 800b7e8:	e7d2      	b.n	800b790 <_svfiprintf_r+0x9c>
 800b7ea:	9b03      	ldr	r3, [sp, #12]
 800b7ec:	1d19      	adds	r1, r3, #4
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	9103      	str	r1, [sp, #12]
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	bfbb      	ittet	lt
 800b7f6:	425b      	neglt	r3, r3
 800b7f8:	f042 0202 	orrlt.w	r2, r2, #2
 800b7fc:	9307      	strge	r3, [sp, #28]
 800b7fe:	9307      	strlt	r3, [sp, #28]
 800b800:	bfb8      	it	lt
 800b802:	9204      	strlt	r2, [sp, #16]
 800b804:	7823      	ldrb	r3, [r4, #0]
 800b806:	2b2e      	cmp	r3, #46	; 0x2e
 800b808:	d10c      	bne.n	800b824 <_svfiprintf_r+0x130>
 800b80a:	7863      	ldrb	r3, [r4, #1]
 800b80c:	2b2a      	cmp	r3, #42	; 0x2a
 800b80e:	d135      	bne.n	800b87c <_svfiprintf_r+0x188>
 800b810:	9b03      	ldr	r3, [sp, #12]
 800b812:	1d1a      	adds	r2, r3, #4
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	9203      	str	r2, [sp, #12]
 800b818:	2b00      	cmp	r3, #0
 800b81a:	bfb8      	it	lt
 800b81c:	f04f 33ff 	movlt.w	r3, #4294967295
 800b820:	3402      	adds	r4, #2
 800b822:	9305      	str	r3, [sp, #20]
 800b824:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800b8e4 <_svfiprintf_r+0x1f0>
 800b828:	7821      	ldrb	r1, [r4, #0]
 800b82a:	2203      	movs	r2, #3
 800b82c:	4650      	mov	r0, sl
 800b82e:	f7f4 fcdf 	bl	80001f0 <memchr>
 800b832:	b140      	cbz	r0, 800b846 <_svfiprintf_r+0x152>
 800b834:	2340      	movs	r3, #64	; 0x40
 800b836:	eba0 000a 	sub.w	r0, r0, sl
 800b83a:	fa03 f000 	lsl.w	r0, r3, r0
 800b83e:	9b04      	ldr	r3, [sp, #16]
 800b840:	4303      	orrs	r3, r0
 800b842:	3401      	adds	r4, #1
 800b844:	9304      	str	r3, [sp, #16]
 800b846:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b84a:	4827      	ldr	r0, [pc, #156]	; (800b8e8 <_svfiprintf_r+0x1f4>)
 800b84c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b850:	2206      	movs	r2, #6
 800b852:	f7f4 fccd 	bl	80001f0 <memchr>
 800b856:	2800      	cmp	r0, #0
 800b858:	d038      	beq.n	800b8cc <_svfiprintf_r+0x1d8>
 800b85a:	4b24      	ldr	r3, [pc, #144]	; (800b8ec <_svfiprintf_r+0x1f8>)
 800b85c:	bb1b      	cbnz	r3, 800b8a6 <_svfiprintf_r+0x1b2>
 800b85e:	9b03      	ldr	r3, [sp, #12]
 800b860:	3307      	adds	r3, #7
 800b862:	f023 0307 	bic.w	r3, r3, #7
 800b866:	3308      	adds	r3, #8
 800b868:	9303      	str	r3, [sp, #12]
 800b86a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b86c:	4433      	add	r3, r6
 800b86e:	9309      	str	r3, [sp, #36]	; 0x24
 800b870:	e767      	b.n	800b742 <_svfiprintf_r+0x4e>
 800b872:	fb0c 3202 	mla	r2, ip, r2, r3
 800b876:	460c      	mov	r4, r1
 800b878:	2001      	movs	r0, #1
 800b87a:	e7a5      	b.n	800b7c8 <_svfiprintf_r+0xd4>
 800b87c:	2300      	movs	r3, #0
 800b87e:	3401      	adds	r4, #1
 800b880:	9305      	str	r3, [sp, #20]
 800b882:	4619      	mov	r1, r3
 800b884:	f04f 0c0a 	mov.w	ip, #10
 800b888:	4620      	mov	r0, r4
 800b88a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b88e:	3a30      	subs	r2, #48	; 0x30
 800b890:	2a09      	cmp	r2, #9
 800b892:	d903      	bls.n	800b89c <_svfiprintf_r+0x1a8>
 800b894:	2b00      	cmp	r3, #0
 800b896:	d0c5      	beq.n	800b824 <_svfiprintf_r+0x130>
 800b898:	9105      	str	r1, [sp, #20]
 800b89a:	e7c3      	b.n	800b824 <_svfiprintf_r+0x130>
 800b89c:	fb0c 2101 	mla	r1, ip, r1, r2
 800b8a0:	4604      	mov	r4, r0
 800b8a2:	2301      	movs	r3, #1
 800b8a4:	e7f0      	b.n	800b888 <_svfiprintf_r+0x194>
 800b8a6:	ab03      	add	r3, sp, #12
 800b8a8:	9300      	str	r3, [sp, #0]
 800b8aa:	462a      	mov	r2, r5
 800b8ac:	4b10      	ldr	r3, [pc, #64]	; (800b8f0 <_svfiprintf_r+0x1fc>)
 800b8ae:	a904      	add	r1, sp, #16
 800b8b0:	4638      	mov	r0, r7
 800b8b2:	f3af 8000 	nop.w
 800b8b6:	1c42      	adds	r2, r0, #1
 800b8b8:	4606      	mov	r6, r0
 800b8ba:	d1d6      	bne.n	800b86a <_svfiprintf_r+0x176>
 800b8bc:	89ab      	ldrh	r3, [r5, #12]
 800b8be:	065b      	lsls	r3, r3, #25
 800b8c0:	f53f af2c 	bmi.w	800b71c <_svfiprintf_r+0x28>
 800b8c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b8c6:	b01d      	add	sp, #116	; 0x74
 800b8c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8cc:	ab03      	add	r3, sp, #12
 800b8ce:	9300      	str	r3, [sp, #0]
 800b8d0:	462a      	mov	r2, r5
 800b8d2:	4b07      	ldr	r3, [pc, #28]	; (800b8f0 <_svfiprintf_r+0x1fc>)
 800b8d4:	a904      	add	r1, sp, #16
 800b8d6:	4638      	mov	r0, r7
 800b8d8:	f000 f87a 	bl	800b9d0 <_printf_i>
 800b8dc:	e7eb      	b.n	800b8b6 <_svfiprintf_r+0x1c2>
 800b8de:	bf00      	nop
 800b8e0:	0800bf40 	.word	0x0800bf40
 800b8e4:	0800bf46 	.word	0x0800bf46
 800b8e8:	0800bf4a 	.word	0x0800bf4a
 800b8ec:	00000000 	.word	0x00000000
 800b8f0:	0800b63d 	.word	0x0800b63d

0800b8f4 <_printf_common>:
 800b8f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b8f8:	4616      	mov	r6, r2
 800b8fa:	4699      	mov	r9, r3
 800b8fc:	688a      	ldr	r2, [r1, #8]
 800b8fe:	690b      	ldr	r3, [r1, #16]
 800b900:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b904:	4293      	cmp	r3, r2
 800b906:	bfb8      	it	lt
 800b908:	4613      	movlt	r3, r2
 800b90a:	6033      	str	r3, [r6, #0]
 800b90c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b910:	4607      	mov	r7, r0
 800b912:	460c      	mov	r4, r1
 800b914:	b10a      	cbz	r2, 800b91a <_printf_common+0x26>
 800b916:	3301      	adds	r3, #1
 800b918:	6033      	str	r3, [r6, #0]
 800b91a:	6823      	ldr	r3, [r4, #0]
 800b91c:	0699      	lsls	r1, r3, #26
 800b91e:	bf42      	ittt	mi
 800b920:	6833      	ldrmi	r3, [r6, #0]
 800b922:	3302      	addmi	r3, #2
 800b924:	6033      	strmi	r3, [r6, #0]
 800b926:	6825      	ldr	r5, [r4, #0]
 800b928:	f015 0506 	ands.w	r5, r5, #6
 800b92c:	d106      	bne.n	800b93c <_printf_common+0x48>
 800b92e:	f104 0a19 	add.w	sl, r4, #25
 800b932:	68e3      	ldr	r3, [r4, #12]
 800b934:	6832      	ldr	r2, [r6, #0]
 800b936:	1a9b      	subs	r3, r3, r2
 800b938:	42ab      	cmp	r3, r5
 800b93a:	dc26      	bgt.n	800b98a <_printf_common+0x96>
 800b93c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b940:	1e13      	subs	r3, r2, #0
 800b942:	6822      	ldr	r2, [r4, #0]
 800b944:	bf18      	it	ne
 800b946:	2301      	movne	r3, #1
 800b948:	0692      	lsls	r2, r2, #26
 800b94a:	d42b      	bmi.n	800b9a4 <_printf_common+0xb0>
 800b94c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b950:	4649      	mov	r1, r9
 800b952:	4638      	mov	r0, r7
 800b954:	47c0      	blx	r8
 800b956:	3001      	adds	r0, #1
 800b958:	d01e      	beq.n	800b998 <_printf_common+0xa4>
 800b95a:	6823      	ldr	r3, [r4, #0]
 800b95c:	68e5      	ldr	r5, [r4, #12]
 800b95e:	6832      	ldr	r2, [r6, #0]
 800b960:	f003 0306 	and.w	r3, r3, #6
 800b964:	2b04      	cmp	r3, #4
 800b966:	bf08      	it	eq
 800b968:	1aad      	subeq	r5, r5, r2
 800b96a:	68a3      	ldr	r3, [r4, #8]
 800b96c:	6922      	ldr	r2, [r4, #16]
 800b96e:	bf0c      	ite	eq
 800b970:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b974:	2500      	movne	r5, #0
 800b976:	4293      	cmp	r3, r2
 800b978:	bfc4      	itt	gt
 800b97a:	1a9b      	subgt	r3, r3, r2
 800b97c:	18ed      	addgt	r5, r5, r3
 800b97e:	2600      	movs	r6, #0
 800b980:	341a      	adds	r4, #26
 800b982:	42b5      	cmp	r5, r6
 800b984:	d11a      	bne.n	800b9bc <_printf_common+0xc8>
 800b986:	2000      	movs	r0, #0
 800b988:	e008      	b.n	800b99c <_printf_common+0xa8>
 800b98a:	2301      	movs	r3, #1
 800b98c:	4652      	mov	r2, sl
 800b98e:	4649      	mov	r1, r9
 800b990:	4638      	mov	r0, r7
 800b992:	47c0      	blx	r8
 800b994:	3001      	adds	r0, #1
 800b996:	d103      	bne.n	800b9a0 <_printf_common+0xac>
 800b998:	f04f 30ff 	mov.w	r0, #4294967295
 800b99c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9a0:	3501      	adds	r5, #1
 800b9a2:	e7c6      	b.n	800b932 <_printf_common+0x3e>
 800b9a4:	18e1      	adds	r1, r4, r3
 800b9a6:	1c5a      	adds	r2, r3, #1
 800b9a8:	2030      	movs	r0, #48	; 0x30
 800b9aa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b9ae:	4422      	add	r2, r4
 800b9b0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b9b4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b9b8:	3302      	adds	r3, #2
 800b9ba:	e7c7      	b.n	800b94c <_printf_common+0x58>
 800b9bc:	2301      	movs	r3, #1
 800b9be:	4622      	mov	r2, r4
 800b9c0:	4649      	mov	r1, r9
 800b9c2:	4638      	mov	r0, r7
 800b9c4:	47c0      	blx	r8
 800b9c6:	3001      	adds	r0, #1
 800b9c8:	d0e6      	beq.n	800b998 <_printf_common+0xa4>
 800b9ca:	3601      	adds	r6, #1
 800b9cc:	e7d9      	b.n	800b982 <_printf_common+0x8e>
	...

0800b9d0 <_printf_i>:
 800b9d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b9d4:	7e0f      	ldrb	r7, [r1, #24]
 800b9d6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b9d8:	2f78      	cmp	r7, #120	; 0x78
 800b9da:	4691      	mov	r9, r2
 800b9dc:	4680      	mov	r8, r0
 800b9de:	460c      	mov	r4, r1
 800b9e0:	469a      	mov	sl, r3
 800b9e2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b9e6:	d807      	bhi.n	800b9f8 <_printf_i+0x28>
 800b9e8:	2f62      	cmp	r7, #98	; 0x62
 800b9ea:	d80a      	bhi.n	800ba02 <_printf_i+0x32>
 800b9ec:	2f00      	cmp	r7, #0
 800b9ee:	f000 80d8 	beq.w	800bba2 <_printf_i+0x1d2>
 800b9f2:	2f58      	cmp	r7, #88	; 0x58
 800b9f4:	f000 80a3 	beq.w	800bb3e <_printf_i+0x16e>
 800b9f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b9fc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ba00:	e03a      	b.n	800ba78 <_printf_i+0xa8>
 800ba02:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ba06:	2b15      	cmp	r3, #21
 800ba08:	d8f6      	bhi.n	800b9f8 <_printf_i+0x28>
 800ba0a:	a101      	add	r1, pc, #4	; (adr r1, 800ba10 <_printf_i+0x40>)
 800ba0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ba10:	0800ba69 	.word	0x0800ba69
 800ba14:	0800ba7d 	.word	0x0800ba7d
 800ba18:	0800b9f9 	.word	0x0800b9f9
 800ba1c:	0800b9f9 	.word	0x0800b9f9
 800ba20:	0800b9f9 	.word	0x0800b9f9
 800ba24:	0800b9f9 	.word	0x0800b9f9
 800ba28:	0800ba7d 	.word	0x0800ba7d
 800ba2c:	0800b9f9 	.word	0x0800b9f9
 800ba30:	0800b9f9 	.word	0x0800b9f9
 800ba34:	0800b9f9 	.word	0x0800b9f9
 800ba38:	0800b9f9 	.word	0x0800b9f9
 800ba3c:	0800bb89 	.word	0x0800bb89
 800ba40:	0800baad 	.word	0x0800baad
 800ba44:	0800bb6b 	.word	0x0800bb6b
 800ba48:	0800b9f9 	.word	0x0800b9f9
 800ba4c:	0800b9f9 	.word	0x0800b9f9
 800ba50:	0800bbab 	.word	0x0800bbab
 800ba54:	0800b9f9 	.word	0x0800b9f9
 800ba58:	0800baad 	.word	0x0800baad
 800ba5c:	0800b9f9 	.word	0x0800b9f9
 800ba60:	0800b9f9 	.word	0x0800b9f9
 800ba64:	0800bb73 	.word	0x0800bb73
 800ba68:	682b      	ldr	r3, [r5, #0]
 800ba6a:	1d1a      	adds	r2, r3, #4
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	602a      	str	r2, [r5, #0]
 800ba70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ba74:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ba78:	2301      	movs	r3, #1
 800ba7a:	e0a3      	b.n	800bbc4 <_printf_i+0x1f4>
 800ba7c:	6820      	ldr	r0, [r4, #0]
 800ba7e:	6829      	ldr	r1, [r5, #0]
 800ba80:	0606      	lsls	r6, r0, #24
 800ba82:	f101 0304 	add.w	r3, r1, #4
 800ba86:	d50a      	bpl.n	800ba9e <_printf_i+0xce>
 800ba88:	680e      	ldr	r6, [r1, #0]
 800ba8a:	602b      	str	r3, [r5, #0]
 800ba8c:	2e00      	cmp	r6, #0
 800ba8e:	da03      	bge.n	800ba98 <_printf_i+0xc8>
 800ba90:	232d      	movs	r3, #45	; 0x2d
 800ba92:	4276      	negs	r6, r6
 800ba94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ba98:	485e      	ldr	r0, [pc, #376]	; (800bc14 <_printf_i+0x244>)
 800ba9a:	230a      	movs	r3, #10
 800ba9c:	e019      	b.n	800bad2 <_printf_i+0x102>
 800ba9e:	680e      	ldr	r6, [r1, #0]
 800baa0:	602b      	str	r3, [r5, #0]
 800baa2:	f010 0f40 	tst.w	r0, #64	; 0x40
 800baa6:	bf18      	it	ne
 800baa8:	b236      	sxthne	r6, r6
 800baaa:	e7ef      	b.n	800ba8c <_printf_i+0xbc>
 800baac:	682b      	ldr	r3, [r5, #0]
 800baae:	6820      	ldr	r0, [r4, #0]
 800bab0:	1d19      	adds	r1, r3, #4
 800bab2:	6029      	str	r1, [r5, #0]
 800bab4:	0601      	lsls	r1, r0, #24
 800bab6:	d501      	bpl.n	800babc <_printf_i+0xec>
 800bab8:	681e      	ldr	r6, [r3, #0]
 800baba:	e002      	b.n	800bac2 <_printf_i+0xf2>
 800babc:	0646      	lsls	r6, r0, #25
 800babe:	d5fb      	bpl.n	800bab8 <_printf_i+0xe8>
 800bac0:	881e      	ldrh	r6, [r3, #0]
 800bac2:	4854      	ldr	r0, [pc, #336]	; (800bc14 <_printf_i+0x244>)
 800bac4:	2f6f      	cmp	r7, #111	; 0x6f
 800bac6:	bf0c      	ite	eq
 800bac8:	2308      	moveq	r3, #8
 800baca:	230a      	movne	r3, #10
 800bacc:	2100      	movs	r1, #0
 800bace:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bad2:	6865      	ldr	r5, [r4, #4]
 800bad4:	60a5      	str	r5, [r4, #8]
 800bad6:	2d00      	cmp	r5, #0
 800bad8:	bfa2      	ittt	ge
 800bada:	6821      	ldrge	r1, [r4, #0]
 800badc:	f021 0104 	bicge.w	r1, r1, #4
 800bae0:	6021      	strge	r1, [r4, #0]
 800bae2:	b90e      	cbnz	r6, 800bae8 <_printf_i+0x118>
 800bae4:	2d00      	cmp	r5, #0
 800bae6:	d04d      	beq.n	800bb84 <_printf_i+0x1b4>
 800bae8:	4615      	mov	r5, r2
 800baea:	fbb6 f1f3 	udiv	r1, r6, r3
 800baee:	fb03 6711 	mls	r7, r3, r1, r6
 800baf2:	5dc7      	ldrb	r7, [r0, r7]
 800baf4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800baf8:	4637      	mov	r7, r6
 800bafa:	42bb      	cmp	r3, r7
 800bafc:	460e      	mov	r6, r1
 800bafe:	d9f4      	bls.n	800baea <_printf_i+0x11a>
 800bb00:	2b08      	cmp	r3, #8
 800bb02:	d10b      	bne.n	800bb1c <_printf_i+0x14c>
 800bb04:	6823      	ldr	r3, [r4, #0]
 800bb06:	07de      	lsls	r6, r3, #31
 800bb08:	d508      	bpl.n	800bb1c <_printf_i+0x14c>
 800bb0a:	6923      	ldr	r3, [r4, #16]
 800bb0c:	6861      	ldr	r1, [r4, #4]
 800bb0e:	4299      	cmp	r1, r3
 800bb10:	bfde      	ittt	le
 800bb12:	2330      	movle	r3, #48	; 0x30
 800bb14:	f805 3c01 	strble.w	r3, [r5, #-1]
 800bb18:	f105 35ff 	addle.w	r5, r5, #4294967295
 800bb1c:	1b52      	subs	r2, r2, r5
 800bb1e:	6122      	str	r2, [r4, #16]
 800bb20:	f8cd a000 	str.w	sl, [sp]
 800bb24:	464b      	mov	r3, r9
 800bb26:	aa03      	add	r2, sp, #12
 800bb28:	4621      	mov	r1, r4
 800bb2a:	4640      	mov	r0, r8
 800bb2c:	f7ff fee2 	bl	800b8f4 <_printf_common>
 800bb30:	3001      	adds	r0, #1
 800bb32:	d14c      	bne.n	800bbce <_printf_i+0x1fe>
 800bb34:	f04f 30ff 	mov.w	r0, #4294967295
 800bb38:	b004      	add	sp, #16
 800bb3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb3e:	4835      	ldr	r0, [pc, #212]	; (800bc14 <_printf_i+0x244>)
 800bb40:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800bb44:	6829      	ldr	r1, [r5, #0]
 800bb46:	6823      	ldr	r3, [r4, #0]
 800bb48:	f851 6b04 	ldr.w	r6, [r1], #4
 800bb4c:	6029      	str	r1, [r5, #0]
 800bb4e:	061d      	lsls	r5, r3, #24
 800bb50:	d514      	bpl.n	800bb7c <_printf_i+0x1ac>
 800bb52:	07df      	lsls	r7, r3, #31
 800bb54:	bf44      	itt	mi
 800bb56:	f043 0320 	orrmi.w	r3, r3, #32
 800bb5a:	6023      	strmi	r3, [r4, #0]
 800bb5c:	b91e      	cbnz	r6, 800bb66 <_printf_i+0x196>
 800bb5e:	6823      	ldr	r3, [r4, #0]
 800bb60:	f023 0320 	bic.w	r3, r3, #32
 800bb64:	6023      	str	r3, [r4, #0]
 800bb66:	2310      	movs	r3, #16
 800bb68:	e7b0      	b.n	800bacc <_printf_i+0xfc>
 800bb6a:	6823      	ldr	r3, [r4, #0]
 800bb6c:	f043 0320 	orr.w	r3, r3, #32
 800bb70:	6023      	str	r3, [r4, #0]
 800bb72:	2378      	movs	r3, #120	; 0x78
 800bb74:	4828      	ldr	r0, [pc, #160]	; (800bc18 <_printf_i+0x248>)
 800bb76:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800bb7a:	e7e3      	b.n	800bb44 <_printf_i+0x174>
 800bb7c:	0659      	lsls	r1, r3, #25
 800bb7e:	bf48      	it	mi
 800bb80:	b2b6      	uxthmi	r6, r6
 800bb82:	e7e6      	b.n	800bb52 <_printf_i+0x182>
 800bb84:	4615      	mov	r5, r2
 800bb86:	e7bb      	b.n	800bb00 <_printf_i+0x130>
 800bb88:	682b      	ldr	r3, [r5, #0]
 800bb8a:	6826      	ldr	r6, [r4, #0]
 800bb8c:	6961      	ldr	r1, [r4, #20]
 800bb8e:	1d18      	adds	r0, r3, #4
 800bb90:	6028      	str	r0, [r5, #0]
 800bb92:	0635      	lsls	r5, r6, #24
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	d501      	bpl.n	800bb9c <_printf_i+0x1cc>
 800bb98:	6019      	str	r1, [r3, #0]
 800bb9a:	e002      	b.n	800bba2 <_printf_i+0x1d2>
 800bb9c:	0670      	lsls	r0, r6, #25
 800bb9e:	d5fb      	bpl.n	800bb98 <_printf_i+0x1c8>
 800bba0:	8019      	strh	r1, [r3, #0]
 800bba2:	2300      	movs	r3, #0
 800bba4:	6123      	str	r3, [r4, #16]
 800bba6:	4615      	mov	r5, r2
 800bba8:	e7ba      	b.n	800bb20 <_printf_i+0x150>
 800bbaa:	682b      	ldr	r3, [r5, #0]
 800bbac:	1d1a      	adds	r2, r3, #4
 800bbae:	602a      	str	r2, [r5, #0]
 800bbb0:	681d      	ldr	r5, [r3, #0]
 800bbb2:	6862      	ldr	r2, [r4, #4]
 800bbb4:	2100      	movs	r1, #0
 800bbb6:	4628      	mov	r0, r5
 800bbb8:	f7f4 fb1a 	bl	80001f0 <memchr>
 800bbbc:	b108      	cbz	r0, 800bbc2 <_printf_i+0x1f2>
 800bbbe:	1b40      	subs	r0, r0, r5
 800bbc0:	6060      	str	r0, [r4, #4]
 800bbc2:	6863      	ldr	r3, [r4, #4]
 800bbc4:	6123      	str	r3, [r4, #16]
 800bbc6:	2300      	movs	r3, #0
 800bbc8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bbcc:	e7a8      	b.n	800bb20 <_printf_i+0x150>
 800bbce:	6923      	ldr	r3, [r4, #16]
 800bbd0:	462a      	mov	r2, r5
 800bbd2:	4649      	mov	r1, r9
 800bbd4:	4640      	mov	r0, r8
 800bbd6:	47d0      	blx	sl
 800bbd8:	3001      	adds	r0, #1
 800bbda:	d0ab      	beq.n	800bb34 <_printf_i+0x164>
 800bbdc:	6823      	ldr	r3, [r4, #0]
 800bbde:	079b      	lsls	r3, r3, #30
 800bbe0:	d413      	bmi.n	800bc0a <_printf_i+0x23a>
 800bbe2:	68e0      	ldr	r0, [r4, #12]
 800bbe4:	9b03      	ldr	r3, [sp, #12]
 800bbe6:	4298      	cmp	r0, r3
 800bbe8:	bfb8      	it	lt
 800bbea:	4618      	movlt	r0, r3
 800bbec:	e7a4      	b.n	800bb38 <_printf_i+0x168>
 800bbee:	2301      	movs	r3, #1
 800bbf0:	4632      	mov	r2, r6
 800bbf2:	4649      	mov	r1, r9
 800bbf4:	4640      	mov	r0, r8
 800bbf6:	47d0      	blx	sl
 800bbf8:	3001      	adds	r0, #1
 800bbfa:	d09b      	beq.n	800bb34 <_printf_i+0x164>
 800bbfc:	3501      	adds	r5, #1
 800bbfe:	68e3      	ldr	r3, [r4, #12]
 800bc00:	9903      	ldr	r1, [sp, #12]
 800bc02:	1a5b      	subs	r3, r3, r1
 800bc04:	42ab      	cmp	r3, r5
 800bc06:	dcf2      	bgt.n	800bbee <_printf_i+0x21e>
 800bc08:	e7eb      	b.n	800bbe2 <_printf_i+0x212>
 800bc0a:	2500      	movs	r5, #0
 800bc0c:	f104 0619 	add.w	r6, r4, #25
 800bc10:	e7f5      	b.n	800bbfe <_printf_i+0x22e>
 800bc12:	bf00      	nop
 800bc14:	0800bf51 	.word	0x0800bf51
 800bc18:	0800bf62 	.word	0x0800bf62

0800bc1c <memcpy>:
 800bc1c:	440a      	add	r2, r1
 800bc1e:	4291      	cmp	r1, r2
 800bc20:	f100 33ff 	add.w	r3, r0, #4294967295
 800bc24:	d100      	bne.n	800bc28 <memcpy+0xc>
 800bc26:	4770      	bx	lr
 800bc28:	b510      	push	{r4, lr}
 800bc2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bc2e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bc32:	4291      	cmp	r1, r2
 800bc34:	d1f9      	bne.n	800bc2a <memcpy+0xe>
 800bc36:	bd10      	pop	{r4, pc}

0800bc38 <memmove>:
 800bc38:	4288      	cmp	r0, r1
 800bc3a:	b510      	push	{r4, lr}
 800bc3c:	eb01 0402 	add.w	r4, r1, r2
 800bc40:	d902      	bls.n	800bc48 <memmove+0x10>
 800bc42:	4284      	cmp	r4, r0
 800bc44:	4623      	mov	r3, r4
 800bc46:	d807      	bhi.n	800bc58 <memmove+0x20>
 800bc48:	1e43      	subs	r3, r0, #1
 800bc4a:	42a1      	cmp	r1, r4
 800bc4c:	d008      	beq.n	800bc60 <memmove+0x28>
 800bc4e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bc52:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bc56:	e7f8      	b.n	800bc4a <memmove+0x12>
 800bc58:	4402      	add	r2, r0
 800bc5a:	4601      	mov	r1, r0
 800bc5c:	428a      	cmp	r2, r1
 800bc5e:	d100      	bne.n	800bc62 <memmove+0x2a>
 800bc60:	bd10      	pop	{r4, pc}
 800bc62:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bc66:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bc6a:	e7f7      	b.n	800bc5c <memmove+0x24>

0800bc6c <_free_r>:
 800bc6c:	b538      	push	{r3, r4, r5, lr}
 800bc6e:	4605      	mov	r5, r0
 800bc70:	2900      	cmp	r1, #0
 800bc72:	d041      	beq.n	800bcf8 <_free_r+0x8c>
 800bc74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bc78:	1f0c      	subs	r4, r1, #4
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	bfb8      	it	lt
 800bc7e:	18e4      	addlt	r4, r4, r3
 800bc80:	f000 f912 	bl	800bea8 <__malloc_lock>
 800bc84:	4a1d      	ldr	r2, [pc, #116]	; (800bcfc <_free_r+0x90>)
 800bc86:	6813      	ldr	r3, [r2, #0]
 800bc88:	b933      	cbnz	r3, 800bc98 <_free_r+0x2c>
 800bc8a:	6063      	str	r3, [r4, #4]
 800bc8c:	6014      	str	r4, [r2, #0]
 800bc8e:	4628      	mov	r0, r5
 800bc90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bc94:	f000 b90e 	b.w	800beb4 <__malloc_unlock>
 800bc98:	42a3      	cmp	r3, r4
 800bc9a:	d908      	bls.n	800bcae <_free_r+0x42>
 800bc9c:	6820      	ldr	r0, [r4, #0]
 800bc9e:	1821      	adds	r1, r4, r0
 800bca0:	428b      	cmp	r3, r1
 800bca2:	bf01      	itttt	eq
 800bca4:	6819      	ldreq	r1, [r3, #0]
 800bca6:	685b      	ldreq	r3, [r3, #4]
 800bca8:	1809      	addeq	r1, r1, r0
 800bcaa:	6021      	streq	r1, [r4, #0]
 800bcac:	e7ed      	b.n	800bc8a <_free_r+0x1e>
 800bcae:	461a      	mov	r2, r3
 800bcb0:	685b      	ldr	r3, [r3, #4]
 800bcb2:	b10b      	cbz	r3, 800bcb8 <_free_r+0x4c>
 800bcb4:	42a3      	cmp	r3, r4
 800bcb6:	d9fa      	bls.n	800bcae <_free_r+0x42>
 800bcb8:	6811      	ldr	r1, [r2, #0]
 800bcba:	1850      	adds	r0, r2, r1
 800bcbc:	42a0      	cmp	r0, r4
 800bcbe:	d10b      	bne.n	800bcd8 <_free_r+0x6c>
 800bcc0:	6820      	ldr	r0, [r4, #0]
 800bcc2:	4401      	add	r1, r0
 800bcc4:	1850      	adds	r0, r2, r1
 800bcc6:	4283      	cmp	r3, r0
 800bcc8:	6011      	str	r1, [r2, #0]
 800bcca:	d1e0      	bne.n	800bc8e <_free_r+0x22>
 800bccc:	6818      	ldr	r0, [r3, #0]
 800bcce:	685b      	ldr	r3, [r3, #4]
 800bcd0:	6053      	str	r3, [r2, #4]
 800bcd2:	4401      	add	r1, r0
 800bcd4:	6011      	str	r1, [r2, #0]
 800bcd6:	e7da      	b.n	800bc8e <_free_r+0x22>
 800bcd8:	d902      	bls.n	800bce0 <_free_r+0x74>
 800bcda:	230c      	movs	r3, #12
 800bcdc:	602b      	str	r3, [r5, #0]
 800bcde:	e7d6      	b.n	800bc8e <_free_r+0x22>
 800bce0:	6820      	ldr	r0, [r4, #0]
 800bce2:	1821      	adds	r1, r4, r0
 800bce4:	428b      	cmp	r3, r1
 800bce6:	bf04      	itt	eq
 800bce8:	6819      	ldreq	r1, [r3, #0]
 800bcea:	685b      	ldreq	r3, [r3, #4]
 800bcec:	6063      	str	r3, [r4, #4]
 800bcee:	bf04      	itt	eq
 800bcf0:	1809      	addeq	r1, r1, r0
 800bcf2:	6021      	streq	r1, [r4, #0]
 800bcf4:	6054      	str	r4, [r2, #4]
 800bcf6:	e7ca      	b.n	800bc8e <_free_r+0x22>
 800bcf8:	bd38      	pop	{r3, r4, r5, pc}
 800bcfa:	bf00      	nop
 800bcfc:	200015dc 	.word	0x200015dc

0800bd00 <sbrk_aligned>:
 800bd00:	b570      	push	{r4, r5, r6, lr}
 800bd02:	4e0e      	ldr	r6, [pc, #56]	; (800bd3c <sbrk_aligned+0x3c>)
 800bd04:	460c      	mov	r4, r1
 800bd06:	6831      	ldr	r1, [r6, #0]
 800bd08:	4605      	mov	r5, r0
 800bd0a:	b911      	cbnz	r1, 800bd12 <sbrk_aligned+0x12>
 800bd0c:	f000 f8bc 	bl	800be88 <_sbrk_r>
 800bd10:	6030      	str	r0, [r6, #0]
 800bd12:	4621      	mov	r1, r4
 800bd14:	4628      	mov	r0, r5
 800bd16:	f000 f8b7 	bl	800be88 <_sbrk_r>
 800bd1a:	1c43      	adds	r3, r0, #1
 800bd1c:	d00a      	beq.n	800bd34 <sbrk_aligned+0x34>
 800bd1e:	1cc4      	adds	r4, r0, #3
 800bd20:	f024 0403 	bic.w	r4, r4, #3
 800bd24:	42a0      	cmp	r0, r4
 800bd26:	d007      	beq.n	800bd38 <sbrk_aligned+0x38>
 800bd28:	1a21      	subs	r1, r4, r0
 800bd2a:	4628      	mov	r0, r5
 800bd2c:	f000 f8ac 	bl	800be88 <_sbrk_r>
 800bd30:	3001      	adds	r0, #1
 800bd32:	d101      	bne.n	800bd38 <sbrk_aligned+0x38>
 800bd34:	f04f 34ff 	mov.w	r4, #4294967295
 800bd38:	4620      	mov	r0, r4
 800bd3a:	bd70      	pop	{r4, r5, r6, pc}
 800bd3c:	200015e0 	.word	0x200015e0

0800bd40 <_malloc_r>:
 800bd40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd44:	1ccd      	adds	r5, r1, #3
 800bd46:	f025 0503 	bic.w	r5, r5, #3
 800bd4a:	3508      	adds	r5, #8
 800bd4c:	2d0c      	cmp	r5, #12
 800bd4e:	bf38      	it	cc
 800bd50:	250c      	movcc	r5, #12
 800bd52:	2d00      	cmp	r5, #0
 800bd54:	4607      	mov	r7, r0
 800bd56:	db01      	blt.n	800bd5c <_malloc_r+0x1c>
 800bd58:	42a9      	cmp	r1, r5
 800bd5a:	d905      	bls.n	800bd68 <_malloc_r+0x28>
 800bd5c:	230c      	movs	r3, #12
 800bd5e:	603b      	str	r3, [r7, #0]
 800bd60:	2600      	movs	r6, #0
 800bd62:	4630      	mov	r0, r6
 800bd64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd68:	4e2e      	ldr	r6, [pc, #184]	; (800be24 <_malloc_r+0xe4>)
 800bd6a:	f000 f89d 	bl	800bea8 <__malloc_lock>
 800bd6e:	6833      	ldr	r3, [r6, #0]
 800bd70:	461c      	mov	r4, r3
 800bd72:	bb34      	cbnz	r4, 800bdc2 <_malloc_r+0x82>
 800bd74:	4629      	mov	r1, r5
 800bd76:	4638      	mov	r0, r7
 800bd78:	f7ff ffc2 	bl	800bd00 <sbrk_aligned>
 800bd7c:	1c43      	adds	r3, r0, #1
 800bd7e:	4604      	mov	r4, r0
 800bd80:	d14d      	bne.n	800be1e <_malloc_r+0xde>
 800bd82:	6834      	ldr	r4, [r6, #0]
 800bd84:	4626      	mov	r6, r4
 800bd86:	2e00      	cmp	r6, #0
 800bd88:	d140      	bne.n	800be0c <_malloc_r+0xcc>
 800bd8a:	6823      	ldr	r3, [r4, #0]
 800bd8c:	4631      	mov	r1, r6
 800bd8e:	4638      	mov	r0, r7
 800bd90:	eb04 0803 	add.w	r8, r4, r3
 800bd94:	f000 f878 	bl	800be88 <_sbrk_r>
 800bd98:	4580      	cmp	r8, r0
 800bd9a:	d13a      	bne.n	800be12 <_malloc_r+0xd2>
 800bd9c:	6821      	ldr	r1, [r4, #0]
 800bd9e:	3503      	adds	r5, #3
 800bda0:	1a6d      	subs	r5, r5, r1
 800bda2:	f025 0503 	bic.w	r5, r5, #3
 800bda6:	3508      	adds	r5, #8
 800bda8:	2d0c      	cmp	r5, #12
 800bdaa:	bf38      	it	cc
 800bdac:	250c      	movcc	r5, #12
 800bdae:	4629      	mov	r1, r5
 800bdb0:	4638      	mov	r0, r7
 800bdb2:	f7ff ffa5 	bl	800bd00 <sbrk_aligned>
 800bdb6:	3001      	adds	r0, #1
 800bdb8:	d02b      	beq.n	800be12 <_malloc_r+0xd2>
 800bdba:	6823      	ldr	r3, [r4, #0]
 800bdbc:	442b      	add	r3, r5
 800bdbe:	6023      	str	r3, [r4, #0]
 800bdc0:	e00e      	b.n	800bde0 <_malloc_r+0xa0>
 800bdc2:	6822      	ldr	r2, [r4, #0]
 800bdc4:	1b52      	subs	r2, r2, r5
 800bdc6:	d41e      	bmi.n	800be06 <_malloc_r+0xc6>
 800bdc8:	2a0b      	cmp	r2, #11
 800bdca:	d916      	bls.n	800bdfa <_malloc_r+0xba>
 800bdcc:	1961      	adds	r1, r4, r5
 800bdce:	42a3      	cmp	r3, r4
 800bdd0:	6025      	str	r5, [r4, #0]
 800bdd2:	bf18      	it	ne
 800bdd4:	6059      	strne	r1, [r3, #4]
 800bdd6:	6863      	ldr	r3, [r4, #4]
 800bdd8:	bf08      	it	eq
 800bdda:	6031      	streq	r1, [r6, #0]
 800bddc:	5162      	str	r2, [r4, r5]
 800bdde:	604b      	str	r3, [r1, #4]
 800bde0:	4638      	mov	r0, r7
 800bde2:	f104 060b 	add.w	r6, r4, #11
 800bde6:	f000 f865 	bl	800beb4 <__malloc_unlock>
 800bdea:	f026 0607 	bic.w	r6, r6, #7
 800bdee:	1d23      	adds	r3, r4, #4
 800bdf0:	1af2      	subs	r2, r6, r3
 800bdf2:	d0b6      	beq.n	800bd62 <_malloc_r+0x22>
 800bdf4:	1b9b      	subs	r3, r3, r6
 800bdf6:	50a3      	str	r3, [r4, r2]
 800bdf8:	e7b3      	b.n	800bd62 <_malloc_r+0x22>
 800bdfa:	6862      	ldr	r2, [r4, #4]
 800bdfc:	42a3      	cmp	r3, r4
 800bdfe:	bf0c      	ite	eq
 800be00:	6032      	streq	r2, [r6, #0]
 800be02:	605a      	strne	r2, [r3, #4]
 800be04:	e7ec      	b.n	800bde0 <_malloc_r+0xa0>
 800be06:	4623      	mov	r3, r4
 800be08:	6864      	ldr	r4, [r4, #4]
 800be0a:	e7b2      	b.n	800bd72 <_malloc_r+0x32>
 800be0c:	4634      	mov	r4, r6
 800be0e:	6876      	ldr	r6, [r6, #4]
 800be10:	e7b9      	b.n	800bd86 <_malloc_r+0x46>
 800be12:	230c      	movs	r3, #12
 800be14:	603b      	str	r3, [r7, #0]
 800be16:	4638      	mov	r0, r7
 800be18:	f000 f84c 	bl	800beb4 <__malloc_unlock>
 800be1c:	e7a1      	b.n	800bd62 <_malloc_r+0x22>
 800be1e:	6025      	str	r5, [r4, #0]
 800be20:	e7de      	b.n	800bde0 <_malloc_r+0xa0>
 800be22:	bf00      	nop
 800be24:	200015dc 	.word	0x200015dc

0800be28 <_realloc_r>:
 800be28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be2c:	4680      	mov	r8, r0
 800be2e:	4614      	mov	r4, r2
 800be30:	460e      	mov	r6, r1
 800be32:	b921      	cbnz	r1, 800be3e <_realloc_r+0x16>
 800be34:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800be38:	4611      	mov	r1, r2
 800be3a:	f7ff bf81 	b.w	800bd40 <_malloc_r>
 800be3e:	b92a      	cbnz	r2, 800be4c <_realloc_r+0x24>
 800be40:	f7ff ff14 	bl	800bc6c <_free_r>
 800be44:	4625      	mov	r5, r4
 800be46:	4628      	mov	r0, r5
 800be48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be4c:	f000 f838 	bl	800bec0 <_malloc_usable_size_r>
 800be50:	4284      	cmp	r4, r0
 800be52:	4607      	mov	r7, r0
 800be54:	d802      	bhi.n	800be5c <_realloc_r+0x34>
 800be56:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800be5a:	d812      	bhi.n	800be82 <_realloc_r+0x5a>
 800be5c:	4621      	mov	r1, r4
 800be5e:	4640      	mov	r0, r8
 800be60:	f7ff ff6e 	bl	800bd40 <_malloc_r>
 800be64:	4605      	mov	r5, r0
 800be66:	2800      	cmp	r0, #0
 800be68:	d0ed      	beq.n	800be46 <_realloc_r+0x1e>
 800be6a:	42bc      	cmp	r4, r7
 800be6c:	4622      	mov	r2, r4
 800be6e:	4631      	mov	r1, r6
 800be70:	bf28      	it	cs
 800be72:	463a      	movcs	r2, r7
 800be74:	f7ff fed2 	bl	800bc1c <memcpy>
 800be78:	4631      	mov	r1, r6
 800be7a:	4640      	mov	r0, r8
 800be7c:	f7ff fef6 	bl	800bc6c <_free_r>
 800be80:	e7e1      	b.n	800be46 <_realloc_r+0x1e>
 800be82:	4635      	mov	r5, r6
 800be84:	e7df      	b.n	800be46 <_realloc_r+0x1e>
	...

0800be88 <_sbrk_r>:
 800be88:	b538      	push	{r3, r4, r5, lr}
 800be8a:	4d06      	ldr	r5, [pc, #24]	; (800bea4 <_sbrk_r+0x1c>)
 800be8c:	2300      	movs	r3, #0
 800be8e:	4604      	mov	r4, r0
 800be90:	4608      	mov	r0, r1
 800be92:	602b      	str	r3, [r5, #0]
 800be94:	f7fd f94c 	bl	8009130 <_sbrk>
 800be98:	1c43      	adds	r3, r0, #1
 800be9a:	d102      	bne.n	800bea2 <_sbrk_r+0x1a>
 800be9c:	682b      	ldr	r3, [r5, #0]
 800be9e:	b103      	cbz	r3, 800bea2 <_sbrk_r+0x1a>
 800bea0:	6023      	str	r3, [r4, #0]
 800bea2:	bd38      	pop	{r3, r4, r5, pc}
 800bea4:	200015e4 	.word	0x200015e4

0800bea8 <__malloc_lock>:
 800bea8:	4801      	ldr	r0, [pc, #4]	; (800beb0 <__malloc_lock+0x8>)
 800beaa:	f000 b811 	b.w	800bed0 <__retarget_lock_acquire_recursive>
 800beae:	bf00      	nop
 800beb0:	200015e8 	.word	0x200015e8

0800beb4 <__malloc_unlock>:
 800beb4:	4801      	ldr	r0, [pc, #4]	; (800bebc <__malloc_unlock+0x8>)
 800beb6:	f000 b80c 	b.w	800bed2 <__retarget_lock_release_recursive>
 800beba:	bf00      	nop
 800bebc:	200015e8 	.word	0x200015e8

0800bec0 <_malloc_usable_size_r>:
 800bec0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bec4:	1f18      	subs	r0, r3, #4
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	bfbc      	itt	lt
 800beca:	580b      	ldrlt	r3, [r1, r0]
 800becc:	18c0      	addlt	r0, r0, r3
 800bece:	4770      	bx	lr

0800bed0 <__retarget_lock_acquire_recursive>:
 800bed0:	4770      	bx	lr

0800bed2 <__retarget_lock_release_recursive>:
 800bed2:	4770      	bx	lr

0800bed4 <_init>:
 800bed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bed6:	bf00      	nop
 800bed8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800beda:	bc08      	pop	{r3}
 800bedc:	469e      	mov	lr, r3
 800bede:	4770      	bx	lr

0800bee0 <_fini>:
 800bee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bee2:	bf00      	nop
 800bee4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bee6:	bc08      	pop	{r3}
 800bee8:	469e      	mov	lr, r3
 800beea:	4770      	bx	lr
