{
  "module_name": "NOTES",
  "hash_id": "38b48952014c30d49f54511a3321efd3f0f2af0a998737a7e8f63839f6457314",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/sti/NOTES",
  "human_readable_source": "1. stiH display hardware IP\n---------------------------\nThe STMicroelectronics stiH SoCs use a common chain of HW display IP blocks:\n- The High Quality Video Display Processor (HQVDP) gets video frames from a\n  video decoder and does high quality video processing, including scaling.\n\n- The Compositor is a multiplane, dual-mixer (Main & Aux) digital processor. It\n  has several inputs:\n  - The graphics planes are internally processed by the Generic Display\n    Pipeline (GDP).\n  - The video plug (VID) connects to the HQVDP output.\n  - The cursor handles ... a cursor.\n- The TV OUT pre-formats (convert, clip, round) the compositor output data\n- The HDMI / DVO / HD Analog / SD analog IP builds the video signals\n  - DVO (Digital Video Output) handles a 24bits parallel signal\n  - The HD analog signal is typically driven by a YCbCr cable, supporting up to\n    1080i mode.\n  - The SD analog signal is typically used for legacy TV\n- The VTG (Video Timing Generators) build Vsync signals used by the other HW IP\nNote that some stiH drivers support only a subset of thee HW IP.\n\n                  .-------------.   .-----------.   .-----------.\nGPU >-------------+GDP     Main |   |           +---+    HDMI   +--> HDMI\nGPU >-------------+GDP     mixer+---+           |   :===========:\nGPU >-------------+Cursor       |   |           +---+    DVO    +--> 24b//\n        -------   |  COMPOSITOR |   |  TV OUT   |   :===========:\n       |       |  |             |   |           +---+ HD analog +--> YCbCr\nVid >--+ HQVDP +--+VID     Aux  +---+           |   :===========:\ndec    |       |  |        mixer|   |           +---+ SD analog +--> CVBS\n       '-------'  '-------------'   '-----------'   '-----------'\n                   .-----------.\n                   |       main+--> Vsync\n                   | VTG       |\n                   |        aux+--> Vsync\n                   '-----------'\n\n2. DRM / HW mapping\n-------------------\nThese IP are mapped to the DRM objects as following:\n- The CRTCs are mapped to the Compositor Main and Aux Mixers\n- The Framebuffers and planes are mapped to the Compositor GDP (non video\n  buffers) and to HQVDP+VID (video buffers)\n- The Cursor is mapped to the Compositor Cursor\n- The Encoders are mapped to the TVOut\n- The Bridges/Connectors are mapped to the HDMI / DVO / HD Analog / SD analog\n\nFB & planes         Cursor      CRTC     Encoders    Bridges/Connectors\n   |                   |          |         |                       |\n   |                   |          |         |                       |\n   |              .-------------. | .-----------.   .-----------.   |\n   +------------> |GDP |   Main | | |       +-> |   |    HDMI   | <-+\n   +------------> |GDP v   mixer|<+ |       |   |   :===========:   |\n   |              |Cursor       | | |       +-> |   |    DVO    | <-+\n   |    -------   |  COMPOSITOR | | |TV OUT |   |   :===========:   |\n   |   |       |  |             | | |       +-> |   | HD analog | <-+\n   +-> | HQVDP |  |VID     Aux  |<+ |       |   |   :===========:   |\n       |       |  |        mixer|   |       +-> |   | SD analog | <-+\n       '-------'  '-------------'   '-----------'   '-----------'\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}