
RT7_Chamber.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009970  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08009af8  08009af8  00019af8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009b58  08009b58  000200b8  2**0
                  CONTENTS
  4 .ARM          00000008  08009b58  08009b58  00019b58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009b60  08009b60  000200b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009b60  08009b60  00019b60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009b64  08009b64  00019b64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b8  20000000  08009b68  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200b8  2**0
                  CONTENTS
 10 .bss          000006f0  200000b8  200000b8  000200b8  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  200007a8  200007a8  000200b8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000200e8  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001c923  00000000  00000000  0002012b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000049c6  00000000  00000000  0003ca4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000018c8  00000000  00000000  00041418  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001327  00000000  00000000  00042ce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0000539e  00000000  00000000  00044007  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00020af4  00000000  00000000  000493a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d6869  00000000  00000000  00069e99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00006e58  00000000  00000000  00140704  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000069  00000000  00000000  0014755c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000b8 	.word	0x200000b8
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08009ae0 	.word	0x08009ae0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000bc 	.word	0x200000bc
 80001c4:	08009ae0 	.word	0x08009ae0

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2iz>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa8:	d215      	bcs.n	8000ad6 <__aeabi_d2iz+0x36>
 8000aaa:	d511      	bpl.n	8000ad0 <__aeabi_d2iz+0x30>
 8000aac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab4:	d912      	bls.n	8000adc <__aeabi_d2iz+0x3c>
 8000ab6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000abe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ac2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ac6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aca:	bf18      	it	ne
 8000acc:	4240      	negne	r0, r0
 8000ace:	4770      	bx	lr
 8000ad0:	f04f 0000 	mov.w	r0, #0
 8000ad4:	4770      	bx	lr
 8000ad6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ada:	d105      	bne.n	8000ae8 <__aeabi_d2iz+0x48>
 8000adc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ae0:	bf08      	it	eq
 8000ae2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ae6:	4770      	bx	lr
 8000ae8:	f04f 0000 	mov.w	r0, #0
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_d2uiz>:
 8000af0:	004a      	lsls	r2, r1, #1
 8000af2:	d211      	bcs.n	8000b18 <__aeabi_d2uiz+0x28>
 8000af4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000af8:	d211      	bcs.n	8000b1e <__aeabi_d2uiz+0x2e>
 8000afa:	d50d      	bpl.n	8000b18 <__aeabi_d2uiz+0x28>
 8000afc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b04:	d40e      	bmi.n	8000b24 <__aeabi_d2uiz+0x34>
 8000b06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b0a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b12:	fa23 f002 	lsr.w	r0, r3, r2
 8000b16:	4770      	bx	lr
 8000b18:	f04f 0000 	mov.w	r0, #0
 8000b1c:	4770      	bx	lr
 8000b1e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b22:	d102      	bne.n	8000b2a <__aeabi_d2uiz+0x3a>
 8000b24:	f04f 30ff 	mov.w	r0, #4294967295
 8000b28:	4770      	bx	lr
 8000b2a:	f04f 0000 	mov.w	r0, #0
 8000b2e:	4770      	bx	lr

08000b30 <__aeabi_uldivmod>:
 8000b30:	b953      	cbnz	r3, 8000b48 <__aeabi_uldivmod+0x18>
 8000b32:	b94a      	cbnz	r2, 8000b48 <__aeabi_uldivmod+0x18>
 8000b34:	2900      	cmp	r1, #0
 8000b36:	bf08      	it	eq
 8000b38:	2800      	cmpeq	r0, #0
 8000b3a:	bf1c      	itt	ne
 8000b3c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b40:	f04f 30ff 	movne.w	r0, #4294967295
 8000b44:	f000 b970 	b.w	8000e28 <__aeabi_idiv0>
 8000b48:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b4c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b50:	f000 f806 	bl	8000b60 <__udivmoddi4>
 8000b54:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b58:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b5c:	b004      	add	sp, #16
 8000b5e:	4770      	bx	lr

08000b60 <__udivmoddi4>:
 8000b60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b64:	9e08      	ldr	r6, [sp, #32]
 8000b66:	460d      	mov	r5, r1
 8000b68:	4604      	mov	r4, r0
 8000b6a:	460f      	mov	r7, r1
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d14a      	bne.n	8000c06 <__udivmoddi4+0xa6>
 8000b70:	428a      	cmp	r2, r1
 8000b72:	4694      	mov	ip, r2
 8000b74:	d965      	bls.n	8000c42 <__udivmoddi4+0xe2>
 8000b76:	fab2 f382 	clz	r3, r2
 8000b7a:	b143      	cbz	r3, 8000b8e <__udivmoddi4+0x2e>
 8000b7c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000b80:	f1c3 0220 	rsb	r2, r3, #32
 8000b84:	409f      	lsls	r7, r3
 8000b86:	fa20 f202 	lsr.w	r2, r0, r2
 8000b8a:	4317      	orrs	r7, r2
 8000b8c:	409c      	lsls	r4, r3
 8000b8e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000b92:	fa1f f58c 	uxth.w	r5, ip
 8000b96:	fbb7 f1fe 	udiv	r1, r7, lr
 8000b9a:	0c22      	lsrs	r2, r4, #16
 8000b9c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000ba0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ba4:	fb01 f005 	mul.w	r0, r1, r5
 8000ba8:	4290      	cmp	r0, r2
 8000baa:	d90a      	bls.n	8000bc2 <__udivmoddi4+0x62>
 8000bac:	eb1c 0202 	adds.w	r2, ip, r2
 8000bb0:	f101 37ff 	add.w	r7, r1, #4294967295
 8000bb4:	f080 811c 	bcs.w	8000df0 <__udivmoddi4+0x290>
 8000bb8:	4290      	cmp	r0, r2
 8000bba:	f240 8119 	bls.w	8000df0 <__udivmoddi4+0x290>
 8000bbe:	3902      	subs	r1, #2
 8000bc0:	4462      	add	r2, ip
 8000bc2:	1a12      	subs	r2, r2, r0
 8000bc4:	b2a4      	uxth	r4, r4
 8000bc6:	fbb2 f0fe 	udiv	r0, r2, lr
 8000bca:	fb0e 2210 	mls	r2, lr, r0, r2
 8000bce:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000bd2:	fb00 f505 	mul.w	r5, r0, r5
 8000bd6:	42a5      	cmp	r5, r4
 8000bd8:	d90a      	bls.n	8000bf0 <__udivmoddi4+0x90>
 8000bda:	eb1c 0404 	adds.w	r4, ip, r4
 8000bde:	f100 32ff 	add.w	r2, r0, #4294967295
 8000be2:	f080 8107 	bcs.w	8000df4 <__udivmoddi4+0x294>
 8000be6:	42a5      	cmp	r5, r4
 8000be8:	f240 8104 	bls.w	8000df4 <__udivmoddi4+0x294>
 8000bec:	4464      	add	r4, ip
 8000bee:	3802      	subs	r0, #2
 8000bf0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000bf4:	1b64      	subs	r4, r4, r5
 8000bf6:	2100      	movs	r1, #0
 8000bf8:	b11e      	cbz	r6, 8000c02 <__udivmoddi4+0xa2>
 8000bfa:	40dc      	lsrs	r4, r3
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	e9c6 4300 	strd	r4, r3, [r6]
 8000c02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c06:	428b      	cmp	r3, r1
 8000c08:	d908      	bls.n	8000c1c <__udivmoddi4+0xbc>
 8000c0a:	2e00      	cmp	r6, #0
 8000c0c:	f000 80ed 	beq.w	8000dea <__udivmoddi4+0x28a>
 8000c10:	2100      	movs	r1, #0
 8000c12:	e9c6 0500 	strd	r0, r5, [r6]
 8000c16:	4608      	mov	r0, r1
 8000c18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c1c:	fab3 f183 	clz	r1, r3
 8000c20:	2900      	cmp	r1, #0
 8000c22:	d149      	bne.n	8000cb8 <__udivmoddi4+0x158>
 8000c24:	42ab      	cmp	r3, r5
 8000c26:	d302      	bcc.n	8000c2e <__udivmoddi4+0xce>
 8000c28:	4282      	cmp	r2, r0
 8000c2a:	f200 80f8 	bhi.w	8000e1e <__udivmoddi4+0x2be>
 8000c2e:	1a84      	subs	r4, r0, r2
 8000c30:	eb65 0203 	sbc.w	r2, r5, r3
 8000c34:	2001      	movs	r0, #1
 8000c36:	4617      	mov	r7, r2
 8000c38:	2e00      	cmp	r6, #0
 8000c3a:	d0e2      	beq.n	8000c02 <__udivmoddi4+0xa2>
 8000c3c:	e9c6 4700 	strd	r4, r7, [r6]
 8000c40:	e7df      	b.n	8000c02 <__udivmoddi4+0xa2>
 8000c42:	b902      	cbnz	r2, 8000c46 <__udivmoddi4+0xe6>
 8000c44:	deff      	udf	#255	; 0xff
 8000c46:	fab2 f382 	clz	r3, r2
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	f040 8090 	bne.w	8000d70 <__udivmoddi4+0x210>
 8000c50:	1a8a      	subs	r2, r1, r2
 8000c52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c56:	fa1f fe8c 	uxth.w	lr, ip
 8000c5a:	2101      	movs	r1, #1
 8000c5c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000c60:	fb07 2015 	mls	r0, r7, r5, r2
 8000c64:	0c22      	lsrs	r2, r4, #16
 8000c66:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000c6a:	fb0e f005 	mul.w	r0, lr, r5
 8000c6e:	4290      	cmp	r0, r2
 8000c70:	d908      	bls.n	8000c84 <__udivmoddi4+0x124>
 8000c72:	eb1c 0202 	adds.w	r2, ip, r2
 8000c76:	f105 38ff 	add.w	r8, r5, #4294967295
 8000c7a:	d202      	bcs.n	8000c82 <__udivmoddi4+0x122>
 8000c7c:	4290      	cmp	r0, r2
 8000c7e:	f200 80cb 	bhi.w	8000e18 <__udivmoddi4+0x2b8>
 8000c82:	4645      	mov	r5, r8
 8000c84:	1a12      	subs	r2, r2, r0
 8000c86:	b2a4      	uxth	r4, r4
 8000c88:	fbb2 f0f7 	udiv	r0, r2, r7
 8000c8c:	fb07 2210 	mls	r2, r7, r0, r2
 8000c90:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c94:	fb0e fe00 	mul.w	lr, lr, r0
 8000c98:	45a6      	cmp	lr, r4
 8000c9a:	d908      	bls.n	8000cae <__udivmoddi4+0x14e>
 8000c9c:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca4:	d202      	bcs.n	8000cac <__udivmoddi4+0x14c>
 8000ca6:	45a6      	cmp	lr, r4
 8000ca8:	f200 80bb 	bhi.w	8000e22 <__udivmoddi4+0x2c2>
 8000cac:	4610      	mov	r0, r2
 8000cae:	eba4 040e 	sub.w	r4, r4, lr
 8000cb2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000cb6:	e79f      	b.n	8000bf8 <__udivmoddi4+0x98>
 8000cb8:	f1c1 0720 	rsb	r7, r1, #32
 8000cbc:	408b      	lsls	r3, r1
 8000cbe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000cc2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cc6:	fa05 f401 	lsl.w	r4, r5, r1
 8000cca:	fa20 f307 	lsr.w	r3, r0, r7
 8000cce:	40fd      	lsrs	r5, r7
 8000cd0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000cd4:	4323      	orrs	r3, r4
 8000cd6:	fbb5 f8f9 	udiv	r8, r5, r9
 8000cda:	fa1f fe8c 	uxth.w	lr, ip
 8000cde:	fb09 5518 	mls	r5, r9, r8, r5
 8000ce2:	0c1c      	lsrs	r4, r3, #16
 8000ce4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ce8:	fb08 f50e 	mul.w	r5, r8, lr
 8000cec:	42a5      	cmp	r5, r4
 8000cee:	fa02 f201 	lsl.w	r2, r2, r1
 8000cf2:	fa00 f001 	lsl.w	r0, r0, r1
 8000cf6:	d90b      	bls.n	8000d10 <__udivmoddi4+0x1b0>
 8000cf8:	eb1c 0404 	adds.w	r4, ip, r4
 8000cfc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d00:	f080 8088 	bcs.w	8000e14 <__udivmoddi4+0x2b4>
 8000d04:	42a5      	cmp	r5, r4
 8000d06:	f240 8085 	bls.w	8000e14 <__udivmoddi4+0x2b4>
 8000d0a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d0e:	4464      	add	r4, ip
 8000d10:	1b64      	subs	r4, r4, r5
 8000d12:	b29d      	uxth	r5, r3
 8000d14:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d18:	fb09 4413 	mls	r4, r9, r3, r4
 8000d1c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d20:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d24:	45a6      	cmp	lr, r4
 8000d26:	d908      	bls.n	8000d3a <__udivmoddi4+0x1da>
 8000d28:	eb1c 0404 	adds.w	r4, ip, r4
 8000d2c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000d30:	d26c      	bcs.n	8000e0c <__udivmoddi4+0x2ac>
 8000d32:	45a6      	cmp	lr, r4
 8000d34:	d96a      	bls.n	8000e0c <__udivmoddi4+0x2ac>
 8000d36:	3b02      	subs	r3, #2
 8000d38:	4464      	add	r4, ip
 8000d3a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d3e:	fba3 9502 	umull	r9, r5, r3, r2
 8000d42:	eba4 040e 	sub.w	r4, r4, lr
 8000d46:	42ac      	cmp	r4, r5
 8000d48:	46c8      	mov	r8, r9
 8000d4a:	46ae      	mov	lr, r5
 8000d4c:	d356      	bcc.n	8000dfc <__udivmoddi4+0x29c>
 8000d4e:	d053      	beq.n	8000df8 <__udivmoddi4+0x298>
 8000d50:	b156      	cbz	r6, 8000d68 <__udivmoddi4+0x208>
 8000d52:	ebb0 0208 	subs.w	r2, r0, r8
 8000d56:	eb64 040e 	sbc.w	r4, r4, lr
 8000d5a:	fa04 f707 	lsl.w	r7, r4, r7
 8000d5e:	40ca      	lsrs	r2, r1
 8000d60:	40cc      	lsrs	r4, r1
 8000d62:	4317      	orrs	r7, r2
 8000d64:	e9c6 7400 	strd	r7, r4, [r6]
 8000d68:	4618      	mov	r0, r3
 8000d6a:	2100      	movs	r1, #0
 8000d6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d70:	f1c3 0120 	rsb	r1, r3, #32
 8000d74:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d78:	fa20 f201 	lsr.w	r2, r0, r1
 8000d7c:	fa25 f101 	lsr.w	r1, r5, r1
 8000d80:	409d      	lsls	r5, r3
 8000d82:	432a      	orrs	r2, r5
 8000d84:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d88:	fa1f fe8c 	uxth.w	lr, ip
 8000d8c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d90:	fb07 1510 	mls	r5, r7, r0, r1
 8000d94:	0c11      	lsrs	r1, r2, #16
 8000d96:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000d9a:	fb00 f50e 	mul.w	r5, r0, lr
 8000d9e:	428d      	cmp	r5, r1
 8000da0:	fa04 f403 	lsl.w	r4, r4, r3
 8000da4:	d908      	bls.n	8000db8 <__udivmoddi4+0x258>
 8000da6:	eb1c 0101 	adds.w	r1, ip, r1
 8000daa:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dae:	d22f      	bcs.n	8000e10 <__udivmoddi4+0x2b0>
 8000db0:	428d      	cmp	r5, r1
 8000db2:	d92d      	bls.n	8000e10 <__udivmoddi4+0x2b0>
 8000db4:	3802      	subs	r0, #2
 8000db6:	4461      	add	r1, ip
 8000db8:	1b49      	subs	r1, r1, r5
 8000dba:	b292      	uxth	r2, r2
 8000dbc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000dc0:	fb07 1115 	mls	r1, r7, r5, r1
 8000dc4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000dc8:	fb05 f10e 	mul.w	r1, r5, lr
 8000dcc:	4291      	cmp	r1, r2
 8000dce:	d908      	bls.n	8000de2 <__udivmoddi4+0x282>
 8000dd0:	eb1c 0202 	adds.w	r2, ip, r2
 8000dd4:	f105 38ff 	add.w	r8, r5, #4294967295
 8000dd8:	d216      	bcs.n	8000e08 <__udivmoddi4+0x2a8>
 8000dda:	4291      	cmp	r1, r2
 8000ddc:	d914      	bls.n	8000e08 <__udivmoddi4+0x2a8>
 8000dde:	3d02      	subs	r5, #2
 8000de0:	4462      	add	r2, ip
 8000de2:	1a52      	subs	r2, r2, r1
 8000de4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000de8:	e738      	b.n	8000c5c <__udivmoddi4+0xfc>
 8000dea:	4631      	mov	r1, r6
 8000dec:	4630      	mov	r0, r6
 8000dee:	e708      	b.n	8000c02 <__udivmoddi4+0xa2>
 8000df0:	4639      	mov	r1, r7
 8000df2:	e6e6      	b.n	8000bc2 <__udivmoddi4+0x62>
 8000df4:	4610      	mov	r0, r2
 8000df6:	e6fb      	b.n	8000bf0 <__udivmoddi4+0x90>
 8000df8:	4548      	cmp	r0, r9
 8000dfa:	d2a9      	bcs.n	8000d50 <__udivmoddi4+0x1f0>
 8000dfc:	ebb9 0802 	subs.w	r8, r9, r2
 8000e00:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e04:	3b01      	subs	r3, #1
 8000e06:	e7a3      	b.n	8000d50 <__udivmoddi4+0x1f0>
 8000e08:	4645      	mov	r5, r8
 8000e0a:	e7ea      	b.n	8000de2 <__udivmoddi4+0x282>
 8000e0c:	462b      	mov	r3, r5
 8000e0e:	e794      	b.n	8000d3a <__udivmoddi4+0x1da>
 8000e10:	4640      	mov	r0, r8
 8000e12:	e7d1      	b.n	8000db8 <__udivmoddi4+0x258>
 8000e14:	46d0      	mov	r8, sl
 8000e16:	e77b      	b.n	8000d10 <__udivmoddi4+0x1b0>
 8000e18:	3d02      	subs	r5, #2
 8000e1a:	4462      	add	r2, ip
 8000e1c:	e732      	b.n	8000c84 <__udivmoddi4+0x124>
 8000e1e:	4608      	mov	r0, r1
 8000e20:	e70a      	b.n	8000c38 <__udivmoddi4+0xd8>
 8000e22:	4464      	add	r4, ip
 8000e24:	3802      	subs	r0, #2
 8000e26:	e742      	b.n	8000cae <__udivmoddi4+0x14e>

08000e28 <__aeabi_idiv0>:
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop

08000e2c <adc_init>:


#include "adc.h"

void adc_init(adc_t* self)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
	self->vtable->init(self);
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	6878      	ldr	r0, [r7, #4]
 8000e3c:	4798      	blx	r3
}
 8000e3e:	bf00      	nop
 8000e40:	3708      	adds	r7, #8
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}

08000e46 <adc_update>:

void adc_update(adc_t* self, void* option)
{
 8000e46:	b580      	push	{r7, lr}
 8000e48:	b082      	sub	sp, #8
 8000e4a:	af00      	add	r7, sp, #0
 8000e4c:	6078      	str	r0, [r7, #4]
 8000e4e:	6039      	str	r1, [r7, #0]
	self->vtable->update(self, option);
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	6839      	ldr	r1, [r7, #0]
 8000e58:	6878      	ldr	r0, [r7, #4]
 8000e5a:	4798      	blx	r3
}
 8000e5c:	bf00      	nop
 8000e5e:	3708      	adds	r7, #8
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}

08000e64 <adc_get_cnt>:

uint32_t adc_get_cnt(adc_t* self)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
	return self->vtable->get_cnt(self);
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	689b      	ldr	r3, [r3, #8]
 8000e72:	6878      	ldr	r0, [r7, #4]
 8000e74:	4798      	blx	r3
 8000e76:	4603      	mov	r3, r0
}
 8000e78:	4618      	mov	r0, r3
 8000e7a:	3708      	adds	r7, #8
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}

08000e80 <adc_get_vout>:

double adc_get_vout(adc_t* self)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b082      	sub	sp, #8
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
	return self->vtable->get_vout(self);
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	68db      	ldr	r3, [r3, #12]
 8000e8e:	6878      	ldr	r0, [r7, #4]
 8000e90:	4798      	blx	r3
 8000e92:	eeb0 7a40 	vmov.f32	s14, s0
 8000e96:	eef0 7a60 	vmov.f32	s15, s1
}
 8000e9a:	eeb0 0a47 	vmov.f32	s0, s14
 8000e9e:	eef0 0a67 	vmov.f32	s1, s15
 8000ea2:	3708      	adds	r7, #8
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}

08000ea8 <init>:

	ADS1246_state_t state;
};

static void init(adc_t* self)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
	spi_deselect(self);
 8000eb0:	6878      	ldr	r0, [r7, #4]
 8000eb2:	f000 fa25 	bl	8001300 <spi_deselect>
}
 8000eb6:	bf00      	nop
 8000eb8:	3708      	adds	r7, #8
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}
	...

08000ec0 <update>:

static void update(adc_t* self, void* option)
{
 8000ec0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000ec4:	b089      	sub	sp, #36	; 0x24
 8000ec6:	af02      	add	r7, sp, #8
 8000ec8:	6078      	str	r0, [r7, #4]
 8000eca:	6039      	str	r1, [r7, #0]
 8000ecc:	466b      	mov	r3, sp
 8000ece:	461e      	mov	r6, r3
	const uint8_t kDataSizeBytes = 3;
 8000ed0:	2303      	movs	r3, #3
 8000ed2:	74fb      	strb	r3, [r7, #19]
	const uint8_t kBufferSizeBytes = 4;
 8000ed4:	2304      	movs	r3, #4
 8000ed6:	74bb      	strb	r3, [r7, #18]
	uint8_t rxBytes [kBufferSizeBytes];
 8000ed8:	7cbb      	ldrb	r3, [r7, #18]
 8000eda:	3b01      	subs	r3, #1
 8000edc:	60fb      	str	r3, [r7, #12]
 8000ede:	7cbb      	ldrb	r3, [r7, #18]
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	4698      	mov	r8, r3
 8000ee4:	4691      	mov	r9, r2
 8000ee6:	f04f 0200 	mov.w	r2, #0
 8000eea:	f04f 0300 	mov.w	r3, #0
 8000eee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000ef2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000ef6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000efa:	7cbb      	ldrb	r3, [r7, #18]
 8000efc:	2200      	movs	r2, #0
 8000efe:	461c      	mov	r4, r3
 8000f00:	4615      	mov	r5, r2
 8000f02:	f04f 0200 	mov.w	r2, #0
 8000f06:	f04f 0300 	mov.w	r3, #0
 8000f0a:	00eb      	lsls	r3, r5, #3
 8000f0c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000f10:	00e2      	lsls	r2, r4, #3
 8000f12:	7cbb      	ldrb	r3, [r7, #18]
 8000f14:	3307      	adds	r3, #7
 8000f16:	08db      	lsrs	r3, r3, #3
 8000f18:	00db      	lsls	r3, r3, #3
 8000f1a:	ebad 0d03 	sub.w	sp, sp, r3
 8000f1e:	ab02      	add	r3, sp, #8
 8000f20:	3300      	adds	r3, #0
 8000f22:	60bb      	str	r3, [r7, #8]
	switch(self->data->state)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8000f2c:	2b05      	cmp	r3, #5
 8000f2e:	f200 80f7 	bhi.w	8001120 <update+0x260>
 8000f32:	a201      	add	r2, pc, #4	; (adr r2, 8000f38 <update+0x78>)
 8000f34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f38:	08000f51 	.word	0x08000f51
 8000f3c:	08000fb5 	.word	0x08000fb5
 8000f40:	08000fd9 	.word	0x08000fd9
 8000f44:	0800101d 	.word	0x0800101d
 8000f48:	08001059 	.word	0x08001059
 8000f4c:	08001095 	.word	0x08001095
	{
		case ADS1246_WAIT:
			spi_deselect(self);
 8000f50:	6878      	ldr	r0, [r7, #4]
 8000f52:	f000 f9d5 	bl	8001300 <spi_deselect>
			self->data->waitCycles--;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	685b      	ldr	r3, [r3, #4]
 8000f5a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000f5c:	3a01      	subs	r2, #1
 8000f5e:	63da      	str	r2, [r3, #60]	; 0x3c
			if(self->data->portSTART)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	695b      	ldr	r3, [r3, #20]
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d009      	beq.n	8000f7e <update+0xbe>
			{
				HAL_GPIO_WritePin(self->data->portSTART, self->data->pinSTART, 1);
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	685b      	ldr	r3, [r3, #4]
 8000f6e:	6958      	ldr	r0, [r3, #20]
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	685b      	ldr	r3, [r3, #4]
 8000f74:	8b1b      	ldrh	r3, [r3, #24]
 8000f76:	2201      	movs	r2, #1
 8000f78:	4619      	mov	r1, r3
 8000f7a:	f004 fe27 	bl	8005bcc <HAL_GPIO_WritePin>
			}

			if(self->data->portRESET)
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	69db      	ldr	r3, [r3, #28]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d009      	beq.n	8000f9c <update+0xdc>
			{
				HAL_GPIO_WritePin(self->data->portRESET, self->data->pinRESET, 1);
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	69d8      	ldr	r0, [r3, #28]
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	685b      	ldr	r3, [r3, #4]
 8000f92:	8c1b      	ldrh	r3, [r3, #32]
 8000f94:	2201      	movs	r2, #1
 8000f96:	4619      	mov	r1, r3
 8000f98:	f004 fe18 	bl	8005bcc <HAL_GPIO_WritePin>
			}


			if(!self->data->waitCycles)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	685b      	ldr	r3, [r3, #4]
 8000fa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	f040 80b9 	bne.w	800111a <update+0x25a>
			{
				self->data->state = ADS1246_WAKEUP;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	2201      	movs	r2, #1
 8000fae:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
			}
			break;
 8000fb2:	e0b2      	b.n	800111a <update+0x25a>
		case ADS1246_WAKEUP:
			spi_select(self);
 8000fb4:	6878      	ldr	r0, [r7, #4]
 8000fb6:	f000 f991 	bl	80012dc <spi_select>
			spi_hw_command(self, CMD_WAKEUP);
 8000fba:	4b61      	ldr	r3, [pc, #388]	; (8001140 <update+0x280>)
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	6878      	ldr	r0, [r7, #4]
 8000fc2:	f000 f9af 	bl	8001324 <spi_hw_command>
			spi_deselect(self);
 8000fc6:	6878      	ldr	r0, [r7, #4]
 8000fc8:	f000 f99a 	bl	8001300 <spi_deselect>
			self->data->state = ADS1246_SETUP_SYS0;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	2202      	movs	r2, #2
 8000fd2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
			break;
 8000fd6:	e0a3      	b.n	8001120 <update+0x260>
		case ADS1246_SETUP_SYS0:
			spi_select(self);
 8000fd8:	6878      	ldr	r0, [r7, #4]
 8000fda:	f000 f97f 	bl	80012dc <spi_select>
			spi_hw_command(self, CMD_WREG | REG_SYS0);
 8000fde:	4b59      	ldr	r3, [pc, #356]	; (8001144 <update+0x284>)
 8000fe0:	781a      	ldrb	r2, [r3, #0]
 8000fe2:	4b59      	ldr	r3, [pc, #356]	; (8001148 <update+0x288>)
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	4313      	orrs	r3, r2
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	4619      	mov	r1, r3
 8000fec:	6878      	ldr	r0, [r7, #4]
 8000fee:	f000 f999 	bl	8001324 <spi_hw_command>
			spi_hw_command(self, 0); // 1 byte
 8000ff2:	2100      	movs	r1, #0
 8000ff4:	6878      	ldr	r0, [r7, #4]
 8000ff6:	f000 f995 	bl	8001324 <spi_hw_command>
			spi_hw_command(self, self->data->SYS0_conf);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	685b      	ldr	r3, [r3, #4]
 8000ffe:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001002:	4619      	mov	r1, r3
 8001004:	6878      	ldr	r0, [r7, #4]
 8001006:	f000 f98d 	bl	8001324 <spi_hw_command>
			spi_deselect(self);
 800100a:	6878      	ldr	r0, [r7, #4]
 800100c:	f000 f978 	bl	8001300 <spi_deselect>
			self->data->state = ADS1246_SETUP_MUX;
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	2203      	movs	r2, #3
 8001016:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
			break;
 800101a:	e081      	b.n	8001120 <update+0x260>
		case ADS1246_SETUP_MUX:
			// setup mux
			spi_select(self);
 800101c:	6878      	ldr	r0, [r7, #4]
 800101e:	f000 f95d 	bl	80012dc <spi_select>
			spi_hw_command(self, CMD_WREG | REG_MUX);
 8001022:	4b48      	ldr	r3, [pc, #288]	; (8001144 <update+0x284>)
 8001024:	781a      	ldrb	r2, [r3, #0]
 8001026:	4b49      	ldr	r3, [pc, #292]	; (800114c <update+0x28c>)
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	4313      	orrs	r3, r2
 800102c:	b2db      	uxtb	r3, r3
 800102e:	4619      	mov	r1, r3
 8001030:	6878      	ldr	r0, [r7, #4]
 8001032:	f000 f977 	bl	8001324 <spi_hw_command>
			spi_hw_command(self, 0); // 1 byte
 8001036:	2100      	movs	r1, #0
 8001038:	6878      	ldr	r0, [r7, #4]
 800103a:	f000 f973 	bl	8001324 <spi_hw_command>
			spi_hw_command(self, 0b10000000); // 0bxxxxxx11 - temp, 0bxxxxxx00 - ain
 800103e:	2180      	movs	r1, #128	; 0x80
 8001040:	6878      	ldr	r0, [r7, #4]
 8001042:	f000 f96f 	bl	8001324 <spi_hw_command>
			spi_deselect(self);
 8001046:	6878      	ldr	r0, [r7, #4]
 8001048:	f000 f95a 	bl	8001300 <spi_deselect>
			self->data->state = ADS1246_CHECK_xDRDY;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	2204      	movs	r2, #4
 8001052:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
			break;
 8001056:	e063      	b.n	8001120 <update+0x260>
		case ADS1246_CHECK_xDRDY:
			if(self->data->portDRDY)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	68db      	ldr	r3, [r3, #12]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d012      	beq.n	8001088 <update+0x1c8>
			{
				// check xDRDY state before transit
				if(!HAL_GPIO_ReadPin(self->data->portDRDY, self->data->pinDRDY))
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	68da      	ldr	r2, [r3, #12]
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	8a1b      	ldrh	r3, [r3, #16]
 800106e:	4619      	mov	r1, r3
 8001070:	4610      	mov	r0, r2
 8001072:	f004 fd93 	bl	8005b9c <HAL_GPIO_ReadPin>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d150      	bne.n	800111e <update+0x25e>
				{
					self->data->state = ADS1246_MEASURE;
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	2205      	movs	r2, #5
 8001082:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
			{
				// transit unconditionally
				self->data->state = ADS1246_MEASURE;
			}

			break;
 8001086:	e04a      	b.n	800111e <update+0x25e>
				self->data->state = ADS1246_MEASURE;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	2205      	movs	r2, #5
 800108e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
			break;
 8001092:	e044      	b.n	800111e <update+0x25e>
		case ADS1246_MEASURE:
			memset(rxBytes, 0, kBufferSizeBytes);
 8001094:	7cbb      	ldrb	r3, [r7, #18]
 8001096:	461a      	mov	r2, r3
 8001098:	2100      	movs	r1, #0
 800109a:	68b8      	ldr	r0, [r7, #8]
 800109c:	f007 fd4e 	bl	8008b3c <memset>
			spi_select(self);
 80010a0:	6878      	ldr	r0, [r7, #4]
 80010a2:	f000 f91b 	bl	80012dc <spi_select>
			spi_hw_command(self, CMD_RDATA); // can avoid sending command???
 80010a6:	4b2a      	ldr	r3, [pc, #168]	; (8001150 <update+0x290>)
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	4619      	mov	r1, r3
 80010ac:	6878      	ldr	r0, [r7, #4]
 80010ae:	f000 f939 	bl	8001324 <spi_hw_command>
			int i;
			for(i = 0; i < kDataSizeBytes; ++i)
 80010b2:	2300      	movs	r3, #0
 80010b4:	617b      	str	r3, [r7, #20]
 80010b6:	e01b      	b.n	80010f0 <update+0x230>
			{
				HAL_SPI_TransmitReceive(self->data->hspi, &CMD_NOP, rxBytes + kDataSizeBytes - i - 1, 1, ADC_ADS1246_SPI_TIMEOUT);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	685b      	ldr	r3, [r3, #4]
 80010bc:	6818      	ldr	r0, [r3, #0]
 80010be:	7cfa      	ldrb	r2, [r7, #19]
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	1ad3      	subs	r3, r2, r3
 80010c4:	3b01      	subs	r3, #1
 80010c6:	68ba      	ldr	r2, [r7, #8]
 80010c8:	441a      	add	r2, r3
 80010ca:	230a      	movs	r3, #10
 80010cc:	9300      	str	r3, [sp, #0]
 80010ce:	2301      	movs	r3, #1
 80010d0:	4920      	ldr	r1, [pc, #128]	; (8001154 <update+0x294>)
 80010d2:	f005 fe15 	bl	8006d00 <HAL_SPI_TransmitReceive>
				while(HAL_SPI_GetState(self->data->hspi) != HAL_SPI_STATE_READY)
 80010d6:	bf00      	nop
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	4618      	mov	r0, r3
 80010e0:	f005 ffbe 	bl	8007060 <HAL_SPI_GetState>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b01      	cmp	r3, #1
 80010e8:	d1f6      	bne.n	80010d8 <update+0x218>
			for(i = 0; i < kDataSizeBytes; ++i)
 80010ea:	697b      	ldr	r3, [r7, #20]
 80010ec:	3301      	adds	r3, #1
 80010ee:	617b      	str	r3, [r7, #20]
 80010f0:	7cfb      	ldrb	r3, [r7, #19]
 80010f2:	697a      	ldr	r2, [r7, #20]
 80010f4:	429a      	cmp	r2, r3
 80010f6:	dbdf      	blt.n	80010b8 <update+0x1f8>
					;
			}
			spi_deselect(self);
 80010f8:	6878      	ldr	r0, [r7, #4]
 80010fa:	f000 f901 	bl	8001300 <spi_deselect>
			check_negative_24_to_32((int32_t*)rxBytes);
 80010fe:	68b8      	ldr	r0, [r7, #8]
 8001100:	f000 f92d 	bl	800135e <check_negative_24_to_32>
			self->data->lastOutputValue = *(int32_t*)rxBytes;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	68ba      	ldr	r2, [r7, #8]
 800110a:	6812      	ldr	r2, [r2, #0]
 800110c:	631a      	str	r2, [r3, #48]	; 0x30
			self->data->state = ADS1246_CHECK_xDRDY;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	685b      	ldr	r3, [r3, #4]
 8001112:	2204      	movs	r2, #4
 8001114:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
			break;
 8001118:	e002      	b.n	8001120 <update+0x260>
			break;
 800111a:	bf00      	nop
 800111c:	e000      	b.n	8001120 <update+0x260>
			break;
 800111e:	bf00      	nop
	}
	// return state
	if(option) *(int*)option = self->data->state;
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d006      	beq.n	8001134 <update+0x274>
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 800112e:	461a      	mov	r2, r3
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	601a      	str	r2, [r3, #0]
 8001134:	46b5      	mov	sp, r6
}
 8001136:	bf00      	nop
 8001138:	371c      	adds	r7, #28
 800113a:	46bd      	mov	sp, r7
 800113c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001140:	200000d4 	.word	0x200000d4
 8001144:	20000002 	.word	0x20000002
 8001148:	20000003 	.word	0x20000003
 800114c:	20000004 	.word	0x20000004
 8001150:	20000001 	.word	0x20000001
 8001154:	20000000 	.word	0x20000000

08001158 <get_cnt>:

static int32_t get_cnt(adc_t* self)
{
 8001158:	b480      	push	{r7}
 800115a:	b083      	sub	sp, #12
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
	return self->data->lastOutputValue;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
 8001166:	4618      	mov	r0, r3
 8001168:	370c      	adds	r7, #12
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr

08001172 <get_vout>:

static double get_vout(adc_t* self)
{
 8001172:	b5b0      	push	{r4, r5, r7, lr}
 8001174:	b082      	sub	sp, #8
 8001176:	af00      	add	r7, sp, #0
 8001178:	6078      	str	r0, [r7, #4]
	return self->data->Vref * get_cnt(self) / self->data->maxOutputValue;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8001182:	6878      	ldr	r0, [r7, #4]
 8001184:	f7ff ffe8 	bl	8001158 <get_cnt>
 8001188:	4603      	mov	r3, r0
 800118a:	4618      	mov	r0, r3
 800118c:	f7ff f96e 	bl	800046c <__aeabi_i2d>
 8001190:	4602      	mov	r2, r0
 8001192:	460b      	mov	r3, r1
 8001194:	4620      	mov	r0, r4
 8001196:	4629      	mov	r1, r5
 8001198:	f7ff f9d2 	bl	8000540 <__aeabi_dmul>
 800119c:	4602      	mov	r2, r0
 800119e:	460b      	mov	r3, r1
 80011a0:	4614      	mov	r4, r2
 80011a2:	461d      	mov	r5, r3
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	685b      	ldr	r3, [r3, #4]
 80011a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011aa:	4618      	mov	r0, r3
 80011ac:	f7ff f95e 	bl	800046c <__aeabi_i2d>
 80011b0:	4602      	mov	r2, r0
 80011b2:	460b      	mov	r3, r1
 80011b4:	4620      	mov	r0, r4
 80011b6:	4629      	mov	r1, r5
 80011b8:	f7ff faec 	bl	8000794 <__aeabi_ddiv>
 80011bc:	4602      	mov	r2, r0
 80011be:	460b      	mov	r3, r1
 80011c0:	ec43 2b17 	vmov	d7, r2, r3
}
 80011c4:	eeb0 0a47 	vmov.f32	s0, s14
 80011c8:	eef0 0a67 	vmov.f32	s1, s15
 80011cc:	3708      	adds	r7, #8
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bdb0      	pop	{r4, r5, r7, pc}
 80011d2:	0000      	movs	r0, r0
 80011d4:	0000      	movs	r0, r0
	...

080011d8 <adc_ADS1246_create>:
		uint16_t pinRESET,
		double Vref,
		uint8_t SYS0_conf,
		uint32_t waitCycles
		)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b08a      	sub	sp, #40	; 0x28
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6178      	str	r0, [r7, #20]
 80011e0:	6139      	str	r1, [r7, #16]
 80011e2:	60fa      	str	r2, [r7, #12]
 80011e4:	ed87 0b00 	vstr	d0, [r7]
 80011e8:	817b      	strh	r3, [r7, #10]
	adc_t adc;
	adc.vtable = &methods;
 80011ea:	4b3b      	ldr	r3, [pc, #236]	; (80012d8 <adc_ADS1246_create+0x100>)
 80011ec:	61fb      	str	r3, [r7, #28]
	struct adc_data_t* pdata =
			(struct adc_data_t*)malloc(sizeof(struct adc_data_t));
 80011ee:	2050      	movs	r0, #80	; 0x50
 80011f0:	f007 fbf0 	bl	80089d4 <malloc>
 80011f4:	4603      	mov	r3, r0
 80011f6:	627b      	str	r3, [r7, #36]	; 0x24
	if(pdata)
 80011f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d059      	beq.n	80012b2 <adc_ADS1246_create+0xda>
	{
		memset(pdata, 0, sizeof(*pdata));
 80011fe:	2250      	movs	r2, #80	; 0x50
 8001200:	2100      	movs	r1, #0
 8001202:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001204:	f007 fc9a 	bl	8008b3c <memset>
		pdata->hspi = hspi;
 8001208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800120a:	693a      	ldr	r2, [r7, #16]
 800120c:	601a      	str	r2, [r3, #0]
		pdata->portCS = portCS;
 800120e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001210:	68fa      	ldr	r2, [r7, #12]
 8001212:	605a      	str	r2, [r3, #4]
		pdata->pinCS = pinCS;
 8001214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001216:	897a      	ldrh	r2, [r7, #10]
 8001218:	811a      	strh	r2, [r3, #8]
		pdata->portDRDY = portDRDY;
 800121a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800121c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800121e:	60da      	str	r2, [r3, #12]
		pdata->pinDRDY = pinDRDY;
 8001220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001222:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8001224:	821a      	strh	r2, [r3, #16]
		pdata->portSTART = portSTART;
 8001226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001228:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800122a:	615a      	str	r2, [r3, #20]
		pdata->pinSTART = pinSTART;
 800122c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800122e:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 8001230:	831a      	strh	r2, [r3, #24]
		pdata->portRESET = portRESET;
 8001232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001234:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001236:	61da      	str	r2, [r3, #28]
		pdata->pinRESET = pinRESET;
 8001238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800123a:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 800123e:	841a      	strh	r2, [r3, #32]
		pdata->Vref = Vref;
 8001240:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001242:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001246:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		pdata->lastOutputValue = 0;
 800124a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800124c:	2200      	movs	r2, #0
 800124e:	631a      	str	r2, [r3, #48]	; 0x30
		pdata->bitResolution = 24;
 8001250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001252:	2218      	movs	r2, #24
 8001254:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		pdata->maxOutputValue = (uint32_t)pow(2, pdata->bitResolution);
 8001258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800125a:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800125e:	4618      	mov	r0, r3
 8001260:	f7ff f8f4 	bl	800044c <__aeabi_ui2d>
 8001264:	4602      	mov	r2, r0
 8001266:	460b      	mov	r3, r1
 8001268:	ec43 2b11 	vmov	d1, r2, r3
 800126c:	ed9f 0b18 	vldr	d0, [pc, #96]	; 80012d0 <adc_ADS1246_create+0xf8>
 8001270:	f007 fcb6 	bl	8008be0 <pow>
 8001274:	ec53 2b10 	vmov	r2, r3, d0
 8001278:	4610      	mov	r0, r2
 800127a:	4619      	mov	r1, r3
 800127c:	f7ff fc38 	bl	8000af0 <__aeabi_d2uiz>
 8001280:	4603      	mov	r3, r0
 8001282:	461a      	mov	r2, r3
 8001284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001286:	635a      	str	r2, [r3, #52]	; 0x34
		pdata->SYS0_conf = SYS0_conf;
 8001288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800128a:	f897 2048 	ldrb.w	r2, [r7, #72]	; 0x48
 800128e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		pdata->waitCycles = waitCycles;
 8001292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001294:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001296:	63da      	str	r2, [r3, #60]	; 0x3c
		pdata->setupWaitCyclesMax = 5;
 8001298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800129a:	2205      	movs	r2, #5
 800129c:	645a      	str	r2, [r3, #68]	; 0x44
		pdata->setupWaitCycles = pdata->setupWaitCycles;
 800129e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80012a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012a4:	641a      	str	r2, [r3, #64]	; 0x40
		pdata->state = ADS1246_WAIT;
 80012a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012a8:	2200      	movs	r2, #0
 80012aa:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
		adc.data = pdata;
 80012ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012b0:	623b      	str	r3, [r7, #32]
	}
	// init
	return adc;
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	461a      	mov	r2, r3
 80012b6:	f107 031c 	add.w	r3, r7, #28
 80012ba:	e893 0003 	ldmia.w	r3, {r0, r1}
 80012be:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80012c2:	6978      	ldr	r0, [r7, #20]
 80012c4:	3728      	adds	r7, #40	; 0x28
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	f3af 8000 	nop.w
 80012d0:	00000000 	.word	0x00000000
 80012d4:	40000000 	.word	0x40000000
 80012d8:	20000008 	.word	0x20000008

080012dc <spi_select>:

static void spi_select(adc_t* self)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(
			self->data->portCS,
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	685b      	ldr	r3, [r3, #4]
	HAL_GPIO_WritePin(
 80012e8:	6858      	ldr	r0, [r3, #4]
			self->data->pinCS,
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	685b      	ldr	r3, [r3, #4]
	HAL_GPIO_WritePin(
 80012ee:	891b      	ldrh	r3, [r3, #8]
 80012f0:	2200      	movs	r2, #0
 80012f2:	4619      	mov	r1, r3
 80012f4:	f004 fc6a 	bl	8005bcc <HAL_GPIO_WritePin>
			GPIO_PIN_RESET
			);
}
 80012f8:	bf00      	nop
 80012fa:	3708      	adds	r7, #8
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}

08001300 <spi_deselect>:
static void spi_deselect(adc_t* self)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(
			self->data->portCS,
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	685b      	ldr	r3, [r3, #4]
	HAL_GPIO_WritePin(
 800130c:	6858      	ldr	r0, [r3, #4]
			self->data->pinCS,
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	685b      	ldr	r3, [r3, #4]
	HAL_GPIO_WritePin(
 8001312:	891b      	ldrh	r3, [r3, #8]
 8001314:	2201      	movs	r2, #1
 8001316:	4619      	mov	r1, r3
 8001318:	f004 fc58 	bl	8005bcc <HAL_GPIO_WritePin>
			GPIO_PIN_SET
			);
}
 800131c:	bf00      	nop
 800131e:	3708      	adds	r7, #8
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}

08001324 <spi_hw_command>:

static void spi_hw_command(adc_t *self, uint8_t cmd)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
 800132c:	460b      	mov	r3, r1
 800132e:	70fb      	strb	r3, [r7, #3]
	HAL_SPI_Transmit(self->data->hspi, &cmd, 1, ADC_ADS1246_SPI_TIMEOUT);
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	6818      	ldr	r0, [r3, #0]
 8001336:	1cf9      	adds	r1, r7, #3
 8001338:	230a      	movs	r3, #10
 800133a:	2201      	movs	r2, #1
 800133c:	f005 fa85 	bl	800684a <HAL_SPI_Transmit>
	while(HAL_SPI_GetState(self->data->hspi) != HAL_SPI_STATE_READY)
 8001340:	bf00      	nop
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	685b      	ldr	r3, [r3, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4618      	mov	r0, r3
 800134a:	f005 fe89 	bl	8007060 <HAL_SPI_GetState>
 800134e:	4603      	mov	r3, r0
 8001350:	2b01      	cmp	r3, #1
 8001352:	d1f6      	bne.n	8001342 <spi_hw_command+0x1e>
		;
}
 8001354:	bf00      	nop
 8001356:	bf00      	nop
 8001358:	3708      	adds	r7, #8
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}

0800135e <check_negative_24_to_32>:

static void check_negative_24_to_32(int32_t* val)
{
 800135e:	b480      	push	{r7}
 8001360:	b083      	sub	sp, #12
 8001362:	af00      	add	r7, sp, #0
 8001364:	6078      	str	r0, [r7, #4]
	if ((*val >> 23) & (int)1)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800136e:	2b00      	cmp	r3, #0
 8001370:	d006      	beq.n	8001380 <check_negative_24_to_32+0x22>
	{
		*val |= 0xFF000000;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800137a:	461a      	mov	r2, r3
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	601a      	str	r2, [r3, #0]
	}

}
 8001380:	bf00      	nop
 8001382:	370c      	adds	r7, #12
 8001384:	46bd      	mov	sp, r7
 8001386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138a:	4770      	bx	lr

0800138c <adc_monitor_init>:
#include <string.h>
#include <math.h>


void adc_monitor_init(adc_monitor_t* self, adc_t* adc, IRQn_Type IRQn)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b084      	sub	sp, #16
 8001390:	af00      	add	r7, sp, #0
 8001392:	60f8      	str	r0, [r7, #12]
 8001394:	60b9      	str	r1, [r7, #8]
 8001396:	4613      	mov	r3, r2
 8001398:	71fb      	strb	r3, [r7, #7]
	memset(self, 0, sizeof(*self));
 800139a:	221c      	movs	r2, #28
 800139c:	2100      	movs	r1, #0
 800139e:	68f8      	ldr	r0, [r7, #12]
 80013a0:	f007 fbcc 	bl	8008b3c <memset>
	self->adc = adc;
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	68ba      	ldr	r2, [r7, #8]
 80013a8:	601a      	str	r2, [r3, #0]
	self->IRQn = IRQn;
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	79fa      	ldrb	r2, [r7, #7]
 80013ae:	761a      	strb	r2, [r3, #24]
	self->state = ADC_STANDBY;
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	2200      	movs	r2, #0
 80013b4:	731a      	strb	r2, [r3, #12]
	self->currValueCnt = 0;
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	2200      	movs	r2, #0
 80013ba:	605a      	str	r2, [r3, #4]
	self->averageValueCnt = 0;
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	2200      	movs	r2, #0
 80013c0:	609a      	str	r2, [r3, #8]
	//self->currValue = 0;
	//self->averageValue = 0;
}
 80013c2:	bf00      	nop
 80013c4:	3710      	adds	r7, #16
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
	...

080013cc <adc_monitor_update>:

void adc_monitor_update(adc_monitor_t* self)
{
 80013cc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80013d0:	b082      	sub	sp, #8
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	6078      	str	r0, [r7, #4]
	//self->currValue 	= adc_get_vout(self->adc);
	self->currValueCnt  = adc_get_cnt(self->adc);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	4618      	mov	r0, r3
 80013dc:	f7ff fd42 	bl	8000e64 <adc_get_cnt>
 80013e0:	4603      	mov	r3, r0
 80013e2:	461a      	mov	r2, r3
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	605a      	str	r2, [r3, #4]
	switch(self->state)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	7b1b      	ldrb	r3, [r3, #12]
 80013ec:	2b02      	cmp	r3, #2
 80013ee:	d06c      	beq.n	80014ca <adc_monitor_update+0xfe>
 80013f0:	2b02      	cmp	r3, #2
 80013f2:	dc6d      	bgt.n	80014d0 <adc_monitor_update+0x104>
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d002      	beq.n	80013fe <adc_monitor_update+0x32>
 80013f8:	2b01      	cmp	r3, #1
 80013fa:	d00a      	beq.n	8001412 <adc_monitor_update+0x46>
		}
		break;
	case ADC_COMPLETED:
		break;
	}
}
 80013fc:	e068      	b.n	80014d0 <adc_monitor_update+0x104>
		self->averageValueCnt		= 0;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	2200      	movs	r2, #0
 8001402:	609a      	str	r2, [r3, #8]
		self->measurementCycles 	= 0;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	2200      	movs	r2, #0
 8001408:	611a      	str	r2, [r3, #16]
		self->measurementCyclesMax	= 0;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	2200      	movs	r2, #0
 800140e:	615a      	str	r2, [r3, #20]
		break;
 8001410:	e05e      	b.n	80014d0 <adc_monitor_update+0x104>
		self->measurementCycles++;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	691b      	ldr	r3, [r3, #16]
 8001416:	1c5a      	adds	r2, r3, #1
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	611a      	str	r2, [r3, #16]
				((double)self->measurementCycles - 1) / self->measurementCycles * self->averageValueCnt +
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	691b      	ldr	r3, [r3, #16]
 8001420:	4618      	mov	r0, r3
 8001422:	f7ff f813 	bl	800044c <__aeabi_ui2d>
 8001426:	f04f 0200 	mov.w	r2, #0
 800142a:	4b2c      	ldr	r3, [pc, #176]	; (80014dc <adc_monitor_update+0x110>)
 800142c:	f7fe fed0 	bl	80001d0 <__aeabi_dsub>
 8001430:	4602      	mov	r2, r0
 8001432:	460b      	mov	r3, r1
 8001434:	4614      	mov	r4, r2
 8001436:	461d      	mov	r5, r3
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	691b      	ldr	r3, [r3, #16]
 800143c:	4618      	mov	r0, r3
 800143e:	f7ff f805 	bl	800044c <__aeabi_ui2d>
 8001442:	4602      	mov	r2, r0
 8001444:	460b      	mov	r3, r1
 8001446:	4620      	mov	r0, r4
 8001448:	4629      	mov	r1, r5
 800144a:	f7ff f9a3 	bl	8000794 <__aeabi_ddiv>
 800144e:	4602      	mov	r2, r0
 8001450:	460b      	mov	r3, r1
 8001452:	4614      	mov	r4, r2
 8001454:	461d      	mov	r5, r3
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	689b      	ldr	r3, [r3, #8]
 800145a:	4618      	mov	r0, r3
 800145c:	f7ff f806 	bl	800046c <__aeabi_i2d>
 8001460:	4602      	mov	r2, r0
 8001462:	460b      	mov	r3, r1
 8001464:	4620      	mov	r0, r4
 8001466:	4629      	mov	r1, r5
 8001468:	f7ff f86a 	bl	8000540 <__aeabi_dmul>
 800146c:	4602      	mov	r2, r0
 800146e:	460b      	mov	r3, r1
 8001470:	4690      	mov	r8, r2
 8001472:	4699      	mov	r9, r3
				(double)self->currValueCnt / self->measurementCycles
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	4618      	mov	r0, r3
 800147a:	f7fe fff7 	bl	800046c <__aeabi_i2d>
 800147e:	4604      	mov	r4, r0
 8001480:	460d      	mov	r5, r1
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	691b      	ldr	r3, [r3, #16]
 8001486:	4618      	mov	r0, r3
 8001488:	f7fe ffe0 	bl	800044c <__aeabi_ui2d>
 800148c:	4602      	mov	r2, r0
 800148e:	460b      	mov	r3, r1
 8001490:	4620      	mov	r0, r4
 8001492:	4629      	mov	r1, r5
 8001494:	f7ff f97e 	bl	8000794 <__aeabi_ddiv>
 8001498:	4602      	mov	r2, r0
 800149a:	460b      	mov	r3, r1
				((double)self->measurementCycles - 1) / self->measurementCycles * self->averageValueCnt +
 800149c:	4640      	mov	r0, r8
 800149e:	4649      	mov	r1, r9
 80014a0:	f7fe fe98 	bl	80001d4 <__adddf3>
 80014a4:	4602      	mov	r2, r0
 80014a6:	460b      	mov	r3, r1
		self->averageValueCnt = (int32_t) (
 80014a8:	4610      	mov	r0, r2
 80014aa:	4619      	mov	r1, r3
 80014ac:	f7ff faf8 	bl	8000aa0 <__aeabi_d2iz>
 80014b0:	4602      	mov	r2, r0
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	609a      	str	r2, [r3, #8]
		if(self->measurementCycles >= self->measurementCyclesMax)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	691a      	ldr	r2, [r3, #16]
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	695b      	ldr	r3, [r3, #20]
 80014be:	429a      	cmp	r2, r3
 80014c0:	d305      	bcc.n	80014ce <adc_monitor_update+0x102>
			self->state = ADC_COMPLETED;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	2202      	movs	r2, #2
 80014c6:	731a      	strb	r2, [r3, #12]
		break;
 80014c8:	e001      	b.n	80014ce <adc_monitor_update+0x102>
		break;
 80014ca:	bf00      	nop
 80014cc:	e000      	b.n	80014d0 <adc_monitor_update+0x104>
		break;
 80014ce:	bf00      	nop
}
 80014d0:	bf00      	nop
 80014d2:	3708      	adds	r7, #8
 80014d4:	46bd      	mov	sp, r7
 80014d6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80014da:	bf00      	nop
 80014dc:	3ff00000 	.word	0x3ff00000

080014e0 <adc_monitor_start_measurement>:

void adc_monitor_start_measurement(adc_monitor_t* self, uint32_t cycles)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b082      	sub	sp, #8
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
 80014e8:	6039      	str	r1, [r7, #0]
	HAL_NVIC_DisableIRQ(self->IRQn);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	f993 3018 	ldrsb.w	r3, [r3, #24]
 80014f0:	4618      	mov	r0, r3
 80014f2:	f003 fe32 	bl	800515a <HAL_NVIC_DisableIRQ>
	if(self->state == ADC_STANDBY)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	7b1b      	ldrb	r3, [r3, #12]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d108      	bne.n	8001510 <adc_monitor_start_measurement+0x30>
	{
		self->measurementCycles = 0;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2200      	movs	r2, #0
 8001502:	611a      	str	r2, [r3, #16]
		self->measurementCyclesMax = cycles;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	683a      	ldr	r2, [r7, #0]
 8001508:	615a      	str	r2, [r3, #20]
		self->state = ADC_PROCESS;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2201      	movs	r2, #1
 800150e:	731a      	strb	r2, [r3, #12]
	}
	HAL_NVIC_EnableIRQ(self->IRQn);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	f993 3018 	ldrsb.w	r3, [r3, #24]
 8001516:	4618      	mov	r0, r3
 8001518:	f003 fe11 	bl	800513e <HAL_NVIC_EnableIRQ>
}
 800151c:	bf00      	nop
 800151e:	3708      	adds	r7, #8
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}

08001524 <adc_monitor_reset_measurement>:

void adc_monitor_reset_measurement(adc_monitor_t* self)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
	HAL_NVIC_DisableIRQ(self->IRQn);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	f993 3018 	ldrsb.w	r3, [r3, #24]
 8001532:	4618      	mov	r0, r3
 8001534:	f003 fe11 	bl	800515a <HAL_NVIC_DisableIRQ>
	self->state = ADC_STANDBY;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	2200      	movs	r2, #0
 800153c:	731a      	strb	r2, [r3, #12]
	HAL_NVIC_EnableIRQ(self->IRQn);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	f993 3018 	ldrsb.w	r3, [r3, #24]
 8001544:	4618      	mov	r0, r3
 8001546:	f003 fdfa 	bl	800513e <HAL_NVIC_EnableIRQ>
}
 800154a:	bf00      	nop
 800154c:	3708      	adds	r7, #8
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}

08001552 <adc_monitor_get_average_value>:
{
	return self->averageValue;
} */

int32_t adc_monitor_get_average_value(adc_monitor_t* self)
{
 8001552:	b480      	push	{r7}
 8001554:	b083      	sub	sp, #12
 8001556:	af00      	add	r7, sp, #0
 8001558:	6078      	str	r0, [r7, #4]
	return self->averageValueCnt;
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	689b      	ldr	r3, [r3, #8]
}
 800155e:	4618      	mov	r0, r3
 8001560:	370c      	adds	r7, #12
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr

0800156a <adc_monitor_get_measurement_cycle_no>:

uint32_t adc_monitor_get_measurement_cycle_no(adc_monitor_t* self)
{
 800156a:	b480      	push	{r7}
 800156c:	b083      	sub	sp, #12
 800156e:	af00      	add	r7, sp, #0
 8001570:	6078      	str	r0, [r7, #4]
	return self->measurementCycles;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	691b      	ldr	r3, [r3, #16]
}
 8001576:	4618      	mov	r0, r3
 8001578:	370c      	adds	r7, #12
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr

08001582 <adc_monitor_get_measurement_state>:

int8_t adc_monitor_get_measurement_state(adc_monitor_t* self)
{
 8001582:	b480      	push	{r7}
 8001584:	b083      	sub	sp, #12
 8001586:	af00      	add	r7, sp, #0
 8001588:	6078      	str	r0, [r7, #4]
	return self->state;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	7b1b      	ldrb	r3, [r3, #12]
 800158e:	b25b      	sxtb	r3, r3
}
 8001590:	4618      	mov	r0, r3
 8001592:	370c      	adds	r7, #12
 8001594:	46bd      	mov	sp, r7
 8001596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159a:	4770      	bx	lr

0800159c <set_adc_dose_range_select_pin>:

static const int BROAD_RANGE_PIN_STATE = 0;
static const int NARROW_RANGE_PIN_STATE = 1;

void set_adc_dose_range_select_pin(GPIO_TypeDef* port, uint16_t pin)
{
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
 80015a4:	460b      	mov	r3, r1
 80015a6:	807b      	strh	r3, [r7, #2]
	rangeSelectPort = port;
 80015a8:	4a05      	ldr	r2, [pc, #20]	; (80015c0 <set_adc_dose_range_select_pin+0x24>)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	6013      	str	r3, [r2, #0]
	rangeSelectPin = pin;
 80015ae:	4a05      	ldr	r2, [pc, #20]	; (80015c4 <set_adc_dose_range_select_pin+0x28>)
 80015b0:	887b      	ldrh	r3, [r7, #2]
 80015b2:	8013      	strh	r3, [r2, #0]
}
 80015b4:	bf00      	nop
 80015b6:	370c      	adds	r7, #12
 80015b8:	46bd      	mov	sp, r7
 80015ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015be:	4770      	bx	lr
 80015c0:	200000d8 	.word	0x200000d8
 80015c4:	200000dc 	.word	0x200000dc

080015c8 <select_broad_adc_dose_range>:

void select_broad_adc_dose_range()
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0
	if(rangeSelectPort)
 80015cc:	4b07      	ldr	r3, [pc, #28]	; (80015ec <select_broad_adc_dose_range+0x24>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d008      	beq.n	80015e6 <select_broad_adc_dose_range+0x1e>
	{
		HAL_GPIO_WritePin(rangeSelectPort, rangeSelectPin, BROAD_RANGE_PIN_STATE);
 80015d4:	4b05      	ldr	r3, [pc, #20]	; (80015ec <select_broad_adc_dose_range+0x24>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	4a05      	ldr	r2, [pc, #20]	; (80015f0 <select_broad_adc_dose_range+0x28>)
 80015da:	8811      	ldrh	r1, [r2, #0]
 80015dc:	2200      	movs	r2, #0
 80015de:	b2d2      	uxtb	r2, r2
 80015e0:	4618      	mov	r0, r3
 80015e2:	f004 faf3 	bl	8005bcc <HAL_GPIO_WritePin>
	}
}
 80015e6:	bf00      	nop
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	200000d8 	.word	0x200000d8
 80015f0:	200000dc 	.word	0x200000dc

080015f4 <select_narrow_adc_dose_range>:

void select_narrow_adc_dose_range()
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
	if(rangeSelectPort)
 80015f8:	4b07      	ldr	r3, [pc, #28]	; (8001618 <select_narrow_adc_dose_range+0x24>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d008      	beq.n	8001612 <select_narrow_adc_dose_range+0x1e>
	{
		HAL_GPIO_WritePin(rangeSelectPort, rangeSelectPin, NARROW_RANGE_PIN_STATE);
 8001600:	4b05      	ldr	r3, [pc, #20]	; (8001618 <select_narrow_adc_dose_range+0x24>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a05      	ldr	r2, [pc, #20]	; (800161c <select_narrow_adc_dose_range+0x28>)
 8001606:	8811      	ldrh	r1, [r2, #0]
 8001608:	2201      	movs	r2, #1
 800160a:	b2d2      	uxtb	r2, r2
 800160c:	4618      	mov	r0, r3
 800160e:	f004 fadd 	bl	8005bcc <HAL_GPIO_WritePin>
	}
}
 8001612:	bf00      	nop
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	200000d8 	.word	0x200000d8
 800161c:	200000dc 	.word	0x200000dc

08001620 <get_current_adc_dose_range>:

int8_t get_current_adc_dose_range()
{
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0
	if(rangeSelectPort)
 8001624:	4b08      	ldr	r3, [pc, #32]	; (8001648 <get_current_adc_dose_range+0x28>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d00a      	beq.n	8001642 <get_current_adc_dose_range+0x22>
	{
		return HAL_GPIO_ReadPin(rangeSelectPort, rangeSelectPin);
 800162c:	4b06      	ldr	r3, [pc, #24]	; (8001648 <get_current_adc_dose_range+0x28>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a06      	ldr	r2, [pc, #24]	; (800164c <get_current_adc_dose_range+0x2c>)
 8001632:	8812      	ldrh	r2, [r2, #0]
 8001634:	4611      	mov	r1, r2
 8001636:	4618      	mov	r0, r3
 8001638:	f004 fab0 	bl	8005b9c <HAL_GPIO_ReadPin>
 800163c:	4603      	mov	r3, r0
 800163e:	b25b      	sxtb	r3, r3
 8001640:	e000      	b.n	8001644 <get_current_adc_dose_range+0x24>
	}
	return 0;
 8001642:	2300      	movs	r3, #0
}
 8001644:	4618      	mov	r0, r3
 8001646:	bd80      	pop	{r7, pc}
 8001648:	200000d8 	.word	0x200000d8
 800164c:	200000dc 	.word	0x200000dc

08001650 <mcp4822_init>:
		GPIO_TypeDef* portCS,
		uint16_t pinCS,
		GPIO_TypeDef* portLDAC,
		uint16_t pinLDAC
		)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b084      	sub	sp, #16
 8001654:	af00      	add	r7, sp, #0
 8001656:	60f8      	str	r0, [r7, #12]
 8001658:	60b9      	str	r1, [r7, #8]
 800165a:	607a      	str	r2, [r7, #4]
 800165c:	807b      	strh	r3, [r7, #2]
	memset(self, 0 , sizeof(*self));
 800165e:	2228      	movs	r2, #40	; 0x28
 8001660:	2100      	movs	r1, #0
 8001662:	68f8      	ldr	r0, [r7, #12]
 8001664:	f007 fa6a 	bl	8008b3c <memset>
	self->hspi = hspi;
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	68ba      	ldr	r2, [r7, #8]
 800166c:	601a      	str	r2, [r3, #0]
	self->portCS = portCS;
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	687a      	ldr	r2, [r7, #4]
 8001672:	605a      	str	r2, [r3, #4]
	self->pinCS = pinCS;
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	887a      	ldrh	r2, [r7, #2]
 8001678:	811a      	strh	r2, [r3, #8]
	self->portLDAC = portLDAC;
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	69ba      	ldr	r2, [r7, #24]
 800167e:	60da      	str	r2, [r3, #12]
	self->pinLDAC = pinLDAC;
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	8bba      	ldrh	r2, [r7, #28]
 8001684:	821a      	strh	r2, [r3, #16]
	self->bitResolution = 12;
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	220c      	movs	r2, #12
 800168a:	749a      	strb	r2, [r3, #18]
	self->maxInputValue = (uint32_t)pow(2, self->bitResolution);
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	7c9b      	ldrb	r3, [r3, #18]
 8001690:	4618      	mov	r0, r3
 8001692:	f7fe fedb 	bl	800044c <__aeabi_ui2d>
 8001696:	4602      	mov	r2, r0
 8001698:	460b      	mov	r3, r1
 800169a:	ec43 2b11 	vmov	d1, r2, r3
 800169e:	ed9f 0b12 	vldr	d0, [pc, #72]	; 80016e8 <mcp4822_init+0x98>
 80016a2:	f007 fa9d 	bl	8008be0 <pow>
 80016a6:	ec53 2b10 	vmov	r2, r3, d0
 80016aa:	4610      	mov	r0, r2
 80016ac:	4619      	mov	r1, r3
 80016ae:	f7ff fa1f 	bl	8000af0 <__aeabi_d2uiz>
 80016b2:	4602      	mov	r2, r0
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	621a      	str	r2, [r3, #32]
	self->Vref = 2.048;
 80016b8:	68f9      	ldr	r1, [r7, #12]
 80016ba:	a30d      	add	r3, pc, #52	; (adr r3, 80016f0 <mcp4822_init+0xa0>)
 80016bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016c0:	e9c1 2306 	strd	r2, r3, [r1, #24]
	self->gain = 1;
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	2201      	movs	r2, #1
 80016c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	self->channel = 0;
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	2200      	movs	r2, #0
 80016d0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	spi_deselect(self);
 80016d4:	68f8      	ldr	r0, [r7, #12]
 80016d6:	f000 f8b7 	bl	8001848 <spi_deselect>
}
 80016da:	bf00      	nop
 80016dc:	3710      	adds	r7, #16
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	f3af 8000 	nop.w
 80016e8:	00000000 	.word	0x00000000
 80016ec:	40000000 	.word	0x40000000
 80016f0:	d2f1a9fc 	.word	0xd2f1a9fc
 80016f4:	4000624d 	.word	0x4000624d

080016f8 <mcp4822_set_input_value>:


void mcp4822_set_input_value(mcp4822_t* self, uint16_t digital_value, uint16_t channel)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b084      	sub	sp, #16
 80016fc:	af02      	add	r7, sp, #8
 80016fe:	6078      	str	r0, [r7, #4]
 8001700:	460b      	mov	r3, r1
 8001702:	807b      	strh	r3, [r7, #2]
 8001704:	4613      	mov	r3, r2
 8001706:	803b      	strh	r3, [r7, #0]
	mcp4822_transmit(self, digital_value, 1, 1, channel);
 8001708:	8879      	ldrh	r1, [r7, #2]
 800170a:	883b      	ldrh	r3, [r7, #0]
 800170c:	9300      	str	r3, [sp, #0]
 800170e:	2301      	movs	r3, #1
 8001710:	2201      	movs	r2, #1
 8001712:	6878      	ldr	r0, [r7, #4]
 8001714:	f000 f822 	bl	800175c <mcp4822_transmit>
}
 8001718:	bf00      	nop
 800171a:	3708      	adds	r7, #8
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}

08001720 <mcp4822_get_max_input_value>:
	mcp4822_transmit(self, 0, 0, 1, 1);
	HAL_Delay(1);
}

uint32_t mcp4822_get_max_input_value(mcp4822_t* self)
{
 8001720:	b480      	push	{r7}
 8001722:	b083      	sub	sp, #12
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
	return self->maxInputValue;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	6a1b      	ldr	r3, [r3, #32]
}
 800172c:	4618      	mov	r0, r3
 800172e:	370c      	adds	r7, #12
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr

08001738 <mcp4822_get_reference_voltage>:

double mcp4822_get_reference_voltage(mcp4822_t* self)
{
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
	return self->Vref;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001746:	ec43 2b17 	vmov	d7, r2, r3
}
 800174a:	eeb0 0a47 	vmov.f32	s0, s14
 800174e:	eef0 0a67 	vmov.f32	s1, s15
 8001752:	370c      	adds	r7, #12
 8001754:	46bd      	mov	sp, r7
 8001756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175a:	4770      	bx	lr

0800175c <mcp4822_transmit>:

static void mcp4822_transmit(mcp4822_t* self, uint16_t digital_value, uint16_t shutdown, uint16_t gain, uint16_t channel)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b086      	sub	sp, #24
 8001760:	af00      	add	r7, sp, #0
 8001762:	60f8      	str	r0, [r7, #12]
 8001764:	4608      	mov	r0, r1
 8001766:	4611      	mov	r1, r2
 8001768:	461a      	mov	r2, r3
 800176a:	4603      	mov	r3, r0
 800176c:	817b      	strh	r3, [r7, #10]
 800176e:	460b      	mov	r3, r1
 8001770:	813b      	strh	r3, [r7, #8]
 8001772:	4613      	mov	r3, r2
 8001774:	80fb      	strh	r3, [r7, #6]
	digital_value = (digital_value < self->maxInputValue) ? digital_value : (self->maxInputValue - 1);
 8001776:	897a      	ldrh	r2, [r7, #10]
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	6a1b      	ldr	r3, [r3, #32]
 800177c:	429a      	cmp	r2, r3
 800177e:	d305      	bcc.n	800178c <mcp4822_transmit+0x30>
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	6a1b      	ldr	r3, [r3, #32]
 8001784:	b29b      	uxth	r3, r3
 8001786:	3b01      	subs	r3, #1
 8001788:	b29b      	uxth	r3, r3
 800178a:	e000      	b.n	800178e <mcp4822_transmit+0x32>
 800178c:	897b      	ldrh	r3, [r7, #10]
 800178e:	817b      	strh	r3, [r7, #10]
	shutdown = shutdown ? 1 : 0;
 8001790:	893b      	ldrh	r3, [r7, #8]
 8001792:	2b00      	cmp	r3, #0
 8001794:	bf14      	ite	ne
 8001796:	2301      	movne	r3, #1
 8001798:	2300      	moveq	r3, #0
 800179a:	b2db      	uxtb	r3, r3
 800179c:	813b      	strh	r3, [r7, #8]
	gain = gain ? 1 : 0;
 800179e:	88fb      	ldrh	r3, [r7, #6]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	bf14      	ite	ne
 80017a4:	2301      	movne	r3, #1
 80017a6:	2300      	moveq	r3, #0
 80017a8:	b2db      	uxtb	r3, r3
 80017aa:	80fb      	strh	r3, [r7, #6]
    channel = channel ? 1 : 0;
 80017ac:	8c3b      	ldrh	r3, [r7, #32]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	bf14      	ite	ne
 80017b2:	2301      	movne	r3, #1
 80017b4:	2300      	moveq	r3, #0
 80017b6:	b2db      	uxtb	r3, r3
 80017b8:	843b      	strh	r3, [r7, #32]

    uint16_t val = 0;
 80017ba:	2300      	movs	r3, #0
 80017bc:	82fb      	strh	r3, [r7, #22]
	val += (channel <<= 15);
 80017be:	8c3b      	ldrh	r3, [r7, #32]
 80017c0:	03db      	lsls	r3, r3, #15
 80017c2:	843b      	strh	r3, [r7, #32]
 80017c4:	8c3a      	ldrh	r2, [r7, #32]
 80017c6:	8afb      	ldrh	r3, [r7, #22]
 80017c8:	4413      	add	r3, r2
 80017ca:	82fb      	strh	r3, [r7, #22]
	val += (gain <<= 13);
 80017cc:	88fb      	ldrh	r3, [r7, #6]
 80017ce:	035b      	lsls	r3, r3, #13
 80017d0:	80fb      	strh	r3, [r7, #6]
 80017d2:	88fa      	ldrh	r2, [r7, #6]
 80017d4:	8afb      	ldrh	r3, [r7, #22]
 80017d6:	4413      	add	r3, r2
 80017d8:	82fb      	strh	r3, [r7, #22]
	val += (shutdown <<= 12);
 80017da:	893b      	ldrh	r3, [r7, #8]
 80017dc:	031b      	lsls	r3, r3, #12
 80017de:	813b      	strh	r3, [r7, #8]
 80017e0:	893a      	ldrh	r2, [r7, #8]
 80017e2:	8afb      	ldrh	r3, [r7, #22]
 80017e4:	4413      	add	r3, r2
 80017e6:	82fb      	strh	r3, [r7, #22]
	val += (digital_value <<= 0);
 80017e8:	897a      	ldrh	r2, [r7, #10]
 80017ea:	8afb      	ldrh	r3, [r7, #22]
 80017ec:	4413      	add	r3, r2
 80017ee:	82fb      	strh	r3, [r7, #22]

	spi_select(self);
 80017f0:	68f8      	ldr	r0, [r7, #12]
 80017f2:	f000 f815 	bl	8001820 <spi_select>
	spi_hw_command(self, (uint8_t)(val >> 8));
 80017f6:	8afb      	ldrh	r3, [r7, #22]
 80017f8:	0a1b      	lsrs	r3, r3, #8
 80017fa:	b29b      	uxth	r3, r3
 80017fc:	b2db      	uxtb	r3, r3
 80017fe:	4619      	mov	r1, r3
 8001800:	68f8      	ldr	r0, [r7, #12]
 8001802:	f000 f835 	bl	8001870 <spi_hw_command>
	spi_hw_command(self, (uint8_t)val);
 8001806:	8afb      	ldrh	r3, [r7, #22]
 8001808:	b2db      	uxtb	r3, r3
 800180a:	4619      	mov	r1, r3
 800180c:	68f8      	ldr	r0, [r7, #12]
 800180e:	f000 f82f 	bl	8001870 <spi_hw_command>
	spi_deselect(self);
 8001812:	68f8      	ldr	r0, [r7, #12]
 8001814:	f000 f818 	bl	8001848 <spi_deselect>
}
 8001818:	bf00      	nop
 800181a:	3718      	adds	r7, #24
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}

08001820 <spi_select>:


static void spi_select(mcp4822_t* self)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
	if(self->portCS)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d007      	beq.n	8001840 <spi_select+0x20>
	{
		HAL_GPIO_WritePin(
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6858      	ldr	r0, [r3, #4]
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	891b      	ldrh	r3, [r3, #8]
 8001838:	2200      	movs	r2, #0
 800183a:	4619      	mov	r1, r3
 800183c:	f004 f9c6 	bl	8005bcc <HAL_GPIO_WritePin>
				self->portCS,
				self->pinCS,
				GPIO_PIN_RESET
				);
	}
}
 8001840:	bf00      	nop
 8001842:	3708      	adds	r7, #8
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}

08001848 <spi_deselect>:

static void spi_deselect(mcp4822_t* self)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
	if(self->pinCS)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	891b      	ldrh	r3, [r3, #8]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d007      	beq.n	8001868 <spi_deselect+0x20>
	{
		HAL_GPIO_WritePin(
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	6858      	ldr	r0, [r3, #4]
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	891b      	ldrh	r3, [r3, #8]
 8001860:	2201      	movs	r2, #1
 8001862:	4619      	mov	r1, r3
 8001864:	f004 f9b2 	bl	8005bcc <HAL_GPIO_WritePin>
				self->portCS,
				self->pinCS,
				GPIO_PIN_SET
				);
	}
}
 8001868:	bf00      	nop
 800186a:	3708      	adds	r7, #8
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}

08001870 <spi_hw_command>:

static void spi_hw_command(mcp4822_t *self, uint8_t cmd)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
 8001878:	460b      	mov	r3, r1
 800187a:	70fb      	strb	r3, [r7, #3]
	if(self->hspi)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d00f      	beq.n	80018a4 <spi_hw_command+0x34>
	{
		HAL_SPI_Transmit(self->hspi, &cmd, 1, SPI_TIMEOUT);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6818      	ldr	r0, [r3, #0]
 8001888:	1cf9      	adds	r1, r7, #3
 800188a:	230a      	movs	r3, #10
 800188c:	2201      	movs	r2, #1
 800188e:	f004 ffdc 	bl	800684a <HAL_SPI_Transmit>
		while(HAL_SPI_GetState(self->hspi) != HAL_SPI_STATE_READY)
 8001892:	bf00      	nop
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4618      	mov	r0, r3
 800189a:	f005 fbe1 	bl	8007060 <HAL_SPI_GetState>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b01      	cmp	r3, #1
 80018a2:	d1f7      	bne.n	8001894 <spi_hw_command+0x24>
			;
	}
}
 80018a4:	bf00      	nop
 80018a6:	3708      	adds	r7, #8
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}

080018ac <flash_data_erase_sector>:

#define FLASH_DATA_SECTOR FLASH_SECTOR_11 /* Sector  0x080E0000 - 0x080FFFFF */
#define FLASH_DATA_BASE_ADDR 0x080E0000

static void flash_data_erase_sector()
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b086      	sub	sp, #24
 80018b0:	af00      	add	r7, sp, #0
	FLASH_EraseInitTypeDef FlashErase;
	uint32_t sectorError = 0;
 80018b2:	2300      	movs	r3, #0
 80018b4:	603b      	str	r3, [r7, #0]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018b6:	b672      	cpsid	i
}
 80018b8:	bf00      	nop

	__disable_irq();
	HAL_FLASH_Unlock();
 80018ba:	f003 fd4f 	bl	800535c <HAL_FLASH_Unlock>

	FlashErase.TypeErase = FLASH_TYPEERASE_SECTORS;
 80018be:	2300      	movs	r3, #0
 80018c0:	607b      	str	r3, [r7, #4]
	FlashErase.NbSectors = 1;
 80018c2:	2301      	movs	r3, #1
 80018c4:	613b      	str	r3, [r7, #16]
	FlashErase.Sector = FLASH_DATA_SECTOR;
 80018c6:	230b      	movs	r3, #11
 80018c8:	60fb      	str	r3, [r7, #12]
	FlashErase.VoltageRange = VOLTAGE_RANGE_3;
 80018ca:	2302      	movs	r3, #2
 80018cc:	617b      	str	r3, [r7, #20]
	if (HAL_FLASHEx_Erase(&FlashErase, &sectorError) != HAL_OK)
 80018ce:	463a      	mov	r2, r7
 80018d0:	1d3b      	adds	r3, r7, #4
 80018d2:	4611      	mov	r1, r2
 80018d4:	4618      	mov	r0, r3
 80018d6:	f003 fea3 	bl	8005620 <HAL_FLASHEx_Erase>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d003      	beq.n	80018e8 <flash_data_erase_sector+0x3c>
	{
		HAL_FLASH_Lock();
 80018e0:	f003 fd5e 	bl	80053a0 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 80018e4:	b662      	cpsie	i
}
 80018e6:	bf00      	nop
        __enable_irq();
		//return HAL_ERROR;
	}
	HAL_FLASH_Lock();
 80018e8:	f003 fd5a 	bl	80053a0 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 80018ec:	b662      	cpsie	i
}
 80018ee:	bf00      	nop
    __enable_irq();
}
 80018f0:	bf00      	nop
 80018f2:	3718      	adds	r7, #24
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}

080018f8 <flash_data_write>:

void flash_data_write(flash_data_t data)
{
 80018f8:	b5b0      	push	{r4, r5, r7, lr}
 80018fa:	b086      	sub	sp, #24
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	463b      	mov	r3, r7
 8001900:	e883 0003 	stmia.w	r3, {r0, r1}
	flash_data_erase_sector();
 8001904:	f7ff ffd2 	bl	80018ac <flash_data_erase_sector>
  __ASM volatile ("cpsid i" : : : "memory");
 8001908:	b672      	cpsid	i
}
 800190a:	bf00      	nop

	HAL_StatusTypeDef status;
	__disable_irq();
	status = HAL_FLASH_Unlock();
 800190c:	f003 fd26 	bl	800535c <HAL_FLASH_Unlock>
 8001910:	4603      	mov	r3, r0
 8001912:	75fb      	strb	r3, [r7, #23]

	uint32_t addr = FLASH_DATA_BASE_ADDR;
 8001914:	4b15      	ldr	r3, [pc, #84]	; (800196c <flash_data_write+0x74>)
 8001916:	613b      	str	r3, [r7, #16]
	uint8_t* ptr = (uint8_t*)&data;
 8001918:	463b      	mov	r3, r7
 800191a:	60bb      	str	r3, [r7, #8]
	int i;
	for(i = 0; i < sizeof(flash_data_t); i++)
 800191c:	2300      	movs	r3, #0
 800191e:	60fb      	str	r3, [r7, #12]
 8001920:	e018      	b.n	8001954 <flash_data_write+0x5c>
	{
		status += HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, addr, ptr[i]);
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	68ba      	ldr	r2, [r7, #8]
 8001926:	4413      	add	r3, r2
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	b2db      	uxtb	r3, r3
 800192c:	2200      	movs	r2, #0
 800192e:	461c      	mov	r4, r3
 8001930:	4615      	mov	r5, r2
 8001932:	4622      	mov	r2, r4
 8001934:	462b      	mov	r3, r5
 8001936:	6939      	ldr	r1, [r7, #16]
 8001938:	2000      	movs	r0, #0
 800193a:	f003 fcbb 	bl	80052b4 <HAL_FLASH_Program>
 800193e:	4603      	mov	r3, r0
 8001940:	461a      	mov	r2, r3
 8001942:	7dfb      	ldrb	r3, [r7, #23]
 8001944:	4413      	add	r3, r2
 8001946:	75fb      	strb	r3, [r7, #23]
		addr++;
 8001948:	693b      	ldr	r3, [r7, #16]
 800194a:	3301      	adds	r3, #1
 800194c:	613b      	str	r3, [r7, #16]
	for(i = 0; i < sizeof(flash_data_t); i++)
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	3301      	adds	r3, #1
 8001952:	60fb      	str	r3, [r7, #12]
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	2b07      	cmp	r3, #7
 8001958:	d9e3      	bls.n	8001922 <flash_data_write+0x2a>
  __ASM volatile ("cpsie i" : : : "memory");
 800195a:	b662      	cpsie	i
}
 800195c:	bf00      	nop
	}
	__enable_irq();
	HAL_FLASH_Lock();
 800195e:	f003 fd1f 	bl	80053a0 <HAL_FLASH_Lock>
}
 8001962:	bf00      	nop
 8001964:	3718      	adds	r7, #24
 8001966:	46bd      	mov	sp, r7
 8001968:	bdb0      	pop	{r4, r5, r7, pc}
 800196a:	bf00      	nop
 800196c:	080e0000 	.word	0x080e0000

08001970 <flash_data_read>:

flash_data_t flash_data_read()
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b088      	sub	sp, #32
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
	flash_data_t data;
	memset((void*)&data, 0, sizeof(data));
 8001978:	f107 030c 	add.w	r3, r7, #12
 800197c:	2208      	movs	r2, #8
 800197e:	2100      	movs	r1, #0
 8001980:	4618      	mov	r0, r3
 8001982:	f007 f8db 	bl	8008b3c <memset>

	uint8_t* ptr = (uint8_t*)&data;
 8001986:	f107 030c 	add.w	r3, r7, #12
 800198a:	617b      	str	r3, [r7, #20]
	uint32_t addr = FLASH_DATA_BASE_ADDR;
 800198c:	4b0f      	ldr	r3, [pc, #60]	; (80019cc <flash_data_read+0x5c>)
 800198e:	61fb      	str	r3, [r7, #28]
	int i;
	for(i = 0; i < sizeof(flash_data_t); i++)
 8001990:	2300      	movs	r3, #0
 8001992:	61bb      	str	r3, [r7, #24]
 8001994:	e00c      	b.n	80019b0 <flash_data_read+0x40>
	{
		*(ptr + i) = *(__IO uint8_t*)addr;
 8001996:	69fa      	ldr	r2, [r7, #28]
 8001998:	69bb      	ldr	r3, [r7, #24]
 800199a:	6979      	ldr	r1, [r7, #20]
 800199c:	440b      	add	r3, r1
 800199e:	7812      	ldrb	r2, [r2, #0]
 80019a0:	b2d2      	uxtb	r2, r2
 80019a2:	701a      	strb	r2, [r3, #0]
		addr++;
 80019a4:	69fb      	ldr	r3, [r7, #28]
 80019a6:	3301      	adds	r3, #1
 80019a8:	61fb      	str	r3, [r7, #28]
	for(i = 0; i < sizeof(flash_data_t); i++)
 80019aa:	69bb      	ldr	r3, [r7, #24]
 80019ac:	3301      	adds	r3, #1
 80019ae:	61bb      	str	r3, [r7, #24]
 80019b0:	69bb      	ldr	r3, [r7, #24]
 80019b2:	2b07      	cmp	r3, #7
 80019b4:	d9ef      	bls.n	8001996 <flash_data_read+0x26>
	}
	return data;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	461a      	mov	r2, r3
 80019ba:	f107 030c 	add.w	r3, r7, #12
 80019be:	cb03      	ldmia	r3!, {r0, r1}
 80019c0:	6010      	str	r0, [r2, #0]
 80019c2:	6051      	str	r1, [r2, #4]
}
 80019c4:	6878      	ldr	r0, [r7, #4]
 80019c6:	3720      	adds	r7, #32
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	080e0000 	.word	0x080e0000

080019d0 <general_task_init>:
#define TIMER_FREQUENCY (uint32_t)84000000

//extern TIM_HandleTypeDef htim7;

void general_task_init(general_task_t* self)
{
 80019d0:	b590      	push	{r4, r7, lr}
 80019d2:	b0b5      	sub	sp, #212	; 0xd4
 80019d4:	af08      	add	r7, sp, #32
 80019d6:	60f8      	str	r0, [r7, #12]
	HAL_Delay(100);
 80019d8:	2064      	movs	r0, #100	; 0x64
 80019da:	f003 fa71 	bl	8004ec0 <HAL_Delay>
	memset(self, 0, sizeof(*self));
 80019de:	f44f 7236 	mov.w	r2, #728	; 0x2d8
 80019e2:	2100      	movs	r1, #0
 80019e4:	68f8      	ldr	r0, [r7, #12]
 80019e6:	f007 f8a9 	bl	8008b3c <memset>

	self->loopPeriod_ms = 10;
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	220a      	movs	r2, #10
 80019ee:	801a      	strh	r2, [r3, #0]
	self->freqIT = TIMER_FREQUENCY / (adctim->Init.Period + 1) / (adctim->Init.Prescaler + 1);
 80019f0:	4bbd      	ldr	r3, [pc, #756]	; (8001ce8 <general_task_init+0x318>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	68db      	ldr	r3, [r3, #12]
 80019f6:	3301      	adds	r3, #1
 80019f8:	4abc      	ldr	r2, [pc, #752]	; (8001cec <general_task_init+0x31c>)
 80019fa:	fbb2 f2f3 	udiv	r2, r2, r3
 80019fe:	4bba      	ldr	r3, [pc, #744]	; (8001ce8 <general_task_init+0x318>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	3301      	adds	r3, #1
 8001a06:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a0a:	b29a      	uxth	r2, r3
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	805a      	strh	r2, [r3, #2]
	self->adcNoCnt = 0;
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	2200      	movs	r2, #0
 8001a14:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8

	/* ADC */
	uint32_t adcWaitCycles = 120;
 8001a18:	2378      	movs	r3, #120	; 0x78
 8001a1a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	/* ADC Dose Rate - bipolar */
// Filter register mode

	double Vref_dose = 2.5;
 8001a1e:	f04f 0200 	mov.w	r2, #0
 8001a22:	4bb3      	ldr	r3, [pc, #716]	; (8001cf0 <general_task_init+0x320>)
 8001a24:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
	uint8_t PGA_dose = 0b000;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	uint8_t DR_dose = 0b0010; // was 0b0010
 8001a2e:	2302      	movs	r3, #2
 8001a30:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
	uint8_t SYS0_dose = DR_dose | (PGA_dose << 4);
 8001a34:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8001a38:	011b      	lsls	r3, r3, #4
 8001a3a:	b25a      	sxtb	r2, r3
 8001a3c:	f997 309e 	ldrsb.w	r3, [r7, #158]	; 0x9e
 8001a40:	4313      	orrs	r3, r2
 8001a42:	b25b      	sxtb	r3, r3
 8001a44:	f887 309d 	strb.w	r3, [r7, #157]	; 0x9d
	self->adcDoseRate = adc_ADS1246_create(&hspi3,
 8001a48:	68fc      	ldr	r4, [r7, #12]
 8001a4a:	4638      	mov	r0, r7
 8001a4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001a50:	9307      	str	r3, [sp, #28]
 8001a52:	f897 309d 	ldrb.w	r3, [r7, #157]	; 0x9d
 8001a56:	9306      	str	r3, [sp, #24]
 8001a58:	2300      	movs	r3, #0
 8001a5a:	9305      	str	r3, [sp, #20]
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	9304      	str	r3, [sp, #16]
 8001a60:	2300      	movs	r3, #0
 8001a62:	9303      	str	r3, [sp, #12]
 8001a64:	2300      	movs	r3, #0
 8001a66:	9302      	str	r3, [sp, #8]
 8001a68:	2310      	movs	r3, #16
 8001a6a:	9301      	str	r3, [sp, #4]
 8001a6c:	4ba1      	ldr	r3, [pc, #644]	; (8001cf4 <general_task_init+0x324>)
 8001a6e:	9300      	str	r3, [sp, #0]
 8001a70:	ed97 0b28 	vldr	d0, [r7, #160]	; 0xa0
 8001a74:	2304      	movs	r3, #4
 8001a76:	4aa0      	ldr	r2, [pc, #640]	; (8001cf8 <general_task_init+0x328>)
 8001a78:	49a0      	ldr	r1, [pc, #640]	; (8001cfc <general_task_init+0x32c>)
 8001a7a:	f7ff fbad 	bl	80011d8 <adc_ADS1246_create>
 8001a7e:	f504 73de 	add.w	r3, r4, #444	; 0x1bc
 8001a82:	463a      	mov	r2, r7
 8001a84:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001a88:	e883 0003 	stmia.w	r3, {r0, r1}
			SYS0_dose,
			adcWaitCycles
			);


	adc_init(&self->adcDoseRate);
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001a92:	4618      	mov	r0, r3
 8001a94:	f7ff f9ca 	bl	8000e2c <adc_init>
	HAL_Delay(5);
 8001a98:	2005      	movs	r0, #5
 8001a9a:	f003 fa11 	bl	8004ec0 <HAL_Delay>


	/* ADC HV - bipolar */
	double Vref_hv = 2.5;
 8001a9e:	f04f 0200 	mov.w	r2, #0
 8001aa2:	4b93      	ldr	r3, [pc, #588]	; (8001cf0 <general_task_init+0x320>)
 8001aa4:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90
	uint8_t PGA_hv = 0b000;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	uint8_t DR_hv = 0b0010; // was 0b0010
 8001aae:	2302      	movs	r3, #2
 8001ab0:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
	uint8_t SYS0_hv = DR_hv | (PGA_hv << 4);
 8001ab4:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001ab8:	011b      	lsls	r3, r3, #4
 8001aba:	b25a      	sxtb	r2, r3
 8001abc:	f997 308e 	ldrsb.w	r3, [r7, #142]	; 0x8e
 8001ac0:	4313      	orrs	r3, r2
 8001ac2:	b25b      	sxtb	r3, r3
 8001ac4:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
	self->adcHV = adc_ADS1246_create(&hspi1,
 8001ac8:	68fc      	ldr	r4, [r7, #12]
 8001aca:	4638      	mov	r0, r7
 8001acc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001ad0:	9307      	str	r3, [sp, #28]
 8001ad2:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 8001ad6:	9306      	str	r3, [sp, #24]
 8001ad8:	2300      	movs	r3, #0
 8001ada:	9305      	str	r3, [sp, #20]
 8001adc:	2300      	movs	r3, #0
 8001ade:	9304      	str	r3, [sp, #16]
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	9303      	str	r3, [sp, #12]
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	9302      	str	r3, [sp, #8]
 8001ae8:	2320      	movs	r3, #32
 8001aea:	9301      	str	r3, [sp, #4]
 8001aec:	4b81      	ldr	r3, [pc, #516]	; (8001cf4 <general_task_init+0x324>)
 8001aee:	9300      	str	r3, [sp, #0]
 8001af0:	ed97 0b24 	vldr	d0, [r7, #144]	; 0x90
 8001af4:	2308      	movs	r3, #8
 8001af6:	4a80      	ldr	r2, [pc, #512]	; (8001cf8 <general_task_init+0x328>)
 8001af8:	4981      	ldr	r1, [pc, #516]	; (8001d00 <general_task_init+0x330>)
 8001afa:	f7ff fb6d 	bl	80011d8 <adc_ADS1246_create>
 8001afe:	f504 73e2 	add.w	r3, r4, #452	; 0x1c4
 8001b02:	463a      	mov	r2, r7
 8001b04:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b08:	e883 0003 	stmia.w	r3, {r0, r1}
			Vref_hv,
			SYS0_hv,
			adcWaitCycles
			);

	adc_init(&self->adcHV);
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 8001b12:	4618      	mov	r0, r3
 8001b14:	f7ff f98a 	bl	8000e2c <adc_init>
	HAL_Delay(5);
 8001b18:	2005      	movs	r0, #5
 8001b1a:	f003 f9d1 	bl	8004ec0 <HAL_Delay>

	/* ADC Pressure - bipolar */
	double Vref_press = 2.5;
 8001b1e:	f04f 0200 	mov.w	r2, #0
 8001b22:	4b73      	ldr	r3, [pc, #460]	; (8001cf0 <general_task_init+0x320>)
 8001b24:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
	uint8_t PGA_press = 0b000;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
	uint8_t DR_press = 0b0010; // was 0b0010
 8001b2e:	2302      	movs	r3, #2
 8001b30:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
	uint8_t SYS0_press = DR_press | (PGA_press << 4);
 8001b34:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8001b38:	011b      	lsls	r3, r3, #4
 8001b3a:	b25a      	sxtb	r2, r3
 8001b3c:	f997 307e 	ldrsb.w	r3, [r7, #126]	; 0x7e
 8001b40:	4313      	orrs	r3, r2
 8001b42:	b25b      	sxtb	r3, r3
 8001b44:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d
	self->adcPressure= adc_ADS1246_create(&hspi1,
 8001b48:	68fc      	ldr	r4, [r7, #12]
 8001b4a:	4638      	mov	r0, r7
 8001b4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001b50:	9307      	str	r3, [sp, #28]
 8001b52:	f897 307d 	ldrb.w	r3, [r7, #125]	; 0x7d
 8001b56:	9306      	str	r3, [sp, #24]
 8001b58:	2300      	movs	r3, #0
 8001b5a:	9305      	str	r3, [sp, #20]
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	9304      	str	r3, [sp, #16]
 8001b60:	2300      	movs	r3, #0
 8001b62:	9303      	str	r3, [sp, #12]
 8001b64:	2300      	movs	r3, #0
 8001b66:	9302      	str	r3, [sp, #8]
 8001b68:	2308      	movs	r3, #8
 8001b6a:	9301      	str	r3, [sp, #4]
 8001b6c:	4b61      	ldr	r3, [pc, #388]	; (8001cf4 <general_task_init+0x324>)
 8001b6e:	9300      	str	r3, [sp, #0]
 8001b70:	ed97 0b20 	vldr	d0, [r7, #128]	; 0x80
 8001b74:	2302      	movs	r3, #2
 8001b76:	4a60      	ldr	r2, [pc, #384]	; (8001cf8 <general_task_init+0x328>)
 8001b78:	4961      	ldr	r1, [pc, #388]	; (8001d00 <general_task_init+0x330>)
 8001b7a:	f7ff fb2d 	bl	80011d8 <adc_ADS1246_create>
 8001b7e:	f504 73e6 	add.w	r3, r4, #460	; 0x1cc
 8001b82:	463a      	mov	r2, r7
 8001b84:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b88:	e883 0003 	stmia.w	r3, {r0, r1}
			Vref_press,
			SYS0_press,
			adcWaitCycles
			);

	adc_init(&self->adcPressure);
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	f503 73e6 	add.w	r3, r3, #460	; 0x1cc
 8001b92:	4618      	mov	r0, r3
 8001b94:	f7ff f94a 	bl	8000e2c <adc_init>

	/* ADC Dose Rate monitor */
	adc_monitor_init(&self->adcDRMonitor, &self->adcDoseRate, USR_ADC_TIM_IRQn);
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	f503 70ea 	add.w	r0, r3, #468	; 0x1d4
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001ba4:	2236      	movs	r2, #54	; 0x36
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	f7ff fbf0 	bl	800138c <adc_monitor_init>

	/* ADC HV monitor */
	adc_monitor_init(&self->adcHVMonitor, &self->adcHV, USR_ADC_TIM_IRQn);
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	f503 70f8 	add.w	r0, r3, #496	; 0x1f0
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 8001bb8:	2236      	movs	r2, #54	; 0x36
 8001bba:	4619      	mov	r1, r3
 8001bbc:	f7ff fbe6 	bl	800138c <adc_monitor_init>

	/* ADC Pressure monitor */
	adc_monitor_init(&self->adcPRMonitor, &self->adcPressure, USR_ADC_TIM_IRQn);
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	f503 7003 	add.w	r0, r3, #524	; 0x20c
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	f503 73e6 	add.w	r3, r3, #460	; 0x1cc
 8001bcc:	2236      	movs	r2, #54	; 0x36
 8001bce:	4619      	mov	r1, r3
 8001bd0:	f7ff fbdc 	bl	800138c <adc_monitor_init>

	/* Pressure sensor */
	//int pressureOffsetkPa = 1 * 100; // kPa
	//float kPaPerV = (20. - 1.) * 100 / 2.5;

	int pressureOffsetkPa = 0 * 100; // kPa
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	67bb      	str	r3, [r7, #120]	; 0x78
	double kPaPerV = 19. * 100 / 2.5 * 2 /* this is because bipolar adc mode*/;
 8001bd8:	f04f 0200 	mov.w	r2, #0
 8001bdc:	4b49      	ldr	r3, [pc, #292]	; (8001d04 <general_task_init+0x334>)
 8001bde:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70

	pressure_sensor_init(&self->pressureSensor, pressureOffsetkPa, kPaPerV, &self->adcPressure);
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	f503 700a 	add.w	r0, r3, #552	; 0x228
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	f503 73e6 	add.w	r3, r3, #460	; 0x1cc
 8001bee:	461a      	mov	r2, r3
 8001bf0:	ed97 0b1c 	vldr	d0, [r7, #112]	; 0x70
 8001bf4:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8001bf6:	f001 f98b 	bl	8002f10 <pressure_sensor_init>

	/* DAC HV Input */
	mcp4822_init(&self->dacInputHV, &hspi2, DAC_SPI_CS_GPIO_Port,DAC_SPI_CS_Pin, NULL, 0);
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	f503 7010 	add.w	r0, r3, #576	; 0x240
 8001c00:	2300      	movs	r3, #0
 8001c02:	9301      	str	r3, [sp, #4]
 8001c04:	2300      	movs	r3, #0
 8001c06:	9300      	str	r3, [sp, #0]
 8001c08:	2302      	movs	r3, #2
 8001c0a:	4a3f      	ldr	r2, [pc, #252]	; (8001d08 <general_task_init+0x338>)
 8001c0c:	493f      	ldr	r1, [pc, #252]	; (8001d0c <general_task_init+0x33c>)
 8001c0e:	f7ff fd1f 	bl	8001650 <mcp4822_init>

	/* HV System */
	double dacOutToHVInputGain = 2.5;
 8001c12:	f04f 0200 	mov.w	r2, #0
 8001c16:	4b36      	ldr	r3, [pc, #216]	; (8001cf0 <general_task_init+0x320>)
 8001c18:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
	double HVInputToHVOutputGain = 100;
 8001c1c:	f04f 0200 	mov.w	r2, #0
 8001c20:	4b3b      	ldr	r3, [pc, #236]	; (8001d10 <general_task_init+0x340>)
 8001c22:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	double HVOutputToADCInputGain = 1.1 / (500. * 2); // why " * 2???"
 8001c26:	a32c      	add	r3, pc, #176	; (adr r3, 8001cd8 <general_task_init+0x308>)
 8001c28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c2c:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58

	hv_init(&self->hv_system,
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	f503 701a 	add.w	r0, r3, #616	; 0x268
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	f503 7110 	add.w	r1, r3, #576	; 0x240
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	f503 72e2 	add.w	r2, r3, #452	; 0x1c4
 8001c42:	2308      	movs	r3, #8
 8001c44:	9300      	str	r3, [sp, #0]
 8001c46:	ed97 2b18 	vldr	d2, [r7, #96]	; 0x60
 8001c4a:	ed97 1b1a 	vldr	d1, [r7, #104]	; 0x68
 8001c4e:	ed97 0b16 	vldr	d0, [r7, #88]	; 0x58
 8001c52:	4b30      	ldr	r3, [pc, #192]	; (8001d14 <general_task_init+0x344>)
 8001c54:	f000 fa6c 	bl	8002130 <hv_init>
			dacOutToHVInputGain,
			HVInputToHVOutputGain
			);

	//hv_set_output_voltage_adc_offset(&self->hv_system, Vref_hv / 2);
	hv_set_output_voltage_adc_offset(&self->hv_system, 0);
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	f503 731a 	add.w	r3, r3, #616	; 0x268
 8001c5e:	ed9f 0b20 	vldr	d0, [pc, #128]	; 8001ce0 <general_task_init+0x310>
 8001c62:	4618      	mov	r0, r3
 8001c64:	f000 fb69 	bl	800233a <hv_set_output_voltage_adc_offset>

	/* Select range pin */
	set_adc_dose_range_select_pin(SENSOR_RANGE_SELECT_GPIO_Port, SENSOR_RANGE_SELECT_Pin);
 8001c68:	2104      	movs	r1, #4
 8001c6a:	482a      	ldr	r0, [pc, #168]	; (8001d14 <general_task_init+0x344>)
 8001c6c:	f7ff fc96 	bl	800159c <set_adc_dose_range_select_pin>
	select_broad_adc_dose_range();
 8001c70:	f7ff fcaa 	bl	80015c8 <select_broad_adc_dose_range>


	HAL_Delay(5);
 8001c74:	2005      	movs	r0, #5
 8001c76:	f003 f923 	bl	8004ec0 <HAL_Delay>
	/* Ethernet */	// default values
	//uint8_t defIP[4] = {169, 254, 206, 12};
	uint8_t defIP[4] = {192, 168, 1, 12};
 8001c7a:	4b27      	ldr	r3, [pc, #156]	; (8001d18 <general_task_init+0x348>)
 8001c7c:	653b      	str	r3, [r7, #80]	; 0x50
	uint16_t defInputPort = 22252;
 8001c7e:	f245 63ec 	movw	r3, #22252	; 0x56ec
 8001c82:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
	uint16_t defOutputPort = 22251;
 8001c86:	f245 63eb 	movw	r3, #22251	; 0x56eb
 8001c8a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54


	// actual values
	memcpy(self->ip, defIP, 4);
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	f203 23c9 	addw	r3, r3, #713	; 0x2c9
 8001c94:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001c96:	601a      	str	r2, [r3, #0]
	self->inputPort = defInputPort;
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	f8b7 2056 	ldrh.w	r2, [r7, #86]	; 0x56
 8001c9e:	f8a3 22ce 	strh.w	r2, [r3, #718]	; 0x2ce
	self->outputPort = defOutputPort;
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8001ca8:	f8a3 22d0 	strh.w	r2, [r3, #720]	; 0x2d0

	// reading from flash
	flash_data_t fdata = flash_data_read();
 8001cac:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7ff fe5d 	bl	8001970 <flash_data_read>
	if(fdata.input_port != 0xFFFF && fdata.input_port != 0x0000)
 8001cb6:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8001cba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d02c      	beq.n	8001d1c <general_task_init+0x34c>
 8001cc2:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d028      	beq.n	8001d1c <general_task_init+0x34c>
	{
		self->inputPort = fdata.input_port;
 8001cca:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	f8a3 22ce 	strh.w	r2, [r3, #718]	; 0x2ce
 8001cd4:	e022      	b.n	8001d1c <general_task_init+0x34c>
 8001cd6:	bf00      	nop
 8001cd8:	01a36e2f 	.word	0x01a36e2f
 8001cdc:	3f5205bc 	.word	0x3f5205bc
	...
 8001ce8:	20000018 	.word	0x20000018
 8001cec:	0501bd00 	.word	0x0501bd00
 8001cf0:	40040000 	.word	0x40040000
 8001cf4:	40021000 	.word	0x40021000
 8001cf8:	40020000 	.word	0x40020000
 8001cfc:	20000238 	.word	0x20000238
 8001d00:	20000188 	.word	0x20000188
 8001d04:	4097c000 	.word	0x4097c000
 8001d08:	40020c00 	.word	0x40020c00
 8001d0c:	200001e0 	.word	0x200001e0
 8001d10:	40590000 	.word	0x40590000
 8001d14:	40020800 	.word	0x40020800
 8001d18:	0c01a8c0 	.word	0x0c01a8c0
	}
	if(fdata.output_port != 0xFFFF && fdata.output_port != 0x0000)
 8001d1c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001d20:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d008      	beq.n	8001d3a <general_task_init+0x36a>
 8001d28:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d004      	beq.n	8001d3a <general_task_init+0x36a>
	{
		self->outputPort = fdata.output_port;
 8001d30:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	f8a3 22d0 	strh.w	r2, [r3, #720]	; 0x2d0
	}
	if(*(uint32_t*)fdata.ip != 0xFFFFFFFF && *(uint32_t*)fdata.ip != 0x00000000)
 8001d3a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d44:	d009      	beq.n	8001d5a <general_task_init+0x38a>
 8001d46:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d004      	beq.n	8001d5a <general_task_init+0x38a>
	{
		memcpy(self->ip, fdata.ip, 4);
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	f203 23c9 	addw	r3, r3, #713	; 0x2c9
 8001d56:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001d58:	601a      	str	r2, [r3, #0]
	}


	wiz_NetInfo gWIZNETINFO = {
 8001d5a:	4a42      	ldr	r2, [pc, #264]	; (8001e64 <general_task_init+0x494>)
 8001d5c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001d60:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001d64:	6018      	str	r0, [r3, #0]
 8001d66:	3304      	adds	r3, #4
 8001d68:	8019      	strh	r1, [r3, #0]
			.mac 	= {0xed, 0xa2, 0xb3, 0xff, 0xfe, 0xa9},
			.ip 	= {self->ip[0], self->ip[1], self->ip[2], self->ip[3]}, // 169.254.206.240
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	f893 32c9 	ldrb.w	r3, [r3, #713]	; 0x2c9
	wiz_NetInfo gWIZNETINFO = {
 8001d70:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
			.ip 	= {self->ip[0], self->ip[1], self->ip[2], self->ip[3]}, // 169.254.206.240
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	f893 32ca 	ldrb.w	r3, [r3, #714]	; 0x2ca
	wiz_NetInfo gWIZNETINFO = {
 8001d7a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			.ip 	= {self->ip[0], self->ip[1], self->ip[2], self->ip[3]}, // 169.254.206.240
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	f893 32cb 	ldrb.w	r3, [r3, #715]	; 0x2cb
	wiz_NetInfo gWIZNETINFO = {
 8001d84:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
			.ip 	= {self->ip[0], self->ip[1], self->ip[2], self->ip[3]}, // 169.254.206.240
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	f893 32cc 	ldrb.w	r3, [r3, #716]	; 0x2cc
	wiz_NetInfo gWIZNETINFO = {
 8001d8e:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 8001d92:	4a35      	ldr	r2, [pc, #212]	; (8001e68 <general_task_init+0x498>)
 8001d94:	f107 033a 	add.w	r3, r7, #58	; 0x3a
 8001d98:	6810      	ldr	r0, [r2, #0]
 8001d9a:	6018      	str	r0, [r3, #0]
			.sn 	= {255, 255, 255, 0},
			.gw		= {self->ip[0], self->ip[1], self->ip[2], 1}, // {169, 254, 206, 1},
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	f893 32c9 	ldrb.w	r3, [r3, #713]	; 0x2c9
	wiz_NetInfo gWIZNETINFO = {
 8001da2:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
			.gw		= {self->ip[0], self->ip[1], self->ip[2], 1}, // {169, 254, 206, 1},
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	f893 32ca 	ldrb.w	r3, [r3, #714]	; 0x2ca
	wiz_NetInfo gWIZNETINFO = {
 8001dac:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			.gw		= {self->ip[0], self->ip[1], self->ip[2], 1}, // {169, 254, 206, 1},
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	f893 32cb 	ldrb.w	r3, [r3, #715]	; 0x2cb
	wiz_NetInfo gWIZNETINFO = {
 8001db6:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
 8001dba:	2301      	movs	r3, #1
 8001dbc:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
 8001dc0:	4a2a      	ldr	r2, [pc, #168]	; (8001e6c <general_task_init+0x49c>)
 8001dc2:	f107 0342 	add.w	r3, r7, #66	; 0x42
 8001dc6:	6810      	ldr	r0, [r2, #0]
 8001dc8:	6018      	str	r0, [r3, #0]
 8001dca:	2301      	movs	r3, #1
 8001dcc:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
			.gw		= {169, 254, 206, 240}, // {169, 254, 206, 1},
			.dns 	= {0, 0, 0, 0},
			.dhcp 	= NETINFO_STATIC
	}; */

	W5500_SetAddress(gWIZNETINFO);
 8001dd0:	466b      	mov	r3, sp
 8001dd2:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001dd6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001dda:	6018      	str	r0, [r3, #0]
 8001ddc:	3304      	adds	r3, #4
 8001dde:	8019      	strh	r1, [r3, #0]
 8001de0:	3302      	adds	r3, #2
 8001de2:	0c0a      	lsrs	r2, r1, #16
 8001de4:	701a      	strb	r2, [r3, #0]
 8001de6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001dea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001dec:	f002 ff68 	bl	8004cc0 <W5500_SetAddress>
	W5500_Reboot();
 8001df0:	f002 ff82 	bl	8004cf8 <W5500_Reboot>

	/* TCP server sockets */
	tcp_output_stream_init_data_t tcpOutputInit;
	tcpOutputInit.sn = 0;
 8001df4:	2300      	movs	r3, #0
 8001df6:	f887 3020 	strb.w	r3, [r7, #32]
	tcpOutputInit.port = self->outputPort;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	f8b3 32d0 	ldrh.w	r3, [r3, #720]	; 0x2d0
 8001e00:	847b      	strh	r3, [r7, #34]	; 0x22
	//tcpOutputInit.port = 11151;
	tcpOutputInit.flag = SF_IO_NONBLOCK;
 8001e02:	2301      	movs	r3, #1
 8001e04:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	tcpOutputInit.hinput = &self->tcpInput;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	33a0      	adds	r3, #160	; 0xa0
 8001e0c:	62bb      	str	r3, [r7, #40]	; 0x28
	tcpOutputInit.closeSocketCounterMax = 50;
 8001e0e:	2332      	movs	r3, #50	; 0x32
 8001e10:	62fb      	str	r3, [r7, #44]	; 0x2c

	tcp_output_stream_init(&self->tcpOutput, tcpOutputInit);
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	1d18      	adds	r0, r3, #4
 8001e16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e18:	9300      	str	r3, [sp, #0]
 8001e1a:	f107 0320 	add.w	r3, r7, #32
 8001e1e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e20:	f001 fac0 	bl	80033a4 <tcp_output_stream_init>

	tcp_input_stream_init_data_t tcpInputInit;
	tcpInputInit.sn = 1;
 8001e24:	2301      	movs	r3, #1
 8001e26:	753b      	strb	r3, [r7, #20]
	tcpInputInit.port = self->inputPort;
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	f8b3 32ce 	ldrh.w	r3, [r3, #718]	; 0x2ce
 8001e2e:	82fb      	strh	r3, [r7, #22]
	//tcpOutputInit.port = 11152;
	tcpInputInit.flag = SF_IO_NONBLOCK;
 8001e30:	2301      	movs	r3, #1
 8001e32:	763b      	strb	r3, [r7, #24]
	tcpInputInit.w5500RebootCounterMax = 50;
 8001e34:	2332      	movs	r3, #50	; 0x32
 8001e36:	61fb      	str	r3, [r7, #28]
	tcp_input_stream_init(&self->tcpInput, tcpInputInit);
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	f103 00a0 	add.w	r0, r3, #160	; 0xa0
 8001e3e:	f107 0314 	add.w	r3, r7, #20
 8001e42:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e44:	f001 f914 	bl	8003070 <tcp_input_stream_init>

	self->cycleCounter = 0;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
	self->cycleCounterMax = self->loopPeriod_ms;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	881b      	ldrh	r3, [r3, #0]
 8001e54:	461a      	mov	r2, r3
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
}
 8001e5c:	bf00      	nop
 8001e5e:	37b4      	adds	r7, #180	; 0xb4
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd90      	pop	{r4, r7, pc}
 8001e64:	08009af8 	.word	0x08009af8
 8001e68:	08009b00 	.word	0x08009b00
 8001e6c:	08009b04 	.word	0x08009b04

08001e70 <general_task_setup>:

void general_task_setup(general_task_t* self)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b082      	sub	sp, #8
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
	//general_task_switch_screen(self, screen_1_instance());
	tcp_input_stream_enable_handler(&self->tcpInput);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	33a0      	adds	r3, #160	; 0xa0
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f001 f9bd 	bl	80031fc <tcp_input_stream_enable_handler>
	memset(self->uart_buff, 0, UART_BUFF_SIZE);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 8001e88:	2209      	movs	r2, #9
 8001e8a:	2100      	movs	r1, #0
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f006 fe55 	bl	8008b3c <memset>
	HAL_UART_Receive_IT(conf_uart, self->uart_buff, UART_BUFF_SIZE);
 8001e92:	4b08      	ldr	r3, [pc, #32]	; (8001eb4 <general_task_setup+0x44>)
 8001e94:	6818      	ldr	r0, [r3, #0]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 8001e9c:	2209      	movs	r2, #9
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	f005 fe1d 	bl	8007ade <HAL_UART_Receive_IT>
	HAL_Delay(1000);
 8001ea4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001ea8:	f003 f80a 	bl	8004ec0 <HAL_Delay>
}
 8001eac:	bf00      	nop
 8001eae:	3708      	adds	r7, #8
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	2000001c 	.word	0x2000001c

08001eb8 <general_task_loop>:

void general_task_loop(general_task_t* self)
{
 8001eb8:	b5b0      	push	{r4, r5, r7, lr}
 8001eba:	b082      	sub	sp, #8
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
	//keyboard_routine(&self->keyboard);
	if(!self->cycleCounter)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	f040 8095 	bne.w	8001ff6 <general_task_loop+0x13e>
	{
		self->cycleCounter = self->cycleCounterMax;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	f8d3 22bc 	ldr.w	r2, [r3, #700]	; 0x2bc
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

		// Output message
		HAL_NVIC_DisableIRQ(USR_ADC_TIM_IRQn);
 8001ed8:	2036      	movs	r0, #54	; 0x36
 8001eda:	f003 f93e 	bl	800515a <HAL_NVIC_DisableIRQ>
		tx_message_set_adc_dr_cnt(&self->txMessage, (int32_t)(adc_get_cnt(&self->adcDoseRate))); // DONT uV, raw adc counts!!!!!
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	f103 04dc 	add.w	r4, r3, #220	; 0xdc
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001eea:	4618      	mov	r0, r3
 8001eec:	f7fe ffba 	bl	8000e64 <adc_get_cnt>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	4620      	mov	r0, r4
 8001ef6:	f001 fbd1 	bl	800369c <tx_message_set_adc_dr_cnt>
		tx_message_set_adc_dr_average_cnt(&self->txMessage, adc_monitor_get_average_value(&self->adcDRMonitor)); // DONT uV, raw adc counts!!!!!
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	f103 04dc 	add.w	r4, r3, #220	; 0xdc
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	f503 73ea 	add.w	r3, r3, #468	; 0x1d4
 8001f06:	4618      	mov	r0, r3
 8001f08:	f7ff fb23 	bl	8001552 <adc_monitor_get_average_value>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	4619      	mov	r1, r3
 8001f10:	4620      	mov	r0, r4
 8001f12:	f001 fbd2 	bl	80036ba <tx_message_set_adc_dr_average_cnt>
		tx_message_set_hv_out_V(&self->txMessage, (int16_t)(hv_get_output_voltage_V(&self->hv_system))); // DONT mV, V!!!!
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	f103 04dc 	add.w	r4, r3, #220	; 0xdc
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	f503 731a 	add.w	r3, r3, #616	; 0x268
 8001f22:	4618      	mov	r0, r3
 8001f24:	f000 f9e4 	bl	80022f0 <hv_get_output_voltage_V>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	4620      	mov	r0, r4
 8001f2e:	f001 fbd3 	bl	80036d8 <tx_message_set_hv_out_V>
		tx_message_set_hv_polarity(&self->txMessage, hv_get_source_polarity(&self->hv_system)); // 1
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	f103 04dc 	add.w	r4, r3, #220	; 0xdc
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	f503 731a 	add.w	r3, r3, #616	; 0x268
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f000 f95c 	bl	80021fc <hv_get_source_polarity>
 8001f44:	4603      	mov	r3, r0
 8001f46:	4619      	mov	r1, r3
 8001f48:	4620      	mov	r0, r4
 8001f4a:	f001 fbd5 	bl	80036f8 <tx_message_set_hv_polarity>
		tx_message_set_range(&self->txMessage, get_current_adc_dose_range()); // 1
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	f103 04dc 	add.w	r4, r3, #220	; 0xdc
 8001f54:	f7ff fb64 	bl	8001620 <get_current_adc_dose_range>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	4620      	mov	r0, r4
 8001f5e:	f001 fbdb 	bl	8003718 <tx_message_set_range>
		tx_message_set_press_out_kPa(&self->txMessage, pressure_sensor_get_kPa(&self->pressureSensor));
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	f103 04dc 	add.w	r4, r3, #220	; 0xdc
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	f503 730a 	add.w	r3, r3, #552	; 0x228
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f000 ffeb 	bl	8002f4a <pressure_sensor_get_kPa>
 8001f74:	4603      	mov	r3, r0
 8001f76:	4619      	mov	r1, r3
 8001f78:	4620      	mov	r0, r4
 8001f7a:	f001 fbdd 	bl	8003738 <tx_message_set_press_out_kPa>
		tx_message_set_adc_dr_measure_state(&self->txMessage, adc_monitor_get_measurement_state(&self->adcDRMonitor));
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	f103 04dc 	add.w	r4, r3, #220	; 0xdc
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	f503 73ea 	add.w	r3, r3, #468	; 0x1d4
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f7ff faf9 	bl	8001582 <adc_monitor_get_measurement_state>
 8001f90:	4603      	mov	r3, r0
 8001f92:	b2db      	uxtb	r3, r3
 8001f94:	4619      	mov	r1, r3
 8001f96:	4620      	mov	r0, r4
 8001f98:	f001 fbdd 	bl	8003756 <tx_message_set_adc_dr_measure_state>
		tx_message_set_adc_dr_measure_time(&self->txMessage, adc_monitor_get_measurement_cycle_no(&self->adcDRMonitor)); // cycle, not time!!!!
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	f103 04dc 	add.w	r4, r3, #220	; 0xdc
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	f503 73ea 	add.w	r3, r3, #468	; 0x1d4
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f7ff fade 	bl	800156a <adc_monitor_get_measurement_cycle_no>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	b29b      	uxth	r3, r3
 8001fb2:	4619      	mov	r1, r3
 8001fb4:	4620      	mov	r0, r4
 8001fb6:	f001 fbde 	bl	8003776 <tx_message_set_adc_dr_measure_time>
		HAL_NVIC_EnableIRQ(USR_ADC_TIM_IRQn);
 8001fba:	2036      	movs	r0, #54	; 0x36
 8001fbc:	f003 f8bf 	bl	800513e <HAL_NVIC_EnableIRQ>

		tcp_output_stream_set_message(&self->tcpOutput, tx_message_get(&self->txMessage), tx_message_size());
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	1d1c      	adds	r4, r3, #4
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	33dc      	adds	r3, #220	; 0xdc
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f001 fbe4 	bl	8003796 <tx_message_get>
 8001fce:	4605      	mov	r5, r0
 8001fd0:	f001 fbec 	bl	80037ac <tx_message_size>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	b29b      	uxth	r3, r3
 8001fd8:	461a      	mov	r2, r3
 8001fda:	4629      	mov	r1, r5
 8001fdc:	4620      	mov	r0, r4
 8001fde:	f001 fa17 	bl	8003410 <tcp_output_stream_set_message>
		tcp_output_stream_routine(&self->tcpOutput);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	3304      	adds	r3, #4
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f001 fa40 	bl	800346c <tcp_output_stream_routine>
		tcp_input_stream_routine(&self->tcpInput);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	33a0      	adds	r3, #160	; 0xa0
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f001 f881 	bl	80030f8 <tcp_input_stream_routine>
		// Update screen
		//screen_update(self->currentScreen);
	}


	self->cycleCounter--;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8001ffc:	1e5a      	subs	r2, r3, #1
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
	HAL_Delay(1);
 8002004:	2001      	movs	r0, #1
 8002006:	f002 ff5b 	bl	8004ec0 <HAL_Delay>
}
 800200a:	bf00      	nop
 800200c:	3708      	adds	r7, #8
 800200e:	46bd      	mov	sp, r7
 8002010:	bdb0      	pop	{r4, r5, r7, pc}

08002012 <general_task_timer_interrupt>:

void general_task_timer_interrupt(general_task_t* self)
{
 8002012:	b580      	push	{r7, lr}
 8002014:	b084      	sub	sp, #16
 8002016:	af00      	add	r7, sp, #0
 8002018:	6078      	str	r0, [r7, #4]
	int nextStateCode = 0;
 800201a:	2300      	movs	r3, #0
 800201c:	60fb      	str	r3, [r7, #12]
	switch(self->adcNoCnt)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	f8d3 31b8 	ldr.w	r3, [r3, #440]	; 0x1b8
 8002024:	2b02      	cmp	r3, #2
 8002026:	d041      	beq.n	80020ac <general_task_timer_interrupt+0x9a>
 8002028:	2b02      	cmp	r3, #2
 800202a:	dc57      	bgt.n	80020dc <general_task_timer_interrupt+0xca>
 800202c:	2b00      	cmp	r3, #0
 800202e:	d002      	beq.n	8002036 <general_task_timer_interrupt+0x24>
 8002030:	2b01      	cmp	r3, #1
 8002032:	d020      	beq.n	8002076 <general_task_timer_interrupt+0x64>
		{
			self->adcNoCnt = 0;
		}
		break;
	}
}
 8002034:	e052      	b.n	80020dc <general_task_timer_interrupt+0xca>
		adc_update(&self->adcDoseRate, (void*)&nextStateCode);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800203c:	f107 020c 	add.w	r2, r7, #12
 8002040:	4611      	mov	r1, r2
 8002042:	4618      	mov	r0, r3
 8002044:	f7fe feff 	bl	8000e46 <adc_update>
		if(nextStateCode == ADS1246_MEASURE) // current state is ADS1246_CHECK_xDRDY
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	2b05      	cmp	r3, #5
 800204c:	d10b      	bne.n	8002066 <general_task_timer_interrupt+0x54>
			tx_message_increase_id(&self->txMessage);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	33dc      	adds	r3, #220	; 0xdc
 8002052:	4618      	mov	r0, r3
 8002054:	f001 fb0f 	bl	8003676 <tx_message_increase_id>
			adc_monitor_update(&self->adcDRMonitor);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	f503 73ea 	add.w	r3, r3, #468	; 0x1d4
 800205e:	4618      	mov	r0, r3
 8002060:	f7ff f9b4 	bl	80013cc <adc_monitor_update>
		break;
 8002064:	e03a      	b.n	80020dc <general_task_timer_interrupt+0xca>
			self->adcNoCnt++;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	f8d3 31b8 	ldr.w	r3, [r3, #440]	; 0x1b8
 800206c:	1c5a      	adds	r2, r3, #1
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8
		break;
 8002074:	e032      	b.n	80020dc <general_task_timer_interrupt+0xca>
		adc_update(&self->adcHV, (void*)&nextStateCode);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 800207c:	f107 020c 	add.w	r2, r7, #12
 8002080:	4611      	mov	r1, r2
 8002082:	4618      	mov	r0, r3
 8002084:	f7fe fedf 	bl	8000e46 <adc_update>
		if(nextStateCode == ADS1246_MEASURE) // current state is ADS1246_CHECK_xDRDY
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	2b05      	cmp	r3, #5
 800208c:	d106      	bne.n	800209c <general_task_timer_interrupt+0x8a>
			adc_monitor_update(&self->adcHVMonitor);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 8002094:	4618      	mov	r0, r3
 8002096:	f7ff f999 	bl	80013cc <adc_monitor_update>
		break;
 800209a:	e01f      	b.n	80020dc <general_task_timer_interrupt+0xca>
			self->adcNoCnt++;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	f8d3 31b8 	ldr.w	r3, [r3, #440]	; 0x1b8
 80020a2:	1c5a      	adds	r2, r3, #1
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8
		break;
 80020aa:	e017      	b.n	80020dc <general_task_timer_interrupt+0xca>
		adc_update(&self->adcPressure, (void*)&nextStateCode);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	f503 73e6 	add.w	r3, r3, #460	; 0x1cc
 80020b2:	f107 020c 	add.w	r2, r7, #12
 80020b6:	4611      	mov	r1, r2
 80020b8:	4618      	mov	r0, r3
 80020ba:	f7fe fec4 	bl	8000e46 <adc_update>
		if(nextStateCode == ADS1246_MEASURE) // current state is ADS1246_CHECK_xDRDY
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	2b05      	cmp	r3, #5
 80020c2:	d106      	bne.n	80020d2 <general_task_timer_interrupt+0xc0>
			adc_monitor_update(&self->adcPRMonitor);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	f503 7303 	add.w	r3, r3, #524	; 0x20c
 80020ca:	4618      	mov	r0, r3
 80020cc:	f7ff f97e 	bl	80013cc <adc_monitor_update>
		break;
 80020d0:	e003      	b.n	80020da <general_task_timer_interrupt+0xc8>
			self->adcNoCnt = 0;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2200      	movs	r2, #0
 80020d6:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8
		break;
 80020da:	bf00      	nop
}
 80020dc:	bf00      	nop
 80020de:	3710      	adds	r7, #16
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}

080020e4 <general_task_uart_recv_callback>:

void general_task_uart_recv_callback(general_task_t* self)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b082      	sub	sp, #8
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
	uart_handle_rx_message(conf_uart, self->uart_buff);
 80020ec:	4b0e      	ldr	r3, [pc, #56]	; (8002128 <general_task_uart_recv_callback+0x44>)
 80020ee:	681a      	ldr	r2, [r3, #0]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 80020f6:	4619      	mov	r1, r3
 80020f8:	4610      	mov	r0, r2
 80020fa:	f001 fb5f 	bl	80037bc <uart_handle_rx_message>
	memset(self->uart_buff, 0, UART_BUFF_SIZE);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 8002104:	2209      	movs	r2, #9
 8002106:	2100      	movs	r1, #0
 8002108:	4618      	mov	r0, r3
 800210a:	f006 fd17 	bl	8008b3c <memset>
	HAL_UART_Receive_IT(conf_uart, self->uart_buff, UART_BUFF_SIZE);
 800210e:	4b06      	ldr	r3, [pc, #24]	; (8002128 <general_task_uart_recv_callback+0x44>)
 8002110:	6818      	ldr	r0, [r3, #0]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 8002118:	2209      	movs	r2, #9
 800211a:	4619      	mov	r1, r3
 800211c:	f005 fcdf 	bl	8007ade <HAL_UART_Receive_IT>
}
 8002120:	bf00      	nop
 8002122:	3708      	adds	r7, #8
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}
 8002128:	2000001c 	.word	0x2000001c
 800212c:	00000000 	.word	0x00000000

08002130 <hv_init>:
		uint16_t pinSelectHV,
		double HVOutputToADCInputGain,
		double dacOutputToHVInputGain,
		double HVInputToHVOutputGain
		)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b08a      	sub	sp, #40	; 0x28
 8002134:	af00      	add	r7, sp, #0
 8002136:	6278      	str	r0, [r7, #36]	; 0x24
 8002138:	6239      	str	r1, [r7, #32]
 800213a:	61fa      	str	r2, [r7, #28]
 800213c:	61bb      	str	r3, [r7, #24]
 800213e:	ed87 0b04 	vstr	d0, [r7, #16]
 8002142:	ed87 1b02 	vstr	d1, [r7, #8]
 8002146:	ed87 2b00 	vstr	d2, [r7]
	memset(self, 0, sizeof(*self));
 800214a:	2230      	movs	r2, #48	; 0x30
 800214c:	2100      	movs	r1, #0
 800214e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002150:	f006 fcf4 	bl	8008b3c <memset>
	self->inputDAC 		= inputDAC;
 8002154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002156:	6a3a      	ldr	r2, [r7, #32]
 8002158:	601a      	str	r2, [r3, #0]
	self->outputADC 	= outputADC;
 800215a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800215c:	69fa      	ldr	r2, [r7, #28]
 800215e:	605a      	str	r2, [r3, #4]
	self->portSelectHV 	= portSelectHV;
 8002160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002162:	69ba      	ldr	r2, [r7, #24]
 8002164:	609a      	str	r2, [r3, #8]
	self->pinSelectHV 	= pinSelectHV;
 8002166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002168:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 800216a:	819a      	strh	r2, [r3, #12]
	self->HVOutputToADCInputGain 	= HVOutputToADCInputGain;
 800216c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800216e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002172:	e9c1 2304 	strd	r2, r3, [r1, #16]
	self->dacOutputToHVInputGain = dacOutputToHVInputGain;
 8002176:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002178:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800217c:	e9c1 2308 	strd	r2, r3, [r1, #32]
	self->HVInputToHVOutputGain  = HVInputToHVOutputGain;
 8002180:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002182:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002186:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	self->VoutOffsetADC = 0;
 800218a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800218c:	f04f 0200 	mov.w	r2, #0
 8002190:	f04f 0300 	mov.w	r3, #0
 8002194:	e9c1 2306 	strd	r2, r3, [r1, #24]


	hv_select_positive_source(self);
 8002198:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800219a:	f000 f81e 	bl	80021da <hv_select_positive_source>
	hv_set_output_voltage_adc_offset(self, 0);
 800219e:	ed9f 0b04 	vldr	d0, [pc, #16]	; 80021b0 <hv_init+0x80>
 80021a2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80021a4:	f000 f8c9 	bl	800233a <hv_set_output_voltage_adc_offset>
}
 80021a8:	bf00      	nop
 80021aa:	3728      	adds	r7, #40	; 0x28
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}
	...

080021b8 <hv_select_negative_source>:

void hv_select_negative_source(high_voltage_system_t* self)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b082      	sub	sp, #8
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(self->portSelectHV, self->pinSelectHV, HV_NEGATIVE_SOURCE);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6898      	ldr	r0, [r3, #8]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	899b      	ldrh	r3, [r3, #12]
 80021c8:	2201      	movs	r2, #1
 80021ca:	b2d2      	uxtb	r2, r2
 80021cc:	4619      	mov	r1, r3
 80021ce:	f003 fcfd 	bl	8005bcc <HAL_GPIO_WritePin>
}
 80021d2:	bf00      	nop
 80021d4:	3708      	adds	r7, #8
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}

080021da <hv_select_positive_source>:

void hv_select_positive_source(high_voltage_system_t* self)
{
 80021da:	b580      	push	{r7, lr}
 80021dc:	b082      	sub	sp, #8
 80021de:	af00      	add	r7, sp, #0
 80021e0:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(self->portSelectHV, self->pinSelectHV, HV_POSITIVE_SOURCE);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6898      	ldr	r0, [r3, #8]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	899b      	ldrh	r3, [r3, #12]
 80021ea:	2200      	movs	r2, #0
 80021ec:	b2d2      	uxtb	r2, r2
 80021ee:	4619      	mov	r1, r3
 80021f0:	f003 fcec 	bl	8005bcc <HAL_GPIO_WritePin>
}
 80021f4:	bf00      	nop
 80021f6:	3708      	adds	r7, #8
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}

080021fc <hv_get_source_polarity>:

int8_t hv_get_source_polarity(high_voltage_system_t* self)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b082      	sub	sp, #8
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
	return HAL_GPIO_ReadPin(self->portSelectHV, self->pinSelectHV);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	689a      	ldr	r2, [r3, #8]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	899b      	ldrh	r3, [r3, #12]
 800220c:	4619      	mov	r1, r3
 800220e:	4610      	mov	r0, r2
 8002210:	f003 fcc4 	bl	8005b9c <HAL_GPIO_ReadPin>
 8002214:	4603      	mov	r3, r0
 8002216:	b25b      	sxtb	r3, r3
}
 8002218:	4618      	mov	r0, r3
 800221a:	3708      	adds	r7, #8
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}

08002220 <hv_set_abs_output_voltage_V>:

void hv_set_abs_output_voltage_V(high_voltage_system_t* self, double Vout)
{
 8002220:	b5b0      	push	{r4, r5, r7, lr}
 8002222:	b08c      	sub	sp, #48	; 0x30
 8002224:	af00      	add	r7, sp, #0
 8002226:	60f8      	str	r0, [r7, #12]
 8002228:	ed87 0b00 	vstr	d0, [r7]
	// 1 set target output voltage Vout
	// 2 rescale it to DAC input
	double HVInput_V = Vout / self->HVInputToHVOutputGain;
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8002232:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002236:	f7fe faad 	bl	8000794 <__aeabi_ddiv>
 800223a:	4602      	mov	r2, r0
 800223c:	460b      	mov	r3, r1
 800223e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	double DACOutput_V = HVInput_V / self->dacOutputToHVInputGain;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8002248:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800224c:	f7fe faa2 	bl	8000794 <__aeabi_ddiv>
 8002250:	4602      	mov	r2, r0
 8002252:	460b      	mov	r3, r1
 8002254:	e9c7 2308 	strd	r2, r3, [r7, #32]

	double DACInputRaw = (double)mcp4822_get_max_input_value(self->inputDAC) *
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4618      	mov	r0, r3
 800225e:	f7ff fa5f 	bl	8001720 <mcp4822_get_max_input_value>
 8002262:	4603      	mov	r3, r0
 8002264:	4618      	mov	r0, r3
 8002266:	f7fe f8f1 	bl	800044c <__aeabi_ui2d>
 800226a:	4604      	mov	r4, r0
 800226c:	460d      	mov	r5, r1
			(DACOutput_V / mcp4822_get_reference_voltage(self->inputDAC));
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4618      	mov	r0, r3
 8002274:	f7ff fa60 	bl	8001738 <mcp4822_get_reference_voltage>
 8002278:	ec53 2b10 	vmov	r2, r3, d0
 800227c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002280:	f7fe fa88 	bl	8000794 <__aeabi_ddiv>
 8002284:	4602      	mov	r2, r0
 8002286:	460b      	mov	r3, r1
	double DACInputRaw = (double)mcp4822_get_max_input_value(self->inputDAC) *
 8002288:	4620      	mov	r0, r4
 800228a:	4629      	mov	r1, r5
 800228c:	f7fe f958 	bl	8000540 <__aeabi_dmul>
 8002290:	4602      	mov	r2, r0
 8002292:	460b      	mov	r3, r1
 8002294:	e9c7 2306 	strd	r2, r3, [r7, #24]
	uint32_t DACInput = (uint32_t)round(DACInputRaw);
 8002298:	ed97 0b06 	vldr	d0, [r7, #24]
 800229c:	f006 fd1c 	bl	8008cd8 <round>
 80022a0:	ec53 2b10 	vmov	r2, r3, d0
 80022a4:	4610      	mov	r0, r2
 80022a6:	4619      	mov	r1, r3
 80022a8:	f7fe fc22 	bl	8000af0 <__aeabi_d2uiz>
 80022ac:	4603      	mov	r3, r0
 80022ae:	617b      	str	r3, [r7, #20]

	// 3 check if limits are exceeded
	// filter maximum
	DACInput = (DACInput < mcp4822_get_max_input_value(self->inputDAC) - 1) ?
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4618      	mov	r0, r3
 80022b6:	f7ff fa33 	bl	8001720 <mcp4822_get_max_input_value>
 80022ba:	4603      	mov	r3, r0
 80022bc:	3b01      	subs	r3, #1
			DACInput : (mcp4822_get_max_input_value(self->inputDAC) - 1);
 80022be:	697a      	ldr	r2, [r7, #20]
 80022c0:	429a      	cmp	r2, r3
 80022c2:	d307      	bcc.n	80022d4 <hv_set_abs_output_voltage_V+0xb4>
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4618      	mov	r0, r3
 80022ca:	f7ff fa29 	bl	8001720 <mcp4822_get_max_input_value>
 80022ce:	4603      	mov	r3, r0
 80022d0:	3b01      	subs	r3, #1
 80022d2:	e000      	b.n	80022d6 <hv_set_abs_output_voltage_V+0xb6>
 80022d4:	697b      	ldr	r3, [r7, #20]
	DACInput = (DACInput < mcp4822_get_max_input_value(self->inputDAC) - 1) ?
 80022d6:	617b      	str	r3, [r7, #20]

	// filter minimum
	DACInput = (DACInput >= 0) ? DACInput : 0;

	// 4 send final value
	mcp4822_set_input_value(self->inputDAC, DACInput, 0);
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	697a      	ldr	r2, [r7, #20]
 80022de:	b291      	uxth	r1, r2
 80022e0:	2200      	movs	r2, #0
 80022e2:	4618      	mov	r0, r3
 80022e4:	f7ff fa08 	bl	80016f8 <mcp4822_set_input_value>
}
 80022e8:	bf00      	nop
 80022ea:	3730      	adds	r7, #48	; 0x30
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bdb0      	pop	{r4, r5, r7, pc}

080022f0 <hv_get_output_voltage_V>:

int16_t hv_get_output_voltage_V(high_voltage_system_t* self)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
	return (adc_get_vout(self->outputADC) - self->VoutOffsetADC) / self->HVOutputToADCInputGain;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	4618      	mov	r0, r3
 80022fe:	f7fe fdbf 	bl	8000e80 <adc_get_vout>
 8002302:	ec51 0b10 	vmov	r0, r1, d0
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800230c:	f7fd ff60 	bl	80001d0 <__aeabi_dsub>
 8002310:	4602      	mov	r2, r0
 8002312:	460b      	mov	r3, r1
 8002314:	4610      	mov	r0, r2
 8002316:	4619      	mov	r1, r3
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800231e:	f7fe fa39 	bl	8000794 <__aeabi_ddiv>
 8002322:	4602      	mov	r2, r0
 8002324:	460b      	mov	r3, r1
 8002326:	4610      	mov	r0, r2
 8002328:	4619      	mov	r1, r3
 800232a:	f7fe fbb9 	bl	8000aa0 <__aeabi_d2iz>
 800232e:	4603      	mov	r3, r0
 8002330:	b21b      	sxth	r3, r3
	//int32_t adcOutput = adc_get_cnt(self->outputADC);

	//double adcInputVoltage = adc_get_vout(self)(self->outputADC);
	//double adcInputVoltageShifted = adcInputVoltage - self->VoutOffsetADC;
	//int16_t HVInput = adcInputVoltageShifted / self->HVOutputToADCInputGain;
}
 8002332:	4618      	mov	r0, r3
 8002334:	3708      	adds	r7, #8
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}

0800233a <hv_set_output_voltage_adc_offset>:

void hv_set_output_voltage_adc_offset(high_voltage_system_t* self, double offset_V)
{
 800233a:	b480      	push	{r7}
 800233c:	b085      	sub	sp, #20
 800233e:	af00      	add	r7, sp, #0
 8002340:	60f8      	str	r0, [r7, #12]
 8002342:	ed87 0b00 	vstr	d0, [r7]
	self->VoutOffsetADC = offset_V;
 8002346:	68f9      	ldr	r1, [r7, #12]
 8002348:	e9d7 2300 	ldrd	r2, r3, [r7]
 800234c:	e9c1 2306 	strd	r2, r3, [r1, #24]
}
 8002350:	bf00      	nop
 8002352:	3714      	adds	r7, #20
 8002354:	46bd      	mov	sp, r7
 8002356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235a:	4770      	bx	lr

0800235c <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b082      	sub	sp, #8
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
	if(huart == conf_uart)
 8002364:	4b05      	ldr	r3, [pc, #20]	; (800237c <HAL_UART_RxCpltCallback+0x20>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	687a      	ldr	r2, [r7, #4]
 800236a:	429a      	cmp	r2, r3
 800236c:	d102      	bne.n	8002374 <HAL_UART_RxCpltCallback+0x18>
	{
		general_task_uart_recv_callback(&task);
 800236e:	4804      	ldr	r0, [pc, #16]	; (8002380 <HAL_UART_RxCpltCallback+0x24>)
 8002370:	f7ff feb8 	bl	80020e4 <general_task_uart_recv_callback>
	}
}
 8002374:	bf00      	nop
 8002376:	3708      	adds	r7, #8
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}
 800237c:	2000001c 	.word	0x2000001c
 8002380:	20000320 	.word	0x20000320

08002384 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002388:	f002 fd28 	bl	8004ddc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800238c:	f000 f82a 	bl	80023e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002390:	f000 f9ee 	bl	8002770 <MX_GPIO_Init>
  MX_TIM6_Init();
 8002394:	f000 f98e 	bl	80026b4 <MX_TIM6_Init>
  MX_SPI3_Init();
 8002398:	f000 f956 	bl	8002648 <MX_SPI3_Init>
  MX_SPI2_Init();
 800239c:	f000 f91e 	bl	80025dc <MX_SPI2_Init>
  MX_SPI1_Init();
 80023a0:	f000 f8e6 	bl	8002570 <MX_SPI1_Init>
  MX_I2C3_Init();
 80023a4:	f000 f8b6 	bl	8002514 <MX_I2C3_Init>
  MX_I2C1_Init();
 80023a8:	f000 f886 	bl	80024b8 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80023ac:	f000 f9b6 	bl	800271c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_NVIC_DisableIRQ(USR_ADC_TIM_IRQn);
 80023b0:	2036      	movs	r0, #54	; 0x36
 80023b2:	f002 fed2 	bl	800515a <HAL_NVIC_DisableIRQ>

  // general task init
  general_task_init(&task);
 80023b6:	4809      	ldr	r0, [pc, #36]	; (80023dc <main+0x58>)
 80023b8:	f7ff fb0a 	bl	80019d0 <general_task_init>
  general_task_setup(&task);
 80023bc:	4807      	ldr	r0, [pc, #28]	; (80023dc <main+0x58>)
 80023be:	f7ff fd57 	bl	8001e70 <general_task_setup>

  HAL_NVIC_EnableIRQ(USR_ADC_TIM_IRQn);
 80023c2:	2036      	movs	r0, #54	; 0x36
 80023c4:	f002 febb 	bl	800513e <HAL_NVIC_EnableIRQ>

  HAL_TIM_Base_Start_IT(adctim);
 80023c8:	4b05      	ldr	r3, [pc, #20]	; (80023e0 <main+0x5c>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4618      	mov	r0, r3
 80023ce:	f004 ffe7 	bl	80073a0 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 general_task_loop(&task);
 80023d2:	4802      	ldr	r0, [pc, #8]	; (80023dc <main+0x58>)
 80023d4:	f7ff fd70 	bl	8001eb8 <general_task_loop>
 80023d8:	e7fb      	b.n	80023d2 <main+0x4e>
 80023da:	bf00      	nop
 80023dc:	20000320 	.word	0x20000320
 80023e0:	20000018 	.word	0x20000018

080023e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b094      	sub	sp, #80	; 0x50
 80023e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80023ea:	f107 0320 	add.w	r3, r7, #32
 80023ee:	2230      	movs	r2, #48	; 0x30
 80023f0:	2100      	movs	r1, #0
 80023f2:	4618      	mov	r0, r3
 80023f4:	f006 fba2 	bl	8008b3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80023f8:	f107 030c 	add.w	r3, r7, #12
 80023fc:	2200      	movs	r2, #0
 80023fe:	601a      	str	r2, [r3, #0]
 8002400:	605a      	str	r2, [r3, #4]
 8002402:	609a      	str	r2, [r3, #8]
 8002404:	60da      	str	r2, [r3, #12]
 8002406:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002408:	2300      	movs	r3, #0
 800240a:	60bb      	str	r3, [r7, #8]
 800240c:	4b28      	ldr	r3, [pc, #160]	; (80024b0 <SystemClock_Config+0xcc>)
 800240e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002410:	4a27      	ldr	r2, [pc, #156]	; (80024b0 <SystemClock_Config+0xcc>)
 8002412:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002416:	6413      	str	r3, [r2, #64]	; 0x40
 8002418:	4b25      	ldr	r3, [pc, #148]	; (80024b0 <SystemClock_Config+0xcc>)
 800241a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800241c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002420:	60bb      	str	r3, [r7, #8]
 8002422:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002424:	2300      	movs	r3, #0
 8002426:	607b      	str	r3, [r7, #4]
 8002428:	4b22      	ldr	r3, [pc, #136]	; (80024b4 <SystemClock_Config+0xd0>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a21      	ldr	r2, [pc, #132]	; (80024b4 <SystemClock_Config+0xd0>)
 800242e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002432:	6013      	str	r3, [r2, #0]
 8002434:	4b1f      	ldr	r3, [pc, #124]	; (80024b4 <SystemClock_Config+0xd0>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800243c:	607b      	str	r3, [r7, #4]
 800243e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002440:	2302      	movs	r3, #2
 8002442:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002444:	2301      	movs	r3, #1
 8002446:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002448:	2310      	movs	r3, #16
 800244a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800244c:	2302      	movs	r3, #2
 800244e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002450:	2300      	movs	r3, #0
 8002452:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002454:	2308      	movs	r3, #8
 8002456:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002458:	23a8      	movs	r3, #168	; 0xa8
 800245a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800245c:	2302      	movs	r3, #2
 800245e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002460:	2304      	movs	r3, #4
 8002462:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002464:	f107 0320 	add.w	r3, r7, #32
 8002468:	4618      	mov	r0, r3
 800246a:	f003 fd0d 	bl	8005e88 <HAL_RCC_OscConfig>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d001      	beq.n	8002478 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002474:	f000 fa92 	bl	800299c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002478:	230f      	movs	r3, #15
 800247a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800247c:	2302      	movs	r3, #2
 800247e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002480:	2300      	movs	r3, #0
 8002482:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002484:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002488:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800248a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800248e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002490:	f107 030c 	add.w	r3, r7, #12
 8002494:	2105      	movs	r1, #5
 8002496:	4618      	mov	r0, r3
 8002498:	f003 ff6e 	bl	8006378 <HAL_RCC_ClockConfig>
 800249c:	4603      	mov	r3, r0
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d001      	beq.n	80024a6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80024a2:	f000 fa7b 	bl	800299c <Error_Handler>
  }
}
 80024a6:	bf00      	nop
 80024a8:	3750      	adds	r7, #80	; 0x50
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	40023800 	.word	0x40023800
 80024b4:	40007000 	.word	0x40007000

080024b8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80024bc:	4b12      	ldr	r3, [pc, #72]	; (8002508 <MX_I2C1_Init+0x50>)
 80024be:	4a13      	ldr	r2, [pc, #76]	; (800250c <MX_I2C1_Init+0x54>)
 80024c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80024c2:	4b11      	ldr	r3, [pc, #68]	; (8002508 <MX_I2C1_Init+0x50>)
 80024c4:	4a12      	ldr	r2, [pc, #72]	; (8002510 <MX_I2C1_Init+0x58>)
 80024c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80024c8:	4b0f      	ldr	r3, [pc, #60]	; (8002508 <MX_I2C1_Init+0x50>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80024ce:	4b0e      	ldr	r3, [pc, #56]	; (8002508 <MX_I2C1_Init+0x50>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80024d4:	4b0c      	ldr	r3, [pc, #48]	; (8002508 <MX_I2C1_Init+0x50>)
 80024d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80024da:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80024dc:	4b0a      	ldr	r3, [pc, #40]	; (8002508 <MX_I2C1_Init+0x50>)
 80024de:	2200      	movs	r2, #0
 80024e0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80024e2:	4b09      	ldr	r3, [pc, #36]	; (8002508 <MX_I2C1_Init+0x50>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80024e8:	4b07      	ldr	r3, [pc, #28]	; (8002508 <MX_I2C1_Init+0x50>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80024ee:	4b06      	ldr	r3, [pc, #24]	; (8002508 <MX_I2C1_Init+0x50>)
 80024f0:	2200      	movs	r2, #0
 80024f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80024f4:	4804      	ldr	r0, [pc, #16]	; (8002508 <MX_I2C1_Init+0x50>)
 80024f6:	f003 fb83 	bl	8005c00 <HAL_I2C_Init>
 80024fa:	4603      	mov	r3, r0
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d001      	beq.n	8002504 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002500:	f000 fa4c 	bl	800299c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002504:	bf00      	nop
 8002506:	bd80      	pop	{r7, pc}
 8002508:	200000e0 	.word	0x200000e0
 800250c:	40005400 	.word	0x40005400
 8002510:	000186a0 	.word	0x000186a0

08002514 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002518:	4b12      	ldr	r3, [pc, #72]	; (8002564 <MX_I2C3_Init+0x50>)
 800251a:	4a13      	ldr	r2, [pc, #76]	; (8002568 <MX_I2C3_Init+0x54>)
 800251c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 800251e:	4b11      	ldr	r3, [pc, #68]	; (8002564 <MX_I2C3_Init+0x50>)
 8002520:	4a12      	ldr	r2, [pc, #72]	; (800256c <MX_I2C3_Init+0x58>)
 8002522:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002524:	4b0f      	ldr	r3, [pc, #60]	; (8002564 <MX_I2C3_Init+0x50>)
 8002526:	2200      	movs	r2, #0
 8002528:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800252a:	4b0e      	ldr	r3, [pc, #56]	; (8002564 <MX_I2C3_Init+0x50>)
 800252c:	2200      	movs	r2, #0
 800252e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002530:	4b0c      	ldr	r3, [pc, #48]	; (8002564 <MX_I2C3_Init+0x50>)
 8002532:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002536:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002538:	4b0a      	ldr	r3, [pc, #40]	; (8002564 <MX_I2C3_Init+0x50>)
 800253a:	2200      	movs	r2, #0
 800253c:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800253e:	4b09      	ldr	r3, [pc, #36]	; (8002564 <MX_I2C3_Init+0x50>)
 8002540:	2200      	movs	r2, #0
 8002542:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002544:	4b07      	ldr	r3, [pc, #28]	; (8002564 <MX_I2C3_Init+0x50>)
 8002546:	2200      	movs	r2, #0
 8002548:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800254a:	4b06      	ldr	r3, [pc, #24]	; (8002564 <MX_I2C3_Init+0x50>)
 800254c:	2200      	movs	r2, #0
 800254e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002550:	4804      	ldr	r0, [pc, #16]	; (8002564 <MX_I2C3_Init+0x50>)
 8002552:	f003 fb55 	bl	8005c00 <HAL_I2C_Init>
 8002556:	4603      	mov	r3, r0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d001      	beq.n	8002560 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 800255c:	f000 fa1e 	bl	800299c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8002560:	bf00      	nop
 8002562:	bd80      	pop	{r7, pc}
 8002564:	20000134 	.word	0x20000134
 8002568:	40005c00 	.word	0x40005c00
 800256c:	00061a80 	.word	0x00061a80

08002570 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002574:	4b17      	ldr	r3, [pc, #92]	; (80025d4 <MX_SPI1_Init+0x64>)
 8002576:	4a18      	ldr	r2, [pc, #96]	; (80025d8 <MX_SPI1_Init+0x68>)
 8002578:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800257a:	4b16      	ldr	r3, [pc, #88]	; (80025d4 <MX_SPI1_Init+0x64>)
 800257c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002580:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002582:	4b14      	ldr	r3, [pc, #80]	; (80025d4 <MX_SPI1_Init+0x64>)
 8002584:	2200      	movs	r2, #0
 8002586:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002588:	4b12      	ldr	r3, [pc, #72]	; (80025d4 <MX_SPI1_Init+0x64>)
 800258a:	2200      	movs	r2, #0
 800258c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800258e:	4b11      	ldr	r3, [pc, #68]	; (80025d4 <MX_SPI1_Init+0x64>)
 8002590:	2202      	movs	r2, #2
 8002592:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002594:	4b0f      	ldr	r3, [pc, #60]	; (80025d4 <MX_SPI1_Init+0x64>)
 8002596:	2200      	movs	r2, #0
 8002598:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800259a:	4b0e      	ldr	r3, [pc, #56]	; (80025d4 <MX_SPI1_Init+0x64>)
 800259c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80025a0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80025a2:	4b0c      	ldr	r3, [pc, #48]	; (80025d4 <MX_SPI1_Init+0x64>)
 80025a4:	2238      	movs	r2, #56	; 0x38
 80025a6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80025a8:	4b0a      	ldr	r3, [pc, #40]	; (80025d4 <MX_SPI1_Init+0x64>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80025ae:	4b09      	ldr	r3, [pc, #36]	; (80025d4 <MX_SPI1_Init+0x64>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025b4:	4b07      	ldr	r3, [pc, #28]	; (80025d4 <MX_SPI1_Init+0x64>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80025ba:	4b06      	ldr	r3, [pc, #24]	; (80025d4 <MX_SPI1_Init+0x64>)
 80025bc:	220a      	movs	r2, #10
 80025be:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80025c0:	4804      	ldr	r0, [pc, #16]	; (80025d4 <MX_SPI1_Init+0x64>)
 80025c2:	f004 f8b9 	bl	8006738 <HAL_SPI_Init>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d001      	beq.n	80025d0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80025cc:	f000 f9e6 	bl	800299c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80025d0:	bf00      	nop
 80025d2:	bd80      	pop	{r7, pc}
 80025d4:	20000188 	.word	0x20000188
 80025d8:	40013000 	.word	0x40013000

080025dc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80025e0:	4b17      	ldr	r3, [pc, #92]	; (8002640 <MX_SPI2_Init+0x64>)
 80025e2:	4a18      	ldr	r2, [pc, #96]	; (8002644 <MX_SPI2_Init+0x68>)
 80025e4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80025e6:	4b16      	ldr	r3, [pc, #88]	; (8002640 <MX_SPI2_Init+0x64>)
 80025e8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80025ec:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80025ee:	4b14      	ldr	r3, [pc, #80]	; (8002640 <MX_SPI2_Init+0x64>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80025f4:	4b12      	ldr	r3, [pc, #72]	; (8002640 <MX_SPI2_Init+0x64>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80025fa:	4b11      	ldr	r3, [pc, #68]	; (8002640 <MX_SPI2_Init+0x64>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002600:	4b0f      	ldr	r3, [pc, #60]	; (8002640 <MX_SPI2_Init+0x64>)
 8002602:	2200      	movs	r2, #0
 8002604:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002606:	4b0e      	ldr	r3, [pc, #56]	; (8002640 <MX_SPI2_Init+0x64>)
 8002608:	f44f 7200 	mov.w	r2, #512	; 0x200
 800260c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800260e:	4b0c      	ldr	r3, [pc, #48]	; (8002640 <MX_SPI2_Init+0x64>)
 8002610:	2218      	movs	r2, #24
 8002612:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002614:	4b0a      	ldr	r3, [pc, #40]	; (8002640 <MX_SPI2_Init+0x64>)
 8002616:	2200      	movs	r2, #0
 8002618:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800261a:	4b09      	ldr	r3, [pc, #36]	; (8002640 <MX_SPI2_Init+0x64>)
 800261c:	2200      	movs	r2, #0
 800261e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002620:	4b07      	ldr	r3, [pc, #28]	; (8002640 <MX_SPI2_Init+0x64>)
 8002622:	2200      	movs	r2, #0
 8002624:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002626:	4b06      	ldr	r3, [pc, #24]	; (8002640 <MX_SPI2_Init+0x64>)
 8002628:	220a      	movs	r2, #10
 800262a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800262c:	4804      	ldr	r0, [pc, #16]	; (8002640 <MX_SPI2_Init+0x64>)
 800262e:	f004 f883 	bl	8006738 <HAL_SPI_Init>
 8002632:	4603      	mov	r3, r0
 8002634:	2b00      	cmp	r3, #0
 8002636:	d001      	beq.n	800263c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002638:	f000 f9b0 	bl	800299c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800263c:	bf00      	nop
 800263e:	bd80      	pop	{r7, pc}
 8002640:	200001e0 	.word	0x200001e0
 8002644:	40003800 	.word	0x40003800

08002648 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800264c:	4b17      	ldr	r3, [pc, #92]	; (80026ac <MX_SPI3_Init+0x64>)
 800264e:	4a18      	ldr	r2, [pc, #96]	; (80026b0 <MX_SPI3_Init+0x68>)
 8002650:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002652:	4b16      	ldr	r3, [pc, #88]	; (80026ac <MX_SPI3_Init+0x64>)
 8002654:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002658:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800265a:	4b14      	ldr	r3, [pc, #80]	; (80026ac <MX_SPI3_Init+0x64>)
 800265c:	2200      	movs	r2, #0
 800265e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002660:	4b12      	ldr	r3, [pc, #72]	; (80026ac <MX_SPI3_Init+0x64>)
 8002662:	2200      	movs	r2, #0
 8002664:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002666:	4b11      	ldr	r3, [pc, #68]	; (80026ac <MX_SPI3_Init+0x64>)
 8002668:	2200      	movs	r2, #0
 800266a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 800266c:	4b0f      	ldr	r3, [pc, #60]	; (80026ac <MX_SPI3_Init+0x64>)
 800266e:	2201      	movs	r2, #1
 8002670:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002672:	4b0e      	ldr	r3, [pc, #56]	; (80026ac <MX_SPI3_Init+0x64>)
 8002674:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002678:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800267a:	4b0c      	ldr	r3, [pc, #48]	; (80026ac <MX_SPI3_Init+0x64>)
 800267c:	2228      	movs	r2, #40	; 0x28
 800267e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002680:	4b0a      	ldr	r3, [pc, #40]	; (80026ac <MX_SPI3_Init+0x64>)
 8002682:	2200      	movs	r2, #0
 8002684:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002686:	4b09      	ldr	r3, [pc, #36]	; (80026ac <MX_SPI3_Init+0x64>)
 8002688:	2200      	movs	r2, #0
 800268a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800268c:	4b07      	ldr	r3, [pc, #28]	; (80026ac <MX_SPI3_Init+0x64>)
 800268e:	2200      	movs	r2, #0
 8002690:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8002692:	4b06      	ldr	r3, [pc, #24]	; (80026ac <MX_SPI3_Init+0x64>)
 8002694:	220a      	movs	r2, #10
 8002696:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002698:	4804      	ldr	r0, [pc, #16]	; (80026ac <MX_SPI3_Init+0x64>)
 800269a:	f004 f84d 	bl	8006738 <HAL_SPI_Init>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d001      	beq.n	80026a8 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80026a4:	f000 f97a 	bl	800299c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80026a8:	bf00      	nop
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	20000238 	.word	0x20000238
 80026b0:	40003c00 	.word	0x40003c00

080026b4 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b082      	sub	sp, #8
 80026b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026ba:	463b      	mov	r3, r7
 80026bc:	2200      	movs	r2, #0
 80026be:	601a      	str	r2, [r3, #0]
 80026c0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80026c2:	4b14      	ldr	r3, [pc, #80]	; (8002714 <MX_TIM6_Init+0x60>)
 80026c4:	4a14      	ldr	r2, [pc, #80]	; (8002718 <MX_TIM6_Init+0x64>)
 80026c6:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 84 - 1;
 80026c8:	4b12      	ldr	r3, [pc, #72]	; (8002714 <MX_TIM6_Init+0x60>)
 80026ca:	2253      	movs	r2, #83	; 0x53
 80026cc:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026ce:	4b11      	ldr	r3, [pc, #68]	; (8002714 <MX_TIM6_Init+0x60>)
 80026d0:	2200      	movs	r2, #0
 80026d2:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 50 - 1;
 80026d4:	4b0f      	ldr	r3, [pc, #60]	; (8002714 <MX_TIM6_Init+0x60>)
 80026d6:	2231      	movs	r2, #49	; 0x31
 80026d8:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026da:	4b0e      	ldr	r3, [pc, #56]	; (8002714 <MX_TIM6_Init+0x60>)
 80026dc:	2200      	movs	r2, #0
 80026de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80026e0:	480c      	ldr	r0, [pc, #48]	; (8002714 <MX_TIM6_Init+0x60>)
 80026e2:	f004 fe0d 	bl	8007300 <HAL_TIM_Base_Init>
 80026e6:	4603      	mov	r3, r0
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d001      	beq.n	80026f0 <MX_TIM6_Init+0x3c>
  {
    Error_Handler();
 80026ec:	f000 f956 	bl	800299c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026f0:	2300      	movs	r3, #0
 80026f2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026f4:	2300      	movs	r3, #0
 80026f6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80026f8:	463b      	mov	r3, r7
 80026fa:	4619      	mov	r1, r3
 80026fc:	4805      	ldr	r0, [pc, #20]	; (8002714 <MX_TIM6_Init+0x60>)
 80026fe:	f005 f883 	bl	8007808 <HAL_TIMEx_MasterConfigSynchronization>
 8002702:	4603      	mov	r3, r0
 8002704:	2b00      	cmp	r3, #0
 8002706:	d001      	beq.n	800270c <MX_TIM6_Init+0x58>
  {
    Error_Handler();
 8002708:	f000 f948 	bl	800299c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800270c:	bf00      	nop
 800270e:	3708      	adds	r7, #8
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}
 8002714:	20000290 	.word	0x20000290
 8002718:	40001000 	.word	0x40001000

0800271c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002720:	4b11      	ldr	r3, [pc, #68]	; (8002768 <MX_USART1_UART_Init+0x4c>)
 8002722:	4a12      	ldr	r2, [pc, #72]	; (800276c <MX_USART1_UART_Init+0x50>)
 8002724:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002726:	4b10      	ldr	r3, [pc, #64]	; (8002768 <MX_USART1_UART_Init+0x4c>)
 8002728:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800272c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800272e:	4b0e      	ldr	r3, [pc, #56]	; (8002768 <MX_USART1_UART_Init+0x4c>)
 8002730:	2200      	movs	r2, #0
 8002732:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002734:	4b0c      	ldr	r3, [pc, #48]	; (8002768 <MX_USART1_UART_Init+0x4c>)
 8002736:	2200      	movs	r2, #0
 8002738:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800273a:	4b0b      	ldr	r3, [pc, #44]	; (8002768 <MX_USART1_UART_Init+0x4c>)
 800273c:	2200      	movs	r2, #0
 800273e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002740:	4b09      	ldr	r3, [pc, #36]	; (8002768 <MX_USART1_UART_Init+0x4c>)
 8002742:	220c      	movs	r2, #12
 8002744:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002746:	4b08      	ldr	r3, [pc, #32]	; (8002768 <MX_USART1_UART_Init+0x4c>)
 8002748:	2200      	movs	r2, #0
 800274a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800274c:	4b06      	ldr	r3, [pc, #24]	; (8002768 <MX_USART1_UART_Init+0x4c>)
 800274e:	2200      	movs	r2, #0
 8002750:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002752:	4805      	ldr	r0, [pc, #20]	; (8002768 <MX_USART1_UART_Init+0x4c>)
 8002754:	f005 f8e8 	bl	8007928 <HAL_UART_Init>
 8002758:	4603      	mov	r3, r0
 800275a:	2b00      	cmp	r3, #0
 800275c:	d001      	beq.n	8002762 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800275e:	f000 f91d 	bl	800299c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002762:	bf00      	nop
 8002764:	bd80      	pop	{r7, pc}
 8002766:	bf00      	nop
 8002768:	200002d8 	.word	0x200002d8
 800276c:	40011000 	.word	0x40011000

08002770 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b08a      	sub	sp, #40	; 0x28
 8002774:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002776:	f107 0314 	add.w	r3, r7, #20
 800277a:	2200      	movs	r2, #0
 800277c:	601a      	str	r2, [r3, #0]
 800277e:	605a      	str	r2, [r3, #4]
 8002780:	609a      	str	r2, [r3, #8]
 8002782:	60da      	str	r2, [r3, #12]
 8002784:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002786:	2300      	movs	r3, #0
 8002788:	613b      	str	r3, [r7, #16]
 800278a:	4b6c      	ldr	r3, [pc, #432]	; (800293c <MX_GPIO_Init+0x1cc>)
 800278c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800278e:	4a6b      	ldr	r2, [pc, #428]	; (800293c <MX_GPIO_Init+0x1cc>)
 8002790:	f043 0310 	orr.w	r3, r3, #16
 8002794:	6313      	str	r3, [r2, #48]	; 0x30
 8002796:	4b69      	ldr	r3, [pc, #420]	; (800293c <MX_GPIO_Init+0x1cc>)
 8002798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800279a:	f003 0310 	and.w	r3, r3, #16
 800279e:	613b      	str	r3, [r7, #16]
 80027a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80027a2:	2300      	movs	r3, #0
 80027a4:	60fb      	str	r3, [r7, #12]
 80027a6:	4b65      	ldr	r3, [pc, #404]	; (800293c <MX_GPIO_Init+0x1cc>)
 80027a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027aa:	4a64      	ldr	r2, [pc, #400]	; (800293c <MX_GPIO_Init+0x1cc>)
 80027ac:	f043 0304 	orr.w	r3, r3, #4
 80027b0:	6313      	str	r3, [r2, #48]	; 0x30
 80027b2:	4b62      	ldr	r3, [pc, #392]	; (800293c <MX_GPIO_Init+0x1cc>)
 80027b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b6:	f003 0304 	and.w	r3, r3, #4
 80027ba:	60fb      	str	r3, [r7, #12]
 80027bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80027be:	2300      	movs	r3, #0
 80027c0:	60bb      	str	r3, [r7, #8]
 80027c2:	4b5e      	ldr	r3, [pc, #376]	; (800293c <MX_GPIO_Init+0x1cc>)
 80027c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027c6:	4a5d      	ldr	r2, [pc, #372]	; (800293c <MX_GPIO_Init+0x1cc>)
 80027c8:	f043 0301 	orr.w	r3, r3, #1
 80027cc:	6313      	str	r3, [r2, #48]	; 0x30
 80027ce:	4b5b      	ldr	r3, [pc, #364]	; (800293c <MX_GPIO_Init+0x1cc>)
 80027d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d2:	f003 0301 	and.w	r3, r3, #1
 80027d6:	60bb      	str	r3, [r7, #8]
 80027d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80027da:	2300      	movs	r3, #0
 80027dc:	607b      	str	r3, [r7, #4]
 80027de:	4b57      	ldr	r3, [pc, #348]	; (800293c <MX_GPIO_Init+0x1cc>)
 80027e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e2:	4a56      	ldr	r2, [pc, #344]	; (800293c <MX_GPIO_Init+0x1cc>)
 80027e4:	f043 0302 	orr.w	r3, r3, #2
 80027e8:	6313      	str	r3, [r2, #48]	; 0x30
 80027ea:	4b54      	ldr	r3, [pc, #336]	; (800293c <MX_GPIO_Init+0x1cc>)
 80027ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ee:	f003 0302 	and.w	r3, r3, #2
 80027f2:	607b      	str	r3, [r7, #4]
 80027f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80027f6:	2300      	movs	r3, #0
 80027f8:	603b      	str	r3, [r7, #0]
 80027fa:	4b50      	ldr	r3, [pc, #320]	; (800293c <MX_GPIO_Init+0x1cc>)
 80027fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027fe:	4a4f      	ldr	r2, [pc, #316]	; (800293c <MX_GPIO_Init+0x1cc>)
 8002800:	f043 0308 	orr.w	r3, r3, #8
 8002804:	6313      	str	r3, [r2, #48]	; 0x30
 8002806:	4b4d      	ldr	r3, [pc, #308]	; (800293c <MX_GPIO_Init+0x1cc>)
 8002808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800280a:	f003 0308 	and.w	r3, r3, #8
 800280e:	603b      	str	r3, [r7, #0]
 8002810:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SENSOR_RANGE_SELECT_Pin|HV_INPUT_SELECT_Pin, GPIO_PIN_RESET);
 8002812:	2200      	movs	r2, #0
 8002814:	210c      	movs	r1, #12
 8002816:	484a      	ldr	r0, [pc, #296]	; (8002940 <MX_GPIO_Init+0x1d0>)
 8002818:	f003 f9d8 	bl	8005bcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ADC_PRESS_SPI_CS_Pin|ADC_DOSE_SPI_CS_Pin|ADC_HV_SPI_CS_Pin, GPIO_PIN_RESET);
 800281c:	2200      	movs	r2, #0
 800281e:	210e      	movs	r1, #14
 8002820:	4848      	ldr	r0, [pc, #288]	; (8002944 <MX_GPIO_Init+0x1d4>)
 8002822:	f003 f9d3 	bl	8005bcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_13, GPIO_PIN_RESET);
 8002826:	2200      	movs	r2, #0
 8002828:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800282c:	4846      	ldr	r0, [pc, #280]	; (8002948 <MX_GPIO_Init+0x1d8>)
 800282e:	f003 f9cd 	bl	8005bcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ETH_SPI_CS_Pin|ETH_RESET_Pin, GPIO_PIN_RESET);
 8002832:	2200      	movs	r2, #0
 8002834:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8002838:	4844      	ldr	r0, [pc, #272]	; (800294c <MX_GPIO_Init+0x1dc>)
 800283a:	f003 f9c7 	bl	8005bcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|DAC_SPI_CS_Pin, GPIO_PIN_RESET);
 800283e:	2200      	movs	r2, #0
 8002840:	2103      	movs	r1, #3
 8002842:	4843      	ldr	r0, [pc, #268]	; (8002950 <MX_GPIO_Init+0x1e0>)
 8002844:	f003 f9c2 	bl	8005bcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ADC_DOSE_START_Pin|ADC_DOSE_XPWDN_Pin, GPIO_PIN_SET);
 8002848:	2201      	movs	r2, #1
 800284a:	2128      	movs	r1, #40	; 0x28
 800284c:	483f      	ldr	r0, [pc, #252]	; (800294c <MX_GPIO_Init+0x1dc>)
 800284e:	f003 f9bd 	bl	8005bcc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ADC_PRESS_xDRDY_Pin ADC_DOSE_xDRDY_Pin ADC_HV_xDRDY_Pin */
  GPIO_InitStruct.Pin = ADC_PRESS_xDRDY_Pin|ADC_DOSE_xDRDY_Pin|ADC_HV_xDRDY_Pin;
 8002852:	2338      	movs	r3, #56	; 0x38
 8002854:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002856:	2300      	movs	r3, #0
 8002858:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800285a:	2300      	movs	r3, #0
 800285c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800285e:	f107 0314 	add.w	r3, r7, #20
 8002862:	4619      	mov	r1, r3
 8002864:	4838      	ldr	r0, [pc, #224]	; (8002948 <MX_GPIO_Init+0x1d8>)
 8002866:	f002 fffd 	bl	8005864 <HAL_GPIO_Init>

  /*Configure GPIO pins : SENSOR_RANGE_SELECT_Pin HV_INPUT_SELECT_Pin */
  GPIO_InitStruct.Pin = SENSOR_RANGE_SELECT_Pin|HV_INPUT_SELECT_Pin;
 800286a:	230c      	movs	r3, #12
 800286c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800286e:	2301      	movs	r3, #1
 8002870:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002872:	2300      	movs	r3, #0
 8002874:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002876:	2302      	movs	r3, #2
 8002878:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800287a:	f107 0314 	add.w	r3, r7, #20
 800287e:	4619      	mov	r1, r3
 8002880:	482f      	ldr	r0, [pc, #188]	; (8002940 <MX_GPIO_Init+0x1d0>)
 8002882:	f002 ffef 	bl	8005864 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADC_PRESS_SPI_CS_Pin ADC_DOSE_SPI_CS_Pin ADC_HV_SPI_CS_Pin */
  GPIO_InitStruct.Pin = ADC_PRESS_SPI_CS_Pin|ADC_DOSE_SPI_CS_Pin|ADC_HV_SPI_CS_Pin;
 8002886:	230e      	movs	r3, #14
 8002888:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800288a:	2301      	movs	r3, #1
 800288c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800288e:	2301      	movs	r3, #1
 8002890:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002892:	2302      	movs	r3, #2
 8002894:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002896:	f107 0314 	add.w	r3, r7, #20
 800289a:	4619      	mov	r1, r3
 800289c:	4829      	ldr	r0, [pc, #164]	; (8002944 <MX_GPIO_Init+0x1d4>)
 800289e:	f002 ffe1 	bl	8005864 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80028a2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80028a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028a8:	2301      	movs	r3, #1
 80028aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ac:	2300      	movs	r3, #0
 80028ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028b0:	2300      	movs	r3, #0
 80028b2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80028b4:	f107 0314 	add.w	r3, r7, #20
 80028b8:	4619      	mov	r1, r3
 80028ba:	4823      	ldr	r0, [pc, #140]	; (8002948 <MX_GPIO_Init+0x1d8>)
 80028bc:	f002 ffd2 	bl	8005864 <HAL_GPIO_Init>

  /*Configure GPIO pins : ETH_SPI_CS_Pin ADC_DOSE_START_Pin ADC_DOSE_XPWDN_Pin */
  GPIO_InitStruct.Pin = ETH_SPI_CS_Pin|ADC_DOSE_START_Pin|ADC_DOSE_XPWDN_Pin;
 80028c0:	f44f 6385 	mov.w	r3, #1064	; 0x428
 80028c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028c6:	2301      	movs	r3, #1
 80028c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80028ca:	2301      	movs	r3, #1
 80028cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028ce:	2302      	movs	r3, #2
 80028d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028d2:	f107 0314 	add.w	r3, r7, #20
 80028d6:	4619      	mov	r1, r3
 80028d8:	481c      	ldr	r0, [pc, #112]	; (800294c <MX_GPIO_Init+0x1dc>)
 80028da:	f002 ffc3 	bl	8005864 <HAL_GPIO_Init>

  /*Configure GPIO pin : ETH_RESET_Pin */
  GPIO_InitStruct.Pin = ETH_RESET_Pin;
 80028de:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80028e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028e4:	2301      	movs	r3, #1
 80028e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80028e8:	2302      	movs	r3, #2
 80028ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028ec:	2302      	movs	r3, #2
 80028ee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ETH_RESET_GPIO_Port, &GPIO_InitStruct);
 80028f0:	f107 0314 	add.w	r3, r7, #20
 80028f4:	4619      	mov	r1, r3
 80028f6:	4815      	ldr	r0, [pc, #84]	; (800294c <MX_GPIO_Init+0x1dc>)
 80028f8:	f002 ffb4 	bl	8005864 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80028fc:	2301      	movs	r3, #1
 80028fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002900:	2301      	movs	r3, #1
 8002902:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002904:	2300      	movs	r3, #0
 8002906:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002908:	2300      	movs	r3, #0
 800290a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800290c:	f107 0314 	add.w	r3, r7, #20
 8002910:	4619      	mov	r1, r3
 8002912:	480f      	ldr	r0, [pc, #60]	; (8002950 <MX_GPIO_Init+0x1e0>)
 8002914:	f002 ffa6 	bl	8005864 <HAL_GPIO_Init>

  /*Configure GPIO pin : DAC_SPI_CS_Pin */
  GPIO_InitStruct.Pin = DAC_SPI_CS_Pin;
 8002918:	2302      	movs	r3, #2
 800291a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800291c:	2301      	movs	r3, #1
 800291e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002920:	2301      	movs	r3, #1
 8002922:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002924:	2302      	movs	r3, #2
 8002926:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DAC_SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8002928:	f107 0314 	add.w	r3, r7, #20
 800292c:	4619      	mov	r1, r3
 800292e:	4808      	ldr	r0, [pc, #32]	; (8002950 <MX_GPIO_Init+0x1e0>)
 8002930:	f002 ff98 	bl	8005864 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002934:	bf00      	nop
 8002936:	3728      	adds	r7, #40	; 0x28
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}
 800293c:	40023800 	.word	0x40023800
 8002940:	40020800 	.word	0x40020800
 8002944:	40020000 	.word	0x40020000
 8002948:	40021000 	.word	0x40021000
 800294c:	40020400 	.word	0x40020400
 8002950:	40020c00 	.word	0x40020c00

08002954 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b082      	sub	sp, #8
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	HAL_NVIC_DisableIRQ(USR_ADC_TIM_IRQn);
 800295c:	2036      	movs	r0, #54	; 0x36
 800295e:	f002 fbfc 	bl	800515a <HAL_NVIC_DisableIRQ>
	if(htim == adctim)
 8002962:	4b0b      	ldr	r3, [pc, #44]	; (8002990 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	429a      	cmp	r2, r3
 800296a:	d102      	bne.n	8002972 <HAL_TIM_PeriodElapsedCallback+0x1e>
	{
		general_task_timer_interrupt(&task);
 800296c:	4809      	ldr	r0, [pc, #36]	; (8002994 <HAL_TIM_PeriodElapsedCallback+0x40>)
 800296e:	f7ff fb50 	bl	8002012 <general_task_timer_interrupt>
	}
	HAL_NVIC_EnableIRQ(USR_ADC_TIM_IRQn);
 8002972:	2036      	movs	r0, #54	; 0x36
 8002974:	f002 fbe3 	bl	800513e <HAL_NVIC_EnableIRQ>

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a06      	ldr	r2, [pc, #24]	; (8002998 <HAL_TIM_PeriodElapsedCallback+0x44>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d101      	bne.n	8002986 <HAL_TIM_PeriodElapsedCallback+0x32>
    HAL_IncTick();
 8002982:	f002 fa7d 	bl	8004e80 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002986:	bf00      	nop
 8002988:	3708      	adds	r7, #8
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
 800298e:	bf00      	nop
 8002990:	20000018 	.word	0x20000018
 8002994:	20000320 	.word	0x20000320
 8002998:	40010000 	.word	0x40010000

0800299c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800299c:	b480      	push	{r7}
 800299e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80029a0:	b672      	cpsid	i
}
 80029a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80029a4:	e7fe      	b.n	80029a4 <Error_Handler+0x8>
	...

080029a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029ae:	2300      	movs	r3, #0
 80029b0:	607b      	str	r3, [r7, #4]
 80029b2:	4b10      	ldr	r3, [pc, #64]	; (80029f4 <HAL_MspInit+0x4c>)
 80029b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029b6:	4a0f      	ldr	r2, [pc, #60]	; (80029f4 <HAL_MspInit+0x4c>)
 80029b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029bc:	6453      	str	r3, [r2, #68]	; 0x44
 80029be:	4b0d      	ldr	r3, [pc, #52]	; (80029f4 <HAL_MspInit+0x4c>)
 80029c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029c6:	607b      	str	r3, [r7, #4]
 80029c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80029ca:	2300      	movs	r3, #0
 80029cc:	603b      	str	r3, [r7, #0]
 80029ce:	4b09      	ldr	r3, [pc, #36]	; (80029f4 <HAL_MspInit+0x4c>)
 80029d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d2:	4a08      	ldr	r2, [pc, #32]	; (80029f4 <HAL_MspInit+0x4c>)
 80029d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029d8:	6413      	str	r3, [r2, #64]	; 0x40
 80029da:	4b06      	ldr	r3, [pc, #24]	; (80029f4 <HAL_MspInit+0x4c>)
 80029dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029e2:	603b      	str	r3, [r7, #0]
 80029e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029e6:	bf00      	nop
 80029e8:	370c      	adds	r7, #12
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr
 80029f2:	bf00      	nop
 80029f4:	40023800 	.word	0x40023800

080029f8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b08c      	sub	sp, #48	; 0x30
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a00:	f107 031c 	add.w	r3, r7, #28
 8002a04:	2200      	movs	r2, #0
 8002a06:	601a      	str	r2, [r3, #0]
 8002a08:	605a      	str	r2, [r3, #4]
 8002a0a:	609a      	str	r2, [r3, #8]
 8002a0c:	60da      	str	r2, [r3, #12]
 8002a0e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a42      	ldr	r2, [pc, #264]	; (8002b20 <HAL_I2C_MspInit+0x128>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d12c      	bne.n	8002a74 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	61bb      	str	r3, [r7, #24]
 8002a1e:	4b41      	ldr	r3, [pc, #260]	; (8002b24 <HAL_I2C_MspInit+0x12c>)
 8002a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a22:	4a40      	ldr	r2, [pc, #256]	; (8002b24 <HAL_I2C_MspInit+0x12c>)
 8002a24:	f043 0302 	orr.w	r3, r3, #2
 8002a28:	6313      	str	r3, [r2, #48]	; 0x30
 8002a2a:	4b3e      	ldr	r3, [pc, #248]	; (8002b24 <HAL_I2C_MspInit+0x12c>)
 8002a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a2e:	f003 0302 	and.w	r3, r3, #2
 8002a32:	61bb      	str	r3, [r7, #24]
 8002a34:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002a36:	23c0      	movs	r3, #192	; 0xc0
 8002a38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a3a:	2312      	movs	r3, #18
 8002a3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a42:	2303      	movs	r3, #3
 8002a44:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002a46:	2304      	movs	r3, #4
 8002a48:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a4a:	f107 031c 	add.w	r3, r7, #28
 8002a4e:	4619      	mov	r1, r3
 8002a50:	4835      	ldr	r0, [pc, #212]	; (8002b28 <HAL_I2C_MspInit+0x130>)
 8002a52:	f002 ff07 	bl	8005864 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002a56:	2300      	movs	r3, #0
 8002a58:	617b      	str	r3, [r7, #20]
 8002a5a:	4b32      	ldr	r3, [pc, #200]	; (8002b24 <HAL_I2C_MspInit+0x12c>)
 8002a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a5e:	4a31      	ldr	r2, [pc, #196]	; (8002b24 <HAL_I2C_MspInit+0x12c>)
 8002a60:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a64:	6413      	str	r3, [r2, #64]	; 0x40
 8002a66:	4b2f      	ldr	r3, [pc, #188]	; (8002b24 <HAL_I2C_MspInit+0x12c>)
 8002a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a6e:	617b      	str	r3, [r7, #20]
 8002a70:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002a72:	e050      	b.n	8002b16 <HAL_I2C_MspInit+0x11e>
  else if(hi2c->Instance==I2C3)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a2c      	ldr	r2, [pc, #176]	; (8002b2c <HAL_I2C_MspInit+0x134>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d14b      	bne.n	8002b16 <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a7e:	2300      	movs	r3, #0
 8002a80:	613b      	str	r3, [r7, #16]
 8002a82:	4b28      	ldr	r3, [pc, #160]	; (8002b24 <HAL_I2C_MspInit+0x12c>)
 8002a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a86:	4a27      	ldr	r2, [pc, #156]	; (8002b24 <HAL_I2C_MspInit+0x12c>)
 8002a88:	f043 0304 	orr.w	r3, r3, #4
 8002a8c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a8e:	4b25      	ldr	r3, [pc, #148]	; (8002b24 <HAL_I2C_MspInit+0x12c>)
 8002a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a92:	f003 0304 	and.w	r3, r3, #4
 8002a96:	613b      	str	r3, [r7, #16]
 8002a98:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	60fb      	str	r3, [r7, #12]
 8002a9e:	4b21      	ldr	r3, [pc, #132]	; (8002b24 <HAL_I2C_MspInit+0x12c>)
 8002aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aa2:	4a20      	ldr	r2, [pc, #128]	; (8002b24 <HAL_I2C_MspInit+0x12c>)
 8002aa4:	f043 0301 	orr.w	r3, r3, #1
 8002aa8:	6313      	str	r3, [r2, #48]	; 0x30
 8002aaa:	4b1e      	ldr	r3, [pc, #120]	; (8002b24 <HAL_I2C_MspInit+0x12c>)
 8002aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aae:	f003 0301 	and.w	r3, r3, #1
 8002ab2:	60fb      	str	r3, [r7, #12]
 8002ab4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002ab6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002aba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002abc:	2312      	movs	r3, #18
 8002abe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ac4:	2303      	movs	r3, #3
 8002ac6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002ac8:	2304      	movs	r3, #4
 8002aca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002acc:	f107 031c 	add.w	r3, r7, #28
 8002ad0:	4619      	mov	r1, r3
 8002ad2:	4817      	ldr	r0, [pc, #92]	; (8002b30 <HAL_I2C_MspInit+0x138>)
 8002ad4:	f002 fec6 	bl	8005864 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002ad8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002adc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ade:	2312      	movs	r3, #18
 8002ae0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ae6:	2303      	movs	r3, #3
 8002ae8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002aea:	2304      	movs	r3, #4
 8002aec:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002aee:	f107 031c 	add.w	r3, r7, #28
 8002af2:	4619      	mov	r1, r3
 8002af4:	480f      	ldr	r0, [pc, #60]	; (8002b34 <HAL_I2C_MspInit+0x13c>)
 8002af6:	f002 feb5 	bl	8005864 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002afa:	2300      	movs	r3, #0
 8002afc:	60bb      	str	r3, [r7, #8]
 8002afe:	4b09      	ldr	r3, [pc, #36]	; (8002b24 <HAL_I2C_MspInit+0x12c>)
 8002b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b02:	4a08      	ldr	r2, [pc, #32]	; (8002b24 <HAL_I2C_MspInit+0x12c>)
 8002b04:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002b08:	6413      	str	r3, [r2, #64]	; 0x40
 8002b0a:	4b06      	ldr	r3, [pc, #24]	; (8002b24 <HAL_I2C_MspInit+0x12c>)
 8002b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b0e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002b12:	60bb      	str	r3, [r7, #8]
 8002b14:	68bb      	ldr	r3, [r7, #8]
}
 8002b16:	bf00      	nop
 8002b18:	3730      	adds	r7, #48	; 0x30
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	40005400 	.word	0x40005400
 8002b24:	40023800 	.word	0x40023800
 8002b28:	40020400 	.word	0x40020400
 8002b2c:	40005c00 	.word	0x40005c00
 8002b30:	40020800 	.word	0x40020800
 8002b34:	40020000 	.word	0x40020000

08002b38 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b08e      	sub	sp, #56	; 0x38
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b44:	2200      	movs	r2, #0
 8002b46:	601a      	str	r2, [r3, #0]
 8002b48:	605a      	str	r2, [r3, #4]
 8002b4a:	609a      	str	r2, [r3, #8]
 8002b4c:	60da      	str	r2, [r3, #12]
 8002b4e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a4c      	ldr	r2, [pc, #304]	; (8002c88 <HAL_SPI_MspInit+0x150>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d12c      	bne.n	8002bb4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	623b      	str	r3, [r7, #32]
 8002b5e:	4b4b      	ldr	r3, [pc, #300]	; (8002c8c <HAL_SPI_MspInit+0x154>)
 8002b60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b62:	4a4a      	ldr	r2, [pc, #296]	; (8002c8c <HAL_SPI_MspInit+0x154>)
 8002b64:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002b68:	6453      	str	r3, [r2, #68]	; 0x44
 8002b6a:	4b48      	ldr	r3, [pc, #288]	; (8002c8c <HAL_SPI_MspInit+0x154>)
 8002b6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b6e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b72:	623b      	str	r3, [r7, #32]
 8002b74:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b76:	2300      	movs	r3, #0
 8002b78:	61fb      	str	r3, [r7, #28]
 8002b7a:	4b44      	ldr	r3, [pc, #272]	; (8002c8c <HAL_SPI_MspInit+0x154>)
 8002b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b7e:	4a43      	ldr	r2, [pc, #268]	; (8002c8c <HAL_SPI_MspInit+0x154>)
 8002b80:	f043 0301 	orr.w	r3, r3, #1
 8002b84:	6313      	str	r3, [r2, #48]	; 0x30
 8002b86:	4b41      	ldr	r3, [pc, #260]	; (8002c8c <HAL_SPI_MspInit+0x154>)
 8002b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b8a:	f003 0301 	and.w	r3, r3, #1
 8002b8e:	61fb      	str	r3, [r7, #28]
 8002b90:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002b92:	23e0      	movs	r3, #224	; 0xe0
 8002b94:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b96:	2302      	movs	r3, #2
 8002b98:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b9e:	2303      	movs	r3, #3
 8002ba0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002ba2:	2305      	movs	r3, #5
 8002ba4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ba6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002baa:	4619      	mov	r1, r3
 8002bac:	4838      	ldr	r0, [pc, #224]	; (8002c90 <HAL_SPI_MspInit+0x158>)
 8002bae:	f002 fe59 	bl	8005864 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002bb2:	e064      	b.n	8002c7e <HAL_SPI_MspInit+0x146>
  else if(hspi->Instance==SPI2)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a36      	ldr	r2, [pc, #216]	; (8002c94 <HAL_SPI_MspInit+0x15c>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d12d      	bne.n	8002c1a <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	61bb      	str	r3, [r7, #24]
 8002bc2:	4b32      	ldr	r3, [pc, #200]	; (8002c8c <HAL_SPI_MspInit+0x154>)
 8002bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc6:	4a31      	ldr	r2, [pc, #196]	; (8002c8c <HAL_SPI_MspInit+0x154>)
 8002bc8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bcc:	6413      	str	r3, [r2, #64]	; 0x40
 8002bce:	4b2f      	ldr	r3, [pc, #188]	; (8002c8c <HAL_SPI_MspInit+0x154>)
 8002bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002bd6:	61bb      	str	r3, [r7, #24]
 8002bd8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bda:	2300      	movs	r3, #0
 8002bdc:	617b      	str	r3, [r7, #20]
 8002bde:	4b2b      	ldr	r3, [pc, #172]	; (8002c8c <HAL_SPI_MspInit+0x154>)
 8002be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002be2:	4a2a      	ldr	r2, [pc, #168]	; (8002c8c <HAL_SPI_MspInit+0x154>)
 8002be4:	f043 0302 	orr.w	r3, r3, #2
 8002be8:	6313      	str	r3, [r2, #48]	; 0x30
 8002bea:	4b28      	ldr	r3, [pc, #160]	; (8002c8c <HAL_SPI_MspInit+0x154>)
 8002bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bee:	f003 0302 	and.w	r3, r3, #2
 8002bf2:	617b      	str	r3, [r7, #20]
 8002bf4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002bf6:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002bfa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bfc:	2302      	movs	r3, #2
 8002bfe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c00:	2300      	movs	r3, #0
 8002c02:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c04:	2303      	movs	r3, #3
 8002c06:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002c08:	2305      	movs	r3, #5
 8002c0a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c10:	4619      	mov	r1, r3
 8002c12:	4821      	ldr	r0, [pc, #132]	; (8002c98 <HAL_SPI_MspInit+0x160>)
 8002c14:	f002 fe26 	bl	8005864 <HAL_GPIO_Init>
}
 8002c18:	e031      	b.n	8002c7e <HAL_SPI_MspInit+0x146>
  else if(hspi->Instance==SPI3)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a1f      	ldr	r2, [pc, #124]	; (8002c9c <HAL_SPI_MspInit+0x164>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d12c      	bne.n	8002c7e <HAL_SPI_MspInit+0x146>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002c24:	2300      	movs	r3, #0
 8002c26:	613b      	str	r3, [r7, #16]
 8002c28:	4b18      	ldr	r3, [pc, #96]	; (8002c8c <HAL_SPI_MspInit+0x154>)
 8002c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2c:	4a17      	ldr	r2, [pc, #92]	; (8002c8c <HAL_SPI_MspInit+0x154>)
 8002c2e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002c32:	6413      	str	r3, [r2, #64]	; 0x40
 8002c34:	4b15      	ldr	r3, [pc, #84]	; (8002c8c <HAL_SPI_MspInit+0x154>)
 8002c36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c38:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c3c:	613b      	str	r3, [r7, #16]
 8002c3e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c40:	2300      	movs	r3, #0
 8002c42:	60fb      	str	r3, [r7, #12]
 8002c44:	4b11      	ldr	r3, [pc, #68]	; (8002c8c <HAL_SPI_MspInit+0x154>)
 8002c46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c48:	4a10      	ldr	r2, [pc, #64]	; (8002c8c <HAL_SPI_MspInit+0x154>)
 8002c4a:	f043 0304 	orr.w	r3, r3, #4
 8002c4e:	6313      	str	r3, [r2, #48]	; 0x30
 8002c50:	4b0e      	ldr	r3, [pc, #56]	; (8002c8c <HAL_SPI_MspInit+0x154>)
 8002c52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c54:	f003 0304 	and.w	r3, r3, #4
 8002c58:	60fb      	str	r3, [r7, #12]
 8002c5a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002c5c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002c60:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c62:	2302      	movs	r3, #2
 8002c64:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c66:	2300      	movs	r3, #0
 8002c68:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c6a:	2303      	movs	r3, #3
 8002c6c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002c6e:	2306      	movs	r3, #6
 8002c70:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c76:	4619      	mov	r1, r3
 8002c78:	4809      	ldr	r0, [pc, #36]	; (8002ca0 <HAL_SPI_MspInit+0x168>)
 8002c7a:	f002 fdf3 	bl	8005864 <HAL_GPIO_Init>
}
 8002c7e:	bf00      	nop
 8002c80:	3738      	adds	r7, #56	; 0x38
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	40013000 	.word	0x40013000
 8002c8c:	40023800 	.word	0x40023800
 8002c90:	40020000 	.word	0x40020000
 8002c94:	40003800 	.word	0x40003800
 8002c98:	40020400 	.word	0x40020400
 8002c9c:	40003c00 	.word	0x40003c00
 8002ca0:	40020800 	.word	0x40020800

08002ca4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b084      	sub	sp, #16
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a0e      	ldr	r2, [pc, #56]	; (8002cec <HAL_TIM_Base_MspInit+0x48>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d115      	bne.n	8002ce2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	60fb      	str	r3, [r7, #12]
 8002cba:	4b0d      	ldr	r3, [pc, #52]	; (8002cf0 <HAL_TIM_Base_MspInit+0x4c>)
 8002cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cbe:	4a0c      	ldr	r2, [pc, #48]	; (8002cf0 <HAL_TIM_Base_MspInit+0x4c>)
 8002cc0:	f043 0310 	orr.w	r3, r3, #16
 8002cc4:	6413      	str	r3, [r2, #64]	; 0x40
 8002cc6:	4b0a      	ldr	r3, [pc, #40]	; (8002cf0 <HAL_TIM_Base_MspInit+0x4c>)
 8002cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cca:	f003 0310 	and.w	r3, r3, #16
 8002cce:	60fb      	str	r3, [r7, #12]
 8002cd0:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	2100      	movs	r1, #0
 8002cd6:	2036      	movs	r0, #54	; 0x36
 8002cd8:	f002 fa15 	bl	8005106 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002cdc:	2036      	movs	r0, #54	; 0x36
 8002cde:	f002 fa2e 	bl	800513e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8002ce2:	bf00      	nop
 8002ce4:	3710      	adds	r7, #16
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	bf00      	nop
 8002cec:	40001000 	.word	0x40001000
 8002cf0:	40023800 	.word	0x40023800

08002cf4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b08a      	sub	sp, #40	; 0x28
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cfc:	f107 0314 	add.w	r3, r7, #20
 8002d00:	2200      	movs	r2, #0
 8002d02:	601a      	str	r2, [r3, #0]
 8002d04:	605a      	str	r2, [r3, #4]
 8002d06:	609a      	str	r2, [r3, #8]
 8002d08:	60da      	str	r2, [r3, #12]
 8002d0a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a1d      	ldr	r2, [pc, #116]	; (8002d88 <HAL_UART_MspInit+0x94>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d134      	bne.n	8002d80 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002d16:	2300      	movs	r3, #0
 8002d18:	613b      	str	r3, [r7, #16]
 8002d1a:	4b1c      	ldr	r3, [pc, #112]	; (8002d8c <HAL_UART_MspInit+0x98>)
 8002d1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d1e:	4a1b      	ldr	r2, [pc, #108]	; (8002d8c <HAL_UART_MspInit+0x98>)
 8002d20:	f043 0310 	orr.w	r3, r3, #16
 8002d24:	6453      	str	r3, [r2, #68]	; 0x44
 8002d26:	4b19      	ldr	r3, [pc, #100]	; (8002d8c <HAL_UART_MspInit+0x98>)
 8002d28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d2a:	f003 0310 	and.w	r3, r3, #16
 8002d2e:	613b      	str	r3, [r7, #16]
 8002d30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d32:	2300      	movs	r3, #0
 8002d34:	60fb      	str	r3, [r7, #12]
 8002d36:	4b15      	ldr	r3, [pc, #84]	; (8002d8c <HAL_UART_MspInit+0x98>)
 8002d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d3a:	4a14      	ldr	r2, [pc, #80]	; (8002d8c <HAL_UART_MspInit+0x98>)
 8002d3c:	f043 0301 	orr.w	r3, r3, #1
 8002d40:	6313      	str	r3, [r2, #48]	; 0x30
 8002d42:	4b12      	ldr	r3, [pc, #72]	; (8002d8c <HAL_UART_MspInit+0x98>)
 8002d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d46:	f003 0301 	and.w	r3, r3, #1
 8002d4a:	60fb      	str	r3, [r7, #12]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002d4e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002d52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d54:	2302      	movs	r3, #2
 8002d56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d5c:	2303      	movs	r3, #3
 8002d5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002d60:	2307      	movs	r3, #7
 8002d62:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d64:	f107 0314 	add.w	r3, r7, #20
 8002d68:	4619      	mov	r1, r3
 8002d6a:	4809      	ldr	r0, [pc, #36]	; (8002d90 <HAL_UART_MspInit+0x9c>)
 8002d6c:	f002 fd7a 	bl	8005864 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002d70:	2200      	movs	r2, #0
 8002d72:	2100      	movs	r1, #0
 8002d74:	2025      	movs	r0, #37	; 0x25
 8002d76:	f002 f9c6 	bl	8005106 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002d7a:	2025      	movs	r0, #37	; 0x25
 8002d7c:	f002 f9df 	bl	800513e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002d80:	bf00      	nop
 8002d82:	3728      	adds	r7, #40	; 0x28
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}
 8002d88:	40011000 	.word	0x40011000
 8002d8c:	40023800 	.word	0x40023800
 8002d90:	40020000 	.word	0x40020000

08002d94 <SDTimer_Handler>:
/* USER CODE BEGIN 0 */
volatile uint8_t FatFsCnt = 0;
volatile uint8_t Timer1, Timer2;

void SDTimer_Handler(void)
{
 8002d94:	b480      	push	{r7}
 8002d96:	af00      	add	r7, sp, #0
	if(Timer1 > 0)
 8002d98:	4b0e      	ldr	r3, [pc, #56]	; (8002dd4 <SDTimer_Handler+0x40>)
 8002d9a:	781b      	ldrb	r3, [r3, #0]
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d006      	beq.n	8002db0 <SDTimer_Handler+0x1c>
		Timer1--;
 8002da2:	4b0c      	ldr	r3, [pc, #48]	; (8002dd4 <SDTimer_Handler+0x40>)
 8002da4:	781b      	ldrb	r3, [r3, #0]
 8002da6:	b2db      	uxtb	r3, r3
 8002da8:	3b01      	subs	r3, #1
 8002daa:	b2da      	uxtb	r2, r3
 8002dac:	4b09      	ldr	r3, [pc, #36]	; (8002dd4 <SDTimer_Handler+0x40>)
 8002dae:	701a      	strb	r2, [r3, #0]
	if(Timer2 > 0)
 8002db0:	4b09      	ldr	r3, [pc, #36]	; (8002dd8 <SDTimer_Handler+0x44>)
 8002db2:	781b      	ldrb	r3, [r3, #0]
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d006      	beq.n	8002dc8 <SDTimer_Handler+0x34>
		Timer2--;
 8002dba:	4b07      	ldr	r3, [pc, #28]	; (8002dd8 <SDTimer_Handler+0x44>)
 8002dbc:	781b      	ldrb	r3, [r3, #0]
 8002dbe:	b2db      	uxtb	r3, r3
 8002dc0:	3b01      	subs	r3, #1
 8002dc2:	b2da      	uxtb	r2, r3
 8002dc4:	4b04      	ldr	r3, [pc, #16]	; (8002dd8 <SDTimer_Handler+0x44>)
 8002dc6:	701a      	strb	r2, [r3, #0]
}
 8002dc8:	bf00      	nop
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr
 8002dd2:	bf00      	nop
 8002dd4:	200005f9 	.word	0x200005f9
 8002dd8:	200005fa 	.word	0x200005fa

08002ddc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002de0:	e7fe      	b.n	8002de0 <NMI_Handler+0x4>

08002de2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002de2:	b480      	push	{r7}
 8002de4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002de6:	e7fe      	b.n	8002de6 <HardFault_Handler+0x4>

08002de8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002de8:	b480      	push	{r7}
 8002dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002dec:	e7fe      	b.n	8002dec <MemManage_Handler+0x4>

08002dee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002dee:	b480      	push	{r7}
 8002df0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002df2:	e7fe      	b.n	8002df2 <BusFault_Handler+0x4>

08002df4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002df4:	b480      	push	{r7}
 8002df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002df8:	e7fe      	b.n	8002df8 <UsageFault_Handler+0x4>

08002dfa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002dfa:	b480      	push	{r7}
 8002dfc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002dfe:	bf00      	nop
 8002e00:	46bd      	mov	sp, r7
 8002e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e06:	4770      	bx	lr

08002e08 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e0c:	bf00      	nop
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr

08002e16 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e16:	b480      	push	{r7}
 8002e18:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e1a:	bf00      	nop
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e22:	4770      	bx	lr

08002e24 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	FatFsCnt++;
 8002e28:	4b0a      	ldr	r3, [pc, #40]	; (8002e54 <SysTick_Handler+0x30>)
 8002e2a:	781b      	ldrb	r3, [r3, #0]
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	3301      	adds	r3, #1
 8002e30:	b2da      	uxtb	r2, r3
 8002e32:	4b08      	ldr	r3, [pc, #32]	; (8002e54 <SysTick_Handler+0x30>)
 8002e34:	701a      	strb	r2, [r3, #0]
	if(FatFsCnt >= 10)
 8002e36:	4b07      	ldr	r3, [pc, #28]	; (8002e54 <SysTick_Handler+0x30>)
 8002e38:	781b      	ldrb	r3, [r3, #0]
 8002e3a:	b2db      	uxtb	r3, r3
 8002e3c:	2b09      	cmp	r3, #9
 8002e3e:	d904      	bls.n	8002e4a <SysTick_Handler+0x26>
	{
		FatFsCnt = 0;
 8002e40:	4b04      	ldr	r3, [pc, #16]	; (8002e54 <SysTick_Handler+0x30>)
 8002e42:	2200      	movs	r2, #0
 8002e44:	701a      	strb	r2, [r3, #0]
		SDTimer_Handler();
 8002e46:	f7ff ffa5 	bl	8002d94 <SDTimer_Handler>
	}

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e4a:	f002 f819 	bl	8004e80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e4e:	bf00      	nop
 8002e50:	bd80      	pop	{r7, pc}
 8002e52:	bf00      	nop
 8002e54:	200005f8 	.word	0x200005f8

08002e58 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002e5c:	4802      	ldr	r0, [pc, #8]	; (8002e68 <USART1_IRQHandler+0x10>)
 8002e5e:	f004 fe63 	bl	8007b28 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002e62:	bf00      	nop
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	200002d8 	.word	0x200002d8

08002e6c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002e70:	4802      	ldr	r0, [pc, #8]	; (8002e7c <TIM6_DAC_IRQHandler+0x10>)
 8002e72:	f004 fb05 	bl	8007480 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002e76:	bf00      	nop
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop
 8002e7c:	20000290 	.word	0x20000290

08002e80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b086      	sub	sp, #24
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e88:	4a14      	ldr	r2, [pc, #80]	; (8002edc <_sbrk+0x5c>)
 8002e8a:	4b15      	ldr	r3, [pc, #84]	; (8002ee0 <_sbrk+0x60>)
 8002e8c:	1ad3      	subs	r3, r2, r3
 8002e8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e94:	4b13      	ldr	r3, [pc, #76]	; (8002ee4 <_sbrk+0x64>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d102      	bne.n	8002ea2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e9c:	4b11      	ldr	r3, [pc, #68]	; (8002ee4 <_sbrk+0x64>)
 8002e9e:	4a12      	ldr	r2, [pc, #72]	; (8002ee8 <_sbrk+0x68>)
 8002ea0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ea2:	4b10      	ldr	r3, [pc, #64]	; (8002ee4 <_sbrk+0x64>)
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	4413      	add	r3, r2
 8002eaa:	693a      	ldr	r2, [r7, #16]
 8002eac:	429a      	cmp	r2, r3
 8002eae:	d207      	bcs.n	8002ec0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002eb0:	f005 fe5c 	bl	8008b6c <__errno>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	220c      	movs	r2, #12
 8002eb8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002eba:	f04f 33ff 	mov.w	r3, #4294967295
 8002ebe:	e009      	b.n	8002ed4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ec0:	4b08      	ldr	r3, [pc, #32]	; (8002ee4 <_sbrk+0x64>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ec6:	4b07      	ldr	r3, [pc, #28]	; (8002ee4 <_sbrk+0x64>)
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	4413      	add	r3, r2
 8002ece:	4a05      	ldr	r2, [pc, #20]	; (8002ee4 <_sbrk+0x64>)
 8002ed0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	3718      	adds	r7, #24
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}
 8002edc:	20020000 	.word	0x20020000
 8002ee0:	00000400 	.word	0x00000400
 8002ee4:	200005fc 	.word	0x200005fc
 8002ee8:	200007a8 	.word	0x200007a8

08002eec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002eec:	b480      	push	{r7}
 8002eee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002ef0:	4b06      	ldr	r3, [pc, #24]	; (8002f0c <SystemInit+0x20>)
 8002ef2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ef6:	4a05      	ldr	r2, [pc, #20]	; (8002f0c <SystemInit+0x20>)
 8002ef8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002efc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f00:	bf00      	nop
 8002f02:	46bd      	mov	sp, r7
 8002f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f08:	4770      	bx	lr
 8002f0a:	bf00      	nop
 8002f0c:	e000ed00 	.word	0xe000ed00

08002f10 <pressure_sensor_init>:
#include <math.h>

#include "pressure_sensor.h"

int pressure_sensor_init(pressure_sensor_t* self, int pressureOffsetkPa, double kPaPerV, adc_t* adc)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b086      	sub	sp, #24
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6178      	str	r0, [r7, #20]
 8002f18:	6139      	str	r1, [r7, #16]
 8002f1a:	ed87 0b02 	vstr	d0, [r7, #8]
 8002f1e:	607a      	str	r2, [r7, #4]
	memset(self, 0, sizeof(*self));
 8002f20:	2218      	movs	r2, #24
 8002f22:	2100      	movs	r1, #0
 8002f24:	6978      	ldr	r0, [r7, #20]
 8002f26:	f005 fe09 	bl	8008b3c <memset>
	self->pressureOffsetkPa = pressureOffsetkPa;
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	693a      	ldr	r2, [r7, #16]
 8002f2e:	601a      	str	r2, [r3, #0]
	self->kPaPerV = kPaPerV;
 8002f30:	6979      	ldr	r1, [r7, #20]
 8002f32:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002f36:	e9c1 2302 	strd	r2, r3, [r1, #8]
	self->adc = adc;
 8002f3a:	697b      	ldr	r3, [r7, #20]
 8002f3c:	687a      	ldr	r2, [r7, #4]
 8002f3e:	611a      	str	r2, [r3, #16]
	return 0;
 8002f40:	2300      	movs	r3, #0
}
 8002f42:	4618      	mov	r0, r3
 8002f44:	3718      	adds	r7, #24
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}

08002f4a <pressure_sensor_get_kPa>:

int pressure_sensor_get_kPa(pressure_sensor_t* self)
{
 8002f4a:	b5b0      	push	{r4, r5, r7, lr}
 8002f4c:	b082      	sub	sp, #8
 8002f4e:	af00      	add	r7, sp, #0
 8002f50:	6078      	str	r0, [r7, #4]
	return (int)round((adc_get_vout(self->adc) * self->kPaPerV) + self->pressureOffsetkPa);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	691b      	ldr	r3, [r3, #16]
 8002f56:	4618      	mov	r0, r3
 8002f58:	f7fd ff92 	bl	8000e80 <adc_get_vout>
 8002f5c:	ec51 0b10 	vmov	r0, r1, d0
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002f66:	f7fd faeb 	bl	8000540 <__aeabi_dmul>
 8002f6a:	4602      	mov	r2, r0
 8002f6c:	460b      	mov	r3, r1
 8002f6e:	4614      	mov	r4, r2
 8002f70:	461d      	mov	r5, r3
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4618      	mov	r0, r3
 8002f78:	f7fd fa78 	bl	800046c <__aeabi_i2d>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	460b      	mov	r3, r1
 8002f80:	4620      	mov	r0, r4
 8002f82:	4629      	mov	r1, r5
 8002f84:	f7fd f926 	bl	80001d4 <__adddf3>
 8002f88:	4602      	mov	r2, r0
 8002f8a:	460b      	mov	r3, r1
 8002f8c:	ec43 2b17 	vmov	d7, r2, r3
 8002f90:	eeb0 0a47 	vmov.f32	s0, s14
 8002f94:	eef0 0a67 	vmov.f32	s1, s15
 8002f98:	f005 fe9e 	bl	8008cd8 <round>
 8002f9c:	ec53 2b10 	vmov	r2, r3, d0
 8002fa0:	4610      	mov	r0, r2
 8002fa2:	4619      	mov	r1, r3
 8002fa4:	f7fd fd7c 	bl	8000aa0 <__aeabi_d2iz>
 8002fa8:	4603      	mov	r3, r0
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	3708      	adds	r7, #8
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002fb4 <rx_message_run_command>:
#include <stdlib.h>

extern general_task_t task;

void rx_message_run_command(char* msg)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b084      	sub	sp, #16
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
	int32_t code = 0, param = 0;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	60fb      	str	r3, [r7, #12]
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	60bb      	str	r3, [r7, #8]
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
	memcpy(&code, msg, sizeof(code));
 8002fc8:	60fb      	str	r3, [r7, #12]
	memcpy(&param, msg + 4, sizeof(param));
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	3304      	adds	r3, #4
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	60bb      	str	r3, [r7, #8]

	switch(code)
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	2b05      	cmp	r3, #5
 8002fd6:	d842      	bhi.n	800305e <rx_message_run_command+0xaa>
 8002fd8:	a201      	add	r2, pc, #4	; (adr r2, 8002fe0 <rx_message_run_command+0x2c>)
 8002fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fde:	bf00      	nop
 8002fe0:	08003059 	.word	0x08003059
 8002fe4:	08002ff9 	.word	0x08002ff9
 8002fe8:	08003017 	.word	0x08003017
 8002fec:	08003029 	.word	0x08003029
 8002ff0:	08003031 	.word	0x08003031
 8002ff4:	08003043 	.word	0x08003043
	{
	case COMM_EMPTY:
		break;
	case COMM_SET_HV:
		// [param] = HV in Volts
		hv_set_abs_output_voltage_V(&task.hv_system, (double)abs(param));
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	bfb8      	it	lt
 8002ffe:	425b      	neglt	r3, r3
 8003000:	4618      	mov	r0, r3
 8003002:	f7fd fa33 	bl	800046c <__aeabi_i2d>
 8003006:	4602      	mov	r2, r0
 8003008:	460b      	mov	r3, r1
 800300a:	ec43 2b10 	vmov	d0, r2, r3
 800300e:	4816      	ldr	r0, [pc, #88]	; (8003068 <rx_message_run_command+0xb4>)
 8003010:	f7ff f906 	bl	8002220 <hv_set_abs_output_voltage_V>
		break;
 8003014:	e023      	b.n	800305e <rx_message_run_command+0xaa>
	case COMM_START_MEAS:
		if(param >= 0) // [param] = seconds
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	2b00      	cmp	r3, #0
 800301a:	db1f      	blt.n	800305c <rx_message_run_command+0xa8>
		{
			adc_monitor_start_measurement(&task.adcDRMonitor, param);
 800301c:	68bb      	ldr	r3, [r7, #8]
 800301e:	4619      	mov	r1, r3
 8003020:	4812      	ldr	r0, [pc, #72]	; (800306c <rx_message_run_command+0xb8>)
 8003022:	f7fe fa5d 	bl	80014e0 <adc_monitor_start_measurement>
		}
		break;
 8003026:	e019      	b.n	800305c <rx_message_run_command+0xa8>
	case COMM_RESET_MEAS:
		adc_monitor_reset_measurement(&task.adcDRMonitor);
 8003028:	4810      	ldr	r0, [pc, #64]	; (800306c <rx_message_run_command+0xb8>)
 800302a:	f7fe fa7b 	bl	8001524 <adc_monitor_reset_measurement>
		break;
 800302e:	e016      	b.n	800305e <rx_message_run_command+0xaa>
	case COMM_SET_MEAS_RANGE:
		if(!param) // [param] = 0 - broad range, 1 - narrow range
 8003030:	68bb      	ldr	r3, [r7, #8]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d102      	bne.n	800303c <rx_message_run_command+0x88>
		{
			select_broad_adc_dose_range();
 8003036:	f7fe fac7 	bl	80015c8 <select_broad_adc_dose_range>
		}
		else
		{
			select_narrow_adc_dose_range();
		}
		break;
 800303a:	e010      	b.n	800305e <rx_message_run_command+0xaa>
			select_narrow_adc_dose_range();
 800303c:	f7fe fada 	bl	80015f4 <select_narrow_adc_dose_range>
		break;
 8003040:	e00d      	b.n	800305e <rx_message_run_command+0xaa>
	case COMM_SWITCH_HV:
		if(!param) // [param] = 0 - positive HV source, 1 - negative HV source
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d103      	bne.n	8003050 <rx_message_run_command+0x9c>
		{
			hv_select_positive_source(&task.hv_system);
 8003048:	4807      	ldr	r0, [pc, #28]	; (8003068 <rx_message_run_command+0xb4>)
 800304a:	f7ff f8c6 	bl	80021da <hv_select_positive_source>
		else
		{
			hv_select_negative_source(&task.hv_system);
		}
		// gpio toggle
		break;
 800304e:	e006      	b.n	800305e <rx_message_run_command+0xaa>
			hv_select_negative_source(&task.hv_system);
 8003050:	4805      	ldr	r0, [pc, #20]	; (8003068 <rx_message_run_command+0xb4>)
 8003052:	f7ff f8b1 	bl	80021b8 <hv_select_negative_source>
		break;
 8003056:	e002      	b.n	800305e <rx_message_run_command+0xaa>
		break;
 8003058:	bf00      	nop
 800305a:	e000      	b.n	800305e <rx_message_run_command+0xaa>
		break;
 800305c:	bf00      	nop
	}
}
 800305e:	bf00      	nop
 8003060:	3710      	adds	r7, #16
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	20000588 	.word	0x20000588
 800306c:	200004f4 	.word	0x200004f4

08003070 <tcp_input_stream_init>:
static int tcp_input_stream_listen_socket(tcp_input_stream_t *self);
static int tcp_input_stream_receive(tcp_input_stream_t *self);
static int tcp_input_stream_reboot_ethernet(tcp_input_stream_t *self, int sockOpen);

int tcp_input_stream_init(tcp_input_stream_t *self, tcp_input_stream_init_data_t tcpInit)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b084      	sub	sp, #16
 8003074:	af00      	add	r7, sp, #0
 8003076:	60f8      	str	r0, [r7, #12]
 8003078:	4638      	mov	r0, r7
 800307a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	memset(self, 0, sizeof(*self));
 800307e:	223c      	movs	r2, #60	; 0x3c
 8003080:	2100      	movs	r1, #0
 8003082:	68f8      	ldr	r0, [r7, #12]
 8003084:	f005 fd5a 	bl	8008b3c <memset>
	memset(self->msg, 0, INPUT_MESSAGE_SIZE);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	3301      	adds	r3, #1
 800308c:	2208      	movs	r2, #8
 800308e:	2100      	movs	r1, #0
 8003090:	4618      	mov	r0, r3
 8003092:	f005 fd53 	bl	8008b3c <memset>
	memset(self->msgTemp, 0, INPUT_MESSAGE_SIZE);
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	3309      	adds	r3, #9
 800309a:	2208      	movs	r2, #8
 800309c:	2100      	movs	r1, #0
 800309e:	4618      	mov	r0, r3
 80030a0:	f005 fd4c 	bl	8008b3c <memset>
	memset(self->buff, 0, INPUT_MESSAGE_BUFFER_SIZE);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	3311      	adds	r3, #17
 80030a8:	2208      	movs	r2, #8
 80030aa:	2100      	movs	r1, #0
 80030ac:	4618      	mov	r0, r3
 80030ae:	f005 fd45 	bl	8008b3c <memset>
	self->stat = 0;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	2200      	movs	r2, #0
 80030b6:	701a      	strb	r2, [r3, #0]
	self->initData = tcpInit;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	3328      	adds	r3, #40	; 0x28
 80030bc:	463a      	mov	r2, r7
 80030be:	ca07      	ldmia	r2, {r0, r1, r2}
 80030c0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	self->currentBuffIndex = 0;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	2200      	movs	r2, #0
 80030c8:	61da      	str	r2, [r3, #28]
	self->bytesReceived = 0;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2200      	movs	r2, #0
 80030ce:	621a      	str	r2, [r3, #32]
	self->msgSize = 0;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2200      	movs	r2, #0
 80030d4:	849a      	strh	r2, [r3, #36]	; 0x24
	self->handlerEnabled = 0;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2200      	movs	r2, #0
 80030da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	self->isConnected = 0;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	2200      	movs	r2, #0
 80030e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	self->w5500RebootCounter = self->initData.w5500RebootCounterMax;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	639a      	str	r2, [r3, #56]	; 0x38

	//self->state = INPUT_SOCK_INIT;
	return 0;
 80030ee:	2300      	movs	r3, #0
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	3710      	adds	r7, #16
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}

080030f8 <tcp_input_stream_routine>:
{
	return INPUT_MESSAGE_SIZE; //size
}

int tcp_input_stream_routine(tcp_input_stream_t *self)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b084      	sub	sp, #16
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
	// new state mashine
	int received = -1;
 8003100:	f04f 33ff 	mov.w	r3, #4294967295
 8003104:	60fb      	str	r3, [r7, #12]
	int open = 0;
 8003106:	2300      	movs	r3, #0
 8003108:	60bb      	str	r3, [r7, #8]
	self->isConnected = 0;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2200      	movs	r2, #0
 800310e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	switch(getSn_SR(self->initData.sn))
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003118:	009b      	lsls	r3, r3, #2
 800311a:	3301      	adds	r3, #1
 800311c:	00db      	lsls	r3, r3, #3
 800311e:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8003122:	4618      	mov	r0, r3
 8003124:	f000 ffe2 	bl	80040ec <WIZCHIP_READ>
 8003128:	4603      	mov	r3, r0
 800312a:	2b1c      	cmp	r3, #28
 800312c:	d861      	bhi.n	80031f2 <tcp_input_stream_routine+0xfa>
 800312e:	a201      	add	r2, pc, #4	; (adr r2, 8003134 <tcp_input_stream_routine+0x3c>)
 8003130:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003134:	080031a9 	.word	0x080031a9
 8003138:	080031f3 	.word	0x080031f3
 800313c:	080031f3 	.word	0x080031f3
 8003140:	080031f3 	.word	0x080031f3
 8003144:	080031f3 	.word	0x080031f3
 8003148:	080031f3 	.word	0x080031f3
 800314c:	080031f3 	.word	0x080031f3
 8003150:	080031f3 	.word	0x080031f3
 8003154:	080031f3 	.word	0x080031f3
 8003158:	080031f3 	.word	0x080031f3
 800315c:	080031f3 	.word	0x080031f3
 8003160:	080031f3 	.word	0x080031f3
 8003164:	080031f3 	.word	0x080031f3
 8003168:	080031f3 	.word	0x080031f3
 800316c:	080031f3 	.word	0x080031f3
 8003170:	080031f3 	.word	0x080031f3
 8003174:	080031f3 	.word	0x080031f3
 8003178:	080031f3 	.word	0x080031f3
 800317c:	080031f3 	.word	0x080031f3
 8003180:	080031bb 	.word	0x080031bb
 8003184:	080031f3 	.word	0x080031f3
 8003188:	080031f3 	.word	0x080031f3
 800318c:	080031eb 	.word	0x080031eb
 8003190:	080031c3 	.word	0x080031c3
 8003194:	080031f3 	.word	0x080031f3
 8003198:	080031f3 	.word	0x080031f3
 800319c:	080031f3 	.word	0x080031f3
 80031a0:	080031f3 	.word	0x080031f3
 80031a4:	080031e3 	.word	0x080031e3
	{
	case SOCK_CLOSED:
		open = tcp_input_stream_open_socket(self);
 80031a8:	6878      	ldr	r0, [r7, #4]
 80031aa:	f000 f835 	bl	8003218 <tcp_input_stream_open_socket>
 80031ae:	60b8      	str	r0, [r7, #8]
		tcp_input_stream_reboot_ethernet(self, open);
 80031b0:	68b9      	ldr	r1, [r7, #8]
 80031b2:	6878      	ldr	r0, [r7, #4]
 80031b4:	f000 f8d4 	bl	8003360 <tcp_input_stream_reboot_ethernet>
		break;
 80031b8:	e01b      	b.n	80031f2 <tcp_input_stream_routine+0xfa>
	case SOCK_INIT:
		tcp_input_stream_listen_socket(self);
 80031ba:	6878      	ldr	r0, [r7, #4]
 80031bc:	f000 f844 	bl	8003248 <tcp_input_stream_listen_socket>
		break;
 80031c0:	e017      	b.n	80031f2 <tcp_input_stream_routine+0xfa>
	case SOCK_ESTABLISHED:
		received = tcp_input_stream_receive(self);
 80031c2:	6878      	ldr	r0, [r7, #4]
 80031c4:	f000 f853 	bl	800326e <tcp_input_stream_receive>
 80031c8:	60f8      	str	r0, [r7, #12]
		if(received < 0)
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	da03      	bge.n	80031d8 <tcp_input_stream_routine+0xe0>
		{
			tcp_input_stream_close_socket(self);
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f000 f8b0 	bl	8003336 <tcp_input_stream_close_socket>
		}
		else
		{
			self->isConnected = 1;
		}
		break;
 80031d6:	e00c      	b.n	80031f2 <tcp_input_stream_routine+0xfa>
			self->isConnected = 1;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2201      	movs	r2, #1
 80031dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
		break;
 80031e0:	e007      	b.n	80031f2 <tcp_input_stream_routine+0xfa>
	// new!
	case SOCK_CLOSE_WAIT:
		tcp_input_stream_close_socket(self);
 80031e2:	6878      	ldr	r0, [r7, #4]
 80031e4:	f000 f8a7 	bl	8003336 <tcp_input_stream_close_socket>
		break;
 80031e8:	e003      	b.n	80031f2 <tcp_input_stream_routine+0xfa>
	case SOCK_SYNRECV:
		tcp_input_stream_close_socket(self);
 80031ea:	6878      	ldr	r0, [r7, #4]
 80031ec:	f000 f8a3 	bl	8003336 <tcp_input_stream_close_socket>
		break;
 80031f0:	bf00      	nop


	}
	return 0;
 80031f2:	2300      	movs	r3, #0
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	3710      	adds	r7, #16
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd80      	pop	{r7, pc}

080031fc <tcp_input_stream_enable_handler>:


void tcp_input_stream_enable_handler(tcp_input_stream_t *self)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b083      	sub	sp, #12
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
	self->handlerEnabled = 1;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2201      	movs	r2, #1
 8003208:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
}
 800320c:	bf00      	nop
 800320e:	370c      	adds	r7, #12
 8003210:	46bd      	mov	sp, r7
 8003212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003216:	4770      	bx	lr

08003218 <tcp_input_stream_open_socket>:
{
	return self->isConnected;
}

static int tcp_input_stream_open_socket(tcp_input_stream_t *self)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
	self->stat = socket(self->initData.sn, Sn_MR_TCP, self->initData.port, self->initData.flag);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	f893 0028 	ldrb.w	r0, [r3, #40]	; 0x28
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8003230:	2101      	movs	r1, #1
 8003232:	f000 fb59 	bl	80038e8 <socket>
 8003236:	4603      	mov	r3, r0
 8003238:	b2da      	uxtb	r2, r3
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	701a      	strb	r2, [r3, #0]
	return 0;
 800323e:	2300      	movs	r3, #0
}
 8003240:	4618      	mov	r0, r3
 8003242:	3708      	adds	r7, #8
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}

08003248 <tcp_input_stream_listen_socket>:

static int tcp_input_stream_listen_socket(tcp_input_stream_t *self)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b082      	sub	sp, #8
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
	self->stat = listen(self->initData.sn);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003256:	4618      	mov	r0, r3
 8003258:	f000 fcc8 	bl	8003bec <listen>
 800325c:	4603      	mov	r3, r0
 800325e:	b2da      	uxtb	r2, r3
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	701a      	strb	r2, [r3, #0]
	return 0;
 8003264:	2300      	movs	r3, #0
}
 8003266:	4618      	mov	r0, r3
 8003268:	3708      	adds	r7, #8
 800326a:	46bd      	mov	sp, r7
 800326c:	bd80      	pop	{r7, pc}

0800326e <tcp_input_stream_receive>:

static int tcp_input_stream_receive(tcp_input_stream_t *self)
{
 800326e:	b580      	push	{r7, lr}
 8003270:	b086      	sub	sp, #24
 8003272:	af00      	add	r7, sp, #0
 8003274:	6078      	str	r0, [r7, #4]
	while (self->bytesReceived != INPUT_MESSAGE_SIZE)
 8003276:	e033      	b.n	80032e0 <tcp_input_stream_receive+0x72>
	{
		int recv_size = recv(self->initData.sn, (uint8_t*)self->buff, INPUT_MESSAGE_BUFFER_SIZE);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	f893 0028 	ldrb.w	r0, [r3, #40]	; 0x28
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	3311      	adds	r3, #17
 8003282:	2208      	movs	r2, #8
 8003284:	4619      	mov	r1, r3
 8003286:	f000 fe7b 	bl	8003f80 <recv>
 800328a:	60f8      	str	r0, [r7, #12]
		if (recv_size == 0)
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d101      	bne.n	8003296 <tcp_input_stream_receive+0x28>
		{
			return 0;
 8003292:	2300      	movs	r3, #0
 8003294:	e04b      	b.n	800332e <tcp_input_stream_receive+0xc0>
		}
		if (recv_size < 0)
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	2b00      	cmp	r3, #0
 800329a:	da01      	bge.n	80032a0 <tcp_input_stream_receive+0x32>
		{
			return recv_size;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	e046      	b.n	800332e <tcp_input_stream_receive+0xc0>
		}

		self->bytesReceived += recv_size;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6a1a      	ldr	r2, [r3, #32]
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	441a      	add	r2, r3
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	621a      	str	r2, [r3, #32]

		int i;
		for(i = 0; i < recv_size; ++i)
 80032ac:	2300      	movs	r3, #0
 80032ae:	617b      	str	r3, [r7, #20]
 80032b0:	e012      	b.n	80032d8 <tcp_input_stream_receive+0x6a>
		{
			self->msgTemp[self->currentBuffIndex] = self->buff[i];
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	69db      	ldr	r3, [r3, #28]
 80032b6:	6879      	ldr	r1, [r7, #4]
 80032b8:	697a      	ldr	r2, [r7, #20]
 80032ba:	440a      	add	r2, r1
 80032bc:	3211      	adds	r2, #17
 80032be:	7811      	ldrb	r1, [r2, #0]
 80032c0:	687a      	ldr	r2, [r7, #4]
 80032c2:	4413      	add	r3, r2
 80032c4:	460a      	mov	r2, r1
 80032c6:	725a      	strb	r2, [r3, #9]
			self->currentBuffIndex++;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	69db      	ldr	r3, [r3, #28]
 80032cc:	1c5a      	adds	r2, r3, #1
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	61da      	str	r2, [r3, #28]
		for(i = 0; i < recv_size; ++i)
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	3301      	adds	r3, #1
 80032d6:	617b      	str	r3, [r7, #20]
 80032d8:	697a      	ldr	r2, [r7, #20]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	429a      	cmp	r2, r3
 80032de:	dbe8      	blt.n	80032b2 <tcp_input_stream_receive+0x44>
	while (self->bytesReceived != INPUT_MESSAGE_SIZE)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6a1b      	ldr	r3, [r3, #32]
 80032e4:	2b08      	cmp	r3, #8
 80032e6:	d1c7      	bne.n	8003278 <tcp_input_stream_receive+0xa>
		}

	}

	memcpy(self->msg, self->msgTemp, INPUT_MESSAGE_SIZE);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	1c58      	adds	r0, r3, #1
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	3309      	adds	r3, #9
 80032f0:	2208      	movs	r2, #8
 80032f2:	4619      	mov	r1, r3
 80032f4:	f005 fc66 	bl	8008bc4 <memcpy>

	if(self->handlerEnabled)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d004      	beq.n	800330c <tcp_input_stream_receive+0x9e>
	{
		rx_message_run_command(self->msg); // reaction
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	3301      	adds	r3, #1
 8003306:	4618      	mov	r0, r3
 8003308:	f7ff fe54 	bl	8002fb4 <rx_message_run_command>
	}

	int tempBytesReceived = self->bytesReceived;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6a1b      	ldr	r3, [r3, #32]
 8003310:	613b      	str	r3, [r7, #16]
	memset(self->msgTemp, 0, INPUT_MESSAGE_SIZE);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	3309      	adds	r3, #9
 8003316:	2208      	movs	r2, #8
 8003318:	2100      	movs	r1, #0
 800331a:	4618      	mov	r0, r3
 800331c:	f005 fc0e 	bl	8008b3c <memset>
	self->bytesReceived = 0;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2200      	movs	r2, #0
 8003324:	621a      	str	r2, [r3, #32]
	self->currentBuffIndex = 0;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2200      	movs	r2, #0
 800332a:	61da      	str	r2, [r3, #28]

	return tempBytesReceived;
 800332c:	693b      	ldr	r3, [r7, #16]
}
 800332e:	4618      	mov	r0, r3
 8003330:	3718      	adds	r7, #24
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}

08003336 <tcp_input_stream_close_socket>:

int tcp_input_stream_close_socket(tcp_input_stream_t *self)
{
 8003336:	b580      	push	{r7, lr}
 8003338:	b082      	sub	sp, #8
 800333a:	af00      	add	r7, sp, #0
 800333c:	6078      	str	r0, [r7, #4]
	disconnect(self->initData.sn);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003344:	4618      	mov	r0, r3
 8003346:	f000 fcab 	bl	8003ca0 <disconnect>
	close(self->initData.sn);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003350:	4618      	mov	r0, r3
 8003352:	f000 fbdd 	bl	8003b10 <close>
	return 0;
 8003356:	2300      	movs	r3, #0
}
 8003358:	4618      	mov	r0, r3
 800335a:	3708      	adds	r7, #8
 800335c:	46bd      	mov	sp, r7
 800335e:	bd80      	pop	{r7, pc}

08003360 <tcp_input_stream_reboot_ethernet>:

static int tcp_input_stream_reboot_ethernet(tcp_input_stream_t *self, int sockOpen)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b082      	sub	sp, #8
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
 8003368:	6039      	str	r1, [r7, #0]
	if(sockOpen != SOCK_OK)
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	2b01      	cmp	r3, #1
 800336e:	d010      	beq.n	8003392 <tcp_input_stream_reboot_ethernet+0x32>
	{
		if(self->w5500RebootCounter == 0)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003374:	2b00      	cmp	r3, #0
 8003376:	d106      	bne.n	8003386 <tcp_input_stream_reboot_ethernet+0x26>
		{
			W5500_Reboot();
 8003378:	f001 fcbe 	bl	8004cf8 <W5500_Reboot>
			// reset delay counter after reboot
			self->w5500RebootCounter = self->initData.w5500RebootCounterMax;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	639a      	str	r2, [r3, #56]	; 0x38
 8003384:	e009      	b.n	800339a <tcp_input_stream_reboot_ethernet+0x3a>
		}
		else
		{
			// count delay
			self->w5500RebootCounter--;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800338a:	1e5a      	subs	r2, r3, #1
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	639a      	str	r2, [r3, #56]	; 0x38
 8003390:	e003      	b.n	800339a <tcp_input_stream_reboot_ethernet+0x3a>
		}
	}
	else
	{
		// reset delay counter after ok open socket
		self->w5500RebootCounter = self->initData.w5500RebootCounterMax;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	639a      	str	r2, [r3, #56]	; 0x38
	}
	return 0;
 800339a:	2300      	movs	r3, #0
}
 800339c:	4618      	mov	r0, r3
 800339e:	3708      	adds	r7, #8
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bd80      	pop	{r7, pc}

080033a4 <tcp_output_stream_init>:
static int tcp_output_stream_listen_socket(tcp_output_stream_t *self);
static int tcp_output_stream_send(tcp_output_stream_t *self);
static int tcp_output_stream_reboot_socket(tcp_output_stream_t *self, int sent);

int tcp_output_stream_init(tcp_output_stream_t *self, tcp_output_stream_init_data_t tcpInit)
{
 80033a4:	b084      	sub	sp, #16
 80033a6:	b590      	push	{r4, r7, lr}
 80033a8:	b083      	sub	sp, #12
 80033aa:	af00      	add	r7, sp, #0
 80033ac:	6078      	str	r0, [r7, #4]
 80033ae:	f107 001c 	add.w	r0, r7, #28
 80033b2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	memset(self, 0, sizeof(*self));
 80033b6:	229c      	movs	r2, #156	; 0x9c
 80033b8:	2100      	movs	r1, #0
 80033ba:	6878      	ldr	r0, [r7, #4]
 80033bc:	f005 fbbe 	bl	8008b3c <memset>
	self->stat = 0;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2200      	movs	r2, #0
 80033c4:	701a      	strb	r2, [r3, #0]
	self->initData = tcpInit;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	f103 0484 	add.w	r4, r3, #132	; 0x84
 80033cc:	f107 031c 	add.w	r3, r7, #28
 80033d0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80033d2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	self->msgSize = 0;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2200      	movs	r2, #0
 80033da:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
	self->isConnected = 0;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2200      	movs	r2, #0
 80033e2:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
	self->closeSocketCounter = self->initData.closeSocketCounterMax;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	memset(self->msg, 0, MAX_OUTPUT_MESSAGE_SIZE);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	3301      	adds	r3, #1
 80033f6:	2280      	movs	r2, #128	; 0x80
 80033f8:	2100      	movs	r1, #0
 80033fa:	4618      	mov	r0, r3
 80033fc:	f005 fb9e 	bl	8008b3c <memset>
	return 0;
 8003400:	2300      	movs	r3, #0
}
 8003402:	4618      	mov	r0, r3
 8003404:	370c      	adds	r7, #12
 8003406:	46bd      	mov	sp, r7
 8003408:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800340c:	b004      	add	sp, #16
 800340e:	4770      	bx	lr

08003410 <tcp_output_stream_set_message>:
{
	return 0;
}

int tcp_output_stream_set_message(tcp_output_stream_t *self, char* message, uint16_t size)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b084      	sub	sp, #16
 8003414:	af00      	add	r7, sp, #0
 8003416:	60f8      	str	r0, [r7, #12]
 8003418:	60b9      	str	r1, [r7, #8]
 800341a:	4613      	mov	r3, r2
 800341c:	80fb      	strh	r3, [r7, #6]
	memset(self->msg, 0, MAX_OUTPUT_MESSAGE_SIZE);
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	3301      	adds	r3, #1
 8003422:	2280      	movs	r2, #128	; 0x80
 8003424:	2100      	movs	r1, #0
 8003426:	4618      	mov	r0, r3
 8003428:	f005 fb88 	bl	8008b3c <memset>
	if(size < MAX_OUTPUT_MESSAGE_SIZE)
 800342c:	88fb      	ldrh	r3, [r7, #6]
 800342e:	2b7f      	cmp	r3, #127	; 0x7f
 8003430:	d80b      	bhi.n	800344a <tcp_output_stream_set_message+0x3a>
	{
		self->msgSize = size;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	88fa      	ldrh	r2, [r7, #6]
 8003436:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
		memcpy(self->msg, message, size);
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	3301      	adds	r3, #1
 800343e:	88fa      	ldrh	r2, [r7, #6]
 8003440:	68b9      	ldr	r1, [r7, #8]
 8003442:	4618      	mov	r0, r3
 8003444:	f005 fbbe 	bl	8008bc4 <memcpy>
 8003448:	e00a      	b.n	8003460 <tcp_output_stream_set_message+0x50>
	}
	else
	{
		self->msgSize = MAX_OUTPUT_MESSAGE_SIZE;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	2280      	movs	r2, #128	; 0x80
 800344e:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
		memcpy(self->msg, message, MAX_OUTPUT_MESSAGE_SIZE);
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	3301      	adds	r3, #1
 8003456:	2280      	movs	r2, #128	; 0x80
 8003458:	68b9      	ldr	r1, [r7, #8]
 800345a:	4618      	mov	r0, r3
 800345c:	f005 fbb2 	bl	8008bc4 <memcpy>
	}
	return 0;
 8003460:	2300      	movs	r3, #0
}
 8003462:	4618      	mov	r0, r3
 8003464:	3710      	adds	r7, #16
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}
	...

0800346c <tcp_output_stream_routine>:

int tcp_output_stream_routine(tcp_output_stream_t *self)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b084      	sub	sp, #16
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
	// new state machine
	int sent = -1;
 8003474:	f04f 33ff 	mov.w	r3, #4294967295
 8003478:	60fb      	str	r3, [r7, #12]
	self->isConnected = 0;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2200      	movs	r2, #0
 800347e:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
	switch(getSn_SR(self->initData.sn))
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8003488:	009b      	lsls	r3, r3, #2
 800348a:	3301      	adds	r3, #1
 800348c:	00db      	lsls	r3, r3, #3
 800348e:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8003492:	4618      	mov	r0, r3
 8003494:	f000 fe2a 	bl	80040ec <WIZCHIP_READ>
 8003498:	4603      	mov	r3, r0
 800349a:	2b1c      	cmp	r3, #28
 800349c:	d867      	bhi.n	800356e <tcp_output_stream_routine+0x102>
 800349e:	a201      	add	r2, pc, #4	; (adr r2, 80034a4 <tcp_output_stream_routine+0x38>)
 80034a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034a4:	08003519 	.word	0x08003519
 80034a8:	0800356f 	.word	0x0800356f
 80034ac:	0800356f 	.word	0x0800356f
 80034b0:	0800356f 	.word	0x0800356f
 80034b4:	0800356f 	.word	0x0800356f
 80034b8:	0800356f 	.word	0x0800356f
 80034bc:	0800356f 	.word	0x0800356f
 80034c0:	0800356f 	.word	0x0800356f
 80034c4:	0800356f 	.word	0x0800356f
 80034c8:	0800356f 	.word	0x0800356f
 80034cc:	0800356f 	.word	0x0800356f
 80034d0:	0800356f 	.word	0x0800356f
 80034d4:	0800356f 	.word	0x0800356f
 80034d8:	0800356f 	.word	0x0800356f
 80034dc:	0800356f 	.word	0x0800356f
 80034e0:	0800356f 	.word	0x0800356f
 80034e4:	0800356f 	.word	0x0800356f
 80034e8:	0800356f 	.word	0x0800356f
 80034ec:	0800356f 	.word	0x0800356f
 80034f0:	08003521 	.word	0x08003521
 80034f4:	0800356f 	.word	0x0800356f
 80034f8:	08003567 	.word	0x08003567
 80034fc:	0800356f 	.word	0x0800356f
 8003500:	08003529 	.word	0x08003529
 8003504:	0800356f 	.word	0x0800356f
 8003508:	0800356f 	.word	0x0800356f
 800350c:	0800356f 	.word	0x0800356f
 8003510:	0800356f 	.word	0x0800356f
 8003514:	0800355f 	.word	0x0800355f
	{
	case SOCK_CLOSED:
		//int open = tcp_output_stream_open_socket(self);
		tcp_output_stream_open_socket(self);
 8003518:	6878      	ldr	r0, [r7, #4]
 800351a:	f000 f82d 	bl	8003578 <tcp_output_stream_open_socket>
		break;
 800351e:	e026      	b.n	800356e <tcp_output_stream_routine+0x102>
	case SOCK_INIT:
		tcp_output_stream_listen_socket(self);
 8003520:	6878      	ldr	r0, [r7, #4]
 8003522:	f000 f842 	bl	80035aa <tcp_output_stream_listen_socket>
		break;
 8003526:	e022      	b.n	800356e <tcp_output_stream_routine+0x102>
	case SOCK_ESTABLISHED:
		sent = tcp_output_stream_send(self);
 8003528:	6878      	ldr	r0, [r7, #4]
 800352a:	f000 f851 	bl	80035d0 <tcp_output_stream_send>
 800352e:	60f8      	str	r0, [r7, #12]
		if(sent < 0)
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	2b00      	cmp	r3, #0
 8003534:	da06      	bge.n	8003544 <tcp_output_stream_routine+0xd8>
		{
			disconnect(self->initData.sn);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800353c:	4618      	mov	r0, r3
 800353e:	f000 fbaf 	bl	8003ca0 <disconnect>
		}
		else
		{
			self->isConnected = 1;
		}
		break;
 8003542:	e014      	b.n	800356e <tcp_output_stream_routine+0x102>
		else if (self == 0)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d104      	bne.n	8003554 <tcp_output_stream_routine+0xe8>
			tcp_output_stream_reboot_socket(self, sent);
 800354a:	68f9      	ldr	r1, [r7, #12]
 800354c:	6878      	ldr	r0, [r7, #4]
 800354e:	f000 f868 	bl	8003622 <tcp_output_stream_reboot_socket>
		break;
 8003552:	e00c      	b.n	800356e <tcp_output_stream_routine+0x102>
			self->isConnected = 1;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2201      	movs	r2, #1
 8003558:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
		break;
 800355c:	e007      	b.n	800356e <tcp_output_stream_routine+0x102>

		// new
	case SOCK_CLOSE_WAIT:
		tcp_output_stream_close_socket(self);
 800355e:	6878      	ldr	r0, [r7, #4]
 8003560:	f000 f84a 	bl	80035f8 <tcp_output_stream_close_socket>
		break;
 8003564:	e003      	b.n	800356e <tcp_output_stream_routine+0x102>
	case SOCK_SYNSENT:
		tcp_output_stream_close_socket(self);
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f000 f846 	bl	80035f8 <tcp_output_stream_close_socket>
		break;
 800356c:	bf00      	nop
	}
	return 0;
 800356e:	2300      	movs	r3, #0
}
 8003570:	4618      	mov	r0, r3
 8003572:	3710      	adds	r7, #16
 8003574:	46bd      	mov	sp, r7
 8003576:	bd80      	pop	{r7, pc}

08003578 <tcp_output_stream_open_socket>:
{
	return self->isConnected;
}

static int tcp_output_stream_open_socket(tcp_output_stream_t *self)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b082      	sub	sp, #8
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
	self->stat = socket(self->initData.sn, Sn_MR_TCP, self->initData.port, self->initData.flag);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	f893 0084 	ldrb.w	r0, [r3, #132]	; 0x84
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	f8b3 2086 	ldrh.w	r2, [r3, #134]	; 0x86
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8003592:	2101      	movs	r1, #1
 8003594:	f000 f9a8 	bl	80038e8 <socket>
 8003598:	4603      	mov	r3, r0
 800359a:	b2da      	uxtb	r2, r3
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	701a      	strb	r2, [r3, #0]
	return 0;
 80035a0:	2300      	movs	r3, #0
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3708      	adds	r7, #8
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}

080035aa <tcp_output_stream_listen_socket>:

static int tcp_output_stream_listen_socket(tcp_output_stream_t *self)
{
 80035aa:	b580      	push	{r7, lr}
 80035ac:	b082      	sub	sp, #8
 80035ae:	af00      	add	r7, sp, #0
 80035b0:	6078      	str	r0, [r7, #4]
	self->stat = listen(self->initData.sn);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80035b8:	4618      	mov	r0, r3
 80035ba:	f000 fb17 	bl	8003bec <listen>
 80035be:	4603      	mov	r3, r0
 80035c0:	b2da      	uxtb	r2, r3
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	701a      	strb	r2, [r3, #0]
	return 0;
 80035c6:	2300      	movs	r3, #0
}
 80035c8:	4618      	mov	r0, r3
 80035ca:	3708      	adds	r7, #8
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bd80      	pop	{r7, pc}

080035d0 <tcp_output_stream_send>:

static int tcp_output_stream_send(tcp_output_stream_t *self)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b082      	sub	sp, #8
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
	return send(self->initData.sn, (uint8_t*)self->msg, self->msgSize);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	f893 0084 	ldrb.w	r0, [r3, #132]	; 0x84
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	1c59      	adds	r1, r3, #1
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	f8b3 3082 	ldrh.w	r3, [r3, #130]	; 0x82
 80035e8:	461a      	mov	r2, r3
 80035ea:	f000 fbcf 	bl	8003d8c <send>
 80035ee:	4603      	mov	r3, r0
}
 80035f0:	4618      	mov	r0, r3
 80035f2:	3708      	adds	r7, #8
 80035f4:	46bd      	mov	sp, r7
 80035f6:	bd80      	pop	{r7, pc}

080035f8 <tcp_output_stream_close_socket>:

int tcp_output_stream_close_socket(tcp_output_stream_t *self)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b082      	sub	sp, #8
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
	disconnect(self->initData.sn);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8003606:	4618      	mov	r0, r3
 8003608:	f000 fb4a 	bl	8003ca0 <disconnect>
	close(self->initData.sn);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8003612:	4618      	mov	r0, r3
 8003614:	f000 fa7c 	bl	8003b10 <close>
	return 0;
 8003618:	2300      	movs	r3, #0
}
 800361a:	4618      	mov	r0, r3
 800361c:	3708      	adds	r7, #8
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}

08003622 <tcp_output_stream_reboot_socket>:

static int tcp_output_stream_reboot_socket(tcp_output_stream_t *self, int sent)
{
 8003622:	b580      	push	{r7, lr}
 8003624:	b082      	sub	sp, #8
 8003626:	af00      	add	r7, sp, #0
 8003628:	6078      	str	r0, [r7, #4]
 800362a:	6039      	str	r1, [r7, #0]
	if (!sent) // sent == 0
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d116      	bne.n	8003660 <tcp_output_stream_reboot_socket+0x3e>
	{
		if(self->closeSocketCounter == 0)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003638:	2b00      	cmp	r3, #0
 800363a:	d109      	bne.n	8003650 <tcp_output_stream_reboot_socket+0x2e>
		{
			tcp_output_stream_close_socket(self);
 800363c:	6878      	ldr	r0, [r7, #4]
 800363e:	f7ff ffdb 	bl	80035f8 <tcp_output_stream_close_socket>

			// reset delay counter after reboot
			self->closeSocketCounter = self->initData.closeSocketCounterMax;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 800364e:	e00d      	b.n	800366c <tcp_output_stream_reboot_socket+0x4a>
		}
		else
		{
			// count delay
			self->closeSocketCounter--;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003656:	1e5a      	subs	r2, r3, #1
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 800365e:	e005      	b.n	800366c <tcp_output_stream_reboot_socket+0x4a>
		}
	}
	else
	{
		// reset delay counter after reboot
		self->closeSocketCounter = self->initData.closeSocketCounterMax;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	}

	return 0;
 800366c:	2300      	movs	r3, #0
}
 800366e:	4618      	mov	r0, r3
 8003670:	3708      	adds	r7, #8
 8003672:	46bd      	mov	sp, r7
 8003674:	bd80      	pop	{r7, pc}

08003676 <tx_message_increase_id>:
{
	return 0;
}

void tx_message_increase_id(tx_message_t *self)
{
 8003676:	b480      	push	{r7}
 8003678:	b085      	sub	sp, #20
 800367a:	af00      	add	r7, sp, #0
 800367c:	6078      	str	r0, [r7, #4]
	uint32_t id;
	memcpy(&id, self->message + BYTE_POS_ID, sizeof(id)); // get current id
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	60fb      	str	r3, [r7, #12]
	id++; // increase id
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	3301      	adds	r3, #1
 8003688:	60fb      	str	r3, [r7, #12]
	memcpy(self->message + BYTE_POS_ID, (char*)&id, sizeof(id)); // copy increased id
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	68fa      	ldr	r2, [r7, #12]
 800368e:	601a      	str	r2, [r3, #0]
}
 8003690:	bf00      	nop
 8003692:	3714      	adds	r7, #20
 8003694:	46bd      	mov	sp, r7
 8003696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369a:	4770      	bx	lr

0800369c <tx_message_set_adc_dr_cnt>:

void tx_message_set_adc_dr_cnt(tx_message_t *self, int32_t val)
{
 800369c:	b480      	push	{r7}
 800369e:	b083      	sub	sp, #12
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
 80036a4:	6039      	str	r1, [r7, #0]
	memcpy(self->message + BYTE_POS_ADC_DR, (char*)&val, sizeof(val));
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	3304      	adds	r3, #4
 80036aa:	683a      	ldr	r2, [r7, #0]
 80036ac:	601a      	str	r2, [r3, #0]
}
 80036ae:	bf00      	nop
 80036b0:	370c      	adds	r7, #12
 80036b2:	46bd      	mov	sp, r7
 80036b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b8:	4770      	bx	lr

080036ba <tx_message_set_adc_dr_average_cnt>:

void tx_message_set_adc_dr_average_cnt(tx_message_t *self, int32_t val)
{
 80036ba:	b480      	push	{r7}
 80036bc:	b083      	sub	sp, #12
 80036be:	af00      	add	r7, sp, #0
 80036c0:	6078      	str	r0, [r7, #4]
 80036c2:	6039      	str	r1, [r7, #0]
	memcpy(self->message + BYTE_POS_ADC_DR_AV, (char*)&val, sizeof(val));
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	3308      	adds	r3, #8
 80036c8:	683a      	ldr	r2, [r7, #0]
 80036ca:	601a      	str	r2, [r3, #0]
}
 80036cc:	bf00      	nop
 80036ce:	370c      	adds	r7, #12
 80036d0:	46bd      	mov	sp, r7
 80036d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d6:	4770      	bx	lr

080036d8 <tx_message_set_hv_out_V>:

void tx_message_set_hv_out_V(tx_message_t *self, int16_t val)
{
 80036d8:	b480      	push	{r7}
 80036da:	b083      	sub	sp, #12
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
 80036e0:	460b      	mov	r3, r1
 80036e2:	807b      	strh	r3, [r7, #2]
	memcpy(self->message + BYTE_POS_HV_OUT, (char*)&val, sizeof(val));
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	330c      	adds	r3, #12
 80036e8:	887a      	ldrh	r2, [r7, #2]
 80036ea:	801a      	strh	r2, [r3, #0]
}
 80036ec:	bf00      	nop
 80036ee:	370c      	adds	r7, #12
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr

080036f8 <tx_message_set_hv_polarity>:

void tx_message_set_hv_polarity(tx_message_t *self, int8_t val)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b083      	sub	sp, #12
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
 8003700:	460b      	mov	r3, r1
 8003702:	70fb      	strb	r3, [r7, #3]
	memcpy(self->message + BYTE_POS_HV_POL, (char*)&val, sizeof(val));
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	330e      	adds	r3, #14
 8003708:	78fa      	ldrb	r2, [r7, #3]
 800370a:	701a      	strb	r2, [r3, #0]
}
 800370c:	bf00      	nop
 800370e:	370c      	adds	r7, #12
 8003710:	46bd      	mov	sp, r7
 8003712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003716:	4770      	bx	lr

08003718 <tx_message_set_range>:

void tx_message_set_range(tx_message_t *self, int8_t val)
{
 8003718:	b480      	push	{r7}
 800371a:	b083      	sub	sp, #12
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
 8003720:	460b      	mov	r3, r1
 8003722:	70fb      	strb	r3, [r7, #3]
	memcpy(self->message + BYTE_POS_RANGE, (char*)&val, sizeof(val));
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	330f      	adds	r3, #15
 8003728:	78fa      	ldrb	r2, [r7, #3]
 800372a:	701a      	strb	r2, [r3, #0]
}
 800372c:	bf00      	nop
 800372e:	370c      	adds	r7, #12
 8003730:	46bd      	mov	sp, r7
 8003732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003736:	4770      	bx	lr

08003738 <tx_message_set_press_out_kPa>:

void tx_message_set_press_out_kPa(tx_message_t *self, int32_t val)
{
 8003738:	b480      	push	{r7}
 800373a:	b083      	sub	sp, #12
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
 8003740:	6039      	str	r1, [r7, #0]
	memcpy(self->message + BYTE_POS_PRESS_OUT, (char*)&val, sizeof(val));
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	3310      	adds	r3, #16
 8003746:	683a      	ldr	r2, [r7, #0]
 8003748:	601a      	str	r2, [r3, #0]
}
 800374a:	bf00      	nop
 800374c:	370c      	adds	r7, #12
 800374e:	46bd      	mov	sp, r7
 8003750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003754:	4770      	bx	lr

08003756 <tx_message_set_adc_dr_measure_state>:

void tx_message_set_adc_dr_measure_state(tx_message_t *self, uint8_t val)
{
 8003756:	b480      	push	{r7}
 8003758:	b083      	sub	sp, #12
 800375a:	af00      	add	r7, sp, #0
 800375c:	6078      	str	r0, [r7, #4]
 800375e:	460b      	mov	r3, r1
 8003760:	70fb      	strb	r3, [r7, #3]
	memcpy(self->message + BYTE_POS_DR_MEASURE_STATE, (char*)&val, sizeof(val));
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	3314      	adds	r3, #20
 8003766:	78fa      	ldrb	r2, [r7, #3]
 8003768:	701a      	strb	r2, [r3, #0]
}
 800376a:	bf00      	nop
 800376c:	370c      	adds	r7, #12
 800376e:	46bd      	mov	sp, r7
 8003770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003774:	4770      	bx	lr

08003776 <tx_message_set_adc_dr_measure_time>:

void tx_message_set_adc_dr_measure_time(tx_message_t *self, uint16_t val)
{
 8003776:	b480      	push	{r7}
 8003778:	b083      	sub	sp, #12
 800377a:	af00      	add	r7, sp, #0
 800377c:	6078      	str	r0, [r7, #4]
 800377e:	460b      	mov	r3, r1
 8003780:	807b      	strh	r3, [r7, #2]
	memcpy(self->message + BYTE_POS_DR_MEASURE_TIME, (char*)&val, sizeof(val));
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	3315      	adds	r3, #21
 8003786:	887a      	ldrh	r2, [r7, #2]
 8003788:	801a      	strh	r2, [r3, #0]
}
 800378a:	bf00      	nop
 800378c:	370c      	adds	r7, #12
 800378e:	46bd      	mov	sp, r7
 8003790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003794:	4770      	bx	lr

08003796 <tx_message_get>:


char* tx_message_get(tx_message_t *self)
{
 8003796:	b480      	push	{r7}
 8003798:	b083      	sub	sp, #12
 800379a:	af00      	add	r7, sp, #0
 800379c:	6078      	str	r0, [r7, #4]
	return self->message;
 800379e:	687b      	ldr	r3, [r7, #4]
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	370c      	adds	r7, #12
 80037a4:	46bd      	mov	sp, r7
 80037a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037aa:	4770      	bx	lr

080037ac <tx_message_size>:

size_t tx_message_size(void)
{
 80037ac:	b480      	push	{r7}
 80037ae:	af00      	add	r7, sp, #0
	return TX_MESSAGE_SIZE;
 80037b0:	2317      	movs	r3, #23
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	46bd      	mov	sp, r7
 80037b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ba:	4770      	bx	lr

080037bc <uart_handle_rx_message>:
	RESP_OK = 0x01,
	RESP_ERR = 0x02
} response_code_t;

void uart_handle_rx_message(UART_HandleTypeDef* huart, uint8_t *msg)
{
 80037bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80037c0:	b08d      	sub	sp, #52	; 0x34
 80037c2:	af00      	add	r7, sp, #0
 80037c4:	60f8      	str	r0, [r7, #12]
 80037c6:	60b9      	str	r1, [r7, #8]
 80037c8:	466b      	mov	r3, sp
 80037ca:	461e      	mov	r6, r3
	// 1 - ip[1]
	// 2 - ip[2]
	// 3 - ip[3]
	// 4-5 - output port
	// 6-7 - input port
	const int TIMEOUT = 50;
 80037cc:	2332      	movs	r3, #50	; 0x32
 80037ce:	62fb      	str	r3, [r7, #44]	; 0x2c

	uint8_t code_ok = RESP_OK;
 80037d0:	2301      	movs	r3, #1
 80037d2:	76fb      	strb	r3, [r7, #27]
	flash_data_t data;
	//uint8_t code_err = RESP_ERR;
	command_code_t command_code = *(int*)msg;
 80037d4:	68bb      	ldr	r3, [r7, #8]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

	const int TX_BUFF_SIZE = 8;
 80037dc:	2308      	movs	r3, #8
 80037de:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t buff[TX_BUFF_SIZE];
 80037e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e2:	3b01      	subs	r3, #1
 80037e4:	623b      	str	r3, [r7, #32]
 80037e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e8:	2200      	movs	r2, #0
 80037ea:	4698      	mov	r8, r3
 80037ec:	4691      	mov	r9, r2
 80037ee:	f04f 0200 	mov.w	r2, #0
 80037f2:	f04f 0300 	mov.w	r3, #0
 80037f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80037fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80037fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003804:	2200      	movs	r2, #0
 8003806:	461c      	mov	r4, r3
 8003808:	4615      	mov	r5, r2
 800380a:	f04f 0200 	mov.w	r2, #0
 800380e:	f04f 0300 	mov.w	r3, #0
 8003812:	00eb      	lsls	r3, r5, #3
 8003814:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003818:	00e2      	lsls	r2, r4, #3
 800381a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800381c:	3307      	adds	r3, #7
 800381e:	08db      	lsrs	r3, r3, #3
 8003820:	00db      	lsls	r3, r3, #3
 8003822:	ebad 0d03 	sub.w	sp, sp, r3
 8003826:	466b      	mov	r3, sp
 8003828:	3300      	adds	r3, #0
 800382a:	61fb      	str	r3, [r7, #28]
	memset(buff, 0, TX_BUFF_SIZE);
 800382c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800382e:	461a      	mov	r2, r3
 8003830:	2100      	movs	r1, #0
 8003832:	69f8      	ldr	r0, [r7, #28]
 8003834:	f005 f982 	bl	8008b3c <memset>

	switch(command_code)
 8003838:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800383c:	2b03      	cmp	r3, #3
 800383e:	d84c      	bhi.n	80038da <uart_handle_rx_message+0x11e>
 8003840:	a201      	add	r2, pc, #4	; (adr r2, 8003848 <uart_handle_rx_message+0x8c>)
 8003842:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003846:	bf00      	nop
 8003848:	080038db 	.word	0x080038db
 800384c:	08003859 	.word	0x08003859
 8003850:	08003891 	.word	0x08003891
 8003854:	080038cb 	.word	0x080038cb
	{
	case COMM_EMPTY:
		break;
	case COMM_SET_CONF:
		memcpy(data.ip, msg + 1, 4);
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	3301      	adds	r3, #1
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	613b      	str	r3, [r7, #16]
		memcpy(&data.input_port, msg + 7, 2);
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	3307      	adds	r3, #7
 8003864:	881b      	ldrh	r3, [r3, #0]
 8003866:	b29b      	uxth	r3, r3
 8003868:	82bb      	strh	r3, [r7, #20]
		memcpy(&data.output_port, msg + 5, 2);
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	3305      	adds	r3, #5
 800386e:	881b      	ldrh	r3, [r3, #0]
 8003870:	b29b      	uxth	r3, r3
 8003872:	82fb      	strh	r3, [r7, #22]
		flash_data_write(data);
 8003874:	f107 0310 	add.w	r3, r7, #16
 8003878:	e893 0003 	ldmia.w	r3, {r0, r1}
 800387c:	f7fe f83c 	bl	80018f8 <flash_data_write>
		HAL_UART_Transmit(huart, &code_ok, 1, TIMEOUT);//
 8003880:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003882:	f107 011b 	add.w	r1, r7, #27
 8003886:	2201      	movs	r2, #1
 8003888:	68f8      	ldr	r0, [r7, #12]
 800388a:	f004 f89d 	bl	80079c8 <HAL_UART_Transmit>
		break;
 800388e:	e024      	b.n	80038da <uart_handle_rx_message+0x11e>
	case COMM_GET_CONF:
		data = flash_data_read();
 8003890:	463b      	mov	r3, r7
 8003892:	4618      	mov	r0, r3
 8003894:	f7fe f86c 	bl	8001970 <flash_data_read>
 8003898:	f107 0310 	add.w	r3, r7, #16
 800389c:	463a      	mov	r2, r7
 800389e:	6810      	ldr	r0, [r2, #0]
 80038a0:	6851      	ldr	r1, [r2, #4]
 80038a2:	c303      	stmia	r3!, {r0, r1}
 80038a4:	693a      	ldr	r2, [r7, #16]
		memcpy(buff + 0, data.ip, 4);
 80038a6:	69fb      	ldr	r3, [r7, #28]
 80038a8:	601a      	str	r2, [r3, #0]
		memcpy(buff + 6, &data.input_port, 2);
 80038aa:	69fb      	ldr	r3, [r7, #28]
 80038ac:	3306      	adds	r3, #6
 80038ae:	8aba      	ldrh	r2, [r7, #20]
 80038b0:	801a      	strh	r2, [r3, #0]
		memcpy(buff + 4, &data.output_port, 2);
 80038b2:	69fb      	ldr	r3, [r7, #28]
 80038b4:	3304      	adds	r3, #4
 80038b6:	8afa      	ldrh	r2, [r7, #22]
 80038b8:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(huart, buff, TX_BUFF_SIZE, TIMEOUT);
 80038ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038bc:	b29a      	uxth	r2, r3
 80038be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038c0:	69f9      	ldr	r1, [r7, #28]
 80038c2:	68f8      	ldr	r0, [r7, #12]
 80038c4:	f004 f880 	bl	80079c8 <HAL_UART_Transmit>
		break;
 80038c8:	e007      	b.n	80038da <uart_handle_rx_message+0x11e>
	case COMM_PING:
		HAL_UART_Transmit(huart, &code_ok, 1, TIMEOUT);
 80038ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038cc:	f107 011b 	add.w	r1, r7, #27
 80038d0:	2201      	movs	r2, #1
 80038d2:	68f8      	ldr	r0, [r7, #12]
 80038d4:	f004 f878 	bl	80079c8 <HAL_UART_Transmit>
		break;
 80038d8:	bf00      	nop
 80038da:	46b5      	mov	sp, r6
	}

}
 80038dc:	bf00      	nop
 80038de:	3734      	adds	r7, #52	; 0x34
 80038e0:	46bd      	mov	sp, r7
 80038e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80038e6:	bf00      	nop

080038e8 <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 80038e8:	b590      	push	{r4, r7, lr}
 80038ea:	b085      	sub	sp, #20
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	4604      	mov	r4, r0
 80038f0:	4608      	mov	r0, r1
 80038f2:	4611      	mov	r1, r2
 80038f4:	461a      	mov	r2, r3
 80038f6:	4623      	mov	r3, r4
 80038f8:	71fb      	strb	r3, [r7, #7]
 80038fa:	4603      	mov	r3, r0
 80038fc:	71bb      	strb	r3, [r7, #6]
 80038fe:	460b      	mov	r3, r1
 8003900:	80bb      	strh	r3, [r7, #4]
 8003902:	4613      	mov	r3, r2
 8003904:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 8003906:	79fb      	ldrb	r3, [r7, #7]
 8003908:	2b08      	cmp	r3, #8
 800390a:	d902      	bls.n	8003912 <socket+0x2a>
 800390c:	f04f 33ff 	mov.w	r3, #4294967295
 8003910:	e0f0      	b.n	8003af4 <socket+0x20c>
	switch(protocol)
 8003912:	79bb      	ldrb	r3, [r7, #6]
 8003914:	2b01      	cmp	r3, #1
 8003916:	d005      	beq.n	8003924 <socket+0x3c>
 8003918:	2b00      	cmp	r3, #0
 800391a:	dd11      	ble.n	8003940 <socket+0x58>
 800391c:	3b02      	subs	r3, #2
 800391e:	2b02      	cmp	r3, #2
 8003920:	d80e      	bhi.n	8003940 <socket+0x58>
            if(taddr == 0) return SOCKERR_SOCKINIT;
         }
      case Sn_MR_UDP :
      case Sn_MR_MACRAW :
	  case Sn_MR_IPRAW :
         break;
 8003922:	e010      	b.n	8003946 <socket+0x5e>
            getSIPR((uint8_t*)&taddr);
 8003924:	f107 030c 	add.w	r3, r7, #12
 8003928:	2204      	movs	r2, #4
 800392a:	4619      	mov	r1, r3
 800392c:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8003930:	f000 fc76 	bl	8004220 <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d105      	bne.n	8003946 <socket+0x5e>
 800393a:	f06f 0302 	mvn.w	r3, #2
 800393e:	e0d9      	b.n	8003af4 <socket+0x20c>
   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 8003940:	f06f 0304 	mvn.w	r3, #4
 8003944:	e0d6      	b.n	8003af4 <socket+0x20c>
         break;
 8003946:	bf00      	nop
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 8003948:	78fb      	ldrb	r3, [r7, #3]
 800394a:	f003 0304 	and.w	r3, r3, #4
 800394e:	2b00      	cmp	r3, #0
 8003950:	d002      	beq.n	8003958 <socket+0x70>
 8003952:	f06f 0305 	mvn.w	r3, #5
 8003956:	e0cd      	b.n	8003af4 <socket+0x20c>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0)
 8003958:	78fb      	ldrb	r3, [r7, #3]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d028      	beq.n	80039b0 <socket+0xc8>
	{
   	switch(protocol)
 800395e:	79bb      	ldrb	r3, [r7, #6]
 8003960:	2b01      	cmp	r3, #1
 8003962:	d002      	beq.n	800396a <socket+0x82>
 8003964:	2b02      	cmp	r3, #2
 8003966:	d008      	beq.n	800397a <socket+0x92>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 8003968:	e022      	b.n	80039b0 <socket+0xc8>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 800396a:	78fb      	ldrb	r3, [r7, #3]
 800396c:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8003970:	2b00      	cmp	r3, #0
 8003972:	d11a      	bne.n	80039aa <socket+0xc2>
 8003974:	f06f 0305 	mvn.w	r3, #5
 8003978:	e0bc      	b.n	8003af4 <socket+0x20c>
   	      if(flag & SF_IGMP_VER2)
 800397a:	78fb      	ldrb	r3, [r7, #3]
 800397c:	f003 0320 	and.w	r3, r3, #32
 8003980:	2b00      	cmp	r3, #0
 8003982:	d006      	beq.n	8003992 <socket+0xaa>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 8003984:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003988:	2b00      	cmp	r3, #0
 800398a:	db02      	blt.n	8003992 <socket+0xaa>
 800398c:	f06f 0305 	mvn.w	r3, #5
 8003990:	e0b0      	b.n	8003af4 <socket+0x20c>
      	      if(flag & SF_UNI_BLOCK)
 8003992:	78fb      	ldrb	r3, [r7, #3]
 8003994:	f003 0310 	and.w	r3, r3, #16
 8003998:	2b00      	cmp	r3, #0
 800399a:	d008      	beq.n	80039ae <socket+0xc6>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 800399c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	db04      	blt.n	80039ae <socket+0xc6>
 80039a4:	f06f 0305 	mvn.w	r3, #5
 80039a8:	e0a4      	b.n	8003af4 <socket+0x20c>
   	      break;
 80039aa:	bf00      	nop
 80039ac:	e000      	b.n	80039b0 <socket+0xc8>
   	      break;
 80039ae:	bf00      	nop
   	}
   }
	close(sn);
 80039b0:	79fb      	ldrb	r3, [r7, #7]
 80039b2:	4618      	mov	r0, r3
 80039b4:	f000 f8ac 	bl	8003b10 <close>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 80039b8:	79fb      	ldrb	r3, [r7, #7]
 80039ba:	009b      	lsls	r3, r3, #2
 80039bc:	3301      	adds	r3, #1
 80039be:	00db      	lsls	r3, r3, #3
 80039c0:	4618      	mov	r0, r3
 80039c2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80039c6:	f023 030f 	bic.w	r3, r3, #15
 80039ca:	b25a      	sxtb	r2, r3
 80039cc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80039d0:	4313      	orrs	r3, r2
 80039d2:	b25b      	sxtb	r3, r3
 80039d4:	b2db      	uxtb	r3, r3
 80039d6:	4619      	mov	r1, r3
 80039d8:	f000 fbd4 	bl	8004184 <WIZCHIP_WRITE>
    #endif
	if(!port)
 80039dc:	88bb      	ldrh	r3, [r7, #4]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d110      	bne.n	8003a04 <socket+0x11c>
	{
	   port = sock_any_port++;
 80039e2:	4b46      	ldr	r3, [pc, #280]	; (8003afc <socket+0x214>)
 80039e4:	881b      	ldrh	r3, [r3, #0]
 80039e6:	1c5a      	adds	r2, r3, #1
 80039e8:	b291      	uxth	r1, r2
 80039ea:	4a44      	ldr	r2, [pc, #272]	; (8003afc <socket+0x214>)
 80039ec:	8011      	strh	r1, [r2, #0]
 80039ee:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 80039f0:	4b42      	ldr	r3, [pc, #264]	; (8003afc <socket+0x214>)
 80039f2:	881b      	ldrh	r3, [r3, #0]
 80039f4:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d103      	bne.n	8003a04 <socket+0x11c>
 80039fc:	4b3f      	ldr	r3, [pc, #252]	; (8003afc <socket+0x214>)
 80039fe:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8003a02:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);	
 8003a04:	79fb      	ldrb	r3, [r7, #7]
 8003a06:	009b      	lsls	r3, r3, #2
 8003a08:	3301      	adds	r3, #1
 8003a0a:	00db      	lsls	r3, r3, #3
 8003a0c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003a10:	461a      	mov	r2, r3
 8003a12:	88bb      	ldrh	r3, [r7, #4]
 8003a14:	0a1b      	lsrs	r3, r3, #8
 8003a16:	b29b      	uxth	r3, r3
 8003a18:	b2db      	uxtb	r3, r3
 8003a1a:	4619      	mov	r1, r3
 8003a1c:	4610      	mov	r0, r2
 8003a1e:	f000 fbb1 	bl	8004184 <WIZCHIP_WRITE>
 8003a22:	79fb      	ldrb	r3, [r7, #7]
 8003a24:	009b      	lsls	r3, r3, #2
 8003a26:	3301      	adds	r3, #1
 8003a28:	00db      	lsls	r3, r3, #3
 8003a2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a2e:	461a      	mov	r2, r3
 8003a30:	88bb      	ldrh	r3, [r7, #4]
 8003a32:	b2db      	uxtb	r3, r3
 8003a34:	4619      	mov	r1, r3
 8003a36:	4610      	mov	r0, r2
 8003a38:	f000 fba4 	bl	8004184 <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 8003a3c:	79fb      	ldrb	r3, [r7, #7]
 8003a3e:	009b      	lsls	r3, r3, #2
 8003a40:	3301      	adds	r3, #1
 8003a42:	00db      	lsls	r3, r3, #3
 8003a44:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003a48:	2101      	movs	r1, #1
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f000 fb9a 	bl	8004184 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8003a50:	bf00      	nop
 8003a52:	79fb      	ldrb	r3, [r7, #7]
 8003a54:	009b      	lsls	r3, r3, #2
 8003a56:	3301      	adds	r3, #1
 8003a58:	00db      	lsls	r3, r3, #3
 8003a5a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f000 fb44 	bl	80040ec <WIZCHIP_READ>
 8003a64:	4603      	mov	r3, r0
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d1f3      	bne.n	8003a52 <socket+0x16a>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 8003a6a:	79fb      	ldrb	r3, [r7, #7]
 8003a6c:	2201      	movs	r2, #1
 8003a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a72:	b21b      	sxth	r3, r3
 8003a74:	43db      	mvns	r3, r3
 8003a76:	b21a      	sxth	r2, r3
 8003a78:	4b21      	ldr	r3, [pc, #132]	; (8003b00 <socket+0x218>)
 8003a7a:	881b      	ldrh	r3, [r3, #0]
 8003a7c:	b21b      	sxth	r3, r3
 8003a7e:	4013      	ands	r3, r2
 8003a80:	b21b      	sxth	r3, r3
 8003a82:	b29a      	uxth	r2, r3
 8003a84:	4b1e      	ldr	r3, [pc, #120]	; (8003b00 <socket+0x218>)
 8003a86:	801a      	strh	r2, [r3, #0]
   //
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 8003a88:	78fb      	ldrb	r3, [r7, #3]
 8003a8a:	f003 0201 	and.w	r2, r3, #1
 8003a8e:	79fb      	ldrb	r3, [r7, #7]
 8003a90:	fa02 f303 	lsl.w	r3, r2, r3
 8003a94:	b21a      	sxth	r2, r3
 8003a96:	4b1a      	ldr	r3, [pc, #104]	; (8003b00 <socket+0x218>)
 8003a98:	881b      	ldrh	r3, [r3, #0]
 8003a9a:	b21b      	sxth	r3, r3
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	b21b      	sxth	r3, r3
 8003aa0:	b29a      	uxth	r2, r3
 8003aa2:	4b17      	ldr	r3, [pc, #92]	; (8003b00 <socket+0x218>)
 8003aa4:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 8003aa6:	79fb      	ldrb	r3, [r7, #7]
 8003aa8:	2201      	movs	r2, #1
 8003aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8003aae:	b21b      	sxth	r3, r3
 8003ab0:	43db      	mvns	r3, r3
 8003ab2:	b21a      	sxth	r2, r3
 8003ab4:	4b13      	ldr	r3, [pc, #76]	; (8003b04 <socket+0x21c>)
 8003ab6:	881b      	ldrh	r3, [r3, #0]
 8003ab8:	b21b      	sxth	r3, r3
 8003aba:	4013      	ands	r3, r2
 8003abc:	b21b      	sxth	r3, r3
 8003abe:	b29a      	uxth	r2, r3
 8003ac0:	4b10      	ldr	r3, [pc, #64]	; (8003b04 <socket+0x21c>)
 8003ac2:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 8003ac4:	79fb      	ldrb	r3, [r7, #7]
 8003ac6:	4a10      	ldr	r2, [pc, #64]	; (8003b08 <socket+0x220>)
 8003ac8:	2100      	movs	r1, #0
 8003aca:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
 8003ace:	79fb      	ldrb	r3, [r7, #7]
 8003ad0:	4a0e      	ldr	r2, [pc, #56]	; (8003b0c <socket+0x224>)
 8003ad2:	2100      	movs	r1, #0
 8003ad4:	54d1      	strb	r1, [r2, r3]
   //
   while(getSn_SR(sn) == SOCK_CLOSED);
 8003ad6:	bf00      	nop
 8003ad8:	79fb      	ldrb	r3, [r7, #7]
 8003ada:	009b      	lsls	r3, r3, #2
 8003adc:	3301      	adds	r3, #1
 8003ade:	00db      	lsls	r3, r3, #3
 8003ae0:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	f000 fb01 	bl	80040ec <WIZCHIP_READ>
 8003aea:	4603      	mov	r3, r0
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d0f3      	beq.n	8003ad8 <socket+0x1f0>
   return (int8_t)sn;
 8003af0:	f997 3007 	ldrsb.w	r3, [r7, #7]
}	   
 8003af4:	4618      	mov	r0, r3
 8003af6:	3714      	adds	r7, #20
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd90      	pop	{r4, r7, pc}
 8003afc:	20000024 	.word	0x20000024
 8003b00:	20000600 	.word	0x20000600
 8003b04:	20000602 	.word	0x20000602
 8003b08:	20000604 	.word	0x20000604
 8003b0c:	20000614 	.word	0x20000614

08003b10 <close>:

int8_t close(uint8_t sn)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b082      	sub	sp, #8
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	4603      	mov	r3, r0
 8003b18:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 8003b1a:	79fb      	ldrb	r3, [r7, #7]
 8003b1c:	2b08      	cmp	r3, #8
 8003b1e:	d902      	bls.n	8003b26 <close+0x16>
 8003b20:	f04f 33ff 	mov.w	r3, #4294967295
 8003b24:	e055      	b.n	8003bd2 <close+0xc2>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 8003b26:	79fb      	ldrb	r3, [r7, #7]
 8003b28:	009b      	lsls	r3, r3, #2
 8003b2a:	3301      	adds	r3, #1
 8003b2c:	00db      	lsls	r3, r3, #3
 8003b2e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003b32:	2110      	movs	r1, #16
 8003b34:	4618      	mov	r0, r3
 8003b36:	f000 fb25 	bl	8004184 <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 8003b3a:	bf00      	nop
 8003b3c:	79fb      	ldrb	r3, [r7, #7]
 8003b3e:	009b      	lsls	r3, r3, #2
 8003b40:	3301      	adds	r3, #1
 8003b42:	00db      	lsls	r3, r3, #3
 8003b44:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f000 facf 	bl	80040ec <WIZCHIP_READ>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d1f3      	bne.n	8003b3c <close+0x2c>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 8003b54:	79fb      	ldrb	r3, [r7, #7]
 8003b56:	009b      	lsls	r3, r3, #2
 8003b58:	3301      	adds	r3, #1
 8003b5a:	00db      	lsls	r3, r3, #3
 8003b5c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8003b60:	211f      	movs	r1, #31
 8003b62:	4618      	mov	r0, r3
 8003b64:	f000 fb0e 	bl	8004184 <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 8003b68:	79fb      	ldrb	r3, [r7, #7]
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b70:	b21b      	sxth	r3, r3
 8003b72:	43db      	mvns	r3, r3
 8003b74:	b21a      	sxth	r2, r3
 8003b76:	4b19      	ldr	r3, [pc, #100]	; (8003bdc <close+0xcc>)
 8003b78:	881b      	ldrh	r3, [r3, #0]
 8003b7a:	b21b      	sxth	r3, r3
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	b21b      	sxth	r3, r3
 8003b80:	b29a      	uxth	r2, r3
 8003b82:	4b16      	ldr	r3, [pc, #88]	; (8003bdc <close+0xcc>)
 8003b84:	801a      	strh	r2, [r3, #0]
	//
	sock_is_sending &= ~(1<<sn);
 8003b86:	79fb      	ldrb	r3, [r7, #7]
 8003b88:	2201      	movs	r2, #1
 8003b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b8e:	b21b      	sxth	r3, r3
 8003b90:	43db      	mvns	r3, r3
 8003b92:	b21a      	sxth	r2, r3
 8003b94:	4b12      	ldr	r3, [pc, #72]	; (8003be0 <close+0xd0>)
 8003b96:	881b      	ldrh	r3, [r3, #0]
 8003b98:	b21b      	sxth	r3, r3
 8003b9a:	4013      	ands	r3, r2
 8003b9c:	b21b      	sxth	r3, r3
 8003b9e:	b29a      	uxth	r2, r3
 8003ba0:	4b0f      	ldr	r3, [pc, #60]	; (8003be0 <close+0xd0>)
 8003ba2:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 8003ba4:	79fb      	ldrb	r3, [r7, #7]
 8003ba6:	4a0f      	ldr	r2, [pc, #60]	; (8003be4 <close+0xd4>)
 8003ba8:	2100      	movs	r1, #0
 8003baa:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 8003bae:	79fb      	ldrb	r3, [r7, #7]
 8003bb0:	4a0d      	ldr	r2, [pc, #52]	; (8003be8 <close+0xd8>)
 8003bb2:	2100      	movs	r1, #0
 8003bb4:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 8003bb6:	bf00      	nop
 8003bb8:	79fb      	ldrb	r3, [r7, #7]
 8003bba:	009b      	lsls	r3, r3, #2
 8003bbc:	3301      	adds	r3, #1
 8003bbe:	00db      	lsls	r3, r3, #3
 8003bc0:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	f000 fa91 	bl	80040ec <WIZCHIP_READ>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d1f3      	bne.n	8003bb8 <close+0xa8>
	return SOCK_OK;
 8003bd0:	2301      	movs	r3, #1
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3708      	adds	r7, #8
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}
 8003bda:	bf00      	nop
 8003bdc:	20000600 	.word	0x20000600
 8003be0:	20000602 	.word	0x20000602
 8003be4:	20000604 	.word	0x20000604
 8003be8:	20000614 	.word	0x20000614

08003bec <listen>:

int8_t listen(uint8_t sn)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b082      	sub	sp, #8
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 8003bf6:	79fb      	ldrb	r3, [r7, #7]
 8003bf8:	2b08      	cmp	r3, #8
 8003bfa:	d902      	bls.n	8003c02 <listen+0x16>
 8003bfc:	f04f 33ff 	mov.w	r3, #4294967295
 8003c00:	e049      	b.n	8003c96 <listen+0xaa>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8003c02:	79fb      	ldrb	r3, [r7, #7]
 8003c04:	009b      	lsls	r3, r3, #2
 8003c06:	3301      	adds	r3, #1
 8003c08:	00db      	lsls	r3, r3, #3
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	f000 fa6e 	bl	80040ec <WIZCHIP_READ>
 8003c10:	4603      	mov	r3, r0
 8003c12:	f003 030f 	and.w	r3, r3, #15
 8003c16:	2b01      	cmp	r3, #1
 8003c18:	d002      	beq.n	8003c20 <listen+0x34>
 8003c1a:	f06f 0304 	mvn.w	r3, #4
 8003c1e:	e03a      	b.n	8003c96 <listen+0xaa>
	CHECK_SOCKINIT();
 8003c20:	79fb      	ldrb	r3, [r7, #7]
 8003c22:	009b      	lsls	r3, r3, #2
 8003c24:	3301      	adds	r3, #1
 8003c26:	00db      	lsls	r3, r3, #3
 8003c28:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	f000 fa5d 	bl	80040ec <WIZCHIP_READ>
 8003c32:	4603      	mov	r3, r0
 8003c34:	2b13      	cmp	r3, #19
 8003c36:	d002      	beq.n	8003c3e <listen+0x52>
 8003c38:	f06f 0302 	mvn.w	r3, #2
 8003c3c:	e02b      	b.n	8003c96 <listen+0xaa>
	setSn_CR(sn,Sn_CR_LISTEN);
 8003c3e:	79fb      	ldrb	r3, [r7, #7]
 8003c40:	009b      	lsls	r3, r3, #2
 8003c42:	3301      	adds	r3, #1
 8003c44:	00db      	lsls	r3, r3, #3
 8003c46:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003c4a:	2102      	movs	r1, #2
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	f000 fa99 	bl	8004184 <WIZCHIP_WRITE>
	while(getSn_CR(sn));
 8003c52:	bf00      	nop
 8003c54:	79fb      	ldrb	r3, [r7, #7]
 8003c56:	009b      	lsls	r3, r3, #2
 8003c58:	3301      	adds	r3, #1
 8003c5a:	00db      	lsls	r3, r3, #3
 8003c5c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003c60:	4618      	mov	r0, r3
 8003c62:	f000 fa43 	bl	80040ec <WIZCHIP_READ>
 8003c66:	4603      	mov	r3, r0
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d1f3      	bne.n	8003c54 <listen+0x68>
   while(getSn_SR(sn) != SOCK_LISTEN)
 8003c6c:	e006      	b.n	8003c7c <listen+0x90>
   {
         close(sn);
 8003c6e:	79fb      	ldrb	r3, [r7, #7]
 8003c70:	4618      	mov	r0, r3
 8003c72:	f7ff ff4d 	bl	8003b10 <close>
         return SOCKERR_SOCKCLOSED;
 8003c76:	f06f 0303 	mvn.w	r3, #3
 8003c7a:	e00c      	b.n	8003c96 <listen+0xaa>
   while(getSn_SR(sn) != SOCK_LISTEN)
 8003c7c:	79fb      	ldrb	r3, [r7, #7]
 8003c7e:	009b      	lsls	r3, r3, #2
 8003c80:	3301      	adds	r3, #1
 8003c82:	00db      	lsls	r3, r3, #3
 8003c84:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f000 fa2f 	bl	80040ec <WIZCHIP_READ>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	2b14      	cmp	r3, #20
 8003c92:	d1ec      	bne.n	8003c6e <listen+0x82>
   }
   return SOCK_OK;
 8003c94:	2301      	movs	r3, #1
}
 8003c96:	4618      	mov	r0, r3
 8003c98:	3708      	adds	r7, #8
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}
	...

08003ca0 <disconnect>:
   
   return SOCK_OK;
}

int8_t disconnect(uint8_t sn)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b082      	sub	sp, #8
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	71fb      	strb	r3, [r7, #7]
   CHECK_SOCKNUM();
 8003caa:	79fb      	ldrb	r3, [r7, #7]
 8003cac:	2b08      	cmp	r3, #8
 8003cae:	d902      	bls.n	8003cb6 <disconnect+0x16>
 8003cb0:	f04f 33ff 	mov.w	r3, #4294967295
 8003cb4:	e062      	b.n	8003d7c <disconnect+0xdc>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8003cb6:	79fb      	ldrb	r3, [r7, #7]
 8003cb8:	009b      	lsls	r3, r3, #2
 8003cba:	3301      	adds	r3, #1
 8003cbc:	00db      	lsls	r3, r3, #3
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	f000 fa14 	bl	80040ec <WIZCHIP_READ>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	f003 030f 	and.w	r3, r3, #15
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d002      	beq.n	8003cd4 <disconnect+0x34>
 8003cce:	f06f 0304 	mvn.w	r3, #4
 8003cd2:	e053      	b.n	8003d7c <disconnect+0xdc>
	setSn_CR(sn,Sn_CR_DISCON);
 8003cd4:	79fb      	ldrb	r3, [r7, #7]
 8003cd6:	009b      	lsls	r3, r3, #2
 8003cd8:	3301      	adds	r3, #1
 8003cda:	00db      	lsls	r3, r3, #3
 8003cdc:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003ce0:	2108      	movs	r1, #8
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	f000 fa4e 	bl	8004184 <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn));
 8003ce8:	bf00      	nop
 8003cea:	79fb      	ldrb	r3, [r7, #7]
 8003cec:	009b      	lsls	r3, r3, #2
 8003cee:	3301      	adds	r3, #1
 8003cf0:	00db      	lsls	r3, r3, #3
 8003cf2:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f000 f9f8 	bl	80040ec <WIZCHIP_READ>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d1f3      	bne.n	8003cea <disconnect+0x4a>
	sock_is_sending &= ~(1<<sn);
 8003d02:	79fb      	ldrb	r3, [r7, #7]
 8003d04:	2201      	movs	r2, #1
 8003d06:	fa02 f303 	lsl.w	r3, r2, r3
 8003d0a:	b21b      	sxth	r3, r3
 8003d0c:	43db      	mvns	r3, r3
 8003d0e:	b21a      	sxth	r2, r3
 8003d10:	4b1c      	ldr	r3, [pc, #112]	; (8003d84 <disconnect+0xe4>)
 8003d12:	881b      	ldrh	r3, [r3, #0]
 8003d14:	b21b      	sxth	r3, r3
 8003d16:	4013      	ands	r3, r2
 8003d18:	b21b      	sxth	r3, r3
 8003d1a:	b29a      	uxth	r2, r3
 8003d1c:	4b19      	ldr	r3, [pc, #100]	; (8003d84 <disconnect+0xe4>)
 8003d1e:	801a      	strh	r2, [r3, #0]
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 8003d20:	4b19      	ldr	r3, [pc, #100]	; (8003d88 <disconnect+0xe8>)
 8003d22:	881b      	ldrh	r3, [r3, #0]
 8003d24:	461a      	mov	r2, r3
 8003d26:	79fb      	ldrb	r3, [r7, #7]
 8003d28:	fa42 f303 	asr.w	r3, r2, r3
 8003d2c:	f003 0301 	and.w	r3, r3, #1
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d016      	beq.n	8003d62 <disconnect+0xc2>
 8003d34:	2300      	movs	r3, #0
 8003d36:	e021      	b.n	8003d7c <disconnect+0xdc>
	while(getSn_SR(sn) != SOCK_CLOSED)
	{
	   if(getSn_IR(sn) & Sn_IR_TIMEOUT)
 8003d38:	79fb      	ldrb	r3, [r7, #7]
 8003d3a:	009b      	lsls	r3, r3, #2
 8003d3c:	3301      	adds	r3, #1
 8003d3e:	00db      	lsls	r3, r3, #3
 8003d40:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8003d44:	4618      	mov	r0, r3
 8003d46:	f000 f9d1 	bl	80040ec <WIZCHIP_READ>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	f003 0308 	and.w	r3, r3, #8
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d006      	beq.n	8003d62 <disconnect+0xc2>
	   {
	      close(sn);
 8003d54:	79fb      	ldrb	r3, [r7, #7]
 8003d56:	4618      	mov	r0, r3
 8003d58:	f7ff feda 	bl	8003b10 <close>
	      return SOCKERR_TIMEOUT;
 8003d5c:	f06f 030c 	mvn.w	r3, #12
 8003d60:	e00c      	b.n	8003d7c <disconnect+0xdc>
	while(getSn_SR(sn) != SOCK_CLOSED)
 8003d62:	79fb      	ldrb	r3, [r7, #7]
 8003d64:	009b      	lsls	r3, r3, #2
 8003d66:	3301      	adds	r3, #1
 8003d68:	00db      	lsls	r3, r3, #3
 8003d6a:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f000 f9bc 	bl	80040ec <WIZCHIP_READ>
 8003d74:	4603      	mov	r3, r0
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d1de      	bne.n	8003d38 <disconnect+0x98>
	   }
	}
	return SOCK_OK;
 8003d7a:	2301      	movs	r3, #1
}
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	3708      	adds	r7, #8
 8003d80:	46bd      	mov	sp, r7
 8003d82:	bd80      	pop	{r7, pc}
 8003d84:	20000602 	.word	0x20000602
 8003d88:	20000600 	.word	0x20000600

08003d8c <send>:

int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b084      	sub	sp, #16
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	4603      	mov	r3, r0
 8003d94:	6039      	str	r1, [r7, #0]
 8003d96:	71fb      	strb	r3, [r7, #7]
 8003d98:	4613      	mov	r3, r2
 8003d9a:	80bb      	strh	r3, [r7, #4]
   uint8_t tmp=0;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	73fb      	strb	r3, [r7, #15]
   uint16_t freesize=0;
 8003da0:	2300      	movs	r3, #0
 8003da2:	81bb      	strh	r3, [r7, #12]
   
   CHECK_SOCKNUM();
 8003da4:	79fb      	ldrb	r3, [r7, #7]
 8003da6:	2b08      	cmp	r3, #8
 8003da8:	d902      	bls.n	8003db0 <send+0x24>
 8003daa:	f04f 33ff 	mov.w	r3, #4294967295
 8003dae:	e0de      	b.n	8003f6e <send+0x1e2>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8003db0:	79fb      	ldrb	r3, [r7, #7]
 8003db2:	009b      	lsls	r3, r3, #2
 8003db4:	3301      	adds	r3, #1
 8003db6:	00db      	lsls	r3, r3, #3
 8003db8:	4618      	mov	r0, r3
 8003dba:	f000 f997 	bl	80040ec <WIZCHIP_READ>
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	f003 030f 	and.w	r3, r3, #15
 8003dc4:	2b01      	cmp	r3, #1
 8003dc6:	d002      	beq.n	8003dce <send+0x42>
 8003dc8:	f06f 0304 	mvn.w	r3, #4
 8003dcc:	e0cf      	b.n	8003f6e <send+0x1e2>
   CHECK_SOCKDATA();
 8003dce:	88bb      	ldrh	r3, [r7, #4]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d102      	bne.n	8003dda <send+0x4e>
 8003dd4:	f06f 030d 	mvn.w	r3, #13
 8003dd8:	e0c9      	b.n	8003f6e <send+0x1e2>
   tmp = getSn_SR(sn);
 8003dda:	79fb      	ldrb	r3, [r7, #7]
 8003ddc:	009b      	lsls	r3, r3, #2
 8003dde:	3301      	adds	r3, #1
 8003de0:	00db      	lsls	r3, r3, #3
 8003de2:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8003de6:	4618      	mov	r0, r3
 8003de8:	f000 f980 	bl	80040ec <WIZCHIP_READ>
 8003dec:	4603      	mov	r3, r0
 8003dee:	73fb      	strb	r3, [r7, #15]
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 8003df0:	7bfb      	ldrb	r3, [r7, #15]
 8003df2:	2b17      	cmp	r3, #23
 8003df4:	d005      	beq.n	8003e02 <send+0x76>
 8003df6:	7bfb      	ldrb	r3, [r7, #15]
 8003df8:	2b1c      	cmp	r3, #28
 8003dfa:	d002      	beq.n	8003e02 <send+0x76>
 8003dfc:	f06f 0306 	mvn.w	r3, #6
 8003e00:	e0b5      	b.n	8003f6e <send+0x1e2>
   if( sock_is_sending & (1<<sn) )
 8003e02:	4b5d      	ldr	r3, [pc, #372]	; (8003f78 <send+0x1ec>)
 8003e04:	881b      	ldrh	r3, [r3, #0]
 8003e06:	461a      	mov	r2, r3
 8003e08:	79fb      	ldrb	r3, [r7, #7]
 8003e0a:	fa42 f303 	asr.w	r3, r2, r3
 8003e0e:	f003 0301 	and.w	r3, r3, #1
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d039      	beq.n	8003e8a <send+0xfe>
   {
      tmp = getSn_IR(sn);
 8003e16:	79fb      	ldrb	r3, [r7, #7]
 8003e18:	009b      	lsls	r3, r3, #2
 8003e1a:	3301      	adds	r3, #1
 8003e1c:	00db      	lsls	r3, r3, #3
 8003e1e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8003e22:	4618      	mov	r0, r3
 8003e24:	f000 f962 	bl	80040ec <WIZCHIP_READ>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	f003 031f 	and.w	r3, r3, #31
 8003e2e:	73fb      	strb	r3, [r7, #15]
      if(tmp & Sn_IR_SENDOK)
 8003e30:	7bfb      	ldrb	r3, [r7, #15]
 8003e32:	f003 0310 	and.w	r3, r3, #16
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d019      	beq.n	8003e6e <send+0xe2>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 8003e3a:	79fb      	ldrb	r3, [r7, #7]
 8003e3c:	009b      	lsls	r3, r3, #2
 8003e3e:	3301      	adds	r3, #1
 8003e40:	00db      	lsls	r3, r3, #3
 8003e42:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8003e46:	2110      	movs	r1, #16
 8003e48:	4618      	mov	r0, r3
 8003e4a:	f000 f99b 	bl	8004184 <WIZCHIP_WRITE>
               setSn_CR(sn,Sn_CR_SEND);
               while(getSn_CR(sn));
               return SOCK_BUSY;
            }
         #endif
         sock_is_sending &= ~(1<<sn);         
 8003e4e:	79fb      	ldrb	r3, [r7, #7]
 8003e50:	2201      	movs	r2, #1
 8003e52:	fa02 f303 	lsl.w	r3, r2, r3
 8003e56:	b21b      	sxth	r3, r3
 8003e58:	43db      	mvns	r3, r3
 8003e5a:	b21a      	sxth	r2, r3
 8003e5c:	4b46      	ldr	r3, [pc, #280]	; (8003f78 <send+0x1ec>)
 8003e5e:	881b      	ldrh	r3, [r3, #0]
 8003e60:	b21b      	sxth	r3, r3
 8003e62:	4013      	ands	r3, r2
 8003e64:	b21b      	sxth	r3, r3
 8003e66:	b29a      	uxth	r2, r3
 8003e68:	4b43      	ldr	r3, [pc, #268]	; (8003f78 <send+0x1ec>)
 8003e6a:	801a      	strh	r2, [r3, #0]
 8003e6c:	e00d      	b.n	8003e8a <send+0xfe>
      }
      else if(tmp & Sn_IR_TIMEOUT)
 8003e6e:	7bfb      	ldrb	r3, [r7, #15]
 8003e70:	f003 0308 	and.w	r3, r3, #8
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d006      	beq.n	8003e86 <send+0xfa>
      {
         close(sn);
 8003e78:	79fb      	ldrb	r3, [r7, #7]
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f7ff fe48 	bl	8003b10 <close>
         return SOCKERR_TIMEOUT;
 8003e80:	f06f 030c 	mvn.w	r3, #12
 8003e84:	e073      	b.n	8003f6e <send+0x1e2>
      }
      else return SOCK_BUSY;
 8003e86:	2300      	movs	r3, #0
 8003e88:	e071      	b.n	8003f6e <send+0x1e2>
   }
   freesize = getSn_TxMAX(sn);
 8003e8a:	79fb      	ldrb	r3, [r7, #7]
 8003e8c:	009b      	lsls	r3, r3, #2
 8003e8e:	3301      	adds	r3, #1
 8003e90:	00db      	lsls	r3, r3, #3
 8003e92:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8003e96:	4618      	mov	r0, r3
 8003e98:	f000 f928 	bl	80040ec <WIZCHIP_READ>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	b29b      	uxth	r3, r3
 8003ea0:	029b      	lsls	r3, r3, #10
 8003ea2:	81bb      	strh	r3, [r7, #12]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 8003ea4:	88ba      	ldrh	r2, [r7, #4]
 8003ea6:	89bb      	ldrh	r3, [r7, #12]
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d901      	bls.n	8003eb0 <send+0x124>
 8003eac:	89bb      	ldrh	r3, [r7, #12]
 8003eae:	80bb      	strh	r3, [r7, #4]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 8003eb0:	79fb      	ldrb	r3, [r7, #7]
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	f000 fa74 	bl	80043a0 <getSn_TX_FSR>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	81bb      	strh	r3, [r7, #12]
      tmp = getSn_SR(sn);
 8003ebc:	79fb      	ldrb	r3, [r7, #7]
 8003ebe:	009b      	lsls	r3, r3, #2
 8003ec0:	3301      	adds	r3, #1
 8003ec2:	00db      	lsls	r3, r3, #3
 8003ec4:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8003ec8:	4618      	mov	r0, r3
 8003eca:	f000 f90f 	bl	80040ec <WIZCHIP_READ>
 8003ece:	4603      	mov	r3, r0
 8003ed0:	73fb      	strb	r3, [r7, #15]
      if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT))
 8003ed2:	7bfb      	ldrb	r3, [r7, #15]
 8003ed4:	2b17      	cmp	r3, #23
 8003ed6:	d009      	beq.n	8003eec <send+0x160>
 8003ed8:	7bfb      	ldrb	r3, [r7, #15]
 8003eda:	2b1c      	cmp	r3, #28
 8003edc:	d006      	beq.n	8003eec <send+0x160>
      {
         close(sn);
 8003ede:	79fb      	ldrb	r3, [r7, #7]
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	f7ff fe15 	bl	8003b10 <close>
         return SOCKERR_SOCKSTATUS;
 8003ee6:	f06f 0306 	mvn.w	r3, #6
 8003eea:	e040      	b.n	8003f6e <send+0x1e2>
      }
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 8003eec:	4b23      	ldr	r3, [pc, #140]	; (8003f7c <send+0x1f0>)
 8003eee:	881b      	ldrh	r3, [r3, #0]
 8003ef0:	461a      	mov	r2, r3
 8003ef2:	79fb      	ldrb	r3, [r7, #7]
 8003ef4:	fa42 f303 	asr.w	r3, r2, r3
 8003ef8:	f003 0301 	and.w	r3, r3, #1
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d005      	beq.n	8003f0c <send+0x180>
 8003f00:	88ba      	ldrh	r2, [r7, #4]
 8003f02:	89bb      	ldrh	r3, [r7, #12]
 8003f04:	429a      	cmp	r2, r3
 8003f06:	d901      	bls.n	8003f0c <send+0x180>
 8003f08:	2300      	movs	r3, #0
 8003f0a:	e030      	b.n	8003f6e <send+0x1e2>
      if(len <= freesize) break;
 8003f0c:	88ba      	ldrh	r2, [r7, #4]
 8003f0e:	89bb      	ldrh	r3, [r7, #12]
 8003f10:	429a      	cmp	r2, r3
 8003f12:	d900      	bls.n	8003f16 <send+0x18a>
      freesize = getSn_TX_FSR(sn);
 8003f14:	e7cc      	b.n	8003eb0 <send+0x124>
      if(len <= freesize) break;
 8003f16:	bf00      	nop
   }
   wiz_send_data(sn, buf, len);
 8003f18:	88ba      	ldrh	r2, [r7, #4]
 8003f1a:	79fb      	ldrb	r3, [r7, #7]
 8003f1c:	6839      	ldr	r1, [r7, #0]
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f000 fad4 	bl	80044cc <wiz_send_data>

   #if _WIZCHIP_ == 5300
      setSn_TX_WRSR(sn,len);
   #endif
   
   setSn_CR(sn,Sn_CR_SEND);
 8003f24:	79fb      	ldrb	r3, [r7, #7]
 8003f26:	009b      	lsls	r3, r3, #2
 8003f28:	3301      	adds	r3, #1
 8003f2a:	00db      	lsls	r3, r3, #3
 8003f2c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003f30:	2120      	movs	r1, #32
 8003f32:	4618      	mov	r0, r3
 8003f34:	f000 f926 	bl	8004184 <WIZCHIP_WRITE>
   /* wait to process the command... */
   while(getSn_CR(sn));
 8003f38:	bf00      	nop
 8003f3a:	79fb      	ldrb	r3, [r7, #7]
 8003f3c:	009b      	lsls	r3, r3, #2
 8003f3e:	3301      	adds	r3, #1
 8003f40:	00db      	lsls	r3, r3, #3
 8003f42:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003f46:	4618      	mov	r0, r3
 8003f48:	f000 f8d0 	bl	80040ec <WIZCHIP_READ>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d1f3      	bne.n	8003f3a <send+0x1ae>
   sock_is_sending |= (1 << sn);
 8003f52:	79fb      	ldrb	r3, [r7, #7]
 8003f54:	2201      	movs	r2, #1
 8003f56:	fa02 f303 	lsl.w	r3, r2, r3
 8003f5a:	b21a      	sxth	r2, r3
 8003f5c:	4b06      	ldr	r3, [pc, #24]	; (8003f78 <send+0x1ec>)
 8003f5e:	881b      	ldrh	r3, [r3, #0]
 8003f60:	b21b      	sxth	r3, r3
 8003f62:	4313      	orrs	r3, r2
 8003f64:	b21b      	sxth	r3, r3
 8003f66:	b29a      	uxth	r2, r3
 8003f68:	4b03      	ldr	r3, [pc, #12]	; (8003f78 <send+0x1ec>)
 8003f6a:	801a      	strh	r2, [r3, #0]
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8003f6c:	88bb      	ldrh	r3, [r7, #4]
}
 8003f6e:	4618      	mov	r0, r3
 8003f70:	3710      	adds	r7, #16
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}
 8003f76:	bf00      	nop
 8003f78:	20000602 	.word	0x20000602
 8003f7c:	20000600 	.word	0x20000600

08003f80 <recv>:


int32_t recv(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8003f80:	b590      	push	{r4, r7, lr}
 8003f82:	b085      	sub	sp, #20
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	4603      	mov	r3, r0
 8003f88:	6039      	str	r1, [r7, #0]
 8003f8a:	71fb      	strb	r3, [r7, #7]
 8003f8c:	4613      	mov	r3, r2
 8003f8e:	80bb      	strh	r3, [r7, #4]
   uint8_t  tmp = 0;
 8003f90:	2300      	movs	r3, #0
 8003f92:	73fb      	strb	r3, [r7, #15]
   uint16_t recvsize = 0;
 8003f94:	2300      	movs	r3, #0
 8003f96:	81bb      	strh	r3, [r7, #12]
#if   _WIZCHIP_ == 5300
   uint8_t head[2];
   uint16_t mr;
#endif
//
   CHECK_SOCKNUM();
 8003f98:	79fb      	ldrb	r3, [r7, #7]
 8003f9a:	2b08      	cmp	r3, #8
 8003f9c:	d902      	bls.n	8003fa4 <recv+0x24>
 8003f9e:	f04f 33ff 	mov.w	r3, #4294967295
 8003fa2:	e09c      	b.n	80040de <recv+0x15e>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8003fa4:	79fb      	ldrb	r3, [r7, #7]
 8003fa6:	009b      	lsls	r3, r3, #2
 8003fa8:	3301      	adds	r3, #1
 8003faa:	00db      	lsls	r3, r3, #3
 8003fac:	4618      	mov	r0, r3
 8003fae:	f000 f89d 	bl	80040ec <WIZCHIP_READ>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	f003 030f 	and.w	r3, r3, #15
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	d002      	beq.n	8003fc2 <recv+0x42>
 8003fbc:	f06f 0304 	mvn.w	r3, #4
 8003fc0:	e08d      	b.n	80040de <recv+0x15e>
   CHECK_SOCKDATA();
 8003fc2:	88bb      	ldrh	r3, [r7, #4]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d102      	bne.n	8003fce <recv+0x4e>
 8003fc8:	f06f 030d 	mvn.w	r3, #13
 8003fcc:	e087      	b.n	80040de <recv+0x15e>
   
   recvsize = getSn_RxMAX(sn);
 8003fce:	79fb      	ldrb	r3, [r7, #7]
 8003fd0:	009b      	lsls	r3, r3, #2
 8003fd2:	3301      	adds	r3, #1
 8003fd4:	00db      	lsls	r3, r3, #3
 8003fd6:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f000 f886 	bl	80040ec <WIZCHIP_READ>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	b29b      	uxth	r3, r3
 8003fe4:	029b      	lsls	r3, r3, #10
 8003fe6:	81bb      	strh	r3, [r7, #12]
   if(recvsize < len) len = recvsize;
 8003fe8:	89ba      	ldrh	r2, [r7, #12]
 8003fea:	88bb      	ldrh	r3, [r7, #4]
 8003fec:	429a      	cmp	r2, r3
 8003fee:	d201      	bcs.n	8003ff4 <recv+0x74>
 8003ff0:	89bb      	ldrh	r3, [r7, #12]
 8003ff2:	80bb      	strh	r3, [r7, #4]
   {
#endif
//
      while(1)
      {
         recvsize = getSn_RX_RSR(sn);
 8003ff4:	79fb      	ldrb	r3, [r7, #7]
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f000 fa1d 	bl	8004436 <getSn_RX_RSR>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	81bb      	strh	r3, [r7, #12]
         tmp = getSn_SR(sn);
 8004000:	79fb      	ldrb	r3, [r7, #7]
 8004002:	009b      	lsls	r3, r3, #2
 8004004:	3301      	adds	r3, #1
 8004006:	00db      	lsls	r3, r3, #3
 8004008:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800400c:	4618      	mov	r0, r3
 800400e:	f000 f86d 	bl	80040ec <WIZCHIP_READ>
 8004012:	4603      	mov	r3, r0
 8004014:	73fb      	strb	r3, [r7, #15]
         if (tmp != SOCK_ESTABLISHED)
 8004016:	7bfb      	ldrb	r3, [r7, #15]
 8004018:	2b17      	cmp	r3, #23
 800401a:	d026      	beq.n	800406a <recv+0xea>
         {
            if(tmp == SOCK_CLOSE_WAIT)
 800401c:	7bfb      	ldrb	r3, [r7, #15]
 800401e:	2b1c      	cmp	r3, #28
 8004020:	d11c      	bne.n	800405c <recv+0xdc>
            {
               if(recvsize != 0) break;
 8004022:	89bb      	ldrh	r3, [r7, #12]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d133      	bne.n	8004090 <recv+0x110>
               else if(getSn_TX_FSR(sn) == getSn_TxMAX(sn))
 8004028:	79fb      	ldrb	r3, [r7, #7]
 800402a:	4618      	mov	r0, r3
 800402c:	f000 f9b8 	bl	80043a0 <getSn_TX_FSR>
 8004030:	4603      	mov	r3, r0
 8004032:	461c      	mov	r4, r3
 8004034:	79fb      	ldrb	r3, [r7, #7]
 8004036:	009b      	lsls	r3, r3, #2
 8004038:	3301      	adds	r3, #1
 800403a:	00db      	lsls	r3, r3, #3
 800403c:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8004040:	4618      	mov	r0, r3
 8004042:	f000 f853 	bl	80040ec <WIZCHIP_READ>
 8004046:	4603      	mov	r3, r0
 8004048:	029b      	lsls	r3, r3, #10
 800404a:	429c      	cmp	r4, r3
 800404c:	d10d      	bne.n	800406a <recv+0xea>
               {
                  close(sn);
 800404e:	79fb      	ldrb	r3, [r7, #7]
 8004050:	4618      	mov	r0, r3
 8004052:	f7ff fd5d 	bl	8003b10 <close>
                  return SOCKERR_SOCKSTATUS;
 8004056:	f06f 0306 	mvn.w	r3, #6
 800405a:	e040      	b.n	80040de <recv+0x15e>
               }
            }
            else
            {
               close(sn);
 800405c:	79fb      	ldrb	r3, [r7, #7]
 800405e:	4618      	mov	r0, r3
 8004060:	f7ff fd56 	bl	8003b10 <close>
               return SOCKERR_SOCKSTATUS;
 8004064:	f06f 0306 	mvn.w	r3, #6
 8004068:	e039      	b.n	80040de <recv+0x15e>
            }
         }
         if((sock_io_mode & (1<<sn)) && (recvsize == 0)) return SOCK_BUSY;
 800406a:	4b1f      	ldr	r3, [pc, #124]	; (80040e8 <recv+0x168>)
 800406c:	881b      	ldrh	r3, [r3, #0]
 800406e:	461a      	mov	r2, r3
 8004070:	79fb      	ldrb	r3, [r7, #7]
 8004072:	fa42 f303 	asr.w	r3, r2, r3
 8004076:	f003 0301 	and.w	r3, r3, #1
 800407a:	2b00      	cmp	r3, #0
 800407c:	d004      	beq.n	8004088 <recv+0x108>
 800407e:	89bb      	ldrh	r3, [r7, #12]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d101      	bne.n	8004088 <recv+0x108>
 8004084:	2300      	movs	r3, #0
 8004086:	e02a      	b.n	80040de <recv+0x15e>
         if(recvsize != 0) break;
 8004088:	89bb      	ldrh	r3, [r7, #12]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d102      	bne.n	8004094 <recv+0x114>
         recvsize = getSn_RX_RSR(sn);
 800408e:	e7b1      	b.n	8003ff4 <recv+0x74>
               if(recvsize != 0) break;
 8004090:	bf00      	nop
 8004092:	e000      	b.n	8004096 <recv+0x116>
         if(recvsize != 0) break;
 8004094:	bf00      	nop
   }
   else sock_pack_info[sn] = PACK_COMPLETED;
   if(getSn_MR(sn) & Sn_MR_ALIGN) sock_remained_size[sn] = 0;
   //len = recvsize;
#else   
   if(recvsize < len) len = recvsize;   
 8004096:	89ba      	ldrh	r2, [r7, #12]
 8004098:	88bb      	ldrh	r3, [r7, #4]
 800409a:	429a      	cmp	r2, r3
 800409c:	d201      	bcs.n	80040a2 <recv+0x122>
 800409e:	89bb      	ldrh	r3, [r7, #12]
 80040a0:	80bb      	strh	r3, [r7, #4]
   wiz_recv_data(sn, buf, len);
 80040a2:	88ba      	ldrh	r2, [r7, #4]
 80040a4:	79fb      	ldrb	r3, [r7, #7]
 80040a6:	6839      	ldr	r1, [r7, #0]
 80040a8:	4618      	mov	r0, r3
 80040aa:	f000 fa6b 	bl	8004584 <wiz_recv_data>
   setSn_CR(sn,Sn_CR_RECV);
 80040ae:	79fb      	ldrb	r3, [r7, #7]
 80040b0:	009b      	lsls	r3, r3, #2
 80040b2:	3301      	adds	r3, #1
 80040b4:	00db      	lsls	r3, r3, #3
 80040b6:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80040ba:	2140      	movs	r1, #64	; 0x40
 80040bc:	4618      	mov	r0, r3
 80040be:	f000 f861 	bl	8004184 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 80040c2:	bf00      	nop
 80040c4:	79fb      	ldrb	r3, [r7, #7]
 80040c6:	009b      	lsls	r3, r3, #2
 80040c8:	3301      	adds	r3, #1
 80040ca:	00db      	lsls	r3, r3, #3
 80040cc:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80040d0:	4618      	mov	r0, r3
 80040d2:	f000 f80b 	bl	80040ec <WIZCHIP_READ>
 80040d6:	4603      	mov	r3, r0
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d1f3      	bne.n	80040c4 <recv+0x144>
#endif
     
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 80040dc:	88bb      	ldrh	r3, [r7, #4]
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3714      	adds	r7, #20
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd90      	pop	{r4, r7, pc}
 80040e6:	bf00      	nop
 80040e8:	20000600 	.word	0x20000600

080040ec <WIZCHIP_READ>:

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b084      	sub	sp, #16
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
   uint8_t ret;
   uint8_t spi_data[3];

   WIZCHIP_CRITICAL_ENTER();
 80040f4:	4b22      	ldr	r3, [pc, #136]	; (8004180 <WIZCHIP_READ+0x94>)
 80040f6:	689b      	ldr	r3, [r3, #8]
 80040f8:	4798      	blx	r3
   WIZCHIP.CS._select();
 80040fa:	4b21      	ldr	r3, [pc, #132]	; (8004180 <WIZCHIP_READ+0x94>)
 80040fc:	691b      	ldr	r3, [r3, #16]
 80040fe:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8004100:	4b1f      	ldr	r3, [pc, #124]	; (8004180 <WIZCHIP_READ+0x94>)
 8004102:	6a1b      	ldr	r3, [r3, #32]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d003      	beq.n	8004110 <WIZCHIP_READ+0x24>
 8004108:	4b1d      	ldr	r3, [pc, #116]	; (8004180 <WIZCHIP_READ+0x94>)
 800410a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800410c:	2b00      	cmp	r3, #0
 800410e:	d114      	bne.n	800413a <WIZCHIP_READ+0x4e>
   {
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8004110:	4b1b      	ldr	r3, [pc, #108]	; (8004180 <WIZCHIP_READ+0x94>)
 8004112:	69db      	ldr	r3, [r3, #28]
 8004114:	687a      	ldr	r2, [r7, #4]
 8004116:	0c12      	lsrs	r2, r2, #16
 8004118:	b2d2      	uxtb	r2, r2
 800411a:	4610      	mov	r0, r2
 800411c:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 800411e:	4b18      	ldr	r3, [pc, #96]	; (8004180 <WIZCHIP_READ+0x94>)
 8004120:	69db      	ldr	r3, [r3, #28]
 8004122:	687a      	ldr	r2, [r7, #4]
 8004124:	0a12      	lsrs	r2, r2, #8
 8004126:	b2d2      	uxtb	r2, r2
 8004128:	4610      	mov	r0, r2
 800412a:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800412c:	4b14      	ldr	r3, [pc, #80]	; (8004180 <WIZCHIP_READ+0x94>)
 800412e:	69db      	ldr	r3, [r3, #28]
 8004130:	687a      	ldr	r2, [r7, #4]
 8004132:	b2d2      	uxtb	r2, r2
 8004134:	4610      	mov	r0, r2
 8004136:	4798      	blx	r3
 8004138:	e011      	b.n	800415e <WIZCHIP_READ+0x72>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	0c1b      	lsrs	r3, r3, #16
 800413e:	b2db      	uxtb	r3, r3
 8004140:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	0a1b      	lsrs	r3, r3, #8
 8004146:	b2db      	uxtb	r3, r3
 8004148:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	b2db      	uxtb	r3, r3
 800414e:	73bb      	strb	r3, [r7, #14]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8004150:	4b0b      	ldr	r3, [pc, #44]	; (8004180 <WIZCHIP_READ+0x94>)
 8004152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004154:	f107 020c 	add.w	r2, r7, #12
 8004158:	2103      	movs	r1, #3
 800415a:	4610      	mov	r0, r2
 800415c:	4798      	blx	r3
   }
   ret = WIZCHIP.IF.SPI._read_byte();
 800415e:	4b08      	ldr	r3, [pc, #32]	; (8004180 <WIZCHIP_READ+0x94>)
 8004160:	699b      	ldr	r3, [r3, #24]
 8004162:	4798      	blx	r3
 8004164:	4603      	mov	r3, r0
 8004166:	73fb      	strb	r3, [r7, #15]

   WIZCHIP.CS._deselect();
 8004168:	4b05      	ldr	r3, [pc, #20]	; (8004180 <WIZCHIP_READ+0x94>)
 800416a:	695b      	ldr	r3, [r3, #20]
 800416c:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800416e:	4b04      	ldr	r3, [pc, #16]	; (8004180 <WIZCHIP_READ+0x94>)
 8004170:	68db      	ldr	r3, [r3, #12]
 8004172:	4798      	blx	r3
   return ret;
 8004174:	7bfb      	ldrb	r3, [r7, #15]
}
 8004176:	4618      	mov	r0, r3
 8004178:	3710      	adds	r7, #16
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}
 800417e:	bf00      	nop
 8004180:	20000028 	.word	0x20000028

08004184 <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b084      	sub	sp, #16
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
 800418c:	460b      	mov	r3, r1
 800418e:	70fb      	strb	r3, [r7, #3]
   uint8_t spi_data[4];

   WIZCHIP_CRITICAL_ENTER();
 8004190:	4b22      	ldr	r3, [pc, #136]	; (800421c <WIZCHIP_WRITE+0x98>)
 8004192:	689b      	ldr	r3, [r3, #8]
 8004194:	4798      	blx	r3
   WIZCHIP.CS._select();
 8004196:	4b21      	ldr	r3, [pc, #132]	; (800421c <WIZCHIP_WRITE+0x98>)
 8004198:	691b      	ldr	r3, [r3, #16]
 800419a:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	f043 0304 	orr.w	r3, r3, #4
 80041a2:	607b      	str	r3, [r7, #4]

   //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80041a4:	4b1d      	ldr	r3, [pc, #116]	; (800421c <WIZCHIP_WRITE+0x98>)
 80041a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d119      	bne.n	80041e0 <WIZCHIP_WRITE+0x5c>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80041ac:	4b1b      	ldr	r3, [pc, #108]	; (800421c <WIZCHIP_WRITE+0x98>)
 80041ae:	69db      	ldr	r3, [r3, #28]
 80041b0:	687a      	ldr	r2, [r7, #4]
 80041b2:	0c12      	lsrs	r2, r2, #16
 80041b4:	b2d2      	uxtb	r2, r2
 80041b6:	4610      	mov	r0, r2
 80041b8:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80041ba:	4b18      	ldr	r3, [pc, #96]	; (800421c <WIZCHIP_WRITE+0x98>)
 80041bc:	69db      	ldr	r3, [r3, #28]
 80041be:	687a      	ldr	r2, [r7, #4]
 80041c0:	0a12      	lsrs	r2, r2, #8
 80041c2:	b2d2      	uxtb	r2, r2
 80041c4:	4610      	mov	r0, r2
 80041c6:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80041c8:	4b14      	ldr	r3, [pc, #80]	; (800421c <WIZCHIP_WRITE+0x98>)
 80041ca:	69db      	ldr	r3, [r3, #28]
 80041cc:	687a      	ldr	r2, [r7, #4]
 80041ce:	b2d2      	uxtb	r2, r2
 80041d0:	4610      	mov	r0, r2
 80041d2:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte(wb);
 80041d4:	4b11      	ldr	r3, [pc, #68]	; (800421c <WIZCHIP_WRITE+0x98>)
 80041d6:	69db      	ldr	r3, [r3, #28]
 80041d8:	78fa      	ldrb	r2, [r7, #3]
 80041da:	4610      	mov	r0, r2
 80041dc:	4798      	blx	r3
 80041de:	e013      	b.n	8004208 <WIZCHIP_WRITE+0x84>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	0c1b      	lsrs	r3, r3, #16
 80041e4:	b2db      	uxtb	r3, r3
 80041e6:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	0a1b      	lsrs	r3, r3, #8
 80041ec:	b2db      	uxtb	r3, r3
 80041ee:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	b2db      	uxtb	r3, r3
 80041f4:	73bb      	strb	r3, [r7, #14]
		spi_data[3] = wb;
 80041f6:	78fb      	ldrb	r3, [r7, #3]
 80041f8:	73fb      	strb	r3, [r7, #15]
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 80041fa:	4b08      	ldr	r3, [pc, #32]	; (800421c <WIZCHIP_WRITE+0x98>)
 80041fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041fe:	f107 020c 	add.w	r2, r7, #12
 8004202:	2104      	movs	r1, #4
 8004204:	4610      	mov	r0, r2
 8004206:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8004208:	4b04      	ldr	r3, [pc, #16]	; (800421c <WIZCHIP_WRITE+0x98>)
 800420a:	695b      	ldr	r3, [r3, #20]
 800420c:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800420e:	4b03      	ldr	r3, [pc, #12]	; (800421c <WIZCHIP_WRITE+0x98>)
 8004210:	68db      	ldr	r3, [r3, #12]
 8004212:	4798      	blx	r3
}
 8004214:	bf00      	nop
 8004216:	3710      	adds	r7, #16
 8004218:	46bd      	mov	sp, r7
 800421a:	bd80      	pop	{r7, pc}
 800421c:	20000028 	.word	0x20000028

08004220 <WIZCHIP_READ_BUF>:
         
void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8004220:	b590      	push	{r4, r7, lr}
 8004222:	b087      	sub	sp, #28
 8004224:	af00      	add	r7, sp, #0
 8004226:	60f8      	str	r0, [r7, #12]
 8004228:	60b9      	str	r1, [r7, #8]
 800422a:	4613      	mov	r3, r2
 800422c:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 800422e:	4b2b      	ldr	r3, [pc, #172]	; (80042dc <WIZCHIP_READ_BUF+0xbc>)
 8004230:	689b      	ldr	r3, [r3, #8]
 8004232:	4798      	blx	r3
   WIZCHIP.CS._select();
 8004234:	4b29      	ldr	r3, [pc, #164]	; (80042dc <WIZCHIP_READ_BUF+0xbc>)
 8004236:	691b      	ldr	r3, [r3, #16]
 8004238:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800423a:	4b28      	ldr	r3, [pc, #160]	; (80042dc <WIZCHIP_READ_BUF+0xbc>)
 800423c:	6a1b      	ldr	r3, [r3, #32]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d003      	beq.n	800424a <WIZCHIP_READ_BUF+0x2a>
 8004242:	4b26      	ldr	r3, [pc, #152]	; (80042dc <WIZCHIP_READ_BUF+0xbc>)
 8004244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004246:	2b00      	cmp	r3, #0
 8004248:	d126      	bne.n	8004298 <WIZCHIP_READ_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800424a:	4b24      	ldr	r3, [pc, #144]	; (80042dc <WIZCHIP_READ_BUF+0xbc>)
 800424c:	69db      	ldr	r3, [r3, #28]
 800424e:	68fa      	ldr	r2, [r7, #12]
 8004250:	0c12      	lsrs	r2, r2, #16
 8004252:	b2d2      	uxtb	r2, r2
 8004254:	4610      	mov	r0, r2
 8004256:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8004258:	4b20      	ldr	r3, [pc, #128]	; (80042dc <WIZCHIP_READ_BUF+0xbc>)
 800425a:	69db      	ldr	r3, [r3, #28]
 800425c:	68fa      	ldr	r2, [r7, #12]
 800425e:	0a12      	lsrs	r2, r2, #8
 8004260:	b2d2      	uxtb	r2, r2
 8004262:	4610      	mov	r0, r2
 8004264:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8004266:	4b1d      	ldr	r3, [pc, #116]	; (80042dc <WIZCHIP_READ_BUF+0xbc>)
 8004268:	69db      	ldr	r3, [r3, #28]
 800426a:	68fa      	ldr	r2, [r7, #12]
 800426c:	b2d2      	uxtb	r2, r2
 800426e:	4610      	mov	r0, r2
 8004270:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8004272:	2300      	movs	r3, #0
 8004274:	82fb      	strh	r3, [r7, #22]
 8004276:	e00a      	b.n	800428e <WIZCHIP_READ_BUF+0x6e>
		   pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 8004278:	4b18      	ldr	r3, [pc, #96]	; (80042dc <WIZCHIP_READ_BUF+0xbc>)
 800427a:	699b      	ldr	r3, [r3, #24]
 800427c:	8afa      	ldrh	r2, [r7, #22]
 800427e:	68b9      	ldr	r1, [r7, #8]
 8004280:	188c      	adds	r4, r1, r2
 8004282:	4798      	blx	r3
 8004284:	4603      	mov	r3, r0
 8004286:	7023      	strb	r3, [r4, #0]
		for(i = 0; i < len; i++)
 8004288:	8afb      	ldrh	r3, [r7, #22]
 800428a:	3301      	adds	r3, #1
 800428c:	82fb      	strh	r3, [r7, #22]
 800428e:	8afa      	ldrh	r2, [r7, #22]
 8004290:	88fb      	ldrh	r3, [r7, #6]
 8004292:	429a      	cmp	r2, r3
 8004294:	d3f0      	bcc.n	8004278 <WIZCHIP_READ_BUF+0x58>
   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8004296:	e017      	b.n	80042c8 <WIZCHIP_READ_BUF+0xa8>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	0c1b      	lsrs	r3, r3, #16
 800429c:	b2db      	uxtb	r3, r3
 800429e:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	0a1b      	lsrs	r3, r3, #8
 80042a4:	b2db      	uxtb	r3, r3
 80042a6:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	b2db      	uxtb	r3, r3
 80042ac:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80042ae:	4b0b      	ldr	r3, [pc, #44]	; (80042dc <WIZCHIP_READ_BUF+0xbc>)
 80042b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042b2:	f107 0210 	add.w	r2, r7, #16
 80042b6:	2103      	movs	r1, #3
 80042b8:	4610      	mov	r0, r2
 80042ba:	4798      	blx	r3
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
 80042bc:	4b07      	ldr	r3, [pc, #28]	; (80042dc <WIZCHIP_READ_BUF+0xbc>)
 80042be:	6a1b      	ldr	r3, [r3, #32]
 80042c0:	88fa      	ldrh	r2, [r7, #6]
 80042c2:	4611      	mov	r1, r2
 80042c4:	68b8      	ldr	r0, [r7, #8]
 80042c6:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 80042c8:	4b04      	ldr	r3, [pc, #16]	; (80042dc <WIZCHIP_READ_BUF+0xbc>)
 80042ca:	695b      	ldr	r3, [r3, #20]
 80042cc:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80042ce:	4b03      	ldr	r3, [pc, #12]	; (80042dc <WIZCHIP_READ_BUF+0xbc>)
 80042d0:	68db      	ldr	r3, [r3, #12]
 80042d2:	4798      	blx	r3
}
 80042d4:	bf00      	nop
 80042d6:	371c      	adds	r7, #28
 80042d8:	46bd      	mov	sp, r7
 80042da:	bd90      	pop	{r4, r7, pc}
 80042dc:	20000028 	.word	0x20000028

080042e0 <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b086      	sub	sp, #24
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	60f8      	str	r0, [r7, #12]
 80042e8:	60b9      	str	r1, [r7, #8]
 80042ea:	4613      	mov	r3, r2
 80042ec:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 80042ee:	4b2b      	ldr	r3, [pc, #172]	; (800439c <WIZCHIP_WRITE_BUF+0xbc>)
 80042f0:	689b      	ldr	r3, [r3, #8]
 80042f2:	4798      	blx	r3
   WIZCHIP.CS._select();
 80042f4:	4b29      	ldr	r3, [pc, #164]	; (800439c <WIZCHIP_WRITE_BUF+0xbc>)
 80042f6:	691b      	ldr	r3, [r3, #16]
 80042f8:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	f043 0304 	orr.w	r3, r3, #4
 8004300:	60fb      	str	r3, [r7, #12]

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8004302:	4b26      	ldr	r3, [pc, #152]	; (800439c <WIZCHIP_WRITE_BUF+0xbc>)
 8004304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004306:	2b00      	cmp	r3, #0
 8004308:	d126      	bne.n	8004358 <WIZCHIP_WRITE_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800430a:	4b24      	ldr	r3, [pc, #144]	; (800439c <WIZCHIP_WRITE_BUF+0xbc>)
 800430c:	69db      	ldr	r3, [r3, #28]
 800430e:	68fa      	ldr	r2, [r7, #12]
 8004310:	0c12      	lsrs	r2, r2, #16
 8004312:	b2d2      	uxtb	r2, r2
 8004314:	4610      	mov	r0, r2
 8004316:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8004318:	4b20      	ldr	r3, [pc, #128]	; (800439c <WIZCHIP_WRITE_BUF+0xbc>)
 800431a:	69db      	ldr	r3, [r3, #28]
 800431c:	68fa      	ldr	r2, [r7, #12]
 800431e:	0a12      	lsrs	r2, r2, #8
 8004320:	b2d2      	uxtb	r2, r2
 8004322:	4610      	mov	r0, r2
 8004324:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8004326:	4b1d      	ldr	r3, [pc, #116]	; (800439c <WIZCHIP_WRITE_BUF+0xbc>)
 8004328:	69db      	ldr	r3, [r3, #28]
 800432a:	68fa      	ldr	r2, [r7, #12]
 800432c:	b2d2      	uxtb	r2, r2
 800432e:	4610      	mov	r0, r2
 8004330:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8004332:	2300      	movs	r3, #0
 8004334:	82fb      	strh	r3, [r7, #22]
 8004336:	e00a      	b.n	800434e <WIZCHIP_WRITE_BUF+0x6e>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 8004338:	4b18      	ldr	r3, [pc, #96]	; (800439c <WIZCHIP_WRITE_BUF+0xbc>)
 800433a:	69db      	ldr	r3, [r3, #28]
 800433c:	8afa      	ldrh	r2, [r7, #22]
 800433e:	68b9      	ldr	r1, [r7, #8]
 8004340:	440a      	add	r2, r1
 8004342:	7812      	ldrb	r2, [r2, #0]
 8004344:	4610      	mov	r0, r2
 8004346:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8004348:	8afb      	ldrh	r3, [r7, #22]
 800434a:	3301      	adds	r3, #1
 800434c:	82fb      	strh	r3, [r7, #22]
 800434e:	8afa      	ldrh	r2, [r7, #22]
 8004350:	88fb      	ldrh	r3, [r7, #6]
 8004352:	429a      	cmp	r2, r3
 8004354:	d3f0      	bcc.n	8004338 <WIZCHIP_WRITE_BUF+0x58>
 8004356:	e017      	b.n	8004388 <WIZCHIP_WRITE_BUF+0xa8>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	0c1b      	lsrs	r3, r3, #16
 800435c:	b2db      	uxtb	r3, r3
 800435e:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	0a1b      	lsrs	r3, r3, #8
 8004364:	b2db      	uxtb	r3, r3
 8004366:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	b2db      	uxtb	r3, r3
 800436c:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 800436e:	4b0b      	ldr	r3, [pc, #44]	; (800439c <WIZCHIP_WRITE_BUF+0xbc>)
 8004370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004372:	f107 0210 	add.w	r2, r7, #16
 8004376:	2103      	movs	r1, #3
 8004378:	4610      	mov	r0, r2
 800437a:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
 800437c:	4b07      	ldr	r3, [pc, #28]	; (800439c <WIZCHIP_WRITE_BUF+0xbc>)
 800437e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004380:	88fa      	ldrh	r2, [r7, #6]
 8004382:	4611      	mov	r1, r2
 8004384:	68b8      	ldr	r0, [r7, #8]
 8004386:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8004388:	4b04      	ldr	r3, [pc, #16]	; (800439c <WIZCHIP_WRITE_BUF+0xbc>)
 800438a:	695b      	ldr	r3, [r3, #20]
 800438c:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800438e:	4b03      	ldr	r3, [pc, #12]	; (800439c <WIZCHIP_WRITE_BUF+0xbc>)
 8004390:	68db      	ldr	r3, [r3, #12]
 8004392:	4798      	blx	r3
}
 8004394:	bf00      	nop
 8004396:	3718      	adds	r7, #24
 8004398:	46bd      	mov	sp, r7
 800439a:	bd80      	pop	{r7, pc}
 800439c:	20000028 	.word	0x20000028

080043a0 <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 80043a0:	b590      	push	{r4, r7, lr}
 80043a2:	b085      	sub	sp, #20
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	4603      	mov	r3, r0
 80043a8:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 80043aa:	2300      	movs	r3, #0
 80043ac:	81fb      	strh	r3, [r7, #14]
 80043ae:	2300      	movs	r3, #0
 80043b0:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 80043b2:	79fb      	ldrb	r3, [r7, #7]
 80043b4:	009b      	lsls	r3, r3, #2
 80043b6:	3301      	adds	r3, #1
 80043b8:	00db      	lsls	r3, r3, #3
 80043ba:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80043be:	4618      	mov	r0, r3
 80043c0:	f7ff fe94 	bl	80040ec <WIZCHIP_READ>
 80043c4:	4603      	mov	r3, r0
 80043c6:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 80043c8:	89bb      	ldrh	r3, [r7, #12]
 80043ca:	021b      	lsls	r3, r3, #8
 80043cc:	b29c      	uxth	r4, r3
 80043ce:	79fb      	ldrb	r3, [r7, #7]
 80043d0:	009b      	lsls	r3, r3, #2
 80043d2:	3301      	adds	r3, #1
 80043d4:	00db      	lsls	r3, r3, #3
 80043d6:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 80043da:	4618      	mov	r0, r3
 80043dc:	f7ff fe86 	bl	80040ec <WIZCHIP_READ>
 80043e0:	4603      	mov	r3, r0
 80043e2:	b29b      	uxth	r3, r3
 80043e4:	4423      	add	r3, r4
 80043e6:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 80043e8:	89bb      	ldrh	r3, [r7, #12]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d01a      	beq.n	8004424 <getSn_TX_FSR+0x84>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 80043ee:	79fb      	ldrb	r3, [r7, #7]
 80043f0:	009b      	lsls	r3, r3, #2
 80043f2:	3301      	adds	r3, #1
 80043f4:	00db      	lsls	r3, r3, #3
 80043f6:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80043fa:	4618      	mov	r0, r3
 80043fc:	f7ff fe76 	bl	80040ec <WIZCHIP_READ>
 8004400:	4603      	mov	r3, r0
 8004402:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8004404:	89fb      	ldrh	r3, [r7, #14]
 8004406:	021b      	lsls	r3, r3, #8
 8004408:	b29c      	uxth	r4, r3
 800440a:	79fb      	ldrb	r3, [r7, #7]
 800440c:	009b      	lsls	r3, r3, #2
 800440e:	3301      	adds	r3, #1
 8004410:	00db      	lsls	r3, r3, #3
 8004412:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8004416:	4618      	mov	r0, r3
 8004418:	f7ff fe68 	bl	80040ec <WIZCHIP_READ>
 800441c:	4603      	mov	r3, r0
 800441e:	b29b      	uxth	r3, r3
 8004420:	4423      	add	r3, r4
 8004422:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8004424:	89fa      	ldrh	r2, [r7, #14]
 8004426:	89bb      	ldrh	r3, [r7, #12]
 8004428:	429a      	cmp	r2, r3
 800442a:	d1c2      	bne.n	80043b2 <getSn_TX_FSR+0x12>
   return val;
 800442c:	89fb      	ldrh	r3, [r7, #14]
}
 800442e:	4618      	mov	r0, r3
 8004430:	3714      	adds	r7, #20
 8004432:	46bd      	mov	sp, r7
 8004434:	bd90      	pop	{r4, r7, pc}

08004436 <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 8004436:	b590      	push	{r4, r7, lr}
 8004438:	b085      	sub	sp, #20
 800443a:	af00      	add	r7, sp, #0
 800443c:	4603      	mov	r3, r0
 800443e:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8004440:	2300      	movs	r3, #0
 8004442:	81fb      	strh	r3, [r7, #14]
 8004444:	2300      	movs	r3, #0
 8004446:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 8004448:	79fb      	ldrb	r3, [r7, #7]
 800444a:	009b      	lsls	r3, r3, #2
 800444c:	3301      	adds	r3, #1
 800444e:	00db      	lsls	r3, r3, #3
 8004450:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 8004454:	4618      	mov	r0, r3
 8004456:	f7ff fe49 	bl	80040ec <WIZCHIP_READ>
 800445a:	4603      	mov	r3, r0
 800445c:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 800445e:	89bb      	ldrh	r3, [r7, #12]
 8004460:	021b      	lsls	r3, r3, #8
 8004462:	b29c      	uxth	r4, r3
 8004464:	79fb      	ldrb	r3, [r7, #7]
 8004466:	009b      	lsls	r3, r3, #2
 8004468:	3301      	adds	r3, #1
 800446a:	00db      	lsls	r3, r3, #3
 800446c:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8004470:	4618      	mov	r0, r3
 8004472:	f7ff fe3b 	bl	80040ec <WIZCHIP_READ>
 8004476:	4603      	mov	r3, r0
 8004478:	b29b      	uxth	r3, r3
 800447a:	4423      	add	r3, r4
 800447c:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 800447e:	89bb      	ldrh	r3, [r7, #12]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d01a      	beq.n	80044ba <getSn_RX_RSR+0x84>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 8004484:	79fb      	ldrb	r3, [r7, #7]
 8004486:	009b      	lsls	r3, r3, #2
 8004488:	3301      	adds	r3, #1
 800448a:	00db      	lsls	r3, r3, #3
 800448c:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 8004490:	4618      	mov	r0, r3
 8004492:	f7ff fe2b 	bl	80040ec <WIZCHIP_READ>
 8004496:	4603      	mov	r3, r0
 8004498:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 800449a:	89fb      	ldrh	r3, [r7, #14]
 800449c:	021b      	lsls	r3, r3, #8
 800449e:	b29c      	uxth	r4, r3
 80044a0:	79fb      	ldrb	r3, [r7, #7]
 80044a2:	009b      	lsls	r3, r3, #2
 80044a4:	3301      	adds	r3, #1
 80044a6:	00db      	lsls	r3, r3, #3
 80044a8:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 80044ac:	4618      	mov	r0, r3
 80044ae:	f7ff fe1d 	bl	80040ec <WIZCHIP_READ>
 80044b2:	4603      	mov	r3, r0
 80044b4:	b29b      	uxth	r3, r3
 80044b6:	4423      	add	r3, r4
 80044b8:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 80044ba:	89fa      	ldrh	r2, [r7, #14]
 80044bc:	89bb      	ldrh	r3, [r7, #12]
 80044be:	429a      	cmp	r2, r3
 80044c0:	d1c2      	bne.n	8004448 <getSn_RX_RSR+0x12>
   return val;
 80044c2:	89fb      	ldrh	r3, [r7, #14]
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	3714      	adds	r7, #20
 80044c8:	46bd      	mov	sp, r7
 80044ca:	bd90      	pop	{r4, r7, pc}

080044cc <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 80044cc:	b590      	push	{r4, r7, lr}
 80044ce:	b085      	sub	sp, #20
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	4603      	mov	r3, r0
 80044d4:	6039      	str	r1, [r7, #0]
 80044d6:	71fb      	strb	r3, [r7, #7]
 80044d8:	4613      	mov	r3, r2
 80044da:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 80044dc:	2300      	movs	r3, #0
 80044de:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 80044e0:	2300      	movs	r3, #0
 80044e2:	60bb      	str	r3, [r7, #8]

   if(len == 0)  return;
 80044e4:	88bb      	ldrh	r3, [r7, #4]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d048      	beq.n	800457c <wiz_send_data+0xb0>
   ptr = getSn_TX_WR(sn);
 80044ea:	79fb      	ldrb	r3, [r7, #7]
 80044ec:	009b      	lsls	r3, r3, #2
 80044ee:	3301      	adds	r3, #1
 80044f0:	00db      	lsls	r3, r3, #3
 80044f2:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80044f6:	4618      	mov	r0, r3
 80044f8:	f7ff fdf8 	bl	80040ec <WIZCHIP_READ>
 80044fc:	4603      	mov	r3, r0
 80044fe:	b29b      	uxth	r3, r3
 8004500:	021b      	lsls	r3, r3, #8
 8004502:	b29c      	uxth	r4, r3
 8004504:	79fb      	ldrb	r3, [r7, #7]
 8004506:	009b      	lsls	r3, r3, #2
 8004508:	3301      	adds	r3, #1
 800450a:	00db      	lsls	r3, r3, #3
 800450c:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 8004510:	4618      	mov	r0, r3
 8004512:	f7ff fdeb 	bl	80040ec <WIZCHIP_READ>
 8004516:	4603      	mov	r3, r0
 8004518:	b29b      	uxth	r3, r3
 800451a:	4423      	add	r3, r4
 800451c:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 800451e:	89fb      	ldrh	r3, [r7, #14]
 8004520:	021b      	lsls	r3, r3, #8
 8004522:	79fa      	ldrb	r2, [r7, #7]
 8004524:	0092      	lsls	r2, r2, #2
 8004526:	3202      	adds	r2, #2
 8004528:	00d2      	lsls	r2, r2, #3
 800452a:	4413      	add	r3, r2
 800452c:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 800452e:	88bb      	ldrh	r3, [r7, #4]
 8004530:	461a      	mov	r2, r3
 8004532:	6839      	ldr	r1, [r7, #0]
 8004534:	68b8      	ldr	r0, [r7, #8]
 8004536:	f7ff fed3 	bl	80042e0 <WIZCHIP_WRITE_BUF>
   
   ptr += len;
 800453a:	89fa      	ldrh	r2, [r7, #14]
 800453c:	88bb      	ldrh	r3, [r7, #4]
 800453e:	4413      	add	r3, r2
 8004540:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 8004542:	79fb      	ldrb	r3, [r7, #7]
 8004544:	009b      	lsls	r3, r3, #2
 8004546:	3301      	adds	r3, #1
 8004548:	00db      	lsls	r3, r3, #3
 800454a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800454e:	461a      	mov	r2, r3
 8004550:	89fb      	ldrh	r3, [r7, #14]
 8004552:	0a1b      	lsrs	r3, r3, #8
 8004554:	b29b      	uxth	r3, r3
 8004556:	b2db      	uxtb	r3, r3
 8004558:	4619      	mov	r1, r3
 800455a:	4610      	mov	r0, r2
 800455c:	f7ff fe12 	bl	8004184 <WIZCHIP_WRITE>
 8004560:	79fb      	ldrb	r3, [r7, #7]
 8004562:	009b      	lsls	r3, r3, #2
 8004564:	3301      	adds	r3, #1
 8004566:	00db      	lsls	r3, r3, #3
 8004568:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 800456c:	461a      	mov	r2, r3
 800456e:	89fb      	ldrh	r3, [r7, #14]
 8004570:	b2db      	uxtb	r3, r3
 8004572:	4619      	mov	r1, r3
 8004574:	4610      	mov	r0, r2
 8004576:	f7ff fe05 	bl	8004184 <WIZCHIP_WRITE>
 800457a:	e000      	b.n	800457e <wiz_send_data+0xb2>
   if(len == 0)  return;
 800457c:	bf00      	nop
}
 800457e:	3714      	adds	r7, #20
 8004580:	46bd      	mov	sp, r7
 8004582:	bd90      	pop	{r4, r7, pc}

08004584 <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8004584:	b590      	push	{r4, r7, lr}
 8004586:	b085      	sub	sp, #20
 8004588:	af00      	add	r7, sp, #0
 800458a:	4603      	mov	r3, r0
 800458c:	6039      	str	r1, [r7, #0]
 800458e:	71fb      	strb	r3, [r7, #7]
 8004590:	4613      	mov	r3, r2
 8004592:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8004594:	2300      	movs	r3, #0
 8004596:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8004598:	2300      	movs	r3, #0
 800459a:	60bb      	str	r3, [r7, #8]
   
   if(len == 0) return;
 800459c:	88bb      	ldrh	r3, [r7, #4]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d048      	beq.n	8004634 <wiz_recv_data+0xb0>
   ptr = getSn_RX_RD(sn);
 80045a2:	79fb      	ldrb	r3, [r7, #7]
 80045a4:	009b      	lsls	r3, r3, #2
 80045a6:	3301      	adds	r3, #1
 80045a8:	00db      	lsls	r3, r3, #3
 80045aa:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 80045ae:	4618      	mov	r0, r3
 80045b0:	f7ff fd9c 	bl	80040ec <WIZCHIP_READ>
 80045b4:	4603      	mov	r3, r0
 80045b6:	b29b      	uxth	r3, r3
 80045b8:	021b      	lsls	r3, r3, #8
 80045ba:	b29c      	uxth	r4, r3
 80045bc:	79fb      	ldrb	r3, [r7, #7]
 80045be:	009b      	lsls	r3, r3, #2
 80045c0:	3301      	adds	r3, #1
 80045c2:	00db      	lsls	r3, r3, #3
 80045c4:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 80045c8:	4618      	mov	r0, r3
 80045ca:	f7ff fd8f 	bl	80040ec <WIZCHIP_READ>
 80045ce:	4603      	mov	r3, r0
 80045d0:	b29b      	uxth	r3, r3
 80045d2:	4423      	add	r3, r4
 80045d4:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 80045d6:	89fb      	ldrh	r3, [r7, #14]
 80045d8:	021b      	lsls	r3, r3, #8
 80045da:	79fa      	ldrb	r2, [r7, #7]
 80045dc:	0092      	lsls	r2, r2, #2
 80045de:	3203      	adds	r2, #3
 80045e0:	00d2      	lsls	r2, r2, #3
 80045e2:	4413      	add	r3, r2
 80045e4:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_READ_BUF(addrsel, wizdata, len);
 80045e6:	88bb      	ldrh	r3, [r7, #4]
 80045e8:	461a      	mov	r2, r3
 80045ea:	6839      	ldr	r1, [r7, #0]
 80045ec:	68b8      	ldr	r0, [r7, #8]
 80045ee:	f7ff fe17 	bl	8004220 <WIZCHIP_READ_BUF>
   ptr += len;
 80045f2:	89fa      	ldrh	r2, [r7, #14]
 80045f4:	88bb      	ldrh	r3, [r7, #4]
 80045f6:	4413      	add	r3, r2
 80045f8:	81fb      	strh	r3, [r7, #14]
   
   setSn_RX_RD(sn,ptr);
 80045fa:	79fb      	ldrb	r3, [r7, #7]
 80045fc:	009b      	lsls	r3, r3, #2
 80045fe:	3301      	adds	r3, #1
 8004600:	00db      	lsls	r3, r3, #3
 8004602:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8004606:	461a      	mov	r2, r3
 8004608:	89fb      	ldrh	r3, [r7, #14]
 800460a:	0a1b      	lsrs	r3, r3, #8
 800460c:	b29b      	uxth	r3, r3
 800460e:	b2db      	uxtb	r3, r3
 8004610:	4619      	mov	r1, r3
 8004612:	4610      	mov	r0, r2
 8004614:	f7ff fdb6 	bl	8004184 <WIZCHIP_WRITE>
 8004618:	79fb      	ldrb	r3, [r7, #7]
 800461a:	009b      	lsls	r3, r3, #2
 800461c:	3301      	adds	r3, #1
 800461e:	00db      	lsls	r3, r3, #3
 8004620:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8004624:	461a      	mov	r2, r3
 8004626:	89fb      	ldrh	r3, [r7, #14]
 8004628:	b2db      	uxtb	r3, r3
 800462a:	4619      	mov	r1, r3
 800462c:	4610      	mov	r0, r2
 800462e:	f7ff fda9 	bl	8004184 <WIZCHIP_WRITE>
 8004632:	e000      	b.n	8004636 <wiz_recv_data+0xb2>
   if(len == 0) return;
 8004634:	bf00      	nop
}
 8004636:	3714      	adds	r7, #20
 8004638:	46bd      	mov	sp, r7
 800463a:	bd90      	pop	{r4, r7, pc}

0800463c <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void       wizchip_cris_enter(void)           {};
void       wizchip_cris_enter(void)           {}
 800463c:	b480      	push	{r7}
 800463e:	af00      	add	r7, sp, #0
 8004640:	bf00      	nop
 8004642:	46bd      	mov	sp, r7
 8004644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004648:	4770      	bx	lr

0800464a <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void       wizchip_cris_exit(void)          {};
void       wizchip_cris_exit(void)          {}
 800464a:	b480      	push	{r7}
 800464c:	af00      	add	r7, sp, #0
 800464e:	bf00      	nop
 8004650:	46bd      	mov	sp, r7
 8004652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004656:	4770      	bx	lr

08004658 <wizchip_cs_select>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void     wizchip_cs_select(void)            {};

void wizchip_cs_select(void) {}
 8004658:	b480      	push	{r7}
 800465a:	af00      	add	r7, sp, #0
 800465c:	bf00      	nop
 800465e:	46bd      	mov	sp, r7
 8004660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004664:	4770      	bx	lr

08004666 <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void     wizchip_cs_deselect(void)          {};
void wizchip_cs_deselect(void) { }
 8004666:	b480      	push	{r7}
 8004668:	af00      	add	r7, sp, #0
 800466a:	bf00      	nop
 800466c:	46bd      	mov	sp, r7
 800466e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004672:	4770      	bx	lr

08004674 <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 8004674:	b480      	push	{r7}
 8004676:	b083      	sub	sp, #12
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	781b      	ldrb	r3, [r3, #0]
 8004680:	b2db      	uxtb	r3, r3
 8004682:	4618      	mov	r0, r3
 8004684:	370c      	adds	r7, #12
 8004686:	46bd      	mov	sp, r7
 8004688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468c:	4770      	bx	lr

0800468e <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void     wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void     wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 800468e:	b480      	push	{r7}
 8004690:	b083      	sub	sp, #12
 8004692:	af00      	add	r7, sp, #0
 8004694:	6078      	str	r0, [r7, #4]
 8004696:	460b      	mov	r3, r1
 8004698:	70fb      	strb	r3, [r7, #3]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	78fa      	ldrb	r2, [r7, #3]
 800469e:	701a      	strb	r2, [r3, #0]
 80046a0:	bf00      	nop
 80046a2:	370c      	adds	r7, #12
 80046a4:	46bd      	mov	sp, r7
 80046a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046aa:	4770      	bx	lr

080046ac <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 80046ac:	b480      	push	{r7}
 80046ae:	af00      	add	r7, sp, #0
 80046b0:	2300      	movs	r3, #0
 80046b2:	4618      	mov	r0, r3
 80046b4:	46bd      	mov	sp, r7
 80046b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ba:	4770      	bx	lr

080046bc <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void     wizchip_spi_writebyte(uint8_t wb) {};
void     wizchip_spi_writebyte(uint8_t wb) {}
 80046bc:	b480      	push	{r7}
 80046be:	b083      	sub	sp, #12
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	4603      	mov	r3, r0
 80046c4:	71fb      	strb	r3, [r7, #7]
 80046c6:	bf00      	nop
 80046c8:	370c      	adds	r7, #12
 80046ca:	46bd      	mov	sp, r7
 80046cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d0:	4770      	bx	lr

080046d2 <wizchip_spi_readburst>:
 * @brief Default function to burst read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void     wizchip_spi_readburst(uint8_t* pBuf, uint16_t len)     {}; 
void     wizchip_spi_readburst(uint8_t* pBuf, uint16_t len)     {}
 80046d2:	b480      	push	{r7}
 80046d4:	b083      	sub	sp, #12
 80046d6:	af00      	add	r7, sp, #0
 80046d8:	6078      	str	r0, [r7, #4]
 80046da:	460b      	mov	r3, r1
 80046dc:	807b      	strh	r3, [r7, #2]
 80046de:	bf00      	nop
 80046e0:	370c      	adds	r7, #12
 80046e2:	46bd      	mov	sp, r7
 80046e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e8:	4770      	bx	lr

080046ea <wizchip_spi_writeburst>:
 * @brief Default function to burst write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void     wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {};
void     wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {}
 80046ea:	b480      	push	{r7}
 80046ec:	b083      	sub	sp, #12
 80046ee:	af00      	add	r7, sp, #0
 80046f0:	6078      	str	r0, [r7, #4]
 80046f2:	460b      	mov	r3, r1
 80046f4:	807b      	strh	r3, [r7, #2]
 80046f6:	bf00      	nop
 80046f8:	370c      	adds	r7, #12
 80046fa:	46bd      	mov	sp, r7
 80046fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004700:	4770      	bx	lr
	...

08004704 <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 8004704:	b480      	push	{r7}
 8004706:	b083      	sub	sp, #12
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
 800470c:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d002      	beq.n	800471a <reg_wizchip_cs_cbfunc+0x16>
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d106      	bne.n	8004728 <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 800471a:	4b0a      	ldr	r3, [pc, #40]	; (8004744 <reg_wizchip_cs_cbfunc+0x40>)
 800471c:	4a0a      	ldr	r2, [pc, #40]	; (8004748 <reg_wizchip_cs_cbfunc+0x44>)
 800471e:	611a      	str	r2, [r3, #16]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 8004720:	4b08      	ldr	r3, [pc, #32]	; (8004744 <reg_wizchip_cs_cbfunc+0x40>)
 8004722:	4a0a      	ldr	r2, [pc, #40]	; (800474c <reg_wizchip_cs_cbfunc+0x48>)
 8004724:	615a      	str	r2, [r3, #20]
 8004726:	e006      	b.n	8004736 <reg_wizchip_cs_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 8004728:	4a06      	ldr	r2, [pc, #24]	; (8004744 <reg_wizchip_cs_cbfunc+0x40>)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6113      	str	r3, [r2, #16]
      WIZCHIP.CS._deselect = cs_desel;
 800472e:	4a05      	ldr	r2, [pc, #20]	; (8004744 <reg_wizchip_cs_cbfunc+0x40>)
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	6153      	str	r3, [r2, #20]
   }
}
 8004734:	bf00      	nop
 8004736:	bf00      	nop
 8004738:	370c      	adds	r7, #12
 800473a:	46bd      	mov	sp, r7
 800473c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004740:	4770      	bx	lr
 8004742:	bf00      	nop
 8004744:	20000028 	.word	0x20000028
 8004748:	08004659 	.word	0x08004659
 800474c:	08004667 	.word	0x08004667

08004750 <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_data  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 8004750:	b480      	push	{r7}
 8004752:	b083      	sub	sp, #12
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
 8004758:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 800475a:	bf00      	nop
 800475c:	4b0f      	ldr	r3, [pc, #60]	; (800479c <reg_wizchip_spi_cbfunc+0x4c>)
 800475e:	881b      	ldrh	r3, [r3, #0]
 8004760:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004764:	2b00      	cmp	r3, #0
 8004766:	d0f9      	beq.n	800475c <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d002      	beq.n	8004774 <reg_wizchip_spi_cbfunc+0x24>
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d106      	bne.n	8004782 <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 8004774:	4b09      	ldr	r3, [pc, #36]	; (800479c <reg_wizchip_spi_cbfunc+0x4c>)
 8004776:	4a0a      	ldr	r2, [pc, #40]	; (80047a0 <reg_wizchip_spi_cbfunc+0x50>)
 8004778:	619a      	str	r2, [r3, #24]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 800477a:	4b08      	ldr	r3, [pc, #32]	; (800479c <reg_wizchip_spi_cbfunc+0x4c>)
 800477c:	4a09      	ldr	r2, [pc, #36]	; (80047a4 <reg_wizchip_spi_cbfunc+0x54>)
 800477e:	61da      	str	r2, [r3, #28]
 8004780:	e006      	b.n	8004790 <reg_wizchip_spi_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 8004782:	4a06      	ldr	r2, [pc, #24]	; (800479c <reg_wizchip_spi_cbfunc+0x4c>)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6193      	str	r3, [r2, #24]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 8004788:	4a04      	ldr	r2, [pc, #16]	; (800479c <reg_wizchip_spi_cbfunc+0x4c>)
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	61d3      	str	r3, [r2, #28]
   }
}
 800478e:	bf00      	nop
 8004790:	bf00      	nop
 8004792:	370c      	adds	r7, #12
 8004794:	46bd      	mov	sp, r7
 8004796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479a:	4770      	bx	lr
 800479c:	20000028 	.word	0x20000028
 80047a0:	080046ad 	.word	0x080046ad
 80047a4:	080046bd 	.word	0x080046bd

080047a8 <reg_wizchip_spiburst_cbfunc>:

// 20140626 Eric Added for SPI burst operations
void reg_wizchip_spiburst_cbfunc(void (*spi_rb)(uint8_t* pBuf, uint16_t len), void (*spi_wb)(uint8_t* pBuf, uint16_t len))
{
 80047a8:	b480      	push	{r7}
 80047aa:	b083      	sub	sp, #12
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
 80047b0:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 80047b2:	bf00      	nop
 80047b4:	4b0f      	ldr	r3, [pc, #60]	; (80047f4 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80047b6:	881b      	ldrh	r3, [r3, #0]
 80047b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d0f9      	beq.n	80047b4 <reg_wizchip_spiburst_cbfunc+0xc>

   if(!spi_rb || !spi_wb)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d002      	beq.n	80047cc <reg_wizchip_spiburst_cbfunc+0x24>
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d106      	bne.n	80047da <reg_wizchip_spiburst_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_burst   = wizchip_spi_readburst;
 80047cc:	4b09      	ldr	r3, [pc, #36]	; (80047f4 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80047ce:	4a0a      	ldr	r2, [pc, #40]	; (80047f8 <reg_wizchip_spiburst_cbfunc+0x50>)
 80047d0:	621a      	str	r2, [r3, #32]
      WIZCHIP.IF.SPI._write_burst  = wizchip_spi_writeburst;
 80047d2:	4b08      	ldr	r3, [pc, #32]	; (80047f4 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80047d4:	4a09      	ldr	r2, [pc, #36]	; (80047fc <reg_wizchip_spiburst_cbfunc+0x54>)
 80047d6:	625a      	str	r2, [r3, #36]	; 0x24
 80047d8:	e006      	b.n	80047e8 <reg_wizchip_spiburst_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_burst   = spi_rb;
 80047da:	4a06      	ldr	r2, [pc, #24]	; (80047f4 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6213      	str	r3, [r2, #32]
      WIZCHIP.IF.SPI._write_burst  = spi_wb;
 80047e0:	4a04      	ldr	r2, [pc, #16]	; (80047f4 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	6253      	str	r3, [r2, #36]	; 0x24
   }
}
 80047e6:	bf00      	nop
 80047e8:	bf00      	nop
 80047ea:	370c      	adds	r7, #12
 80047ec:	46bd      	mov	sp, r7
 80047ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f2:	4770      	bx	lr
 80047f4:	20000028 	.word	0x20000028
 80047f8:	080046d3 	.word	0x080046d3
 80047fc:	080046eb 	.word	0x080046eb

08004800 <ctlnetwork>:
   return 0;
}


int8_t ctlnetwork(ctlnetwork_type cntype, void* arg)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b082      	sub	sp, #8
 8004804:	af00      	add	r7, sp, #0
 8004806:	4603      	mov	r3, r0
 8004808:	6039      	str	r1, [r7, #0]
 800480a:	71fb      	strb	r3, [r7, #7]
   
   switch(cntype)
 800480c:	79fb      	ldrb	r3, [r7, #7]
 800480e:	2b05      	cmp	r3, #5
 8004810:	d82c      	bhi.n	800486c <ctlnetwork+0x6c>
 8004812:	a201      	add	r2, pc, #4	; (adr r2, 8004818 <ctlnetwork+0x18>)
 8004814:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004818:	08004831 	.word	0x08004831
 800481c:	08004839 	.word	0x08004839
 8004820:	08004841 	.word	0x08004841
 8004824:	0800484f 	.word	0x0800484f
 8004828:	0800485d 	.word	0x0800485d
 800482c:	08004865 	.word	0x08004865
   {
      case CN_SET_NETINFO:
         wizchip_setnetinfo((wiz_NetInfo*)arg);
 8004830:	6838      	ldr	r0, [r7, #0]
 8004832:	f000 f8fb 	bl	8004a2c <wizchip_setnetinfo>
         break;
 8004836:	e01c      	b.n	8004872 <ctlnetwork+0x72>
      case CN_GET_NETINFO:
         wizchip_getnetinfo((wiz_NetInfo*)arg);
 8004838:	6838      	ldr	r0, [r7, #0]
 800483a:	f000 f937 	bl	8004aac <wizchip_getnetinfo>
         break;
 800483e:	e018      	b.n	8004872 <ctlnetwork+0x72>
      case CN_SET_NETMODE:
         return wizchip_setnetmode(*(netmode_type*)arg);
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	781b      	ldrb	r3, [r3, #0]
 8004844:	4618      	mov	r0, r3
 8004846:	f000 f971 	bl	8004b2c <wizchip_setnetmode>
 800484a:	4603      	mov	r3, r0
 800484c:	e012      	b.n	8004874 <ctlnetwork+0x74>
      case CN_GET_NETMODE:
         *(netmode_type*)arg = wizchip_getnetmode();
 800484e:	f000 f98f 	bl	8004b70 <wizchip_getnetmode>
 8004852:	4603      	mov	r3, r0
 8004854:	461a      	mov	r2, r3
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	701a      	strb	r2, [r3, #0]
         break;
 800485a:	e00a      	b.n	8004872 <ctlnetwork+0x72>
      case CN_SET_TIMEOUT:
         wizchip_settimeout((wiz_NetTimeout*)arg);
 800485c:	6838      	ldr	r0, [r7, #0]
 800485e:	f000 f98f 	bl	8004b80 <wizchip_settimeout>
         break;
 8004862:	e006      	b.n	8004872 <ctlnetwork+0x72>
      case CN_GET_TIMEOUT:
         wizchip_gettimeout((wiz_NetTimeout*)arg);
 8004864:	6838      	ldr	r0, [r7, #0]
 8004866:	f000 f9ac 	bl	8004bc2 <wizchip_gettimeout>
         break;
 800486a:	e002      	b.n	8004872 <ctlnetwork+0x72>
      default:
         return -1;
 800486c:	f04f 33ff 	mov.w	r3, #4294967295
 8004870:	e000      	b.n	8004874 <ctlnetwork+0x74>
   }
   return 0;
 8004872:	2300      	movs	r3, #0
}
 8004874:	4618      	mov	r0, r3
 8004876:	3708      	adds	r7, #8
 8004878:	46bd      	mov	sp, r7
 800487a:	bd80      	pop	{r7, pc}

0800487c <wizchip_sw_reset>:

void wizchip_sw_reset(void)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b086      	sub	sp, #24
 8004880:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 8004882:	1d3b      	adds	r3, r7, #4
 8004884:	2206      	movs	r2, #6
 8004886:	4619      	mov	r1, r3
 8004888:	f44f 6010 	mov.w	r0, #2304	; 0x900
 800488c:	f7ff fcc8 	bl	8004220 <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 8004890:	f107 0314 	add.w	r3, r7, #20
 8004894:	2204      	movs	r2, #4
 8004896:	4619      	mov	r1, r3
 8004898:	f44f 7080 	mov.w	r0, #256	; 0x100
 800489c:	f7ff fcc0 	bl	8004220 <WIZCHIP_READ_BUF>
 80048a0:	f107 0310 	add.w	r3, r7, #16
 80048a4:	2204      	movs	r2, #4
 80048a6:	4619      	mov	r1, r3
 80048a8:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80048ac:	f7ff fcb8 	bl	8004220 <WIZCHIP_READ_BUF>
 80048b0:	f107 030c 	add.w	r3, r7, #12
 80048b4:	2204      	movs	r2, #4
 80048b6:	4619      	mov	r1, r3
 80048b8:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 80048bc:	f7ff fcb0 	bl	8004220 <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 80048c0:	2180      	movs	r1, #128	; 0x80
 80048c2:	2000      	movs	r0, #0
 80048c4:	f7ff fc5e 	bl	8004184 <WIZCHIP_WRITE>
   getMR(); // for delay
 80048c8:	2000      	movs	r0, #0
 80048ca:	f7ff fc0f 	bl	80040ec <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 80048ce:	1d3b      	adds	r3, r7, #4
 80048d0:	2206      	movs	r2, #6
 80048d2:	4619      	mov	r1, r3
 80048d4:	f44f 6010 	mov.w	r0, #2304	; 0x900
 80048d8:	f7ff fd02 	bl	80042e0 <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 80048dc:	f107 0314 	add.w	r3, r7, #20
 80048e0:	2204      	movs	r2, #4
 80048e2:	4619      	mov	r1, r3
 80048e4:	f44f 7080 	mov.w	r0, #256	; 0x100
 80048e8:	f7ff fcfa 	bl	80042e0 <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 80048ec:	f107 0310 	add.w	r3, r7, #16
 80048f0:	2204      	movs	r2, #4
 80048f2:	4619      	mov	r1, r3
 80048f4:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80048f8:	f7ff fcf2 	bl	80042e0 <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 80048fc:	f107 030c 	add.w	r3, r7, #12
 8004900:	2204      	movs	r2, #4
 8004902:	4619      	mov	r1, r3
 8004904:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8004908:	f7ff fcea 	bl	80042e0 <WIZCHIP_WRITE_BUF>
}
 800490c:	bf00      	nop
 800490e:	3718      	adds	r7, #24
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}

08004914 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b084      	sub	sp, #16
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
 800491c:	6039      	str	r1, [r7, #0]
   int8_t i;
#if _WIZCHIP_ < W5200
   int8_t j;
#endif
   int8_t tmp = 0;
 800491e:	2300      	movs	r3, #0
 8004920:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 8004922:	f7ff ffab 	bl	800487c <wizchip_sw_reset>
   if(txsize)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d03b      	beq.n	80049a4 <wizchip_init+0x90>
   {
      tmp = 0;
 800492c:	2300      	movs	r3, #0
 800492e:	73bb      	strb	r3, [r7, #14]
            tmp += txsize[i];
            if(tmp > 128) return -1;
        }
        if(tmp % 8) return -1;
   #else
        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8004930:	2300      	movs	r3, #0
 8004932:	73fb      	strb	r3, [r7, #15]
 8004934:	e015      	b.n	8004962 <wizchip_init+0x4e>
        {
            tmp += txsize[i];
 8004936:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800493a:	687a      	ldr	r2, [r7, #4]
 800493c:	4413      	add	r3, r2
 800493e:	781a      	ldrb	r2, [r3, #0]
 8004940:	7bbb      	ldrb	r3, [r7, #14]
 8004942:	4413      	add	r3, r2
 8004944:	b2db      	uxtb	r3, r3
 8004946:	73bb      	strb	r3, [r7, #14]

        #if _WIZCHIP_ < W5200    //2016.10.28 peter add condition for w5100 and w5100s
            if(tmp > 8) return -1;
        #else
            if(tmp > 16) return -1;
 8004948:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800494c:	2b10      	cmp	r3, #16
 800494e:	dd02      	ble.n	8004956 <wizchip_init+0x42>
 8004950:	f04f 33ff 	mov.w	r3, #4294967295
 8004954:	e066      	b.n	8004a24 <wizchip_init+0x110>
        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8004956:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800495a:	b2db      	uxtb	r3, r3
 800495c:	3301      	adds	r3, #1
 800495e:	b2db      	uxtb	r3, r3
 8004960:	73fb      	strb	r3, [r7, #15]
 8004962:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004966:	2b07      	cmp	r3, #7
 8004968:	dde5      	ble.n	8004936 <wizchip_init+0x22>
        #endif
        }
        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800496a:	2300      	movs	r3, #0
 800496c:	73fb      	strb	r3, [r7, #15]
 800496e:	e015      	b.n	800499c <wizchip_init+0x88>
        #if _WIZCHIP_ < W5200    //2016.10.28 peter add condition for w5100
            j = 0;
            while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
            setSn_TXBUF_SIZE(i, j);
        #else
            setSn_TXBUF_SIZE(i, txsize[i]);
 8004970:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004974:	009b      	lsls	r3, r3, #2
 8004976:	3301      	adds	r3, #1
 8004978:	00db      	lsls	r3, r3, #3
 800497a:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 800497e:	4618      	mov	r0, r3
 8004980:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004984:	687a      	ldr	r2, [r7, #4]
 8004986:	4413      	add	r3, r2
 8004988:	781b      	ldrb	r3, [r3, #0]
 800498a:	4619      	mov	r1, r3
 800498c:	f7ff fbfa 	bl	8004184 <WIZCHIP_WRITE>
        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8004990:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004994:	b2db      	uxtb	r3, r3
 8004996:	3301      	adds	r3, #1
 8004998:	b2db      	uxtb	r3, r3
 800499a:	73fb      	strb	r3, [r7, #15]
 800499c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049a0:	2b07      	cmp	r3, #7
 80049a2:	dde5      	ble.n	8004970 <wizchip_init+0x5c>
        }

    #endif
   }

   if(rxsize)
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d03b      	beq.n	8004a22 <wizchip_init+0x10e>
   {
      tmp = 0;
 80049aa:	2300      	movs	r3, #0
 80049ac:	73bb      	strb	r3, [r7, #14]
            tmp += rxsize[i];
            if(tmp > 128) return -1;
        }
        if(tmp % 8) return -1;
   #else
        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80049ae:	2300      	movs	r3, #0
 80049b0:	73fb      	strb	r3, [r7, #15]
 80049b2:	e015      	b.n	80049e0 <wizchip_init+0xcc>
        {
            tmp += rxsize[i];
 80049b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049b8:	683a      	ldr	r2, [r7, #0]
 80049ba:	4413      	add	r3, r2
 80049bc:	781a      	ldrb	r2, [r3, #0]
 80049be:	7bbb      	ldrb	r3, [r7, #14]
 80049c0:	4413      	add	r3, r2
 80049c2:	b2db      	uxtb	r3, r3
 80049c4:	73bb      	strb	r3, [r7, #14]
        #if _WIZCHIP_ < W5200    //2016.10.28 peter add condition for w5100 and w5100s
            if(tmp > 8) return -1;
        #else
            if(tmp > 16) return -1;
 80049c6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80049ca:	2b10      	cmp	r3, #16
 80049cc:	dd02      	ble.n	80049d4 <wizchip_init+0xc0>
 80049ce:	f04f 33ff 	mov.w	r3, #4294967295
 80049d2:	e027      	b.n	8004a24 <wizchip_init+0x110>
        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80049d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049d8:	b2db      	uxtb	r3, r3
 80049da:	3301      	adds	r3, #1
 80049dc:	b2db      	uxtb	r3, r3
 80049de:	73fb      	strb	r3, [r7, #15]
 80049e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049e4:	2b07      	cmp	r3, #7
 80049e6:	dde5      	ble.n	80049b4 <wizchip_init+0xa0>
        #endif
        }

        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80049e8:	2300      	movs	r3, #0
 80049ea:	73fb      	strb	r3, [r7, #15]
 80049ec:	e015      	b.n	8004a1a <wizchip_init+0x106>
        #if _WIZCHIP_ < W5200    // add condition for w5100
            j = 0;
            while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
            setSn_RXBUF_SIZE(i, j);
        #else
            setSn_RXBUF_SIZE(i, rxsize[i]);
 80049ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049f2:	009b      	lsls	r3, r3, #2
 80049f4:	3301      	adds	r3, #1
 80049f6:	00db      	lsls	r3, r3, #3
 80049f8:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 80049fc:	4618      	mov	r0, r3
 80049fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a02:	683a      	ldr	r2, [r7, #0]
 8004a04:	4413      	add	r3, r2
 8004a06:	781b      	ldrb	r3, [r3, #0]
 8004a08:	4619      	mov	r1, r3
 8004a0a:	f7ff fbbb 	bl	8004184 <WIZCHIP_WRITE>
        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8004a0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a12:	b2db      	uxtb	r3, r3
 8004a14:	3301      	adds	r3, #1
 8004a16:	b2db      	uxtb	r3, r3
 8004a18:	73fb      	strb	r3, [r7, #15]
 8004a1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a1e:	2b07      	cmp	r3, #7
 8004a20:	dde5      	ble.n	80049ee <wizchip_init+0xda>
        #endif
        }
    #endif
   }
   return 0;
 8004a22:	2300      	movs	r3, #0
}
 8004a24:	4618      	mov	r0, r3
 8004a26:	3710      	adds	r7, #16
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	bd80      	pop	{r7, pc}

08004a2c <wizchip_setnetinfo>:
}
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b082      	sub	sp, #8
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2206      	movs	r2, #6
 8004a38:	4619      	mov	r1, r3
 8004a3a:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8004a3e:	f7ff fc4f 	bl	80042e0 <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	330e      	adds	r3, #14
 8004a46:	2204      	movs	r2, #4
 8004a48:	4619      	mov	r1, r3
 8004a4a:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004a4e:	f7ff fc47 	bl	80042e0 <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	330a      	adds	r3, #10
 8004a56:	2204      	movs	r2, #4
 8004a58:	4619      	mov	r1, r3
 8004a5a:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8004a5e:	f7ff fc3f 	bl	80042e0 <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	3306      	adds	r3, #6
 8004a66:	2204      	movs	r2, #4
 8004a68:	4619      	mov	r1, r3
 8004a6a:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8004a6e:	f7ff fc37 	bl	80042e0 <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	7c9a      	ldrb	r2, [r3, #18]
 8004a76:	4b0b      	ldr	r3, [pc, #44]	; (8004aa4 <wizchip_setnetinfo+0x78>)
 8004a78:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	7cda      	ldrb	r2, [r3, #19]
 8004a7e:	4b09      	ldr	r3, [pc, #36]	; (8004aa4 <wizchip_setnetinfo+0x78>)
 8004a80:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	7d1a      	ldrb	r2, [r3, #20]
 8004a86:	4b07      	ldr	r3, [pc, #28]	; (8004aa4 <wizchip_setnetinfo+0x78>)
 8004a88:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	7d5a      	ldrb	r2, [r3, #21]
 8004a8e:	4b05      	ldr	r3, [pc, #20]	; (8004aa4 <wizchip_setnetinfo+0x78>)
 8004a90:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	7d9a      	ldrb	r2, [r3, #22]
 8004a96:	4b04      	ldr	r3, [pc, #16]	; (8004aa8 <wizchip_setnetinfo+0x7c>)
 8004a98:	701a      	strb	r2, [r3, #0]
}
 8004a9a:	bf00      	nop
 8004a9c:	3708      	adds	r7, #8
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}
 8004aa2:	bf00      	nop
 8004aa4:	2000061c 	.word	0x2000061c
 8004aa8:	20000620 	.word	0x20000620

08004aac <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b082      	sub	sp, #8
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
   getSHAR(pnetinfo->mac);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2206      	movs	r2, #6
 8004ab8:	4619      	mov	r1, r3
 8004aba:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8004abe:	f7ff fbaf 	bl	8004220 <WIZCHIP_READ_BUF>
   getGAR(pnetinfo->gw);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	330e      	adds	r3, #14
 8004ac6:	2204      	movs	r2, #4
 8004ac8:	4619      	mov	r1, r3
 8004aca:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004ace:	f7ff fba7 	bl	8004220 <WIZCHIP_READ_BUF>
   getSUBR(pnetinfo->sn);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	330a      	adds	r3, #10
 8004ad6:	2204      	movs	r2, #4
 8004ad8:	4619      	mov	r1, r3
 8004ada:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8004ade:	f7ff fb9f 	bl	8004220 <WIZCHIP_READ_BUF>
   getSIPR(pnetinfo->ip);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	3306      	adds	r3, #6
 8004ae6:	2204      	movs	r2, #4
 8004ae8:	4619      	mov	r1, r3
 8004aea:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8004aee:	f7ff fb97 	bl	8004220 <WIZCHIP_READ_BUF>
   pnetinfo->dns[0]= _DNS_[0];
 8004af2:	4b0c      	ldr	r3, [pc, #48]	; (8004b24 <wizchip_getnetinfo+0x78>)
 8004af4:	781a      	ldrb	r2, [r3, #0]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	749a      	strb	r2, [r3, #18]
   pnetinfo->dns[1]= _DNS_[1];
 8004afa:	4b0a      	ldr	r3, [pc, #40]	; (8004b24 <wizchip_getnetinfo+0x78>)
 8004afc:	785a      	ldrb	r2, [r3, #1]
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	74da      	strb	r2, [r3, #19]
   pnetinfo->dns[2]= _DNS_[2];
 8004b02:	4b08      	ldr	r3, [pc, #32]	; (8004b24 <wizchip_getnetinfo+0x78>)
 8004b04:	789a      	ldrb	r2, [r3, #2]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	751a      	strb	r2, [r3, #20]
   pnetinfo->dns[3]= _DNS_[3];
 8004b0a:	4b06      	ldr	r3, [pc, #24]	; (8004b24 <wizchip_getnetinfo+0x78>)
 8004b0c:	78da      	ldrb	r2, [r3, #3]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	755a      	strb	r2, [r3, #21]
   pnetinfo->dhcp  = _DHCP_;
 8004b12:	4b05      	ldr	r3, [pc, #20]	; (8004b28 <wizchip_getnetinfo+0x7c>)
 8004b14:	781a      	ldrb	r2, [r3, #0]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	759a      	strb	r2, [r3, #22]
}
 8004b1a:	bf00      	nop
 8004b1c:	3708      	adds	r7, #8
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}
 8004b22:	bf00      	nop
 8004b24:	2000061c 	.word	0x2000061c
 8004b28:	20000620 	.word	0x20000620

08004b2c <wizchip_setnetmode>:

int8_t wizchip_setnetmode(netmode_type netmode)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b084      	sub	sp, #16
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	4603      	mov	r3, r0
 8004b34:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 8004b36:	2300      	movs	r3, #0
 8004b38:	73fb      	strb	r3, [r7, #15]
#if _WIZCHIP_ != W5500
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK)) return -1;
#else
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK | NM_FORCEARP)) return -1;
 8004b3a:	79fb      	ldrb	r3, [r7, #7]
 8004b3c:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d002      	beq.n	8004b4a <wizchip_setnetmode+0x1e>
 8004b44:	f04f 33ff 	mov.w	r3, #4294967295
 8004b48:	e00e      	b.n	8004b68 <wizchip_setnetmode+0x3c>
#endif      
   tmp = getMR();
 8004b4a:	2000      	movs	r0, #0
 8004b4c:	f7ff face 	bl	80040ec <WIZCHIP_READ>
 8004b50:	4603      	mov	r3, r0
 8004b52:	73fb      	strb	r3, [r7, #15]
   tmp |= (uint8_t)netmode;
 8004b54:	7bfa      	ldrb	r2, [r7, #15]
 8004b56:	79fb      	ldrb	r3, [r7, #7]
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	73fb      	strb	r3, [r7, #15]
   setMR(tmp);
 8004b5c:	7bfb      	ldrb	r3, [r7, #15]
 8004b5e:	4619      	mov	r1, r3
 8004b60:	2000      	movs	r0, #0
 8004b62:	f7ff fb0f 	bl	8004184 <WIZCHIP_WRITE>
   return 0;
 8004b66:	2300      	movs	r3, #0
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	3710      	adds	r7, #16
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bd80      	pop	{r7, pc}

08004b70 <wizchip_getnetmode>:

netmode_type wizchip_getnetmode(void)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	af00      	add	r7, sp, #0
   return (netmode_type) getMR();
 8004b74:	2000      	movs	r0, #0
 8004b76:	f7ff fab9 	bl	80040ec <WIZCHIP_READ>
 8004b7a:	4603      	mov	r3, r0
}
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	bd80      	pop	{r7, pc}

08004b80 <wizchip_settimeout>:

void wizchip_settimeout(wiz_NetTimeout* nettime)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b082      	sub	sp, #8
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
   setRCR(nettime->retry_cnt);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	781b      	ldrb	r3, [r3, #0]
 8004b8c:	4619      	mov	r1, r3
 8004b8e:	f44f 50d8 	mov.w	r0, #6912	; 0x1b00
 8004b92:	f7ff faf7 	bl	8004184 <WIZCHIP_WRITE>
   setRTR(nettime->time_100us);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	885b      	ldrh	r3, [r3, #2]
 8004b9a:	0a1b      	lsrs	r3, r3, #8
 8004b9c:	b29b      	uxth	r3, r3
 8004b9e:	b2db      	uxtb	r3, r3
 8004ba0:	4619      	mov	r1, r3
 8004ba2:	f44f 50c8 	mov.w	r0, #6400	; 0x1900
 8004ba6:	f7ff faed 	bl	8004184 <WIZCHIP_WRITE>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	885b      	ldrh	r3, [r3, #2]
 8004bae:	b2db      	uxtb	r3, r3
 8004bb0:	4619      	mov	r1, r3
 8004bb2:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
 8004bb6:	f7ff fae5 	bl	8004184 <WIZCHIP_WRITE>
}
 8004bba:	bf00      	nop
 8004bbc:	3708      	adds	r7, #8
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bd80      	pop	{r7, pc}

08004bc2 <wizchip_gettimeout>:

void wizchip_gettimeout(wiz_NetTimeout* nettime)
{
 8004bc2:	b590      	push	{r4, r7, lr}
 8004bc4:	b083      	sub	sp, #12
 8004bc6:	af00      	add	r7, sp, #0
 8004bc8:	6078      	str	r0, [r7, #4]
   nettime->retry_cnt = getRCR();
 8004bca:	f44f 50d8 	mov.w	r0, #6912	; 0x1b00
 8004bce:	f7ff fa8d 	bl	80040ec <WIZCHIP_READ>
 8004bd2:	4603      	mov	r3, r0
 8004bd4:	461a      	mov	r2, r3
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	701a      	strb	r2, [r3, #0]
   nettime->time_100us = getRTR();
 8004bda:	f44f 50c8 	mov.w	r0, #6400	; 0x1900
 8004bde:	f7ff fa85 	bl	80040ec <WIZCHIP_READ>
 8004be2:	4603      	mov	r3, r0
 8004be4:	b29b      	uxth	r3, r3
 8004be6:	021b      	lsls	r3, r3, #8
 8004be8:	b29c      	uxth	r4, r3
 8004bea:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
 8004bee:	f7ff fa7d 	bl	80040ec <WIZCHIP_READ>
 8004bf2:	4603      	mov	r3, r0
 8004bf4:	b29b      	uxth	r3, r3
 8004bf6:	4423      	add	r3, r4
 8004bf8:	b29a      	uxth	r2, r3
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	805a      	strh	r2, [r3, #2]
}
 8004bfe:	bf00      	nop
 8004c00:	370c      	adds	r7, #12
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd90      	pop	{r4, r7, pc}
	...

08004c08 <W5500_Select>:
#include "wiznet_api.h"

static wiz_NetInfo gWIZNETINFO;

void W5500_Select(void)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(WIZNET_CS_PORT, WIZNET_CS_PIN, GPIO_PIN_RESET);
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004c12:	4802      	ldr	r0, [pc, #8]	; (8004c1c <W5500_Select+0x14>)
 8004c14:	f000 ffda 	bl	8005bcc <HAL_GPIO_WritePin>
}
 8004c18:	bf00      	nop
 8004c1a:	bd80      	pop	{r7, pc}
 8004c1c:	40020400 	.word	0x40020400

08004c20 <W5500_Deselect>:

void W5500_Deselect(void)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(WIZNET_CS_PORT, WIZNET_CS_PIN, GPIO_PIN_SET);
 8004c24:	2201      	movs	r2, #1
 8004c26:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004c2a:	4802      	ldr	r0, [pc, #8]	; (8004c34 <W5500_Deselect+0x14>)
 8004c2c:	f000 ffce 	bl	8005bcc <HAL_GPIO_WritePin>
}
 8004c30:	bf00      	nop
 8004c32:	bd80      	pop	{r7, pc}
 8004c34:	40020400 	.word	0x40020400

08004c38 <W5500_ReadBuff>:

void W5500_ReadBuff(uint8_t* buff, uint16_t len)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b082      	sub	sp, #8
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
 8004c40:	460b      	mov	r3, r1
 8004c42:	807b      	strh	r3, [r7, #2]
	HAL_SPI_Receive(WIZNET_SPI_INSTANCE, buff, len, HAL_MAX_DELAY);
 8004c44:	887a      	ldrh	r2, [r7, #2]
 8004c46:	f04f 33ff 	mov.w	r3, #4294967295
 8004c4a:	6879      	ldr	r1, [r7, #4]
 8004c4c:	4803      	ldr	r0, [pc, #12]	; (8004c5c <W5500_ReadBuff+0x24>)
 8004c4e:	f001 ff3f 	bl	8006ad0 <HAL_SPI_Receive>
}
 8004c52:	bf00      	nop
 8004c54:	3708      	adds	r7, #8
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bd80      	pop	{r7, pc}
 8004c5a:	bf00      	nop
 8004c5c:	200001e0 	.word	0x200001e0

08004c60 <W5500_WriteBuff>:

void W5500_WriteBuff(uint8_t* buff, uint16_t len)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b082      	sub	sp, #8
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
 8004c68:	460b      	mov	r3, r1
 8004c6a:	807b      	strh	r3, [r7, #2]
	HAL_SPI_Transmit(WIZNET_SPI_INSTANCE, buff, len, HAL_MAX_DELAY);
 8004c6c:	887a      	ldrh	r2, [r7, #2]
 8004c6e:	f04f 33ff 	mov.w	r3, #4294967295
 8004c72:	6879      	ldr	r1, [r7, #4]
 8004c74:	4803      	ldr	r0, [pc, #12]	; (8004c84 <W5500_WriteBuff+0x24>)
 8004c76:	f001 fde8 	bl	800684a <HAL_SPI_Transmit>
}
 8004c7a:	bf00      	nop
 8004c7c:	3708      	adds	r7, #8
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	bd80      	pop	{r7, pc}
 8004c82:	bf00      	nop
 8004c84:	200001e0 	.word	0x200001e0

08004c88 <W5500_ReadByte>:

uint8_t W5500_ReadByte(void)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b082      	sub	sp, #8
 8004c8c:	af00      	add	r7, sp, #0
	uint8_t byte;
	W5500_ReadBuff(&byte, sizeof(byte));
 8004c8e:	1dfb      	adds	r3, r7, #7
 8004c90:	2101      	movs	r1, #1
 8004c92:	4618      	mov	r0, r3
 8004c94:	f7ff ffd0 	bl	8004c38 <W5500_ReadBuff>
	return byte;
 8004c98:	79fb      	ldrb	r3, [r7, #7]
}
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	3708      	adds	r7, #8
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd80      	pop	{r7, pc}

08004ca2 <W5500_WriteByte>:

void W5500_WriteByte(uint8_t byte)
{
 8004ca2:	b580      	push	{r7, lr}
 8004ca4:	b082      	sub	sp, #8
 8004ca6:	af00      	add	r7, sp, #0
 8004ca8:	4603      	mov	r3, r0
 8004caa:	71fb      	strb	r3, [r7, #7]
	W5500_WriteBuff(&byte, sizeof(byte));
 8004cac:	1dfb      	adds	r3, r7, #7
 8004cae:	2101      	movs	r1, #1
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	f7ff ffd5 	bl	8004c60 <W5500_WriteBuff>
}
 8004cb6:	bf00      	nop
 8004cb8:	3708      	adds	r7, #8
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	bd80      	pop	{r7, pc}
	...

08004cc0 <W5500_SetAddress>:

void W5500_SetAddress(wiz_NetInfo info)
{
 8004cc0:	b084      	sub	sp, #16
 8004cc2:	b4b0      	push	{r4, r5, r7}
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	f107 040c 	add.w	r4, r7, #12
 8004cca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	gWIZNETINFO = info;
 8004cce:	4b09      	ldr	r3, [pc, #36]	; (8004cf4 <W5500_SetAddress+0x34>)
 8004cd0:	461c      	mov	r4, r3
 8004cd2:	f107 050c 	add.w	r5, r7, #12
 8004cd6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004cd8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004cda:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004cde:	6020      	str	r0, [r4, #0]
 8004ce0:	3404      	adds	r4, #4
 8004ce2:	8021      	strh	r1, [r4, #0]
 8004ce4:	3402      	adds	r4, #2
 8004ce6:	0c0b      	lsrs	r3, r1, #16
 8004ce8:	7023      	strb	r3, [r4, #0]
}
 8004cea:	bf00      	nop
 8004cec:	46bd      	mov	sp, r7
 8004cee:	bcb0      	pop	{r4, r5, r7}
 8004cf0:	b004      	add	sp, #16
 8004cf2:	4770      	bx	lr
 8004cf4:	20000624 	.word	0x20000624

08004cf8 <W5500_Reboot>:
void W5500_Reboot()
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b082      	sub	sp, #8
 8004cfc:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(WIZNET_RST_PORT, WIZNET_RST_PIN, GPIO_PIN_RESET);
 8004cfe:	2200      	movs	r2, #0
 8004d00:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004d04:	4817      	ldr	r0, [pc, #92]	; (8004d64 <W5500_Reboot+0x6c>)
 8004d06:	f000 ff61 	bl	8005bcc <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8004d0a:	2005      	movs	r0, #5
 8004d0c:	f000 f8d8 	bl	8004ec0 <HAL_Delay>
	HAL_GPIO_WritePin(WIZNET_RST_PORT, WIZNET_RST_PIN, GPIO_PIN_SET);
 8004d10:	2201      	movs	r2, #1
 8004d12:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004d16:	4813      	ldr	r0, [pc, #76]	; (8004d64 <W5500_Reboot+0x6c>)
 8004d18:	f000 ff58 	bl	8005bcc <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8004d1c:	2005      	movs	r0, #5
 8004d1e:	f000 f8cf 	bl	8004ec0 <HAL_Delay>
	reg_wizchip_cs_cbfunc(W5500_Select, W5500_Deselect);
 8004d22:	4911      	ldr	r1, [pc, #68]	; (8004d68 <W5500_Reboot+0x70>)
 8004d24:	4811      	ldr	r0, [pc, #68]	; (8004d6c <W5500_Reboot+0x74>)
 8004d26:	f7ff fced 	bl	8004704 <reg_wizchip_cs_cbfunc>
	reg_wizchip_spi_cbfunc(W5500_ReadByte, W5500_WriteByte);
 8004d2a:	4911      	ldr	r1, [pc, #68]	; (8004d70 <W5500_Reboot+0x78>)
 8004d2c:	4811      	ldr	r0, [pc, #68]	; (8004d74 <W5500_Reboot+0x7c>)
 8004d2e:	f7ff fd0f 	bl	8004750 <reg_wizchip_spi_cbfunc>
	reg_wizchip_spiburst_cbfunc(W5500_ReadBuff, W5500_WriteBuff);
 8004d32:	4911      	ldr	r1, [pc, #68]	; (8004d78 <W5500_Reboot+0x80>)
 8004d34:	4811      	ldr	r0, [pc, #68]	; (8004d7c <W5500_Reboot+0x84>)
 8004d36:	f7ff fd37 	bl	80047a8 <reg_wizchip_spiburst_cbfunc>
	uint8_t rx_tx_buff_sizes[] = {2, 2, 2, 2, 2, 2, 2, 2};
 8004d3a:	4a11      	ldr	r2, [pc, #68]	; (8004d80 <W5500_Reboot+0x88>)
 8004d3c:	463b      	mov	r3, r7
 8004d3e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004d42:	e883 0003 	stmia.w	r3, {r0, r1}
	wizchip_init(rx_tx_buff_sizes, rx_tx_buff_sizes);
 8004d46:	463a      	mov	r2, r7
 8004d48:	463b      	mov	r3, r7
 8004d4a:	4611      	mov	r1, r2
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	f7ff fde1 	bl	8004914 <wizchip_init>
	ctlnetwork(CN_SET_NETINFO, (void*) &gWIZNETINFO);
 8004d52:	490c      	ldr	r1, [pc, #48]	; (8004d84 <W5500_Reboot+0x8c>)
 8004d54:	2000      	movs	r0, #0
 8004d56:	f7ff fd53 	bl	8004800 <ctlnetwork>
}
 8004d5a:	bf00      	nop
 8004d5c:	3708      	adds	r7, #8
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bd80      	pop	{r7, pc}
 8004d62:	bf00      	nop
 8004d64:	40020400 	.word	0x40020400
 8004d68:	08004c21 	.word	0x08004c21
 8004d6c:	08004c09 	.word	0x08004c09
 8004d70:	08004ca3 	.word	0x08004ca3
 8004d74:	08004c89 	.word	0x08004c89
 8004d78:	08004c61 	.word	0x08004c61
 8004d7c:	08004c39 	.word	0x08004c39
 8004d80:	08009b08 	.word	0x08009b08
 8004d84:	20000624 	.word	0x20000624

08004d88 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004d88:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004dc0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8004d8c:	f7fe f8ae 	bl	8002eec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004d90:	480c      	ldr	r0, [pc, #48]	; (8004dc4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004d92:	490d      	ldr	r1, [pc, #52]	; (8004dc8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004d94:	4a0d      	ldr	r2, [pc, #52]	; (8004dcc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004d96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004d98:	e002      	b.n	8004da0 <LoopCopyDataInit>

08004d9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004d9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004d9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004d9e:	3304      	adds	r3, #4

08004da0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004da0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004da2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004da4:	d3f9      	bcc.n	8004d9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004da6:	4a0a      	ldr	r2, [pc, #40]	; (8004dd0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004da8:	4c0a      	ldr	r4, [pc, #40]	; (8004dd4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004daa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004dac:	e001      	b.n	8004db2 <LoopFillZerobss>

08004dae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004dae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004db0:	3204      	adds	r2, #4

08004db2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004db2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004db4:	d3fb      	bcc.n	8004dae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004db6:	f003 fedf 	bl	8008b78 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004dba:	f7fd fae3 	bl	8002384 <main>
  bx  lr    
 8004dbe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004dc0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004dc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004dc8:	200000b8 	.word	0x200000b8
  ldr r2, =_sidata
 8004dcc:	08009b68 	.word	0x08009b68
  ldr r2, =_sbss
 8004dd0:	200000b8 	.word	0x200000b8
  ldr r4, =_ebss
 8004dd4:	200007a8 	.word	0x200007a8

08004dd8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004dd8:	e7fe      	b.n	8004dd8 <ADC_IRQHandler>
	...

08004ddc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004de0:	4b0e      	ldr	r3, [pc, #56]	; (8004e1c <HAL_Init+0x40>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4a0d      	ldr	r2, [pc, #52]	; (8004e1c <HAL_Init+0x40>)
 8004de6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004dea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004dec:	4b0b      	ldr	r3, [pc, #44]	; (8004e1c <HAL_Init+0x40>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a0a      	ldr	r2, [pc, #40]	; (8004e1c <HAL_Init+0x40>)
 8004df2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004df6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004df8:	4b08      	ldr	r3, [pc, #32]	; (8004e1c <HAL_Init+0x40>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a07      	ldr	r2, [pc, #28]	; (8004e1c <HAL_Init+0x40>)
 8004dfe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e02:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004e04:	2003      	movs	r0, #3
 8004e06:	f000 f973 	bl	80050f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004e0a:	200f      	movs	r0, #15
 8004e0c:	f000 f808 	bl	8004e20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004e10:	f7fd fdca 	bl	80029a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004e14:	2300      	movs	r3, #0
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	bd80      	pop	{r7, pc}
 8004e1a:	bf00      	nop
 8004e1c:	40023c00 	.word	0x40023c00

08004e20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b082      	sub	sp, #8
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004e28:	4b12      	ldr	r3, [pc, #72]	; (8004e74 <HAL_InitTick+0x54>)
 8004e2a:	681a      	ldr	r2, [r3, #0]
 8004e2c:	4b12      	ldr	r3, [pc, #72]	; (8004e78 <HAL_InitTick+0x58>)
 8004e2e:	781b      	ldrb	r3, [r3, #0]
 8004e30:	4619      	mov	r1, r3
 8004e32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004e36:	fbb3 f3f1 	udiv	r3, r3, r1
 8004e3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e3e:	4618      	mov	r0, r3
 8004e40:	f000 f999 	bl	8005176 <HAL_SYSTICK_Config>
 8004e44:	4603      	mov	r3, r0
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d001      	beq.n	8004e4e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	e00e      	b.n	8004e6c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2b0f      	cmp	r3, #15
 8004e52:	d80a      	bhi.n	8004e6a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004e54:	2200      	movs	r2, #0
 8004e56:	6879      	ldr	r1, [r7, #4]
 8004e58:	f04f 30ff 	mov.w	r0, #4294967295
 8004e5c:	f000 f953 	bl	8005106 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004e60:	4a06      	ldr	r2, [pc, #24]	; (8004e7c <HAL_InitTick+0x5c>)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004e66:	2300      	movs	r3, #0
 8004e68:	e000      	b.n	8004e6c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004e6a:	2301      	movs	r3, #1
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	3708      	adds	r7, #8
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bd80      	pop	{r7, pc}
 8004e74:	20000020 	.word	0x20000020
 8004e78:	20000054 	.word	0x20000054
 8004e7c:	20000050 	.word	0x20000050

08004e80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004e80:	b480      	push	{r7}
 8004e82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004e84:	4b06      	ldr	r3, [pc, #24]	; (8004ea0 <HAL_IncTick+0x20>)
 8004e86:	781b      	ldrb	r3, [r3, #0]
 8004e88:	461a      	mov	r2, r3
 8004e8a:	4b06      	ldr	r3, [pc, #24]	; (8004ea4 <HAL_IncTick+0x24>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4413      	add	r3, r2
 8004e90:	4a04      	ldr	r2, [pc, #16]	; (8004ea4 <HAL_IncTick+0x24>)
 8004e92:	6013      	str	r3, [r2, #0]
}
 8004e94:	bf00      	nop
 8004e96:	46bd      	mov	sp, r7
 8004e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9c:	4770      	bx	lr
 8004e9e:	bf00      	nop
 8004ea0:	20000054 	.word	0x20000054
 8004ea4:	2000063c 	.word	0x2000063c

08004ea8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	af00      	add	r7, sp, #0
  return uwTick;
 8004eac:	4b03      	ldr	r3, [pc, #12]	; (8004ebc <HAL_GetTick+0x14>)
 8004eae:	681b      	ldr	r3, [r3, #0]
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb8:	4770      	bx	lr
 8004eba:	bf00      	nop
 8004ebc:	2000063c 	.word	0x2000063c

08004ec0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b084      	sub	sp, #16
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004ec8:	f7ff ffee 	bl	8004ea8 <HAL_GetTick>
 8004ecc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ed8:	d005      	beq.n	8004ee6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004eda:	4b0a      	ldr	r3, [pc, #40]	; (8004f04 <HAL_Delay+0x44>)
 8004edc:	781b      	ldrb	r3, [r3, #0]
 8004ede:	461a      	mov	r2, r3
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	4413      	add	r3, r2
 8004ee4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004ee6:	bf00      	nop
 8004ee8:	f7ff ffde 	bl	8004ea8 <HAL_GetTick>
 8004eec:	4602      	mov	r2, r0
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	1ad3      	subs	r3, r2, r3
 8004ef2:	68fa      	ldr	r2, [r7, #12]
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	d8f7      	bhi.n	8004ee8 <HAL_Delay+0x28>
  {
  }
}
 8004ef8:	bf00      	nop
 8004efa:	bf00      	nop
 8004efc:	3710      	adds	r7, #16
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bd80      	pop	{r7, pc}
 8004f02:	bf00      	nop
 8004f04:	20000054 	.word	0x20000054

08004f08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004f08:	b480      	push	{r7}
 8004f0a:	b085      	sub	sp, #20
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	f003 0307 	and.w	r3, r3, #7
 8004f16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004f18:	4b0c      	ldr	r3, [pc, #48]	; (8004f4c <__NVIC_SetPriorityGrouping+0x44>)
 8004f1a:	68db      	ldr	r3, [r3, #12]
 8004f1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004f1e:	68ba      	ldr	r2, [r7, #8]
 8004f20:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004f24:	4013      	ands	r3, r2
 8004f26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004f30:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004f34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004f38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004f3a:	4a04      	ldr	r2, [pc, #16]	; (8004f4c <__NVIC_SetPriorityGrouping+0x44>)
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	60d3      	str	r3, [r2, #12]
}
 8004f40:	bf00      	nop
 8004f42:	3714      	adds	r7, #20
 8004f44:	46bd      	mov	sp, r7
 8004f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4a:	4770      	bx	lr
 8004f4c:	e000ed00 	.word	0xe000ed00

08004f50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004f50:	b480      	push	{r7}
 8004f52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004f54:	4b04      	ldr	r3, [pc, #16]	; (8004f68 <__NVIC_GetPriorityGrouping+0x18>)
 8004f56:	68db      	ldr	r3, [r3, #12]
 8004f58:	0a1b      	lsrs	r3, r3, #8
 8004f5a:	f003 0307 	and.w	r3, r3, #7
}
 8004f5e:	4618      	mov	r0, r3
 8004f60:	46bd      	mov	sp, r7
 8004f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f66:	4770      	bx	lr
 8004f68:	e000ed00 	.word	0xe000ed00

08004f6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b083      	sub	sp, #12
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	4603      	mov	r3, r0
 8004f74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	db0b      	blt.n	8004f96 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004f7e:	79fb      	ldrb	r3, [r7, #7]
 8004f80:	f003 021f 	and.w	r2, r3, #31
 8004f84:	4907      	ldr	r1, [pc, #28]	; (8004fa4 <__NVIC_EnableIRQ+0x38>)
 8004f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f8a:	095b      	lsrs	r3, r3, #5
 8004f8c:	2001      	movs	r0, #1
 8004f8e:	fa00 f202 	lsl.w	r2, r0, r2
 8004f92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004f96:	bf00      	nop
 8004f98:	370c      	adds	r7, #12
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa0:	4770      	bx	lr
 8004fa2:	bf00      	nop
 8004fa4:	e000e100 	.word	0xe000e100

08004fa8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004fa8:	b480      	push	{r7}
 8004faa:	b083      	sub	sp, #12
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	4603      	mov	r3, r0
 8004fb0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004fb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	db12      	blt.n	8004fe0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004fba:	79fb      	ldrb	r3, [r7, #7]
 8004fbc:	f003 021f 	and.w	r2, r3, #31
 8004fc0:	490a      	ldr	r1, [pc, #40]	; (8004fec <__NVIC_DisableIRQ+0x44>)
 8004fc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fc6:	095b      	lsrs	r3, r3, #5
 8004fc8:	2001      	movs	r0, #1
 8004fca:	fa00 f202 	lsl.w	r2, r0, r2
 8004fce:	3320      	adds	r3, #32
 8004fd0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8004fd4:	f3bf 8f4f 	dsb	sy
}
 8004fd8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004fda:	f3bf 8f6f 	isb	sy
}
 8004fde:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8004fe0:	bf00      	nop
 8004fe2:	370c      	adds	r7, #12
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fea:	4770      	bx	lr
 8004fec:	e000e100 	.word	0xe000e100

08004ff0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	b083      	sub	sp, #12
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	6039      	str	r1, [r7, #0]
 8004ffa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ffc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005000:	2b00      	cmp	r3, #0
 8005002:	db0a      	blt.n	800501a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	b2da      	uxtb	r2, r3
 8005008:	490c      	ldr	r1, [pc, #48]	; (800503c <__NVIC_SetPriority+0x4c>)
 800500a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800500e:	0112      	lsls	r2, r2, #4
 8005010:	b2d2      	uxtb	r2, r2
 8005012:	440b      	add	r3, r1
 8005014:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005018:	e00a      	b.n	8005030 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	b2da      	uxtb	r2, r3
 800501e:	4908      	ldr	r1, [pc, #32]	; (8005040 <__NVIC_SetPriority+0x50>)
 8005020:	79fb      	ldrb	r3, [r7, #7]
 8005022:	f003 030f 	and.w	r3, r3, #15
 8005026:	3b04      	subs	r3, #4
 8005028:	0112      	lsls	r2, r2, #4
 800502a:	b2d2      	uxtb	r2, r2
 800502c:	440b      	add	r3, r1
 800502e:	761a      	strb	r2, [r3, #24]
}
 8005030:	bf00      	nop
 8005032:	370c      	adds	r7, #12
 8005034:	46bd      	mov	sp, r7
 8005036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503a:	4770      	bx	lr
 800503c:	e000e100 	.word	0xe000e100
 8005040:	e000ed00 	.word	0xe000ed00

08005044 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005044:	b480      	push	{r7}
 8005046:	b089      	sub	sp, #36	; 0x24
 8005048:	af00      	add	r7, sp, #0
 800504a:	60f8      	str	r0, [r7, #12]
 800504c:	60b9      	str	r1, [r7, #8]
 800504e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	f003 0307 	and.w	r3, r3, #7
 8005056:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005058:	69fb      	ldr	r3, [r7, #28]
 800505a:	f1c3 0307 	rsb	r3, r3, #7
 800505e:	2b04      	cmp	r3, #4
 8005060:	bf28      	it	cs
 8005062:	2304      	movcs	r3, #4
 8005064:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005066:	69fb      	ldr	r3, [r7, #28]
 8005068:	3304      	adds	r3, #4
 800506a:	2b06      	cmp	r3, #6
 800506c:	d902      	bls.n	8005074 <NVIC_EncodePriority+0x30>
 800506e:	69fb      	ldr	r3, [r7, #28]
 8005070:	3b03      	subs	r3, #3
 8005072:	e000      	b.n	8005076 <NVIC_EncodePriority+0x32>
 8005074:	2300      	movs	r3, #0
 8005076:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005078:	f04f 32ff 	mov.w	r2, #4294967295
 800507c:	69bb      	ldr	r3, [r7, #24]
 800507e:	fa02 f303 	lsl.w	r3, r2, r3
 8005082:	43da      	mvns	r2, r3
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	401a      	ands	r2, r3
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800508c:	f04f 31ff 	mov.w	r1, #4294967295
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	fa01 f303 	lsl.w	r3, r1, r3
 8005096:	43d9      	mvns	r1, r3
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800509c:	4313      	orrs	r3, r2
         );
}
 800509e:	4618      	mov	r0, r3
 80050a0:	3724      	adds	r7, #36	; 0x24
 80050a2:	46bd      	mov	sp, r7
 80050a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a8:	4770      	bx	lr
	...

080050ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b082      	sub	sp, #8
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	3b01      	subs	r3, #1
 80050b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80050bc:	d301      	bcc.n	80050c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80050be:	2301      	movs	r3, #1
 80050c0:	e00f      	b.n	80050e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80050c2:	4a0a      	ldr	r2, [pc, #40]	; (80050ec <SysTick_Config+0x40>)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	3b01      	subs	r3, #1
 80050c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80050ca:	210f      	movs	r1, #15
 80050cc:	f04f 30ff 	mov.w	r0, #4294967295
 80050d0:	f7ff ff8e 	bl	8004ff0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80050d4:	4b05      	ldr	r3, [pc, #20]	; (80050ec <SysTick_Config+0x40>)
 80050d6:	2200      	movs	r2, #0
 80050d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80050da:	4b04      	ldr	r3, [pc, #16]	; (80050ec <SysTick_Config+0x40>)
 80050dc:	2207      	movs	r2, #7
 80050de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80050e0:	2300      	movs	r3, #0
}
 80050e2:	4618      	mov	r0, r3
 80050e4:	3708      	adds	r7, #8
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd80      	pop	{r7, pc}
 80050ea:	bf00      	nop
 80050ec:	e000e010 	.word	0xe000e010

080050f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b082      	sub	sp, #8
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80050f8:	6878      	ldr	r0, [r7, #4]
 80050fa:	f7ff ff05 	bl	8004f08 <__NVIC_SetPriorityGrouping>
}
 80050fe:	bf00      	nop
 8005100:	3708      	adds	r7, #8
 8005102:	46bd      	mov	sp, r7
 8005104:	bd80      	pop	{r7, pc}

08005106 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005106:	b580      	push	{r7, lr}
 8005108:	b086      	sub	sp, #24
 800510a:	af00      	add	r7, sp, #0
 800510c:	4603      	mov	r3, r0
 800510e:	60b9      	str	r1, [r7, #8]
 8005110:	607a      	str	r2, [r7, #4]
 8005112:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005114:	2300      	movs	r3, #0
 8005116:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005118:	f7ff ff1a 	bl	8004f50 <__NVIC_GetPriorityGrouping>
 800511c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800511e:	687a      	ldr	r2, [r7, #4]
 8005120:	68b9      	ldr	r1, [r7, #8]
 8005122:	6978      	ldr	r0, [r7, #20]
 8005124:	f7ff ff8e 	bl	8005044 <NVIC_EncodePriority>
 8005128:	4602      	mov	r2, r0
 800512a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800512e:	4611      	mov	r1, r2
 8005130:	4618      	mov	r0, r3
 8005132:	f7ff ff5d 	bl	8004ff0 <__NVIC_SetPriority>
}
 8005136:	bf00      	nop
 8005138:	3718      	adds	r7, #24
 800513a:	46bd      	mov	sp, r7
 800513c:	bd80      	pop	{r7, pc}

0800513e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800513e:	b580      	push	{r7, lr}
 8005140:	b082      	sub	sp, #8
 8005142:	af00      	add	r7, sp, #0
 8005144:	4603      	mov	r3, r0
 8005146:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005148:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800514c:	4618      	mov	r0, r3
 800514e:	f7ff ff0d 	bl	8004f6c <__NVIC_EnableIRQ>
}
 8005152:	bf00      	nop
 8005154:	3708      	adds	r7, #8
 8005156:	46bd      	mov	sp, r7
 8005158:	bd80      	pop	{r7, pc}

0800515a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800515a:	b580      	push	{r7, lr}
 800515c:	b082      	sub	sp, #8
 800515e:	af00      	add	r7, sp, #0
 8005160:	4603      	mov	r3, r0
 8005162:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005164:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005168:	4618      	mov	r0, r3
 800516a:	f7ff ff1d 	bl	8004fa8 <__NVIC_DisableIRQ>
}
 800516e:	bf00      	nop
 8005170:	3708      	adds	r7, #8
 8005172:	46bd      	mov	sp, r7
 8005174:	bd80      	pop	{r7, pc}

08005176 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005176:	b580      	push	{r7, lr}
 8005178:	b082      	sub	sp, #8
 800517a:	af00      	add	r7, sp, #0
 800517c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	f7ff ff94 	bl	80050ac <SysTick_Config>
 8005184:	4603      	mov	r3, r0
}
 8005186:	4618      	mov	r0, r3
 8005188:	3708      	adds	r7, #8
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}

0800518e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800518e:	b580      	push	{r7, lr}
 8005190:	b084      	sub	sp, #16
 8005192:	af00      	add	r7, sp, #0
 8005194:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800519a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800519c:	f7ff fe84 	bl	8004ea8 <HAL_GetTick>
 80051a0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80051a8:	b2db      	uxtb	r3, r3
 80051aa:	2b02      	cmp	r3, #2
 80051ac:	d008      	beq.n	80051c0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2280      	movs	r2, #128	; 0x80
 80051b2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2200      	movs	r2, #0
 80051b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80051bc:	2301      	movs	r3, #1
 80051be:	e052      	b.n	8005266 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	681a      	ldr	r2, [r3, #0]
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f022 0216 	bic.w	r2, r2, #22
 80051ce:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	695a      	ldr	r2, [r3, #20]
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80051de:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d103      	bne.n	80051f0 <HAL_DMA_Abort+0x62>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d007      	beq.n	8005200 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	681a      	ldr	r2, [r3, #0]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f022 0208 	bic.w	r2, r2, #8
 80051fe:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	681a      	ldr	r2, [r3, #0]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f022 0201 	bic.w	r2, r2, #1
 800520e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005210:	e013      	b.n	800523a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005212:	f7ff fe49 	bl	8004ea8 <HAL_GetTick>
 8005216:	4602      	mov	r2, r0
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	1ad3      	subs	r3, r2, r3
 800521c:	2b05      	cmp	r3, #5
 800521e:	d90c      	bls.n	800523a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2220      	movs	r2, #32
 8005224:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2203      	movs	r2, #3
 800522a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2200      	movs	r2, #0
 8005232:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005236:	2303      	movs	r3, #3
 8005238:	e015      	b.n	8005266 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f003 0301 	and.w	r3, r3, #1
 8005244:	2b00      	cmp	r3, #0
 8005246:	d1e4      	bne.n	8005212 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800524c:	223f      	movs	r2, #63	; 0x3f
 800524e:	409a      	lsls	r2, r3
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2201      	movs	r2, #1
 8005258:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2200      	movs	r2, #0
 8005260:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8005264:	2300      	movs	r3, #0
}
 8005266:	4618      	mov	r0, r3
 8005268:	3710      	adds	r7, #16
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}

0800526e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800526e:	b480      	push	{r7}
 8005270:	b083      	sub	sp, #12
 8005272:	af00      	add	r7, sp, #0
 8005274:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800527c:	b2db      	uxtb	r3, r3
 800527e:	2b02      	cmp	r3, #2
 8005280:	d004      	beq.n	800528c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2280      	movs	r2, #128	; 0x80
 8005286:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005288:	2301      	movs	r3, #1
 800528a:	e00c      	b.n	80052a6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2205      	movs	r2, #5
 8005290:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	681a      	ldr	r2, [r3, #0]
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f022 0201 	bic.w	r2, r2, #1
 80052a2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80052a4:	2300      	movs	r3, #0
}
 80052a6:	4618      	mov	r0, r3
 80052a8:	370c      	adds	r7, #12
 80052aa:	46bd      	mov	sp, r7
 80052ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b0:	4770      	bx	lr
	...

080052b4 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b086      	sub	sp, #24
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	60f8      	str	r0, [r7, #12]
 80052bc:	60b9      	str	r1, [r7, #8]
 80052be:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80052c2:	2301      	movs	r3, #1
 80052c4:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80052c6:	4b23      	ldr	r3, [pc, #140]	; (8005354 <HAL_FLASH_Program+0xa0>)
 80052c8:	7e1b      	ldrb	r3, [r3, #24]
 80052ca:	2b01      	cmp	r3, #1
 80052cc:	d101      	bne.n	80052d2 <HAL_FLASH_Program+0x1e>
 80052ce:	2302      	movs	r3, #2
 80052d0:	e03b      	b.n	800534a <HAL_FLASH_Program+0x96>
 80052d2:	4b20      	ldr	r3, [pc, #128]	; (8005354 <HAL_FLASH_Program+0xa0>)
 80052d4:	2201      	movs	r2, #1
 80052d6:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80052d8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80052dc:	f000 f870 	bl	80053c0 <FLASH_WaitForLastOperation>
 80052e0:	4603      	mov	r3, r0
 80052e2:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 80052e4:	7dfb      	ldrb	r3, [r7, #23]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d12b      	bne.n	8005342 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d105      	bne.n	80052fc <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80052f0:	783b      	ldrb	r3, [r7, #0]
 80052f2:	4619      	mov	r1, r3
 80052f4:	68b8      	ldr	r0, [r7, #8]
 80052f6:	f000 f91b 	bl	8005530 <FLASH_Program_Byte>
 80052fa:	e016      	b.n	800532a <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	2b01      	cmp	r3, #1
 8005300:	d105      	bne.n	800530e <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8005302:	883b      	ldrh	r3, [r7, #0]
 8005304:	4619      	mov	r1, r3
 8005306:	68b8      	ldr	r0, [r7, #8]
 8005308:	f000 f8ee 	bl	80054e8 <FLASH_Program_HalfWord>
 800530c:	e00d      	b.n	800532a <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	2b02      	cmp	r3, #2
 8005312:	d105      	bne.n	8005320 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	4619      	mov	r1, r3
 8005318:	68b8      	ldr	r0, [r7, #8]
 800531a:	f000 f8c3 	bl	80054a4 <FLASH_Program_Word>
 800531e:	e004      	b.n	800532a <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8005320:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005324:	68b8      	ldr	r0, [r7, #8]
 8005326:	f000 f88b 	bl	8005440 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800532a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800532e:	f000 f847 	bl	80053c0 <FLASH_WaitForLastOperation>
 8005332:	4603      	mov	r3, r0
 8005334:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8005336:	4b08      	ldr	r3, [pc, #32]	; (8005358 <HAL_FLASH_Program+0xa4>)
 8005338:	691b      	ldr	r3, [r3, #16]
 800533a:	4a07      	ldr	r2, [pc, #28]	; (8005358 <HAL_FLASH_Program+0xa4>)
 800533c:	f023 0301 	bic.w	r3, r3, #1
 8005340:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005342:	4b04      	ldr	r3, [pc, #16]	; (8005354 <HAL_FLASH_Program+0xa0>)
 8005344:	2200      	movs	r2, #0
 8005346:	761a      	strb	r2, [r3, #24]
  
  return status;
 8005348:	7dfb      	ldrb	r3, [r7, #23]
}
 800534a:	4618      	mov	r0, r3
 800534c:	3718      	adds	r7, #24
 800534e:	46bd      	mov	sp, r7
 8005350:	bd80      	pop	{r7, pc}
 8005352:	bf00      	nop
 8005354:	20000640 	.word	0x20000640
 8005358:	40023c00 	.word	0x40023c00

0800535c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800535c:	b480      	push	{r7}
 800535e:	b083      	sub	sp, #12
 8005360:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8005362:	2300      	movs	r3, #0
 8005364:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8005366:	4b0b      	ldr	r3, [pc, #44]	; (8005394 <HAL_FLASH_Unlock+0x38>)
 8005368:	691b      	ldr	r3, [r3, #16]
 800536a:	2b00      	cmp	r3, #0
 800536c:	da0b      	bge.n	8005386 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800536e:	4b09      	ldr	r3, [pc, #36]	; (8005394 <HAL_FLASH_Unlock+0x38>)
 8005370:	4a09      	ldr	r2, [pc, #36]	; (8005398 <HAL_FLASH_Unlock+0x3c>)
 8005372:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8005374:	4b07      	ldr	r3, [pc, #28]	; (8005394 <HAL_FLASH_Unlock+0x38>)
 8005376:	4a09      	ldr	r2, [pc, #36]	; (800539c <HAL_FLASH_Unlock+0x40>)
 8005378:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800537a:	4b06      	ldr	r3, [pc, #24]	; (8005394 <HAL_FLASH_Unlock+0x38>)
 800537c:	691b      	ldr	r3, [r3, #16]
 800537e:	2b00      	cmp	r3, #0
 8005380:	da01      	bge.n	8005386 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8005382:	2301      	movs	r3, #1
 8005384:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8005386:	79fb      	ldrb	r3, [r7, #7]
}
 8005388:	4618      	mov	r0, r3
 800538a:	370c      	adds	r7, #12
 800538c:	46bd      	mov	sp, r7
 800538e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005392:	4770      	bx	lr
 8005394:	40023c00 	.word	0x40023c00
 8005398:	45670123 	.word	0x45670123
 800539c:	cdef89ab 	.word	0xcdef89ab

080053a0 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80053a0:	b480      	push	{r7}
 80053a2:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 80053a4:	4b05      	ldr	r3, [pc, #20]	; (80053bc <HAL_FLASH_Lock+0x1c>)
 80053a6:	691b      	ldr	r3, [r3, #16]
 80053a8:	4a04      	ldr	r2, [pc, #16]	; (80053bc <HAL_FLASH_Lock+0x1c>)
 80053aa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80053ae:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 80053b0:	2300      	movs	r3, #0
}
 80053b2:	4618      	mov	r0, r3
 80053b4:	46bd      	mov	sp, r7
 80053b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ba:	4770      	bx	lr
 80053bc:	40023c00 	.word	0x40023c00

080053c0 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b084      	sub	sp, #16
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80053c8:	2300      	movs	r3, #0
 80053ca:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80053cc:	4b1a      	ldr	r3, [pc, #104]	; (8005438 <FLASH_WaitForLastOperation+0x78>)
 80053ce:	2200      	movs	r2, #0
 80053d0:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80053d2:	f7ff fd69 	bl	8004ea8 <HAL_GetTick>
 80053d6:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80053d8:	e010      	b.n	80053fc <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053e0:	d00c      	beq.n	80053fc <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d007      	beq.n	80053f8 <FLASH_WaitForLastOperation+0x38>
 80053e8:	f7ff fd5e 	bl	8004ea8 <HAL_GetTick>
 80053ec:	4602      	mov	r2, r0
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	1ad3      	subs	r3, r2, r3
 80053f2:	687a      	ldr	r2, [r7, #4]
 80053f4:	429a      	cmp	r2, r3
 80053f6:	d201      	bcs.n	80053fc <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80053f8:	2303      	movs	r3, #3
 80053fa:	e019      	b.n	8005430 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80053fc:	4b0f      	ldr	r3, [pc, #60]	; (800543c <FLASH_WaitForLastOperation+0x7c>)
 80053fe:	68db      	ldr	r3, [r3, #12]
 8005400:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005404:	2b00      	cmp	r3, #0
 8005406:	d1e8      	bne.n	80053da <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8005408:	4b0c      	ldr	r3, [pc, #48]	; (800543c <FLASH_WaitForLastOperation+0x7c>)
 800540a:	68db      	ldr	r3, [r3, #12]
 800540c:	f003 0301 	and.w	r3, r3, #1
 8005410:	2b00      	cmp	r3, #0
 8005412:	d002      	beq.n	800541a <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8005414:	4b09      	ldr	r3, [pc, #36]	; (800543c <FLASH_WaitForLastOperation+0x7c>)
 8005416:	2201      	movs	r2, #1
 8005418:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800541a:	4b08      	ldr	r3, [pc, #32]	; (800543c <FLASH_WaitForLastOperation+0x7c>)
 800541c:	68db      	ldr	r3, [r3, #12]
 800541e:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8005422:	2b00      	cmp	r3, #0
 8005424:	d003      	beq.n	800542e <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8005426:	f000 f8a5 	bl	8005574 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800542a:	2301      	movs	r3, #1
 800542c:	e000      	b.n	8005430 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 800542e:	2300      	movs	r3, #0
  
}  
 8005430:	4618      	mov	r0, r3
 8005432:	3710      	adds	r7, #16
 8005434:	46bd      	mov	sp, r7
 8005436:	bd80      	pop	{r7, pc}
 8005438:	20000640 	.word	0x20000640
 800543c:	40023c00 	.word	0x40023c00

08005440 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8005440:	b480      	push	{r7}
 8005442:	b085      	sub	sp, #20
 8005444:	af00      	add	r7, sp, #0
 8005446:	60f8      	str	r0, [r7, #12]
 8005448:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800544c:	4b14      	ldr	r3, [pc, #80]	; (80054a0 <FLASH_Program_DoubleWord+0x60>)
 800544e:	691b      	ldr	r3, [r3, #16]
 8005450:	4a13      	ldr	r2, [pc, #76]	; (80054a0 <FLASH_Program_DoubleWord+0x60>)
 8005452:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005456:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8005458:	4b11      	ldr	r3, [pc, #68]	; (80054a0 <FLASH_Program_DoubleWord+0x60>)
 800545a:	691b      	ldr	r3, [r3, #16]
 800545c:	4a10      	ldr	r2, [pc, #64]	; (80054a0 <FLASH_Program_DoubleWord+0x60>)
 800545e:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8005462:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005464:	4b0e      	ldr	r3, [pc, #56]	; (80054a0 <FLASH_Program_DoubleWord+0x60>)
 8005466:	691b      	ldr	r3, [r3, #16]
 8005468:	4a0d      	ldr	r2, [pc, #52]	; (80054a0 <FLASH_Program_DoubleWord+0x60>)
 800546a:	f043 0301 	orr.w	r3, r3, #1
 800546e:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	683a      	ldr	r2, [r7, #0]
 8005474:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8005476:	f3bf 8f6f 	isb	sy
}
 800547a:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 800547c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005480:	f04f 0200 	mov.w	r2, #0
 8005484:	f04f 0300 	mov.w	r3, #0
 8005488:	000a      	movs	r2, r1
 800548a:	2300      	movs	r3, #0
 800548c:	68f9      	ldr	r1, [r7, #12]
 800548e:	3104      	adds	r1, #4
 8005490:	4613      	mov	r3, r2
 8005492:	600b      	str	r3, [r1, #0]
}
 8005494:	bf00      	nop
 8005496:	3714      	adds	r7, #20
 8005498:	46bd      	mov	sp, r7
 800549a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549e:	4770      	bx	lr
 80054a0:	40023c00 	.word	0x40023c00

080054a4 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 80054a4:	b480      	push	{r7}
 80054a6:	b083      	sub	sp, #12
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
 80054ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80054ae:	4b0d      	ldr	r3, [pc, #52]	; (80054e4 <FLASH_Program_Word+0x40>)
 80054b0:	691b      	ldr	r3, [r3, #16]
 80054b2:	4a0c      	ldr	r2, [pc, #48]	; (80054e4 <FLASH_Program_Word+0x40>)
 80054b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054b8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80054ba:	4b0a      	ldr	r3, [pc, #40]	; (80054e4 <FLASH_Program_Word+0x40>)
 80054bc:	691b      	ldr	r3, [r3, #16]
 80054be:	4a09      	ldr	r2, [pc, #36]	; (80054e4 <FLASH_Program_Word+0x40>)
 80054c0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80054c4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80054c6:	4b07      	ldr	r3, [pc, #28]	; (80054e4 <FLASH_Program_Word+0x40>)
 80054c8:	691b      	ldr	r3, [r3, #16]
 80054ca:	4a06      	ldr	r2, [pc, #24]	; (80054e4 <FLASH_Program_Word+0x40>)
 80054cc:	f043 0301 	orr.w	r3, r3, #1
 80054d0:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	683a      	ldr	r2, [r7, #0]
 80054d6:	601a      	str	r2, [r3, #0]
}
 80054d8:	bf00      	nop
 80054da:	370c      	adds	r7, #12
 80054dc:	46bd      	mov	sp, r7
 80054de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e2:	4770      	bx	lr
 80054e4:	40023c00 	.word	0x40023c00

080054e8 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80054e8:	b480      	push	{r7}
 80054ea:	b083      	sub	sp, #12
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
 80054f0:	460b      	mov	r3, r1
 80054f2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80054f4:	4b0d      	ldr	r3, [pc, #52]	; (800552c <FLASH_Program_HalfWord+0x44>)
 80054f6:	691b      	ldr	r3, [r3, #16]
 80054f8:	4a0c      	ldr	r2, [pc, #48]	; (800552c <FLASH_Program_HalfWord+0x44>)
 80054fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054fe:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8005500:	4b0a      	ldr	r3, [pc, #40]	; (800552c <FLASH_Program_HalfWord+0x44>)
 8005502:	691b      	ldr	r3, [r3, #16]
 8005504:	4a09      	ldr	r2, [pc, #36]	; (800552c <FLASH_Program_HalfWord+0x44>)
 8005506:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800550a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800550c:	4b07      	ldr	r3, [pc, #28]	; (800552c <FLASH_Program_HalfWord+0x44>)
 800550e:	691b      	ldr	r3, [r3, #16]
 8005510:	4a06      	ldr	r2, [pc, #24]	; (800552c <FLASH_Program_HalfWord+0x44>)
 8005512:	f043 0301 	orr.w	r3, r3, #1
 8005516:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	887a      	ldrh	r2, [r7, #2]
 800551c:	801a      	strh	r2, [r3, #0]
}
 800551e:	bf00      	nop
 8005520:	370c      	adds	r7, #12
 8005522:	46bd      	mov	sp, r7
 8005524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005528:	4770      	bx	lr
 800552a:	bf00      	nop
 800552c:	40023c00 	.word	0x40023c00

08005530 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8005530:	b480      	push	{r7}
 8005532:	b083      	sub	sp, #12
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
 8005538:	460b      	mov	r3, r1
 800553a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800553c:	4b0c      	ldr	r3, [pc, #48]	; (8005570 <FLASH_Program_Byte+0x40>)
 800553e:	691b      	ldr	r3, [r3, #16]
 8005540:	4a0b      	ldr	r2, [pc, #44]	; (8005570 <FLASH_Program_Byte+0x40>)
 8005542:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005546:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8005548:	4b09      	ldr	r3, [pc, #36]	; (8005570 <FLASH_Program_Byte+0x40>)
 800554a:	4a09      	ldr	r2, [pc, #36]	; (8005570 <FLASH_Program_Byte+0x40>)
 800554c:	691b      	ldr	r3, [r3, #16]
 800554e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005550:	4b07      	ldr	r3, [pc, #28]	; (8005570 <FLASH_Program_Byte+0x40>)
 8005552:	691b      	ldr	r3, [r3, #16]
 8005554:	4a06      	ldr	r2, [pc, #24]	; (8005570 <FLASH_Program_Byte+0x40>)
 8005556:	f043 0301 	orr.w	r3, r3, #1
 800555a:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	78fa      	ldrb	r2, [r7, #3]
 8005560:	701a      	strb	r2, [r3, #0]
}
 8005562:	bf00      	nop
 8005564:	370c      	adds	r7, #12
 8005566:	46bd      	mov	sp, r7
 8005568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556c:	4770      	bx	lr
 800556e:	bf00      	nop
 8005570:	40023c00 	.word	0x40023c00

08005574 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8005574:	b480      	push	{r7}
 8005576:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8005578:	4b27      	ldr	r3, [pc, #156]	; (8005618 <FLASH_SetErrorCode+0xa4>)
 800557a:	68db      	ldr	r3, [r3, #12]
 800557c:	f003 0310 	and.w	r3, r3, #16
 8005580:	2b00      	cmp	r3, #0
 8005582:	d008      	beq.n	8005596 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8005584:	4b25      	ldr	r3, [pc, #148]	; (800561c <FLASH_SetErrorCode+0xa8>)
 8005586:	69db      	ldr	r3, [r3, #28]
 8005588:	f043 0310 	orr.w	r3, r3, #16
 800558c:	4a23      	ldr	r2, [pc, #140]	; (800561c <FLASH_SetErrorCode+0xa8>)
 800558e:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8005590:	4b21      	ldr	r3, [pc, #132]	; (8005618 <FLASH_SetErrorCode+0xa4>)
 8005592:	2210      	movs	r2, #16
 8005594:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8005596:	4b20      	ldr	r3, [pc, #128]	; (8005618 <FLASH_SetErrorCode+0xa4>)
 8005598:	68db      	ldr	r3, [r3, #12]
 800559a:	f003 0320 	and.w	r3, r3, #32
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d008      	beq.n	80055b4 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80055a2:	4b1e      	ldr	r3, [pc, #120]	; (800561c <FLASH_SetErrorCode+0xa8>)
 80055a4:	69db      	ldr	r3, [r3, #28]
 80055a6:	f043 0308 	orr.w	r3, r3, #8
 80055aa:	4a1c      	ldr	r2, [pc, #112]	; (800561c <FLASH_SetErrorCode+0xa8>)
 80055ac:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80055ae:	4b1a      	ldr	r3, [pc, #104]	; (8005618 <FLASH_SetErrorCode+0xa4>)
 80055b0:	2220      	movs	r2, #32
 80055b2:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80055b4:	4b18      	ldr	r3, [pc, #96]	; (8005618 <FLASH_SetErrorCode+0xa4>)
 80055b6:	68db      	ldr	r3, [r3, #12]
 80055b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d008      	beq.n	80055d2 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80055c0:	4b16      	ldr	r3, [pc, #88]	; (800561c <FLASH_SetErrorCode+0xa8>)
 80055c2:	69db      	ldr	r3, [r3, #28]
 80055c4:	f043 0304 	orr.w	r3, r3, #4
 80055c8:	4a14      	ldr	r2, [pc, #80]	; (800561c <FLASH_SetErrorCode+0xa8>)
 80055ca:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80055cc:	4b12      	ldr	r3, [pc, #72]	; (8005618 <FLASH_SetErrorCode+0xa4>)
 80055ce:	2240      	movs	r2, #64	; 0x40
 80055d0:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80055d2:	4b11      	ldr	r3, [pc, #68]	; (8005618 <FLASH_SetErrorCode+0xa4>)
 80055d4:	68db      	ldr	r3, [r3, #12]
 80055d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d008      	beq.n	80055f0 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80055de:	4b0f      	ldr	r3, [pc, #60]	; (800561c <FLASH_SetErrorCode+0xa8>)
 80055e0:	69db      	ldr	r3, [r3, #28]
 80055e2:	f043 0302 	orr.w	r3, r3, #2
 80055e6:	4a0d      	ldr	r2, [pc, #52]	; (800561c <FLASH_SetErrorCode+0xa8>)
 80055e8:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80055ea:	4b0b      	ldr	r3, [pc, #44]	; (8005618 <FLASH_SetErrorCode+0xa4>)
 80055ec:	2280      	movs	r2, #128	; 0x80
 80055ee:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80055f0:	4b09      	ldr	r3, [pc, #36]	; (8005618 <FLASH_SetErrorCode+0xa4>)
 80055f2:	68db      	ldr	r3, [r3, #12]
 80055f4:	f003 0302 	and.w	r3, r3, #2
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d008      	beq.n	800560e <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80055fc:	4b07      	ldr	r3, [pc, #28]	; (800561c <FLASH_SetErrorCode+0xa8>)
 80055fe:	69db      	ldr	r3, [r3, #28]
 8005600:	f043 0320 	orr.w	r3, r3, #32
 8005604:	4a05      	ldr	r2, [pc, #20]	; (800561c <FLASH_SetErrorCode+0xa8>)
 8005606:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8005608:	4b03      	ldr	r3, [pc, #12]	; (8005618 <FLASH_SetErrorCode+0xa4>)
 800560a:	2202      	movs	r2, #2
 800560c:	60da      	str	r2, [r3, #12]
  }
}
 800560e:	bf00      	nop
 8005610:	46bd      	mov	sp, r7
 8005612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005616:	4770      	bx	lr
 8005618:	40023c00 	.word	0x40023c00
 800561c:	20000640 	.word	0x20000640

08005620 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b084      	sub	sp, #16
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
 8005628:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800562a:	2301      	movs	r3, #1
 800562c:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 800562e:	2300      	movs	r3, #0
 8005630:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005632:	4b31      	ldr	r3, [pc, #196]	; (80056f8 <HAL_FLASHEx_Erase+0xd8>)
 8005634:	7e1b      	ldrb	r3, [r3, #24]
 8005636:	2b01      	cmp	r3, #1
 8005638:	d101      	bne.n	800563e <HAL_FLASHEx_Erase+0x1e>
 800563a:	2302      	movs	r3, #2
 800563c:	e058      	b.n	80056f0 <HAL_FLASHEx_Erase+0xd0>
 800563e:	4b2e      	ldr	r3, [pc, #184]	; (80056f8 <HAL_FLASHEx_Erase+0xd8>)
 8005640:	2201      	movs	r2, #1
 8005642:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005644:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005648:	f7ff feba 	bl	80053c0 <FLASH_WaitForLastOperation>
 800564c:	4603      	mov	r3, r0
 800564e:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8005650:	7bfb      	ldrb	r3, [r7, #15]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d148      	bne.n	80056e8 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	f04f 32ff 	mov.w	r2, #4294967295
 800565c:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	2b01      	cmp	r3, #1
 8005664:	d115      	bne.n	8005692 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	691b      	ldr	r3, [r3, #16]
 800566a:	b2da      	uxtb	r2, r3
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	685b      	ldr	r3, [r3, #4]
 8005670:	4619      	mov	r1, r3
 8005672:	4610      	mov	r0, r2
 8005674:	f000 f844 	bl	8005700 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005678:	f24c 3050 	movw	r0, #50000	; 0xc350
 800567c:	f7ff fea0 	bl	80053c0 <FLASH_WaitForLastOperation>
 8005680:	4603      	mov	r3, r0
 8005682:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8005684:	4b1d      	ldr	r3, [pc, #116]	; (80056fc <HAL_FLASHEx_Erase+0xdc>)
 8005686:	691b      	ldr	r3, [r3, #16]
 8005688:	4a1c      	ldr	r2, [pc, #112]	; (80056fc <HAL_FLASHEx_Erase+0xdc>)
 800568a:	f023 0304 	bic.w	r3, r3, #4
 800568e:	6113      	str	r3, [r2, #16]
 8005690:	e028      	b.n	80056e4 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	689b      	ldr	r3, [r3, #8]
 8005696:	60bb      	str	r3, [r7, #8]
 8005698:	e01c      	b.n	80056d4 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	691b      	ldr	r3, [r3, #16]
 800569e:	b2db      	uxtb	r3, r3
 80056a0:	4619      	mov	r1, r3
 80056a2:	68b8      	ldr	r0, [r7, #8]
 80056a4:	f000 f850 	bl	8005748 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80056a8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80056ac:	f7ff fe88 	bl	80053c0 <FLASH_WaitForLastOperation>
 80056b0:	4603      	mov	r3, r0
 80056b2:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80056b4:	4b11      	ldr	r3, [pc, #68]	; (80056fc <HAL_FLASHEx_Erase+0xdc>)
 80056b6:	691b      	ldr	r3, [r3, #16]
 80056b8:	4a10      	ldr	r2, [pc, #64]	; (80056fc <HAL_FLASHEx_Erase+0xdc>)
 80056ba:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 80056be:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 80056c0:	7bfb      	ldrb	r3, [r7, #15]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d003      	beq.n	80056ce <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	68ba      	ldr	r2, [r7, #8]
 80056ca:	601a      	str	r2, [r3, #0]
          break;
 80056cc:	e00a      	b.n	80056e4 <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80056ce:	68bb      	ldr	r3, [r7, #8]
 80056d0:	3301      	adds	r3, #1
 80056d2:	60bb      	str	r3, [r7, #8]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	68da      	ldr	r2, [r3, #12]
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	689b      	ldr	r3, [r3, #8]
 80056dc:	4413      	add	r3, r2
 80056de:	68ba      	ldr	r2, [r7, #8]
 80056e0:	429a      	cmp	r2, r3
 80056e2:	d3da      	bcc.n	800569a <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80056e4:	f000 f878 	bl	80057d8 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80056e8:	4b03      	ldr	r3, [pc, #12]	; (80056f8 <HAL_FLASHEx_Erase+0xd8>)
 80056ea:	2200      	movs	r2, #0
 80056ec:	761a      	strb	r2, [r3, #24]

  return status;
 80056ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80056f0:	4618      	mov	r0, r3
 80056f2:	3710      	adds	r7, #16
 80056f4:	46bd      	mov	sp, r7
 80056f6:	bd80      	pop	{r7, pc}
 80056f8:	20000640 	.word	0x20000640
 80056fc:	40023c00 	.word	0x40023c00

08005700 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8005700:	b480      	push	{r7}
 8005702:	b083      	sub	sp, #12
 8005704:	af00      	add	r7, sp, #0
 8005706:	4603      	mov	r3, r0
 8005708:	6039      	str	r1, [r7, #0]
 800570a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800570c:	4b0d      	ldr	r3, [pc, #52]	; (8005744 <FLASH_MassErase+0x44>)
 800570e:	691b      	ldr	r3, [r3, #16]
 8005710:	4a0c      	ldr	r2, [pc, #48]	; (8005744 <FLASH_MassErase+0x44>)
 8005712:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005716:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8005718:	4b0a      	ldr	r3, [pc, #40]	; (8005744 <FLASH_MassErase+0x44>)
 800571a:	691b      	ldr	r3, [r3, #16]
 800571c:	4a09      	ldr	r2, [pc, #36]	; (8005744 <FLASH_MassErase+0x44>)
 800571e:	f043 0304 	orr.w	r3, r3, #4
 8005722:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8005724:	4b07      	ldr	r3, [pc, #28]	; (8005744 <FLASH_MassErase+0x44>)
 8005726:	691a      	ldr	r2, [r3, #16]
 8005728:	79fb      	ldrb	r3, [r7, #7]
 800572a:	021b      	lsls	r3, r3, #8
 800572c:	4313      	orrs	r3, r2
 800572e:	4a05      	ldr	r2, [pc, #20]	; (8005744 <FLASH_MassErase+0x44>)
 8005730:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005734:	6113      	str	r3, [r2, #16]
}
 8005736:	bf00      	nop
 8005738:	370c      	adds	r7, #12
 800573a:	46bd      	mov	sp, r7
 800573c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005740:	4770      	bx	lr
 8005742:	bf00      	nop
 8005744:	40023c00 	.word	0x40023c00

08005748 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8005748:	b480      	push	{r7}
 800574a:	b085      	sub	sp, #20
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
 8005750:	460b      	mov	r3, r1
 8005752:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8005754:	2300      	movs	r3, #0
 8005756:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8005758:	78fb      	ldrb	r3, [r7, #3]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d102      	bne.n	8005764 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 800575e:	2300      	movs	r3, #0
 8005760:	60fb      	str	r3, [r7, #12]
 8005762:	e010      	b.n	8005786 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8005764:	78fb      	ldrb	r3, [r7, #3]
 8005766:	2b01      	cmp	r3, #1
 8005768:	d103      	bne.n	8005772 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800576a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800576e:	60fb      	str	r3, [r7, #12]
 8005770:	e009      	b.n	8005786 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8005772:	78fb      	ldrb	r3, [r7, #3]
 8005774:	2b02      	cmp	r3, #2
 8005776:	d103      	bne.n	8005780 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8005778:	f44f 7300 	mov.w	r3, #512	; 0x200
 800577c:	60fb      	str	r3, [r7, #12]
 800577e:	e002      	b.n	8005786 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8005780:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005784:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005786:	4b13      	ldr	r3, [pc, #76]	; (80057d4 <FLASH_Erase_Sector+0x8c>)
 8005788:	691b      	ldr	r3, [r3, #16]
 800578a:	4a12      	ldr	r2, [pc, #72]	; (80057d4 <FLASH_Erase_Sector+0x8c>)
 800578c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005790:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8005792:	4b10      	ldr	r3, [pc, #64]	; (80057d4 <FLASH_Erase_Sector+0x8c>)
 8005794:	691a      	ldr	r2, [r3, #16]
 8005796:	490f      	ldr	r1, [pc, #60]	; (80057d4 <FLASH_Erase_Sector+0x8c>)
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	4313      	orrs	r3, r2
 800579c:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800579e:	4b0d      	ldr	r3, [pc, #52]	; (80057d4 <FLASH_Erase_Sector+0x8c>)
 80057a0:	691b      	ldr	r3, [r3, #16]
 80057a2:	4a0c      	ldr	r2, [pc, #48]	; (80057d4 <FLASH_Erase_Sector+0x8c>)
 80057a4:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80057a8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80057aa:	4b0a      	ldr	r3, [pc, #40]	; (80057d4 <FLASH_Erase_Sector+0x8c>)
 80057ac:	691a      	ldr	r2, [r3, #16]
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	00db      	lsls	r3, r3, #3
 80057b2:	4313      	orrs	r3, r2
 80057b4:	4a07      	ldr	r2, [pc, #28]	; (80057d4 <FLASH_Erase_Sector+0x8c>)
 80057b6:	f043 0302 	orr.w	r3, r3, #2
 80057ba:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80057bc:	4b05      	ldr	r3, [pc, #20]	; (80057d4 <FLASH_Erase_Sector+0x8c>)
 80057be:	691b      	ldr	r3, [r3, #16]
 80057c0:	4a04      	ldr	r2, [pc, #16]	; (80057d4 <FLASH_Erase_Sector+0x8c>)
 80057c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80057c6:	6113      	str	r3, [r2, #16]
}
 80057c8:	bf00      	nop
 80057ca:	3714      	adds	r7, #20
 80057cc:	46bd      	mov	sp, r7
 80057ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d2:	4770      	bx	lr
 80057d4:	40023c00 	.word	0x40023c00

080057d8 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80057d8:	b480      	push	{r7}
 80057da:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 80057dc:	4b20      	ldr	r3, [pc, #128]	; (8005860 <FLASH_FlushCaches+0x88>)
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d017      	beq.n	8005818 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80057e8:	4b1d      	ldr	r3, [pc, #116]	; (8005860 <FLASH_FlushCaches+0x88>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a1c      	ldr	r2, [pc, #112]	; (8005860 <FLASH_FlushCaches+0x88>)
 80057ee:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80057f2:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80057f4:	4b1a      	ldr	r3, [pc, #104]	; (8005860 <FLASH_FlushCaches+0x88>)
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4a19      	ldr	r2, [pc, #100]	; (8005860 <FLASH_FlushCaches+0x88>)
 80057fa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80057fe:	6013      	str	r3, [r2, #0]
 8005800:	4b17      	ldr	r3, [pc, #92]	; (8005860 <FLASH_FlushCaches+0x88>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	4a16      	ldr	r2, [pc, #88]	; (8005860 <FLASH_FlushCaches+0x88>)
 8005806:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800580a:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800580c:	4b14      	ldr	r3, [pc, #80]	; (8005860 <FLASH_FlushCaches+0x88>)
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4a13      	ldr	r2, [pc, #76]	; (8005860 <FLASH_FlushCaches+0x88>)
 8005812:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005816:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8005818:	4b11      	ldr	r3, [pc, #68]	; (8005860 <FLASH_FlushCaches+0x88>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005820:	2b00      	cmp	r3, #0
 8005822:	d017      	beq.n	8005854 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8005824:	4b0e      	ldr	r3, [pc, #56]	; (8005860 <FLASH_FlushCaches+0x88>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a0d      	ldr	r2, [pc, #52]	; (8005860 <FLASH_FlushCaches+0x88>)
 800582a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800582e:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8005830:	4b0b      	ldr	r3, [pc, #44]	; (8005860 <FLASH_FlushCaches+0x88>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4a0a      	ldr	r2, [pc, #40]	; (8005860 <FLASH_FlushCaches+0x88>)
 8005836:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800583a:	6013      	str	r3, [r2, #0]
 800583c:	4b08      	ldr	r3, [pc, #32]	; (8005860 <FLASH_FlushCaches+0x88>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	4a07      	ldr	r2, [pc, #28]	; (8005860 <FLASH_FlushCaches+0x88>)
 8005842:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005846:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8005848:	4b05      	ldr	r3, [pc, #20]	; (8005860 <FLASH_FlushCaches+0x88>)
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	4a04      	ldr	r2, [pc, #16]	; (8005860 <FLASH_FlushCaches+0x88>)
 800584e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005852:	6013      	str	r3, [r2, #0]
  }
}
 8005854:	bf00      	nop
 8005856:	46bd      	mov	sp, r7
 8005858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585c:	4770      	bx	lr
 800585e:	bf00      	nop
 8005860:	40023c00 	.word	0x40023c00

08005864 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005864:	b480      	push	{r7}
 8005866:	b089      	sub	sp, #36	; 0x24
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
 800586c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800586e:	2300      	movs	r3, #0
 8005870:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005872:	2300      	movs	r3, #0
 8005874:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005876:	2300      	movs	r3, #0
 8005878:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800587a:	2300      	movs	r3, #0
 800587c:	61fb      	str	r3, [r7, #28]
 800587e:	e16b      	b.n	8005b58 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005880:	2201      	movs	r2, #1
 8005882:	69fb      	ldr	r3, [r7, #28]
 8005884:	fa02 f303 	lsl.w	r3, r2, r3
 8005888:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	697a      	ldr	r2, [r7, #20]
 8005890:	4013      	ands	r3, r2
 8005892:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005894:	693a      	ldr	r2, [r7, #16]
 8005896:	697b      	ldr	r3, [r7, #20]
 8005898:	429a      	cmp	r2, r3
 800589a:	f040 815a 	bne.w	8005b52 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	f003 0303 	and.w	r3, r3, #3
 80058a6:	2b01      	cmp	r3, #1
 80058a8:	d005      	beq.n	80058b6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80058b2:	2b02      	cmp	r3, #2
 80058b4:	d130      	bne.n	8005918 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	689b      	ldr	r3, [r3, #8]
 80058ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80058bc:	69fb      	ldr	r3, [r7, #28]
 80058be:	005b      	lsls	r3, r3, #1
 80058c0:	2203      	movs	r2, #3
 80058c2:	fa02 f303 	lsl.w	r3, r2, r3
 80058c6:	43db      	mvns	r3, r3
 80058c8:	69ba      	ldr	r2, [r7, #24]
 80058ca:	4013      	ands	r3, r2
 80058cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	68da      	ldr	r2, [r3, #12]
 80058d2:	69fb      	ldr	r3, [r7, #28]
 80058d4:	005b      	lsls	r3, r3, #1
 80058d6:	fa02 f303 	lsl.w	r3, r2, r3
 80058da:	69ba      	ldr	r2, [r7, #24]
 80058dc:	4313      	orrs	r3, r2
 80058de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	69ba      	ldr	r2, [r7, #24]
 80058e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80058ec:	2201      	movs	r2, #1
 80058ee:	69fb      	ldr	r3, [r7, #28]
 80058f0:	fa02 f303 	lsl.w	r3, r2, r3
 80058f4:	43db      	mvns	r3, r3
 80058f6:	69ba      	ldr	r2, [r7, #24]
 80058f8:	4013      	ands	r3, r2
 80058fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	685b      	ldr	r3, [r3, #4]
 8005900:	091b      	lsrs	r3, r3, #4
 8005902:	f003 0201 	and.w	r2, r3, #1
 8005906:	69fb      	ldr	r3, [r7, #28]
 8005908:	fa02 f303 	lsl.w	r3, r2, r3
 800590c:	69ba      	ldr	r2, [r7, #24]
 800590e:	4313      	orrs	r3, r2
 8005910:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	69ba      	ldr	r2, [r7, #24]
 8005916:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	685b      	ldr	r3, [r3, #4]
 800591c:	f003 0303 	and.w	r3, r3, #3
 8005920:	2b03      	cmp	r3, #3
 8005922:	d017      	beq.n	8005954 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	68db      	ldr	r3, [r3, #12]
 8005928:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800592a:	69fb      	ldr	r3, [r7, #28]
 800592c:	005b      	lsls	r3, r3, #1
 800592e:	2203      	movs	r2, #3
 8005930:	fa02 f303 	lsl.w	r3, r2, r3
 8005934:	43db      	mvns	r3, r3
 8005936:	69ba      	ldr	r2, [r7, #24]
 8005938:	4013      	ands	r3, r2
 800593a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	689a      	ldr	r2, [r3, #8]
 8005940:	69fb      	ldr	r3, [r7, #28]
 8005942:	005b      	lsls	r3, r3, #1
 8005944:	fa02 f303 	lsl.w	r3, r2, r3
 8005948:	69ba      	ldr	r2, [r7, #24]
 800594a:	4313      	orrs	r3, r2
 800594c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	69ba      	ldr	r2, [r7, #24]
 8005952:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	685b      	ldr	r3, [r3, #4]
 8005958:	f003 0303 	and.w	r3, r3, #3
 800595c:	2b02      	cmp	r3, #2
 800595e:	d123      	bne.n	80059a8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005960:	69fb      	ldr	r3, [r7, #28]
 8005962:	08da      	lsrs	r2, r3, #3
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	3208      	adds	r2, #8
 8005968:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800596c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800596e:	69fb      	ldr	r3, [r7, #28]
 8005970:	f003 0307 	and.w	r3, r3, #7
 8005974:	009b      	lsls	r3, r3, #2
 8005976:	220f      	movs	r2, #15
 8005978:	fa02 f303 	lsl.w	r3, r2, r3
 800597c:	43db      	mvns	r3, r3
 800597e:	69ba      	ldr	r2, [r7, #24]
 8005980:	4013      	ands	r3, r2
 8005982:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	691a      	ldr	r2, [r3, #16]
 8005988:	69fb      	ldr	r3, [r7, #28]
 800598a:	f003 0307 	and.w	r3, r3, #7
 800598e:	009b      	lsls	r3, r3, #2
 8005990:	fa02 f303 	lsl.w	r3, r2, r3
 8005994:	69ba      	ldr	r2, [r7, #24]
 8005996:	4313      	orrs	r3, r2
 8005998:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800599a:	69fb      	ldr	r3, [r7, #28]
 800599c:	08da      	lsrs	r2, r3, #3
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	3208      	adds	r2, #8
 80059a2:	69b9      	ldr	r1, [r7, #24]
 80059a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80059ae:	69fb      	ldr	r3, [r7, #28]
 80059b0:	005b      	lsls	r3, r3, #1
 80059b2:	2203      	movs	r2, #3
 80059b4:	fa02 f303 	lsl.w	r3, r2, r3
 80059b8:	43db      	mvns	r3, r3
 80059ba:	69ba      	ldr	r2, [r7, #24]
 80059bc:	4013      	ands	r3, r2
 80059be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	f003 0203 	and.w	r2, r3, #3
 80059c8:	69fb      	ldr	r3, [r7, #28]
 80059ca:	005b      	lsls	r3, r3, #1
 80059cc:	fa02 f303 	lsl.w	r3, r2, r3
 80059d0:	69ba      	ldr	r2, [r7, #24]
 80059d2:	4313      	orrs	r3, r2
 80059d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	69ba      	ldr	r2, [r7, #24]
 80059da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	f000 80b4 	beq.w	8005b52 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80059ea:	2300      	movs	r3, #0
 80059ec:	60fb      	str	r3, [r7, #12]
 80059ee:	4b60      	ldr	r3, [pc, #384]	; (8005b70 <HAL_GPIO_Init+0x30c>)
 80059f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059f2:	4a5f      	ldr	r2, [pc, #380]	; (8005b70 <HAL_GPIO_Init+0x30c>)
 80059f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80059f8:	6453      	str	r3, [r2, #68]	; 0x44
 80059fa:	4b5d      	ldr	r3, [pc, #372]	; (8005b70 <HAL_GPIO_Init+0x30c>)
 80059fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005a02:	60fb      	str	r3, [r7, #12]
 8005a04:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005a06:	4a5b      	ldr	r2, [pc, #364]	; (8005b74 <HAL_GPIO_Init+0x310>)
 8005a08:	69fb      	ldr	r3, [r7, #28]
 8005a0a:	089b      	lsrs	r3, r3, #2
 8005a0c:	3302      	adds	r3, #2
 8005a0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005a14:	69fb      	ldr	r3, [r7, #28]
 8005a16:	f003 0303 	and.w	r3, r3, #3
 8005a1a:	009b      	lsls	r3, r3, #2
 8005a1c:	220f      	movs	r2, #15
 8005a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a22:	43db      	mvns	r3, r3
 8005a24:	69ba      	ldr	r2, [r7, #24]
 8005a26:	4013      	ands	r3, r2
 8005a28:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	4a52      	ldr	r2, [pc, #328]	; (8005b78 <HAL_GPIO_Init+0x314>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d02b      	beq.n	8005a8a <HAL_GPIO_Init+0x226>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	4a51      	ldr	r2, [pc, #324]	; (8005b7c <HAL_GPIO_Init+0x318>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d025      	beq.n	8005a86 <HAL_GPIO_Init+0x222>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	4a50      	ldr	r2, [pc, #320]	; (8005b80 <HAL_GPIO_Init+0x31c>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d01f      	beq.n	8005a82 <HAL_GPIO_Init+0x21e>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	4a4f      	ldr	r2, [pc, #316]	; (8005b84 <HAL_GPIO_Init+0x320>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d019      	beq.n	8005a7e <HAL_GPIO_Init+0x21a>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	4a4e      	ldr	r2, [pc, #312]	; (8005b88 <HAL_GPIO_Init+0x324>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d013      	beq.n	8005a7a <HAL_GPIO_Init+0x216>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	4a4d      	ldr	r2, [pc, #308]	; (8005b8c <HAL_GPIO_Init+0x328>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d00d      	beq.n	8005a76 <HAL_GPIO_Init+0x212>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	4a4c      	ldr	r2, [pc, #304]	; (8005b90 <HAL_GPIO_Init+0x32c>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d007      	beq.n	8005a72 <HAL_GPIO_Init+0x20e>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	4a4b      	ldr	r2, [pc, #300]	; (8005b94 <HAL_GPIO_Init+0x330>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d101      	bne.n	8005a6e <HAL_GPIO_Init+0x20a>
 8005a6a:	2307      	movs	r3, #7
 8005a6c:	e00e      	b.n	8005a8c <HAL_GPIO_Init+0x228>
 8005a6e:	2308      	movs	r3, #8
 8005a70:	e00c      	b.n	8005a8c <HAL_GPIO_Init+0x228>
 8005a72:	2306      	movs	r3, #6
 8005a74:	e00a      	b.n	8005a8c <HAL_GPIO_Init+0x228>
 8005a76:	2305      	movs	r3, #5
 8005a78:	e008      	b.n	8005a8c <HAL_GPIO_Init+0x228>
 8005a7a:	2304      	movs	r3, #4
 8005a7c:	e006      	b.n	8005a8c <HAL_GPIO_Init+0x228>
 8005a7e:	2303      	movs	r3, #3
 8005a80:	e004      	b.n	8005a8c <HAL_GPIO_Init+0x228>
 8005a82:	2302      	movs	r3, #2
 8005a84:	e002      	b.n	8005a8c <HAL_GPIO_Init+0x228>
 8005a86:	2301      	movs	r3, #1
 8005a88:	e000      	b.n	8005a8c <HAL_GPIO_Init+0x228>
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	69fa      	ldr	r2, [r7, #28]
 8005a8e:	f002 0203 	and.w	r2, r2, #3
 8005a92:	0092      	lsls	r2, r2, #2
 8005a94:	4093      	lsls	r3, r2
 8005a96:	69ba      	ldr	r2, [r7, #24]
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005a9c:	4935      	ldr	r1, [pc, #212]	; (8005b74 <HAL_GPIO_Init+0x310>)
 8005a9e:	69fb      	ldr	r3, [r7, #28]
 8005aa0:	089b      	lsrs	r3, r3, #2
 8005aa2:	3302      	adds	r3, #2
 8005aa4:	69ba      	ldr	r2, [r7, #24]
 8005aa6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005aaa:	4b3b      	ldr	r3, [pc, #236]	; (8005b98 <HAL_GPIO_Init+0x334>)
 8005aac:	689b      	ldr	r3, [r3, #8]
 8005aae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ab0:	693b      	ldr	r3, [r7, #16]
 8005ab2:	43db      	mvns	r3, r3
 8005ab4:	69ba      	ldr	r2, [r7, #24]
 8005ab6:	4013      	ands	r3, r2
 8005ab8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	685b      	ldr	r3, [r3, #4]
 8005abe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d003      	beq.n	8005ace <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005ac6:	69ba      	ldr	r2, [r7, #24]
 8005ac8:	693b      	ldr	r3, [r7, #16]
 8005aca:	4313      	orrs	r3, r2
 8005acc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005ace:	4a32      	ldr	r2, [pc, #200]	; (8005b98 <HAL_GPIO_Init+0x334>)
 8005ad0:	69bb      	ldr	r3, [r7, #24]
 8005ad2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005ad4:	4b30      	ldr	r3, [pc, #192]	; (8005b98 <HAL_GPIO_Init+0x334>)
 8005ad6:	68db      	ldr	r3, [r3, #12]
 8005ad8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	43db      	mvns	r3, r3
 8005ade:	69ba      	ldr	r2, [r7, #24]
 8005ae0:	4013      	ands	r3, r2
 8005ae2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	685b      	ldr	r3, [r3, #4]
 8005ae8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d003      	beq.n	8005af8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005af0:	69ba      	ldr	r2, [r7, #24]
 8005af2:	693b      	ldr	r3, [r7, #16]
 8005af4:	4313      	orrs	r3, r2
 8005af6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005af8:	4a27      	ldr	r2, [pc, #156]	; (8005b98 <HAL_GPIO_Init+0x334>)
 8005afa:	69bb      	ldr	r3, [r7, #24]
 8005afc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005afe:	4b26      	ldr	r3, [pc, #152]	; (8005b98 <HAL_GPIO_Init+0x334>)
 8005b00:	685b      	ldr	r3, [r3, #4]
 8005b02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	43db      	mvns	r3, r3
 8005b08:	69ba      	ldr	r2, [r7, #24]
 8005b0a:	4013      	ands	r3, r2
 8005b0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d003      	beq.n	8005b22 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005b1a:	69ba      	ldr	r2, [r7, #24]
 8005b1c:	693b      	ldr	r3, [r7, #16]
 8005b1e:	4313      	orrs	r3, r2
 8005b20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005b22:	4a1d      	ldr	r2, [pc, #116]	; (8005b98 <HAL_GPIO_Init+0x334>)
 8005b24:	69bb      	ldr	r3, [r7, #24]
 8005b26:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005b28:	4b1b      	ldr	r3, [pc, #108]	; (8005b98 <HAL_GPIO_Init+0x334>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b2e:	693b      	ldr	r3, [r7, #16]
 8005b30:	43db      	mvns	r3, r3
 8005b32:	69ba      	ldr	r2, [r7, #24]
 8005b34:	4013      	ands	r3, r2
 8005b36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	685b      	ldr	r3, [r3, #4]
 8005b3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d003      	beq.n	8005b4c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005b44:	69ba      	ldr	r2, [r7, #24]
 8005b46:	693b      	ldr	r3, [r7, #16]
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005b4c:	4a12      	ldr	r2, [pc, #72]	; (8005b98 <HAL_GPIO_Init+0x334>)
 8005b4e:	69bb      	ldr	r3, [r7, #24]
 8005b50:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005b52:	69fb      	ldr	r3, [r7, #28]
 8005b54:	3301      	adds	r3, #1
 8005b56:	61fb      	str	r3, [r7, #28]
 8005b58:	69fb      	ldr	r3, [r7, #28]
 8005b5a:	2b0f      	cmp	r3, #15
 8005b5c:	f67f ae90 	bls.w	8005880 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005b60:	bf00      	nop
 8005b62:	bf00      	nop
 8005b64:	3724      	adds	r7, #36	; 0x24
 8005b66:	46bd      	mov	sp, r7
 8005b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6c:	4770      	bx	lr
 8005b6e:	bf00      	nop
 8005b70:	40023800 	.word	0x40023800
 8005b74:	40013800 	.word	0x40013800
 8005b78:	40020000 	.word	0x40020000
 8005b7c:	40020400 	.word	0x40020400
 8005b80:	40020800 	.word	0x40020800
 8005b84:	40020c00 	.word	0x40020c00
 8005b88:	40021000 	.word	0x40021000
 8005b8c:	40021400 	.word	0x40021400
 8005b90:	40021800 	.word	0x40021800
 8005b94:	40021c00 	.word	0x40021c00
 8005b98:	40013c00 	.word	0x40013c00

08005b9c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005b9c:	b480      	push	{r7}
 8005b9e:	b085      	sub	sp, #20
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
 8005ba4:	460b      	mov	r3, r1
 8005ba6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	691a      	ldr	r2, [r3, #16]
 8005bac:	887b      	ldrh	r3, [r7, #2]
 8005bae:	4013      	ands	r3, r2
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d002      	beq.n	8005bba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	73fb      	strb	r3, [r7, #15]
 8005bb8:	e001      	b.n	8005bbe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005bba:	2300      	movs	r3, #0
 8005bbc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005bbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	3714      	adds	r7, #20
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bca:	4770      	bx	lr

08005bcc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005bcc:	b480      	push	{r7}
 8005bce:	b083      	sub	sp, #12
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
 8005bd4:	460b      	mov	r3, r1
 8005bd6:	807b      	strh	r3, [r7, #2]
 8005bd8:	4613      	mov	r3, r2
 8005bda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005bdc:	787b      	ldrb	r3, [r7, #1]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d003      	beq.n	8005bea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005be2:	887a      	ldrh	r2, [r7, #2]
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005be8:	e003      	b.n	8005bf2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005bea:	887b      	ldrh	r3, [r7, #2]
 8005bec:	041a      	lsls	r2, r3, #16
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	619a      	str	r2, [r3, #24]
}
 8005bf2:	bf00      	nop
 8005bf4:	370c      	adds	r7, #12
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfc:	4770      	bx	lr
	...

08005c00 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b084      	sub	sp, #16
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d101      	bne.n	8005c12 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005c0e:	2301      	movs	r3, #1
 8005c10:	e12b      	b.n	8005e6a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c18:	b2db      	uxtb	r3, r3
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d106      	bne.n	8005c2c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2200      	movs	r2, #0
 8005c22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005c26:	6878      	ldr	r0, [r7, #4]
 8005c28:	f7fc fee6 	bl	80029f8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2224      	movs	r2, #36	; 0x24
 8005c30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	681a      	ldr	r2, [r3, #0]
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f022 0201 	bic.w	r2, r2, #1
 8005c42:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	681a      	ldr	r2, [r3, #0]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005c52:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	681a      	ldr	r2, [r3, #0]
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005c62:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005c64:	f000 fd40 	bl	80066e8 <HAL_RCC_GetPCLK1Freq>
 8005c68:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	4a81      	ldr	r2, [pc, #516]	; (8005e74 <HAL_I2C_Init+0x274>)
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d807      	bhi.n	8005c84 <HAL_I2C_Init+0x84>
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	4a80      	ldr	r2, [pc, #512]	; (8005e78 <HAL_I2C_Init+0x278>)
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	bf94      	ite	ls
 8005c7c:	2301      	movls	r3, #1
 8005c7e:	2300      	movhi	r3, #0
 8005c80:	b2db      	uxtb	r3, r3
 8005c82:	e006      	b.n	8005c92 <HAL_I2C_Init+0x92>
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	4a7d      	ldr	r2, [pc, #500]	; (8005e7c <HAL_I2C_Init+0x27c>)
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	bf94      	ite	ls
 8005c8c:	2301      	movls	r3, #1
 8005c8e:	2300      	movhi	r3, #0
 8005c90:	b2db      	uxtb	r3, r3
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d001      	beq.n	8005c9a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005c96:	2301      	movs	r3, #1
 8005c98:	e0e7      	b.n	8005e6a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	4a78      	ldr	r2, [pc, #480]	; (8005e80 <HAL_I2C_Init+0x280>)
 8005c9e:	fba2 2303 	umull	r2, r3, r2, r3
 8005ca2:	0c9b      	lsrs	r3, r3, #18
 8005ca4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	68ba      	ldr	r2, [r7, #8]
 8005cb6:	430a      	orrs	r2, r1
 8005cb8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	6a1b      	ldr	r3, [r3, #32]
 8005cc0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	4a6a      	ldr	r2, [pc, #424]	; (8005e74 <HAL_I2C_Init+0x274>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d802      	bhi.n	8005cd4 <HAL_I2C_Init+0xd4>
 8005cce:	68bb      	ldr	r3, [r7, #8]
 8005cd0:	3301      	adds	r3, #1
 8005cd2:	e009      	b.n	8005ce8 <HAL_I2C_Init+0xe8>
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005cda:	fb02 f303 	mul.w	r3, r2, r3
 8005cde:	4a69      	ldr	r2, [pc, #420]	; (8005e84 <HAL_I2C_Init+0x284>)
 8005ce0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ce4:	099b      	lsrs	r3, r3, #6
 8005ce6:	3301      	adds	r3, #1
 8005ce8:	687a      	ldr	r2, [r7, #4]
 8005cea:	6812      	ldr	r2, [r2, #0]
 8005cec:	430b      	orrs	r3, r1
 8005cee:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	69db      	ldr	r3, [r3, #28]
 8005cf6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005cfa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	685b      	ldr	r3, [r3, #4]
 8005d02:	495c      	ldr	r1, [pc, #368]	; (8005e74 <HAL_I2C_Init+0x274>)
 8005d04:	428b      	cmp	r3, r1
 8005d06:	d819      	bhi.n	8005d3c <HAL_I2C_Init+0x13c>
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	1e59      	subs	r1, r3, #1
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	685b      	ldr	r3, [r3, #4]
 8005d10:	005b      	lsls	r3, r3, #1
 8005d12:	fbb1 f3f3 	udiv	r3, r1, r3
 8005d16:	1c59      	adds	r1, r3, #1
 8005d18:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005d1c:	400b      	ands	r3, r1
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d00a      	beq.n	8005d38 <HAL_I2C_Init+0x138>
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	1e59      	subs	r1, r3, #1
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	685b      	ldr	r3, [r3, #4]
 8005d2a:	005b      	lsls	r3, r3, #1
 8005d2c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005d30:	3301      	adds	r3, #1
 8005d32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d36:	e051      	b.n	8005ddc <HAL_I2C_Init+0x1dc>
 8005d38:	2304      	movs	r3, #4
 8005d3a:	e04f      	b.n	8005ddc <HAL_I2C_Init+0x1dc>
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	689b      	ldr	r3, [r3, #8]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d111      	bne.n	8005d68 <HAL_I2C_Init+0x168>
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	1e58      	subs	r0, r3, #1
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6859      	ldr	r1, [r3, #4]
 8005d4c:	460b      	mov	r3, r1
 8005d4e:	005b      	lsls	r3, r3, #1
 8005d50:	440b      	add	r3, r1
 8005d52:	fbb0 f3f3 	udiv	r3, r0, r3
 8005d56:	3301      	adds	r3, #1
 8005d58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	bf0c      	ite	eq
 8005d60:	2301      	moveq	r3, #1
 8005d62:	2300      	movne	r3, #0
 8005d64:	b2db      	uxtb	r3, r3
 8005d66:	e012      	b.n	8005d8e <HAL_I2C_Init+0x18e>
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	1e58      	subs	r0, r3, #1
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6859      	ldr	r1, [r3, #4]
 8005d70:	460b      	mov	r3, r1
 8005d72:	009b      	lsls	r3, r3, #2
 8005d74:	440b      	add	r3, r1
 8005d76:	0099      	lsls	r1, r3, #2
 8005d78:	440b      	add	r3, r1
 8005d7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005d7e:	3301      	adds	r3, #1
 8005d80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	bf0c      	ite	eq
 8005d88:	2301      	moveq	r3, #1
 8005d8a:	2300      	movne	r3, #0
 8005d8c:	b2db      	uxtb	r3, r3
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d001      	beq.n	8005d96 <HAL_I2C_Init+0x196>
 8005d92:	2301      	movs	r3, #1
 8005d94:	e022      	b.n	8005ddc <HAL_I2C_Init+0x1dc>
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	689b      	ldr	r3, [r3, #8]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d10e      	bne.n	8005dbc <HAL_I2C_Init+0x1bc>
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	1e58      	subs	r0, r3, #1
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6859      	ldr	r1, [r3, #4]
 8005da6:	460b      	mov	r3, r1
 8005da8:	005b      	lsls	r3, r3, #1
 8005daa:	440b      	add	r3, r1
 8005dac:	fbb0 f3f3 	udiv	r3, r0, r3
 8005db0:	3301      	adds	r3, #1
 8005db2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005db6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005dba:	e00f      	b.n	8005ddc <HAL_I2C_Init+0x1dc>
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	1e58      	subs	r0, r3, #1
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	6859      	ldr	r1, [r3, #4]
 8005dc4:	460b      	mov	r3, r1
 8005dc6:	009b      	lsls	r3, r3, #2
 8005dc8:	440b      	add	r3, r1
 8005dca:	0099      	lsls	r1, r3, #2
 8005dcc:	440b      	add	r3, r1
 8005dce:	fbb0 f3f3 	udiv	r3, r0, r3
 8005dd2:	3301      	adds	r3, #1
 8005dd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005dd8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005ddc:	6879      	ldr	r1, [r7, #4]
 8005dde:	6809      	ldr	r1, [r1, #0]
 8005de0:	4313      	orrs	r3, r2
 8005de2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	69da      	ldr	r2, [r3, #28]
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6a1b      	ldr	r3, [r3, #32]
 8005df6:	431a      	orrs	r2, r3
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	430a      	orrs	r2, r1
 8005dfe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	689b      	ldr	r3, [r3, #8]
 8005e06:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005e0a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005e0e:	687a      	ldr	r2, [r7, #4]
 8005e10:	6911      	ldr	r1, [r2, #16]
 8005e12:	687a      	ldr	r2, [r7, #4]
 8005e14:	68d2      	ldr	r2, [r2, #12]
 8005e16:	4311      	orrs	r1, r2
 8005e18:	687a      	ldr	r2, [r7, #4]
 8005e1a:	6812      	ldr	r2, [r2, #0]
 8005e1c:	430b      	orrs	r3, r1
 8005e1e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	68db      	ldr	r3, [r3, #12]
 8005e26:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	695a      	ldr	r2, [r3, #20]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	699b      	ldr	r3, [r3, #24]
 8005e32:	431a      	orrs	r2, r3
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	430a      	orrs	r2, r1
 8005e3a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	681a      	ldr	r2, [r3, #0]
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f042 0201 	orr.w	r2, r2, #1
 8005e4a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2220      	movs	r2, #32
 8005e56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2200      	movs	r2, #0
 8005e64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005e68:	2300      	movs	r3, #0
}
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	3710      	adds	r7, #16
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	bd80      	pop	{r7, pc}
 8005e72:	bf00      	nop
 8005e74:	000186a0 	.word	0x000186a0
 8005e78:	001e847f 	.word	0x001e847f
 8005e7c:	003d08ff 	.word	0x003d08ff
 8005e80:	431bde83 	.word	0x431bde83
 8005e84:	10624dd3 	.word	0x10624dd3

08005e88 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b086      	sub	sp, #24
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d101      	bne.n	8005e9a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005e96:	2301      	movs	r3, #1
 8005e98:	e267      	b.n	800636a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f003 0301 	and.w	r3, r3, #1
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d075      	beq.n	8005f92 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005ea6:	4b88      	ldr	r3, [pc, #544]	; (80060c8 <HAL_RCC_OscConfig+0x240>)
 8005ea8:	689b      	ldr	r3, [r3, #8]
 8005eaa:	f003 030c 	and.w	r3, r3, #12
 8005eae:	2b04      	cmp	r3, #4
 8005eb0:	d00c      	beq.n	8005ecc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005eb2:	4b85      	ldr	r3, [pc, #532]	; (80060c8 <HAL_RCC_OscConfig+0x240>)
 8005eb4:	689b      	ldr	r3, [r3, #8]
 8005eb6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005eba:	2b08      	cmp	r3, #8
 8005ebc:	d112      	bne.n	8005ee4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005ebe:	4b82      	ldr	r3, [pc, #520]	; (80060c8 <HAL_RCC_OscConfig+0x240>)
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ec6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005eca:	d10b      	bne.n	8005ee4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ecc:	4b7e      	ldr	r3, [pc, #504]	; (80060c8 <HAL_RCC_OscConfig+0x240>)
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d05b      	beq.n	8005f90 <HAL_RCC_OscConfig+0x108>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	685b      	ldr	r3, [r3, #4]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d157      	bne.n	8005f90 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005ee0:	2301      	movs	r3, #1
 8005ee2:	e242      	b.n	800636a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	685b      	ldr	r3, [r3, #4]
 8005ee8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005eec:	d106      	bne.n	8005efc <HAL_RCC_OscConfig+0x74>
 8005eee:	4b76      	ldr	r3, [pc, #472]	; (80060c8 <HAL_RCC_OscConfig+0x240>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	4a75      	ldr	r2, [pc, #468]	; (80060c8 <HAL_RCC_OscConfig+0x240>)
 8005ef4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ef8:	6013      	str	r3, [r2, #0]
 8005efa:	e01d      	b.n	8005f38 <HAL_RCC_OscConfig+0xb0>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005f04:	d10c      	bne.n	8005f20 <HAL_RCC_OscConfig+0x98>
 8005f06:	4b70      	ldr	r3, [pc, #448]	; (80060c8 <HAL_RCC_OscConfig+0x240>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4a6f      	ldr	r2, [pc, #444]	; (80060c8 <HAL_RCC_OscConfig+0x240>)
 8005f0c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005f10:	6013      	str	r3, [r2, #0]
 8005f12:	4b6d      	ldr	r3, [pc, #436]	; (80060c8 <HAL_RCC_OscConfig+0x240>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	4a6c      	ldr	r2, [pc, #432]	; (80060c8 <HAL_RCC_OscConfig+0x240>)
 8005f18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f1c:	6013      	str	r3, [r2, #0]
 8005f1e:	e00b      	b.n	8005f38 <HAL_RCC_OscConfig+0xb0>
 8005f20:	4b69      	ldr	r3, [pc, #420]	; (80060c8 <HAL_RCC_OscConfig+0x240>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4a68      	ldr	r2, [pc, #416]	; (80060c8 <HAL_RCC_OscConfig+0x240>)
 8005f26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005f2a:	6013      	str	r3, [r2, #0]
 8005f2c:	4b66      	ldr	r3, [pc, #408]	; (80060c8 <HAL_RCC_OscConfig+0x240>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4a65      	ldr	r2, [pc, #404]	; (80060c8 <HAL_RCC_OscConfig+0x240>)
 8005f32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005f36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	685b      	ldr	r3, [r3, #4]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d013      	beq.n	8005f68 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f40:	f7fe ffb2 	bl	8004ea8 <HAL_GetTick>
 8005f44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f46:	e008      	b.n	8005f5a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005f48:	f7fe ffae 	bl	8004ea8 <HAL_GetTick>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	1ad3      	subs	r3, r2, r3
 8005f52:	2b64      	cmp	r3, #100	; 0x64
 8005f54:	d901      	bls.n	8005f5a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005f56:	2303      	movs	r3, #3
 8005f58:	e207      	b.n	800636a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f5a:	4b5b      	ldr	r3, [pc, #364]	; (80060c8 <HAL_RCC_OscConfig+0x240>)
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d0f0      	beq.n	8005f48 <HAL_RCC_OscConfig+0xc0>
 8005f66:	e014      	b.n	8005f92 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f68:	f7fe ff9e 	bl	8004ea8 <HAL_GetTick>
 8005f6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005f6e:	e008      	b.n	8005f82 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005f70:	f7fe ff9a 	bl	8004ea8 <HAL_GetTick>
 8005f74:	4602      	mov	r2, r0
 8005f76:	693b      	ldr	r3, [r7, #16]
 8005f78:	1ad3      	subs	r3, r2, r3
 8005f7a:	2b64      	cmp	r3, #100	; 0x64
 8005f7c:	d901      	bls.n	8005f82 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005f7e:	2303      	movs	r3, #3
 8005f80:	e1f3      	b.n	800636a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005f82:	4b51      	ldr	r3, [pc, #324]	; (80060c8 <HAL_RCC_OscConfig+0x240>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d1f0      	bne.n	8005f70 <HAL_RCC_OscConfig+0xe8>
 8005f8e:	e000      	b.n	8005f92 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f003 0302 	and.w	r3, r3, #2
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d063      	beq.n	8006066 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005f9e:	4b4a      	ldr	r3, [pc, #296]	; (80060c8 <HAL_RCC_OscConfig+0x240>)
 8005fa0:	689b      	ldr	r3, [r3, #8]
 8005fa2:	f003 030c 	and.w	r3, r3, #12
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d00b      	beq.n	8005fc2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005faa:	4b47      	ldr	r3, [pc, #284]	; (80060c8 <HAL_RCC_OscConfig+0x240>)
 8005fac:	689b      	ldr	r3, [r3, #8]
 8005fae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005fb2:	2b08      	cmp	r3, #8
 8005fb4:	d11c      	bne.n	8005ff0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005fb6:	4b44      	ldr	r3, [pc, #272]	; (80060c8 <HAL_RCC_OscConfig+0x240>)
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d116      	bne.n	8005ff0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005fc2:	4b41      	ldr	r3, [pc, #260]	; (80060c8 <HAL_RCC_OscConfig+0x240>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f003 0302 	and.w	r3, r3, #2
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d005      	beq.n	8005fda <HAL_RCC_OscConfig+0x152>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	68db      	ldr	r3, [r3, #12]
 8005fd2:	2b01      	cmp	r3, #1
 8005fd4:	d001      	beq.n	8005fda <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	e1c7      	b.n	800636a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005fda:	4b3b      	ldr	r3, [pc, #236]	; (80060c8 <HAL_RCC_OscConfig+0x240>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	691b      	ldr	r3, [r3, #16]
 8005fe6:	00db      	lsls	r3, r3, #3
 8005fe8:	4937      	ldr	r1, [pc, #220]	; (80060c8 <HAL_RCC_OscConfig+0x240>)
 8005fea:	4313      	orrs	r3, r2
 8005fec:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005fee:	e03a      	b.n	8006066 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	68db      	ldr	r3, [r3, #12]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d020      	beq.n	800603a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005ff8:	4b34      	ldr	r3, [pc, #208]	; (80060cc <HAL_RCC_OscConfig+0x244>)
 8005ffa:	2201      	movs	r2, #1
 8005ffc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ffe:	f7fe ff53 	bl	8004ea8 <HAL_GetTick>
 8006002:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006004:	e008      	b.n	8006018 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006006:	f7fe ff4f 	bl	8004ea8 <HAL_GetTick>
 800600a:	4602      	mov	r2, r0
 800600c:	693b      	ldr	r3, [r7, #16]
 800600e:	1ad3      	subs	r3, r2, r3
 8006010:	2b02      	cmp	r3, #2
 8006012:	d901      	bls.n	8006018 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006014:	2303      	movs	r3, #3
 8006016:	e1a8      	b.n	800636a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006018:	4b2b      	ldr	r3, [pc, #172]	; (80060c8 <HAL_RCC_OscConfig+0x240>)
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f003 0302 	and.w	r3, r3, #2
 8006020:	2b00      	cmp	r3, #0
 8006022:	d0f0      	beq.n	8006006 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006024:	4b28      	ldr	r3, [pc, #160]	; (80060c8 <HAL_RCC_OscConfig+0x240>)
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	691b      	ldr	r3, [r3, #16]
 8006030:	00db      	lsls	r3, r3, #3
 8006032:	4925      	ldr	r1, [pc, #148]	; (80060c8 <HAL_RCC_OscConfig+0x240>)
 8006034:	4313      	orrs	r3, r2
 8006036:	600b      	str	r3, [r1, #0]
 8006038:	e015      	b.n	8006066 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800603a:	4b24      	ldr	r3, [pc, #144]	; (80060cc <HAL_RCC_OscConfig+0x244>)
 800603c:	2200      	movs	r2, #0
 800603e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006040:	f7fe ff32 	bl	8004ea8 <HAL_GetTick>
 8006044:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006046:	e008      	b.n	800605a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006048:	f7fe ff2e 	bl	8004ea8 <HAL_GetTick>
 800604c:	4602      	mov	r2, r0
 800604e:	693b      	ldr	r3, [r7, #16]
 8006050:	1ad3      	subs	r3, r2, r3
 8006052:	2b02      	cmp	r3, #2
 8006054:	d901      	bls.n	800605a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006056:	2303      	movs	r3, #3
 8006058:	e187      	b.n	800636a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800605a:	4b1b      	ldr	r3, [pc, #108]	; (80060c8 <HAL_RCC_OscConfig+0x240>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f003 0302 	and.w	r3, r3, #2
 8006062:	2b00      	cmp	r3, #0
 8006064:	d1f0      	bne.n	8006048 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f003 0308 	and.w	r3, r3, #8
 800606e:	2b00      	cmp	r3, #0
 8006070:	d036      	beq.n	80060e0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	695b      	ldr	r3, [r3, #20]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d016      	beq.n	80060a8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800607a:	4b15      	ldr	r3, [pc, #84]	; (80060d0 <HAL_RCC_OscConfig+0x248>)
 800607c:	2201      	movs	r2, #1
 800607e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006080:	f7fe ff12 	bl	8004ea8 <HAL_GetTick>
 8006084:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006086:	e008      	b.n	800609a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006088:	f7fe ff0e 	bl	8004ea8 <HAL_GetTick>
 800608c:	4602      	mov	r2, r0
 800608e:	693b      	ldr	r3, [r7, #16]
 8006090:	1ad3      	subs	r3, r2, r3
 8006092:	2b02      	cmp	r3, #2
 8006094:	d901      	bls.n	800609a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006096:	2303      	movs	r3, #3
 8006098:	e167      	b.n	800636a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800609a:	4b0b      	ldr	r3, [pc, #44]	; (80060c8 <HAL_RCC_OscConfig+0x240>)
 800609c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800609e:	f003 0302 	and.w	r3, r3, #2
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d0f0      	beq.n	8006088 <HAL_RCC_OscConfig+0x200>
 80060a6:	e01b      	b.n	80060e0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80060a8:	4b09      	ldr	r3, [pc, #36]	; (80060d0 <HAL_RCC_OscConfig+0x248>)
 80060aa:	2200      	movs	r2, #0
 80060ac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80060ae:	f7fe fefb 	bl	8004ea8 <HAL_GetTick>
 80060b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80060b4:	e00e      	b.n	80060d4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80060b6:	f7fe fef7 	bl	8004ea8 <HAL_GetTick>
 80060ba:	4602      	mov	r2, r0
 80060bc:	693b      	ldr	r3, [r7, #16]
 80060be:	1ad3      	subs	r3, r2, r3
 80060c0:	2b02      	cmp	r3, #2
 80060c2:	d907      	bls.n	80060d4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80060c4:	2303      	movs	r3, #3
 80060c6:	e150      	b.n	800636a <HAL_RCC_OscConfig+0x4e2>
 80060c8:	40023800 	.word	0x40023800
 80060cc:	42470000 	.word	0x42470000
 80060d0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80060d4:	4b88      	ldr	r3, [pc, #544]	; (80062f8 <HAL_RCC_OscConfig+0x470>)
 80060d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80060d8:	f003 0302 	and.w	r3, r3, #2
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d1ea      	bne.n	80060b6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f003 0304 	and.w	r3, r3, #4
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	f000 8097 	beq.w	800621c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80060ee:	2300      	movs	r3, #0
 80060f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80060f2:	4b81      	ldr	r3, [pc, #516]	; (80062f8 <HAL_RCC_OscConfig+0x470>)
 80060f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d10f      	bne.n	800611e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80060fe:	2300      	movs	r3, #0
 8006100:	60bb      	str	r3, [r7, #8]
 8006102:	4b7d      	ldr	r3, [pc, #500]	; (80062f8 <HAL_RCC_OscConfig+0x470>)
 8006104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006106:	4a7c      	ldr	r2, [pc, #496]	; (80062f8 <HAL_RCC_OscConfig+0x470>)
 8006108:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800610c:	6413      	str	r3, [r2, #64]	; 0x40
 800610e:	4b7a      	ldr	r3, [pc, #488]	; (80062f8 <HAL_RCC_OscConfig+0x470>)
 8006110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006112:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006116:	60bb      	str	r3, [r7, #8]
 8006118:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800611a:	2301      	movs	r3, #1
 800611c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800611e:	4b77      	ldr	r3, [pc, #476]	; (80062fc <HAL_RCC_OscConfig+0x474>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006126:	2b00      	cmp	r3, #0
 8006128:	d118      	bne.n	800615c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800612a:	4b74      	ldr	r3, [pc, #464]	; (80062fc <HAL_RCC_OscConfig+0x474>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4a73      	ldr	r2, [pc, #460]	; (80062fc <HAL_RCC_OscConfig+0x474>)
 8006130:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006134:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006136:	f7fe feb7 	bl	8004ea8 <HAL_GetTick>
 800613a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800613c:	e008      	b.n	8006150 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800613e:	f7fe feb3 	bl	8004ea8 <HAL_GetTick>
 8006142:	4602      	mov	r2, r0
 8006144:	693b      	ldr	r3, [r7, #16]
 8006146:	1ad3      	subs	r3, r2, r3
 8006148:	2b02      	cmp	r3, #2
 800614a:	d901      	bls.n	8006150 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800614c:	2303      	movs	r3, #3
 800614e:	e10c      	b.n	800636a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006150:	4b6a      	ldr	r3, [pc, #424]	; (80062fc <HAL_RCC_OscConfig+0x474>)
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006158:	2b00      	cmp	r3, #0
 800615a:	d0f0      	beq.n	800613e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	689b      	ldr	r3, [r3, #8]
 8006160:	2b01      	cmp	r3, #1
 8006162:	d106      	bne.n	8006172 <HAL_RCC_OscConfig+0x2ea>
 8006164:	4b64      	ldr	r3, [pc, #400]	; (80062f8 <HAL_RCC_OscConfig+0x470>)
 8006166:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006168:	4a63      	ldr	r2, [pc, #396]	; (80062f8 <HAL_RCC_OscConfig+0x470>)
 800616a:	f043 0301 	orr.w	r3, r3, #1
 800616e:	6713      	str	r3, [r2, #112]	; 0x70
 8006170:	e01c      	b.n	80061ac <HAL_RCC_OscConfig+0x324>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	689b      	ldr	r3, [r3, #8]
 8006176:	2b05      	cmp	r3, #5
 8006178:	d10c      	bne.n	8006194 <HAL_RCC_OscConfig+0x30c>
 800617a:	4b5f      	ldr	r3, [pc, #380]	; (80062f8 <HAL_RCC_OscConfig+0x470>)
 800617c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800617e:	4a5e      	ldr	r2, [pc, #376]	; (80062f8 <HAL_RCC_OscConfig+0x470>)
 8006180:	f043 0304 	orr.w	r3, r3, #4
 8006184:	6713      	str	r3, [r2, #112]	; 0x70
 8006186:	4b5c      	ldr	r3, [pc, #368]	; (80062f8 <HAL_RCC_OscConfig+0x470>)
 8006188:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800618a:	4a5b      	ldr	r2, [pc, #364]	; (80062f8 <HAL_RCC_OscConfig+0x470>)
 800618c:	f043 0301 	orr.w	r3, r3, #1
 8006190:	6713      	str	r3, [r2, #112]	; 0x70
 8006192:	e00b      	b.n	80061ac <HAL_RCC_OscConfig+0x324>
 8006194:	4b58      	ldr	r3, [pc, #352]	; (80062f8 <HAL_RCC_OscConfig+0x470>)
 8006196:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006198:	4a57      	ldr	r2, [pc, #348]	; (80062f8 <HAL_RCC_OscConfig+0x470>)
 800619a:	f023 0301 	bic.w	r3, r3, #1
 800619e:	6713      	str	r3, [r2, #112]	; 0x70
 80061a0:	4b55      	ldr	r3, [pc, #340]	; (80062f8 <HAL_RCC_OscConfig+0x470>)
 80061a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061a4:	4a54      	ldr	r2, [pc, #336]	; (80062f8 <HAL_RCC_OscConfig+0x470>)
 80061a6:	f023 0304 	bic.w	r3, r3, #4
 80061aa:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	689b      	ldr	r3, [r3, #8]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d015      	beq.n	80061e0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061b4:	f7fe fe78 	bl	8004ea8 <HAL_GetTick>
 80061b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80061ba:	e00a      	b.n	80061d2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80061bc:	f7fe fe74 	bl	8004ea8 <HAL_GetTick>
 80061c0:	4602      	mov	r2, r0
 80061c2:	693b      	ldr	r3, [r7, #16]
 80061c4:	1ad3      	subs	r3, r2, r3
 80061c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80061ca:	4293      	cmp	r3, r2
 80061cc:	d901      	bls.n	80061d2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80061ce:	2303      	movs	r3, #3
 80061d0:	e0cb      	b.n	800636a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80061d2:	4b49      	ldr	r3, [pc, #292]	; (80062f8 <HAL_RCC_OscConfig+0x470>)
 80061d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061d6:	f003 0302 	and.w	r3, r3, #2
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d0ee      	beq.n	80061bc <HAL_RCC_OscConfig+0x334>
 80061de:	e014      	b.n	800620a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80061e0:	f7fe fe62 	bl	8004ea8 <HAL_GetTick>
 80061e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80061e6:	e00a      	b.n	80061fe <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80061e8:	f7fe fe5e 	bl	8004ea8 <HAL_GetTick>
 80061ec:	4602      	mov	r2, r0
 80061ee:	693b      	ldr	r3, [r7, #16]
 80061f0:	1ad3      	subs	r3, r2, r3
 80061f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d901      	bls.n	80061fe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80061fa:	2303      	movs	r3, #3
 80061fc:	e0b5      	b.n	800636a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80061fe:	4b3e      	ldr	r3, [pc, #248]	; (80062f8 <HAL_RCC_OscConfig+0x470>)
 8006200:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006202:	f003 0302 	and.w	r3, r3, #2
 8006206:	2b00      	cmp	r3, #0
 8006208:	d1ee      	bne.n	80061e8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800620a:	7dfb      	ldrb	r3, [r7, #23]
 800620c:	2b01      	cmp	r3, #1
 800620e:	d105      	bne.n	800621c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006210:	4b39      	ldr	r3, [pc, #228]	; (80062f8 <HAL_RCC_OscConfig+0x470>)
 8006212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006214:	4a38      	ldr	r2, [pc, #224]	; (80062f8 <HAL_RCC_OscConfig+0x470>)
 8006216:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800621a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	699b      	ldr	r3, [r3, #24]
 8006220:	2b00      	cmp	r3, #0
 8006222:	f000 80a1 	beq.w	8006368 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006226:	4b34      	ldr	r3, [pc, #208]	; (80062f8 <HAL_RCC_OscConfig+0x470>)
 8006228:	689b      	ldr	r3, [r3, #8]
 800622a:	f003 030c 	and.w	r3, r3, #12
 800622e:	2b08      	cmp	r3, #8
 8006230:	d05c      	beq.n	80062ec <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	699b      	ldr	r3, [r3, #24]
 8006236:	2b02      	cmp	r3, #2
 8006238:	d141      	bne.n	80062be <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800623a:	4b31      	ldr	r3, [pc, #196]	; (8006300 <HAL_RCC_OscConfig+0x478>)
 800623c:	2200      	movs	r2, #0
 800623e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006240:	f7fe fe32 	bl	8004ea8 <HAL_GetTick>
 8006244:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006246:	e008      	b.n	800625a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006248:	f7fe fe2e 	bl	8004ea8 <HAL_GetTick>
 800624c:	4602      	mov	r2, r0
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	1ad3      	subs	r3, r2, r3
 8006252:	2b02      	cmp	r3, #2
 8006254:	d901      	bls.n	800625a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006256:	2303      	movs	r3, #3
 8006258:	e087      	b.n	800636a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800625a:	4b27      	ldr	r3, [pc, #156]	; (80062f8 <HAL_RCC_OscConfig+0x470>)
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006262:	2b00      	cmp	r3, #0
 8006264:	d1f0      	bne.n	8006248 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	69da      	ldr	r2, [r3, #28]
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6a1b      	ldr	r3, [r3, #32]
 800626e:	431a      	orrs	r2, r3
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006274:	019b      	lsls	r3, r3, #6
 8006276:	431a      	orrs	r2, r3
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800627c:	085b      	lsrs	r3, r3, #1
 800627e:	3b01      	subs	r3, #1
 8006280:	041b      	lsls	r3, r3, #16
 8006282:	431a      	orrs	r2, r3
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006288:	061b      	lsls	r3, r3, #24
 800628a:	491b      	ldr	r1, [pc, #108]	; (80062f8 <HAL_RCC_OscConfig+0x470>)
 800628c:	4313      	orrs	r3, r2
 800628e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006290:	4b1b      	ldr	r3, [pc, #108]	; (8006300 <HAL_RCC_OscConfig+0x478>)
 8006292:	2201      	movs	r2, #1
 8006294:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006296:	f7fe fe07 	bl	8004ea8 <HAL_GetTick>
 800629a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800629c:	e008      	b.n	80062b0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800629e:	f7fe fe03 	bl	8004ea8 <HAL_GetTick>
 80062a2:	4602      	mov	r2, r0
 80062a4:	693b      	ldr	r3, [r7, #16]
 80062a6:	1ad3      	subs	r3, r2, r3
 80062a8:	2b02      	cmp	r3, #2
 80062aa:	d901      	bls.n	80062b0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80062ac:	2303      	movs	r3, #3
 80062ae:	e05c      	b.n	800636a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80062b0:	4b11      	ldr	r3, [pc, #68]	; (80062f8 <HAL_RCC_OscConfig+0x470>)
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d0f0      	beq.n	800629e <HAL_RCC_OscConfig+0x416>
 80062bc:	e054      	b.n	8006368 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80062be:	4b10      	ldr	r3, [pc, #64]	; (8006300 <HAL_RCC_OscConfig+0x478>)
 80062c0:	2200      	movs	r2, #0
 80062c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062c4:	f7fe fdf0 	bl	8004ea8 <HAL_GetTick>
 80062c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80062ca:	e008      	b.n	80062de <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80062cc:	f7fe fdec 	bl	8004ea8 <HAL_GetTick>
 80062d0:	4602      	mov	r2, r0
 80062d2:	693b      	ldr	r3, [r7, #16]
 80062d4:	1ad3      	subs	r3, r2, r3
 80062d6:	2b02      	cmp	r3, #2
 80062d8:	d901      	bls.n	80062de <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80062da:	2303      	movs	r3, #3
 80062dc:	e045      	b.n	800636a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80062de:	4b06      	ldr	r3, [pc, #24]	; (80062f8 <HAL_RCC_OscConfig+0x470>)
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d1f0      	bne.n	80062cc <HAL_RCC_OscConfig+0x444>
 80062ea:	e03d      	b.n	8006368 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	699b      	ldr	r3, [r3, #24]
 80062f0:	2b01      	cmp	r3, #1
 80062f2:	d107      	bne.n	8006304 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80062f4:	2301      	movs	r3, #1
 80062f6:	e038      	b.n	800636a <HAL_RCC_OscConfig+0x4e2>
 80062f8:	40023800 	.word	0x40023800
 80062fc:	40007000 	.word	0x40007000
 8006300:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006304:	4b1b      	ldr	r3, [pc, #108]	; (8006374 <HAL_RCC_OscConfig+0x4ec>)
 8006306:	685b      	ldr	r3, [r3, #4]
 8006308:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	699b      	ldr	r3, [r3, #24]
 800630e:	2b01      	cmp	r3, #1
 8006310:	d028      	beq.n	8006364 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800631c:	429a      	cmp	r2, r3
 800631e:	d121      	bne.n	8006364 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800632a:	429a      	cmp	r2, r3
 800632c:	d11a      	bne.n	8006364 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800632e:	68fa      	ldr	r2, [r7, #12]
 8006330:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006334:	4013      	ands	r3, r2
 8006336:	687a      	ldr	r2, [r7, #4]
 8006338:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800633a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800633c:	4293      	cmp	r3, r2
 800633e:	d111      	bne.n	8006364 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800634a:	085b      	lsrs	r3, r3, #1
 800634c:	3b01      	subs	r3, #1
 800634e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006350:	429a      	cmp	r2, r3
 8006352:	d107      	bne.n	8006364 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800635e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006360:	429a      	cmp	r2, r3
 8006362:	d001      	beq.n	8006368 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006364:	2301      	movs	r3, #1
 8006366:	e000      	b.n	800636a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006368:	2300      	movs	r3, #0
}
 800636a:	4618      	mov	r0, r3
 800636c:	3718      	adds	r7, #24
 800636e:	46bd      	mov	sp, r7
 8006370:	bd80      	pop	{r7, pc}
 8006372:	bf00      	nop
 8006374:	40023800 	.word	0x40023800

08006378 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006378:	b580      	push	{r7, lr}
 800637a:	b084      	sub	sp, #16
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
 8006380:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d101      	bne.n	800638c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006388:	2301      	movs	r3, #1
 800638a:	e0cc      	b.n	8006526 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800638c:	4b68      	ldr	r3, [pc, #416]	; (8006530 <HAL_RCC_ClockConfig+0x1b8>)
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f003 0307 	and.w	r3, r3, #7
 8006394:	683a      	ldr	r2, [r7, #0]
 8006396:	429a      	cmp	r2, r3
 8006398:	d90c      	bls.n	80063b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800639a:	4b65      	ldr	r3, [pc, #404]	; (8006530 <HAL_RCC_ClockConfig+0x1b8>)
 800639c:	683a      	ldr	r2, [r7, #0]
 800639e:	b2d2      	uxtb	r2, r2
 80063a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80063a2:	4b63      	ldr	r3, [pc, #396]	; (8006530 <HAL_RCC_ClockConfig+0x1b8>)
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f003 0307 	and.w	r3, r3, #7
 80063aa:	683a      	ldr	r2, [r7, #0]
 80063ac:	429a      	cmp	r2, r3
 80063ae:	d001      	beq.n	80063b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80063b0:	2301      	movs	r3, #1
 80063b2:	e0b8      	b.n	8006526 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f003 0302 	and.w	r3, r3, #2
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d020      	beq.n	8006402 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f003 0304 	and.w	r3, r3, #4
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d005      	beq.n	80063d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80063cc:	4b59      	ldr	r3, [pc, #356]	; (8006534 <HAL_RCC_ClockConfig+0x1bc>)
 80063ce:	689b      	ldr	r3, [r3, #8]
 80063d0:	4a58      	ldr	r2, [pc, #352]	; (8006534 <HAL_RCC_ClockConfig+0x1bc>)
 80063d2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80063d6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f003 0308 	and.w	r3, r3, #8
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d005      	beq.n	80063f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80063e4:	4b53      	ldr	r3, [pc, #332]	; (8006534 <HAL_RCC_ClockConfig+0x1bc>)
 80063e6:	689b      	ldr	r3, [r3, #8]
 80063e8:	4a52      	ldr	r2, [pc, #328]	; (8006534 <HAL_RCC_ClockConfig+0x1bc>)
 80063ea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80063ee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80063f0:	4b50      	ldr	r3, [pc, #320]	; (8006534 <HAL_RCC_ClockConfig+0x1bc>)
 80063f2:	689b      	ldr	r3, [r3, #8]
 80063f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	689b      	ldr	r3, [r3, #8]
 80063fc:	494d      	ldr	r1, [pc, #308]	; (8006534 <HAL_RCC_ClockConfig+0x1bc>)
 80063fe:	4313      	orrs	r3, r2
 8006400:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f003 0301 	and.w	r3, r3, #1
 800640a:	2b00      	cmp	r3, #0
 800640c:	d044      	beq.n	8006498 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	685b      	ldr	r3, [r3, #4]
 8006412:	2b01      	cmp	r3, #1
 8006414:	d107      	bne.n	8006426 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006416:	4b47      	ldr	r3, [pc, #284]	; (8006534 <HAL_RCC_ClockConfig+0x1bc>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800641e:	2b00      	cmp	r3, #0
 8006420:	d119      	bne.n	8006456 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006422:	2301      	movs	r3, #1
 8006424:	e07f      	b.n	8006526 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	685b      	ldr	r3, [r3, #4]
 800642a:	2b02      	cmp	r3, #2
 800642c:	d003      	beq.n	8006436 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006432:	2b03      	cmp	r3, #3
 8006434:	d107      	bne.n	8006446 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006436:	4b3f      	ldr	r3, [pc, #252]	; (8006534 <HAL_RCC_ClockConfig+0x1bc>)
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800643e:	2b00      	cmp	r3, #0
 8006440:	d109      	bne.n	8006456 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006442:	2301      	movs	r3, #1
 8006444:	e06f      	b.n	8006526 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006446:	4b3b      	ldr	r3, [pc, #236]	; (8006534 <HAL_RCC_ClockConfig+0x1bc>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f003 0302 	and.w	r3, r3, #2
 800644e:	2b00      	cmp	r3, #0
 8006450:	d101      	bne.n	8006456 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006452:	2301      	movs	r3, #1
 8006454:	e067      	b.n	8006526 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006456:	4b37      	ldr	r3, [pc, #220]	; (8006534 <HAL_RCC_ClockConfig+0x1bc>)
 8006458:	689b      	ldr	r3, [r3, #8]
 800645a:	f023 0203 	bic.w	r2, r3, #3
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	685b      	ldr	r3, [r3, #4]
 8006462:	4934      	ldr	r1, [pc, #208]	; (8006534 <HAL_RCC_ClockConfig+0x1bc>)
 8006464:	4313      	orrs	r3, r2
 8006466:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006468:	f7fe fd1e 	bl	8004ea8 <HAL_GetTick>
 800646c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800646e:	e00a      	b.n	8006486 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006470:	f7fe fd1a 	bl	8004ea8 <HAL_GetTick>
 8006474:	4602      	mov	r2, r0
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	1ad3      	subs	r3, r2, r3
 800647a:	f241 3288 	movw	r2, #5000	; 0x1388
 800647e:	4293      	cmp	r3, r2
 8006480:	d901      	bls.n	8006486 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006482:	2303      	movs	r3, #3
 8006484:	e04f      	b.n	8006526 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006486:	4b2b      	ldr	r3, [pc, #172]	; (8006534 <HAL_RCC_ClockConfig+0x1bc>)
 8006488:	689b      	ldr	r3, [r3, #8]
 800648a:	f003 020c 	and.w	r2, r3, #12
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	685b      	ldr	r3, [r3, #4]
 8006492:	009b      	lsls	r3, r3, #2
 8006494:	429a      	cmp	r2, r3
 8006496:	d1eb      	bne.n	8006470 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006498:	4b25      	ldr	r3, [pc, #148]	; (8006530 <HAL_RCC_ClockConfig+0x1b8>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f003 0307 	and.w	r3, r3, #7
 80064a0:	683a      	ldr	r2, [r7, #0]
 80064a2:	429a      	cmp	r2, r3
 80064a4:	d20c      	bcs.n	80064c0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80064a6:	4b22      	ldr	r3, [pc, #136]	; (8006530 <HAL_RCC_ClockConfig+0x1b8>)
 80064a8:	683a      	ldr	r2, [r7, #0]
 80064aa:	b2d2      	uxtb	r2, r2
 80064ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80064ae:	4b20      	ldr	r3, [pc, #128]	; (8006530 <HAL_RCC_ClockConfig+0x1b8>)
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f003 0307 	and.w	r3, r3, #7
 80064b6:	683a      	ldr	r2, [r7, #0]
 80064b8:	429a      	cmp	r2, r3
 80064ba:	d001      	beq.n	80064c0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80064bc:	2301      	movs	r3, #1
 80064be:	e032      	b.n	8006526 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f003 0304 	and.w	r3, r3, #4
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d008      	beq.n	80064de <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80064cc:	4b19      	ldr	r3, [pc, #100]	; (8006534 <HAL_RCC_ClockConfig+0x1bc>)
 80064ce:	689b      	ldr	r3, [r3, #8]
 80064d0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	68db      	ldr	r3, [r3, #12]
 80064d8:	4916      	ldr	r1, [pc, #88]	; (8006534 <HAL_RCC_ClockConfig+0x1bc>)
 80064da:	4313      	orrs	r3, r2
 80064dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f003 0308 	and.w	r3, r3, #8
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d009      	beq.n	80064fe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80064ea:	4b12      	ldr	r3, [pc, #72]	; (8006534 <HAL_RCC_ClockConfig+0x1bc>)
 80064ec:	689b      	ldr	r3, [r3, #8]
 80064ee:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	691b      	ldr	r3, [r3, #16]
 80064f6:	00db      	lsls	r3, r3, #3
 80064f8:	490e      	ldr	r1, [pc, #56]	; (8006534 <HAL_RCC_ClockConfig+0x1bc>)
 80064fa:	4313      	orrs	r3, r2
 80064fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80064fe:	f000 f821 	bl	8006544 <HAL_RCC_GetSysClockFreq>
 8006502:	4602      	mov	r2, r0
 8006504:	4b0b      	ldr	r3, [pc, #44]	; (8006534 <HAL_RCC_ClockConfig+0x1bc>)
 8006506:	689b      	ldr	r3, [r3, #8]
 8006508:	091b      	lsrs	r3, r3, #4
 800650a:	f003 030f 	and.w	r3, r3, #15
 800650e:	490a      	ldr	r1, [pc, #40]	; (8006538 <HAL_RCC_ClockConfig+0x1c0>)
 8006510:	5ccb      	ldrb	r3, [r1, r3]
 8006512:	fa22 f303 	lsr.w	r3, r2, r3
 8006516:	4a09      	ldr	r2, [pc, #36]	; (800653c <HAL_RCC_ClockConfig+0x1c4>)
 8006518:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800651a:	4b09      	ldr	r3, [pc, #36]	; (8006540 <HAL_RCC_ClockConfig+0x1c8>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	4618      	mov	r0, r3
 8006520:	f7fe fc7e 	bl	8004e20 <HAL_InitTick>

  return HAL_OK;
 8006524:	2300      	movs	r3, #0
}
 8006526:	4618      	mov	r0, r3
 8006528:	3710      	adds	r7, #16
 800652a:	46bd      	mov	sp, r7
 800652c:	bd80      	pop	{r7, pc}
 800652e:	bf00      	nop
 8006530:	40023c00 	.word	0x40023c00
 8006534:	40023800 	.word	0x40023800
 8006538:	08009b10 	.word	0x08009b10
 800653c:	20000020 	.word	0x20000020
 8006540:	20000050 	.word	0x20000050

08006544 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006544:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006548:	b090      	sub	sp, #64	; 0x40
 800654a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800654c:	2300      	movs	r3, #0
 800654e:	637b      	str	r3, [r7, #52]	; 0x34
 8006550:	2300      	movs	r3, #0
 8006552:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006554:	2300      	movs	r3, #0
 8006556:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8006558:	2300      	movs	r3, #0
 800655a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800655c:	4b59      	ldr	r3, [pc, #356]	; (80066c4 <HAL_RCC_GetSysClockFreq+0x180>)
 800655e:	689b      	ldr	r3, [r3, #8]
 8006560:	f003 030c 	and.w	r3, r3, #12
 8006564:	2b08      	cmp	r3, #8
 8006566:	d00d      	beq.n	8006584 <HAL_RCC_GetSysClockFreq+0x40>
 8006568:	2b08      	cmp	r3, #8
 800656a:	f200 80a1 	bhi.w	80066b0 <HAL_RCC_GetSysClockFreq+0x16c>
 800656e:	2b00      	cmp	r3, #0
 8006570:	d002      	beq.n	8006578 <HAL_RCC_GetSysClockFreq+0x34>
 8006572:	2b04      	cmp	r3, #4
 8006574:	d003      	beq.n	800657e <HAL_RCC_GetSysClockFreq+0x3a>
 8006576:	e09b      	b.n	80066b0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006578:	4b53      	ldr	r3, [pc, #332]	; (80066c8 <HAL_RCC_GetSysClockFreq+0x184>)
 800657a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 800657c:	e09b      	b.n	80066b6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800657e:	4b53      	ldr	r3, [pc, #332]	; (80066cc <HAL_RCC_GetSysClockFreq+0x188>)
 8006580:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006582:	e098      	b.n	80066b6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006584:	4b4f      	ldr	r3, [pc, #316]	; (80066c4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006586:	685b      	ldr	r3, [r3, #4]
 8006588:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800658c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800658e:	4b4d      	ldr	r3, [pc, #308]	; (80066c4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006590:	685b      	ldr	r3, [r3, #4]
 8006592:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006596:	2b00      	cmp	r3, #0
 8006598:	d028      	beq.n	80065ec <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800659a:	4b4a      	ldr	r3, [pc, #296]	; (80066c4 <HAL_RCC_GetSysClockFreq+0x180>)
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	099b      	lsrs	r3, r3, #6
 80065a0:	2200      	movs	r2, #0
 80065a2:	623b      	str	r3, [r7, #32]
 80065a4:	627a      	str	r2, [r7, #36]	; 0x24
 80065a6:	6a3b      	ldr	r3, [r7, #32]
 80065a8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80065ac:	2100      	movs	r1, #0
 80065ae:	4b47      	ldr	r3, [pc, #284]	; (80066cc <HAL_RCC_GetSysClockFreq+0x188>)
 80065b0:	fb03 f201 	mul.w	r2, r3, r1
 80065b4:	2300      	movs	r3, #0
 80065b6:	fb00 f303 	mul.w	r3, r0, r3
 80065ba:	4413      	add	r3, r2
 80065bc:	4a43      	ldr	r2, [pc, #268]	; (80066cc <HAL_RCC_GetSysClockFreq+0x188>)
 80065be:	fba0 1202 	umull	r1, r2, r0, r2
 80065c2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80065c4:	460a      	mov	r2, r1
 80065c6:	62ba      	str	r2, [r7, #40]	; 0x28
 80065c8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80065ca:	4413      	add	r3, r2
 80065cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80065ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065d0:	2200      	movs	r2, #0
 80065d2:	61bb      	str	r3, [r7, #24]
 80065d4:	61fa      	str	r2, [r7, #28]
 80065d6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80065da:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80065de:	f7fa faa7 	bl	8000b30 <__aeabi_uldivmod>
 80065e2:	4602      	mov	r2, r0
 80065e4:	460b      	mov	r3, r1
 80065e6:	4613      	mov	r3, r2
 80065e8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80065ea:	e053      	b.n	8006694 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80065ec:	4b35      	ldr	r3, [pc, #212]	; (80066c4 <HAL_RCC_GetSysClockFreq+0x180>)
 80065ee:	685b      	ldr	r3, [r3, #4]
 80065f0:	099b      	lsrs	r3, r3, #6
 80065f2:	2200      	movs	r2, #0
 80065f4:	613b      	str	r3, [r7, #16]
 80065f6:	617a      	str	r2, [r7, #20]
 80065f8:	693b      	ldr	r3, [r7, #16]
 80065fa:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80065fe:	f04f 0b00 	mov.w	fp, #0
 8006602:	4652      	mov	r2, sl
 8006604:	465b      	mov	r3, fp
 8006606:	f04f 0000 	mov.w	r0, #0
 800660a:	f04f 0100 	mov.w	r1, #0
 800660e:	0159      	lsls	r1, r3, #5
 8006610:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006614:	0150      	lsls	r0, r2, #5
 8006616:	4602      	mov	r2, r0
 8006618:	460b      	mov	r3, r1
 800661a:	ebb2 080a 	subs.w	r8, r2, sl
 800661e:	eb63 090b 	sbc.w	r9, r3, fp
 8006622:	f04f 0200 	mov.w	r2, #0
 8006626:	f04f 0300 	mov.w	r3, #0
 800662a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800662e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006632:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006636:	ebb2 0408 	subs.w	r4, r2, r8
 800663a:	eb63 0509 	sbc.w	r5, r3, r9
 800663e:	f04f 0200 	mov.w	r2, #0
 8006642:	f04f 0300 	mov.w	r3, #0
 8006646:	00eb      	lsls	r3, r5, #3
 8006648:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800664c:	00e2      	lsls	r2, r4, #3
 800664e:	4614      	mov	r4, r2
 8006650:	461d      	mov	r5, r3
 8006652:	eb14 030a 	adds.w	r3, r4, sl
 8006656:	603b      	str	r3, [r7, #0]
 8006658:	eb45 030b 	adc.w	r3, r5, fp
 800665c:	607b      	str	r3, [r7, #4]
 800665e:	f04f 0200 	mov.w	r2, #0
 8006662:	f04f 0300 	mov.w	r3, #0
 8006666:	e9d7 4500 	ldrd	r4, r5, [r7]
 800666a:	4629      	mov	r1, r5
 800666c:	028b      	lsls	r3, r1, #10
 800666e:	4621      	mov	r1, r4
 8006670:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006674:	4621      	mov	r1, r4
 8006676:	028a      	lsls	r2, r1, #10
 8006678:	4610      	mov	r0, r2
 800667a:	4619      	mov	r1, r3
 800667c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800667e:	2200      	movs	r2, #0
 8006680:	60bb      	str	r3, [r7, #8]
 8006682:	60fa      	str	r2, [r7, #12]
 8006684:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006688:	f7fa fa52 	bl	8000b30 <__aeabi_uldivmod>
 800668c:	4602      	mov	r2, r0
 800668e:	460b      	mov	r3, r1
 8006690:	4613      	mov	r3, r2
 8006692:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006694:	4b0b      	ldr	r3, [pc, #44]	; (80066c4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006696:	685b      	ldr	r3, [r3, #4]
 8006698:	0c1b      	lsrs	r3, r3, #16
 800669a:	f003 0303 	and.w	r3, r3, #3
 800669e:	3301      	adds	r3, #1
 80066a0:	005b      	lsls	r3, r3, #1
 80066a2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80066a4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80066a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80066ac:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80066ae:	e002      	b.n	80066b6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80066b0:	4b05      	ldr	r3, [pc, #20]	; (80066c8 <HAL_RCC_GetSysClockFreq+0x184>)
 80066b2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80066b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80066b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80066b8:	4618      	mov	r0, r3
 80066ba:	3740      	adds	r7, #64	; 0x40
 80066bc:	46bd      	mov	sp, r7
 80066be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80066c2:	bf00      	nop
 80066c4:	40023800 	.word	0x40023800
 80066c8:	00f42400 	.word	0x00f42400
 80066cc:	017d7840 	.word	0x017d7840

080066d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80066d0:	b480      	push	{r7}
 80066d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80066d4:	4b03      	ldr	r3, [pc, #12]	; (80066e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80066d6:	681b      	ldr	r3, [r3, #0]
}
 80066d8:	4618      	mov	r0, r3
 80066da:	46bd      	mov	sp, r7
 80066dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e0:	4770      	bx	lr
 80066e2:	bf00      	nop
 80066e4:	20000020 	.word	0x20000020

080066e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80066ec:	f7ff fff0 	bl	80066d0 <HAL_RCC_GetHCLKFreq>
 80066f0:	4602      	mov	r2, r0
 80066f2:	4b05      	ldr	r3, [pc, #20]	; (8006708 <HAL_RCC_GetPCLK1Freq+0x20>)
 80066f4:	689b      	ldr	r3, [r3, #8]
 80066f6:	0a9b      	lsrs	r3, r3, #10
 80066f8:	f003 0307 	and.w	r3, r3, #7
 80066fc:	4903      	ldr	r1, [pc, #12]	; (800670c <HAL_RCC_GetPCLK1Freq+0x24>)
 80066fe:	5ccb      	ldrb	r3, [r1, r3]
 8006700:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006704:	4618      	mov	r0, r3
 8006706:	bd80      	pop	{r7, pc}
 8006708:	40023800 	.word	0x40023800
 800670c:	08009b20 	.word	0x08009b20

08006710 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006714:	f7ff ffdc 	bl	80066d0 <HAL_RCC_GetHCLKFreq>
 8006718:	4602      	mov	r2, r0
 800671a:	4b05      	ldr	r3, [pc, #20]	; (8006730 <HAL_RCC_GetPCLK2Freq+0x20>)
 800671c:	689b      	ldr	r3, [r3, #8]
 800671e:	0b5b      	lsrs	r3, r3, #13
 8006720:	f003 0307 	and.w	r3, r3, #7
 8006724:	4903      	ldr	r1, [pc, #12]	; (8006734 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006726:	5ccb      	ldrb	r3, [r1, r3]
 8006728:	fa22 f303 	lsr.w	r3, r2, r3
}
 800672c:	4618      	mov	r0, r3
 800672e:	bd80      	pop	{r7, pc}
 8006730:	40023800 	.word	0x40023800
 8006734:	08009b20 	.word	0x08009b20

08006738 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006738:	b580      	push	{r7, lr}
 800673a:	b082      	sub	sp, #8
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d101      	bne.n	800674a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006746:	2301      	movs	r3, #1
 8006748:	e07b      	b.n	8006842 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800674e:	2b00      	cmp	r3, #0
 8006750:	d108      	bne.n	8006764 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	685b      	ldr	r3, [r3, #4]
 8006756:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800675a:	d009      	beq.n	8006770 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2200      	movs	r2, #0
 8006760:	61da      	str	r2, [r3, #28]
 8006762:	e005      	b.n	8006770 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2200      	movs	r2, #0
 8006768:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2200      	movs	r2, #0
 800676e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2200      	movs	r2, #0
 8006774:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800677c:	b2db      	uxtb	r3, r3
 800677e:	2b00      	cmp	r3, #0
 8006780:	d106      	bne.n	8006790 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	2200      	movs	r2, #0
 8006786:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800678a:	6878      	ldr	r0, [r7, #4]
 800678c:	f7fc f9d4 	bl	8002b38 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2202      	movs	r2, #2
 8006794:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	681a      	ldr	r2, [r3, #0]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80067a6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	685b      	ldr	r3, [r3, #4]
 80067ac:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	689b      	ldr	r3, [r3, #8]
 80067b4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80067b8:	431a      	orrs	r2, r3
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	68db      	ldr	r3, [r3, #12]
 80067be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80067c2:	431a      	orrs	r2, r3
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	691b      	ldr	r3, [r3, #16]
 80067c8:	f003 0302 	and.w	r3, r3, #2
 80067cc:	431a      	orrs	r2, r3
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	695b      	ldr	r3, [r3, #20]
 80067d2:	f003 0301 	and.w	r3, r3, #1
 80067d6:	431a      	orrs	r2, r3
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	699b      	ldr	r3, [r3, #24]
 80067dc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80067e0:	431a      	orrs	r2, r3
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	69db      	ldr	r3, [r3, #28]
 80067e6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80067ea:	431a      	orrs	r2, r3
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	6a1b      	ldr	r3, [r3, #32]
 80067f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067f4:	ea42 0103 	orr.w	r1, r2, r3
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067fc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	430a      	orrs	r2, r1
 8006806:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	699b      	ldr	r3, [r3, #24]
 800680c:	0c1b      	lsrs	r3, r3, #16
 800680e:	f003 0104 	and.w	r1, r3, #4
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006816:	f003 0210 	and.w	r2, r3, #16
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	430a      	orrs	r2, r1
 8006820:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	69da      	ldr	r2, [r3, #28]
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006830:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2200      	movs	r2, #0
 8006836:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2201      	movs	r2, #1
 800683c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006840:	2300      	movs	r3, #0
}
 8006842:	4618      	mov	r0, r3
 8006844:	3708      	adds	r7, #8
 8006846:	46bd      	mov	sp, r7
 8006848:	bd80      	pop	{r7, pc}

0800684a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800684a:	b580      	push	{r7, lr}
 800684c:	b088      	sub	sp, #32
 800684e:	af00      	add	r7, sp, #0
 8006850:	60f8      	str	r0, [r7, #12]
 8006852:	60b9      	str	r1, [r7, #8]
 8006854:	603b      	str	r3, [r7, #0]
 8006856:	4613      	mov	r3, r2
 8006858:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800685a:	2300      	movs	r3, #0
 800685c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006864:	2b01      	cmp	r3, #1
 8006866:	d101      	bne.n	800686c <HAL_SPI_Transmit+0x22>
 8006868:	2302      	movs	r3, #2
 800686a:	e12d      	b.n	8006ac8 <HAL_SPI_Transmit+0x27e>
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	2201      	movs	r2, #1
 8006870:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006874:	f7fe fb18 	bl	8004ea8 <HAL_GetTick>
 8006878:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800687a:	88fb      	ldrh	r3, [r7, #6]
 800687c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006884:	b2db      	uxtb	r3, r3
 8006886:	2b01      	cmp	r3, #1
 8006888:	d002      	beq.n	8006890 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800688a:	2302      	movs	r3, #2
 800688c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800688e:	e116      	b.n	8006abe <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8006890:	68bb      	ldr	r3, [r7, #8]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d002      	beq.n	800689c <HAL_SPI_Transmit+0x52>
 8006896:	88fb      	ldrh	r3, [r7, #6]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d102      	bne.n	80068a2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800689c:	2301      	movs	r3, #1
 800689e:	77fb      	strb	r3, [r7, #31]
    goto error;
 80068a0:	e10d      	b.n	8006abe <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	2203      	movs	r2, #3
 80068a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	2200      	movs	r2, #0
 80068ae:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	68ba      	ldr	r2, [r7, #8]
 80068b4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	88fa      	ldrh	r2, [r7, #6]
 80068ba:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	88fa      	ldrh	r2, [r7, #6]
 80068c0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	2200      	movs	r2, #0
 80068c6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	2200      	movs	r2, #0
 80068cc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	2200      	movs	r2, #0
 80068d2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	2200      	movs	r2, #0
 80068d8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	2200      	movs	r2, #0
 80068de:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	689b      	ldr	r3, [r3, #8]
 80068e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80068e8:	d10f      	bne.n	800690a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	681a      	ldr	r2, [r3, #0]
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80068f8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	681a      	ldr	r2, [r3, #0]
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006908:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006914:	2b40      	cmp	r3, #64	; 0x40
 8006916:	d007      	beq.n	8006928 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	681a      	ldr	r2, [r3, #0]
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006926:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	68db      	ldr	r3, [r3, #12]
 800692c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006930:	d14f      	bne.n	80069d2 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	685b      	ldr	r3, [r3, #4]
 8006936:	2b00      	cmp	r3, #0
 8006938:	d002      	beq.n	8006940 <HAL_SPI_Transmit+0xf6>
 800693a:	8afb      	ldrh	r3, [r7, #22]
 800693c:	2b01      	cmp	r3, #1
 800693e:	d142      	bne.n	80069c6 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006944:	881a      	ldrh	r2, [r3, #0]
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006950:	1c9a      	adds	r2, r3, #2
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800695a:	b29b      	uxth	r3, r3
 800695c:	3b01      	subs	r3, #1
 800695e:	b29a      	uxth	r2, r3
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006964:	e02f      	b.n	80069c6 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	689b      	ldr	r3, [r3, #8]
 800696c:	f003 0302 	and.w	r3, r3, #2
 8006970:	2b02      	cmp	r3, #2
 8006972:	d112      	bne.n	800699a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006978:	881a      	ldrh	r2, [r3, #0]
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006984:	1c9a      	adds	r2, r3, #2
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800698e:	b29b      	uxth	r3, r3
 8006990:	3b01      	subs	r3, #1
 8006992:	b29a      	uxth	r2, r3
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	86da      	strh	r2, [r3, #54]	; 0x36
 8006998:	e015      	b.n	80069c6 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800699a:	f7fe fa85 	bl	8004ea8 <HAL_GetTick>
 800699e:	4602      	mov	r2, r0
 80069a0:	69bb      	ldr	r3, [r7, #24]
 80069a2:	1ad3      	subs	r3, r2, r3
 80069a4:	683a      	ldr	r2, [r7, #0]
 80069a6:	429a      	cmp	r2, r3
 80069a8:	d803      	bhi.n	80069b2 <HAL_SPI_Transmit+0x168>
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069b0:	d102      	bne.n	80069b8 <HAL_SPI_Transmit+0x16e>
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d106      	bne.n	80069c6 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 80069b8:	2303      	movs	r3, #3
 80069ba:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	2201      	movs	r2, #1
 80069c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 80069c4:	e07b      	b.n	8006abe <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80069ca:	b29b      	uxth	r3, r3
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d1ca      	bne.n	8006966 <HAL_SPI_Transmit+0x11c>
 80069d0:	e050      	b.n	8006a74 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	685b      	ldr	r3, [r3, #4]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d002      	beq.n	80069e0 <HAL_SPI_Transmit+0x196>
 80069da:	8afb      	ldrh	r3, [r7, #22]
 80069dc:	2b01      	cmp	r3, #1
 80069de:	d144      	bne.n	8006a6a <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	330c      	adds	r3, #12
 80069ea:	7812      	ldrb	r2, [r2, #0]
 80069ec:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069f2:	1c5a      	adds	r2, r3, #1
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80069fc:	b29b      	uxth	r3, r3
 80069fe:	3b01      	subs	r3, #1
 8006a00:	b29a      	uxth	r2, r3
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006a06:	e030      	b.n	8006a6a <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	689b      	ldr	r3, [r3, #8]
 8006a0e:	f003 0302 	and.w	r3, r3, #2
 8006a12:	2b02      	cmp	r3, #2
 8006a14:	d113      	bne.n	8006a3e <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	330c      	adds	r3, #12
 8006a20:	7812      	ldrb	r2, [r2, #0]
 8006a22:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a28:	1c5a      	adds	r2, r3, #1
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a32:	b29b      	uxth	r3, r3
 8006a34:	3b01      	subs	r3, #1
 8006a36:	b29a      	uxth	r2, r3
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	86da      	strh	r2, [r3, #54]	; 0x36
 8006a3c:	e015      	b.n	8006a6a <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006a3e:	f7fe fa33 	bl	8004ea8 <HAL_GetTick>
 8006a42:	4602      	mov	r2, r0
 8006a44:	69bb      	ldr	r3, [r7, #24]
 8006a46:	1ad3      	subs	r3, r2, r3
 8006a48:	683a      	ldr	r2, [r7, #0]
 8006a4a:	429a      	cmp	r2, r3
 8006a4c:	d803      	bhi.n	8006a56 <HAL_SPI_Transmit+0x20c>
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a54:	d102      	bne.n	8006a5c <HAL_SPI_Transmit+0x212>
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d106      	bne.n	8006a6a <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8006a5c:	2303      	movs	r3, #3
 8006a5e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	2201      	movs	r2, #1
 8006a64:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8006a68:	e029      	b.n	8006abe <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a6e:	b29b      	uxth	r3, r3
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d1c9      	bne.n	8006a08 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006a74:	69ba      	ldr	r2, [r7, #24]
 8006a76:	6839      	ldr	r1, [r7, #0]
 8006a78:	68f8      	ldr	r0, [r7, #12]
 8006a7a:	f000 fbed 	bl	8007258 <SPI_EndRxTxTransaction>
 8006a7e:	4603      	mov	r3, r0
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d002      	beq.n	8006a8a <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	2220      	movs	r2, #32
 8006a88:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	689b      	ldr	r3, [r3, #8]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d10a      	bne.n	8006aa8 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006a92:	2300      	movs	r3, #0
 8006a94:	613b      	str	r3, [r7, #16]
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	68db      	ldr	r3, [r3, #12]
 8006a9c:	613b      	str	r3, [r7, #16]
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	689b      	ldr	r3, [r3, #8]
 8006aa4:	613b      	str	r3, [r7, #16]
 8006aa6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d002      	beq.n	8006ab6 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8006ab0:	2301      	movs	r3, #1
 8006ab2:	77fb      	strb	r3, [r7, #31]
 8006ab4:	e003      	b.n	8006abe <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	2201      	movs	r2, #1
 8006aba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006ac6:	7ffb      	ldrb	r3, [r7, #31]
}
 8006ac8:	4618      	mov	r0, r3
 8006aca:	3720      	adds	r7, #32
 8006acc:	46bd      	mov	sp, r7
 8006ace:	bd80      	pop	{r7, pc}

08006ad0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ad0:	b580      	push	{r7, lr}
 8006ad2:	b088      	sub	sp, #32
 8006ad4:	af02      	add	r7, sp, #8
 8006ad6:	60f8      	str	r0, [r7, #12]
 8006ad8:	60b9      	str	r1, [r7, #8]
 8006ada:	603b      	str	r3, [r7, #0]
 8006adc:	4613      	mov	r3, r2
 8006ade:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006aea:	b2db      	uxtb	r3, r3
 8006aec:	2b01      	cmp	r3, #1
 8006aee:	d002      	beq.n	8006af6 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8006af0:	2302      	movs	r3, #2
 8006af2:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006af4:	e0fb      	b.n	8006cee <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	685b      	ldr	r3, [r3, #4]
 8006afa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006afe:	d112      	bne.n	8006b26 <HAL_SPI_Receive+0x56>
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	689b      	ldr	r3, [r3, #8]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d10e      	bne.n	8006b26 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	2204      	movs	r2, #4
 8006b0c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006b10:	88fa      	ldrh	r2, [r7, #6]
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	9300      	str	r3, [sp, #0]
 8006b16:	4613      	mov	r3, r2
 8006b18:	68ba      	ldr	r2, [r7, #8]
 8006b1a:	68b9      	ldr	r1, [r7, #8]
 8006b1c:	68f8      	ldr	r0, [r7, #12]
 8006b1e:	f000 f8ef 	bl	8006d00 <HAL_SPI_TransmitReceive>
 8006b22:	4603      	mov	r3, r0
 8006b24:	e0e8      	b.n	8006cf8 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006b2c:	2b01      	cmp	r3, #1
 8006b2e:	d101      	bne.n	8006b34 <HAL_SPI_Receive+0x64>
 8006b30:	2302      	movs	r3, #2
 8006b32:	e0e1      	b.n	8006cf8 <HAL_SPI_Receive+0x228>
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	2201      	movs	r2, #1
 8006b38:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006b3c:	f7fe f9b4 	bl	8004ea8 <HAL_GetTick>
 8006b40:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8006b42:	68bb      	ldr	r3, [r7, #8]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d002      	beq.n	8006b4e <HAL_SPI_Receive+0x7e>
 8006b48:	88fb      	ldrh	r3, [r7, #6]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d102      	bne.n	8006b54 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006b4e:	2301      	movs	r3, #1
 8006b50:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006b52:	e0cc      	b.n	8006cee <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	2204      	movs	r2, #4
 8006b58:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	2200      	movs	r2, #0
 8006b60:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	68ba      	ldr	r2, [r7, #8]
 8006b66:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	88fa      	ldrh	r2, [r7, #6]
 8006b6c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	88fa      	ldrh	r2, [r7, #6]
 8006b72:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	2200      	movs	r2, #0
 8006b78:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	2200      	movs	r2, #0
 8006b84:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	2200      	movs	r2, #0
 8006b8a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	2200      	movs	r2, #0
 8006b90:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	689b      	ldr	r3, [r3, #8]
 8006b96:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006b9a:	d10f      	bne.n	8006bbc <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	681a      	ldr	r2, [r3, #0]
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006baa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	681a      	ldr	r2, [r3, #0]
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006bba:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bc6:	2b40      	cmp	r3, #64	; 0x40
 8006bc8:	d007      	beq.n	8006bda <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	681a      	ldr	r2, [r3, #0]
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006bd8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	68db      	ldr	r3, [r3, #12]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d16a      	bne.n	8006cb8 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006be2:	e032      	b.n	8006c4a <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	689b      	ldr	r3, [r3, #8]
 8006bea:	f003 0301 	and.w	r3, r3, #1
 8006bee:	2b01      	cmp	r3, #1
 8006bf0:	d115      	bne.n	8006c1e <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f103 020c 	add.w	r2, r3, #12
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bfe:	7812      	ldrb	r2, [r2, #0]
 8006c00:	b2d2      	uxtb	r2, r2
 8006c02:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c08:	1c5a      	adds	r2, r3, #1
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c12:	b29b      	uxth	r3, r3
 8006c14:	3b01      	subs	r3, #1
 8006c16:	b29a      	uxth	r2, r3
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006c1c:	e015      	b.n	8006c4a <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006c1e:	f7fe f943 	bl	8004ea8 <HAL_GetTick>
 8006c22:	4602      	mov	r2, r0
 8006c24:	693b      	ldr	r3, [r7, #16]
 8006c26:	1ad3      	subs	r3, r2, r3
 8006c28:	683a      	ldr	r2, [r7, #0]
 8006c2a:	429a      	cmp	r2, r3
 8006c2c:	d803      	bhi.n	8006c36 <HAL_SPI_Receive+0x166>
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c34:	d102      	bne.n	8006c3c <HAL_SPI_Receive+0x16c>
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d106      	bne.n	8006c4a <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8006c3c:	2303      	movs	r3, #3
 8006c3e:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	2201      	movs	r2, #1
 8006c44:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8006c48:	e051      	b.n	8006cee <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c4e:	b29b      	uxth	r3, r3
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d1c7      	bne.n	8006be4 <HAL_SPI_Receive+0x114>
 8006c54:	e035      	b.n	8006cc2 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	689b      	ldr	r3, [r3, #8]
 8006c5c:	f003 0301 	and.w	r3, r3, #1
 8006c60:	2b01      	cmp	r3, #1
 8006c62:	d113      	bne.n	8006c8c <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	68da      	ldr	r2, [r3, #12]
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c6e:	b292      	uxth	r2, r2
 8006c70:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c76:	1c9a      	adds	r2, r3, #2
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c80:	b29b      	uxth	r3, r3
 8006c82:	3b01      	subs	r3, #1
 8006c84:	b29a      	uxth	r2, r3
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006c8a:	e015      	b.n	8006cb8 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006c8c:	f7fe f90c 	bl	8004ea8 <HAL_GetTick>
 8006c90:	4602      	mov	r2, r0
 8006c92:	693b      	ldr	r3, [r7, #16]
 8006c94:	1ad3      	subs	r3, r2, r3
 8006c96:	683a      	ldr	r2, [r7, #0]
 8006c98:	429a      	cmp	r2, r3
 8006c9a:	d803      	bhi.n	8006ca4 <HAL_SPI_Receive+0x1d4>
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ca2:	d102      	bne.n	8006caa <HAL_SPI_Receive+0x1da>
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d106      	bne.n	8006cb8 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8006caa:	2303      	movs	r3, #3
 8006cac:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	2201      	movs	r2, #1
 8006cb2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8006cb6:	e01a      	b.n	8006cee <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006cbc:	b29b      	uxth	r3, r3
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d1c9      	bne.n	8006c56 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006cc2:	693a      	ldr	r2, [r7, #16]
 8006cc4:	6839      	ldr	r1, [r7, #0]
 8006cc6:	68f8      	ldr	r0, [r7, #12]
 8006cc8:	f000 fa60 	bl	800718c <SPI_EndRxTransaction>
 8006ccc:	4603      	mov	r3, r0
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d002      	beq.n	8006cd8 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	2220      	movs	r2, #32
 8006cd6:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d002      	beq.n	8006ce6 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 8006ce0:	2301      	movs	r3, #1
 8006ce2:	75fb      	strb	r3, [r7, #23]
 8006ce4:	e003      	b.n	8006cee <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	2201      	movs	r2, #1
 8006cea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006cf6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	3718      	adds	r7, #24
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	bd80      	pop	{r7, pc}

08006d00 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b08c      	sub	sp, #48	; 0x30
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	60f8      	str	r0, [r7, #12]
 8006d08:	60b9      	str	r1, [r7, #8]
 8006d0a:	607a      	str	r2, [r7, #4]
 8006d0c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006d0e:	2301      	movs	r3, #1
 8006d10:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006d12:	2300      	movs	r3, #0
 8006d14:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006d1e:	2b01      	cmp	r3, #1
 8006d20:	d101      	bne.n	8006d26 <HAL_SPI_TransmitReceive+0x26>
 8006d22:	2302      	movs	r3, #2
 8006d24:	e198      	b.n	8007058 <HAL_SPI_TransmitReceive+0x358>
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	2201      	movs	r2, #1
 8006d2a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006d2e:	f7fe f8bb 	bl	8004ea8 <HAL_GetTick>
 8006d32:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006d3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	685b      	ldr	r3, [r3, #4]
 8006d42:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006d44:	887b      	ldrh	r3, [r7, #2]
 8006d46:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006d48:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006d4c:	2b01      	cmp	r3, #1
 8006d4e:	d00f      	beq.n	8006d70 <HAL_SPI_TransmitReceive+0x70>
 8006d50:	69fb      	ldr	r3, [r7, #28]
 8006d52:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006d56:	d107      	bne.n	8006d68 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	689b      	ldr	r3, [r3, #8]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d103      	bne.n	8006d68 <HAL_SPI_TransmitReceive+0x68>
 8006d60:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006d64:	2b04      	cmp	r3, #4
 8006d66:	d003      	beq.n	8006d70 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006d68:	2302      	movs	r3, #2
 8006d6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006d6e:	e16d      	b.n	800704c <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006d70:	68bb      	ldr	r3, [r7, #8]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d005      	beq.n	8006d82 <HAL_SPI_TransmitReceive+0x82>
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d002      	beq.n	8006d82 <HAL_SPI_TransmitReceive+0x82>
 8006d7c:	887b      	ldrh	r3, [r7, #2]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d103      	bne.n	8006d8a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006d82:	2301      	movs	r3, #1
 8006d84:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006d88:	e160      	b.n	800704c <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006d90:	b2db      	uxtb	r3, r3
 8006d92:	2b04      	cmp	r3, #4
 8006d94:	d003      	beq.n	8006d9e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	2205      	movs	r2, #5
 8006d9a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	2200      	movs	r2, #0
 8006da2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	687a      	ldr	r2, [r7, #4]
 8006da8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	887a      	ldrh	r2, [r7, #2]
 8006dae:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	887a      	ldrh	r2, [r7, #2]
 8006db4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	68ba      	ldr	r2, [r7, #8]
 8006dba:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	887a      	ldrh	r2, [r7, #2]
 8006dc0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	887a      	ldrh	r2, [r7, #2]
 8006dc6:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	2200      	movs	r2, #0
 8006dcc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006dde:	2b40      	cmp	r3, #64	; 0x40
 8006de0:	d007      	beq.n	8006df2 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	681a      	ldr	r2, [r3, #0]
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006df0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	68db      	ldr	r3, [r3, #12]
 8006df6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006dfa:	d17c      	bne.n	8006ef6 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	685b      	ldr	r3, [r3, #4]
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d002      	beq.n	8006e0a <HAL_SPI_TransmitReceive+0x10a>
 8006e04:	8b7b      	ldrh	r3, [r7, #26]
 8006e06:	2b01      	cmp	r3, #1
 8006e08:	d16a      	bne.n	8006ee0 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e0e:	881a      	ldrh	r2, [r3, #0]
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e1a:	1c9a      	adds	r2, r3, #2
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e24:	b29b      	uxth	r3, r3
 8006e26:	3b01      	subs	r3, #1
 8006e28:	b29a      	uxth	r2, r3
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	86da      	strh	r2, [r3, #54]	; 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006e2e:	e057      	b.n	8006ee0 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	689b      	ldr	r3, [r3, #8]
 8006e36:	f003 0302 	and.w	r3, r3, #2
 8006e3a:	2b02      	cmp	r3, #2
 8006e3c:	d11b      	bne.n	8006e76 <HAL_SPI_TransmitReceive+0x176>
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e42:	b29b      	uxth	r3, r3
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d016      	beq.n	8006e76 <HAL_SPI_TransmitReceive+0x176>
 8006e48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e4a:	2b01      	cmp	r3, #1
 8006e4c:	d113      	bne.n	8006e76 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e52:	881a      	ldrh	r2, [r3, #0]
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e5e:	1c9a      	adds	r2, r3, #2
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e68:	b29b      	uxth	r3, r3
 8006e6a:	3b01      	subs	r3, #1
 8006e6c:	b29a      	uxth	r2, r3
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006e72:	2300      	movs	r3, #0
 8006e74:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	689b      	ldr	r3, [r3, #8]
 8006e7c:	f003 0301 	and.w	r3, r3, #1
 8006e80:	2b01      	cmp	r3, #1
 8006e82:	d119      	bne.n	8006eb8 <HAL_SPI_TransmitReceive+0x1b8>
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e88:	b29b      	uxth	r3, r3
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d014      	beq.n	8006eb8 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	68da      	ldr	r2, [r3, #12]
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e98:	b292      	uxth	r2, r2
 8006e9a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ea0:	1c9a      	adds	r2, r3, #2
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006eaa:	b29b      	uxth	r3, r3
 8006eac:	3b01      	subs	r3, #1
 8006eae:	b29a      	uxth	r2, r3
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006eb4:	2301      	movs	r3, #1
 8006eb6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006eb8:	f7fd fff6 	bl	8004ea8 <HAL_GetTick>
 8006ebc:	4602      	mov	r2, r0
 8006ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ec0:	1ad3      	subs	r3, r2, r3
 8006ec2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006ec4:	429a      	cmp	r2, r3
 8006ec6:	d80b      	bhi.n	8006ee0 <HAL_SPI_TransmitReceive+0x1e0>
 8006ec8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ece:	d007      	beq.n	8006ee0 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8006ed0:	2303      	movs	r3, #3
 8006ed2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	2201      	movs	r2, #1
 8006eda:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8006ede:	e0b5      	b.n	800704c <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006ee4:	b29b      	uxth	r3, r3
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d1a2      	bne.n	8006e30 <HAL_SPI_TransmitReceive+0x130>
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006eee:	b29b      	uxth	r3, r3
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d19d      	bne.n	8006e30 <HAL_SPI_TransmitReceive+0x130>
 8006ef4:	e080      	b.n	8006ff8 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	685b      	ldr	r3, [r3, #4]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d002      	beq.n	8006f04 <HAL_SPI_TransmitReceive+0x204>
 8006efe:	8b7b      	ldrh	r3, [r7, #26]
 8006f00:	2b01      	cmp	r3, #1
 8006f02:	d16f      	bne.n	8006fe4 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	330c      	adds	r3, #12
 8006f0e:	7812      	ldrb	r2, [r2, #0]
 8006f10:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f16:	1c5a      	adds	r2, r3, #1
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f20:	b29b      	uxth	r3, r3
 8006f22:	3b01      	subs	r3, #1
 8006f24:	b29a      	uxth	r2, r3
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	86da      	strh	r2, [r3, #54]	; 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006f2a:	e05b      	b.n	8006fe4 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	689b      	ldr	r3, [r3, #8]
 8006f32:	f003 0302 	and.w	r3, r3, #2
 8006f36:	2b02      	cmp	r3, #2
 8006f38:	d11c      	bne.n	8006f74 <HAL_SPI_TransmitReceive+0x274>
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f3e:	b29b      	uxth	r3, r3
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d017      	beq.n	8006f74 <HAL_SPI_TransmitReceive+0x274>
 8006f44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f46:	2b01      	cmp	r3, #1
 8006f48:	d114      	bne.n	8006f74 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	330c      	adds	r3, #12
 8006f54:	7812      	ldrb	r2, [r2, #0]
 8006f56:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f5c:	1c5a      	adds	r2, r3, #1
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f66:	b29b      	uxth	r3, r3
 8006f68:	3b01      	subs	r3, #1
 8006f6a:	b29a      	uxth	r2, r3
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006f70:	2300      	movs	r3, #0
 8006f72:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	689b      	ldr	r3, [r3, #8]
 8006f7a:	f003 0301 	and.w	r3, r3, #1
 8006f7e:	2b01      	cmp	r3, #1
 8006f80:	d119      	bne.n	8006fb6 <HAL_SPI_TransmitReceive+0x2b6>
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f86:	b29b      	uxth	r3, r3
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d014      	beq.n	8006fb6 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	68da      	ldr	r2, [r3, #12]
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f96:	b2d2      	uxtb	r2, r2
 8006f98:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f9e:	1c5a      	adds	r2, r3, #1
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006fa8:	b29b      	uxth	r3, r3
 8006faa:	3b01      	subs	r3, #1
 8006fac:	b29a      	uxth	r2, r3
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006fb2:	2301      	movs	r3, #1
 8006fb4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006fb6:	f7fd ff77 	bl	8004ea8 <HAL_GetTick>
 8006fba:	4602      	mov	r2, r0
 8006fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fbe:	1ad3      	subs	r3, r2, r3
 8006fc0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006fc2:	429a      	cmp	r2, r3
 8006fc4:	d803      	bhi.n	8006fce <HAL_SPI_TransmitReceive+0x2ce>
 8006fc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fcc:	d102      	bne.n	8006fd4 <HAL_SPI_TransmitReceive+0x2d4>
 8006fce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d107      	bne.n	8006fe4 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8006fd4:	2303      	movs	r3, #3
 8006fd6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	2201      	movs	r2, #1
 8006fde:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8006fe2:	e033      	b.n	800704c <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006fe8:	b29b      	uxth	r3, r3
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d19e      	bne.n	8006f2c <HAL_SPI_TransmitReceive+0x22c>
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ff2:	b29b      	uxth	r3, r3
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d199      	bne.n	8006f2c <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006ff8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ffa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006ffc:	68f8      	ldr	r0, [r7, #12]
 8006ffe:	f000 f92b 	bl	8007258 <SPI_EndRxTxTransaction>
 8007002:	4603      	mov	r3, r0
 8007004:	2b00      	cmp	r3, #0
 8007006:	d006      	beq.n	8007016 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8007008:	2301      	movs	r3, #1
 800700a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	2220      	movs	r2, #32
 8007012:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007014:	e01a      	b.n	800704c <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	689b      	ldr	r3, [r3, #8]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d10a      	bne.n	8007034 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800701e:	2300      	movs	r3, #0
 8007020:	617b      	str	r3, [r7, #20]
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	68db      	ldr	r3, [r3, #12]
 8007028:	617b      	str	r3, [r7, #20]
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	689b      	ldr	r3, [r3, #8]
 8007030:	617b      	str	r3, [r7, #20]
 8007032:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007038:	2b00      	cmp	r3, #0
 800703a:	d003      	beq.n	8007044 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 800703c:	2301      	movs	r3, #1
 800703e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007042:	e003      	b.n	800704c <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	2201      	movs	r2, #1
 8007048:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	2200      	movs	r2, #0
 8007050:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007054:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007058:	4618      	mov	r0, r3
 800705a:	3730      	adds	r7, #48	; 0x30
 800705c:	46bd      	mov	sp, r7
 800705e:	bd80      	pop	{r7, pc}

08007060 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8007060:	b480      	push	{r7}
 8007062:	b083      	sub	sp, #12
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800706e:	b2db      	uxtb	r3, r3
}
 8007070:	4618      	mov	r0, r3
 8007072:	370c      	adds	r7, #12
 8007074:	46bd      	mov	sp, r7
 8007076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707a:	4770      	bx	lr

0800707c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800707c:	b580      	push	{r7, lr}
 800707e:	b088      	sub	sp, #32
 8007080:	af00      	add	r7, sp, #0
 8007082:	60f8      	str	r0, [r7, #12]
 8007084:	60b9      	str	r1, [r7, #8]
 8007086:	603b      	str	r3, [r7, #0]
 8007088:	4613      	mov	r3, r2
 800708a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800708c:	f7fd ff0c 	bl	8004ea8 <HAL_GetTick>
 8007090:	4602      	mov	r2, r0
 8007092:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007094:	1a9b      	subs	r3, r3, r2
 8007096:	683a      	ldr	r2, [r7, #0]
 8007098:	4413      	add	r3, r2
 800709a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800709c:	f7fd ff04 	bl	8004ea8 <HAL_GetTick>
 80070a0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80070a2:	4b39      	ldr	r3, [pc, #228]	; (8007188 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	015b      	lsls	r3, r3, #5
 80070a8:	0d1b      	lsrs	r3, r3, #20
 80070aa:	69fa      	ldr	r2, [r7, #28]
 80070ac:	fb02 f303 	mul.w	r3, r2, r3
 80070b0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80070b2:	e054      	b.n	800715e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070ba:	d050      	beq.n	800715e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80070bc:	f7fd fef4 	bl	8004ea8 <HAL_GetTick>
 80070c0:	4602      	mov	r2, r0
 80070c2:	69bb      	ldr	r3, [r7, #24]
 80070c4:	1ad3      	subs	r3, r2, r3
 80070c6:	69fa      	ldr	r2, [r7, #28]
 80070c8:	429a      	cmp	r2, r3
 80070ca:	d902      	bls.n	80070d2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80070cc:	69fb      	ldr	r3, [r7, #28]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d13d      	bne.n	800714e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	685a      	ldr	r2, [r3, #4]
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80070e0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	685b      	ldr	r3, [r3, #4]
 80070e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80070ea:	d111      	bne.n	8007110 <SPI_WaitFlagStateUntilTimeout+0x94>
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	689b      	ldr	r3, [r3, #8]
 80070f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80070f4:	d004      	beq.n	8007100 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	689b      	ldr	r3, [r3, #8]
 80070fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80070fe:	d107      	bne.n	8007110 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	681a      	ldr	r2, [r3, #0]
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800710e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007114:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007118:	d10f      	bne.n	800713a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	681a      	ldr	r2, [r3, #0]
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007128:	601a      	str	r2, [r3, #0]
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	681a      	ldr	r2, [r3, #0]
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007138:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	2201      	movs	r2, #1
 800713e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	2200      	movs	r2, #0
 8007146:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800714a:	2303      	movs	r3, #3
 800714c:	e017      	b.n	800717e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800714e:	697b      	ldr	r3, [r7, #20]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d101      	bne.n	8007158 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007154:	2300      	movs	r3, #0
 8007156:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007158:	697b      	ldr	r3, [r7, #20]
 800715a:	3b01      	subs	r3, #1
 800715c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	689a      	ldr	r2, [r3, #8]
 8007164:	68bb      	ldr	r3, [r7, #8]
 8007166:	4013      	ands	r3, r2
 8007168:	68ba      	ldr	r2, [r7, #8]
 800716a:	429a      	cmp	r2, r3
 800716c:	bf0c      	ite	eq
 800716e:	2301      	moveq	r3, #1
 8007170:	2300      	movne	r3, #0
 8007172:	b2db      	uxtb	r3, r3
 8007174:	461a      	mov	r2, r3
 8007176:	79fb      	ldrb	r3, [r7, #7]
 8007178:	429a      	cmp	r2, r3
 800717a:	d19b      	bne.n	80070b4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800717c:	2300      	movs	r3, #0
}
 800717e:	4618      	mov	r0, r3
 8007180:	3720      	adds	r7, #32
 8007182:	46bd      	mov	sp, r7
 8007184:	bd80      	pop	{r7, pc}
 8007186:	bf00      	nop
 8007188:	20000020 	.word	0x20000020

0800718c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800718c:	b580      	push	{r7, lr}
 800718e:	b086      	sub	sp, #24
 8007190:	af02      	add	r7, sp, #8
 8007192:	60f8      	str	r0, [r7, #12]
 8007194:	60b9      	str	r1, [r7, #8]
 8007196:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	685b      	ldr	r3, [r3, #4]
 800719c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80071a0:	d111      	bne.n	80071c6 <SPI_EndRxTransaction+0x3a>
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	689b      	ldr	r3, [r3, #8]
 80071a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80071aa:	d004      	beq.n	80071b6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	689b      	ldr	r3, [r3, #8]
 80071b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80071b4:	d107      	bne.n	80071c6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	681a      	ldr	r2, [r3, #0]
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80071c4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	685b      	ldr	r3, [r3, #4]
 80071ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80071ce:	d12a      	bne.n	8007226 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	689b      	ldr	r3, [r3, #8]
 80071d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80071d8:	d012      	beq.n	8007200 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	9300      	str	r3, [sp, #0]
 80071de:	68bb      	ldr	r3, [r7, #8]
 80071e0:	2200      	movs	r2, #0
 80071e2:	2180      	movs	r1, #128	; 0x80
 80071e4:	68f8      	ldr	r0, [r7, #12]
 80071e6:	f7ff ff49 	bl	800707c <SPI_WaitFlagStateUntilTimeout>
 80071ea:	4603      	mov	r3, r0
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d02d      	beq.n	800724c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071f4:	f043 0220 	orr.w	r2, r3, #32
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80071fc:	2303      	movs	r3, #3
 80071fe:	e026      	b.n	800724e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	9300      	str	r3, [sp, #0]
 8007204:	68bb      	ldr	r3, [r7, #8]
 8007206:	2200      	movs	r2, #0
 8007208:	2101      	movs	r1, #1
 800720a:	68f8      	ldr	r0, [r7, #12]
 800720c:	f7ff ff36 	bl	800707c <SPI_WaitFlagStateUntilTimeout>
 8007210:	4603      	mov	r3, r0
 8007212:	2b00      	cmp	r3, #0
 8007214:	d01a      	beq.n	800724c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800721a:	f043 0220 	orr.w	r2, r3, #32
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007222:	2303      	movs	r3, #3
 8007224:	e013      	b.n	800724e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	9300      	str	r3, [sp, #0]
 800722a:	68bb      	ldr	r3, [r7, #8]
 800722c:	2200      	movs	r2, #0
 800722e:	2101      	movs	r1, #1
 8007230:	68f8      	ldr	r0, [r7, #12]
 8007232:	f7ff ff23 	bl	800707c <SPI_WaitFlagStateUntilTimeout>
 8007236:	4603      	mov	r3, r0
 8007238:	2b00      	cmp	r3, #0
 800723a:	d007      	beq.n	800724c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007240:	f043 0220 	orr.w	r2, r3, #32
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007248:	2303      	movs	r3, #3
 800724a:	e000      	b.n	800724e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800724c:	2300      	movs	r3, #0
}
 800724e:	4618      	mov	r0, r3
 8007250:	3710      	adds	r7, #16
 8007252:	46bd      	mov	sp, r7
 8007254:	bd80      	pop	{r7, pc}
	...

08007258 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007258:	b580      	push	{r7, lr}
 800725a:	b088      	sub	sp, #32
 800725c:	af02      	add	r7, sp, #8
 800725e:	60f8      	str	r0, [r7, #12]
 8007260:	60b9      	str	r1, [r7, #8]
 8007262:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	9300      	str	r3, [sp, #0]
 8007268:	68bb      	ldr	r3, [r7, #8]
 800726a:	2201      	movs	r2, #1
 800726c:	2102      	movs	r1, #2
 800726e:	68f8      	ldr	r0, [r7, #12]
 8007270:	f7ff ff04 	bl	800707c <SPI_WaitFlagStateUntilTimeout>
 8007274:	4603      	mov	r3, r0
 8007276:	2b00      	cmp	r3, #0
 8007278:	d007      	beq.n	800728a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800727e:	f043 0220 	orr.w	r2, r3, #32
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8007286:	2303      	movs	r3, #3
 8007288:	e032      	b.n	80072f0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800728a:	4b1b      	ldr	r3, [pc, #108]	; (80072f8 <SPI_EndRxTxTransaction+0xa0>)
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	4a1b      	ldr	r2, [pc, #108]	; (80072fc <SPI_EndRxTxTransaction+0xa4>)
 8007290:	fba2 2303 	umull	r2, r3, r2, r3
 8007294:	0d5b      	lsrs	r3, r3, #21
 8007296:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800729a:	fb02 f303 	mul.w	r3, r2, r3
 800729e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	685b      	ldr	r3, [r3, #4]
 80072a4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80072a8:	d112      	bne.n	80072d0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	9300      	str	r3, [sp, #0]
 80072ae:	68bb      	ldr	r3, [r7, #8]
 80072b0:	2200      	movs	r2, #0
 80072b2:	2180      	movs	r1, #128	; 0x80
 80072b4:	68f8      	ldr	r0, [r7, #12]
 80072b6:	f7ff fee1 	bl	800707c <SPI_WaitFlagStateUntilTimeout>
 80072ba:	4603      	mov	r3, r0
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d016      	beq.n	80072ee <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072c4:	f043 0220 	orr.w	r2, r3, #32
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80072cc:	2303      	movs	r3, #3
 80072ce:	e00f      	b.n	80072f0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80072d0:	697b      	ldr	r3, [r7, #20]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d00a      	beq.n	80072ec <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80072d6:	697b      	ldr	r3, [r7, #20]
 80072d8:	3b01      	subs	r3, #1
 80072da:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	689b      	ldr	r3, [r3, #8]
 80072e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072e6:	2b80      	cmp	r3, #128	; 0x80
 80072e8:	d0f2      	beq.n	80072d0 <SPI_EndRxTxTransaction+0x78>
 80072ea:	e000      	b.n	80072ee <SPI_EndRxTxTransaction+0x96>
        break;
 80072ec:	bf00      	nop
  }

  return HAL_OK;
 80072ee:	2300      	movs	r3, #0
}
 80072f0:	4618      	mov	r0, r3
 80072f2:	3718      	adds	r7, #24
 80072f4:	46bd      	mov	sp, r7
 80072f6:	bd80      	pop	{r7, pc}
 80072f8:	20000020 	.word	0x20000020
 80072fc:	165e9f81 	.word	0x165e9f81

08007300 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007300:	b580      	push	{r7, lr}
 8007302:	b082      	sub	sp, #8
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2b00      	cmp	r3, #0
 800730c:	d101      	bne.n	8007312 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800730e:	2301      	movs	r3, #1
 8007310:	e041      	b.n	8007396 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007318:	b2db      	uxtb	r3, r3
 800731a:	2b00      	cmp	r3, #0
 800731c:	d106      	bne.n	800732c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	2200      	movs	r2, #0
 8007322:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007326:	6878      	ldr	r0, [r7, #4]
 8007328:	f7fb fcbc 	bl	8002ca4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2202      	movs	r2, #2
 8007330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681a      	ldr	r2, [r3, #0]
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	3304      	adds	r3, #4
 800733c:	4619      	mov	r1, r3
 800733e:	4610      	mov	r0, r2
 8007340:	f000 f9b6 	bl	80076b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2201      	movs	r2, #1
 8007348:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2201      	movs	r2, #1
 8007350:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2201      	movs	r2, #1
 8007358:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2201      	movs	r2, #1
 8007360:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2201      	movs	r2, #1
 8007368:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2201      	movs	r2, #1
 8007370:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2201      	movs	r2, #1
 8007378:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2201      	movs	r2, #1
 8007380:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2201      	movs	r2, #1
 8007388:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2201      	movs	r2, #1
 8007390:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007394:	2300      	movs	r3, #0
}
 8007396:	4618      	mov	r0, r3
 8007398:	3708      	adds	r7, #8
 800739a:	46bd      	mov	sp, r7
 800739c:	bd80      	pop	{r7, pc}
	...

080073a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80073a0:	b480      	push	{r7}
 80073a2:	b085      	sub	sp, #20
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073ae:	b2db      	uxtb	r3, r3
 80073b0:	2b01      	cmp	r3, #1
 80073b2:	d001      	beq.n	80073b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80073b4:	2301      	movs	r3, #1
 80073b6:	e04e      	b.n	8007456 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2202      	movs	r2, #2
 80073bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	68da      	ldr	r2, [r3, #12]
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f042 0201 	orr.w	r2, r2, #1
 80073ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	4a23      	ldr	r2, [pc, #140]	; (8007464 <HAL_TIM_Base_Start_IT+0xc4>)
 80073d6:	4293      	cmp	r3, r2
 80073d8:	d022      	beq.n	8007420 <HAL_TIM_Base_Start_IT+0x80>
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073e2:	d01d      	beq.n	8007420 <HAL_TIM_Base_Start_IT+0x80>
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	4a1f      	ldr	r2, [pc, #124]	; (8007468 <HAL_TIM_Base_Start_IT+0xc8>)
 80073ea:	4293      	cmp	r3, r2
 80073ec:	d018      	beq.n	8007420 <HAL_TIM_Base_Start_IT+0x80>
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	4a1e      	ldr	r2, [pc, #120]	; (800746c <HAL_TIM_Base_Start_IT+0xcc>)
 80073f4:	4293      	cmp	r3, r2
 80073f6:	d013      	beq.n	8007420 <HAL_TIM_Base_Start_IT+0x80>
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	4a1c      	ldr	r2, [pc, #112]	; (8007470 <HAL_TIM_Base_Start_IT+0xd0>)
 80073fe:	4293      	cmp	r3, r2
 8007400:	d00e      	beq.n	8007420 <HAL_TIM_Base_Start_IT+0x80>
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	4a1b      	ldr	r2, [pc, #108]	; (8007474 <HAL_TIM_Base_Start_IT+0xd4>)
 8007408:	4293      	cmp	r3, r2
 800740a:	d009      	beq.n	8007420 <HAL_TIM_Base_Start_IT+0x80>
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	4a19      	ldr	r2, [pc, #100]	; (8007478 <HAL_TIM_Base_Start_IT+0xd8>)
 8007412:	4293      	cmp	r3, r2
 8007414:	d004      	beq.n	8007420 <HAL_TIM_Base_Start_IT+0x80>
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	4a18      	ldr	r2, [pc, #96]	; (800747c <HAL_TIM_Base_Start_IT+0xdc>)
 800741c:	4293      	cmp	r3, r2
 800741e:	d111      	bne.n	8007444 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	689b      	ldr	r3, [r3, #8]
 8007426:	f003 0307 	and.w	r3, r3, #7
 800742a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	2b06      	cmp	r3, #6
 8007430:	d010      	beq.n	8007454 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	681a      	ldr	r2, [r3, #0]
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f042 0201 	orr.w	r2, r2, #1
 8007440:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007442:	e007      	b.n	8007454 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	681a      	ldr	r2, [r3, #0]
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f042 0201 	orr.w	r2, r2, #1
 8007452:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007454:	2300      	movs	r3, #0
}
 8007456:	4618      	mov	r0, r3
 8007458:	3714      	adds	r7, #20
 800745a:	46bd      	mov	sp, r7
 800745c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007460:	4770      	bx	lr
 8007462:	bf00      	nop
 8007464:	40010000 	.word	0x40010000
 8007468:	40000400 	.word	0x40000400
 800746c:	40000800 	.word	0x40000800
 8007470:	40000c00 	.word	0x40000c00
 8007474:	40010400 	.word	0x40010400
 8007478:	40014000 	.word	0x40014000
 800747c:	40001800 	.word	0x40001800

08007480 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b084      	sub	sp, #16
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	68db      	ldr	r3, [r3, #12]
 800748e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	691b      	ldr	r3, [r3, #16]
 8007496:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007498:	68bb      	ldr	r3, [r7, #8]
 800749a:	f003 0302 	and.w	r3, r3, #2
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d020      	beq.n	80074e4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	f003 0302 	and.w	r3, r3, #2
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d01b      	beq.n	80074e4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f06f 0202 	mvn.w	r2, #2
 80074b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2201      	movs	r2, #1
 80074ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	699b      	ldr	r3, [r3, #24]
 80074c2:	f003 0303 	and.w	r3, r3, #3
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d003      	beq.n	80074d2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80074ca:	6878      	ldr	r0, [r7, #4]
 80074cc:	f000 f8d2 	bl	8007674 <HAL_TIM_IC_CaptureCallback>
 80074d0:	e005      	b.n	80074de <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80074d2:	6878      	ldr	r0, [r7, #4]
 80074d4:	f000 f8c4 	bl	8007660 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074d8:	6878      	ldr	r0, [r7, #4]
 80074da:	f000 f8d5 	bl	8007688 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2200      	movs	r2, #0
 80074e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80074e4:	68bb      	ldr	r3, [r7, #8]
 80074e6:	f003 0304 	and.w	r3, r3, #4
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d020      	beq.n	8007530 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	f003 0304 	and.w	r3, r3, #4
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d01b      	beq.n	8007530 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f06f 0204 	mvn.w	r2, #4
 8007500:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2202      	movs	r2, #2
 8007506:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	699b      	ldr	r3, [r3, #24]
 800750e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007512:	2b00      	cmp	r3, #0
 8007514:	d003      	beq.n	800751e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007516:	6878      	ldr	r0, [r7, #4]
 8007518:	f000 f8ac 	bl	8007674 <HAL_TIM_IC_CaptureCallback>
 800751c:	e005      	b.n	800752a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800751e:	6878      	ldr	r0, [r7, #4]
 8007520:	f000 f89e 	bl	8007660 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007524:	6878      	ldr	r0, [r7, #4]
 8007526:	f000 f8af 	bl	8007688 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	2200      	movs	r2, #0
 800752e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007530:	68bb      	ldr	r3, [r7, #8]
 8007532:	f003 0308 	and.w	r3, r3, #8
 8007536:	2b00      	cmp	r3, #0
 8007538:	d020      	beq.n	800757c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	f003 0308 	and.w	r3, r3, #8
 8007540:	2b00      	cmp	r3, #0
 8007542:	d01b      	beq.n	800757c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f06f 0208 	mvn.w	r2, #8
 800754c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2204      	movs	r2, #4
 8007552:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	69db      	ldr	r3, [r3, #28]
 800755a:	f003 0303 	and.w	r3, r3, #3
 800755e:	2b00      	cmp	r3, #0
 8007560:	d003      	beq.n	800756a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007562:	6878      	ldr	r0, [r7, #4]
 8007564:	f000 f886 	bl	8007674 <HAL_TIM_IC_CaptureCallback>
 8007568:	e005      	b.n	8007576 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800756a:	6878      	ldr	r0, [r7, #4]
 800756c:	f000 f878 	bl	8007660 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007570:	6878      	ldr	r0, [r7, #4]
 8007572:	f000 f889 	bl	8007688 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2200      	movs	r2, #0
 800757a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800757c:	68bb      	ldr	r3, [r7, #8]
 800757e:	f003 0310 	and.w	r3, r3, #16
 8007582:	2b00      	cmp	r3, #0
 8007584:	d020      	beq.n	80075c8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	f003 0310 	and.w	r3, r3, #16
 800758c:	2b00      	cmp	r3, #0
 800758e:	d01b      	beq.n	80075c8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f06f 0210 	mvn.w	r2, #16
 8007598:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2208      	movs	r2, #8
 800759e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	69db      	ldr	r3, [r3, #28]
 80075a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d003      	beq.n	80075b6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	f000 f860 	bl	8007674 <HAL_TIM_IC_CaptureCallback>
 80075b4:	e005      	b.n	80075c2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80075b6:	6878      	ldr	r0, [r7, #4]
 80075b8:	f000 f852 	bl	8007660 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075bc:	6878      	ldr	r0, [r7, #4]
 80075be:	f000 f863 	bl	8007688 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	2200      	movs	r2, #0
 80075c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80075c8:	68bb      	ldr	r3, [r7, #8]
 80075ca:	f003 0301 	and.w	r3, r3, #1
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d00c      	beq.n	80075ec <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	f003 0301 	and.w	r3, r3, #1
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d007      	beq.n	80075ec <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	f06f 0201 	mvn.w	r2, #1
 80075e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80075e6:	6878      	ldr	r0, [r7, #4]
 80075e8:	f7fb f9b4 	bl	8002954 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d00c      	beq.n	8007610 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d007      	beq.n	8007610 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007608:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800760a:	6878      	ldr	r0, [r7, #4]
 800760c:	f000 f982 	bl	8007914 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007610:	68bb      	ldr	r3, [r7, #8]
 8007612:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007616:	2b00      	cmp	r3, #0
 8007618:	d00c      	beq.n	8007634 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007620:	2b00      	cmp	r3, #0
 8007622:	d007      	beq.n	8007634 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800762c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800762e:	6878      	ldr	r0, [r7, #4]
 8007630:	f000 f834 	bl	800769c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007634:	68bb      	ldr	r3, [r7, #8]
 8007636:	f003 0320 	and.w	r3, r3, #32
 800763a:	2b00      	cmp	r3, #0
 800763c:	d00c      	beq.n	8007658 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	f003 0320 	and.w	r3, r3, #32
 8007644:	2b00      	cmp	r3, #0
 8007646:	d007      	beq.n	8007658 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f06f 0220 	mvn.w	r2, #32
 8007650:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007652:	6878      	ldr	r0, [r7, #4]
 8007654:	f000 f954 	bl	8007900 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007658:	bf00      	nop
 800765a:	3710      	adds	r7, #16
 800765c:	46bd      	mov	sp, r7
 800765e:	bd80      	pop	{r7, pc}

08007660 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007660:	b480      	push	{r7}
 8007662:	b083      	sub	sp, #12
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007668:	bf00      	nop
 800766a:	370c      	adds	r7, #12
 800766c:	46bd      	mov	sp, r7
 800766e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007672:	4770      	bx	lr

08007674 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007674:	b480      	push	{r7}
 8007676:	b083      	sub	sp, #12
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800767c:	bf00      	nop
 800767e:	370c      	adds	r7, #12
 8007680:	46bd      	mov	sp, r7
 8007682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007686:	4770      	bx	lr

08007688 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007688:	b480      	push	{r7}
 800768a:	b083      	sub	sp, #12
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007690:	bf00      	nop
 8007692:	370c      	adds	r7, #12
 8007694:	46bd      	mov	sp, r7
 8007696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769a:	4770      	bx	lr

0800769c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800769c:	b480      	push	{r7}
 800769e:	b083      	sub	sp, #12
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80076a4:	bf00      	nop
 80076a6:	370c      	adds	r7, #12
 80076a8:	46bd      	mov	sp, r7
 80076aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ae:	4770      	bx	lr

080076b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80076b0:	b480      	push	{r7}
 80076b2:	b085      	sub	sp, #20
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
 80076b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	4a46      	ldr	r2, [pc, #280]	; (80077dc <TIM_Base_SetConfig+0x12c>)
 80076c4:	4293      	cmp	r3, r2
 80076c6:	d013      	beq.n	80076f0 <TIM_Base_SetConfig+0x40>
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076ce:	d00f      	beq.n	80076f0 <TIM_Base_SetConfig+0x40>
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	4a43      	ldr	r2, [pc, #268]	; (80077e0 <TIM_Base_SetConfig+0x130>)
 80076d4:	4293      	cmp	r3, r2
 80076d6:	d00b      	beq.n	80076f0 <TIM_Base_SetConfig+0x40>
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	4a42      	ldr	r2, [pc, #264]	; (80077e4 <TIM_Base_SetConfig+0x134>)
 80076dc:	4293      	cmp	r3, r2
 80076de:	d007      	beq.n	80076f0 <TIM_Base_SetConfig+0x40>
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	4a41      	ldr	r2, [pc, #260]	; (80077e8 <TIM_Base_SetConfig+0x138>)
 80076e4:	4293      	cmp	r3, r2
 80076e6:	d003      	beq.n	80076f0 <TIM_Base_SetConfig+0x40>
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	4a40      	ldr	r2, [pc, #256]	; (80077ec <TIM_Base_SetConfig+0x13c>)
 80076ec:	4293      	cmp	r3, r2
 80076ee:	d108      	bne.n	8007702 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	685b      	ldr	r3, [r3, #4]
 80076fc:	68fa      	ldr	r2, [r7, #12]
 80076fe:	4313      	orrs	r3, r2
 8007700:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	4a35      	ldr	r2, [pc, #212]	; (80077dc <TIM_Base_SetConfig+0x12c>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d02b      	beq.n	8007762 <TIM_Base_SetConfig+0xb2>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007710:	d027      	beq.n	8007762 <TIM_Base_SetConfig+0xb2>
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	4a32      	ldr	r2, [pc, #200]	; (80077e0 <TIM_Base_SetConfig+0x130>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d023      	beq.n	8007762 <TIM_Base_SetConfig+0xb2>
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	4a31      	ldr	r2, [pc, #196]	; (80077e4 <TIM_Base_SetConfig+0x134>)
 800771e:	4293      	cmp	r3, r2
 8007720:	d01f      	beq.n	8007762 <TIM_Base_SetConfig+0xb2>
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	4a30      	ldr	r2, [pc, #192]	; (80077e8 <TIM_Base_SetConfig+0x138>)
 8007726:	4293      	cmp	r3, r2
 8007728:	d01b      	beq.n	8007762 <TIM_Base_SetConfig+0xb2>
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	4a2f      	ldr	r2, [pc, #188]	; (80077ec <TIM_Base_SetConfig+0x13c>)
 800772e:	4293      	cmp	r3, r2
 8007730:	d017      	beq.n	8007762 <TIM_Base_SetConfig+0xb2>
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	4a2e      	ldr	r2, [pc, #184]	; (80077f0 <TIM_Base_SetConfig+0x140>)
 8007736:	4293      	cmp	r3, r2
 8007738:	d013      	beq.n	8007762 <TIM_Base_SetConfig+0xb2>
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	4a2d      	ldr	r2, [pc, #180]	; (80077f4 <TIM_Base_SetConfig+0x144>)
 800773e:	4293      	cmp	r3, r2
 8007740:	d00f      	beq.n	8007762 <TIM_Base_SetConfig+0xb2>
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	4a2c      	ldr	r2, [pc, #176]	; (80077f8 <TIM_Base_SetConfig+0x148>)
 8007746:	4293      	cmp	r3, r2
 8007748:	d00b      	beq.n	8007762 <TIM_Base_SetConfig+0xb2>
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	4a2b      	ldr	r2, [pc, #172]	; (80077fc <TIM_Base_SetConfig+0x14c>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d007      	beq.n	8007762 <TIM_Base_SetConfig+0xb2>
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	4a2a      	ldr	r2, [pc, #168]	; (8007800 <TIM_Base_SetConfig+0x150>)
 8007756:	4293      	cmp	r3, r2
 8007758:	d003      	beq.n	8007762 <TIM_Base_SetConfig+0xb2>
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	4a29      	ldr	r2, [pc, #164]	; (8007804 <TIM_Base_SetConfig+0x154>)
 800775e:	4293      	cmp	r3, r2
 8007760:	d108      	bne.n	8007774 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007768:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800776a:	683b      	ldr	r3, [r7, #0]
 800776c:	68db      	ldr	r3, [r3, #12]
 800776e:	68fa      	ldr	r2, [r7, #12]
 8007770:	4313      	orrs	r3, r2
 8007772:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800777a:	683b      	ldr	r3, [r7, #0]
 800777c:	695b      	ldr	r3, [r3, #20]
 800777e:	4313      	orrs	r3, r2
 8007780:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	68fa      	ldr	r2, [r7, #12]
 8007786:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007788:	683b      	ldr	r3, [r7, #0]
 800778a:	689a      	ldr	r2, [r3, #8]
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	681a      	ldr	r2, [r3, #0]
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	4a10      	ldr	r2, [pc, #64]	; (80077dc <TIM_Base_SetConfig+0x12c>)
 800779c:	4293      	cmp	r3, r2
 800779e:	d003      	beq.n	80077a8 <TIM_Base_SetConfig+0xf8>
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	4a12      	ldr	r2, [pc, #72]	; (80077ec <TIM_Base_SetConfig+0x13c>)
 80077a4:	4293      	cmp	r3, r2
 80077a6:	d103      	bne.n	80077b0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80077a8:	683b      	ldr	r3, [r7, #0]
 80077aa:	691a      	ldr	r2, [r3, #16]
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2201      	movs	r2, #1
 80077b4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	691b      	ldr	r3, [r3, #16]
 80077ba:	f003 0301 	and.w	r3, r3, #1
 80077be:	2b01      	cmp	r3, #1
 80077c0:	d105      	bne.n	80077ce <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	691b      	ldr	r3, [r3, #16]
 80077c6:	f023 0201 	bic.w	r2, r3, #1
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	611a      	str	r2, [r3, #16]
  }
}
 80077ce:	bf00      	nop
 80077d0:	3714      	adds	r7, #20
 80077d2:	46bd      	mov	sp, r7
 80077d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d8:	4770      	bx	lr
 80077da:	bf00      	nop
 80077dc:	40010000 	.word	0x40010000
 80077e0:	40000400 	.word	0x40000400
 80077e4:	40000800 	.word	0x40000800
 80077e8:	40000c00 	.word	0x40000c00
 80077ec:	40010400 	.word	0x40010400
 80077f0:	40014000 	.word	0x40014000
 80077f4:	40014400 	.word	0x40014400
 80077f8:	40014800 	.word	0x40014800
 80077fc:	40001800 	.word	0x40001800
 8007800:	40001c00 	.word	0x40001c00
 8007804:	40002000 	.word	0x40002000

08007808 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007808:	b480      	push	{r7}
 800780a:	b085      	sub	sp, #20
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
 8007810:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007818:	2b01      	cmp	r3, #1
 800781a:	d101      	bne.n	8007820 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800781c:	2302      	movs	r3, #2
 800781e:	e05a      	b.n	80078d6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2201      	movs	r2, #1
 8007824:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	2202      	movs	r2, #2
 800782c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	685b      	ldr	r3, [r3, #4]
 8007836:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	689b      	ldr	r3, [r3, #8]
 800783e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007846:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	68fa      	ldr	r2, [r7, #12]
 800784e:	4313      	orrs	r3, r2
 8007850:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	68fa      	ldr	r2, [r7, #12]
 8007858:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	4a21      	ldr	r2, [pc, #132]	; (80078e4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007860:	4293      	cmp	r3, r2
 8007862:	d022      	beq.n	80078aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800786c:	d01d      	beq.n	80078aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	4a1d      	ldr	r2, [pc, #116]	; (80078e8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007874:	4293      	cmp	r3, r2
 8007876:	d018      	beq.n	80078aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	4a1b      	ldr	r2, [pc, #108]	; (80078ec <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800787e:	4293      	cmp	r3, r2
 8007880:	d013      	beq.n	80078aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	4a1a      	ldr	r2, [pc, #104]	; (80078f0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007888:	4293      	cmp	r3, r2
 800788a:	d00e      	beq.n	80078aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	4a18      	ldr	r2, [pc, #96]	; (80078f4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007892:	4293      	cmp	r3, r2
 8007894:	d009      	beq.n	80078aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	4a17      	ldr	r2, [pc, #92]	; (80078f8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800789c:	4293      	cmp	r3, r2
 800789e:	d004      	beq.n	80078aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	4a15      	ldr	r2, [pc, #84]	; (80078fc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80078a6:	4293      	cmp	r3, r2
 80078a8:	d10c      	bne.n	80078c4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80078aa:	68bb      	ldr	r3, [r7, #8]
 80078ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80078b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80078b2:	683b      	ldr	r3, [r7, #0]
 80078b4:	685b      	ldr	r3, [r3, #4]
 80078b6:	68ba      	ldr	r2, [r7, #8]
 80078b8:	4313      	orrs	r3, r2
 80078ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	68ba      	ldr	r2, [r7, #8]
 80078c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2201      	movs	r2, #1
 80078c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	2200      	movs	r2, #0
 80078d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80078d4:	2300      	movs	r3, #0
}
 80078d6:	4618      	mov	r0, r3
 80078d8:	3714      	adds	r7, #20
 80078da:	46bd      	mov	sp, r7
 80078dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e0:	4770      	bx	lr
 80078e2:	bf00      	nop
 80078e4:	40010000 	.word	0x40010000
 80078e8:	40000400 	.word	0x40000400
 80078ec:	40000800 	.word	0x40000800
 80078f0:	40000c00 	.word	0x40000c00
 80078f4:	40010400 	.word	0x40010400
 80078f8:	40014000 	.word	0x40014000
 80078fc:	40001800 	.word	0x40001800

08007900 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007900:	b480      	push	{r7}
 8007902:	b083      	sub	sp, #12
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007908:	bf00      	nop
 800790a:	370c      	adds	r7, #12
 800790c:	46bd      	mov	sp, r7
 800790e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007912:	4770      	bx	lr

08007914 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007914:	b480      	push	{r7}
 8007916:	b083      	sub	sp, #12
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800791c:	bf00      	nop
 800791e:	370c      	adds	r7, #12
 8007920:	46bd      	mov	sp, r7
 8007922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007926:	4770      	bx	lr

08007928 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b082      	sub	sp, #8
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2b00      	cmp	r3, #0
 8007934:	d101      	bne.n	800793a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007936:	2301      	movs	r3, #1
 8007938:	e042      	b.n	80079c0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007940:	b2db      	uxtb	r3, r3
 8007942:	2b00      	cmp	r3, #0
 8007944:	d106      	bne.n	8007954 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2200      	movs	r2, #0
 800794a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800794e:	6878      	ldr	r0, [r7, #4]
 8007950:	f7fb f9d0 	bl	8002cf4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	2224      	movs	r2, #36	; 0x24
 8007958:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	68da      	ldr	r2, [r3, #12]
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800796a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800796c:	6878      	ldr	r0, [r7, #4]
 800796e:	f000 fdbd 	bl	80084ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	691a      	ldr	r2, [r3, #16]
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007980:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	695a      	ldr	r2, [r3, #20]
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007990:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	68da      	ldr	r2, [r3, #12]
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80079a0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	2200      	movs	r2, #0
 80079a6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2220      	movs	r2, #32
 80079ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	2220      	movs	r2, #32
 80079b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	2200      	movs	r2, #0
 80079bc:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80079be:	2300      	movs	r3, #0
}
 80079c0:	4618      	mov	r0, r3
 80079c2:	3708      	adds	r7, #8
 80079c4:	46bd      	mov	sp, r7
 80079c6:	bd80      	pop	{r7, pc}

080079c8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b08a      	sub	sp, #40	; 0x28
 80079cc:	af02      	add	r7, sp, #8
 80079ce:	60f8      	str	r0, [r7, #12]
 80079d0:	60b9      	str	r1, [r7, #8]
 80079d2:	603b      	str	r3, [r7, #0]
 80079d4:	4613      	mov	r3, r2
 80079d6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80079d8:	2300      	movs	r3, #0
 80079da:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80079e2:	b2db      	uxtb	r3, r3
 80079e4:	2b20      	cmp	r3, #32
 80079e6:	d175      	bne.n	8007ad4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80079e8:	68bb      	ldr	r3, [r7, #8]
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d002      	beq.n	80079f4 <HAL_UART_Transmit+0x2c>
 80079ee:	88fb      	ldrh	r3, [r7, #6]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d101      	bne.n	80079f8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80079f4:	2301      	movs	r3, #1
 80079f6:	e06e      	b.n	8007ad6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	2200      	movs	r2, #0
 80079fc:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	2221      	movs	r2, #33	; 0x21
 8007a02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007a06:	f7fd fa4f 	bl	8004ea8 <HAL_GetTick>
 8007a0a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	88fa      	ldrh	r2, [r7, #6]
 8007a10:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	88fa      	ldrh	r2, [r7, #6]
 8007a16:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	689b      	ldr	r3, [r3, #8]
 8007a1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a20:	d108      	bne.n	8007a34 <HAL_UART_Transmit+0x6c>
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	691b      	ldr	r3, [r3, #16]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d104      	bne.n	8007a34 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007a2e:	68bb      	ldr	r3, [r7, #8]
 8007a30:	61bb      	str	r3, [r7, #24]
 8007a32:	e003      	b.n	8007a3c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007a34:	68bb      	ldr	r3, [r7, #8]
 8007a36:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007a38:	2300      	movs	r3, #0
 8007a3a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007a3c:	e02e      	b.n	8007a9c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	9300      	str	r3, [sp, #0]
 8007a42:	697b      	ldr	r3, [r7, #20]
 8007a44:	2200      	movs	r2, #0
 8007a46:	2180      	movs	r1, #128	; 0x80
 8007a48:	68f8      	ldr	r0, [r7, #12]
 8007a4a:	f000 fb1f 	bl	800808c <UART_WaitOnFlagUntilTimeout>
 8007a4e:	4603      	mov	r3, r0
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d005      	beq.n	8007a60 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	2220      	movs	r2, #32
 8007a58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8007a5c:	2303      	movs	r3, #3
 8007a5e:	e03a      	b.n	8007ad6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007a60:	69fb      	ldr	r3, [r7, #28]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d10b      	bne.n	8007a7e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007a66:	69bb      	ldr	r3, [r7, #24]
 8007a68:	881b      	ldrh	r3, [r3, #0]
 8007a6a:	461a      	mov	r2, r3
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007a74:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007a76:	69bb      	ldr	r3, [r7, #24]
 8007a78:	3302      	adds	r3, #2
 8007a7a:	61bb      	str	r3, [r7, #24]
 8007a7c:	e007      	b.n	8007a8e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007a7e:	69fb      	ldr	r3, [r7, #28]
 8007a80:	781a      	ldrb	r2, [r3, #0]
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007a88:	69fb      	ldr	r3, [r7, #28]
 8007a8a:	3301      	adds	r3, #1
 8007a8c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007a92:	b29b      	uxth	r3, r3
 8007a94:	3b01      	subs	r3, #1
 8007a96:	b29a      	uxth	r2, r3
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007aa0:	b29b      	uxth	r3, r3
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d1cb      	bne.n	8007a3e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	9300      	str	r3, [sp, #0]
 8007aaa:	697b      	ldr	r3, [r7, #20]
 8007aac:	2200      	movs	r2, #0
 8007aae:	2140      	movs	r1, #64	; 0x40
 8007ab0:	68f8      	ldr	r0, [r7, #12]
 8007ab2:	f000 faeb 	bl	800808c <UART_WaitOnFlagUntilTimeout>
 8007ab6:	4603      	mov	r3, r0
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d005      	beq.n	8007ac8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	2220      	movs	r2, #32
 8007ac0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8007ac4:	2303      	movs	r3, #3
 8007ac6:	e006      	b.n	8007ad6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	2220      	movs	r2, #32
 8007acc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8007ad0:	2300      	movs	r3, #0
 8007ad2:	e000      	b.n	8007ad6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007ad4:	2302      	movs	r3, #2
  }
}
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	3720      	adds	r7, #32
 8007ada:	46bd      	mov	sp, r7
 8007adc:	bd80      	pop	{r7, pc}

08007ade <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007ade:	b580      	push	{r7, lr}
 8007ae0:	b084      	sub	sp, #16
 8007ae2:	af00      	add	r7, sp, #0
 8007ae4:	60f8      	str	r0, [r7, #12]
 8007ae6:	60b9      	str	r1, [r7, #8]
 8007ae8:	4613      	mov	r3, r2
 8007aea:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007af2:	b2db      	uxtb	r3, r3
 8007af4:	2b20      	cmp	r3, #32
 8007af6:	d112      	bne.n	8007b1e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8007af8:	68bb      	ldr	r3, [r7, #8]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d002      	beq.n	8007b04 <HAL_UART_Receive_IT+0x26>
 8007afe:	88fb      	ldrh	r3, [r7, #6]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d101      	bne.n	8007b08 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007b04:	2301      	movs	r3, #1
 8007b06:	e00b      	b.n	8007b20 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007b0e:	88fb      	ldrh	r3, [r7, #6]
 8007b10:	461a      	mov	r2, r3
 8007b12:	68b9      	ldr	r1, [r7, #8]
 8007b14:	68f8      	ldr	r0, [r7, #12]
 8007b16:	f000 fb12 	bl	800813e <UART_Start_Receive_IT>
 8007b1a:	4603      	mov	r3, r0
 8007b1c:	e000      	b.n	8007b20 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8007b1e:	2302      	movs	r3, #2
  }
}
 8007b20:	4618      	mov	r0, r3
 8007b22:	3710      	adds	r7, #16
 8007b24:	46bd      	mov	sp, r7
 8007b26:	bd80      	pop	{r7, pc}

08007b28 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b0ba      	sub	sp, #232	; 0xe8
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	68db      	ldr	r3, [r3, #12]
 8007b40:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	695b      	ldr	r3, [r3, #20]
 8007b4a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007b4e:	2300      	movs	r3, #0
 8007b50:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007b54:	2300      	movs	r3, #0
 8007b56:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007b5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b5e:	f003 030f 	and.w	r3, r3, #15
 8007b62:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8007b66:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d10f      	bne.n	8007b8e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007b6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b72:	f003 0320 	and.w	r3, r3, #32
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d009      	beq.n	8007b8e <HAL_UART_IRQHandler+0x66>
 8007b7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007b7e:	f003 0320 	and.w	r3, r3, #32
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d003      	beq.n	8007b8e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007b86:	6878      	ldr	r0, [r7, #4]
 8007b88:	f000 fbf2 	bl	8008370 <UART_Receive_IT>
      return;
 8007b8c:	e25b      	b.n	8008046 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007b8e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	f000 80de 	beq.w	8007d54 <HAL_UART_IRQHandler+0x22c>
 8007b98:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007b9c:	f003 0301 	and.w	r3, r3, #1
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d106      	bne.n	8007bb2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007ba4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ba8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	f000 80d1 	beq.w	8007d54 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007bb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007bb6:	f003 0301 	and.w	r3, r3, #1
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d00b      	beq.n	8007bd6 <HAL_UART_IRQHandler+0xae>
 8007bbe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007bc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d005      	beq.n	8007bd6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007bce:	f043 0201 	orr.w	r2, r3, #1
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007bd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007bda:	f003 0304 	and.w	r3, r3, #4
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d00b      	beq.n	8007bfa <HAL_UART_IRQHandler+0xd2>
 8007be2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007be6:	f003 0301 	and.w	r3, r3, #1
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d005      	beq.n	8007bfa <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007bf2:	f043 0202 	orr.w	r2, r3, #2
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007bfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007bfe:	f003 0302 	and.w	r3, r3, #2
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d00b      	beq.n	8007c1e <HAL_UART_IRQHandler+0xf6>
 8007c06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007c0a:	f003 0301 	and.w	r3, r3, #1
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d005      	beq.n	8007c1e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c16:	f043 0204 	orr.w	r2, r3, #4
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007c1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007c22:	f003 0308 	and.w	r3, r3, #8
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d011      	beq.n	8007c4e <HAL_UART_IRQHandler+0x126>
 8007c2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007c2e:	f003 0320 	and.w	r3, r3, #32
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d105      	bne.n	8007c42 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007c36:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007c3a:	f003 0301 	and.w	r3, r3, #1
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d005      	beq.n	8007c4e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c46:	f043 0208 	orr.w	r2, r3, #8
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	f000 81f2 	beq.w	800803c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007c58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007c5c:	f003 0320 	and.w	r3, r3, #32
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d008      	beq.n	8007c76 <HAL_UART_IRQHandler+0x14e>
 8007c64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007c68:	f003 0320 	and.w	r3, r3, #32
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d002      	beq.n	8007c76 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007c70:	6878      	ldr	r0, [r7, #4]
 8007c72:	f000 fb7d 	bl	8008370 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	695b      	ldr	r3, [r3, #20]
 8007c7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c80:	2b40      	cmp	r3, #64	; 0x40
 8007c82:	bf0c      	ite	eq
 8007c84:	2301      	moveq	r3, #1
 8007c86:	2300      	movne	r3, #0
 8007c88:	b2db      	uxtb	r3, r3
 8007c8a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c92:	f003 0308 	and.w	r3, r3, #8
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d103      	bne.n	8007ca2 <HAL_UART_IRQHandler+0x17a>
 8007c9a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d04f      	beq.n	8007d42 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007ca2:	6878      	ldr	r0, [r7, #4]
 8007ca4:	f000 fa85 	bl	80081b2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	695b      	ldr	r3, [r3, #20]
 8007cae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cb2:	2b40      	cmp	r3, #64	; 0x40
 8007cb4:	d141      	bne.n	8007d3a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	3314      	adds	r3, #20
 8007cbc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cc0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007cc4:	e853 3f00 	ldrex	r3, [r3]
 8007cc8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007ccc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007cd0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007cd4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	3314      	adds	r3, #20
 8007cde:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007ce2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007ce6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007cee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007cf2:	e841 2300 	strex	r3, r2, [r1]
 8007cf6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007cfa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d1d9      	bne.n	8007cb6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d013      	beq.n	8007d32 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d0e:	4a7e      	ldr	r2, [pc, #504]	; (8007f08 <HAL_UART_IRQHandler+0x3e0>)
 8007d10:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d16:	4618      	mov	r0, r3
 8007d18:	f7fd faa9 	bl	800526e <HAL_DMA_Abort_IT>
 8007d1c:	4603      	mov	r3, r0
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d016      	beq.n	8007d50 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d28:	687a      	ldr	r2, [r7, #4]
 8007d2a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8007d2c:	4610      	mov	r0, r2
 8007d2e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d30:	e00e      	b.n	8007d50 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007d32:	6878      	ldr	r0, [r7, #4]
 8007d34:	f000 f994 	bl	8008060 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d38:	e00a      	b.n	8007d50 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007d3a:	6878      	ldr	r0, [r7, #4]
 8007d3c:	f000 f990 	bl	8008060 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d40:	e006      	b.n	8007d50 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007d42:	6878      	ldr	r0, [r7, #4]
 8007d44:	f000 f98c 	bl	8008060 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8007d4e:	e175      	b.n	800803c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d50:	bf00      	nop
    return;
 8007d52:	e173      	b.n	800803c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d58:	2b01      	cmp	r3, #1
 8007d5a:	f040 814f 	bne.w	8007ffc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007d5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d62:	f003 0310 	and.w	r3, r3, #16
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	f000 8148 	beq.w	8007ffc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007d6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d70:	f003 0310 	and.w	r3, r3, #16
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	f000 8141 	beq.w	8007ffc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	60bb      	str	r3, [r7, #8]
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	60bb      	str	r3, [r7, #8]
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	685b      	ldr	r3, [r3, #4]
 8007d8c:	60bb      	str	r3, [r7, #8]
 8007d8e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	695b      	ldr	r3, [r3, #20]
 8007d96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d9a:	2b40      	cmp	r3, #64	; 0x40
 8007d9c:	f040 80b6 	bne.w	8007f0c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	685b      	ldr	r3, [r3, #4]
 8007da8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007dac:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	f000 8145 	beq.w	8008040 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007dba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007dbe:	429a      	cmp	r2, r3
 8007dc0:	f080 813e 	bcs.w	8008040 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007dca:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007dd0:	69db      	ldr	r3, [r3, #28]
 8007dd2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007dd6:	f000 8088 	beq.w	8007eea <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	330c      	adds	r3, #12
 8007de0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007de4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007de8:	e853 3f00 	ldrex	r3, [r3]
 8007dec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007df0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007df4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007df8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	330c      	adds	r3, #12
 8007e02:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007e06:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007e0a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e0e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007e12:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007e16:	e841 2300 	strex	r3, r2, [r1]
 8007e1a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007e1e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d1d9      	bne.n	8007dda <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	3314      	adds	r3, #20
 8007e2c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e2e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007e30:	e853 3f00 	ldrex	r3, [r3]
 8007e34:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007e36:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007e38:	f023 0301 	bic.w	r3, r3, #1
 8007e3c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	3314      	adds	r3, #20
 8007e46:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007e4a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007e4e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e50:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007e52:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007e56:	e841 2300 	strex	r3, r2, [r1]
 8007e5a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007e5c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d1e1      	bne.n	8007e26 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	3314      	adds	r3, #20
 8007e68:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e6a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007e6c:	e853 3f00 	ldrex	r3, [r3]
 8007e70:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007e72:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007e74:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007e78:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	3314      	adds	r3, #20
 8007e82:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007e86:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007e88:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e8a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007e8c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007e8e:	e841 2300 	strex	r3, r2, [r1]
 8007e92:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007e94:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d1e3      	bne.n	8007e62 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	2220      	movs	r2, #32
 8007e9e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	330c      	adds	r3, #12
 8007eae:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eb0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007eb2:	e853 3f00 	ldrex	r3, [r3]
 8007eb6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007eb8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007eba:	f023 0310 	bic.w	r3, r3, #16
 8007ebe:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	330c      	adds	r3, #12
 8007ec8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007ecc:	65ba      	str	r2, [r7, #88]	; 0x58
 8007ece:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ed0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007ed2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007ed4:	e841 2300 	strex	r3, r2, [r1]
 8007ed8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007eda:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d1e3      	bne.n	8007ea8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	f7fd f952 	bl	800518e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	2202      	movs	r2, #2
 8007eee:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007ef8:	b29b      	uxth	r3, r3
 8007efa:	1ad3      	subs	r3, r2, r3
 8007efc:	b29b      	uxth	r3, r3
 8007efe:	4619      	mov	r1, r3
 8007f00:	6878      	ldr	r0, [r7, #4]
 8007f02:	f000 f8b7 	bl	8008074 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007f06:	e09b      	b.n	8008040 <HAL_UART_IRQHandler+0x518>
 8007f08:	08008279 	.word	0x08008279
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007f14:	b29b      	uxth	r3, r3
 8007f16:	1ad3      	subs	r3, r2, r3
 8007f18:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007f20:	b29b      	uxth	r3, r3
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	f000 808e 	beq.w	8008044 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8007f28:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	f000 8089 	beq.w	8008044 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	330c      	adds	r3, #12
 8007f38:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f3c:	e853 3f00 	ldrex	r3, [r3]
 8007f40:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007f42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f44:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007f48:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	330c      	adds	r3, #12
 8007f52:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8007f56:	647a      	str	r2, [r7, #68]	; 0x44
 8007f58:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f5a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007f5c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007f5e:	e841 2300 	strex	r3, r2, [r1]
 8007f62:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007f64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d1e3      	bne.n	8007f32 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	3314      	adds	r3, #20
 8007f70:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f74:	e853 3f00 	ldrex	r3, [r3]
 8007f78:	623b      	str	r3, [r7, #32]
   return(result);
 8007f7a:	6a3b      	ldr	r3, [r7, #32]
 8007f7c:	f023 0301 	bic.w	r3, r3, #1
 8007f80:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	3314      	adds	r3, #20
 8007f8a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007f8e:	633a      	str	r2, [r7, #48]	; 0x30
 8007f90:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f92:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007f94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007f96:	e841 2300 	strex	r3, r2, [r1]
 8007f9a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007f9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d1e3      	bne.n	8007f6a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2220      	movs	r2, #32
 8007fa6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	2200      	movs	r2, #0
 8007fae:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	330c      	adds	r3, #12
 8007fb6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fb8:	693b      	ldr	r3, [r7, #16]
 8007fba:	e853 3f00 	ldrex	r3, [r3]
 8007fbe:	60fb      	str	r3, [r7, #12]
   return(result);
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	f023 0310 	bic.w	r3, r3, #16
 8007fc6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	330c      	adds	r3, #12
 8007fd0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007fd4:	61fa      	str	r2, [r7, #28]
 8007fd6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fd8:	69b9      	ldr	r1, [r7, #24]
 8007fda:	69fa      	ldr	r2, [r7, #28]
 8007fdc:	e841 2300 	strex	r3, r2, [r1]
 8007fe0:	617b      	str	r3, [r7, #20]
   return(result);
 8007fe2:	697b      	ldr	r3, [r7, #20]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d1e3      	bne.n	8007fb0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2202      	movs	r2, #2
 8007fec:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007fee:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007ff2:	4619      	mov	r1, r3
 8007ff4:	6878      	ldr	r0, [r7, #4]
 8007ff6:	f000 f83d 	bl	8008074 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007ffa:	e023      	b.n	8008044 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007ffc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008000:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008004:	2b00      	cmp	r3, #0
 8008006:	d009      	beq.n	800801c <HAL_UART_IRQHandler+0x4f4>
 8008008:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800800c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008010:	2b00      	cmp	r3, #0
 8008012:	d003      	beq.n	800801c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8008014:	6878      	ldr	r0, [r7, #4]
 8008016:	f000 f943 	bl	80082a0 <UART_Transmit_IT>
    return;
 800801a:	e014      	b.n	8008046 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800801c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008020:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008024:	2b00      	cmp	r3, #0
 8008026:	d00e      	beq.n	8008046 <HAL_UART_IRQHandler+0x51e>
 8008028:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800802c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008030:	2b00      	cmp	r3, #0
 8008032:	d008      	beq.n	8008046 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8008034:	6878      	ldr	r0, [r7, #4]
 8008036:	f000 f983 	bl	8008340 <UART_EndTransmit_IT>
    return;
 800803a:	e004      	b.n	8008046 <HAL_UART_IRQHandler+0x51e>
    return;
 800803c:	bf00      	nop
 800803e:	e002      	b.n	8008046 <HAL_UART_IRQHandler+0x51e>
      return;
 8008040:	bf00      	nop
 8008042:	e000      	b.n	8008046 <HAL_UART_IRQHandler+0x51e>
      return;
 8008044:	bf00      	nop
  }
}
 8008046:	37e8      	adds	r7, #232	; 0xe8
 8008048:	46bd      	mov	sp, r7
 800804a:	bd80      	pop	{r7, pc}

0800804c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800804c:	b480      	push	{r7}
 800804e:	b083      	sub	sp, #12
 8008050:	af00      	add	r7, sp, #0
 8008052:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008054:	bf00      	nop
 8008056:	370c      	adds	r7, #12
 8008058:	46bd      	mov	sp, r7
 800805a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805e:	4770      	bx	lr

08008060 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008060:	b480      	push	{r7}
 8008062:	b083      	sub	sp, #12
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008068:	bf00      	nop
 800806a:	370c      	adds	r7, #12
 800806c:	46bd      	mov	sp, r7
 800806e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008072:	4770      	bx	lr

08008074 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008074:	b480      	push	{r7}
 8008076:	b083      	sub	sp, #12
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]
 800807c:	460b      	mov	r3, r1
 800807e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008080:	bf00      	nop
 8008082:	370c      	adds	r7, #12
 8008084:	46bd      	mov	sp, r7
 8008086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808a:	4770      	bx	lr

0800808c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	b086      	sub	sp, #24
 8008090:	af00      	add	r7, sp, #0
 8008092:	60f8      	str	r0, [r7, #12]
 8008094:	60b9      	str	r1, [r7, #8]
 8008096:	603b      	str	r3, [r7, #0]
 8008098:	4613      	mov	r3, r2
 800809a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800809c:	e03b      	b.n	8008116 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800809e:	6a3b      	ldr	r3, [r7, #32]
 80080a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080a4:	d037      	beq.n	8008116 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80080a6:	f7fc feff 	bl	8004ea8 <HAL_GetTick>
 80080aa:	4602      	mov	r2, r0
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	1ad3      	subs	r3, r2, r3
 80080b0:	6a3a      	ldr	r2, [r7, #32]
 80080b2:	429a      	cmp	r2, r3
 80080b4:	d302      	bcc.n	80080bc <UART_WaitOnFlagUntilTimeout+0x30>
 80080b6:	6a3b      	ldr	r3, [r7, #32]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d101      	bne.n	80080c0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80080bc:	2303      	movs	r3, #3
 80080be:	e03a      	b.n	8008136 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	68db      	ldr	r3, [r3, #12]
 80080c6:	f003 0304 	and.w	r3, r3, #4
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d023      	beq.n	8008116 <UART_WaitOnFlagUntilTimeout+0x8a>
 80080ce:	68bb      	ldr	r3, [r7, #8]
 80080d0:	2b80      	cmp	r3, #128	; 0x80
 80080d2:	d020      	beq.n	8008116 <UART_WaitOnFlagUntilTimeout+0x8a>
 80080d4:	68bb      	ldr	r3, [r7, #8]
 80080d6:	2b40      	cmp	r3, #64	; 0x40
 80080d8:	d01d      	beq.n	8008116 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	f003 0308 	and.w	r3, r3, #8
 80080e4:	2b08      	cmp	r3, #8
 80080e6:	d116      	bne.n	8008116 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80080e8:	2300      	movs	r3, #0
 80080ea:	617b      	str	r3, [r7, #20]
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	617b      	str	r3, [r7, #20]
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	685b      	ldr	r3, [r3, #4]
 80080fa:	617b      	str	r3, [r7, #20]
 80080fc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80080fe:	68f8      	ldr	r0, [r7, #12]
 8008100:	f000 f857 	bl	80081b2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	2208      	movs	r2, #8
 8008108:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	2200      	movs	r2, #0
 800810e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8008112:	2301      	movs	r3, #1
 8008114:	e00f      	b.n	8008136 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	681a      	ldr	r2, [r3, #0]
 800811c:	68bb      	ldr	r3, [r7, #8]
 800811e:	4013      	ands	r3, r2
 8008120:	68ba      	ldr	r2, [r7, #8]
 8008122:	429a      	cmp	r2, r3
 8008124:	bf0c      	ite	eq
 8008126:	2301      	moveq	r3, #1
 8008128:	2300      	movne	r3, #0
 800812a:	b2db      	uxtb	r3, r3
 800812c:	461a      	mov	r2, r3
 800812e:	79fb      	ldrb	r3, [r7, #7]
 8008130:	429a      	cmp	r2, r3
 8008132:	d0b4      	beq.n	800809e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008134:	2300      	movs	r3, #0
}
 8008136:	4618      	mov	r0, r3
 8008138:	3718      	adds	r7, #24
 800813a:	46bd      	mov	sp, r7
 800813c:	bd80      	pop	{r7, pc}

0800813e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800813e:	b480      	push	{r7}
 8008140:	b085      	sub	sp, #20
 8008142:	af00      	add	r7, sp, #0
 8008144:	60f8      	str	r0, [r7, #12]
 8008146:	60b9      	str	r1, [r7, #8]
 8008148:	4613      	mov	r3, r2
 800814a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	68ba      	ldr	r2, [r7, #8]
 8008150:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	88fa      	ldrh	r2, [r7, #6]
 8008156:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	88fa      	ldrh	r2, [r7, #6]
 800815c:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	2200      	movs	r2, #0
 8008162:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	2222      	movs	r2, #34	; 0x22
 8008168:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	691b      	ldr	r3, [r3, #16]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d007      	beq.n	8008184 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	68da      	ldr	r2, [r3, #12]
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008182:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	695a      	ldr	r2, [r3, #20]
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	f042 0201 	orr.w	r2, r2, #1
 8008192:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	68da      	ldr	r2, [r3, #12]
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	f042 0220 	orr.w	r2, r2, #32
 80081a2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80081a4:	2300      	movs	r3, #0
}
 80081a6:	4618      	mov	r0, r3
 80081a8:	3714      	adds	r7, #20
 80081aa:	46bd      	mov	sp, r7
 80081ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b0:	4770      	bx	lr

080081b2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80081b2:	b480      	push	{r7}
 80081b4:	b095      	sub	sp, #84	; 0x54
 80081b6:	af00      	add	r7, sp, #0
 80081b8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	330c      	adds	r3, #12
 80081c0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80081c4:	e853 3f00 	ldrex	r3, [r3]
 80081c8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80081ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081cc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80081d0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	330c      	adds	r3, #12
 80081d8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80081da:	643a      	str	r2, [r7, #64]	; 0x40
 80081dc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081de:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80081e0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80081e2:	e841 2300 	strex	r3, r2, [r1]
 80081e6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80081e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d1e5      	bne.n	80081ba <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	3314      	adds	r3, #20
 80081f4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081f6:	6a3b      	ldr	r3, [r7, #32]
 80081f8:	e853 3f00 	ldrex	r3, [r3]
 80081fc:	61fb      	str	r3, [r7, #28]
   return(result);
 80081fe:	69fb      	ldr	r3, [r7, #28]
 8008200:	f023 0301 	bic.w	r3, r3, #1
 8008204:	64bb      	str	r3, [r7, #72]	; 0x48
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	3314      	adds	r3, #20
 800820c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800820e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008210:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008212:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008214:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008216:	e841 2300 	strex	r3, r2, [r1]
 800821a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800821c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800821e:	2b00      	cmp	r3, #0
 8008220:	d1e5      	bne.n	80081ee <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008226:	2b01      	cmp	r3, #1
 8008228:	d119      	bne.n	800825e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	330c      	adds	r3, #12
 8008230:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	e853 3f00 	ldrex	r3, [r3]
 8008238:	60bb      	str	r3, [r7, #8]
   return(result);
 800823a:	68bb      	ldr	r3, [r7, #8]
 800823c:	f023 0310 	bic.w	r3, r3, #16
 8008240:	647b      	str	r3, [r7, #68]	; 0x44
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	330c      	adds	r3, #12
 8008248:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800824a:	61ba      	str	r2, [r7, #24]
 800824c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800824e:	6979      	ldr	r1, [r7, #20]
 8008250:	69ba      	ldr	r2, [r7, #24]
 8008252:	e841 2300 	strex	r3, r2, [r1]
 8008256:	613b      	str	r3, [r7, #16]
   return(result);
 8008258:	693b      	ldr	r3, [r7, #16]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d1e5      	bne.n	800822a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	2220      	movs	r2, #32
 8008262:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2200      	movs	r2, #0
 800826a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800826c:	bf00      	nop
 800826e:	3754      	adds	r7, #84	; 0x54
 8008270:	46bd      	mov	sp, r7
 8008272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008276:	4770      	bx	lr

08008278 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008278:	b580      	push	{r7, lr}
 800827a:	b084      	sub	sp, #16
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008284:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	2200      	movs	r2, #0
 800828a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	2200      	movs	r2, #0
 8008290:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008292:	68f8      	ldr	r0, [r7, #12]
 8008294:	f7ff fee4 	bl	8008060 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008298:	bf00      	nop
 800829a:	3710      	adds	r7, #16
 800829c:	46bd      	mov	sp, r7
 800829e:	bd80      	pop	{r7, pc}

080082a0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80082a0:	b480      	push	{r7}
 80082a2:	b085      	sub	sp, #20
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80082ae:	b2db      	uxtb	r3, r3
 80082b0:	2b21      	cmp	r3, #33	; 0x21
 80082b2:	d13e      	bne.n	8008332 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	689b      	ldr	r3, [r3, #8]
 80082b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80082bc:	d114      	bne.n	80082e8 <UART_Transmit_IT+0x48>
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	691b      	ldr	r3, [r3, #16]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d110      	bne.n	80082e8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	6a1b      	ldr	r3, [r3, #32]
 80082ca:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	881b      	ldrh	r3, [r3, #0]
 80082d0:	461a      	mov	r2, r3
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80082da:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	6a1b      	ldr	r3, [r3, #32]
 80082e0:	1c9a      	adds	r2, r3, #2
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	621a      	str	r2, [r3, #32]
 80082e6:	e008      	b.n	80082fa <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	6a1b      	ldr	r3, [r3, #32]
 80082ec:	1c59      	adds	r1, r3, #1
 80082ee:	687a      	ldr	r2, [r7, #4]
 80082f0:	6211      	str	r1, [r2, #32]
 80082f2:	781a      	ldrb	r2, [r3, #0]
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80082fe:	b29b      	uxth	r3, r3
 8008300:	3b01      	subs	r3, #1
 8008302:	b29b      	uxth	r3, r3
 8008304:	687a      	ldr	r2, [r7, #4]
 8008306:	4619      	mov	r1, r3
 8008308:	84d1      	strh	r1, [r2, #38]	; 0x26
 800830a:	2b00      	cmp	r3, #0
 800830c:	d10f      	bne.n	800832e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	68da      	ldr	r2, [r3, #12]
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800831c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	68da      	ldr	r2, [r3, #12]
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800832c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800832e:	2300      	movs	r3, #0
 8008330:	e000      	b.n	8008334 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008332:	2302      	movs	r3, #2
  }
}
 8008334:	4618      	mov	r0, r3
 8008336:	3714      	adds	r7, #20
 8008338:	46bd      	mov	sp, r7
 800833a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833e:	4770      	bx	lr

08008340 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008340:	b580      	push	{r7, lr}
 8008342:	b082      	sub	sp, #8
 8008344:	af00      	add	r7, sp, #0
 8008346:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	68da      	ldr	r2, [r3, #12]
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008356:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2220      	movs	r2, #32
 800835c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008360:	6878      	ldr	r0, [r7, #4]
 8008362:	f7ff fe73 	bl	800804c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008366:	2300      	movs	r3, #0
}
 8008368:	4618      	mov	r0, r3
 800836a:	3708      	adds	r7, #8
 800836c:	46bd      	mov	sp, r7
 800836e:	bd80      	pop	{r7, pc}

08008370 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008370:	b580      	push	{r7, lr}
 8008372:	b08c      	sub	sp, #48	; 0x30
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800837e:	b2db      	uxtb	r3, r3
 8008380:	2b22      	cmp	r3, #34	; 0x22
 8008382:	f040 80ae 	bne.w	80084e2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	689b      	ldr	r3, [r3, #8]
 800838a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800838e:	d117      	bne.n	80083c0 <UART_Receive_IT+0x50>
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	691b      	ldr	r3, [r3, #16]
 8008394:	2b00      	cmp	r3, #0
 8008396:	d113      	bne.n	80083c0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008398:	2300      	movs	r3, #0
 800839a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083a0:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	685b      	ldr	r3, [r3, #4]
 80083a8:	b29b      	uxth	r3, r3
 80083aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80083ae:	b29a      	uxth	r2, r3
 80083b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083b2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083b8:	1c9a      	adds	r2, r3, #2
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	629a      	str	r2, [r3, #40]	; 0x28
 80083be:	e026      	b.n	800840e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083c4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80083c6:	2300      	movs	r3, #0
 80083c8:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	689b      	ldr	r3, [r3, #8]
 80083ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083d2:	d007      	beq.n	80083e4 <UART_Receive_IT+0x74>
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	689b      	ldr	r3, [r3, #8]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d10a      	bne.n	80083f2 <UART_Receive_IT+0x82>
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	691b      	ldr	r3, [r3, #16]
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d106      	bne.n	80083f2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	685b      	ldr	r3, [r3, #4]
 80083ea:	b2da      	uxtb	r2, r3
 80083ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083ee:	701a      	strb	r2, [r3, #0]
 80083f0:	e008      	b.n	8008404 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	685b      	ldr	r3, [r3, #4]
 80083f8:	b2db      	uxtb	r3, r3
 80083fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80083fe:	b2da      	uxtb	r2, r3
 8008400:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008402:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008408:	1c5a      	adds	r2, r3, #1
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008412:	b29b      	uxth	r3, r3
 8008414:	3b01      	subs	r3, #1
 8008416:	b29b      	uxth	r3, r3
 8008418:	687a      	ldr	r2, [r7, #4]
 800841a:	4619      	mov	r1, r3
 800841c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800841e:	2b00      	cmp	r3, #0
 8008420:	d15d      	bne.n	80084de <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	68da      	ldr	r2, [r3, #12]
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	f022 0220 	bic.w	r2, r2, #32
 8008430:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	68da      	ldr	r2, [r3, #12]
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008440:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	695a      	ldr	r2, [r3, #20]
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	f022 0201 	bic.w	r2, r2, #1
 8008450:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	2220      	movs	r2, #32
 8008456:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	2200      	movs	r2, #0
 800845e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008464:	2b01      	cmp	r3, #1
 8008466:	d135      	bne.n	80084d4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2200      	movs	r2, #0
 800846c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	330c      	adds	r3, #12
 8008474:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008476:	697b      	ldr	r3, [r7, #20]
 8008478:	e853 3f00 	ldrex	r3, [r3]
 800847c:	613b      	str	r3, [r7, #16]
   return(result);
 800847e:	693b      	ldr	r3, [r7, #16]
 8008480:	f023 0310 	bic.w	r3, r3, #16
 8008484:	627b      	str	r3, [r7, #36]	; 0x24
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	330c      	adds	r3, #12
 800848c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800848e:	623a      	str	r2, [r7, #32]
 8008490:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008492:	69f9      	ldr	r1, [r7, #28]
 8008494:	6a3a      	ldr	r2, [r7, #32]
 8008496:	e841 2300 	strex	r3, r2, [r1]
 800849a:	61bb      	str	r3, [r7, #24]
   return(result);
 800849c:	69bb      	ldr	r3, [r7, #24]
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d1e5      	bne.n	800846e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	f003 0310 	and.w	r3, r3, #16
 80084ac:	2b10      	cmp	r3, #16
 80084ae:	d10a      	bne.n	80084c6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80084b0:	2300      	movs	r3, #0
 80084b2:	60fb      	str	r3, [r7, #12]
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	60fb      	str	r3, [r7, #12]
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	685b      	ldr	r3, [r3, #4]
 80084c2:	60fb      	str	r3, [r7, #12]
 80084c4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80084ca:	4619      	mov	r1, r3
 80084cc:	6878      	ldr	r0, [r7, #4]
 80084ce:	f7ff fdd1 	bl	8008074 <HAL_UARTEx_RxEventCallback>
 80084d2:	e002      	b.n	80084da <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80084d4:	6878      	ldr	r0, [r7, #4]
 80084d6:	f7f9 ff41 	bl	800235c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80084da:	2300      	movs	r3, #0
 80084dc:	e002      	b.n	80084e4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80084de:	2300      	movs	r3, #0
 80084e0:	e000      	b.n	80084e4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80084e2:	2302      	movs	r3, #2
  }
}
 80084e4:	4618      	mov	r0, r3
 80084e6:	3730      	adds	r7, #48	; 0x30
 80084e8:	46bd      	mov	sp, r7
 80084ea:	bd80      	pop	{r7, pc}

080084ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80084ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80084f0:	b0c0      	sub	sp, #256	; 0x100
 80084f2:	af00      	add	r7, sp, #0
 80084f4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80084f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	691b      	ldr	r3, [r3, #16]
 8008500:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008504:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008508:	68d9      	ldr	r1, [r3, #12]
 800850a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800850e:	681a      	ldr	r2, [r3, #0]
 8008510:	ea40 0301 	orr.w	r3, r0, r1
 8008514:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008516:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800851a:	689a      	ldr	r2, [r3, #8]
 800851c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008520:	691b      	ldr	r3, [r3, #16]
 8008522:	431a      	orrs	r2, r3
 8008524:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008528:	695b      	ldr	r3, [r3, #20]
 800852a:	431a      	orrs	r2, r3
 800852c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008530:	69db      	ldr	r3, [r3, #28]
 8008532:	4313      	orrs	r3, r2
 8008534:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008538:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	68db      	ldr	r3, [r3, #12]
 8008540:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008544:	f021 010c 	bic.w	r1, r1, #12
 8008548:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800854c:	681a      	ldr	r2, [r3, #0]
 800854e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008552:	430b      	orrs	r3, r1
 8008554:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008556:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	695b      	ldr	r3, [r3, #20]
 800855e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008562:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008566:	6999      	ldr	r1, [r3, #24]
 8008568:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800856c:	681a      	ldr	r2, [r3, #0]
 800856e:	ea40 0301 	orr.w	r3, r0, r1
 8008572:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008574:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008578:	681a      	ldr	r2, [r3, #0]
 800857a:	4b8f      	ldr	r3, [pc, #572]	; (80087b8 <UART_SetConfig+0x2cc>)
 800857c:	429a      	cmp	r2, r3
 800857e:	d005      	beq.n	800858c <UART_SetConfig+0xa0>
 8008580:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008584:	681a      	ldr	r2, [r3, #0]
 8008586:	4b8d      	ldr	r3, [pc, #564]	; (80087bc <UART_SetConfig+0x2d0>)
 8008588:	429a      	cmp	r2, r3
 800858a:	d104      	bne.n	8008596 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800858c:	f7fe f8c0 	bl	8006710 <HAL_RCC_GetPCLK2Freq>
 8008590:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008594:	e003      	b.n	800859e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008596:	f7fe f8a7 	bl	80066e8 <HAL_RCC_GetPCLK1Freq>
 800859a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800859e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085a2:	69db      	ldr	r3, [r3, #28]
 80085a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80085a8:	f040 810c 	bne.w	80087c4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80085ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80085b0:	2200      	movs	r2, #0
 80085b2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80085b6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80085ba:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80085be:	4622      	mov	r2, r4
 80085c0:	462b      	mov	r3, r5
 80085c2:	1891      	adds	r1, r2, r2
 80085c4:	65b9      	str	r1, [r7, #88]	; 0x58
 80085c6:	415b      	adcs	r3, r3
 80085c8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80085ca:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80085ce:	4621      	mov	r1, r4
 80085d0:	eb12 0801 	adds.w	r8, r2, r1
 80085d4:	4629      	mov	r1, r5
 80085d6:	eb43 0901 	adc.w	r9, r3, r1
 80085da:	f04f 0200 	mov.w	r2, #0
 80085de:	f04f 0300 	mov.w	r3, #0
 80085e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80085e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80085ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80085ee:	4690      	mov	r8, r2
 80085f0:	4699      	mov	r9, r3
 80085f2:	4623      	mov	r3, r4
 80085f4:	eb18 0303 	adds.w	r3, r8, r3
 80085f8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80085fc:	462b      	mov	r3, r5
 80085fe:	eb49 0303 	adc.w	r3, r9, r3
 8008602:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008606:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800860a:	685b      	ldr	r3, [r3, #4]
 800860c:	2200      	movs	r2, #0
 800860e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008612:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8008616:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800861a:	460b      	mov	r3, r1
 800861c:	18db      	adds	r3, r3, r3
 800861e:	653b      	str	r3, [r7, #80]	; 0x50
 8008620:	4613      	mov	r3, r2
 8008622:	eb42 0303 	adc.w	r3, r2, r3
 8008626:	657b      	str	r3, [r7, #84]	; 0x54
 8008628:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800862c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008630:	f7f8 fa7e 	bl	8000b30 <__aeabi_uldivmod>
 8008634:	4602      	mov	r2, r0
 8008636:	460b      	mov	r3, r1
 8008638:	4b61      	ldr	r3, [pc, #388]	; (80087c0 <UART_SetConfig+0x2d4>)
 800863a:	fba3 2302 	umull	r2, r3, r3, r2
 800863e:	095b      	lsrs	r3, r3, #5
 8008640:	011c      	lsls	r4, r3, #4
 8008642:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008646:	2200      	movs	r2, #0
 8008648:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800864c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008650:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8008654:	4642      	mov	r2, r8
 8008656:	464b      	mov	r3, r9
 8008658:	1891      	adds	r1, r2, r2
 800865a:	64b9      	str	r1, [r7, #72]	; 0x48
 800865c:	415b      	adcs	r3, r3
 800865e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008660:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008664:	4641      	mov	r1, r8
 8008666:	eb12 0a01 	adds.w	sl, r2, r1
 800866a:	4649      	mov	r1, r9
 800866c:	eb43 0b01 	adc.w	fp, r3, r1
 8008670:	f04f 0200 	mov.w	r2, #0
 8008674:	f04f 0300 	mov.w	r3, #0
 8008678:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800867c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008680:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008684:	4692      	mov	sl, r2
 8008686:	469b      	mov	fp, r3
 8008688:	4643      	mov	r3, r8
 800868a:	eb1a 0303 	adds.w	r3, sl, r3
 800868e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008692:	464b      	mov	r3, r9
 8008694:	eb4b 0303 	adc.w	r3, fp, r3
 8008698:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800869c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80086a0:	685b      	ldr	r3, [r3, #4]
 80086a2:	2200      	movs	r2, #0
 80086a4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80086a8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80086ac:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80086b0:	460b      	mov	r3, r1
 80086b2:	18db      	adds	r3, r3, r3
 80086b4:	643b      	str	r3, [r7, #64]	; 0x40
 80086b6:	4613      	mov	r3, r2
 80086b8:	eb42 0303 	adc.w	r3, r2, r3
 80086bc:	647b      	str	r3, [r7, #68]	; 0x44
 80086be:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80086c2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80086c6:	f7f8 fa33 	bl	8000b30 <__aeabi_uldivmod>
 80086ca:	4602      	mov	r2, r0
 80086cc:	460b      	mov	r3, r1
 80086ce:	4611      	mov	r1, r2
 80086d0:	4b3b      	ldr	r3, [pc, #236]	; (80087c0 <UART_SetConfig+0x2d4>)
 80086d2:	fba3 2301 	umull	r2, r3, r3, r1
 80086d6:	095b      	lsrs	r3, r3, #5
 80086d8:	2264      	movs	r2, #100	; 0x64
 80086da:	fb02 f303 	mul.w	r3, r2, r3
 80086de:	1acb      	subs	r3, r1, r3
 80086e0:	00db      	lsls	r3, r3, #3
 80086e2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80086e6:	4b36      	ldr	r3, [pc, #216]	; (80087c0 <UART_SetConfig+0x2d4>)
 80086e8:	fba3 2302 	umull	r2, r3, r3, r2
 80086ec:	095b      	lsrs	r3, r3, #5
 80086ee:	005b      	lsls	r3, r3, #1
 80086f0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80086f4:	441c      	add	r4, r3
 80086f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80086fa:	2200      	movs	r2, #0
 80086fc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008700:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008704:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008708:	4642      	mov	r2, r8
 800870a:	464b      	mov	r3, r9
 800870c:	1891      	adds	r1, r2, r2
 800870e:	63b9      	str	r1, [r7, #56]	; 0x38
 8008710:	415b      	adcs	r3, r3
 8008712:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008714:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008718:	4641      	mov	r1, r8
 800871a:	1851      	adds	r1, r2, r1
 800871c:	6339      	str	r1, [r7, #48]	; 0x30
 800871e:	4649      	mov	r1, r9
 8008720:	414b      	adcs	r3, r1
 8008722:	637b      	str	r3, [r7, #52]	; 0x34
 8008724:	f04f 0200 	mov.w	r2, #0
 8008728:	f04f 0300 	mov.w	r3, #0
 800872c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008730:	4659      	mov	r1, fp
 8008732:	00cb      	lsls	r3, r1, #3
 8008734:	4651      	mov	r1, sl
 8008736:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800873a:	4651      	mov	r1, sl
 800873c:	00ca      	lsls	r2, r1, #3
 800873e:	4610      	mov	r0, r2
 8008740:	4619      	mov	r1, r3
 8008742:	4603      	mov	r3, r0
 8008744:	4642      	mov	r2, r8
 8008746:	189b      	adds	r3, r3, r2
 8008748:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800874c:	464b      	mov	r3, r9
 800874e:	460a      	mov	r2, r1
 8008750:	eb42 0303 	adc.w	r3, r2, r3
 8008754:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008758:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800875c:	685b      	ldr	r3, [r3, #4]
 800875e:	2200      	movs	r2, #0
 8008760:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008764:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008768:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800876c:	460b      	mov	r3, r1
 800876e:	18db      	adds	r3, r3, r3
 8008770:	62bb      	str	r3, [r7, #40]	; 0x28
 8008772:	4613      	mov	r3, r2
 8008774:	eb42 0303 	adc.w	r3, r2, r3
 8008778:	62fb      	str	r3, [r7, #44]	; 0x2c
 800877a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800877e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008782:	f7f8 f9d5 	bl	8000b30 <__aeabi_uldivmod>
 8008786:	4602      	mov	r2, r0
 8008788:	460b      	mov	r3, r1
 800878a:	4b0d      	ldr	r3, [pc, #52]	; (80087c0 <UART_SetConfig+0x2d4>)
 800878c:	fba3 1302 	umull	r1, r3, r3, r2
 8008790:	095b      	lsrs	r3, r3, #5
 8008792:	2164      	movs	r1, #100	; 0x64
 8008794:	fb01 f303 	mul.w	r3, r1, r3
 8008798:	1ad3      	subs	r3, r2, r3
 800879a:	00db      	lsls	r3, r3, #3
 800879c:	3332      	adds	r3, #50	; 0x32
 800879e:	4a08      	ldr	r2, [pc, #32]	; (80087c0 <UART_SetConfig+0x2d4>)
 80087a0:	fba2 2303 	umull	r2, r3, r2, r3
 80087a4:	095b      	lsrs	r3, r3, #5
 80087a6:	f003 0207 	and.w	r2, r3, #7
 80087aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	4422      	add	r2, r4
 80087b2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80087b4:	e106      	b.n	80089c4 <UART_SetConfig+0x4d8>
 80087b6:	bf00      	nop
 80087b8:	40011000 	.word	0x40011000
 80087bc:	40011400 	.word	0x40011400
 80087c0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80087c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80087c8:	2200      	movs	r2, #0
 80087ca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80087ce:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80087d2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80087d6:	4642      	mov	r2, r8
 80087d8:	464b      	mov	r3, r9
 80087da:	1891      	adds	r1, r2, r2
 80087dc:	6239      	str	r1, [r7, #32]
 80087de:	415b      	adcs	r3, r3
 80087e0:	627b      	str	r3, [r7, #36]	; 0x24
 80087e2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80087e6:	4641      	mov	r1, r8
 80087e8:	1854      	adds	r4, r2, r1
 80087ea:	4649      	mov	r1, r9
 80087ec:	eb43 0501 	adc.w	r5, r3, r1
 80087f0:	f04f 0200 	mov.w	r2, #0
 80087f4:	f04f 0300 	mov.w	r3, #0
 80087f8:	00eb      	lsls	r3, r5, #3
 80087fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80087fe:	00e2      	lsls	r2, r4, #3
 8008800:	4614      	mov	r4, r2
 8008802:	461d      	mov	r5, r3
 8008804:	4643      	mov	r3, r8
 8008806:	18e3      	adds	r3, r4, r3
 8008808:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800880c:	464b      	mov	r3, r9
 800880e:	eb45 0303 	adc.w	r3, r5, r3
 8008812:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008816:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800881a:	685b      	ldr	r3, [r3, #4]
 800881c:	2200      	movs	r2, #0
 800881e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008822:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008826:	f04f 0200 	mov.w	r2, #0
 800882a:	f04f 0300 	mov.w	r3, #0
 800882e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8008832:	4629      	mov	r1, r5
 8008834:	008b      	lsls	r3, r1, #2
 8008836:	4621      	mov	r1, r4
 8008838:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800883c:	4621      	mov	r1, r4
 800883e:	008a      	lsls	r2, r1, #2
 8008840:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8008844:	f7f8 f974 	bl	8000b30 <__aeabi_uldivmod>
 8008848:	4602      	mov	r2, r0
 800884a:	460b      	mov	r3, r1
 800884c:	4b60      	ldr	r3, [pc, #384]	; (80089d0 <UART_SetConfig+0x4e4>)
 800884e:	fba3 2302 	umull	r2, r3, r3, r2
 8008852:	095b      	lsrs	r3, r3, #5
 8008854:	011c      	lsls	r4, r3, #4
 8008856:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800885a:	2200      	movs	r2, #0
 800885c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008860:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008864:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8008868:	4642      	mov	r2, r8
 800886a:	464b      	mov	r3, r9
 800886c:	1891      	adds	r1, r2, r2
 800886e:	61b9      	str	r1, [r7, #24]
 8008870:	415b      	adcs	r3, r3
 8008872:	61fb      	str	r3, [r7, #28]
 8008874:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008878:	4641      	mov	r1, r8
 800887a:	1851      	adds	r1, r2, r1
 800887c:	6139      	str	r1, [r7, #16]
 800887e:	4649      	mov	r1, r9
 8008880:	414b      	adcs	r3, r1
 8008882:	617b      	str	r3, [r7, #20]
 8008884:	f04f 0200 	mov.w	r2, #0
 8008888:	f04f 0300 	mov.w	r3, #0
 800888c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008890:	4659      	mov	r1, fp
 8008892:	00cb      	lsls	r3, r1, #3
 8008894:	4651      	mov	r1, sl
 8008896:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800889a:	4651      	mov	r1, sl
 800889c:	00ca      	lsls	r2, r1, #3
 800889e:	4610      	mov	r0, r2
 80088a0:	4619      	mov	r1, r3
 80088a2:	4603      	mov	r3, r0
 80088a4:	4642      	mov	r2, r8
 80088a6:	189b      	adds	r3, r3, r2
 80088a8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80088ac:	464b      	mov	r3, r9
 80088ae:	460a      	mov	r2, r1
 80088b0:	eb42 0303 	adc.w	r3, r2, r3
 80088b4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80088b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80088bc:	685b      	ldr	r3, [r3, #4]
 80088be:	2200      	movs	r2, #0
 80088c0:	67bb      	str	r3, [r7, #120]	; 0x78
 80088c2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80088c4:	f04f 0200 	mov.w	r2, #0
 80088c8:	f04f 0300 	mov.w	r3, #0
 80088cc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80088d0:	4649      	mov	r1, r9
 80088d2:	008b      	lsls	r3, r1, #2
 80088d4:	4641      	mov	r1, r8
 80088d6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80088da:	4641      	mov	r1, r8
 80088dc:	008a      	lsls	r2, r1, #2
 80088de:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80088e2:	f7f8 f925 	bl	8000b30 <__aeabi_uldivmod>
 80088e6:	4602      	mov	r2, r0
 80088e8:	460b      	mov	r3, r1
 80088ea:	4611      	mov	r1, r2
 80088ec:	4b38      	ldr	r3, [pc, #224]	; (80089d0 <UART_SetConfig+0x4e4>)
 80088ee:	fba3 2301 	umull	r2, r3, r3, r1
 80088f2:	095b      	lsrs	r3, r3, #5
 80088f4:	2264      	movs	r2, #100	; 0x64
 80088f6:	fb02 f303 	mul.w	r3, r2, r3
 80088fa:	1acb      	subs	r3, r1, r3
 80088fc:	011b      	lsls	r3, r3, #4
 80088fe:	3332      	adds	r3, #50	; 0x32
 8008900:	4a33      	ldr	r2, [pc, #204]	; (80089d0 <UART_SetConfig+0x4e4>)
 8008902:	fba2 2303 	umull	r2, r3, r2, r3
 8008906:	095b      	lsrs	r3, r3, #5
 8008908:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800890c:	441c      	add	r4, r3
 800890e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008912:	2200      	movs	r2, #0
 8008914:	673b      	str	r3, [r7, #112]	; 0x70
 8008916:	677a      	str	r2, [r7, #116]	; 0x74
 8008918:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800891c:	4642      	mov	r2, r8
 800891e:	464b      	mov	r3, r9
 8008920:	1891      	adds	r1, r2, r2
 8008922:	60b9      	str	r1, [r7, #8]
 8008924:	415b      	adcs	r3, r3
 8008926:	60fb      	str	r3, [r7, #12]
 8008928:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800892c:	4641      	mov	r1, r8
 800892e:	1851      	adds	r1, r2, r1
 8008930:	6039      	str	r1, [r7, #0]
 8008932:	4649      	mov	r1, r9
 8008934:	414b      	adcs	r3, r1
 8008936:	607b      	str	r3, [r7, #4]
 8008938:	f04f 0200 	mov.w	r2, #0
 800893c:	f04f 0300 	mov.w	r3, #0
 8008940:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008944:	4659      	mov	r1, fp
 8008946:	00cb      	lsls	r3, r1, #3
 8008948:	4651      	mov	r1, sl
 800894a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800894e:	4651      	mov	r1, sl
 8008950:	00ca      	lsls	r2, r1, #3
 8008952:	4610      	mov	r0, r2
 8008954:	4619      	mov	r1, r3
 8008956:	4603      	mov	r3, r0
 8008958:	4642      	mov	r2, r8
 800895a:	189b      	adds	r3, r3, r2
 800895c:	66bb      	str	r3, [r7, #104]	; 0x68
 800895e:	464b      	mov	r3, r9
 8008960:	460a      	mov	r2, r1
 8008962:	eb42 0303 	adc.w	r3, r2, r3
 8008966:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008968:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800896c:	685b      	ldr	r3, [r3, #4]
 800896e:	2200      	movs	r2, #0
 8008970:	663b      	str	r3, [r7, #96]	; 0x60
 8008972:	667a      	str	r2, [r7, #100]	; 0x64
 8008974:	f04f 0200 	mov.w	r2, #0
 8008978:	f04f 0300 	mov.w	r3, #0
 800897c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8008980:	4649      	mov	r1, r9
 8008982:	008b      	lsls	r3, r1, #2
 8008984:	4641      	mov	r1, r8
 8008986:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800898a:	4641      	mov	r1, r8
 800898c:	008a      	lsls	r2, r1, #2
 800898e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008992:	f7f8 f8cd 	bl	8000b30 <__aeabi_uldivmod>
 8008996:	4602      	mov	r2, r0
 8008998:	460b      	mov	r3, r1
 800899a:	4b0d      	ldr	r3, [pc, #52]	; (80089d0 <UART_SetConfig+0x4e4>)
 800899c:	fba3 1302 	umull	r1, r3, r3, r2
 80089a0:	095b      	lsrs	r3, r3, #5
 80089a2:	2164      	movs	r1, #100	; 0x64
 80089a4:	fb01 f303 	mul.w	r3, r1, r3
 80089a8:	1ad3      	subs	r3, r2, r3
 80089aa:	011b      	lsls	r3, r3, #4
 80089ac:	3332      	adds	r3, #50	; 0x32
 80089ae:	4a08      	ldr	r2, [pc, #32]	; (80089d0 <UART_SetConfig+0x4e4>)
 80089b0:	fba2 2303 	umull	r2, r3, r2, r3
 80089b4:	095b      	lsrs	r3, r3, #5
 80089b6:	f003 020f 	and.w	r2, r3, #15
 80089ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	4422      	add	r2, r4
 80089c2:	609a      	str	r2, [r3, #8]
}
 80089c4:	bf00      	nop
 80089c6:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80089ca:	46bd      	mov	sp, r7
 80089cc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80089d0:	51eb851f 	.word	0x51eb851f

080089d4 <malloc>:
 80089d4:	4b02      	ldr	r3, [pc, #8]	; (80089e0 <malloc+0xc>)
 80089d6:	4601      	mov	r1, r0
 80089d8:	6818      	ldr	r0, [r3, #0]
 80089da:	f000 b823 	b.w	8008a24 <_malloc_r>
 80089de:	bf00      	nop
 80089e0:	200000a4 	.word	0x200000a4

080089e4 <sbrk_aligned>:
 80089e4:	b570      	push	{r4, r5, r6, lr}
 80089e6:	4e0e      	ldr	r6, [pc, #56]	; (8008a20 <sbrk_aligned+0x3c>)
 80089e8:	460c      	mov	r4, r1
 80089ea:	6831      	ldr	r1, [r6, #0]
 80089ec:	4605      	mov	r5, r0
 80089ee:	b911      	cbnz	r1, 80089f6 <sbrk_aligned+0x12>
 80089f0:	f000 f8ac 	bl	8008b4c <_sbrk_r>
 80089f4:	6030      	str	r0, [r6, #0]
 80089f6:	4621      	mov	r1, r4
 80089f8:	4628      	mov	r0, r5
 80089fa:	f000 f8a7 	bl	8008b4c <_sbrk_r>
 80089fe:	1c43      	adds	r3, r0, #1
 8008a00:	d00a      	beq.n	8008a18 <sbrk_aligned+0x34>
 8008a02:	1cc4      	adds	r4, r0, #3
 8008a04:	f024 0403 	bic.w	r4, r4, #3
 8008a08:	42a0      	cmp	r0, r4
 8008a0a:	d007      	beq.n	8008a1c <sbrk_aligned+0x38>
 8008a0c:	1a21      	subs	r1, r4, r0
 8008a0e:	4628      	mov	r0, r5
 8008a10:	f000 f89c 	bl	8008b4c <_sbrk_r>
 8008a14:	3001      	adds	r0, #1
 8008a16:	d101      	bne.n	8008a1c <sbrk_aligned+0x38>
 8008a18:	f04f 34ff 	mov.w	r4, #4294967295
 8008a1c:	4620      	mov	r0, r4
 8008a1e:	bd70      	pop	{r4, r5, r6, pc}
 8008a20:	20000664 	.word	0x20000664

08008a24 <_malloc_r>:
 8008a24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a28:	1ccd      	adds	r5, r1, #3
 8008a2a:	f025 0503 	bic.w	r5, r5, #3
 8008a2e:	3508      	adds	r5, #8
 8008a30:	2d0c      	cmp	r5, #12
 8008a32:	bf38      	it	cc
 8008a34:	250c      	movcc	r5, #12
 8008a36:	2d00      	cmp	r5, #0
 8008a38:	4607      	mov	r7, r0
 8008a3a:	db01      	blt.n	8008a40 <_malloc_r+0x1c>
 8008a3c:	42a9      	cmp	r1, r5
 8008a3e:	d905      	bls.n	8008a4c <_malloc_r+0x28>
 8008a40:	230c      	movs	r3, #12
 8008a42:	603b      	str	r3, [r7, #0]
 8008a44:	2600      	movs	r6, #0
 8008a46:	4630      	mov	r0, r6
 8008a48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a4c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008b20 <_malloc_r+0xfc>
 8008a50:	f000 f868 	bl	8008b24 <__malloc_lock>
 8008a54:	f8d8 3000 	ldr.w	r3, [r8]
 8008a58:	461c      	mov	r4, r3
 8008a5a:	bb5c      	cbnz	r4, 8008ab4 <_malloc_r+0x90>
 8008a5c:	4629      	mov	r1, r5
 8008a5e:	4638      	mov	r0, r7
 8008a60:	f7ff ffc0 	bl	80089e4 <sbrk_aligned>
 8008a64:	1c43      	adds	r3, r0, #1
 8008a66:	4604      	mov	r4, r0
 8008a68:	d155      	bne.n	8008b16 <_malloc_r+0xf2>
 8008a6a:	f8d8 4000 	ldr.w	r4, [r8]
 8008a6e:	4626      	mov	r6, r4
 8008a70:	2e00      	cmp	r6, #0
 8008a72:	d145      	bne.n	8008b00 <_malloc_r+0xdc>
 8008a74:	2c00      	cmp	r4, #0
 8008a76:	d048      	beq.n	8008b0a <_malloc_r+0xe6>
 8008a78:	6823      	ldr	r3, [r4, #0]
 8008a7a:	4631      	mov	r1, r6
 8008a7c:	4638      	mov	r0, r7
 8008a7e:	eb04 0903 	add.w	r9, r4, r3
 8008a82:	f000 f863 	bl	8008b4c <_sbrk_r>
 8008a86:	4581      	cmp	r9, r0
 8008a88:	d13f      	bne.n	8008b0a <_malloc_r+0xe6>
 8008a8a:	6821      	ldr	r1, [r4, #0]
 8008a8c:	1a6d      	subs	r5, r5, r1
 8008a8e:	4629      	mov	r1, r5
 8008a90:	4638      	mov	r0, r7
 8008a92:	f7ff ffa7 	bl	80089e4 <sbrk_aligned>
 8008a96:	3001      	adds	r0, #1
 8008a98:	d037      	beq.n	8008b0a <_malloc_r+0xe6>
 8008a9a:	6823      	ldr	r3, [r4, #0]
 8008a9c:	442b      	add	r3, r5
 8008a9e:	6023      	str	r3, [r4, #0]
 8008aa0:	f8d8 3000 	ldr.w	r3, [r8]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d038      	beq.n	8008b1a <_malloc_r+0xf6>
 8008aa8:	685a      	ldr	r2, [r3, #4]
 8008aaa:	42a2      	cmp	r2, r4
 8008aac:	d12b      	bne.n	8008b06 <_malloc_r+0xe2>
 8008aae:	2200      	movs	r2, #0
 8008ab0:	605a      	str	r2, [r3, #4]
 8008ab2:	e00f      	b.n	8008ad4 <_malloc_r+0xb0>
 8008ab4:	6822      	ldr	r2, [r4, #0]
 8008ab6:	1b52      	subs	r2, r2, r5
 8008ab8:	d41f      	bmi.n	8008afa <_malloc_r+0xd6>
 8008aba:	2a0b      	cmp	r2, #11
 8008abc:	d917      	bls.n	8008aee <_malloc_r+0xca>
 8008abe:	1961      	adds	r1, r4, r5
 8008ac0:	42a3      	cmp	r3, r4
 8008ac2:	6025      	str	r5, [r4, #0]
 8008ac4:	bf18      	it	ne
 8008ac6:	6059      	strne	r1, [r3, #4]
 8008ac8:	6863      	ldr	r3, [r4, #4]
 8008aca:	bf08      	it	eq
 8008acc:	f8c8 1000 	streq.w	r1, [r8]
 8008ad0:	5162      	str	r2, [r4, r5]
 8008ad2:	604b      	str	r3, [r1, #4]
 8008ad4:	4638      	mov	r0, r7
 8008ad6:	f104 060b 	add.w	r6, r4, #11
 8008ada:	f000 f829 	bl	8008b30 <__malloc_unlock>
 8008ade:	f026 0607 	bic.w	r6, r6, #7
 8008ae2:	1d23      	adds	r3, r4, #4
 8008ae4:	1af2      	subs	r2, r6, r3
 8008ae6:	d0ae      	beq.n	8008a46 <_malloc_r+0x22>
 8008ae8:	1b9b      	subs	r3, r3, r6
 8008aea:	50a3      	str	r3, [r4, r2]
 8008aec:	e7ab      	b.n	8008a46 <_malloc_r+0x22>
 8008aee:	42a3      	cmp	r3, r4
 8008af0:	6862      	ldr	r2, [r4, #4]
 8008af2:	d1dd      	bne.n	8008ab0 <_malloc_r+0x8c>
 8008af4:	f8c8 2000 	str.w	r2, [r8]
 8008af8:	e7ec      	b.n	8008ad4 <_malloc_r+0xb0>
 8008afa:	4623      	mov	r3, r4
 8008afc:	6864      	ldr	r4, [r4, #4]
 8008afe:	e7ac      	b.n	8008a5a <_malloc_r+0x36>
 8008b00:	4634      	mov	r4, r6
 8008b02:	6876      	ldr	r6, [r6, #4]
 8008b04:	e7b4      	b.n	8008a70 <_malloc_r+0x4c>
 8008b06:	4613      	mov	r3, r2
 8008b08:	e7cc      	b.n	8008aa4 <_malloc_r+0x80>
 8008b0a:	230c      	movs	r3, #12
 8008b0c:	603b      	str	r3, [r7, #0]
 8008b0e:	4638      	mov	r0, r7
 8008b10:	f000 f80e 	bl	8008b30 <__malloc_unlock>
 8008b14:	e797      	b.n	8008a46 <_malloc_r+0x22>
 8008b16:	6025      	str	r5, [r4, #0]
 8008b18:	e7dc      	b.n	8008ad4 <_malloc_r+0xb0>
 8008b1a:	605b      	str	r3, [r3, #4]
 8008b1c:	deff      	udf	#255	; 0xff
 8008b1e:	bf00      	nop
 8008b20:	20000660 	.word	0x20000660

08008b24 <__malloc_lock>:
 8008b24:	4801      	ldr	r0, [pc, #4]	; (8008b2c <__malloc_lock+0x8>)
 8008b26:	f000 b84b 	b.w	8008bc0 <__retarget_lock_acquire_recursive>
 8008b2a:	bf00      	nop
 8008b2c:	200007a4 	.word	0x200007a4

08008b30 <__malloc_unlock>:
 8008b30:	4801      	ldr	r0, [pc, #4]	; (8008b38 <__malloc_unlock+0x8>)
 8008b32:	f000 b846 	b.w	8008bc2 <__retarget_lock_release_recursive>
 8008b36:	bf00      	nop
 8008b38:	200007a4 	.word	0x200007a4

08008b3c <memset>:
 8008b3c:	4402      	add	r2, r0
 8008b3e:	4603      	mov	r3, r0
 8008b40:	4293      	cmp	r3, r2
 8008b42:	d100      	bne.n	8008b46 <memset+0xa>
 8008b44:	4770      	bx	lr
 8008b46:	f803 1b01 	strb.w	r1, [r3], #1
 8008b4a:	e7f9      	b.n	8008b40 <memset+0x4>

08008b4c <_sbrk_r>:
 8008b4c:	b538      	push	{r3, r4, r5, lr}
 8008b4e:	4d06      	ldr	r5, [pc, #24]	; (8008b68 <_sbrk_r+0x1c>)
 8008b50:	2300      	movs	r3, #0
 8008b52:	4604      	mov	r4, r0
 8008b54:	4608      	mov	r0, r1
 8008b56:	602b      	str	r3, [r5, #0]
 8008b58:	f7fa f992 	bl	8002e80 <_sbrk>
 8008b5c:	1c43      	adds	r3, r0, #1
 8008b5e:	d102      	bne.n	8008b66 <_sbrk_r+0x1a>
 8008b60:	682b      	ldr	r3, [r5, #0]
 8008b62:	b103      	cbz	r3, 8008b66 <_sbrk_r+0x1a>
 8008b64:	6023      	str	r3, [r4, #0]
 8008b66:	bd38      	pop	{r3, r4, r5, pc}
 8008b68:	200007a0 	.word	0x200007a0

08008b6c <__errno>:
 8008b6c:	4b01      	ldr	r3, [pc, #4]	; (8008b74 <__errno+0x8>)
 8008b6e:	6818      	ldr	r0, [r3, #0]
 8008b70:	4770      	bx	lr
 8008b72:	bf00      	nop
 8008b74:	200000a4 	.word	0x200000a4

08008b78 <__libc_init_array>:
 8008b78:	b570      	push	{r4, r5, r6, lr}
 8008b7a:	4d0d      	ldr	r5, [pc, #52]	; (8008bb0 <__libc_init_array+0x38>)
 8008b7c:	4c0d      	ldr	r4, [pc, #52]	; (8008bb4 <__libc_init_array+0x3c>)
 8008b7e:	1b64      	subs	r4, r4, r5
 8008b80:	10a4      	asrs	r4, r4, #2
 8008b82:	2600      	movs	r6, #0
 8008b84:	42a6      	cmp	r6, r4
 8008b86:	d109      	bne.n	8008b9c <__libc_init_array+0x24>
 8008b88:	4d0b      	ldr	r5, [pc, #44]	; (8008bb8 <__libc_init_array+0x40>)
 8008b8a:	4c0c      	ldr	r4, [pc, #48]	; (8008bbc <__libc_init_array+0x44>)
 8008b8c:	f000 ffa8 	bl	8009ae0 <_init>
 8008b90:	1b64      	subs	r4, r4, r5
 8008b92:	10a4      	asrs	r4, r4, #2
 8008b94:	2600      	movs	r6, #0
 8008b96:	42a6      	cmp	r6, r4
 8008b98:	d105      	bne.n	8008ba6 <__libc_init_array+0x2e>
 8008b9a:	bd70      	pop	{r4, r5, r6, pc}
 8008b9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ba0:	4798      	blx	r3
 8008ba2:	3601      	adds	r6, #1
 8008ba4:	e7ee      	b.n	8008b84 <__libc_init_array+0xc>
 8008ba6:	f855 3b04 	ldr.w	r3, [r5], #4
 8008baa:	4798      	blx	r3
 8008bac:	3601      	adds	r6, #1
 8008bae:	e7f2      	b.n	8008b96 <__libc_init_array+0x1e>
 8008bb0:	08009b60 	.word	0x08009b60
 8008bb4:	08009b60 	.word	0x08009b60
 8008bb8:	08009b60 	.word	0x08009b60
 8008bbc:	08009b64 	.word	0x08009b64

08008bc0 <__retarget_lock_acquire_recursive>:
 8008bc0:	4770      	bx	lr

08008bc2 <__retarget_lock_release_recursive>:
 8008bc2:	4770      	bx	lr

08008bc4 <memcpy>:
 8008bc4:	440a      	add	r2, r1
 8008bc6:	4291      	cmp	r1, r2
 8008bc8:	f100 33ff 	add.w	r3, r0, #4294967295
 8008bcc:	d100      	bne.n	8008bd0 <memcpy+0xc>
 8008bce:	4770      	bx	lr
 8008bd0:	b510      	push	{r4, lr}
 8008bd2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008bd6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008bda:	4291      	cmp	r1, r2
 8008bdc:	d1f9      	bne.n	8008bd2 <memcpy+0xe>
 8008bde:	bd10      	pop	{r4, pc}

08008be0 <pow>:
 8008be0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008be2:	ed2d 8b02 	vpush	{d8}
 8008be6:	eeb0 8a40 	vmov.f32	s16, s0
 8008bea:	eef0 8a60 	vmov.f32	s17, s1
 8008bee:	ec55 4b11 	vmov	r4, r5, d1
 8008bf2:	f000 f8b9 	bl	8008d68 <__ieee754_pow>
 8008bf6:	4622      	mov	r2, r4
 8008bf8:	462b      	mov	r3, r5
 8008bfa:	4620      	mov	r0, r4
 8008bfc:	4629      	mov	r1, r5
 8008bfe:	ec57 6b10 	vmov	r6, r7, d0
 8008c02:	f7f7 ff37 	bl	8000a74 <__aeabi_dcmpun>
 8008c06:	2800      	cmp	r0, #0
 8008c08:	d13b      	bne.n	8008c82 <pow+0xa2>
 8008c0a:	ec51 0b18 	vmov	r0, r1, d8
 8008c0e:	2200      	movs	r2, #0
 8008c10:	2300      	movs	r3, #0
 8008c12:	f7f7 fefd 	bl	8000a10 <__aeabi_dcmpeq>
 8008c16:	b1b8      	cbz	r0, 8008c48 <pow+0x68>
 8008c18:	2200      	movs	r2, #0
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	4620      	mov	r0, r4
 8008c1e:	4629      	mov	r1, r5
 8008c20:	f7f7 fef6 	bl	8000a10 <__aeabi_dcmpeq>
 8008c24:	2800      	cmp	r0, #0
 8008c26:	d146      	bne.n	8008cb6 <pow+0xd6>
 8008c28:	ec45 4b10 	vmov	d0, r4, r5
 8008c2c:	f000 f848 	bl	8008cc0 <finite>
 8008c30:	b338      	cbz	r0, 8008c82 <pow+0xa2>
 8008c32:	2200      	movs	r2, #0
 8008c34:	2300      	movs	r3, #0
 8008c36:	4620      	mov	r0, r4
 8008c38:	4629      	mov	r1, r5
 8008c3a:	f7f7 fef3 	bl	8000a24 <__aeabi_dcmplt>
 8008c3e:	b300      	cbz	r0, 8008c82 <pow+0xa2>
 8008c40:	f7ff ff94 	bl	8008b6c <__errno>
 8008c44:	2322      	movs	r3, #34	; 0x22
 8008c46:	e01b      	b.n	8008c80 <pow+0xa0>
 8008c48:	ec47 6b10 	vmov	d0, r6, r7
 8008c4c:	f000 f838 	bl	8008cc0 <finite>
 8008c50:	b9e0      	cbnz	r0, 8008c8c <pow+0xac>
 8008c52:	eeb0 0a48 	vmov.f32	s0, s16
 8008c56:	eef0 0a68 	vmov.f32	s1, s17
 8008c5a:	f000 f831 	bl	8008cc0 <finite>
 8008c5e:	b1a8      	cbz	r0, 8008c8c <pow+0xac>
 8008c60:	ec45 4b10 	vmov	d0, r4, r5
 8008c64:	f000 f82c 	bl	8008cc0 <finite>
 8008c68:	b180      	cbz	r0, 8008c8c <pow+0xac>
 8008c6a:	4632      	mov	r2, r6
 8008c6c:	463b      	mov	r3, r7
 8008c6e:	4630      	mov	r0, r6
 8008c70:	4639      	mov	r1, r7
 8008c72:	f7f7 feff 	bl	8000a74 <__aeabi_dcmpun>
 8008c76:	2800      	cmp	r0, #0
 8008c78:	d0e2      	beq.n	8008c40 <pow+0x60>
 8008c7a:	f7ff ff77 	bl	8008b6c <__errno>
 8008c7e:	2321      	movs	r3, #33	; 0x21
 8008c80:	6003      	str	r3, [r0, #0]
 8008c82:	ecbd 8b02 	vpop	{d8}
 8008c86:	ec47 6b10 	vmov	d0, r6, r7
 8008c8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c8c:	2200      	movs	r2, #0
 8008c8e:	2300      	movs	r3, #0
 8008c90:	4630      	mov	r0, r6
 8008c92:	4639      	mov	r1, r7
 8008c94:	f7f7 febc 	bl	8000a10 <__aeabi_dcmpeq>
 8008c98:	2800      	cmp	r0, #0
 8008c9a:	d0f2      	beq.n	8008c82 <pow+0xa2>
 8008c9c:	eeb0 0a48 	vmov.f32	s0, s16
 8008ca0:	eef0 0a68 	vmov.f32	s1, s17
 8008ca4:	f000 f80c 	bl	8008cc0 <finite>
 8008ca8:	2800      	cmp	r0, #0
 8008caa:	d0ea      	beq.n	8008c82 <pow+0xa2>
 8008cac:	ec45 4b10 	vmov	d0, r4, r5
 8008cb0:	f000 f806 	bl	8008cc0 <finite>
 8008cb4:	e7c3      	b.n	8008c3e <pow+0x5e>
 8008cb6:	4f01      	ldr	r7, [pc, #4]	; (8008cbc <pow+0xdc>)
 8008cb8:	2600      	movs	r6, #0
 8008cba:	e7e2      	b.n	8008c82 <pow+0xa2>
 8008cbc:	3ff00000 	.word	0x3ff00000

08008cc0 <finite>:
 8008cc0:	b082      	sub	sp, #8
 8008cc2:	ed8d 0b00 	vstr	d0, [sp]
 8008cc6:	9801      	ldr	r0, [sp, #4]
 8008cc8:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8008ccc:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8008cd0:	0fc0      	lsrs	r0, r0, #31
 8008cd2:	b002      	add	sp, #8
 8008cd4:	4770      	bx	lr
	...

08008cd8 <round>:
 8008cd8:	ec53 2b10 	vmov	r2, r3, d0
 8008cdc:	b570      	push	{r4, r5, r6, lr}
 8008cde:	f3c3 540a 	ubfx	r4, r3, #20, #11
 8008ce2:	f2a4 30ff 	subw	r0, r4, #1023	; 0x3ff
 8008ce6:	2813      	cmp	r0, #19
 8008ce8:	ee10 5a10 	vmov	r5, s0
 8008cec:	4619      	mov	r1, r3
 8008cee:	dc18      	bgt.n	8008d22 <round+0x4a>
 8008cf0:	2800      	cmp	r0, #0
 8008cf2:	da09      	bge.n	8008d08 <round+0x30>
 8008cf4:	3001      	adds	r0, #1
 8008cf6:	f003 4100 	and.w	r1, r3, #2147483648	; 0x80000000
 8008cfa:	d103      	bne.n	8008d04 <round+0x2c>
 8008cfc:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 8008d00:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8008d04:	2300      	movs	r3, #0
 8008d06:	e02a      	b.n	8008d5e <round+0x86>
 8008d08:	4c16      	ldr	r4, [pc, #88]	; (8008d64 <round+0x8c>)
 8008d0a:	4104      	asrs	r4, r0
 8008d0c:	ea03 0604 	and.w	r6, r3, r4
 8008d10:	4316      	orrs	r6, r2
 8008d12:	d011      	beq.n	8008d38 <round+0x60>
 8008d14:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008d18:	4103      	asrs	r3, r0
 8008d1a:	440b      	add	r3, r1
 8008d1c:	ea23 0104 	bic.w	r1, r3, r4
 8008d20:	e7f0      	b.n	8008d04 <round+0x2c>
 8008d22:	2833      	cmp	r0, #51	; 0x33
 8008d24:	dd0b      	ble.n	8008d3e <round+0x66>
 8008d26:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8008d2a:	d105      	bne.n	8008d38 <round+0x60>
 8008d2c:	ee10 0a10 	vmov	r0, s0
 8008d30:	f7f7 fa50 	bl	80001d4 <__adddf3>
 8008d34:	4602      	mov	r2, r0
 8008d36:	460b      	mov	r3, r1
 8008d38:	ec43 2b10 	vmov	d0, r2, r3
 8008d3c:	bd70      	pop	{r4, r5, r6, pc}
 8008d3e:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 8008d42:	f04f 34ff 	mov.w	r4, #4294967295
 8008d46:	40f4      	lsrs	r4, r6
 8008d48:	4214      	tst	r4, r2
 8008d4a:	d0f5      	beq.n	8008d38 <round+0x60>
 8008d4c:	f1c0 0033 	rsb	r0, r0, #51	; 0x33
 8008d50:	2301      	movs	r3, #1
 8008d52:	4083      	lsls	r3, r0
 8008d54:	195b      	adds	r3, r3, r5
 8008d56:	bf28      	it	cs
 8008d58:	3101      	addcs	r1, #1
 8008d5a:	ea23 0304 	bic.w	r3, r3, r4
 8008d5e:	461a      	mov	r2, r3
 8008d60:	460b      	mov	r3, r1
 8008d62:	e7e9      	b.n	8008d38 <round+0x60>
 8008d64:	000fffff 	.word	0x000fffff

08008d68 <__ieee754_pow>:
 8008d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d6c:	ed2d 8b06 	vpush	{d8-d10}
 8008d70:	b089      	sub	sp, #36	; 0x24
 8008d72:	ed8d 1b00 	vstr	d1, [sp]
 8008d76:	e9dd 2900 	ldrd	r2, r9, [sp]
 8008d7a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8008d7e:	ea58 0102 	orrs.w	r1, r8, r2
 8008d82:	ec57 6b10 	vmov	r6, r7, d0
 8008d86:	d115      	bne.n	8008db4 <__ieee754_pow+0x4c>
 8008d88:	19b3      	adds	r3, r6, r6
 8008d8a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8008d8e:	4152      	adcs	r2, r2
 8008d90:	4299      	cmp	r1, r3
 8008d92:	4b89      	ldr	r3, [pc, #548]	; (8008fb8 <__ieee754_pow+0x250>)
 8008d94:	4193      	sbcs	r3, r2
 8008d96:	f080 84d1 	bcs.w	800973c <__ieee754_pow+0x9d4>
 8008d9a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008d9e:	4630      	mov	r0, r6
 8008da0:	4639      	mov	r1, r7
 8008da2:	f7f7 fa17 	bl	80001d4 <__adddf3>
 8008da6:	ec41 0b10 	vmov	d0, r0, r1
 8008daa:	b009      	add	sp, #36	; 0x24
 8008dac:	ecbd 8b06 	vpop	{d8-d10}
 8008db0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008db4:	4b81      	ldr	r3, [pc, #516]	; (8008fbc <__ieee754_pow+0x254>)
 8008db6:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8008dba:	429c      	cmp	r4, r3
 8008dbc:	ee10 aa10 	vmov	sl, s0
 8008dc0:	463d      	mov	r5, r7
 8008dc2:	dc06      	bgt.n	8008dd2 <__ieee754_pow+0x6a>
 8008dc4:	d101      	bne.n	8008dca <__ieee754_pow+0x62>
 8008dc6:	2e00      	cmp	r6, #0
 8008dc8:	d1e7      	bne.n	8008d9a <__ieee754_pow+0x32>
 8008dca:	4598      	cmp	r8, r3
 8008dcc:	dc01      	bgt.n	8008dd2 <__ieee754_pow+0x6a>
 8008dce:	d10f      	bne.n	8008df0 <__ieee754_pow+0x88>
 8008dd0:	b172      	cbz	r2, 8008df0 <__ieee754_pow+0x88>
 8008dd2:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8008dd6:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8008dda:	ea55 050a 	orrs.w	r5, r5, sl
 8008dde:	d1dc      	bne.n	8008d9a <__ieee754_pow+0x32>
 8008de0:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008de4:	18db      	adds	r3, r3, r3
 8008de6:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8008dea:	4152      	adcs	r2, r2
 8008dec:	429d      	cmp	r5, r3
 8008dee:	e7d0      	b.n	8008d92 <__ieee754_pow+0x2a>
 8008df0:	2d00      	cmp	r5, #0
 8008df2:	da3b      	bge.n	8008e6c <__ieee754_pow+0x104>
 8008df4:	4b72      	ldr	r3, [pc, #456]	; (8008fc0 <__ieee754_pow+0x258>)
 8008df6:	4598      	cmp	r8, r3
 8008df8:	dc51      	bgt.n	8008e9e <__ieee754_pow+0x136>
 8008dfa:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8008dfe:	4598      	cmp	r8, r3
 8008e00:	f340 84ab 	ble.w	800975a <__ieee754_pow+0x9f2>
 8008e04:	ea4f 5328 	mov.w	r3, r8, asr #20
 8008e08:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8008e0c:	2b14      	cmp	r3, #20
 8008e0e:	dd0f      	ble.n	8008e30 <__ieee754_pow+0xc8>
 8008e10:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8008e14:	fa22 f103 	lsr.w	r1, r2, r3
 8008e18:	fa01 f303 	lsl.w	r3, r1, r3
 8008e1c:	4293      	cmp	r3, r2
 8008e1e:	f040 849c 	bne.w	800975a <__ieee754_pow+0x9f2>
 8008e22:	f001 0101 	and.w	r1, r1, #1
 8008e26:	f1c1 0302 	rsb	r3, r1, #2
 8008e2a:	9304      	str	r3, [sp, #16]
 8008e2c:	b182      	cbz	r2, 8008e50 <__ieee754_pow+0xe8>
 8008e2e:	e05f      	b.n	8008ef0 <__ieee754_pow+0x188>
 8008e30:	2a00      	cmp	r2, #0
 8008e32:	d15b      	bne.n	8008eec <__ieee754_pow+0x184>
 8008e34:	f1c3 0314 	rsb	r3, r3, #20
 8008e38:	fa48 f103 	asr.w	r1, r8, r3
 8008e3c:	fa01 f303 	lsl.w	r3, r1, r3
 8008e40:	4543      	cmp	r3, r8
 8008e42:	f040 8487 	bne.w	8009754 <__ieee754_pow+0x9ec>
 8008e46:	f001 0101 	and.w	r1, r1, #1
 8008e4a:	f1c1 0302 	rsb	r3, r1, #2
 8008e4e:	9304      	str	r3, [sp, #16]
 8008e50:	4b5c      	ldr	r3, [pc, #368]	; (8008fc4 <__ieee754_pow+0x25c>)
 8008e52:	4598      	cmp	r8, r3
 8008e54:	d132      	bne.n	8008ebc <__ieee754_pow+0x154>
 8008e56:	f1b9 0f00 	cmp.w	r9, #0
 8008e5a:	f280 8477 	bge.w	800974c <__ieee754_pow+0x9e4>
 8008e5e:	4959      	ldr	r1, [pc, #356]	; (8008fc4 <__ieee754_pow+0x25c>)
 8008e60:	4632      	mov	r2, r6
 8008e62:	463b      	mov	r3, r7
 8008e64:	2000      	movs	r0, #0
 8008e66:	f7f7 fc95 	bl	8000794 <__aeabi_ddiv>
 8008e6a:	e79c      	b.n	8008da6 <__ieee754_pow+0x3e>
 8008e6c:	2300      	movs	r3, #0
 8008e6e:	9304      	str	r3, [sp, #16]
 8008e70:	2a00      	cmp	r2, #0
 8008e72:	d13d      	bne.n	8008ef0 <__ieee754_pow+0x188>
 8008e74:	4b51      	ldr	r3, [pc, #324]	; (8008fbc <__ieee754_pow+0x254>)
 8008e76:	4598      	cmp	r8, r3
 8008e78:	d1ea      	bne.n	8008e50 <__ieee754_pow+0xe8>
 8008e7a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8008e7e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8008e82:	ea53 030a 	orrs.w	r3, r3, sl
 8008e86:	f000 8459 	beq.w	800973c <__ieee754_pow+0x9d4>
 8008e8a:	4b4f      	ldr	r3, [pc, #316]	; (8008fc8 <__ieee754_pow+0x260>)
 8008e8c:	429c      	cmp	r4, r3
 8008e8e:	dd08      	ble.n	8008ea2 <__ieee754_pow+0x13a>
 8008e90:	f1b9 0f00 	cmp.w	r9, #0
 8008e94:	f2c0 8456 	blt.w	8009744 <__ieee754_pow+0x9dc>
 8008e98:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008e9c:	e783      	b.n	8008da6 <__ieee754_pow+0x3e>
 8008e9e:	2302      	movs	r3, #2
 8008ea0:	e7e5      	b.n	8008e6e <__ieee754_pow+0x106>
 8008ea2:	f1b9 0f00 	cmp.w	r9, #0
 8008ea6:	f04f 0000 	mov.w	r0, #0
 8008eaa:	f04f 0100 	mov.w	r1, #0
 8008eae:	f6bf af7a 	bge.w	8008da6 <__ieee754_pow+0x3e>
 8008eb2:	e9dd 0300 	ldrd	r0, r3, [sp]
 8008eb6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8008eba:	e774      	b.n	8008da6 <__ieee754_pow+0x3e>
 8008ebc:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8008ec0:	d106      	bne.n	8008ed0 <__ieee754_pow+0x168>
 8008ec2:	4632      	mov	r2, r6
 8008ec4:	463b      	mov	r3, r7
 8008ec6:	4630      	mov	r0, r6
 8008ec8:	4639      	mov	r1, r7
 8008eca:	f7f7 fb39 	bl	8000540 <__aeabi_dmul>
 8008ece:	e76a      	b.n	8008da6 <__ieee754_pow+0x3e>
 8008ed0:	4b3e      	ldr	r3, [pc, #248]	; (8008fcc <__ieee754_pow+0x264>)
 8008ed2:	4599      	cmp	r9, r3
 8008ed4:	d10c      	bne.n	8008ef0 <__ieee754_pow+0x188>
 8008ed6:	2d00      	cmp	r5, #0
 8008ed8:	db0a      	blt.n	8008ef0 <__ieee754_pow+0x188>
 8008eda:	ec47 6b10 	vmov	d0, r6, r7
 8008ede:	b009      	add	sp, #36	; 0x24
 8008ee0:	ecbd 8b06 	vpop	{d8-d10}
 8008ee4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ee8:	f000 bd20 	b.w	800992c <__ieee754_sqrt>
 8008eec:	2300      	movs	r3, #0
 8008eee:	9304      	str	r3, [sp, #16]
 8008ef0:	ec47 6b10 	vmov	d0, r6, r7
 8008ef4:	f000 fc62 	bl	80097bc <fabs>
 8008ef8:	ec51 0b10 	vmov	r0, r1, d0
 8008efc:	f1ba 0f00 	cmp.w	sl, #0
 8008f00:	d129      	bne.n	8008f56 <__ieee754_pow+0x1ee>
 8008f02:	b124      	cbz	r4, 8008f0e <__ieee754_pow+0x1a6>
 8008f04:	4b2f      	ldr	r3, [pc, #188]	; (8008fc4 <__ieee754_pow+0x25c>)
 8008f06:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8008f0a:	429a      	cmp	r2, r3
 8008f0c:	d123      	bne.n	8008f56 <__ieee754_pow+0x1ee>
 8008f0e:	f1b9 0f00 	cmp.w	r9, #0
 8008f12:	da05      	bge.n	8008f20 <__ieee754_pow+0x1b8>
 8008f14:	4602      	mov	r2, r0
 8008f16:	460b      	mov	r3, r1
 8008f18:	2000      	movs	r0, #0
 8008f1a:	492a      	ldr	r1, [pc, #168]	; (8008fc4 <__ieee754_pow+0x25c>)
 8008f1c:	f7f7 fc3a 	bl	8000794 <__aeabi_ddiv>
 8008f20:	2d00      	cmp	r5, #0
 8008f22:	f6bf af40 	bge.w	8008da6 <__ieee754_pow+0x3e>
 8008f26:	9b04      	ldr	r3, [sp, #16]
 8008f28:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8008f2c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8008f30:	431c      	orrs	r4, r3
 8008f32:	d108      	bne.n	8008f46 <__ieee754_pow+0x1de>
 8008f34:	4602      	mov	r2, r0
 8008f36:	460b      	mov	r3, r1
 8008f38:	4610      	mov	r0, r2
 8008f3a:	4619      	mov	r1, r3
 8008f3c:	f7f7 f948 	bl	80001d0 <__aeabi_dsub>
 8008f40:	4602      	mov	r2, r0
 8008f42:	460b      	mov	r3, r1
 8008f44:	e78f      	b.n	8008e66 <__ieee754_pow+0xfe>
 8008f46:	9b04      	ldr	r3, [sp, #16]
 8008f48:	2b01      	cmp	r3, #1
 8008f4a:	f47f af2c 	bne.w	8008da6 <__ieee754_pow+0x3e>
 8008f4e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008f52:	4619      	mov	r1, r3
 8008f54:	e727      	b.n	8008da6 <__ieee754_pow+0x3e>
 8008f56:	0feb      	lsrs	r3, r5, #31
 8008f58:	3b01      	subs	r3, #1
 8008f5a:	9306      	str	r3, [sp, #24]
 8008f5c:	9a06      	ldr	r2, [sp, #24]
 8008f5e:	9b04      	ldr	r3, [sp, #16]
 8008f60:	4313      	orrs	r3, r2
 8008f62:	d102      	bne.n	8008f6a <__ieee754_pow+0x202>
 8008f64:	4632      	mov	r2, r6
 8008f66:	463b      	mov	r3, r7
 8008f68:	e7e6      	b.n	8008f38 <__ieee754_pow+0x1d0>
 8008f6a:	4b19      	ldr	r3, [pc, #100]	; (8008fd0 <__ieee754_pow+0x268>)
 8008f6c:	4598      	cmp	r8, r3
 8008f6e:	f340 80fb 	ble.w	8009168 <__ieee754_pow+0x400>
 8008f72:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8008f76:	4598      	cmp	r8, r3
 8008f78:	4b13      	ldr	r3, [pc, #76]	; (8008fc8 <__ieee754_pow+0x260>)
 8008f7a:	dd0c      	ble.n	8008f96 <__ieee754_pow+0x22e>
 8008f7c:	429c      	cmp	r4, r3
 8008f7e:	dc0f      	bgt.n	8008fa0 <__ieee754_pow+0x238>
 8008f80:	f1b9 0f00 	cmp.w	r9, #0
 8008f84:	da0f      	bge.n	8008fa6 <__ieee754_pow+0x23e>
 8008f86:	2000      	movs	r0, #0
 8008f88:	b009      	add	sp, #36	; 0x24
 8008f8a:	ecbd 8b06 	vpop	{d8-d10}
 8008f8e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f92:	f000 bcc2 	b.w	800991a <__math_oflow>
 8008f96:	429c      	cmp	r4, r3
 8008f98:	dbf2      	blt.n	8008f80 <__ieee754_pow+0x218>
 8008f9a:	4b0a      	ldr	r3, [pc, #40]	; (8008fc4 <__ieee754_pow+0x25c>)
 8008f9c:	429c      	cmp	r4, r3
 8008f9e:	dd19      	ble.n	8008fd4 <__ieee754_pow+0x26c>
 8008fa0:	f1b9 0f00 	cmp.w	r9, #0
 8008fa4:	dcef      	bgt.n	8008f86 <__ieee754_pow+0x21e>
 8008fa6:	2000      	movs	r0, #0
 8008fa8:	b009      	add	sp, #36	; 0x24
 8008faa:	ecbd 8b06 	vpop	{d8-d10}
 8008fae:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fb2:	f000 bca9 	b.w	8009908 <__math_uflow>
 8008fb6:	bf00      	nop
 8008fb8:	fff00000 	.word	0xfff00000
 8008fbc:	7ff00000 	.word	0x7ff00000
 8008fc0:	433fffff 	.word	0x433fffff
 8008fc4:	3ff00000 	.word	0x3ff00000
 8008fc8:	3fefffff 	.word	0x3fefffff
 8008fcc:	3fe00000 	.word	0x3fe00000
 8008fd0:	41e00000 	.word	0x41e00000
 8008fd4:	4b60      	ldr	r3, [pc, #384]	; (8009158 <__ieee754_pow+0x3f0>)
 8008fd6:	2200      	movs	r2, #0
 8008fd8:	f7f7 f8fa 	bl	80001d0 <__aeabi_dsub>
 8008fdc:	a354      	add	r3, pc, #336	; (adr r3, 8009130 <__ieee754_pow+0x3c8>)
 8008fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fe2:	4604      	mov	r4, r0
 8008fe4:	460d      	mov	r5, r1
 8008fe6:	f7f7 faab 	bl	8000540 <__aeabi_dmul>
 8008fea:	a353      	add	r3, pc, #332	; (adr r3, 8009138 <__ieee754_pow+0x3d0>)
 8008fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ff0:	4606      	mov	r6, r0
 8008ff2:	460f      	mov	r7, r1
 8008ff4:	4620      	mov	r0, r4
 8008ff6:	4629      	mov	r1, r5
 8008ff8:	f7f7 faa2 	bl	8000540 <__aeabi_dmul>
 8008ffc:	4b57      	ldr	r3, [pc, #348]	; (800915c <__ieee754_pow+0x3f4>)
 8008ffe:	4682      	mov	sl, r0
 8009000:	468b      	mov	fp, r1
 8009002:	2200      	movs	r2, #0
 8009004:	4620      	mov	r0, r4
 8009006:	4629      	mov	r1, r5
 8009008:	f7f7 fa9a 	bl	8000540 <__aeabi_dmul>
 800900c:	4602      	mov	r2, r0
 800900e:	460b      	mov	r3, r1
 8009010:	a14b      	add	r1, pc, #300	; (adr r1, 8009140 <__ieee754_pow+0x3d8>)
 8009012:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009016:	f7f7 f8db 	bl	80001d0 <__aeabi_dsub>
 800901a:	4622      	mov	r2, r4
 800901c:	462b      	mov	r3, r5
 800901e:	f7f7 fa8f 	bl	8000540 <__aeabi_dmul>
 8009022:	4602      	mov	r2, r0
 8009024:	460b      	mov	r3, r1
 8009026:	2000      	movs	r0, #0
 8009028:	494d      	ldr	r1, [pc, #308]	; (8009160 <__ieee754_pow+0x3f8>)
 800902a:	f7f7 f8d1 	bl	80001d0 <__aeabi_dsub>
 800902e:	4622      	mov	r2, r4
 8009030:	4680      	mov	r8, r0
 8009032:	4689      	mov	r9, r1
 8009034:	462b      	mov	r3, r5
 8009036:	4620      	mov	r0, r4
 8009038:	4629      	mov	r1, r5
 800903a:	f7f7 fa81 	bl	8000540 <__aeabi_dmul>
 800903e:	4602      	mov	r2, r0
 8009040:	460b      	mov	r3, r1
 8009042:	4640      	mov	r0, r8
 8009044:	4649      	mov	r1, r9
 8009046:	f7f7 fa7b 	bl	8000540 <__aeabi_dmul>
 800904a:	a33f      	add	r3, pc, #252	; (adr r3, 8009148 <__ieee754_pow+0x3e0>)
 800904c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009050:	f7f7 fa76 	bl	8000540 <__aeabi_dmul>
 8009054:	4602      	mov	r2, r0
 8009056:	460b      	mov	r3, r1
 8009058:	4650      	mov	r0, sl
 800905a:	4659      	mov	r1, fp
 800905c:	f7f7 f8b8 	bl	80001d0 <__aeabi_dsub>
 8009060:	4602      	mov	r2, r0
 8009062:	460b      	mov	r3, r1
 8009064:	4680      	mov	r8, r0
 8009066:	4689      	mov	r9, r1
 8009068:	4630      	mov	r0, r6
 800906a:	4639      	mov	r1, r7
 800906c:	f7f7 f8b2 	bl	80001d4 <__adddf3>
 8009070:	2000      	movs	r0, #0
 8009072:	4632      	mov	r2, r6
 8009074:	463b      	mov	r3, r7
 8009076:	4604      	mov	r4, r0
 8009078:	460d      	mov	r5, r1
 800907a:	f7f7 f8a9 	bl	80001d0 <__aeabi_dsub>
 800907e:	4602      	mov	r2, r0
 8009080:	460b      	mov	r3, r1
 8009082:	4640      	mov	r0, r8
 8009084:	4649      	mov	r1, r9
 8009086:	f7f7 f8a3 	bl	80001d0 <__aeabi_dsub>
 800908a:	9b04      	ldr	r3, [sp, #16]
 800908c:	9a06      	ldr	r2, [sp, #24]
 800908e:	3b01      	subs	r3, #1
 8009090:	4313      	orrs	r3, r2
 8009092:	4682      	mov	sl, r0
 8009094:	468b      	mov	fp, r1
 8009096:	f040 81e7 	bne.w	8009468 <__ieee754_pow+0x700>
 800909a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8009150 <__ieee754_pow+0x3e8>
 800909e:	eeb0 8a47 	vmov.f32	s16, s14
 80090a2:	eef0 8a67 	vmov.f32	s17, s15
 80090a6:	e9dd 6700 	ldrd	r6, r7, [sp]
 80090aa:	2600      	movs	r6, #0
 80090ac:	4632      	mov	r2, r6
 80090ae:	463b      	mov	r3, r7
 80090b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80090b4:	f7f7 f88c 	bl	80001d0 <__aeabi_dsub>
 80090b8:	4622      	mov	r2, r4
 80090ba:	462b      	mov	r3, r5
 80090bc:	f7f7 fa40 	bl	8000540 <__aeabi_dmul>
 80090c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80090c4:	4680      	mov	r8, r0
 80090c6:	4689      	mov	r9, r1
 80090c8:	4650      	mov	r0, sl
 80090ca:	4659      	mov	r1, fp
 80090cc:	f7f7 fa38 	bl	8000540 <__aeabi_dmul>
 80090d0:	4602      	mov	r2, r0
 80090d2:	460b      	mov	r3, r1
 80090d4:	4640      	mov	r0, r8
 80090d6:	4649      	mov	r1, r9
 80090d8:	f7f7 f87c 	bl	80001d4 <__adddf3>
 80090dc:	4632      	mov	r2, r6
 80090de:	463b      	mov	r3, r7
 80090e0:	4680      	mov	r8, r0
 80090e2:	4689      	mov	r9, r1
 80090e4:	4620      	mov	r0, r4
 80090e6:	4629      	mov	r1, r5
 80090e8:	f7f7 fa2a 	bl	8000540 <__aeabi_dmul>
 80090ec:	460b      	mov	r3, r1
 80090ee:	4604      	mov	r4, r0
 80090f0:	460d      	mov	r5, r1
 80090f2:	4602      	mov	r2, r0
 80090f4:	4649      	mov	r1, r9
 80090f6:	4640      	mov	r0, r8
 80090f8:	f7f7 f86c 	bl	80001d4 <__adddf3>
 80090fc:	4b19      	ldr	r3, [pc, #100]	; (8009164 <__ieee754_pow+0x3fc>)
 80090fe:	4299      	cmp	r1, r3
 8009100:	ec45 4b19 	vmov	d9, r4, r5
 8009104:	4606      	mov	r6, r0
 8009106:	460f      	mov	r7, r1
 8009108:	468b      	mov	fp, r1
 800910a:	f340 82f0 	ble.w	80096ee <__ieee754_pow+0x986>
 800910e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8009112:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8009116:	4303      	orrs	r3, r0
 8009118:	f000 81e4 	beq.w	80094e4 <__ieee754_pow+0x77c>
 800911c:	ec51 0b18 	vmov	r0, r1, d8
 8009120:	2200      	movs	r2, #0
 8009122:	2300      	movs	r3, #0
 8009124:	f7f7 fc7e 	bl	8000a24 <__aeabi_dcmplt>
 8009128:	3800      	subs	r0, #0
 800912a:	bf18      	it	ne
 800912c:	2001      	movne	r0, #1
 800912e:	e72b      	b.n	8008f88 <__ieee754_pow+0x220>
 8009130:	60000000 	.word	0x60000000
 8009134:	3ff71547 	.word	0x3ff71547
 8009138:	f85ddf44 	.word	0xf85ddf44
 800913c:	3e54ae0b 	.word	0x3e54ae0b
 8009140:	55555555 	.word	0x55555555
 8009144:	3fd55555 	.word	0x3fd55555
 8009148:	652b82fe 	.word	0x652b82fe
 800914c:	3ff71547 	.word	0x3ff71547
 8009150:	00000000 	.word	0x00000000
 8009154:	bff00000 	.word	0xbff00000
 8009158:	3ff00000 	.word	0x3ff00000
 800915c:	3fd00000 	.word	0x3fd00000
 8009160:	3fe00000 	.word	0x3fe00000
 8009164:	408fffff 	.word	0x408fffff
 8009168:	4bd5      	ldr	r3, [pc, #852]	; (80094c0 <__ieee754_pow+0x758>)
 800916a:	402b      	ands	r3, r5
 800916c:	2200      	movs	r2, #0
 800916e:	b92b      	cbnz	r3, 800917c <__ieee754_pow+0x414>
 8009170:	4bd4      	ldr	r3, [pc, #848]	; (80094c4 <__ieee754_pow+0x75c>)
 8009172:	f7f7 f9e5 	bl	8000540 <__aeabi_dmul>
 8009176:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800917a:	460c      	mov	r4, r1
 800917c:	1523      	asrs	r3, r4, #20
 800917e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009182:	4413      	add	r3, r2
 8009184:	9305      	str	r3, [sp, #20]
 8009186:	4bd0      	ldr	r3, [pc, #832]	; (80094c8 <__ieee754_pow+0x760>)
 8009188:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800918c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8009190:	429c      	cmp	r4, r3
 8009192:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8009196:	dd08      	ble.n	80091aa <__ieee754_pow+0x442>
 8009198:	4bcc      	ldr	r3, [pc, #816]	; (80094cc <__ieee754_pow+0x764>)
 800919a:	429c      	cmp	r4, r3
 800919c:	f340 8162 	ble.w	8009464 <__ieee754_pow+0x6fc>
 80091a0:	9b05      	ldr	r3, [sp, #20]
 80091a2:	3301      	adds	r3, #1
 80091a4:	9305      	str	r3, [sp, #20]
 80091a6:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80091aa:	2400      	movs	r4, #0
 80091ac:	00e3      	lsls	r3, r4, #3
 80091ae:	9307      	str	r3, [sp, #28]
 80091b0:	4bc7      	ldr	r3, [pc, #796]	; (80094d0 <__ieee754_pow+0x768>)
 80091b2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80091b6:	ed93 7b00 	vldr	d7, [r3]
 80091ba:	4629      	mov	r1, r5
 80091bc:	ec53 2b17 	vmov	r2, r3, d7
 80091c0:	eeb0 9a47 	vmov.f32	s18, s14
 80091c4:	eef0 9a67 	vmov.f32	s19, s15
 80091c8:	4682      	mov	sl, r0
 80091ca:	f7f7 f801 	bl	80001d0 <__aeabi_dsub>
 80091ce:	4652      	mov	r2, sl
 80091d0:	4606      	mov	r6, r0
 80091d2:	460f      	mov	r7, r1
 80091d4:	462b      	mov	r3, r5
 80091d6:	ec51 0b19 	vmov	r0, r1, d9
 80091da:	f7f6 fffb 	bl	80001d4 <__adddf3>
 80091de:	4602      	mov	r2, r0
 80091e0:	460b      	mov	r3, r1
 80091e2:	2000      	movs	r0, #0
 80091e4:	49bb      	ldr	r1, [pc, #748]	; (80094d4 <__ieee754_pow+0x76c>)
 80091e6:	f7f7 fad5 	bl	8000794 <__aeabi_ddiv>
 80091ea:	ec41 0b1a 	vmov	d10, r0, r1
 80091ee:	4602      	mov	r2, r0
 80091f0:	460b      	mov	r3, r1
 80091f2:	4630      	mov	r0, r6
 80091f4:	4639      	mov	r1, r7
 80091f6:	f7f7 f9a3 	bl	8000540 <__aeabi_dmul>
 80091fa:	2300      	movs	r3, #0
 80091fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009200:	9302      	str	r3, [sp, #8]
 8009202:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8009206:	46ab      	mov	fp, r5
 8009208:	106d      	asrs	r5, r5, #1
 800920a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800920e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8009212:	ec41 0b18 	vmov	d8, r0, r1
 8009216:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800921a:	2200      	movs	r2, #0
 800921c:	4640      	mov	r0, r8
 800921e:	4649      	mov	r1, r9
 8009220:	4614      	mov	r4, r2
 8009222:	461d      	mov	r5, r3
 8009224:	f7f7 f98c 	bl	8000540 <__aeabi_dmul>
 8009228:	4602      	mov	r2, r0
 800922a:	460b      	mov	r3, r1
 800922c:	4630      	mov	r0, r6
 800922e:	4639      	mov	r1, r7
 8009230:	f7f6 ffce 	bl	80001d0 <__aeabi_dsub>
 8009234:	ec53 2b19 	vmov	r2, r3, d9
 8009238:	4606      	mov	r6, r0
 800923a:	460f      	mov	r7, r1
 800923c:	4620      	mov	r0, r4
 800923e:	4629      	mov	r1, r5
 8009240:	f7f6 ffc6 	bl	80001d0 <__aeabi_dsub>
 8009244:	4602      	mov	r2, r0
 8009246:	460b      	mov	r3, r1
 8009248:	4650      	mov	r0, sl
 800924a:	4659      	mov	r1, fp
 800924c:	f7f6 ffc0 	bl	80001d0 <__aeabi_dsub>
 8009250:	4642      	mov	r2, r8
 8009252:	464b      	mov	r3, r9
 8009254:	f7f7 f974 	bl	8000540 <__aeabi_dmul>
 8009258:	4602      	mov	r2, r0
 800925a:	460b      	mov	r3, r1
 800925c:	4630      	mov	r0, r6
 800925e:	4639      	mov	r1, r7
 8009260:	f7f6 ffb6 	bl	80001d0 <__aeabi_dsub>
 8009264:	ec53 2b1a 	vmov	r2, r3, d10
 8009268:	f7f7 f96a 	bl	8000540 <__aeabi_dmul>
 800926c:	ec53 2b18 	vmov	r2, r3, d8
 8009270:	ec41 0b19 	vmov	d9, r0, r1
 8009274:	ec51 0b18 	vmov	r0, r1, d8
 8009278:	f7f7 f962 	bl	8000540 <__aeabi_dmul>
 800927c:	a37c      	add	r3, pc, #496	; (adr r3, 8009470 <__ieee754_pow+0x708>)
 800927e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009282:	4604      	mov	r4, r0
 8009284:	460d      	mov	r5, r1
 8009286:	f7f7 f95b 	bl	8000540 <__aeabi_dmul>
 800928a:	a37b      	add	r3, pc, #492	; (adr r3, 8009478 <__ieee754_pow+0x710>)
 800928c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009290:	f7f6 ffa0 	bl	80001d4 <__adddf3>
 8009294:	4622      	mov	r2, r4
 8009296:	462b      	mov	r3, r5
 8009298:	f7f7 f952 	bl	8000540 <__aeabi_dmul>
 800929c:	a378      	add	r3, pc, #480	; (adr r3, 8009480 <__ieee754_pow+0x718>)
 800929e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092a2:	f7f6 ff97 	bl	80001d4 <__adddf3>
 80092a6:	4622      	mov	r2, r4
 80092a8:	462b      	mov	r3, r5
 80092aa:	f7f7 f949 	bl	8000540 <__aeabi_dmul>
 80092ae:	a376      	add	r3, pc, #472	; (adr r3, 8009488 <__ieee754_pow+0x720>)
 80092b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092b4:	f7f6 ff8e 	bl	80001d4 <__adddf3>
 80092b8:	4622      	mov	r2, r4
 80092ba:	462b      	mov	r3, r5
 80092bc:	f7f7 f940 	bl	8000540 <__aeabi_dmul>
 80092c0:	a373      	add	r3, pc, #460	; (adr r3, 8009490 <__ieee754_pow+0x728>)
 80092c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092c6:	f7f6 ff85 	bl	80001d4 <__adddf3>
 80092ca:	4622      	mov	r2, r4
 80092cc:	462b      	mov	r3, r5
 80092ce:	f7f7 f937 	bl	8000540 <__aeabi_dmul>
 80092d2:	a371      	add	r3, pc, #452	; (adr r3, 8009498 <__ieee754_pow+0x730>)
 80092d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092d8:	f7f6 ff7c 	bl	80001d4 <__adddf3>
 80092dc:	4622      	mov	r2, r4
 80092de:	4606      	mov	r6, r0
 80092e0:	460f      	mov	r7, r1
 80092e2:	462b      	mov	r3, r5
 80092e4:	4620      	mov	r0, r4
 80092e6:	4629      	mov	r1, r5
 80092e8:	f7f7 f92a 	bl	8000540 <__aeabi_dmul>
 80092ec:	4602      	mov	r2, r0
 80092ee:	460b      	mov	r3, r1
 80092f0:	4630      	mov	r0, r6
 80092f2:	4639      	mov	r1, r7
 80092f4:	f7f7 f924 	bl	8000540 <__aeabi_dmul>
 80092f8:	4642      	mov	r2, r8
 80092fa:	4604      	mov	r4, r0
 80092fc:	460d      	mov	r5, r1
 80092fe:	464b      	mov	r3, r9
 8009300:	ec51 0b18 	vmov	r0, r1, d8
 8009304:	f7f6 ff66 	bl	80001d4 <__adddf3>
 8009308:	ec53 2b19 	vmov	r2, r3, d9
 800930c:	f7f7 f918 	bl	8000540 <__aeabi_dmul>
 8009310:	4622      	mov	r2, r4
 8009312:	462b      	mov	r3, r5
 8009314:	f7f6 ff5e 	bl	80001d4 <__adddf3>
 8009318:	4642      	mov	r2, r8
 800931a:	4682      	mov	sl, r0
 800931c:	468b      	mov	fp, r1
 800931e:	464b      	mov	r3, r9
 8009320:	4640      	mov	r0, r8
 8009322:	4649      	mov	r1, r9
 8009324:	f7f7 f90c 	bl	8000540 <__aeabi_dmul>
 8009328:	4b6b      	ldr	r3, [pc, #428]	; (80094d8 <__ieee754_pow+0x770>)
 800932a:	2200      	movs	r2, #0
 800932c:	4606      	mov	r6, r0
 800932e:	460f      	mov	r7, r1
 8009330:	f7f6 ff50 	bl	80001d4 <__adddf3>
 8009334:	4652      	mov	r2, sl
 8009336:	465b      	mov	r3, fp
 8009338:	f7f6 ff4c 	bl	80001d4 <__adddf3>
 800933c:	2000      	movs	r0, #0
 800933e:	4604      	mov	r4, r0
 8009340:	460d      	mov	r5, r1
 8009342:	4602      	mov	r2, r0
 8009344:	460b      	mov	r3, r1
 8009346:	4640      	mov	r0, r8
 8009348:	4649      	mov	r1, r9
 800934a:	f7f7 f8f9 	bl	8000540 <__aeabi_dmul>
 800934e:	4b62      	ldr	r3, [pc, #392]	; (80094d8 <__ieee754_pow+0x770>)
 8009350:	4680      	mov	r8, r0
 8009352:	4689      	mov	r9, r1
 8009354:	2200      	movs	r2, #0
 8009356:	4620      	mov	r0, r4
 8009358:	4629      	mov	r1, r5
 800935a:	f7f6 ff39 	bl	80001d0 <__aeabi_dsub>
 800935e:	4632      	mov	r2, r6
 8009360:	463b      	mov	r3, r7
 8009362:	f7f6 ff35 	bl	80001d0 <__aeabi_dsub>
 8009366:	4602      	mov	r2, r0
 8009368:	460b      	mov	r3, r1
 800936a:	4650      	mov	r0, sl
 800936c:	4659      	mov	r1, fp
 800936e:	f7f6 ff2f 	bl	80001d0 <__aeabi_dsub>
 8009372:	ec53 2b18 	vmov	r2, r3, d8
 8009376:	f7f7 f8e3 	bl	8000540 <__aeabi_dmul>
 800937a:	4622      	mov	r2, r4
 800937c:	4606      	mov	r6, r0
 800937e:	460f      	mov	r7, r1
 8009380:	462b      	mov	r3, r5
 8009382:	ec51 0b19 	vmov	r0, r1, d9
 8009386:	f7f7 f8db 	bl	8000540 <__aeabi_dmul>
 800938a:	4602      	mov	r2, r0
 800938c:	460b      	mov	r3, r1
 800938e:	4630      	mov	r0, r6
 8009390:	4639      	mov	r1, r7
 8009392:	f7f6 ff1f 	bl	80001d4 <__adddf3>
 8009396:	4606      	mov	r6, r0
 8009398:	460f      	mov	r7, r1
 800939a:	4602      	mov	r2, r0
 800939c:	460b      	mov	r3, r1
 800939e:	4640      	mov	r0, r8
 80093a0:	4649      	mov	r1, r9
 80093a2:	f7f6 ff17 	bl	80001d4 <__adddf3>
 80093a6:	a33e      	add	r3, pc, #248	; (adr r3, 80094a0 <__ieee754_pow+0x738>)
 80093a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093ac:	2000      	movs	r0, #0
 80093ae:	4604      	mov	r4, r0
 80093b0:	460d      	mov	r5, r1
 80093b2:	f7f7 f8c5 	bl	8000540 <__aeabi_dmul>
 80093b6:	4642      	mov	r2, r8
 80093b8:	ec41 0b18 	vmov	d8, r0, r1
 80093bc:	464b      	mov	r3, r9
 80093be:	4620      	mov	r0, r4
 80093c0:	4629      	mov	r1, r5
 80093c2:	f7f6 ff05 	bl	80001d0 <__aeabi_dsub>
 80093c6:	4602      	mov	r2, r0
 80093c8:	460b      	mov	r3, r1
 80093ca:	4630      	mov	r0, r6
 80093cc:	4639      	mov	r1, r7
 80093ce:	f7f6 feff 	bl	80001d0 <__aeabi_dsub>
 80093d2:	a335      	add	r3, pc, #212	; (adr r3, 80094a8 <__ieee754_pow+0x740>)
 80093d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093d8:	f7f7 f8b2 	bl	8000540 <__aeabi_dmul>
 80093dc:	a334      	add	r3, pc, #208	; (adr r3, 80094b0 <__ieee754_pow+0x748>)
 80093de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093e2:	4606      	mov	r6, r0
 80093e4:	460f      	mov	r7, r1
 80093e6:	4620      	mov	r0, r4
 80093e8:	4629      	mov	r1, r5
 80093ea:	f7f7 f8a9 	bl	8000540 <__aeabi_dmul>
 80093ee:	4602      	mov	r2, r0
 80093f0:	460b      	mov	r3, r1
 80093f2:	4630      	mov	r0, r6
 80093f4:	4639      	mov	r1, r7
 80093f6:	f7f6 feed 	bl	80001d4 <__adddf3>
 80093fa:	9a07      	ldr	r2, [sp, #28]
 80093fc:	4b37      	ldr	r3, [pc, #220]	; (80094dc <__ieee754_pow+0x774>)
 80093fe:	4413      	add	r3, r2
 8009400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009404:	f7f6 fee6 	bl	80001d4 <__adddf3>
 8009408:	4682      	mov	sl, r0
 800940a:	9805      	ldr	r0, [sp, #20]
 800940c:	468b      	mov	fp, r1
 800940e:	f7f7 f82d 	bl	800046c <__aeabi_i2d>
 8009412:	9a07      	ldr	r2, [sp, #28]
 8009414:	4b32      	ldr	r3, [pc, #200]	; (80094e0 <__ieee754_pow+0x778>)
 8009416:	4413      	add	r3, r2
 8009418:	e9d3 8900 	ldrd	r8, r9, [r3]
 800941c:	4606      	mov	r6, r0
 800941e:	460f      	mov	r7, r1
 8009420:	4652      	mov	r2, sl
 8009422:	465b      	mov	r3, fp
 8009424:	ec51 0b18 	vmov	r0, r1, d8
 8009428:	f7f6 fed4 	bl	80001d4 <__adddf3>
 800942c:	4642      	mov	r2, r8
 800942e:	464b      	mov	r3, r9
 8009430:	f7f6 fed0 	bl	80001d4 <__adddf3>
 8009434:	4632      	mov	r2, r6
 8009436:	463b      	mov	r3, r7
 8009438:	f7f6 fecc 	bl	80001d4 <__adddf3>
 800943c:	2000      	movs	r0, #0
 800943e:	4632      	mov	r2, r6
 8009440:	463b      	mov	r3, r7
 8009442:	4604      	mov	r4, r0
 8009444:	460d      	mov	r5, r1
 8009446:	f7f6 fec3 	bl	80001d0 <__aeabi_dsub>
 800944a:	4642      	mov	r2, r8
 800944c:	464b      	mov	r3, r9
 800944e:	f7f6 febf 	bl	80001d0 <__aeabi_dsub>
 8009452:	ec53 2b18 	vmov	r2, r3, d8
 8009456:	f7f6 febb 	bl	80001d0 <__aeabi_dsub>
 800945a:	4602      	mov	r2, r0
 800945c:	460b      	mov	r3, r1
 800945e:	4650      	mov	r0, sl
 8009460:	4659      	mov	r1, fp
 8009462:	e610      	b.n	8009086 <__ieee754_pow+0x31e>
 8009464:	2401      	movs	r4, #1
 8009466:	e6a1      	b.n	80091ac <__ieee754_pow+0x444>
 8009468:	ed9f 7b13 	vldr	d7, [pc, #76]	; 80094b8 <__ieee754_pow+0x750>
 800946c:	e617      	b.n	800909e <__ieee754_pow+0x336>
 800946e:	bf00      	nop
 8009470:	4a454eef 	.word	0x4a454eef
 8009474:	3fca7e28 	.word	0x3fca7e28
 8009478:	93c9db65 	.word	0x93c9db65
 800947c:	3fcd864a 	.word	0x3fcd864a
 8009480:	a91d4101 	.word	0xa91d4101
 8009484:	3fd17460 	.word	0x3fd17460
 8009488:	518f264d 	.word	0x518f264d
 800948c:	3fd55555 	.word	0x3fd55555
 8009490:	db6fabff 	.word	0xdb6fabff
 8009494:	3fdb6db6 	.word	0x3fdb6db6
 8009498:	33333303 	.word	0x33333303
 800949c:	3fe33333 	.word	0x3fe33333
 80094a0:	e0000000 	.word	0xe0000000
 80094a4:	3feec709 	.word	0x3feec709
 80094a8:	dc3a03fd 	.word	0xdc3a03fd
 80094ac:	3feec709 	.word	0x3feec709
 80094b0:	145b01f5 	.word	0x145b01f5
 80094b4:	be3e2fe0 	.word	0xbe3e2fe0
 80094b8:	00000000 	.word	0x00000000
 80094bc:	3ff00000 	.word	0x3ff00000
 80094c0:	7ff00000 	.word	0x7ff00000
 80094c4:	43400000 	.word	0x43400000
 80094c8:	0003988e 	.word	0x0003988e
 80094cc:	000bb679 	.word	0x000bb679
 80094d0:	08009b28 	.word	0x08009b28
 80094d4:	3ff00000 	.word	0x3ff00000
 80094d8:	40080000 	.word	0x40080000
 80094dc:	08009b48 	.word	0x08009b48
 80094e0:	08009b38 	.word	0x08009b38
 80094e4:	a3b3      	add	r3, pc, #716	; (adr r3, 80097b4 <__ieee754_pow+0xa4c>)
 80094e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094ea:	4640      	mov	r0, r8
 80094ec:	4649      	mov	r1, r9
 80094ee:	f7f6 fe71 	bl	80001d4 <__adddf3>
 80094f2:	4622      	mov	r2, r4
 80094f4:	ec41 0b1a 	vmov	d10, r0, r1
 80094f8:	462b      	mov	r3, r5
 80094fa:	4630      	mov	r0, r6
 80094fc:	4639      	mov	r1, r7
 80094fe:	f7f6 fe67 	bl	80001d0 <__aeabi_dsub>
 8009502:	4602      	mov	r2, r0
 8009504:	460b      	mov	r3, r1
 8009506:	ec51 0b1a 	vmov	r0, r1, d10
 800950a:	f7f7 faa9 	bl	8000a60 <__aeabi_dcmpgt>
 800950e:	2800      	cmp	r0, #0
 8009510:	f47f ae04 	bne.w	800911c <__ieee754_pow+0x3b4>
 8009514:	4aa2      	ldr	r2, [pc, #648]	; (80097a0 <__ieee754_pow+0xa38>)
 8009516:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800951a:	4293      	cmp	r3, r2
 800951c:	f340 8107 	ble.w	800972e <__ieee754_pow+0x9c6>
 8009520:	151b      	asrs	r3, r3, #20
 8009522:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8009526:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800952a:	fa4a fa03 	asr.w	sl, sl, r3
 800952e:	44da      	add	sl, fp
 8009530:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8009534:	489b      	ldr	r0, [pc, #620]	; (80097a4 <__ieee754_pow+0xa3c>)
 8009536:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800953a:	4108      	asrs	r0, r1
 800953c:	ea00 030a 	and.w	r3, r0, sl
 8009540:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8009544:	f1c1 0114 	rsb	r1, r1, #20
 8009548:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800954c:	fa4a fa01 	asr.w	sl, sl, r1
 8009550:	f1bb 0f00 	cmp.w	fp, #0
 8009554:	f04f 0200 	mov.w	r2, #0
 8009558:	4620      	mov	r0, r4
 800955a:	4629      	mov	r1, r5
 800955c:	bfb8      	it	lt
 800955e:	f1ca 0a00 	rsblt	sl, sl, #0
 8009562:	f7f6 fe35 	bl	80001d0 <__aeabi_dsub>
 8009566:	ec41 0b19 	vmov	d9, r0, r1
 800956a:	4642      	mov	r2, r8
 800956c:	464b      	mov	r3, r9
 800956e:	ec51 0b19 	vmov	r0, r1, d9
 8009572:	f7f6 fe2f 	bl	80001d4 <__adddf3>
 8009576:	a37a      	add	r3, pc, #488	; (adr r3, 8009760 <__ieee754_pow+0x9f8>)
 8009578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800957c:	2000      	movs	r0, #0
 800957e:	4604      	mov	r4, r0
 8009580:	460d      	mov	r5, r1
 8009582:	f7f6 ffdd 	bl	8000540 <__aeabi_dmul>
 8009586:	ec53 2b19 	vmov	r2, r3, d9
 800958a:	4606      	mov	r6, r0
 800958c:	460f      	mov	r7, r1
 800958e:	4620      	mov	r0, r4
 8009590:	4629      	mov	r1, r5
 8009592:	f7f6 fe1d 	bl	80001d0 <__aeabi_dsub>
 8009596:	4602      	mov	r2, r0
 8009598:	460b      	mov	r3, r1
 800959a:	4640      	mov	r0, r8
 800959c:	4649      	mov	r1, r9
 800959e:	f7f6 fe17 	bl	80001d0 <__aeabi_dsub>
 80095a2:	a371      	add	r3, pc, #452	; (adr r3, 8009768 <__ieee754_pow+0xa00>)
 80095a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095a8:	f7f6 ffca 	bl	8000540 <__aeabi_dmul>
 80095ac:	a370      	add	r3, pc, #448	; (adr r3, 8009770 <__ieee754_pow+0xa08>)
 80095ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095b2:	4680      	mov	r8, r0
 80095b4:	4689      	mov	r9, r1
 80095b6:	4620      	mov	r0, r4
 80095b8:	4629      	mov	r1, r5
 80095ba:	f7f6 ffc1 	bl	8000540 <__aeabi_dmul>
 80095be:	4602      	mov	r2, r0
 80095c0:	460b      	mov	r3, r1
 80095c2:	4640      	mov	r0, r8
 80095c4:	4649      	mov	r1, r9
 80095c6:	f7f6 fe05 	bl	80001d4 <__adddf3>
 80095ca:	4604      	mov	r4, r0
 80095cc:	460d      	mov	r5, r1
 80095ce:	4602      	mov	r2, r0
 80095d0:	460b      	mov	r3, r1
 80095d2:	4630      	mov	r0, r6
 80095d4:	4639      	mov	r1, r7
 80095d6:	f7f6 fdfd 	bl	80001d4 <__adddf3>
 80095da:	4632      	mov	r2, r6
 80095dc:	463b      	mov	r3, r7
 80095de:	4680      	mov	r8, r0
 80095e0:	4689      	mov	r9, r1
 80095e2:	f7f6 fdf5 	bl	80001d0 <__aeabi_dsub>
 80095e6:	4602      	mov	r2, r0
 80095e8:	460b      	mov	r3, r1
 80095ea:	4620      	mov	r0, r4
 80095ec:	4629      	mov	r1, r5
 80095ee:	f7f6 fdef 	bl	80001d0 <__aeabi_dsub>
 80095f2:	4642      	mov	r2, r8
 80095f4:	4606      	mov	r6, r0
 80095f6:	460f      	mov	r7, r1
 80095f8:	464b      	mov	r3, r9
 80095fa:	4640      	mov	r0, r8
 80095fc:	4649      	mov	r1, r9
 80095fe:	f7f6 ff9f 	bl	8000540 <__aeabi_dmul>
 8009602:	a35d      	add	r3, pc, #372	; (adr r3, 8009778 <__ieee754_pow+0xa10>)
 8009604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009608:	4604      	mov	r4, r0
 800960a:	460d      	mov	r5, r1
 800960c:	f7f6 ff98 	bl	8000540 <__aeabi_dmul>
 8009610:	a35b      	add	r3, pc, #364	; (adr r3, 8009780 <__ieee754_pow+0xa18>)
 8009612:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009616:	f7f6 fddb 	bl	80001d0 <__aeabi_dsub>
 800961a:	4622      	mov	r2, r4
 800961c:	462b      	mov	r3, r5
 800961e:	f7f6 ff8f 	bl	8000540 <__aeabi_dmul>
 8009622:	a359      	add	r3, pc, #356	; (adr r3, 8009788 <__ieee754_pow+0xa20>)
 8009624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009628:	f7f6 fdd4 	bl	80001d4 <__adddf3>
 800962c:	4622      	mov	r2, r4
 800962e:	462b      	mov	r3, r5
 8009630:	f7f6 ff86 	bl	8000540 <__aeabi_dmul>
 8009634:	a356      	add	r3, pc, #344	; (adr r3, 8009790 <__ieee754_pow+0xa28>)
 8009636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800963a:	f7f6 fdc9 	bl	80001d0 <__aeabi_dsub>
 800963e:	4622      	mov	r2, r4
 8009640:	462b      	mov	r3, r5
 8009642:	f7f6 ff7d 	bl	8000540 <__aeabi_dmul>
 8009646:	a354      	add	r3, pc, #336	; (adr r3, 8009798 <__ieee754_pow+0xa30>)
 8009648:	e9d3 2300 	ldrd	r2, r3, [r3]
 800964c:	f7f6 fdc2 	bl	80001d4 <__adddf3>
 8009650:	4622      	mov	r2, r4
 8009652:	462b      	mov	r3, r5
 8009654:	f7f6 ff74 	bl	8000540 <__aeabi_dmul>
 8009658:	4602      	mov	r2, r0
 800965a:	460b      	mov	r3, r1
 800965c:	4640      	mov	r0, r8
 800965e:	4649      	mov	r1, r9
 8009660:	f7f6 fdb6 	bl	80001d0 <__aeabi_dsub>
 8009664:	4604      	mov	r4, r0
 8009666:	460d      	mov	r5, r1
 8009668:	4602      	mov	r2, r0
 800966a:	460b      	mov	r3, r1
 800966c:	4640      	mov	r0, r8
 800966e:	4649      	mov	r1, r9
 8009670:	f7f6 ff66 	bl	8000540 <__aeabi_dmul>
 8009674:	2200      	movs	r2, #0
 8009676:	ec41 0b19 	vmov	d9, r0, r1
 800967a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800967e:	4620      	mov	r0, r4
 8009680:	4629      	mov	r1, r5
 8009682:	f7f6 fda5 	bl	80001d0 <__aeabi_dsub>
 8009686:	4602      	mov	r2, r0
 8009688:	460b      	mov	r3, r1
 800968a:	ec51 0b19 	vmov	r0, r1, d9
 800968e:	f7f7 f881 	bl	8000794 <__aeabi_ddiv>
 8009692:	4632      	mov	r2, r6
 8009694:	4604      	mov	r4, r0
 8009696:	460d      	mov	r5, r1
 8009698:	463b      	mov	r3, r7
 800969a:	4640      	mov	r0, r8
 800969c:	4649      	mov	r1, r9
 800969e:	f7f6 ff4f 	bl	8000540 <__aeabi_dmul>
 80096a2:	4632      	mov	r2, r6
 80096a4:	463b      	mov	r3, r7
 80096a6:	f7f6 fd95 	bl	80001d4 <__adddf3>
 80096aa:	4602      	mov	r2, r0
 80096ac:	460b      	mov	r3, r1
 80096ae:	4620      	mov	r0, r4
 80096b0:	4629      	mov	r1, r5
 80096b2:	f7f6 fd8d 	bl	80001d0 <__aeabi_dsub>
 80096b6:	4642      	mov	r2, r8
 80096b8:	464b      	mov	r3, r9
 80096ba:	f7f6 fd89 	bl	80001d0 <__aeabi_dsub>
 80096be:	460b      	mov	r3, r1
 80096c0:	4602      	mov	r2, r0
 80096c2:	4939      	ldr	r1, [pc, #228]	; (80097a8 <__ieee754_pow+0xa40>)
 80096c4:	2000      	movs	r0, #0
 80096c6:	f7f6 fd83 	bl	80001d0 <__aeabi_dsub>
 80096ca:	ec41 0b10 	vmov	d0, r0, r1
 80096ce:	ee10 3a90 	vmov	r3, s1
 80096d2:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80096d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80096da:	da2b      	bge.n	8009734 <__ieee754_pow+0x9cc>
 80096dc:	4650      	mov	r0, sl
 80096de:	f000 f877 	bl	80097d0 <scalbn>
 80096e2:	ec51 0b10 	vmov	r0, r1, d0
 80096e6:	ec53 2b18 	vmov	r2, r3, d8
 80096ea:	f7ff bbee 	b.w	8008eca <__ieee754_pow+0x162>
 80096ee:	4b2f      	ldr	r3, [pc, #188]	; (80097ac <__ieee754_pow+0xa44>)
 80096f0:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80096f4:	429e      	cmp	r6, r3
 80096f6:	f77f af0d 	ble.w	8009514 <__ieee754_pow+0x7ac>
 80096fa:	4b2d      	ldr	r3, [pc, #180]	; (80097b0 <__ieee754_pow+0xa48>)
 80096fc:	440b      	add	r3, r1
 80096fe:	4303      	orrs	r3, r0
 8009700:	d009      	beq.n	8009716 <__ieee754_pow+0x9ae>
 8009702:	ec51 0b18 	vmov	r0, r1, d8
 8009706:	2200      	movs	r2, #0
 8009708:	2300      	movs	r3, #0
 800970a:	f7f7 f98b 	bl	8000a24 <__aeabi_dcmplt>
 800970e:	3800      	subs	r0, #0
 8009710:	bf18      	it	ne
 8009712:	2001      	movne	r0, #1
 8009714:	e448      	b.n	8008fa8 <__ieee754_pow+0x240>
 8009716:	4622      	mov	r2, r4
 8009718:	462b      	mov	r3, r5
 800971a:	f7f6 fd59 	bl	80001d0 <__aeabi_dsub>
 800971e:	4642      	mov	r2, r8
 8009720:	464b      	mov	r3, r9
 8009722:	f7f7 f993 	bl	8000a4c <__aeabi_dcmpge>
 8009726:	2800      	cmp	r0, #0
 8009728:	f43f aef4 	beq.w	8009514 <__ieee754_pow+0x7ac>
 800972c:	e7e9      	b.n	8009702 <__ieee754_pow+0x99a>
 800972e:	f04f 0a00 	mov.w	sl, #0
 8009732:	e71a      	b.n	800956a <__ieee754_pow+0x802>
 8009734:	ec51 0b10 	vmov	r0, r1, d0
 8009738:	4619      	mov	r1, r3
 800973a:	e7d4      	b.n	80096e6 <__ieee754_pow+0x97e>
 800973c:	491a      	ldr	r1, [pc, #104]	; (80097a8 <__ieee754_pow+0xa40>)
 800973e:	2000      	movs	r0, #0
 8009740:	f7ff bb31 	b.w	8008da6 <__ieee754_pow+0x3e>
 8009744:	2000      	movs	r0, #0
 8009746:	2100      	movs	r1, #0
 8009748:	f7ff bb2d 	b.w	8008da6 <__ieee754_pow+0x3e>
 800974c:	4630      	mov	r0, r6
 800974e:	4639      	mov	r1, r7
 8009750:	f7ff bb29 	b.w	8008da6 <__ieee754_pow+0x3e>
 8009754:	9204      	str	r2, [sp, #16]
 8009756:	f7ff bb7b 	b.w	8008e50 <__ieee754_pow+0xe8>
 800975a:	2300      	movs	r3, #0
 800975c:	f7ff bb65 	b.w	8008e2a <__ieee754_pow+0xc2>
 8009760:	00000000 	.word	0x00000000
 8009764:	3fe62e43 	.word	0x3fe62e43
 8009768:	fefa39ef 	.word	0xfefa39ef
 800976c:	3fe62e42 	.word	0x3fe62e42
 8009770:	0ca86c39 	.word	0x0ca86c39
 8009774:	be205c61 	.word	0xbe205c61
 8009778:	72bea4d0 	.word	0x72bea4d0
 800977c:	3e663769 	.word	0x3e663769
 8009780:	c5d26bf1 	.word	0xc5d26bf1
 8009784:	3ebbbd41 	.word	0x3ebbbd41
 8009788:	af25de2c 	.word	0xaf25de2c
 800978c:	3f11566a 	.word	0x3f11566a
 8009790:	16bebd93 	.word	0x16bebd93
 8009794:	3f66c16c 	.word	0x3f66c16c
 8009798:	5555553e 	.word	0x5555553e
 800979c:	3fc55555 	.word	0x3fc55555
 80097a0:	3fe00000 	.word	0x3fe00000
 80097a4:	fff00000 	.word	0xfff00000
 80097a8:	3ff00000 	.word	0x3ff00000
 80097ac:	4090cbff 	.word	0x4090cbff
 80097b0:	3f6f3400 	.word	0x3f6f3400
 80097b4:	652b82fe 	.word	0x652b82fe
 80097b8:	3c971547 	.word	0x3c971547

080097bc <fabs>:
 80097bc:	ec51 0b10 	vmov	r0, r1, d0
 80097c0:	ee10 2a10 	vmov	r2, s0
 80097c4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80097c8:	ec43 2b10 	vmov	d0, r2, r3
 80097cc:	4770      	bx	lr
	...

080097d0 <scalbn>:
 80097d0:	b570      	push	{r4, r5, r6, lr}
 80097d2:	ec55 4b10 	vmov	r4, r5, d0
 80097d6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 80097da:	4606      	mov	r6, r0
 80097dc:	462b      	mov	r3, r5
 80097de:	b999      	cbnz	r1, 8009808 <scalbn+0x38>
 80097e0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80097e4:	4323      	orrs	r3, r4
 80097e6:	d03f      	beq.n	8009868 <scalbn+0x98>
 80097e8:	4b35      	ldr	r3, [pc, #212]	; (80098c0 <scalbn+0xf0>)
 80097ea:	4629      	mov	r1, r5
 80097ec:	ee10 0a10 	vmov	r0, s0
 80097f0:	2200      	movs	r2, #0
 80097f2:	f7f6 fea5 	bl	8000540 <__aeabi_dmul>
 80097f6:	4b33      	ldr	r3, [pc, #204]	; (80098c4 <scalbn+0xf4>)
 80097f8:	429e      	cmp	r6, r3
 80097fa:	4604      	mov	r4, r0
 80097fc:	460d      	mov	r5, r1
 80097fe:	da10      	bge.n	8009822 <scalbn+0x52>
 8009800:	a327      	add	r3, pc, #156	; (adr r3, 80098a0 <scalbn+0xd0>)
 8009802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009806:	e01f      	b.n	8009848 <scalbn+0x78>
 8009808:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800980c:	4291      	cmp	r1, r2
 800980e:	d10c      	bne.n	800982a <scalbn+0x5a>
 8009810:	ee10 2a10 	vmov	r2, s0
 8009814:	4620      	mov	r0, r4
 8009816:	4629      	mov	r1, r5
 8009818:	f7f6 fcdc 	bl	80001d4 <__adddf3>
 800981c:	4604      	mov	r4, r0
 800981e:	460d      	mov	r5, r1
 8009820:	e022      	b.n	8009868 <scalbn+0x98>
 8009822:	460b      	mov	r3, r1
 8009824:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8009828:	3936      	subs	r1, #54	; 0x36
 800982a:	f24c 3250 	movw	r2, #50000	; 0xc350
 800982e:	4296      	cmp	r6, r2
 8009830:	dd0d      	ble.n	800984e <scalbn+0x7e>
 8009832:	2d00      	cmp	r5, #0
 8009834:	a11c      	add	r1, pc, #112	; (adr r1, 80098a8 <scalbn+0xd8>)
 8009836:	e9d1 0100 	ldrd	r0, r1, [r1]
 800983a:	da02      	bge.n	8009842 <scalbn+0x72>
 800983c:	a11c      	add	r1, pc, #112	; (adr r1, 80098b0 <scalbn+0xe0>)
 800983e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009842:	a319      	add	r3, pc, #100	; (adr r3, 80098a8 <scalbn+0xd8>)
 8009844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009848:	f7f6 fe7a 	bl	8000540 <__aeabi_dmul>
 800984c:	e7e6      	b.n	800981c <scalbn+0x4c>
 800984e:	1872      	adds	r2, r6, r1
 8009850:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8009854:	428a      	cmp	r2, r1
 8009856:	dcec      	bgt.n	8009832 <scalbn+0x62>
 8009858:	2a00      	cmp	r2, #0
 800985a:	dd08      	ble.n	800986e <scalbn+0x9e>
 800985c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009860:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009864:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009868:	ec45 4b10 	vmov	d0, r4, r5
 800986c:	bd70      	pop	{r4, r5, r6, pc}
 800986e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8009872:	da08      	bge.n	8009886 <scalbn+0xb6>
 8009874:	2d00      	cmp	r5, #0
 8009876:	a10a      	add	r1, pc, #40	; (adr r1, 80098a0 <scalbn+0xd0>)
 8009878:	e9d1 0100 	ldrd	r0, r1, [r1]
 800987c:	dac0      	bge.n	8009800 <scalbn+0x30>
 800987e:	a10e      	add	r1, pc, #56	; (adr r1, 80098b8 <scalbn+0xe8>)
 8009880:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009884:	e7bc      	b.n	8009800 <scalbn+0x30>
 8009886:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800988a:	3236      	adds	r2, #54	; 0x36
 800988c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009890:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8009894:	4620      	mov	r0, r4
 8009896:	4b0c      	ldr	r3, [pc, #48]	; (80098c8 <scalbn+0xf8>)
 8009898:	2200      	movs	r2, #0
 800989a:	e7d5      	b.n	8009848 <scalbn+0x78>
 800989c:	f3af 8000 	nop.w
 80098a0:	c2f8f359 	.word	0xc2f8f359
 80098a4:	01a56e1f 	.word	0x01a56e1f
 80098a8:	8800759c 	.word	0x8800759c
 80098ac:	7e37e43c 	.word	0x7e37e43c
 80098b0:	8800759c 	.word	0x8800759c
 80098b4:	fe37e43c 	.word	0xfe37e43c
 80098b8:	c2f8f359 	.word	0xc2f8f359
 80098bc:	81a56e1f 	.word	0x81a56e1f
 80098c0:	43500000 	.word	0x43500000
 80098c4:	ffff3cb0 	.word	0xffff3cb0
 80098c8:	3c900000 	.word	0x3c900000

080098cc <with_errno>:
 80098cc:	b570      	push	{r4, r5, r6, lr}
 80098ce:	4604      	mov	r4, r0
 80098d0:	460d      	mov	r5, r1
 80098d2:	4616      	mov	r6, r2
 80098d4:	f7ff f94a 	bl	8008b6c <__errno>
 80098d8:	4629      	mov	r1, r5
 80098da:	6006      	str	r6, [r0, #0]
 80098dc:	4620      	mov	r0, r4
 80098de:	bd70      	pop	{r4, r5, r6, pc}

080098e0 <xflow>:
 80098e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80098e2:	4614      	mov	r4, r2
 80098e4:	461d      	mov	r5, r3
 80098e6:	b108      	cbz	r0, 80098ec <xflow+0xc>
 80098e8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80098ec:	e9cd 2300 	strd	r2, r3, [sp]
 80098f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80098f4:	4620      	mov	r0, r4
 80098f6:	4629      	mov	r1, r5
 80098f8:	f7f6 fe22 	bl	8000540 <__aeabi_dmul>
 80098fc:	2222      	movs	r2, #34	; 0x22
 80098fe:	b003      	add	sp, #12
 8009900:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009904:	f7ff bfe2 	b.w	80098cc <with_errno>

08009908 <__math_uflow>:
 8009908:	b508      	push	{r3, lr}
 800990a:	2200      	movs	r2, #0
 800990c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009910:	f7ff ffe6 	bl	80098e0 <xflow>
 8009914:	ec41 0b10 	vmov	d0, r0, r1
 8009918:	bd08      	pop	{r3, pc}

0800991a <__math_oflow>:
 800991a:	b508      	push	{r3, lr}
 800991c:	2200      	movs	r2, #0
 800991e:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8009922:	f7ff ffdd 	bl	80098e0 <xflow>
 8009926:	ec41 0b10 	vmov	d0, r0, r1
 800992a:	bd08      	pop	{r3, pc}

0800992c <__ieee754_sqrt>:
 800992c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009930:	ec55 4b10 	vmov	r4, r5, d0
 8009934:	4e67      	ldr	r6, [pc, #412]	; (8009ad4 <__ieee754_sqrt+0x1a8>)
 8009936:	43ae      	bics	r6, r5
 8009938:	ee10 0a10 	vmov	r0, s0
 800993c:	ee10 2a10 	vmov	r2, s0
 8009940:	4629      	mov	r1, r5
 8009942:	462b      	mov	r3, r5
 8009944:	d10d      	bne.n	8009962 <__ieee754_sqrt+0x36>
 8009946:	f7f6 fdfb 	bl	8000540 <__aeabi_dmul>
 800994a:	4602      	mov	r2, r0
 800994c:	460b      	mov	r3, r1
 800994e:	4620      	mov	r0, r4
 8009950:	4629      	mov	r1, r5
 8009952:	f7f6 fc3f 	bl	80001d4 <__adddf3>
 8009956:	4604      	mov	r4, r0
 8009958:	460d      	mov	r5, r1
 800995a:	ec45 4b10 	vmov	d0, r4, r5
 800995e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009962:	2d00      	cmp	r5, #0
 8009964:	dc0b      	bgt.n	800997e <__ieee754_sqrt+0x52>
 8009966:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800996a:	4326      	orrs	r6, r4
 800996c:	d0f5      	beq.n	800995a <__ieee754_sqrt+0x2e>
 800996e:	b135      	cbz	r5, 800997e <__ieee754_sqrt+0x52>
 8009970:	f7f6 fc2e 	bl	80001d0 <__aeabi_dsub>
 8009974:	4602      	mov	r2, r0
 8009976:	460b      	mov	r3, r1
 8009978:	f7f6 ff0c 	bl	8000794 <__aeabi_ddiv>
 800997c:	e7eb      	b.n	8009956 <__ieee754_sqrt+0x2a>
 800997e:	1509      	asrs	r1, r1, #20
 8009980:	f000 808d 	beq.w	8009a9e <__ieee754_sqrt+0x172>
 8009984:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009988:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800998c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009990:	07c9      	lsls	r1, r1, #31
 8009992:	bf5c      	itt	pl
 8009994:	005b      	lslpl	r3, r3, #1
 8009996:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800999a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800999e:	bf58      	it	pl
 80099a0:	0052      	lslpl	r2, r2, #1
 80099a2:	2500      	movs	r5, #0
 80099a4:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 80099a8:	1076      	asrs	r6, r6, #1
 80099aa:	0052      	lsls	r2, r2, #1
 80099ac:	f04f 0e16 	mov.w	lr, #22
 80099b0:	46ac      	mov	ip, r5
 80099b2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80099b6:	eb0c 0001 	add.w	r0, ip, r1
 80099ba:	4298      	cmp	r0, r3
 80099bc:	bfde      	ittt	le
 80099be:	1a1b      	suble	r3, r3, r0
 80099c0:	eb00 0c01 	addle.w	ip, r0, r1
 80099c4:	186d      	addle	r5, r5, r1
 80099c6:	005b      	lsls	r3, r3, #1
 80099c8:	f1be 0e01 	subs.w	lr, lr, #1
 80099cc:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 80099d0:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80099d4:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80099d8:	d1ed      	bne.n	80099b6 <__ieee754_sqrt+0x8a>
 80099da:	4674      	mov	r4, lr
 80099dc:	2720      	movs	r7, #32
 80099de:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80099e2:	4563      	cmp	r3, ip
 80099e4:	eb01 000e 	add.w	r0, r1, lr
 80099e8:	dc02      	bgt.n	80099f0 <__ieee754_sqrt+0xc4>
 80099ea:	d113      	bne.n	8009a14 <__ieee754_sqrt+0xe8>
 80099ec:	4290      	cmp	r0, r2
 80099ee:	d811      	bhi.n	8009a14 <__ieee754_sqrt+0xe8>
 80099f0:	2800      	cmp	r0, #0
 80099f2:	eb00 0e01 	add.w	lr, r0, r1
 80099f6:	da57      	bge.n	8009aa8 <__ieee754_sqrt+0x17c>
 80099f8:	f1be 0f00 	cmp.w	lr, #0
 80099fc:	db54      	blt.n	8009aa8 <__ieee754_sqrt+0x17c>
 80099fe:	f10c 0801 	add.w	r8, ip, #1
 8009a02:	eba3 030c 	sub.w	r3, r3, ip
 8009a06:	4290      	cmp	r0, r2
 8009a08:	bf88      	it	hi
 8009a0a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8009a0e:	1a12      	subs	r2, r2, r0
 8009a10:	440c      	add	r4, r1
 8009a12:	46c4      	mov	ip, r8
 8009a14:	005b      	lsls	r3, r3, #1
 8009a16:	3f01      	subs	r7, #1
 8009a18:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8009a1c:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8009a20:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8009a24:	d1dd      	bne.n	80099e2 <__ieee754_sqrt+0xb6>
 8009a26:	4313      	orrs	r3, r2
 8009a28:	d01b      	beq.n	8009a62 <__ieee754_sqrt+0x136>
 8009a2a:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 8009ad8 <__ieee754_sqrt+0x1ac>
 8009a2e:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8009adc <__ieee754_sqrt+0x1b0>
 8009a32:	e9da 0100 	ldrd	r0, r1, [sl]
 8009a36:	e9db 2300 	ldrd	r2, r3, [fp]
 8009a3a:	f7f6 fbc9 	bl	80001d0 <__aeabi_dsub>
 8009a3e:	e9da 8900 	ldrd	r8, r9, [sl]
 8009a42:	4602      	mov	r2, r0
 8009a44:	460b      	mov	r3, r1
 8009a46:	4640      	mov	r0, r8
 8009a48:	4649      	mov	r1, r9
 8009a4a:	f7f6 fff5 	bl	8000a38 <__aeabi_dcmple>
 8009a4e:	b140      	cbz	r0, 8009a62 <__ieee754_sqrt+0x136>
 8009a50:	f1b4 3fff 	cmp.w	r4, #4294967295
 8009a54:	e9da 0100 	ldrd	r0, r1, [sl]
 8009a58:	e9db 2300 	ldrd	r2, r3, [fp]
 8009a5c:	d126      	bne.n	8009aac <__ieee754_sqrt+0x180>
 8009a5e:	3501      	adds	r5, #1
 8009a60:	463c      	mov	r4, r7
 8009a62:	106a      	asrs	r2, r5, #1
 8009a64:	0863      	lsrs	r3, r4, #1
 8009a66:	07e9      	lsls	r1, r5, #31
 8009a68:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8009a6c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8009a70:	bf48      	it	mi
 8009a72:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8009a76:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 8009a7a:	461c      	mov	r4, r3
 8009a7c:	e76d      	b.n	800995a <__ieee754_sqrt+0x2e>
 8009a7e:	0ad3      	lsrs	r3, r2, #11
 8009a80:	3815      	subs	r0, #21
 8009a82:	0552      	lsls	r2, r2, #21
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d0fa      	beq.n	8009a7e <__ieee754_sqrt+0x152>
 8009a88:	02dc      	lsls	r4, r3, #11
 8009a8a:	d50a      	bpl.n	8009aa2 <__ieee754_sqrt+0x176>
 8009a8c:	f1c1 0420 	rsb	r4, r1, #32
 8009a90:	fa22 f404 	lsr.w	r4, r2, r4
 8009a94:	1e4d      	subs	r5, r1, #1
 8009a96:	408a      	lsls	r2, r1
 8009a98:	4323      	orrs	r3, r4
 8009a9a:	1b41      	subs	r1, r0, r5
 8009a9c:	e772      	b.n	8009984 <__ieee754_sqrt+0x58>
 8009a9e:	4608      	mov	r0, r1
 8009aa0:	e7f0      	b.n	8009a84 <__ieee754_sqrt+0x158>
 8009aa2:	005b      	lsls	r3, r3, #1
 8009aa4:	3101      	adds	r1, #1
 8009aa6:	e7ef      	b.n	8009a88 <__ieee754_sqrt+0x15c>
 8009aa8:	46e0      	mov	r8, ip
 8009aaa:	e7aa      	b.n	8009a02 <__ieee754_sqrt+0xd6>
 8009aac:	f7f6 fb92 	bl	80001d4 <__adddf3>
 8009ab0:	e9da 8900 	ldrd	r8, r9, [sl]
 8009ab4:	4602      	mov	r2, r0
 8009ab6:	460b      	mov	r3, r1
 8009ab8:	4640      	mov	r0, r8
 8009aba:	4649      	mov	r1, r9
 8009abc:	f7f6 ffb2 	bl	8000a24 <__aeabi_dcmplt>
 8009ac0:	b120      	cbz	r0, 8009acc <__ieee754_sqrt+0x1a0>
 8009ac2:	1ca0      	adds	r0, r4, #2
 8009ac4:	bf08      	it	eq
 8009ac6:	3501      	addeq	r5, #1
 8009ac8:	3402      	adds	r4, #2
 8009aca:	e7ca      	b.n	8009a62 <__ieee754_sqrt+0x136>
 8009acc:	3401      	adds	r4, #1
 8009ace:	f024 0401 	bic.w	r4, r4, #1
 8009ad2:	e7c6      	b.n	8009a62 <__ieee754_sqrt+0x136>
 8009ad4:	7ff00000 	.word	0x7ff00000
 8009ad8:	200000a8 	.word	0x200000a8
 8009adc:	200000b0 	.word	0x200000b0

08009ae0 <_init>:
 8009ae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ae2:	bf00      	nop
 8009ae4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ae6:	bc08      	pop	{r3}
 8009ae8:	469e      	mov	lr, r3
 8009aea:	4770      	bx	lr

08009aec <_fini>:
 8009aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009aee:	bf00      	nop
 8009af0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009af2:	bc08      	pop	{r3}
 8009af4:	469e      	mov	lr, r3
 8009af6:	4770      	bx	lr
