"dimensionality",4,0
"cycle_starting_addr",3,0
"extent_3",1,0
"cycle_stride_3",0,0
"extent_2",32,0
"cycle_stride_2",256,0
"extent_1",32,0
"cycle_stride_1",8,0
"extent_0",2,0
"cycle_stride_0",4,0
"write","hw_input_stencil_op_hcompute_hw_input_stencil_4_to_hw_input_stencil_op_hcompute_conv_stencil_1_11_ubuf_sram"
"data_starting_addr",0,0
"data_stride_3",0,0
"data_stride_2",64,0
"data_stride_1",2,0
"data_stride_0",1,0
"read","hw_input_stencil_op_hcompute_hw_input_stencil_4_to_hw_input_stencil_op_hcompute_conv_stencil_1_11_ubuf_0_agg"
"data_starting_addr",2,0
"data_stride_3",0,0
"data_stride_2",256,0
"data_stride_1",8,0
"data_stride_0",4,0
"read","hw_input_stencil_op_hcompute_hw_input_stencil_4_to_hw_input_stencil_op_hcompute_conv_stencil_1_11_ubuf_0_agg"
"data_starting_addr",0,0
"data_stride_3",0,0
"data_stride_2",256,0
"data_stride_1",8,0
"data_stride_0",4,0
"read","hw_input_stencil_op_hcompute_hw_input_stencil_4_to_hw_input_stencil_op_hcompute_conv_stencil_1_11_ubuf_0_agg"
"data_starting_addr",1,0
"data_stride_3",0,0
"data_stride_2",256,0
"data_stride_1",8,0
"data_stride_0",4,0
"read","hw_input_stencil_op_hcompute_hw_input_stencil_4_to_hw_input_stencil_op_hcompute_conv_stencil_1_11_ubuf_0_agg"
"data_starting_addr",3,0
"data_stride_3",0,0
"data_stride_2",256,0
"data_stride_1",8,0
"data_stride_0",4,0
