#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Fri Dec 30 09:43:24 2016
# Process ID: 23208
# Current directory: C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.runs/synth_1
# Command line: vivado.exe -log TwinElevatorsTopModule.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TwinElevatorsTopModule.tcl
# Log file: C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.runs/synth_1/TwinElevatorsTopModule.vds
# Journal file: C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TwinElevatorsTopModule.tcl -notrace
Command: synth_design -top TwinElevatorsTopModule -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 42912 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 282.602 ; gain = 72.316
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TwinElevatorsTopModule' [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/TwinElevatorsTopModule.sv:12]
INFO: [Synth 8-638] synthesizing module 'RGBDisplay' [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/RGBDisplay.sv:17]
INFO: [Synth 8-638] synthesizing module 'RGBClockDivider' [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/RGBClockDivider.sv:13]
INFO: [Synth 8-256] done synthesizing module 'RGBClockDivider' (1#1) [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/RGBClockDivider.sv:13]
INFO: [Synth 8-256] done synthesizing module 'RGBDisplay' (2#1) [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/RGBDisplay.sv:17]
INFO: [Synth 8-638] synthesizing module 'clockDivider' [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/clockDivider.sv:13]
INFO: [Synth 8-256] done synthesizing module 'clockDivider' (3#1) [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/clockDivider.sv:13]
INFO: [Synth 8-638] synthesizing module 'SegmentDisplay' [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/SegmentDisplay.sv:24]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SegmentDisplay' (4#1) [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/SegmentDisplay.sv:24]
INFO: [Synth 8-638] synthesizing module 'Comparator' [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/Comparator.sv:16]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/Comparator.sv:33]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/Comparator.sv:105]
INFO: [Synth 8-256] done synthesizing module 'Comparator' (5#1) [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/Comparator.sv:16]
INFO: [Synth 8-638] synthesizing module 'DriverController' [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/DriverController.sv:19]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/DriverController.sv:28]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/DriverController.sv:42]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/DriverController.sv:52]
INFO: [Synth 8-638] synthesizing module 'MotorController' [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/MotorController.sv:19]
INFO: [Synth 8-638] synthesizing module 'MotorStarter' [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/MotorStarter.sv:17]
INFO: [Synth 8-226] default block is never used [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/MotorStarter.sv:31]
INFO: [Synth 8-226] default block is never used [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/MotorStarter.sv:47]
INFO: [Synth 8-256] done synthesizing module 'MotorStarter' (6#1) [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/MotorStarter.sv:17]
INFO: [Synth 8-256] done synthesizing module 'MotorController' (7#1) [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/MotorController.sv:19]
INFO: [Synth 8-256] done synthesizing module 'DriverController' (8#1) [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/DriverController.sv:19]
INFO: [Synth 8-638] synthesizing module 'QUEUE' [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/QUEUE.sv:16]
INFO: [Synth 8-256] done synthesizing module 'QUEUE' (9#1) [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/QUEUE.sv:16]
INFO: [Synth 8-638] synthesizing module 'KeyboardController' [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/KeyboardController.sv:16]
INFO: [Synth 8-256] done synthesizing module 'KeyboardController' (10#1) [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/KeyboardController.sv:16]
INFO: [Synth 8-256] done synthesizing module 'TwinElevatorsTopModule' (11#1) [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/TwinElevatorsTopModule.sv:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 319.000 ; gain = 108.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 319.000 ; gain = 108.715
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TwinElevatorsTopModule_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TwinElevatorsTopModule_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 613.125 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 613.125 ; gain = 402.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 613.125 ; gain = 402.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 613.125 ; gain = 402.840
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "in0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "newSt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "newSt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "row" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "row" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/RGBDisplay.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'enableElev1_reg' [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/Comparator.sv:107]
WARNING: [Synth 8-327] inferring latch for variable 'enableElev2_reg' [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/Comparator.sv:108]
WARNING: [Synth 8-327] inferring latch for variable 'en_reg' [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/Comparator.sv:34]
WARNING: [Synth 8-327] inferring latch for variable 'go_reg' [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/QUEUE.sv:100]
WARNING: [Synth 8-327] inferring latch for variable 'row_reg' [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/KeyboardController.sv:70]
WARNING: [Synth 8-327] inferring latch for variable 'enablerows_reg' [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/TwinElevatorsTopModule.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'keyCodeInternal_reg' [C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.srcs/sources_1/new/TwinElevatorsTopModule.sv:35]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 613.125 ; gain = 402.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	  17 Input     24 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 15    
	   5 Input      4 Bit        Muxes := 1     
	  65 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 30    
	   3 Input      1 Bit        Muxes := 2     
	  65 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TwinElevatorsTopModule 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module RGBClockDivider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RGBDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  17 Input     24 Bit        Muxes := 1     
Module clockDivider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module SegmentDisplay 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module Comparator 
Detailed RTL Component Info : 
+---Muxes : 
	  65 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	  65 Input      1 Bit        Muxes := 1     
Module MotorStarter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
Module MotorController 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DriverController 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module QUEUE 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
Module KeyboardController 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "E1vsE2/en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design TwinElevatorsTopModule has port OE driven by constant 0
WARNING: [Synth 8-3917] design TwinElevatorsTopModule has port MR driven by constant 1
WARNING: [Synth 8-3917] design TwinElevatorsTopModule has port row[1] driven by constant 1
WARNING: [Synth 8-3917] design TwinElevatorsTopModule has port row[0] driven by constant 1
INFO: [Synth 8-3886] merging instance 'rgb/out_reg[19]' (LD) to 'rgb/out_reg[18]'
INFO: [Synth 8-3886] merging instance 'rgb/out_reg[18]' (LD) to 'rgb/out_reg[17]'
INFO: [Synth 8-3886] merging instance 'rgb/out_reg[17]' (LD) to 'rgb/out_reg[16]'
INFO: [Synth 8-3886] merging instance 'rgb/out_reg[16]' (LD) to 'rgb/out_reg[15]'
INFO: [Synth 8-3886] merging instance 'rgb/out_reg[15]' (LD) to 'rgb/out_reg[14]'
INFO: [Synth 8-3886] merging instance 'rgb/out_reg[14]' (LD) to 'rgb/out_reg[13]'
INFO: [Synth 8-3886] merging instance 'rgb/out_reg[13]' (LD) to 'rgb/out_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgb/out_reg[12] )
INFO: [Synth 8-3886] merging instance 'keyboard/row_reg[3]' (LDC) to 'keyboard/row_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keyboard/row_reg[2] )
WARNING: [Synth 8-3332] Sequential element (rgb/out_reg[12]) is unused and will be removed from module TwinElevatorsTopModule.
WARNING: [Synth 8-3332] Sequential element (keyboard/row_reg[2]) is unused and will be removed from module TwinElevatorsTopModule.
WARNING: [Synth 8-3332] Sequential element (clkDiv/nextState_reg[29]) is unused and will be removed from module TwinElevatorsTopModule.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 613.125 ; gain = 402.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:58 . Memory (MB): peak = 613.125 ; gain = 402.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:58 . Memory (MB): peak = 613.125 ; gain = 402.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:59 . Memory (MB): peak = 613.125 ; gain = 402.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop keyboard/stop_reg is being inverted and renamed to keyboard/stop_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:01:00 . Memory (MB): peak = 613.125 ; gain = 402.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:01:00 . Memory (MB): peak = 613.125 ; gain = 402.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:01:00 . Memory (MB): peak = 613.125 ; gain = 402.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:01:00 . Memory (MB): peak = 613.125 ; gain = 402.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:01:00 . Memory (MB): peak = 613.125 ; gain = 402.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:01:00 . Memory (MB): peak = 613.125 ; gain = 402.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    39|
|3     |LUT1   |   170|
|4     |LUT2   |    27|
|5     |LUT3   |    35|
|6     |LUT4   |    67|
|7     |LUT5   |    63|
|8     |LUT6   |    67|
|9     |MUXF7  |     2|
|10    |FDCE   |     4|
|11    |FDRE   |   271|
|12    |FDSE   |     8|
|13    |LD     |    16|
|14    |LDC    |     4|
|15    |LDP    |     2|
|16    |IBUF   |    10|
|17    |OBUF   |    44|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-------------------+------+
|      |Instance            |Module             |Cells |
+------+--------------------+-------------------+------+
|1     |top                 |                   |   830|
|2     |  E1vsE2            |Comparator         |     7|
|3     |  clkDiv            |clockDivider       |   101|
|4     |  elev1             |DriverController   |    97|
|5     |    motorController |MotorController_2  |    90|
|6     |      motor         |MotorStarter_3     |     8|
|7     |  elev2             |DriverController_0 |    97|
|8     |    motorController |MotorController    |    90|
|9     |      motor         |MotorStarter       |     8|
|10    |  keyboard          |KeyboardController |    86|
|11    |  queue1            |QUEUE              |   113|
|12    |  queue2            |QUEUE_1            |   109|
|13    |  rgb               |RGBDisplay         |   105|
|14    |    clockDiv        |RGBClockDivider    |    71|
|15    |  segDisplay        |SegmentDisplay     |    53|
+------+--------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:01:00 . Memory (MB): peak = 613.125 ; gain = 402.840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 613.125 ; gain = 108.715
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:01:01 . Memory (MB): peak = 613.125 ; gain = 402.840
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  LD => LDCE: 16 instances
  LDC => LDCE: 4 instances
  LDP => LDPE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 613.125 ; gain = 402.840
INFO: [Common 17-1381] The checkpoint 'C:/Users/Argert/Desktop/TwinElevator1.0/TwinElevator1.0.runs/synth_1/TwinElevatorsTopModule.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.384 . Memory (MB): peak = 613.125 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 30 09:44:40 2016...
