INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/Mux_3_by_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
