#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Sep  4 10:53:26 2019
# Process ID: 17044
# Current directory: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_conv1_0_0_synth_1
# Command line: vivado.exe -log system_conv1_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_conv1_0_0.tcl
# Log file: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_conv1_0_0_synth_1/system_conv1_0_0.vds
# Journal file: D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_conv1_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_conv1_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/xilinx_projects/16_ov5640_single/repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/xilinx_projects/16_ov5640_single/repo/ip'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top system_conv1_0_0 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17388 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 402.828 ; gain = 103.145
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_conv1_0_0' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ip/system_conv1_0_0/synth/system_conv1_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'conv1' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:12]
	Parameter ap_ST_fsm_state1 bound to: 18'b000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 18'b000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 18'b000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 18'b000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 18'b000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 18'b000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 18'b000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 18'b000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 18'b000000000100000000 
	Parameter ap_ST_fsm_state12 bound to: 18'b000000001000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 18'b000000010000000000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 18'b000000100000000000 
	Parameter ap_ST_fsm_pp1_stage2 bound to: 18'b000001000000000000 
	Parameter ap_ST_fsm_pp1_stage3 bound to: 18'b000010000000000000 
	Parameter ap_ST_fsm_pp1_stage4 bound to: 18'b000100000000000000 
	Parameter ap_ST_fsm_pp1_stage5 bound to: 18'b001000000000000000 
	Parameter ap_ST_fsm_pp1_stage6 bound to: 18'b010000000000000000 
	Parameter ap_ST_fsm_state138 bound to: 18'b100000000000000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:189]
INFO: [Synth 8-6157] synthesizing module 'conv1_AXILiteS_s_axi' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 8'b00000000 
	Parameter ADDR_GIE bound to: 8'b00000100 
	Parameter ADDR_IER bound to: 8'b00001000 
	Parameter ADDR_ISR bound to: 8'b00001100 
	Parameter ADDR_AP_RETURN_0 bound to: 8'b00010000 
	Parameter ADDR_FEATURE_SRC_0_DATA_0 bound to: 8'b00011000 
	Parameter ADDR_FEATURE_SRC_0_CTRL bound to: 8'b00011100 
	Parameter ADDR_WEIGHT_SRC_0_0_DATA_0 bound to: 8'b00100000 
	Parameter ADDR_WEIGHT_SRC_0_0_CTRL bound to: 8'b00100100 
	Parameter ADDR_WEIGHT_SRC_1_0_DATA_0 bound to: 8'b00101000 
	Parameter ADDR_WEIGHT_SRC_1_0_CTRL bound to: 8'b00101100 
	Parameter ADDR_WEIGHT_SRC_2_0_DATA_0 bound to: 8'b00110000 
	Parameter ADDR_WEIGHT_SRC_2_0_CTRL bound to: 8'b00110100 
	Parameter ADDR_WEIGHT_SRC_3_0_DATA_0 bound to: 8'b00111000 
	Parameter ADDR_WEIGHT_SRC_3_0_CTRL bound to: 8'b00111100 
	Parameter ADDR_WEIGHT_SRC_4_0_DATA_0 bound to: 8'b01000000 
	Parameter ADDR_WEIGHT_SRC_4_0_CTRL bound to: 8'b01000100 
	Parameter ADDR_WEIGHT_SRC_5_0_DATA_0 bound to: 8'b01001000 
	Parameter ADDR_WEIGHT_SRC_5_0_CTRL bound to: 8'b01001100 
	Parameter ADDR_BIAS_DATA_0 bound to: 8'b01010000 
	Parameter ADDR_BIAS_CTRL bound to: 8'b01010100 
	Parameter ADDR_FEATURE_DST_0_DATA_0 bound to: 8'b01011000 
	Parameter ADDR_FEATURE_DST_0_CTRL bound to: 8'b01011100 
	Parameter ADDR_FEATURE_DST_1_DATA_0 bound to: 8'b01100000 
	Parameter ADDR_FEATURE_DST_1_CTRL bound to: 8'b01100100 
	Parameter ADDR_FEATURE_DST_2_DATA_0 bound to: 8'b01101000 
	Parameter ADDR_FEATURE_DST_2_CTRL bound to: 8'b01101100 
	Parameter ADDR_FEATURE_DST_3_DATA_0 bound to: 8'b01110000 
	Parameter ADDR_FEATURE_DST_3_CTRL bound to: 8'b01110100 
	Parameter ADDR_FEATURE_DST_4_DATA_0 bound to: 8'b01111000 
	Parameter ADDR_FEATURE_DST_4_CTRL bound to: 8'b01111100 
	Parameter ADDR_FEATURE_DST_5_DATA_0 bound to: 8'b10000000 
	Parameter ADDR_FEATURE_DST_5_CTRL bound to: 8'b10000100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_AXILiteS_s_axi.v:292]
INFO: [Synth 8-6155] done synthesizing module 'conv1_AXILiteS_s_axi' (1#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv1_gmem_m_axi' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_gmem_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1_gmem_m_axi_throttl' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_gmem_m_axi.v:709]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_gmem_m_axi_throttl' (2#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_gmem_m_axi.v:709]
INFO: [Synth 8-6157] synthesizing module 'conv1_gmem_m_axi_write' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_gmem_m_axi.v:1702]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv1_gmem_m_axi_fifo' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_gmem_m_axi.v:419]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_gmem_m_axi_fifo' (3#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_gmem_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'conv1_gmem_m_axi_reg_slice' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_gmem_m_axi.v:315]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv1_gmem_m_axi_reg_slice' (4#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_gmem_m_axi.v:315]
INFO: [Synth 8-6157] synthesizing module 'conv1_gmem_m_axi_fifo__parameterized0' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_gmem_m_axi.v:419]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_gmem_m_axi_fifo__parameterized0' (4#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_gmem_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'conv1_gmem_m_axi_buffer' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_gmem_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_gmem_m_axi_buffer' (5#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_gmem_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'conv1_gmem_m_axi_fifo__parameterized1' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_gmem_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_gmem_m_axi_fifo__parameterized1' (5#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_gmem_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'conv1_gmem_m_axi_fifo__parameterized2' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_gmem_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_gmem_m_axi_fifo__parameterized2' (5#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_gmem_m_axi.v:419]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_gmem_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'conv1_gmem_m_axi_write' (6#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_gmem_m_axi.v:1702]
INFO: [Synth 8-6157] synthesizing module 'conv1_gmem_m_axi_read' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_gmem_m_axi.v:905]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv1_gmem_m_axi_buffer__parameterized0' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_gmem_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv1_gmem_m_axi_buffer__parameterized0' (6#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_gmem_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'conv1_gmem_m_axi_reg_slice__parameterized0' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_gmem_m_axi.v:315]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv1_gmem_m_axi_reg_slice__parameterized0' (6#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_gmem_m_axi.v:315]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_gmem_m_axi.v:1253]
INFO: [Synth 8-6155] done synthesizing module 'conv1_gmem_m_axi_read' (7#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_gmem_m_axi.v:905]
INFO: [Synth 8-6155] done synthesizing module 'conv1_gmem_m_axi' (8#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_gmem_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv1_W_0_0' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_W_0_0.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1_W_0_0_ram' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_W_0_0.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_W_0_0.v:22]
INFO: [Synth 8-6155] done synthesizing module 'conv1_W_0_0_ram' (9#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_W_0_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv1_W_0_0' (10#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_W_0_0.v:43]
INFO: [Synth 8-6157] synthesizing module 'conv1_W_1_0' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_W_1_0.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1_W_1_0_rom' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_W_1_0.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_W_1_0.v:21]
INFO: [Synth 8-3876] $readmem data file './conv1_W_1_0_rom.dat' is read successfully [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_W_1_0.v:24]
INFO: [Synth 8-6155] done synthesizing module 'conv1_W_1_0_rom' (11#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_W_1_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv1_W_1_0' (12#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_W_1_0.v:42]
INFO: [Synth 8-6157] synthesizing module 'conv1_fadd_32ns_3bkb' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_fadd_32ns_3bkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv1_ap_fadd_2_full_dsp_32' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/ip/conv1_ap_fadd_2_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'd:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/ip/conv1_ap_fadd_2_full_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'conv1_ap_fadd_2_full_dsp_32' (30#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/ip/conv1_ap_fadd_2_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'conv1_fadd_32ns_3bkb' (31#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_fadd_32ns_3bkb.v:11]
INFO: [Synth 8-6157] synthesizing module 'conv1_fmul_32ns_3cud' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_fmul_32ns_3cud.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv1_ap_fmul_1_max_dsp_32' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/ip/conv1_ap_fmul_1_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'd:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/ip/conv1_ap_fmul_1_max_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'conv1_ap_fmul_1_max_dsp_32' (39#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/ip/conv1_ap_fmul_1_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'conv1_fmul_32ns_3cud' (40#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_fmul_32ns_3cud.v:11]
INFO: [Synth 8-6157] synthesizing module 'conv1_mac_muladd_dEe' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_mac_muladd_dEe.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1_mac_muladd_dEe_DSP48_0' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_mac_muladd_dEe.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv1_mac_muladd_dEe_DSP48_0' (41#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_mac_muladd_dEe.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv1_mac_muladd_dEe' (42#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_mac_muladd_dEe.v:33]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:2303]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:2307]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:2875]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:2877]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:2927]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:2931]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:2941]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:2943]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:2951]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:2967]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:2971]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:2973]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:2975]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:2979]
INFO: [Synth 8-6155] done synthesizing module 'conv1' (43#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_conv1_0_0' (44#1) [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ip/system_conv1_0_0/synth/system_conv1_0_0.v:59]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized68 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized68 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized68 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized68 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized68 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design flt_round_dsp_opt_full has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized62 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized62 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized62 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized62 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized62 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized64 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized64 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized64 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized64 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized64 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized0 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized2 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SINIT
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 554.789 ; gain = 255.105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 554.789 ; gain = 255.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 554.789 ; gain = 255.105
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ip/system_conv1_0_0/constraints/conv1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ip/system_conv1_0_0/constraints/conv1_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_conv1_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_conv1_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 824.652 ; gain = 0.039
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  FDE => FDRE: 11 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 826.996 ; gain = 0.039
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.197 . Memory (MB): peak = 828.500 ; gain = 3.848
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 828.500 ; gain = 528.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 828.500 ; gain = 528.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_conv1_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 828.500 ; gain = 528.816
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'conv1_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'conv1_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv1_gmem_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_gmem_m_axi.v:611]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_gmem_m_axi.v:507]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_gmem_m_axi.v:611]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv1_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_1_cast_reg_1278_reg[30:30]' into 'tmp_cast_reg_1273_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:2907]
INFO: [Synth 8-4471] merging register 'tmp_2_cast_reg_1283_reg[30:30]' into 'tmp_cast_reg_1273_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:2903]
INFO: [Synth 8-4471] merging register 'tmp_4_cast_reg_1288_reg[30:30]' into 'tmp_cast_reg_1273_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:2899]
INFO: [Synth 8-4471] merging register 'tmp_5_cast_reg_1293_reg[30:30]' into 'tmp_cast_reg_1273_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:2895]
INFO: [Synth 8-4471] merging register 'tmp_16_cast_reg_1298_reg[30:30]' into 'tmp_cast_reg_1273_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:2891]
INFO: [Synth 8-4471] merging register 'tmp_49_cast_reg_1436_pp1_iter1_reg_reg[30:16]' into 'tmp_49_cast_reg_1436_reg[30:16]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:3064]
INFO: [Synth 8-4471] merging register 'tmp_49_cast_reg_1436_pp1_iter2_reg_reg[30:16]' into 'tmp_49_cast_reg_1436_reg[30:16]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:3065]
INFO: [Synth 8-4471] merging register 'tmp_49_cast_reg_1436_pp1_iter3_reg_reg[30:16]' into 'tmp_49_cast_reg_1436_reg[30:16]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:2895]
INFO: [Synth 8-4471] merging register 'tmp_49_cast_reg_1436_pp1_iter4_reg_reg[30:16]' into 'tmp_49_cast_reg_1436_reg[30:16]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:3067]
INFO: [Synth 8-4471] merging register 'tmp_49_cast_reg_1436_pp1_iter5_reg_reg[30:16]' into 'tmp_49_cast_reg_1436_reg[30:16]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:2899]
INFO: [Synth 8-4471] merging register 'tmp_49_cast_reg_1436_pp1_iter6_reg_reg[30:16]' into 'tmp_49_cast_reg_1436_reg[30:16]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:3069]
INFO: [Synth 8-4471] merging register 'tmp_49_cast_reg_1436_pp1_iter7_reg_reg[30:16]' into 'tmp_49_cast_reg_1436_reg[30:16]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:3070]
INFO: [Synth 8-4471] merging register 'tmp_49_cast_reg_1436_pp1_iter8_reg_reg[30:16]' into 'tmp_49_cast_reg_1436_reg[30:16]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:2903]
INFO: [Synth 8-4471] merging register 'tmp_49_cast_reg_1436_pp1_iter9_reg_reg[30:16]' into 'tmp_49_cast_reg_1436_reg[30:16]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:3072]
INFO: [Synth 8-4471] merging register 'tmp_49_cast_reg_1436_pp1_iter10_reg_reg[30:16]' into 'tmp_49_cast_reg_1436_reg[30:16]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:3073]
INFO: [Synth 8-4471] merging register 'tmp_49_cast_reg_1436_pp1_iter11_reg_reg[30:16]' into 'tmp_49_cast_reg_1436_reg[30:16]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:2907]
INFO: [Synth 8-4471] merging register 'gmem_addr_2_reg_1450_reg[31:31]' into 'tmp_cast_reg_1273_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:3075]
INFO: [Synth 8-4471] merging register 'gmem_addr_2_reg_1450_pp1_iter1_reg_reg[31:31]' into 'tmp_cast_reg_1273_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:3076]
INFO: [Synth 8-4471] merging register 'gmem_addr_3_reg_1577_reg[31:31]' into 'tmp_cast_reg_1273_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:3077]
INFO: [Synth 8-4471] merging register 'gmem_addr_3_reg_1577_pp1_iter4_reg_reg[31:31]' into 'tmp_cast_reg_1273_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:3078]
INFO: [Synth 8-4471] merging register 'gmem_addr_4_reg_1594_reg[31:31]' into 'tmp_cast_reg_1273_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:3079]
INFO: [Synth 8-4471] merging register 'gmem_addr_4_reg_1594_pp1_iter7_reg_reg[31:31]' into 'tmp_cast_reg_1273_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:3080]
INFO: [Synth 8-4471] merging register 'gmem_addr_5_reg_1611_reg[31:31]' into 'tmp_cast_reg_1273_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:3081]
INFO: [Synth 8-4471] merging register 'gmem_addr_5_reg_1611_pp1_iter9_reg_reg[31:31]' into 'tmp_cast_reg_1273_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:3082]
INFO: [Synth 8-4471] merging register 'gmem_addr_6_reg_1633_reg[31:31]' into 'tmp_cast_reg_1273_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:3083]
INFO: [Synth 8-4471] merging register 'gmem_addr_6_reg_1633_pp1_iter12_reg_reg[31:31]' into 'tmp_cast_reg_1273_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:3084]
INFO: [Synth 8-4471] merging register 'gmem_addr_7_reg_1645_reg[31:31]' into 'tmp_cast_reg_1273_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:3085]
INFO: [Synth 8-4471] merging register 'gmem_addr_7_reg_1645_pp1_iter16_reg_reg[31:31]' into 'tmp_cast_reg_1273_reg[30:30]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:3086]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_11_reg_1327_pp1_iter1_reg_reg' and it is trimmed from '6' to '4' bits. [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:1465]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_11_reg_1327_reg' and it is trimmed from '6' to '4' bits. [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:1464]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond4_fu_732_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_798_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_810_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_822_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond4_fu_732_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_798_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_810_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_822_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "gmem_ARLEN" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'conv1_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'conv1_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv1_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv1_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 828.500 ; gain = 528.816
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/W_1_0_U' (conv1_W_1_0) to 'inst/W_2_0_U'
INFO: [Synth 8-223] decloning instance 'inst/W_1_0_U' (conv1_W_1_0) to 'inst/W_3_0_U'
INFO: [Synth 8-223] decloning instance 'inst/W_1_0_U' (conv1_W_1_0) to 'inst/W_4_0_U'
INFO: [Synth 8-223] decloning instance 'inst/W_1_0_U' (conv1_W_1_0) to 'inst/W_5_0_U'
INFO: [Synth 8-223] decloning instance 'inst/conv1_fadd_32ns_3bkb_U1/conv1_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/conv1_fadd_32ns_3bkb_U1/conv1_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/conv1_fadd_32ns_3bkb_U1/conv1_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/conv1_fadd_32ns_3bkb_U1/conv1_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/conv1_fadd_32ns_3bkb_U1/conv1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/conv1_fadd_32ns_3bkb_U1/conv1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/conv1_fmul_32ns_3cud_U2/conv1_ap_fmul_1_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/conv1_fmul_32ns_3cud_U2/conv1_ap_fmul_1_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/conv1_fmul_32ns_3cud_U2/conv1_ap_fmul_1_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/conv1_fmul_32ns_3cud_U2/conv1_ap_fmul_1_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'W_4_0_load_reg_1522_reg[31:0]' into 'W_5_0_load_reg_1527_reg[31:0]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:1409]
INFO: [Synth 8-4471] merging register 'W_3_0_load_reg_1517_reg[31:0]' into 'W_5_0_load_reg_1527_reg[31:0]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:1408]
INFO: [Synth 8-4471] merging register 'W_2_0_load_reg_1512_reg[31:0]' into 'W_5_0_load_reg_1527_reg[31:0]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:1407]
INFO: [Synth 8-4471] merging register 'W_1_0_load_reg_1507_reg[31:0]' into 'W_5_0_load_reg_1527_reg[31:0]' [d:/xilinx_projects/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v:1406]
INFO: [Synth 8-5544] ROM "exitcond4_fu_732_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_798_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_810_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_822_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[31]' (FDE) to 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/W_5_0_load_reg_1527_reg[31]' (FDE) to 'inst/W_5_0_load_reg_1527_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[29]' (FDE) to 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[30]' (FDE) to 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[28]' (FDE) to 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[27]' (FDE) to 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[26]' (FDE) to 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[25]' (FDE) to 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[24]' (FDE) to 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[23]' (FDE) to 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[5]' (FDE) to 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[0]' (FDE) to 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[1]' (FDE) to 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[2]' (FDE) to 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[3]' (FDE) to 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[4]' (FDE) to 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[11]' (FDE) to 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[6]' (FDE) to 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[7]' (FDE) to 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[8]' (FDE) to 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[9]' (FDE) to 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[10]' (FDE) to 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[17]' (FDE) to 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[12]' (FDE) to 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[13]' (FDE) to 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[14]' (FDE) to 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[15]' (FDE) to 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[16]' (FDE) to 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[18]' (FDE) to 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[19]' (FDE) to 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[20]' (FDE) to 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[21]' (FDE) to 'inst/W_1_0_U/conv1_W_1_0_rom_U/q0_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\W_1_0_U/conv1_W_1_0_rom_U/q0_reg[22] )
INFO: [Synth 8-3886] merging instance 'inst/W_5_0_load_reg_1527_reg[29]' (FDE) to 'inst/W_5_0_load_reg_1527_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/W_5_0_load_reg_1527_reg[30]' (FDE) to 'inst/W_5_0_load_reg_1527_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/W_5_0_load_reg_1527_reg[28]' (FDE) to 'inst/W_5_0_load_reg_1527_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/W_5_0_load_reg_1527_reg[27]' (FDE) to 'inst/W_5_0_load_reg_1527_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/W_5_0_load_reg_1527_reg[26]' (FDE) to 'inst/W_5_0_load_reg_1527_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/W_5_0_load_reg_1527_reg[25]' (FDE) to 'inst/W_5_0_load_reg_1527_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/W_5_0_load_reg_1527_reg[24]' (FDE) to 'inst/W_5_0_load_reg_1527_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/W_5_0_load_reg_1527_reg[23]' (FDE) to 'inst/W_5_0_load_reg_1527_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/W_5_0_load_reg_1527_reg[5]' (FDE) to 'inst/W_5_0_load_reg_1527_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/W_5_0_load_reg_1527_reg[0]' (FDE) to 'inst/W_5_0_load_reg_1527_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/W_5_0_load_reg_1527_reg[1]' (FDE) to 'inst/W_5_0_load_reg_1527_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/W_5_0_load_reg_1527_reg[2]' (FDE) to 'inst/W_5_0_load_reg_1527_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/W_5_0_load_reg_1527_reg[3]' (FDE) to 'inst/W_5_0_load_reg_1527_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/W_5_0_load_reg_1527_reg[4]' (FDE) to 'inst/W_5_0_load_reg_1527_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/W_5_0_load_reg_1527_reg[11]' (FDE) to 'inst/W_5_0_load_reg_1527_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/W_5_0_load_reg_1527_reg[6]' (FDE) to 'inst/W_5_0_load_reg_1527_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/W_5_0_load_reg_1527_reg[7]' (FDE) to 'inst/W_5_0_load_reg_1527_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/W_5_0_load_reg_1527_reg[8]' (FDE) to 'inst/W_5_0_load_reg_1527_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/W_5_0_load_reg_1527_reg[9]' (FDE) to 'inst/W_5_0_load_reg_1527_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/W_5_0_load_reg_1527_reg[10]' (FDE) to 'inst/W_5_0_load_reg_1527_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/W_5_0_load_reg_1527_reg[17]' (FDE) to 'inst/W_5_0_load_reg_1527_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/W_5_0_load_reg_1527_reg[12]' (FDE) to 'inst/W_5_0_load_reg_1527_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/W_5_0_load_reg_1527_reg[13]' (FDE) to 'inst/W_5_0_load_reg_1527_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/W_5_0_load_reg_1527_reg[14]' (FDE) to 'inst/W_5_0_load_reg_1527_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/W_5_0_load_reg_1527_reg[15]' (FDE) to 'inst/W_5_0_load_reg_1527_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/W_5_0_load_reg_1527_reg[16]' (FDE) to 'inst/W_5_0_load_reg_1527_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/W_5_0_load_reg_1527_reg[18]' (FDE) to 'inst/W_5_0_load_reg_1527_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/W_5_0_load_reg_1527_reg[19]' (FDE) to 'inst/W_5_0_load_reg_1527_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/W_5_0_load_reg_1527_reg[20]' (FDE) to 'inst/W_5_0_load_reg_1527_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/W_5_0_load_reg_1527_reg[21]' (FDE) to 'inst/W_5_0_load_reg_1527_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/r_mid_reg_1389_reg[0]' (FDE) to 'inst/r_1_reg_1404_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_49_cast_reg_1436_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_49_cast_reg_1436_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_49_cast_reg_1436_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_49_cast_reg_1436_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_49_cast_reg_1436_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_49_cast_reg_1436_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_49_cast_reg_1436_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_49_cast_reg_1436_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_49_cast_reg_1436_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_49_cast_reg_1436_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_49_cast_reg_1436_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_49_cast_reg_1436_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_49_cast_reg_1436_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_49_cast_reg_1436_reg[29] )
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[49]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[48]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[45]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[43]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[42]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[41]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[40]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[39]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[38]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[37]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[36]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[35]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_gmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[60]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[59]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[58]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[57]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[56]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv1_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[55]' (FDE) to 'inst/conv1_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/conv1_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_gmem_m_axi_U/\bus_read/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_gmem_m_axi_U/\bus_write/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_AXILiteS_s_axi_U/\int_ap_return_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_gmem_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_gmem_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_gmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_gmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_gmem_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\W_5_0_load_reg_1527_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_gmem_m_axi_U/\bus_read/rs_rreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/conv1_gmem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_gmem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[63] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module conv1_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module conv1_AXILiteS_s_axi.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_gmem_m_axi_U/\bus_read/fifo_rreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_gmem_m_axi_U/\bus_write/fifo_wreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv1_gmem_m_axi_U/\bus_write/bus_equal_gen.fifo_burst/q_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:13 . Memory (MB): peak = 914.250 ; gain = 614.566
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/conv1_gmem_m_axi_U/i_2/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conv1_gmem_m_axi_U/i_6/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:22 ; elapsed = 00:01:31 . Memory (MB): peak = 926.492 ; gain = 626.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:35 . Memory (MB): peak = 962.879 ; gain = 663.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/conv1_gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conv1_gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:31 ; elapsed = 00:01:41 . Memory (MB): peak = 1011.137 ; gain = 711.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:33 ; elapsed = 00:01:44 . Memory (MB): peak = 1011.137 ; gain = 711.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:33 ; elapsed = 00:01:44 . Memory (MB): peak = 1011.137 ; gain = 711.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:34 ; elapsed = 00:01:45 . Memory (MB): peak = 1011.137 ; gain = 711.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:34 ; elapsed = 00:01:45 . Memory (MB): peak = 1011.137 ; gain = 711.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:01:45 . Memory (MB): peak = 1011.137 ; gain = 711.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:34 ; elapsed = 00:01:45 . Memory (MB): peak = 1011.137 ; gain = 711.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   128|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     1|
|4     |DSP48E1_2 |     1|
|5     |DSP48E1_3 |     1|
|6     |DSP48E1_4 |     1|
|7     |DSP48E1_5 |     1|
|8     |LUT1      |    25|
|9     |LUT2      |   339|
|10    |LUT3      |   886|
|11    |LUT4      |   299|
|12    |LUT5      |   299|
|13    |LUT6      |   778|
|14    |MUXCY     |    74|
|15    |MUXF7     |    94|
|16    |RAM16X1S  |    32|
|17    |RAMB18E1  |     2|
|18    |SRL16E    |   275|
|19    |XORCY     |    25|
|20    |FDE       |    11|
|21    |FDRE      |  4005|
|22    |FDSE      |     6|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:01:45 . Memory (MB): peak = 1011.137 ; gain = 711.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 149 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:03 ; elapsed = 00:01:34 . Memory (MB): peak = 1011.137 ; gain = 437.742
Synthesis Optimization Complete : Time (s): cpu = 00:01:34 ; elapsed = 00:01:46 . Memory (MB): peak = 1011.137 ; gain = 711.453
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 372 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1011.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 63 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 20 instances
  FDE => FDRE: 11 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
329 Infos, 121 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:39 ; elapsed = 00:01:52 . Memory (MB): peak = 1011.137 ; gain = 720.719
INFO: [Coretcl 2-1174] Renamed 112 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1011.137 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/xilinx_projects/16_ov5640_single/ov5640_single.runs/system_conv1_0_0_synth_1/system_conv1_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_conv1_0_0_utilization_synth.rpt -pb system_conv1_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep  4 10:55:31 2019...
