#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Jun  6 17:34:46 2024
# Process ID: 392
# Current directory: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1080 F:\VIVADO_CLASS\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI.xpr
# Log file: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/vivado.log
# Journal file: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project\vivado.jou
# Running On: DESKTOP-O6IK6JF, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 10, Host memory: 16866 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/kccistc/Desktop/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project '20240603_RISC-V_GPO_GPI.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jun  6 17:44:59 2024] Launched synth_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/synth_1/runme.log
[Thu Jun  6 17:44:59 2024] Launched impl_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Jun  6 17:45:17 2024] Launched synth_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/synth_1/runme.log
[Thu Jun  6 17:45:17 2024] Launched impl_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1704.695 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1797.969 ; gain = 0.137
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2399.645 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2399.645 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2399.645 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2399.645 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2399.645 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 2399.645 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 2399.645 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2399.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

open_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2517.039 ; gain = 1186.996
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_hw_manager
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Jun  6 17:53:08 2024] Launched impl_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/runme.log
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-13:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-13:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B81A37A
set_property PROGRAM.FILE {F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: RV32I
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24120
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2742.086 ; gain = 116.039
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'w_PCAdderSrcMuxSel', assumed default net type 'wire' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:46]
INFO: [Synth 8-6157] synthesizing module 'RV32I' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPU_Core' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/ControlUnit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/ControlUnit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'Register' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'Register' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:158]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:238]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:246]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:238]
INFO: [Synth 8-6157] synthesizing module 'adder' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:210]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:210]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:125]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:125]
INFO: [Synth 8-6157] synthesizing module 'alu' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:171]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:171]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:256]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:266]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:256]
INFO: [Synth 8-6157] synthesizing module 'extand' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:219]
INFO: [Synth 8-6155] done synthesizing module 'extand' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:219]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'CPU_Core' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/InstructionMemory.sv:3]
INFO: [Synth 8-3876] $readmem data file 'inst.mem' is read successfully [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/InstructionMemory.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/InstructionMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:26]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BUS_interconnector' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:3]
INFO: [Synth 8-6157] synthesizing module 'decoder' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:36]
INFO: [Synth 8-6157] synthesizing module 'mux' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'BUS_interconnector' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:3]
INFO: [Synth 8-6157] synthesizing module 'GPIO' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/GPIO.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/GPIO.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'GPIO' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/GPIO.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fndController' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:4]
INFO: [Synth 8-6157] synthesizing module 'clkDiv_FND' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:182]
	Parameter MAX_COUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv_FND' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:182]
INFO: [Synth 8-6157] synthesizing module 'counter' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:159]
	Parameter MAX_COUNT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:159]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:141]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:147]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:141]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:77]
INFO: [Synth 8-6157] synthesizing module 'muxFND' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:92]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:102]
INFO: [Synth 8-6155] done synthesizing module 'muxFND' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:92]
WARNING: [Synth 8-689] width (32) of port connection 'y' does not match port width (4) of module 'muxFND' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:67]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:112]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:118]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:112]
WARNING: [Synth 8-689] width (32) of port connection 'bcd' does not match port width (4) of module 'BCDtoSEG' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:4]
WARNING: [Synth 8-689] width (4) of port connection 'addr' does not match port width (1) of module 'fndController' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/RV32I.sv:96]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/RV32I.sv:3]
WARNING: [Synth 8-87] always_comb on 'rdata_reg' did not result in combinational logic [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:36]
WARNING: [Synth 8-7137] Register r_tick_reg in module clkDiv_FND has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:192]
WARNING: [Synth 8-7129] Port addr in module fndController is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[7] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[6] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[5] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[4] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[3] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[2] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[1] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[0] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[7] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[6] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[5] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[4] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[3] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[2] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[1] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[0] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[6] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[5] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[4] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[3] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[2] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[1] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[0] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[6] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[4] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[3] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[2] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[1] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[0] in module ControlUnit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2852.855 ; gain = 226.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2869.832 ; gain = 243.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2869.832 ; gain = 243.785
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2869.832 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/constrs_1/imports/VIVADO/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/constrs_1/imports/VIVADO/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2982.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2997.918 ; gain = 371.871
63 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2997.918 ; gain = 371.871
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3061.227 ; gain = 63.309
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'w_PCAdderSrcMuxSel', assumed default net type 'wire' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:46]
INFO: [Synth 8-6157] synthesizing module 'RV32I' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPU_Core' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/ControlUnit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/ControlUnit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'Register' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'Register' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:158]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:238]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:246]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:238]
INFO: [Synth 8-6157] synthesizing module 'adder' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:210]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:210]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:125]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:125]
INFO: [Synth 8-6157] synthesizing module 'alu' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:171]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:171]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:256]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:266]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:256]
INFO: [Synth 8-6157] synthesizing module 'extand' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:219]
INFO: [Synth 8-6155] done synthesizing module 'extand' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:219]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'CPU_Core' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/InstructionMemory.sv:3]
INFO: [Synth 8-3876] $readmem data file 'inst.mem' is read successfully [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/InstructionMemory.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/InstructionMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:26]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BUS_interconnector' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:3]
INFO: [Synth 8-6157] synthesizing module 'decoder' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:36]
INFO: [Synth 8-6157] synthesizing module 'mux' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'BUS_interconnector' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:3]
INFO: [Synth 8-6157] synthesizing module 'GPIO' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/GPIO.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/GPIO.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'GPIO' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/GPIO.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fndController' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:4]
ERROR: [Synth 8-27] procedural assign not supported [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:31]
ERROR: [Synth 8-6156] failed synthesizing module 'fndController' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:4]
ERROR: [Synth 8-6156] failed synthesizing module 'RV32I' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/RV32I.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3144.289 ; gain = 146.371
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3144.375 ; gain = 146.457
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 3174.781 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'w_PCAdderSrcMuxSel', assumed default net type 'wire' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:46]
INFO: [Synth 8-6157] synthesizing module 'RV32I' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPU_Core' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/ControlUnit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/ControlUnit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'Register' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'Register' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:158]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:238]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:246]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:238]
INFO: [Synth 8-6157] synthesizing module 'adder' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:210]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:210]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:125]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:125]
INFO: [Synth 8-6157] synthesizing module 'alu' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:171]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:171]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:256]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:266]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:256]
INFO: [Synth 8-6157] synthesizing module 'extand' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:219]
INFO: [Synth 8-6155] done synthesizing module 'extand' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:219]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'CPU_Core' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/InstructionMemory.sv:3]
INFO: [Synth 8-3876] $readmem data file 'inst.mem' is read successfully [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/InstructionMemory.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/InstructionMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:26]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BUS_interconnector' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:3]
INFO: [Synth 8-6157] synthesizing module 'decoder' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:36]
INFO: [Synth 8-6157] synthesizing module 'mux' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'BUS_interconnector' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:3]
INFO: [Synth 8-6157] synthesizing module 'GPIO' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/GPIO.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/GPIO.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'GPIO' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/GPIO.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fndController' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:4]
INFO: [Synth 8-6157] synthesizing module 'clkDiv_FND' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:184]
	Parameter MAX_COUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv_FND' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:184]
INFO: [Synth 8-6157] synthesizing module 'counter' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:161]
	Parameter MAX_COUNT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:161]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:143]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:149]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:143]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:79]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:79]
INFO: [Synth 8-6157] synthesizing module 'muxFND' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:94]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:104]
INFO: [Synth 8-6155] done synthesizing module 'muxFND' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:94]
WARNING: [Synth 8-689] width (32) of port connection 'y' does not match port width (4) of module 'muxFND' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:69]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:114]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:120]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:114]
WARNING: [Synth 8-689] width (32) of port connection 'bcd' does not match port width (4) of module 'BCDtoSEG' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:4]
WARNING: [Synth 8-689] width (4) of port connection 'addr' does not match port width (1) of module 'fndController' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/RV32I.sv:96]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/RV32I.sv:3]
WARNING: [Synth 8-87] always_comb on 'rdata_reg' did not result in combinational logic [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:36]
WARNING: [Synth 8-7137] Register r_tick_reg in module clkDiv_FND has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:194]
WARNING: [Synth 8-7129] Port addr in module fndController is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[7] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[6] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[5] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[4] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[3] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[2] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[1] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[0] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[7] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[6] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[5] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[4] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[3] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[2] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[1] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[0] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[6] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[5] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[4] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[3] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[2] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[1] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[0] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[6] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[4] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[3] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[2] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[1] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[0] in module ControlUnit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3174.781 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3177.105 ; gain = 2.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3177.105 ; gain = 2.324
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 3197.605 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/constrs_1/imports/VIVADO/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/constrs_1/imports/VIVADO/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3197.605 ; gain = 22.824
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Jun  6 18:34:22 2024] Launched synth_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/synth_1/runme.log
[Thu Jun  6 18:34:22 2024] Launched impl_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Jun  6 18:45:23 2024] Launched synth_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/synth_1/runme.log
[Thu Jun  6 18:45:23 2024] Launched impl_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/runme.log
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-13:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B81A37A
set_property PROGRAM.FILE {F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Jun  6 18:50:31 2024] Launched synth_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/synth_1/runme.log
[Thu Jun  6 18:50:31 2024] Launched impl_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-13:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B81A37A
set_property PROGRAM.FILE {F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 3688.277 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/constrs_1/imports/VIVADO/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/constrs_1/imports/VIVADO/MY_Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3704.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: RV32I
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 3719.262 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'w_PCAdderSrcMuxSel', assumed default net type 'wire' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:46]
INFO: [Synth 8-6157] synthesizing module 'RV32I' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPU_Core' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/ControlUnit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/ControlUnit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'Register' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'Register' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:158]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:238]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:246]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:238]
INFO: [Synth 8-6157] synthesizing module 'adder' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:210]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:210]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:125]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:125]
INFO: [Synth 8-6157] synthesizing module 'alu' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:171]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:171]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:256]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:266]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:256]
INFO: [Synth 8-6157] synthesizing module 'extand' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:219]
INFO: [Synth 8-6155] done synthesizing module 'extand' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:219]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'CPU_Core' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/InstructionMemory.sv:3]
INFO: [Synth 8-3876] $readmem data file 'inst.mem' is read successfully [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/InstructionMemory.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/InstructionMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:26]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BUS_interconnector' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:3]
INFO: [Synth 8-6157] synthesizing module 'decoder' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:36]
WARNING: [Synth 8-689] width (8) of port connection 'y' does not match port width (3) of module 'decoder' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:18]
INFO: [Synth 8-6157] synthesizing module 'mux' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'BUS_interconnector' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:3]
INFO: [Synth 8-6157] synthesizing module 'GPIO' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/GPIO.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/GPIO.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'GPIO' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/GPIO.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fndController' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:4]
INFO: [Synth 8-6157] synthesizing module 'clkDiv_FND' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:184]
	Parameter MAX_COUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv_FND' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:184]
INFO: [Synth 8-6157] synthesizing module 'counter' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:161]
	Parameter MAX_COUNT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:161]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:143]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:149]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:143]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:79]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:79]
INFO: [Synth 8-6157] synthesizing module 'muxFND' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:94]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:104]
INFO: [Synth 8-6155] done synthesizing module 'muxFND' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:94]
WARNING: [Synth 8-689] width (32) of port connection 'y' does not match port width (4) of module 'muxFND' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:69]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:114]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:120]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:114]
WARNING: [Synth 8-689] width (32) of port connection 'bcd' does not match port width (4) of module 'BCDtoSEG' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:4]
WARNING: [Synth 8-689] width (4) of port connection 'addr' does not match port width (1) of module 'fndController' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/RV32I.sv:97]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/RV32I.sv:3]
WARNING: [Synth 8-87] always_comb on 'rdata_reg' did not result in combinational logic [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:36]
WARNING: [Synth 8-7137] Register r_tick_reg in module clkDiv_FND has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:194]
WARNING: [Synth 8-7129] Port addr in module fndController is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[7] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[6] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[5] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[4] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[3] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[2] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[1] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[0] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[7] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[6] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[5] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[4] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[3] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[2] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[1] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[0] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[6] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[5] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[4] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[3] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[2] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[1] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[0] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[6] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[4] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[3] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[2] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[1] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[0] in module ControlUnit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3719.262 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3719.262 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3719.262 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 3719.262 ; gain = 0.000
60 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3719.262 ; gain = 0.000
INFO: [Common 17-344] 'synth_design' was cancelled
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: RV32I
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 3719.262 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'w_PCAdderSrcMuxSel', assumed default net type 'wire' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:46]
INFO: [Synth 8-6157] synthesizing module 'RV32I' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPU_Core' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/ControlUnit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/ControlUnit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'Register' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'Register' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:158]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:238]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:246]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:238]
INFO: [Synth 8-6157] synthesizing module 'adder' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:210]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:210]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:125]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:125]
INFO: [Synth 8-6157] synthesizing module 'alu' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:171]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:171]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:256]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:266]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:256]
INFO: [Synth 8-6157] synthesizing module 'extand' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:219]
INFO: [Synth 8-6155] done synthesizing module 'extand' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:219]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'CPU_Core' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/InstructionMemory.sv:3]
INFO: [Synth 8-3876] $readmem data file 'inst.mem' is read successfully [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/InstructionMemory.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/InstructionMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:26]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BUS_interconnector' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:3]
INFO: [Synth 8-6157] synthesizing module 'decoder' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:36]
WARNING: [Synth 8-689] width (8) of port connection 'y' does not match port width (3) of module 'decoder' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:18]
INFO: [Synth 8-6157] synthesizing module 'mux' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'BUS_interconnector' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:3]
INFO: [Synth 8-6157] synthesizing module 'GPIO' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/GPIO.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/GPIO.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'GPIO' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/GPIO.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fndController' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:4]
INFO: [Synth 8-6157] synthesizing module 'clkDiv_FND' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:184]
	Parameter MAX_COUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv_FND' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:184]
INFO: [Synth 8-6157] synthesizing module 'counter' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:161]
	Parameter MAX_COUNT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:161]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:143]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:149]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:143]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:79]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:79]
INFO: [Synth 8-6157] synthesizing module 'muxFND' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:94]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:104]
INFO: [Synth 8-6155] done synthesizing module 'muxFND' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:94]
WARNING: [Synth 8-689] width (32) of port connection 'y' does not match port width (4) of module 'muxFND' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:69]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:114]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:120]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:114]
WARNING: [Synth 8-689] width (32) of port connection 'bcd' does not match port width (4) of module 'BCDtoSEG' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:4]
WARNING: [Synth 8-689] width (4) of port connection 'addr' does not match port width (1) of module 'fndController' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/RV32I.sv:97]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/RV32I.sv:3]
WARNING: [Synth 8-87] always_comb on 'rdata_reg' did not result in combinational logic [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:36]
WARNING: [Synth 8-7137] Register r_tick_reg in module clkDiv_FND has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:194]
WARNING: [Synth 8-7129] Port addr in module fndController is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[7] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[6] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[5] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[4] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[3] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[2] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[1] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[0] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[7] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[6] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[5] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[4] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[3] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[2] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[1] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[0] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[6] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[5] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[4] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[3] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[2] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[1] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[0] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[6] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[4] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[3] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[2] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[1] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[0] in module ControlUnit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3719.262 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3719.262 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3719.262 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 3719.262 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/constrs_1/imports/VIVADO/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/constrs_1/imports/VIVADO/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3719.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3719.262 ; gain = 0.000
61 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3719.262 ; gain = 0.000
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jun  6 18:57:02 2024] Launched synth_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/synth_1/runme.log
[Thu Jun  6 18:57:02 2024] Launched impl_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jun  6 19:01:14 2024] Launched synth_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/synth_1/runme.log
[Thu Jun  6 19:01:14 2024] Launched impl_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jun  6 19:02:33 2024] Launched synth_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/synth_1/runme.log
[Thu Jun  6 19:02:33 2024] Launched impl_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Jun  6 19:05:56 2024] Launched synth_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/synth_1/runme.log
[Thu Jun  6 19:05:56 2024] Launched impl_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-13:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B81A37A
set_property PROGRAM.FILE {F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Jun  6 19:09:35 2024] Launched synth_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/synth_1/runme.log
[Thu Jun  6 19:09:35 2024] Launched impl_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-13:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B81A37A
set_property PROGRAM.FILE {F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI.srcs\sources_1\new\BUS_interconnector.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI.srcs\sources_1\new\fndController.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI.srcs\sources_1\imports\new\RV32I.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI.srcs\sources_1\new\BUS_interconnector.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI.srcs\sources_1\new\fndController.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI.srcs\sources_1\imports\new\RV32I.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI.srcs\sources_1\new\BUS_interconnector.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI.srcs\sources_1\new\fndController.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI.srcs\sources_1\imports\new\RV32I.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI.srcs\sources_1\new\BUS_interconnector.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI.srcs\sources_1\new\fndController.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI.srcs\sources_1\imports\new\RV32I.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI.srcs\sources_1\new\BUS_interconnector.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI.srcs\sources_1\new\fndController.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI.srcs\sources_1\imports\new\RV32I.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI.srcs\sources_1\new\BUS_interconnector.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI.srcs\sources_1\new\fndController.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI.srcs\sources_1\new\BUS_interconnector.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI.srcs\sources_1\new\fndController.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI.srcs\sources_1\imports\new\RV32I.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI.srcs\sources_1\new\BUS_interconnector.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI.srcs\sources_1\new\fndController.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI.srcs\sources_1\imports\new\RV32I.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI.srcs\sources_1\new\BUS_interconnector.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI.srcs\sources_1\new\fndController.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI.srcs\sources_1\imports\new\RV32I.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI.srcs\sources_1\new\BUS_interconnector.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI.srcs\sources_1\new\fndController.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI.srcs\sources_1\imports\new\RV32I.sv:]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B81A37A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B81A37A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Jun  6 19:18:42 2024] Launched synth_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/synth_1/runme.log
[Thu Jun  6 19:18:43 2024] Launched impl_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI.srcs\sources_1\new\BUS_interconnector.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI.srcs\sources_1\new\fndController.sv:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Jun  6 19:20:25 2024] Launched synth_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/synth_1/runme.log
[Thu Jun  6 19:20:26 2024] Launched impl_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-13:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B81A37A
set_property PROGRAM.FILE {F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI.srcs\sources_1\imports\new\DataMemory.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI_Project\20240603_RISC-V_GPO_GPI.srcs\sources_1\new\fndController.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Jun  6 19:23:53 2024] Launched synth_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/synth_1/runme.log
[Thu Jun  6 19:23:53 2024] Launched impl_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-13:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B81A37A
set_property PROGRAM.FILE {F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Jun  6 19:29:51 2024] Launched synth_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/synth_1/runme.log
[Thu Jun  6 19:29:51 2024] Launched impl_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/runme.log
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-13:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B81A37A
set_property PROGRAM.FILE {F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: RV32I
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3719.262 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'w_PCAdderSrcMuxSel', assumed default net type 'wire' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:46]
INFO: [Synth 8-6157] synthesizing module 'RV32I' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPU_Core' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/ControlUnit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/ControlUnit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'Register' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'Register' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:158]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:238]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:246]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:238]
INFO: [Synth 8-6157] synthesizing module 'adder' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:210]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:210]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:125]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:125]
INFO: [Synth 8-6157] synthesizing module 'alu' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:171]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:171]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:256]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:266]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:256]
INFO: [Synth 8-6157] synthesizing module 'extand' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:219]
INFO: [Synth 8-6155] done synthesizing module 'extand' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:219]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'CPU_Core' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/InstructionMemory.sv:3]
INFO: [Synth 8-3876] $readmem data file 'inst.mem' is read successfully [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/InstructionMemory.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/InstructionMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:26]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BUS_interconnector' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:3]
INFO: [Synth 8-6157] synthesizing module 'decoder' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:36]
INFO: [Synth 8-6157] synthesizing module 'mux' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'BUS_interconnector' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:3]
INFO: [Synth 8-6157] synthesizing module 'GPIO' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/GPIO.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/GPIO.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'GPIO' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/GPIO.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fndController' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:4]
INFO: [Synth 8-6157] synthesizing module 'clkDiv_FND' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:183]
	Parameter MAX_COUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv_FND' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:183]
INFO: [Synth 8-6157] synthesizing module 'counter' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:160]
	Parameter MAX_COUNT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:160]
INFO: [Synth 8-6157] synthesizing module 'DecoderFND' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:142]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:148]
INFO: [Synth 8-6155] done synthesizing module 'DecoderFND' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:142]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:78]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:78]
INFO: [Synth 8-6157] synthesizing module 'muxFND' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:93]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:103]
INFO: [Synth 8-6155] done synthesizing module 'muxFND' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:93]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:113]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:119]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:113]
WARNING: [Synth 8-689] width (32) of port connection 'bcd' does not match port width (4) of module 'BCDtoSEG' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:4]
WARNING: [Synth 8-689] width (4) of port connection 'addr' does not match port width (1) of module 'fndController' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/RV32I.sv:97]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/RV32I.sv:3]
WARNING: [Synth 8-87] always_comb on 'rdata_reg' did not result in combinational logic [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:36]
WARNING: [Synth 8-7137] Register r_tick_reg in module clkDiv_FND has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:193]
WARNING: [Synth 8-7129] Port addr in module fndController is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[7] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[6] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[5] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[4] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[3] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[2] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[1] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[0] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[7] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[6] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[5] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[4] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[3] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[2] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[1] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[0] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[6] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[5] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[4] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[3] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[2] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[1] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[0] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[6] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[4] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[3] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[2] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[1] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[0] in module ControlUnit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3719.262 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3719.262 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3719.262 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 3719.262 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/constrs_1/imports/VIVADO/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/constrs_1/imports/VIVADO/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3719.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3719.262 ; gain = 0.000
61 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3719.262 ; gain = 0.000
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Jun  6 19:54:19 2024] Launched synth_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/synth_1/runme.log
[Thu Jun  6 19:54:19 2024] Launched impl_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B81A37A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B81A37A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
update_compile_order -fileset sources_1
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Jun  6 20:03:12 2024] Launched synth_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/synth_1/runme.log
[Thu Jun  6 20:03:12 2024] Launched impl_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-13:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3719.262 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B81A37A
set_property PROGRAM.FILE {F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Jun  7 13:14:15 2024] Launched synth_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/synth_1/runme.log
[Fri Jun  7 13:14:15 2024] Launched impl_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-13:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3719.262 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-13:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B81A37A
set_property PROGRAM.FILE {F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Jun  7 13:26:43 2024] Launched synth_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/synth_1/runme.log
[Fri Jun  7 13:26:43 2024] Launched impl_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: RV32I
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3719.262 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'w_PCAdderSrcMuxSel', assumed default net type 'wire' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:46]
INFO: [Synth 8-6157] synthesizing module 'RV32I' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPU_Core' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/ControlUnit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/ControlUnit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'Register' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'Register' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:158]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:238]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:246]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:238]
INFO: [Synth 8-6157] synthesizing module 'adder' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:210]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:210]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:125]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:125]
INFO: [Synth 8-6157] synthesizing module 'alu' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:171]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:171]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:256]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:266]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:256]
INFO: [Synth 8-6157] synthesizing module 'extand' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:219]
INFO: [Synth 8-6155] done synthesizing module 'extand' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:219]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'CPU_Core' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/InstructionMemory.sv:3]
INFO: [Synth 8-3876] $readmem data file 'inst.mem' is read successfully [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/InstructionMemory.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/InstructionMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:26]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BUS_interconnector' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:3]
INFO: [Synth 8-6157] synthesizing module 'decoder' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:36]
INFO: [Synth 8-6157] synthesizing module 'mux' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'BUS_interconnector' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fndController' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:4]
INFO: [Synth 8-6157] synthesizing module 'clkDiv_FND' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:183]
	Parameter MAX_COUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv_FND' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:183]
INFO: [Synth 8-6157] synthesizing module 'counter' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:160]
	Parameter MAX_COUNT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:160]
INFO: [Synth 8-6157] synthesizing module 'DecoderFND' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:142]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:148]
INFO: [Synth 8-6155] done synthesizing module 'DecoderFND' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:142]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:78]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:78]
INFO: [Synth 8-6157] synthesizing module 'muxFND' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:93]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:103]
INFO: [Synth 8-6155] done synthesizing module 'muxFND' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:93]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:113]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:119]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:113]
WARNING: [Synth 8-689] width (32) of port connection 'bcd' does not match port width (4) of module 'BCDtoSEG' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:4]
WARNING: [Synth 8-689] width (4) of port connection 'addr' does not match port width (1) of module 'fndController' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/RV32I.sv:97]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/RV32I.sv:3]
WARNING: [Synth 8-87] always_comb on 'rdata_reg' did not result in combinational logic [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:36]
WARNING: [Synth 8-7137] Register r_tick_reg in module clkDiv_FND has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:193]
WARNING: [Synth 8-7129] Port addr in module fndController is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[7] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[6] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[5] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[4] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[3] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[2] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[1] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[0] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[7] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[6] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[5] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[4] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[3] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[2] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[1] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[0] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[6] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[5] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[4] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[3] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[2] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[1] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[0] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[6] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[4] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[3] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[2] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[1] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[0] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOPortA[3] in module RV32I is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOPortA[2] in module RV32I is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOPortA[1] in module RV32I is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOPortA[0] in module RV32I is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOPortB[3] in module RV32I is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOPortB[2] in module RV32I is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOPortB[1] in module RV32I is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOPortB[0] in module RV32I is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 3719.262 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 3719.262 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 3719.262 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 3719.262 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/constrs_1/imports/VIVADO/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/constrs_1/imports/VIVADO/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3719.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 3719.262 ; gain = 0.000
58 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 3719.262 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B81A37A
close_design
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B81A37A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Jun  7 14:29:46 2024] Launched synth_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/synth_1/runme.log
[Fri Jun  7 14:29:46 2024] Launched impl_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Jun  7 14:37:55 2024] Launched synth_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/synth_1/runme.log
[Fri Jun  7 14:37:55 2024] Launched impl_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Jun  7 14:43:23 2024] Launched synth_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/synth_1/runme.log
[Fri Jun  7 14:43:23 2024] Launched impl_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Jun  7 14:46:48 2024] Launched synth_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/synth_1/runme.log
[Fri Jun  7 14:46:48 2024] Launched impl_1...
Run output will be captured here: F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/impl_1/RV32I.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
