INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jan  9 14:57:53 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.776ns  (required time - arrival time)
  Source:                 lsq2/handshake_lsq_lsq2_core/ldq_port_idx_13_q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fptosi0/q2_reg[7]_srl3___fptosi0_q2_reg_r_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.691ns  (logic 2.292ns (29.801%)  route 5.399ns (70.199%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 5.267 - 4.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5642, unset)         1.404     1.404    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X77Y51         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_port_idx_13_q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y51         FDRE (Prop_fdre_C_Q)         0.223     1.627 r  lsq2/handshake_lsq_lsq2_core/ldq_port_idx_13_q_reg[0]_replica/Q
                         net (fo=4, routed)           0.336     1.963    lsq2/handshake_lsq_lsq2_core/ldq_port_idx_13_q_reg[0]_0_repN
    SLICE_X77Y48         LUT2 (Prop_lut2_I0_O)        0.043     2.006 r  lsq2/handshake_lsq_lsq2_core/dataReg[30]_i_16/O
                         net (fo=1, routed)           0.524     2.530    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_ldd_dispatcher/entry_port_request_13[1]
    SLICE_X77Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     2.780 r  lsq2/handshake_lsq_lsq2_core/dataReg_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.780    lsq2/handshake_lsq_lsq2_core/dataReg_reg[30]_i_8_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.833 r  lsq2/handshake_lsq_lsq2_core/ldq_valid_3_q_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.833    lsq2/handshake_lsq_lsq2_core/ldq_valid_3_q_reg_i_5_n_0
    SLICE_X77Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.886 r  lsq2/handshake_lsq_lsq2_core/dataReg_reg[31]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     2.886    lsq2/handshake_lsq_lsq2_core/dataReg_reg[31]_i_9__0_n_0
    SLICE_X77Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.939 r  lsq2/handshake_lsq_lsq2_core/dataReg_reg[31]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     2.939    lsq2/handshake_lsq_lsq2_core/dataReg_reg[31]_i_7__0_n_0
    SLICE_X77Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.105 f  lsq2/handshake_lsq_lsq2_core/dataReg_reg[30]_i_9/O[1]
                         net (fo=1, routed)           0.278     3.383    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_ldd_dispatcher/TEMP_1_double_out_110_out[29]
    SLICE_X76Y60         LUT4 (Prop_lut4_I0_O)        0.123     3.506 r  lsq2/handshake_lsq_lsq2_core/dataReg[1]_i_4__1/O
                         net (fo=35, routed)          0.543     4.049    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_ldd_dispatcher/entry_port_request_prio_13_1
    SLICE_X79Y59         LUT4 (Prop_lut4_I1_O)        0.043     4.092 r  lsq2/handshake_lsq_lsq2_core/dataReg[28]_i_7__1/O
                         net (fo=1, routed)           0.429     4.522    lsq2/handshake_lsq_lsq2_core/dataReg[28]_i_7__1_n_0
    SLICE_X79Y60         LUT6 (Prop_lut6_I5_O)        0.043     4.565 r  lsq2/handshake_lsq_lsq2_core/dataReg[28]_i_1__3/O
                         net (fo=10, routed)          0.348     4.912    load5/data_tehb/control/lsq2_ldData_1[28]
    SLICE_X75Y59         LUT3 (Prop_lut3_I2_O)        0.043     4.955 r  load5/data_tehb/control/result0_carry_i_28/O
                         net (fo=21, routed)          0.486     5.441    load5/data_tehb/control/result0_carry_i_28_n_0
    SLICE_X73Y59         LUT6 (Prop_lut6_I5_O)        0.043     5.484 r  load5/data_tehb/control/result0_carry__5_i_16/O
                         net (fo=14, routed)          0.369     5.853    load5/data_tehb/control/result0_carry__5_i_16_n_0
    SLICE_X69Y59         LUT6 (Prop_lut6_I3_O)        0.043     5.896 f  load5/data_tehb/control/result0_carry_i_57/O
                         net (fo=3, routed)           0.110     6.007    load5/data_tehb/control/result0_carry_i_57_n_0
    SLICE_X69Y59         LUT6 (Prop_lut6_I5_O)        0.043     6.050 f  load5/data_tehb/control/result0_carry__1_i_21/O
                         net (fo=5, routed)           0.312     6.362    load5/data_tehb/control/result0_carry__1_i_21_n_0
    SLICE_X69Y57         LUT6 (Prop_lut6_I4_O)        0.043     6.405 r  load5/data_tehb/control/result0_carry_i_43/O
                         net (fo=2, routed)           0.196     6.601    load5/data_tehb/control/result0_carry_i_43_n_0
    SLICE_X69Y55         LUT6 (Prop_lut6_I0_O)        0.043     6.644 r  load5/data_tehb/control/result0_carry_i_33/O
                         net (fo=1, routed)           0.354     6.998    load5/data_tehb/control/result0_carry_i_33_n_0
    SLICE_X68Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289     7.287 r  load5/data_tehb/control/result0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.287    load5/data_tehb/control/result0_carry_i_10_n_0
    SLICE_X68Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     7.452 f  load5/data_tehb/control/result0_carry__0_i_5/O[1]
                         net (fo=2, routed)           0.314     7.766    load5/data_tehb/control/fptosi0/plusOp[6]
    SLICE_X66Y56         LUT5 (Prop_lut5_I3_O)        0.125     7.891 r  load5/data_tehb/control/result0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.891    fptosi0/q2_reg[5]_srl3___fptosi0_q2_reg_r_i_1[1]
    SLICE_X66Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     8.169 r  fptosi0/result0_carry__0/O[2]
                         net (fo=1, routed)           0.435     8.604    load5/data_tehb/control/result0[6]
    SLICE_X64Y57         LUT6 (Prop_lut6_I2_O)        0.127     8.731 r  load5/data_tehb/control/q2_reg[7]_srl3___fptosi0_q2_reg_r_i_1/O
                         net (fo=1, routed)           0.364     9.095    fptosi0/to_signed[7]
    SLICE_X64Y57         FDRE                                         r  fptosi0/q2_reg[7]_srl3___fptosi0_q2_reg_r_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=5642, unset)         1.267     5.267    fptosi0/clk
    SLICE_X64Y57         FDRE                                         r  fptosi0/q2_reg[7]_srl3___fptosi0_q2_reg_r_srlopt/C
                         clock pessimism              0.087     5.354    
                         clock uncertainty           -0.035     5.319    
    SLICE_X64Y57         FDRE (Setup_fdre_C_D)        0.000     5.319    fptosi0/q2_reg[7]_srl3___fptosi0_q2_reg_r_srlopt
  -------------------------------------------------------------------
                         required time                          5.319    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                 -3.776    




