<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RIOT OS: RISC-V common</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<!-- <script type="text/javascript" src="jquery.js"></script> -->
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<!-- <link href="/pagefind/pagefind-ui.css" rel="stylesheet"> -->
<script src="/pagefind/pagefind-ui.js"></script>
<script>
  // Check whether the PagefindUI class is available
  if (typeof PagefindUI === 'undefined') {
    console.error('PagefindUI class is not available | Dev Build');
  } else {
    // // Remove the "searchstub" element and initialize the PagefindUI class
    // document.getElementById("#searchstub").remove();
    // Initialize the PagefindUI class with the element id "search"
    window.addEventListener('DOMContentLoaded', (event) => {
        new PagefindUI({ element: "#search", showSubResults: true });
    });
  }
</script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="global.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <script>
    // Print the data within the NAVTREE variable from the navtreedata.js file
    var navtree = NAVTREE;
    console.log(navtree);
  </script>
<div class="flex flex-row gap-4 w-screen font-sans text-lg max-h-screen overscroll-contain justify-items-stretch bg-neutral-900">
  <!--Sidebar-->
  <div data-pagefind-ignore="all" class="w-1/3 max-w-md flex-auto h-screen bg-neutral-800 ring-2 ring-neutral-700 shadow-neutral-800 shadow-2xl rounded-xl p-3 ml-1 my-2 mr-3 flex flex-col justify-around">
    <div id="top" class="justify-self-center content-center items-center place-content-center">
      <img alt="Logo" src="riot-logo.svg"/>
      <div id="projectbrief">
        The friendly Operating System for the Internet of Things
      </div>
    </div>
    <div id="search" class="place-content-center" class="overflow-y-scroll max-h-64 bg-slate-400 ring-2 ring-white text-white" >
      <h1>Searchbar via Pagefind</h1>
      <!-- <div id="searchstub" class="flex items-center border border-gray-300 rounded-lg p-2 shadow-sm">
        <input type="text" placeholder="Search is only available in Production Build ..." class="flex-grow p-2 outline-none">
      </div> -->
    </div>
    <div id="navtree">
      <script>
        // The navtree variable is always a pair of two elements (key, value)
        // The key is the name we should display and the value is the link to the page
        // Generate the navtree from the navtreedata.js file and put it under the navtree div
        var navtree = NAVTREE[0][2];
        var navtreeHTML = "<h1>Navigation based on Doxygen</h1> <ul>";
        for (var i = 0; i < navtree.length; i++) {
          navtreeHTML += "<li><a href='" + navtree[i][1] + "'>" + navtree[i][0] + "</a></li>";
          if (i == 5) {
            navtreeHTML += '<li><h3 class="ring-2 ring-white"> Random Insert for Demonstration </h3></li>';
          }
        }
        navtreeHTML += "</ul>";
        document.getElementById("navtree").innerHTML = navtreeHTML;
      </script>
    </div>
    <ul>
      <li class="footer">
        Generated on Tue Sep 24 2024 11:16:27 by 
          <a href="http://www.doxygen.org/index.html">
            Doxygen
          </a> 
        1.12.0
      </li>
    </ul>
  </div>
  <!--Main Content-->
  <div class="hidden">
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',true);
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('group__cpu__riscv__common.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#files">Files</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">RISC-V common<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Common implementations and headers for the RISC-V CPU  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Common implementations and headers for the RISC-V CPU </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="files" name="files"></a>
Files</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clic_8h.html">clic.h</a></td></tr>
<tr class="memdesc:clic_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">RISCV CLIC interrupt controller definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="context__frame_8h.html">context_frame.h</a></td></tr>
<tr class="memdesc:context__frame_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structThread.html" title="Thread struct within mqtt paho.">Thread</a> context frame stored on stack. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="riscv__common_2include_2cpu__common_8h.html">cpu_common.h</a></td></tr>
<tr class="memdesc:riscv__common_2include_2cpu__common_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Basic definitions for the RISC-V CPU module. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="riscv__common_2include_2cpu__conf__common_8h.html">cpu_conf_common.h</a></td></tr>
<tr class="memdesc:riscv__common_2include_2cpu__conf__common_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">RISC-V CPU configuration options. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpucycle_8h.html">cpucycle.h</a></td></tr>
<tr class="memdesc:cpucycle_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Functions to read CPU cycle counter. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="riscv__common_2include_2irq__arch_8h.html">irq_arch.h</a></td></tr>
<tr class="memdesc:riscv__common_2include_2irq__arch_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implementation of the kernels irq interface. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="riscv__common_2include_2periph__cpu__common_8h.html">periph_cpu_common.h</a></td></tr>
<tr class="memdesc:riscv__common_2include_2periph__cpu__common_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU specific definitions for internal peripheral handling. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="plic_8h.html">plic.h</a></td></tr>
<tr class="memdesc:plic_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform-Level interrupt controller driver. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmp_8h.html">pmp.h</a></td></tr>
<tr class="memdesc:pmp_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">RISC-V PMP configuration options. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gab3a8077d2f287f222824800d36ec7551" id="r_gab3a8077d2f287f222824800d36ec7551"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab3a8077d2f287f222824800d36ec7551">riscv_init</a> (void)</td></tr>
<tr class="memdesc:gab3a8077d2f287f222824800d36ec7551"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize rv32i specific core parts of the CPU.  <br /></td></tr>
<tr class="separator:gab3a8077d2f287f222824800d36ec7551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0b7f2f38a96f3fb3a8122e74bbae931" id="r_gac0b7f2f38a96f3fb3a8122e74bbae931"><td class="memItemLeft" align="right" valign="top"><a id="gac0b7f2f38a96f3fb3a8122e74bbae931" name="gac0b7f2f38a96f3fb3a8122e74bbae931"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>riscv_fpu_init</b> (void)</td></tr>
<tr class="memdesc:gac0b7f2f38a96f3fb3a8122e74bbae931"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the rv32i FPU when present. <br /></td></tr>
<tr class="separator:gac0b7f2f38a96f3fb3a8122e74bbae931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf5be9ff5c1c41f6a8c38f38314c571a" id="r_gadf5be9ff5c1c41f6a8c38f38314c571a"><td class="memItemLeft" align="right" valign="top"><a id="gadf5be9ff5c1c41f6a8c38f38314c571a" name="gadf5be9ff5c1c41f6a8c38f38314c571a"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>riscv_irq_init</b> (void)</td></tr>
<tr class="memdesc:gadf5be9ff5c1c41f6a8c38f38314c571a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialization of the interrupt controller. <br /></td></tr>
<tr class="separator:gadf5be9ff5c1c41f6a8c38f38314c571a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04f1d3111666144deedb619ac50bbdf7" id="r_ga04f1d3111666144deedb619ac50bbdf7"><td class="memItemLeft" align="right" valign="top">static uintptr_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga04f1d3111666144deedb619ac50bbdf7">cpu_get_caller_pc</a> (void)</td></tr>
<tr class="memdesc:ga04f1d3111666144deedb619ac50bbdf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the last instruction's address.  <br /></td></tr>
<tr class="separator:ga04f1d3111666144deedb619ac50bbdf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e4e756515bbb9f2f1236ee2abe80ee" id="r_ga05e4e756515bbb9f2f1236ee2abe80ee"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga05e4e756515bbb9f2f1236ee2abe80ee">cpu_reg_enable_bits</a> (volatile uint32_t *reg, uint32_t mask)</td></tr>
<tr class="memdesc:ga05e4e756515bbb9f2f1236ee2abe80ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convenience function to set bit flags in a register.  <br /></td></tr>
<tr class="separator:ga05e4e756515bbb9f2f1236ee2abe80ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac58eab086902719c0a1b9574b747edbf" id="r_gac58eab086902719c0a1b9574b747edbf"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac58eab086902719c0a1b9574b747edbf">cpu_reg_disable_bits</a> (volatile uint32_t *reg, uint32_t mask)</td></tr>
<tr class="memdesc:gac58eab086902719c0a1b9574b747edbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convenience function to clear bit flags in a register.  <br /></td></tr>
<tr class="separator:gac58eab086902719c0a1b9574b747edbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga6cc69693461b05c8d4be9e2c154ab712" name="ga6cc69693461b05c8d4be9e2c154ab712"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cc69693461b05c8d4be9e2c154ab712">&#9670;&#160;</a></span>CPU_COMMON_H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_COMMON_H</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="riscv__common_2include_2cpu__common_8h_source.html#l00026">26</a> of file <a class="el" href="riscv__common_2include_2cpu__common_8h_source.html">cpu_common.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga04f1d3111666144deedb619ac50bbdf7" name="ga04f1d3111666144deedb619ac50bbdf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04f1d3111666144deedb619ac50bbdf7">&#9670;&#160;</a></span>cpu_get_caller_pc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uintptr_t cpu_get_caller_pc </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Gets the last instruction's address. </p>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000008">Todo</a></b></dt><dd>: Not supported </dd></dl>

<p class="definition">Definition at line <a class="el" href="riscv__common_2include_2cpu__common_8h_source.html#l00054">54</a> of file <a class="el" href="riscv__common_2include_2cpu__common_8h_source.html">cpu_common.h</a>.</p>

</div>
</div>
<a id="gac58eab086902719c0a1b9574b747edbf" name="gac58eab086902719c0a1b9574b747edbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac58eab086902719c0a1b9574b747edbf">&#9670;&#160;</a></span>cpu_reg_disable_bits()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void cpu_reg_disable_bits </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *</td>          <td class="paramname"><span class="paramname"><em>reg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>mask</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Convenience function to clear bit flags in a register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>register to clear bits in </td></tr>
    <tr><td class="paramname">mask</td><td>bits to clear in the register </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="riscv__common_2include_2cpu__common_8h_source.html#l00079">79</a> of file <a class="el" href="riscv__common_2include_2cpu__common_8h_source.html">cpu_common.h</a>.</p>

</div>
</div>
<a id="ga05e4e756515bbb9f2f1236ee2abe80ee" name="ga05e4e756515bbb9f2f1236ee2abe80ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05e4e756515bbb9f2f1236ee2abe80ee">&#9670;&#160;</a></span>cpu_reg_enable_bits()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void cpu_reg_enable_bits </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *</td>          <td class="paramname"><span class="paramname"><em>reg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>mask</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Convenience function to set bit flags in a register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>register to set bits in </td></tr>
    <tr><td class="paramname">mask</td><td>bits to set in the register </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="riscv__common_2include_2cpu__common_8h_source.html#l00067">67</a> of file <a class="el" href="riscv__common_2include_2cpu__common_8h_source.html">cpu_common.h</a>.</p>

</div>
</div>
<a id="gab3a8077d2f287f222824800d36ec7551" name="gab3a8077d2f287f222824800d36ec7551"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3a8077d2f287f222824800d36ec7551">&#9670;&#160;</a></span>riscv_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void riscv_init </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize rv32i specific core parts of the CPU. </p>
<p>Initialized the interrupt controller and the enables the FPU if present </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->

    </div>
  </body>
</html>
