-- Project:   CyberPongRemastered
-- Generated: 01/13/2022 19:30:47
-- PSoC Creator  4.4

ENTITY CyberPongRemastered IS
    PORT(
        Pin_Input_LEFT(0)_PAD : IN std_ulogic;
        Pin_Output_LEFT(0)_PAD : OUT std_ulogic;
        Pin_Input_RIGHT(0)_PAD : IN std_ulogic;
        Pin_Input_UP(0)_PAD : IN std_ulogic;
        Pin_Input_DOWN(0)_PAD : IN std_ulogic;
        Pin_Output_RIGHT(0)_PAD : OUT std_ulogic;
        Pin_Output_UP(0)_PAD : OUT std_ulogic;
        Pin_Output_DOWN(0)_PAD : OUT std_ulogic;
        Rx_1(0)_PAD : IN std_ulogic;
        Tx_1(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END CyberPongRemastered;

ARCHITECTURE __DEFAULT__ OF CyberPongRemastered IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL Net_1 : bit;
    ATTRIBUTE placement_force OF Net_1 : SIGNAL IS "U(1,2,A)0";
    SIGNAL Net_106 : bit;
    SIGNAL Net_110 : bit;
    ATTRIBUTE placement_force OF Net_110 : SIGNAL IS "U(0,1,A)1";
    SIGNAL Net_2 : bit;
    ATTRIBUTE placement_force OF Net_2 : SIGNAL IS "U(0,0,B)1";
    SIGNAL Net_3 : bit;
    ATTRIBUTE placement_force OF Net_3 : SIGNAL IS "U(3,4,B)1";
    SIGNAL Net_4 : bit;
    ATTRIBUTE placement_force OF Net_4 : SIGNAL IS "U(3,1,B)0";
    SIGNAL Net_52 : bit;
    ATTRIBUTE placement_force OF Net_52 : SIGNAL IS "U(3,0,B)1";
    SIGNAL Net_56 : bit;
    SIGNAL Net_57 : bit;
    SIGNAL Net_61 : bit;
    SIGNAL Net_65 : bit;
    SIGNAL Net_69 : bit;
    ATTRIBUTE placement_force OF Net_69 : SIGNAL IS "U(3,0,B)3";
    SIGNAL Net_70 : bit;
    ATTRIBUTE placement_force OF Net_70 : SIGNAL IS "U(3,5,A)0";
    SIGNAL Net_71 : bit;
    ATTRIBUTE placement_force OF Net_71 : SIGNAL IS "U(3,5,A)3";
    SIGNAL Pin_Input_DOWN(0)__PA : bit;
    SIGNAL Pin_Input_LEFT(0)__PA : bit;
    SIGNAL Pin_Input_RIGHT(0)__PA : bit;
    SIGNAL Pin_Input_UP(0)__PA : bit;
    SIGNAL Pin_Output_DOWN(0)__PA : bit;
    SIGNAL Pin_Output_LEFT(0)__PA : bit;
    SIGNAL Pin_Output_RIGHT(0)__PA : bit;
    SIGNAL Pin_Output_UP(0)__PA : bit;
    SIGNAL Rx_1(0)__PA : bit;
    SIGNAL Tx_1(0)__PA : bit;
    SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:ce0\ : bit;
    SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:ce1\ : bit;
    SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:cl0\ : bit;
    SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:cl1\ : bit;
    SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:z0\ : bit;
    SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0.ce0__sig\ : bit;
    SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:ce0\ : bit;
    SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:ce1\ : bit;
    SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:cl0\ : bit;
    SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:cl1\ : bit;
    SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\ : bit;
    SIGNAL \FanController:B_FanCtrl:alert_mask_control_lsb_4\ : bit;
    SIGNAL \FanController:B_FanCtrl:alert_mask_control_lsb_5\ : bit;
    SIGNAL \FanController:B_FanCtrl:alert_mask_control_lsb_6\ : bit;
    SIGNAL \FanController:B_FanCtrl:alert_mask_control_lsb_7\ : bit;
    SIGNAL \FanController:B_FanCtrl:alert_reg\ : bit;
    ATTRIBUTE placement_force OF \FanController:B_FanCtrl:alert_reg\ : SIGNAL IS "U(2,1,B)0";
    SIGNAL \FanController:B_FanCtrl:continuous_nrq\ : bit;
    ATTRIBUTE placement_force OF \FanController:B_FanCtrl:continuous_nrq\ : SIGNAL IS "U(3,5,B)3";
    SIGNAL \FanController:B_FanCtrl:control_0\ : bit;
    SIGNAL \FanController:B_FanCtrl:control_1\ : bit;
    SIGNAL \FanController:B_FanCtrl:control_2\ : bit;
    SIGNAL \FanController:B_FanCtrl:control_3\ : bit;
    SIGNAL \FanController:B_FanCtrl:control_4\ : bit;
    SIGNAL \FanController:B_FanCtrl:control_6\ : bit;
    SIGNAL \FanController:B_FanCtrl:control_7\ : bit;
    SIGNAL \FanController:B_FanCtrl:interrupt\ : bit;
    SIGNAL \FanController:B_FanCtrl:speed_status\ : bit;
    ATTRIBUTE placement_force OF \FanController:B_FanCtrl:speed_status\ : SIGNAL IS "U(2,0,A)1";
    SIGNAL \FanController:B_FanCtrl:stall_alrt\ : bit;
    ATTRIBUTE placement_force OF \FanController:B_FanCtrl:stall_alrt\ : SIGNAL IS "U(2,4,B)1";
    SIGNAL \FanController:B_FanCtrl:stall_status\ : bit;
    ATTRIBUTE placement_force OF \FanController:B_FanCtrl:stall_status\ : SIGNAL IS "U(2,1,B)3";
    SIGNAL \FanController:B_FanCtrl:sync_nrq\ : bit;
    ATTRIBUTE placement_force OF \FanController:B_FanCtrl:sync_nrq\ : SIGNAL IS "U(3,5,A)2";
    SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0.ce0__sig\ : bit;
    SIGNAL \FanController:FanTach:co_1\ : bit;
    SIGNAL \FanController:FanTach:damping_cntr_cs_0\ : bit;
    SIGNAL \FanController:FanTach:damping_cntr_cs_2\ : bit;
    SIGNAL \FanController:FanTach:damping_cntr_tc\ : bit;
    SIGNAL \FanController:FanTach:end_of_measurement\ : bit;
    ATTRIBUTE placement_force OF \FanController:FanTach:end_of_measurement\ : SIGNAL IS "U(2,3,A)0";
    SIGNAL \FanController:FanTach:fan_count_4\ : bit;
    SIGNAL \FanController:FanTach:fan_count_5\ : bit;
    SIGNAL \FanController:FanTach:fan_count_6\ : bit;
    SIGNAL \FanController:FanTach:fan_count_tc\ : bit;
    SIGNAL \FanController:FanTach:filtered_rising_tach\ : bit;
    ATTRIBUTE placement_force OF \FanController:FanTach:filtered_rising_tach\ : SIGNAL IS "U(2,2,A)3";
    SIGNAL \FanController:FanTach:gf_dmp_state\ : bit;
    ATTRIBUTE placement_force OF \FanController:FanTach:gf_dmp_state\ : SIGNAL IS "U(2,3,B)0";
    SIGNAL \FanController:FanTach:glitch_filter_ld\ : bit;
    ATTRIBUTE placement_force OF \FanController:FanTach:glitch_filter_ld\ : SIGNAL IS "U(2,1,A)2";
    SIGNAL \FanController:FanTach:glitch_filter_state\ : bit;
    ATTRIBUTE placement_force OF \FanController:FanTach:glitch_filter_state\ : SIGNAL IS "U(2,0,A)2";
    SIGNAL \FanController:FanTach:glitch_filter_tc\ : bit;
    SIGNAL \FanController:FanTach:next_fan\ : bit;
    ATTRIBUTE placement_force OF \FanController:FanTach:next_fan\ : SIGNAL IS "U(2,4,A)1";
    SIGNAL \FanController:FanTach:pulse_tc\ : bit;
    ATTRIBUTE placement_force OF \FanController:FanTach:pulse_tc\ : SIGNAL IS "U(2,3,A)1";
    SIGNAL \FanController:FanTach:reg_enable\ : bit;
    ATTRIBUTE placement_force OF \FanController:FanTach:reg_enable\ : SIGNAL IS "U(2,3,B)2";
    SIGNAL \FanController:FanTach:stall_det\ : bit;
    ATTRIBUTE placement_force OF \FanController:FanTach:stall_det\ : SIGNAL IS "U(2,3,B)1";
    SIGNAL \FanController:FanTach:sync2_tach_cnt3\ : bit;
    ATTRIBUTE placement_force OF \FanController:FanTach:sync2_tach_cnt3\ : SIGNAL IS "U(2,2,B)0";
    SIGNAL \FanController:FanTach:tach\ : bit;
    ATTRIBUTE placement_force OF \FanController:FanTach:tach\ : SIGNAL IS "U(2,5,A)0";
    SIGNAL \FanController:FanTach:tach_state_0\ : bit;
    ATTRIBUTE placement_force OF \FanController:FanTach:tach_state_0\ : SIGNAL IS "U(2,2,A)0";
    SIGNAL \FanController:FanTach:tach_state_1\ : bit;
    ATTRIBUTE placement_force OF \FanController:FanTach:tach_state_1\ : SIGNAL IS "U(2,1,A)0";
    SIGNAL \FanController:FanTach:tach_state_2\ : bit;
    ATTRIBUTE placement_force OF \FanController:FanTach:tach_state_2\ : SIGNAL IS "U(2,3,B)3";
    SIGNAL \FanController:Net_235\ : bit;
    ATTRIBUTE placement_force OF \FanController:Net_235\ : SIGNAL IS "U(2,2,A)1";
    SIGNAL \FanController:Net_6081\ : bit;
    SIGNAL \FanController:Net_6146\ : bit;
    ATTRIBUTE placement_force OF \FanController:Net_6146\ : SIGNAL IS "U(2,0,A)0";
    SIGNAL \FanController:Net_6149_0\ : bit;
    ATTRIBUTE placement_force OF \FanController:Net_6149_0\ : SIGNAL IS "U(2,2,B)1";
    SIGNAL \FanController:Net_6149_1\ : bit;
    ATTRIBUTE placement_force OF \FanController:Net_6149_1\ : SIGNAL IS "U(2,3,A)2";
    SIGNAL \FanController:Net_6149_2\ : bit;
    ATTRIBUTE placement_force OF \FanController:Net_6149_2\ : SIGNAL IS "U(2,4,A)3";
    SIGNAL \FanController:Net_6149_3\ : bit;
    ATTRIBUTE placement_force OF \FanController:Net_6149_3\ : SIGNAL IS "U(2,4,A)0";
    SIGNAL \FanController:Net_6505\ : bit;
    ATTRIBUTE placement_force OF \FanController:Net_6505\ : SIGNAL IS "U(2,5,A)1";
    SIGNAL \FanController:Net_6559\ : bit;
    ATTRIBUTE udbclken_assigned OF \FanController:Net_6559\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \FanController:Net_6559\ : SIGNAL IS true;
    SIGNAL \FanController:Net_6559_local\ : bit;
    SIGNAL \FanController:address_0\ : bit;
    SIGNAL \FanController:address_1\ : bit;
    SIGNAL \FanController:address_2\ : bit;
    SIGNAL \FanController:address_3\ : bit;
    SIGNAL \FanController:alert_mask_0\ : bit;
    SIGNAL \FanController:alert_mask_1\ : bit;
    SIGNAL \FanController:alert_mask_2\ : bit;
    SIGNAL \FanController:alert_mask_3\ : bit;
    SIGNAL \FanController:drq\ : bit;
    ATTRIBUTE placement_force OF \FanController:drq\ : SIGNAL IS "U(2,3,A)3";
    SIGNAL \FanController:enable\ : bit;
    SIGNAL \FanController:sync\ : bit;
    ATTRIBUTE placement_force OF \FanController:sync\ : SIGNAL IS "U(3,4,A)0";
    SIGNAL \FanController:tach_clk\ : bit;
    ATTRIBUTE udbclken_assigned OF \FanController:tach_clk\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \FanController:tach_clk\ : SIGNAL IS true;
    SIGNAL \FanController:tach_clk_local\ : bit;
    SIGNAL \FreqDiv_1:count_0\ : bit;
    ATTRIBUTE placement_force OF \FreqDiv_1:count_0\ : SIGNAL IS "U(3,2,A)0";
    SIGNAL \FreqDiv_1:not_last_reset\ : bit;
    ATTRIBUTE placement_force OF \FreqDiv_1:not_last_reset\ : SIGNAL IS "U(1,2,B)2";
    SIGNAL \FreqDiv_2:count_0\ : bit;
    ATTRIBUTE placement_force OF \FreqDiv_2:count_0\ : SIGNAL IS "U(0,0,A)1";
    SIGNAL \FreqDiv_2:not_last_reset\ : bit;
    ATTRIBUTE placement_force OF \FreqDiv_2:not_last_reset\ : SIGNAL IS "U(0,0,A)0";
    SIGNAL \FreqDiv_3:count_0\ : bit;
    ATTRIBUTE placement_force OF \FreqDiv_3:count_0\ : SIGNAL IS "U(3,3,A)1";
    SIGNAL \FreqDiv_3:not_last_reset\ : bit;
    ATTRIBUTE placement_force OF \FreqDiv_3:not_last_reset\ : SIGNAL IS "U(3,3,B)1";
    SIGNAL \FreqDiv_4:count_0\ : bit;
    ATTRIBUTE placement_force OF \FreqDiv_4:count_0\ : SIGNAL IS "U(3,1,B)1";
    SIGNAL \FreqDiv_4:not_last_reset\ : bit;
    ATTRIBUTE placement_force OF \FreqDiv_4:not_last_reset\ : SIGNAL IS "U(3,1,B)2";
    SIGNAL \UART:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:counter_load_not\ : SIGNAL IS "U(2,1,B)1";
    SIGNAL \UART:BUART:pollcount_0\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:pollcount_0\ : SIGNAL IS "U(1,0,A)2";
    SIGNAL \UART:BUART:pollcount_1\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:pollcount_1\ : SIGNAL IS "U(0,1,A)2";
    SIGNAL \UART:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_bitclk_enable\ : SIGNAL IS "U(1,1,B)2";
    SIGNAL \UART:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART:BUART:rx_count_0\ : bit;
    SIGNAL \UART:BUART:rx_count_1\ : bit;
    SIGNAL \UART:BUART:rx_count_2\ : bit;
    SIGNAL \UART:BUART:rx_count_3\ : bit;
    SIGNAL \UART:BUART:rx_count_4\ : bit;
    SIGNAL \UART:BUART:rx_count_5\ : bit;
    SIGNAL \UART:BUART:rx_count_6\ : bit;
    SIGNAL \UART:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_counter_load\ : SIGNAL IS "U(1,1,B)3";
    SIGNAL \UART:BUART:rx_fifofull\ : bit;
    SIGNAL \UART:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_last\ : SIGNAL IS "U(1,0,A)3";
    SIGNAL \UART:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_load_fifo\ : SIGNAL IS "U(3,0,A)0";
    SIGNAL \UART:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_postpoll\ : SIGNAL IS "U(1,0,A)0";
    SIGNAL \UART:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_state_0\ : SIGNAL IS "U(1,1,A)0";
    SIGNAL \UART:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_state_2\ : SIGNAL IS "U(1,0,B)1";
    SIGNAL \UART:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_state_3\ : SIGNAL IS "U(3,1,A)3";
    SIGNAL \UART:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(2,0,B)3";
    SIGNAL \UART:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_status_3\ : SIGNAL IS "U(1,0,B)3";
    SIGNAL \UART:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_status_4\ : SIGNAL IS "U(1,0,A)1";
    SIGNAL \UART:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_status_5\ : SIGNAL IS "U(2,0,B)1";
    SIGNAL \UART:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_bitclk\ : SIGNAL IS "U(1,1,B)1";
    SIGNAL \UART:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(1,1,A)3";
    SIGNAL \UART:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART:BUART:tx_shift_out\ : bit;
    SIGNAL \UART:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_state_0\ : SIGNAL IS "U(0,2,A)0";
    SIGNAL \UART:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_state_1\ : SIGNAL IS "U(2,5,B)0";
    SIGNAL \UART:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_state_2\ : SIGNAL IS "U(0,2,B)1";
    SIGNAL \UART:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_status_0\ : SIGNAL IS "U(1,2,B)3";
    SIGNAL \UART:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_status_2\ : SIGNAL IS "U(0,2,B)3";
    SIGNAL \UART:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:txn\ : SIGNAL IS "U(0,1,B)1";
    SIGNAL \UART:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART:Net_9\ : SIGNAL IS true;
    SIGNAL \UART:Net_9_local\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \FanController:FanTach:FanTachCounter:u0.ce0__sig\ : bit;
    SIGNAL \FanController:FanTach:FanTachCounter:u0.cl0__sig\ : bit;
    SIGNAL \FanController:FanTach:FanTachCounter:u0.z0__sig\ : bit;
    SIGNAL \FanController:FanTach:FanTachCounter:u0.ff0__sig\ : bit;
    SIGNAL \FanController:FanTach:FanTachCounter:u0.ce1__sig\ : bit;
    SIGNAL \FanController:FanTach:FanTachCounter:u0.cl1__sig\ : bit;
    SIGNAL \FanController:FanTach:FanTachCounter:u0.z1__sig\ : bit;
    SIGNAL \FanController:FanTach:FanTachCounter:u0.ff1__sig\ : bit;
    SIGNAL \FanController:FanTach:FanTachCounter:u0.co_msb__sig\ : bit;
    SIGNAL \FanController:FanTach:FanTachCounter:u0.sol_msb__sig\ : bit;
    SIGNAL \FanController:FanTach:FanTachCounter:u0.cfbo__sig\ : bit;
    SIGNAL \FanController:FanTach:FanTachCounter:u1.sor__sig\ : bit;
    SIGNAL \FanController:FanTach:FanTachCounter:u1.cmsbo__sig\ : bit;
    SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0.cl0__sig\ : bit;
    SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0.z0__sig\ : bit;
    SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0.ff0__sig\ : bit;
    SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0.ce1__sig\ : bit;
    SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0.cl1__sig\ : bit;
    SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0.z1__sig\ : bit;
    SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0.ff1__sig\ : bit;
    SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0.co_msb__sig\ : bit;
    SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0.sol_msb__sig\ : bit;
    SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0.cfbo__sig\ : bit;
    SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1.sor__sig\ : bit;
    SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1.cmsbo__sig\ : bit;
    SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0.cl0__sig\ : bit;
    SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0.z0__sig\ : bit;
    SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0.ff0__sig\ : bit;
    SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0.ce1__sig\ : bit;
    SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0.cl1__sig\ : bit;
    SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0.z1__sig\ : bit;
    SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0.ff1__sig\ : bit;
    SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0.co_msb__sig\ : bit;
    SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0.sol_msb__sig\ : bit;
    SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0.cfbo__sig\ : bit;
    SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1.sor__sig\ : bit;
    SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1.cmsbo__sig\ : bit;
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF Pin_Input_LEFT(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF Pin_Input_LEFT(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF Pin_Output_LEFT(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF Pin_Output_LEFT(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF Pin_Input_RIGHT(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF Pin_Input_RIGHT(0) : LABEL IS "P3[2]";
    ATTRIBUTE lib_model OF Pin_Input_UP(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF Pin_Input_UP(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF Pin_Input_DOWN(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF Pin_Input_DOWN(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF Pin_Output_RIGHT(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF Pin_Output_RIGHT(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF Pin_Output_UP(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF Pin_Output_UP(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF Pin_Output_DOWN(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF Pin_Output_DOWN(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF Rx_1(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF Rx_1(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF Tx_1(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF Tx_1(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF \FanController:B_FanCtrl:speed_status\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \FanController:B_FanCtrl:speed_status\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \FanController:B_FanCtrl:stall_status\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \FanController:B_FanCtrl:stall_status\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_110 : LABEL IS "macrocell3";
    ATTRIBUTE Location OF Net_110 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART:BUART:counter_load_not\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \UART:BUART:counter_load_not\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_status_0\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \UART:BUART:tx_status_0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_status_2\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \UART:BUART:tx_status_2\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_counter_load\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \UART:BUART:rx_counter_load\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_postpoll\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \UART:BUART:rx_postpoll\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_status_4\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \UART:BUART:rx_status_4\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_status_5\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \UART:BUART:rx_status_5\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \FanController:TachOutDMA\ : LABEL IS "drqcell1";
    ATTRIBUTE Location OF \FanController:TachOutDMA\ : LABEL IS "[DrqContainer=(0)][DrqId=(0)]";
    ATTRIBUTE Location OF \FanController:FanTach:P3_P5:FanCounter\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \FanController:FanTach:GlitchFilterTimer:u0\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \FanController:FanTach:GlitchFilterTimer:u0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \FanController:FanTach:FanTachCounter:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \FanController:FanTach:FanTachCounter:u0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \FanController:FanTach:FanTachCounter:u1\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \FanController:FanTach:FanTachCounter:u1\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \FanController:B_FanCtrl:GlobalControlReg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \FanController:B_FanCtrl:GlobalControlReg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \FanController:B_FanCtrl:HwCtl:AlertMaskLSB\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \FanController:B_FanCtrl:HwCtl:AlertMaskLSB\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \FanController:B_FanCtrl:continuous_nrq\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \FanController:B_FanCtrl:continuous_nrq\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \FanController:B_FanCtrl:sync_nrq\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \FanController:B_FanCtrl:sync_nrq\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \FanController:sync\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \FanController:sync\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \FanController:B_FanCtrl:StallStatus:StallError_LSB\ : LABEL IS "statuscell1";
    ATTRIBUTE Location OF \FanController:B_FanCtrl:StallStatus:StallError_LSB\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \FanController:B_FanCtrl:AlertStatusReg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \FanController:B_FanCtrl:AlertStatusReg\ : LABEL IS "U(2,1)";
    ATTRIBUTE Location OF \FanController:PID_ISR\ : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF \UART:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \UART:BUART:sTX:TxShifter:u0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell10";
    ATTRIBUTE Location OF \UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UART:BUART:sTX:TxSts\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \UART:BUART:sTX:TxSts\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell11";
    ATTRIBUTE Location OF \UART:BUART:sRX:RxShifter:u0\ : LABEL IS "U(1,0)";
    ATTRIBUTE Location OF \UART:BUART:sRX:RxBitCounter\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART:BUART:sRX:RxSts\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \UART:BUART:sRX:RxSts\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \FanController:drq\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \FanController:drq\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \FanController:FanTach:tach\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \FanController:FanTach:tach\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \FanController:FanTach:next_fan\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \FanController:FanTach:next_fan\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \FanController:Net_235\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \FanController:Net_235\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \FanController:FanTach:end_of_measurement\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \FanController:FanTach:end_of_measurement\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \FanController:FanTach:pulse_tc\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \FanController:FanTach:pulse_tc\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \FanController:FanTach:gf_dmp_state\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \FanController:FanTach:gf_dmp_state\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \FanController:FanTach:reg_enable\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \FanController:FanTach:reg_enable\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \FanController:FanTach:glitch_filter_state\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \FanController:FanTach:glitch_filter_state\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \FanController:FanTach:glitch_filter_ld\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \FanController:FanTach:glitch_filter_ld\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \FanController:FanTach:filtered_rising_tach\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \FanController:FanTach:filtered_rising_tach\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \FanController:FanTach:tach_state_2\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \FanController:FanTach:tach_state_2\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \FanController:FanTach:tach_state_1\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \FanController:FanTach:tach_state_1\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \FanController:FanTach:tach_state_0\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \FanController:FanTach:tach_state_0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \FanController:FanTach:sync2_tach_cnt3\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \FanController:FanTach:sync2_tach_cnt3\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \FanController:FanTach:stall_det\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \FanController:FanTach:stall_det\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \FanController:Net_6505\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \FanController:Net_6505\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \FanController:Net_6146\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \FanController:Net_6146\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \FanController:Net_6149_0\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \FanController:Net_6149_0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \FanController:Net_6149_1\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \FanController:Net_6149_1\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \FanController:Net_6149_2\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \FanController:Net_6149_2\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \FanController:Net_6149_3\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \FanController:Net_6149_3\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_52 : LABEL IS "macrocell36";
    ATTRIBUTE Location OF Net_52 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_69 : LABEL IS "macrocell37";
    ATTRIBUTE Location OF Net_69 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_70 : LABEL IS "macrocell38";
    ATTRIBUTE Location OF Net_70 : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF Net_71 : LABEL IS "macrocell39";
    ATTRIBUTE Location OF Net_71 : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \FanController:B_FanCtrl:alert_reg\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \FanController:B_FanCtrl:alert_reg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \FanController:B_FanCtrl:stall_alrt\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \FanController:B_FanCtrl:stall_alrt\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_1 : LABEL IS "macrocell42";
    ATTRIBUTE Location OF Net_1 : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF Net_2 : LABEL IS "macrocell43";
    ATTRIBUTE Location OF Net_2 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Net_3 : LABEL IS "macrocell44";
    ATTRIBUTE Location OF Net_3 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_4 : LABEL IS "macrocell45";
    ATTRIBUTE Location OF Net_4 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \FreqDiv_1:not_last_reset\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \FreqDiv_1:not_last_reset\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \FreqDiv_1:count_0\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \FreqDiv_1:count_0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \FreqDiv_2:not_last_reset\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \FreqDiv_2:not_last_reset\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \FreqDiv_2:count_0\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \FreqDiv_2:count_0\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \FreqDiv_3:not_last_reset\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \FreqDiv_3:not_last_reset\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \FreqDiv_3:count_0\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \FreqDiv_3:count_0\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \FreqDiv_4:not_last_reset\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \FreqDiv_4:not_last_reset\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \FreqDiv_4:count_0\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \FreqDiv_4:count_0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART:BUART:txn\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \UART:BUART:txn\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_state_1\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \UART:BUART:tx_state_1\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_state_0\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \UART:BUART:tx_state_0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_state_2\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \UART:BUART:tx_state_2\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_bitclk\ : LABEL IS "macrocell58";
    ATTRIBUTE Location OF \UART:BUART:tx_bitclk\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell59";
    ATTRIBUTE Location OF \UART:BUART:tx_ctrl_mark_last\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_0\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \UART:BUART:rx_state_0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_load_fifo\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \UART:BUART:rx_load_fifo\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_3\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \UART:BUART:rx_state_3\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_2\ : LABEL IS "macrocell63";
    ATTRIBUTE Location OF \UART:BUART:rx_state_2\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_bitclk_enable\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \UART:BUART:rx_bitclk_enable\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell65";
    ATTRIBUTE Location OF \UART:BUART:rx_state_stop1_reg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART:BUART:pollcount_1\ : LABEL IS "macrocell66";
    ATTRIBUTE Location OF \UART:BUART:pollcount_1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART:BUART:pollcount_0\ : LABEL IS "macrocell67";
    ATTRIBUTE Location OF \UART:BUART:pollcount_0\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_status_3\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \UART:BUART:rx_status_3\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_last\ : LABEL IS "macrocell69";
    ATTRIBUTE Location OF \UART:BUART:rx_last\ : LABEL IS "U(1,0)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            interrupt : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => \FanController:Net_6559\,
            dclk_0 => \FanController:Net_6559_local\,
            dclk_glb_1 => \UART:Net_9\,
            dclk_1 => \UART:Net_9_local\,
            dclk_glb_2 => \FanController:tach_clk\,
            dclk_2 => \FanController:tach_clk_local\);

    Pin_Input_LEFT:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_Input_LEFT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_Input_LEFT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_Input_LEFT(0)__PA,
            oe => open,
            fb => Net_56,
            pad_in => Pin_Input_LEFT(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_Output_LEFT:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_Output_LEFT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_Output_LEFT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_Output_LEFT(0)__PA,
            oe => open,
            pin_input => Net_52,
            pad_out => Pin_Output_LEFT(0)_PAD,
            pad_in => Pin_Output_LEFT(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_Input_RIGHT:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "bab24b65-fd76-4a6f-8792-7cc442a30b60",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_Input_RIGHT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_Input_RIGHT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_Input_RIGHT(0)__PA,
            oe => open,
            fb => Net_57,
            pad_in => Pin_Input_RIGHT(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_Input_UP:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "bd47af03-1858-4004-a03f-3827f0af1186",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_Input_UP(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_Input_UP",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_Input_UP(0)__PA,
            oe => open,
            fb => Net_61,
            pad_in => Pin_Input_UP(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_Input_DOWN:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "9062ac12-0e99-4a55-a8d6-3a1b12713f7e",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_Input_DOWN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_Input_DOWN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_Input_DOWN(0)__PA,
            oe => open,
            fb => Net_65,
            pad_in => Pin_Input_DOWN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_Output_RIGHT:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "6803ab6f-8630-4745-b022-a41302049f8d",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_Output_RIGHT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_Output_RIGHT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_Output_RIGHT(0)__PA,
            oe => open,
            pin_input => Net_69,
            pad_out => Pin_Output_RIGHT(0)_PAD,
            pad_in => Pin_Output_RIGHT(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_Output_UP:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "1c9d0c6c-64db-48a5-8194-d25d11c255ac",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_Output_UP(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_Output_UP",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_Output_UP(0)__PA,
            oe => open,
            pin_input => Net_70,
            pad_out => Pin_Output_UP(0)_PAD,
            pad_in => Pin_Output_UP(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_Output_DOWN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9f9cc96a-a016-4c4e-9ac0-97165e31f97f",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_Output_DOWN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_Output_DOWN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_Output_DOWN(0)__PA,
            oe => open,
            pin_input => Net_71,
            pad_out => Pin_Output_DOWN(0)_PAD,
            pad_in => Pin_Output_DOWN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_1:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_1(0)__PA,
            oe => open,
            fb => Net_106,
            pad_in => Rx_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_1(0)__PA,
            oe => open,
            pin_input => Net_110,
            pad_out => Tx_1(0)_PAD,
            pad_in => Tx_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \FanController:B_FanCtrl:speed_status\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \FanController:B_FanCtrl:speed_status\,
            main_0 => \FanController:B_FanCtrl:control_4\,
            main_1 => \FanController:B_FanCtrl:control_2\);

    \FanController:B_FanCtrl:stall_status\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \FanController:B_FanCtrl:stall_status\,
            main_0 => \FanController:B_FanCtrl:control_1\,
            main_1 => \FanController:B_FanCtrl:stall_alrt\);

    Net_110:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_110,
            main_0 => \UART:BUART:txn\);

    \UART:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:counter_load_not\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\);

    \UART:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_status_0\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_fifo_empty\,
            main_4 => \UART:BUART:tx_state_2\);

    \UART:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_status_2\,
            main_0 => \UART:BUART:tx_fifo_notfull\);

    \UART:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_counter_load\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_state_3\,
            main_3 => \UART:BUART:rx_state_2\);

    \UART:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_postpoll\,
            main_0 => \UART:BUART:pollcount_1\,
            main_1 => Net_106,
            main_2 => \UART:BUART:pollcount_0\);

    \UART:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_status_4\,
            main_0 => \UART:BUART:rx_load_fifo\,
            main_1 => \UART:BUART:rx_fifofull\);

    \UART:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_status_5\,
            main_0 => \UART:BUART:rx_fifonotempty\,
            main_1 => \UART:BUART:rx_state_stop1_reg\);

    \FanController:TachOutDMA\:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => \FanController:drq\,
            termin => '0',
            termout => \FanController:Net_6081\,
            clock => ClockBlock_BUS_CLK);

    \FanController:FanTach:P3_P5:FanCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0000011",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => \FanController:tach_clk\,
            load => open,
            enable => \FanController:FanTach:next_fan\,
            count_6 => \FanController:FanTach:fan_count_6\,
            count_5 => \FanController:FanTach:fan_count_5\,
            count_4 => \FanController:FanTach:fan_count_4\,
            count_3 => \FanController:address_3\,
            count_2 => \FanController:address_2\,
            count_1 => \FanController:address_1\,
            count_0 => \FanController:address_0\,
            tc => \FanController:FanTach:fan_count_tc\,
            clk_en => \FanController:enable\);

    \FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000010100000010000000100000001010000100100000100000001100000000010001010000011111111000000001111111111111111000001001110101000000100000000000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => \FanController:tach_clk\,
            cs_addr_2 => \FanController:FanTach:damping_cntr_cs_2\,
            cs_addr_1 => \FanController:Net_235\,
            cs_addr_0 => \FanController:FanTach:damping_cntr_cs_0\,
            z0_comb => \FanController:FanTach:damping_cntr_cs_0\,
            z1_comb => \FanController:FanTach:damping_cntr_tc\,
            clk_en => \FanController:enable\,
            busclk => ClockBlock_BUS_CLK);

    \FanController:FanTach:GlitchFilterTimer:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0100000001000000000000001000000001000000011000000000000010100000010100000001000001010000100100000000000000100000000010001010000011111111000000001111111111111111000001001110101000000100000000000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => \FanController:tach_clk\,
            cs_addr_2 => \FanController:FanTach:gf_dmp_state\,
            cs_addr_1 => \FanController:FanTach:damping_cntr_cs_2\,
            cs_addr_0 => \FanController:FanTach:glitch_filter_ld\,
            z0_comb => \FanController:FanTach:glitch_filter_tc\,
            z1_comb => \FanController:FanTach:damping_cntr_cs_2\,
            clk_en => \FanController:enable\,
            busclk => ClockBlock_BUS_CLK);

    \FanController:FanTach:FanTachCounter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000010101000010000000010000001000000001000000100000010000000000100001010100001000000101010000100000011111111000000001111111111111111000000000000000000000001000000000000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => \FanController:tach_clk\,
            cs_addr_2 => \FanController:FanTach:tach_state_2\,
            cs_addr_1 => \FanController:FanTach:tach_state_1\,
            cs_addr_0 => \FanController:FanTach:tach_state_0\,
            f0_load => open,
            clk_en => \FanController:enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \FanController:FanTach:FanTachCounter:u0.ce0__sig\,
            cl0 => \FanController:FanTach:FanTachCounter:u0.cl0__sig\,
            z0 => \FanController:FanTach:FanTachCounter:u0.z0__sig\,
            ff0 => \FanController:FanTach:FanTachCounter:u0.ff0__sig\,
            ce1 => \FanController:FanTach:FanTachCounter:u0.ce1__sig\,
            cl1 => \FanController:FanTach:FanTachCounter:u0.cl1__sig\,
            z1 => \FanController:FanTach:FanTachCounter:u0.z1__sig\,
            ff1 => \FanController:FanTach:FanTachCounter:u0.ff1__sig\,
            co_msb => \FanController:FanTach:FanTachCounter:u0.co_msb__sig\,
            sol_msb => \FanController:FanTach:FanTachCounter:u0.sol_msb__sig\,
            cfbo => \FanController:FanTach:FanTachCounter:u0.cfbo__sig\,
            sil => \FanController:FanTach:FanTachCounter:u1.sor__sig\,
            cmsbi => \FanController:FanTach:FanTachCounter:u1.cmsbo__sig\);

    \FanController:FanTach:FanTachCounter:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000010101000010000000010000001000000001000000100000010000000000100001010100001000000101010000100000011111111000000001111111111111111000011110000111100000001000011110000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => \FanController:tach_clk\,
            cs_addr_2 => \FanController:FanTach:tach_state_2\,
            cs_addr_1 => \FanController:FanTach:tach_state_1\,
            cs_addr_0 => \FanController:FanTach:tach_state_0\,
            f0_load => open,
            co_msb_comb => \FanController:FanTach:co_1\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => \FanController:enable\,
            ce0i => \FanController:FanTach:FanTachCounter:u0.ce0__sig\,
            cl0i => \FanController:FanTach:FanTachCounter:u0.cl0__sig\,
            z0i => \FanController:FanTach:FanTachCounter:u0.z0__sig\,
            ff0i => \FanController:FanTach:FanTachCounter:u0.ff0__sig\,
            ce1i => \FanController:FanTach:FanTachCounter:u0.ce1__sig\,
            cl1i => \FanController:FanTach:FanTachCounter:u0.cl1__sig\,
            z1i => \FanController:FanTach:FanTachCounter:u0.z1__sig\,
            ff1i => \FanController:FanTach:FanTachCounter:u0.ff1__sig\,
            ci => \FanController:FanTach:FanTachCounter:u0.co_msb__sig\,
            sir => \FanController:FanTach:FanTachCounter:u0.sol_msb__sig\,
            cfbi => \FanController:FanTach:FanTachCounter:u0.cfbo__sig\,
            sor => \FanController:FanTach:FanTachCounter:u1.sor__sig\,
            cmsbo => \FanController:FanTach:FanTachCounter:u1.cmsbo__sig\);

    \FanController:B_FanCtrl:GlobalControlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00011000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \FanController:Net_6559\,
            control_7 => \FanController:B_FanCtrl:control_7\,
            control_6 => \FanController:B_FanCtrl:control_6\,
            control_5 => \FanController:enable\,
            control_4 => \FanController:B_FanCtrl:control_4\,
            control_3 => \FanController:B_FanCtrl:control_3\,
            control_2 => \FanController:B_FanCtrl:control_2\,
            control_1 => \FanController:B_FanCtrl:control_1\,
            control_0 => \FanController:B_FanCtrl:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \FanController:B_FanCtrl:HwCtl:AlertMaskLSB\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \FanController:Net_6559\,
            control_7 => \FanController:B_FanCtrl:alert_mask_control_lsb_7\,
            control_6 => \FanController:B_FanCtrl:alert_mask_control_lsb_6\,
            control_5 => \FanController:B_FanCtrl:alert_mask_control_lsb_5\,
            control_4 => \FanController:B_FanCtrl:alert_mask_control_lsb_4\,
            control_3 => \FanController:alert_mask_3\,
            control_2 => \FanController:alert_mask_2\,
            control_1 => \FanController:alert_mask_1\,
            control_0 => \FanController:alert_mask_0\,
            busclk => ClockBlock_BUS_CLK);

    \FanController:B_FanCtrl:continuous_nrq\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (!main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FanController:B_FanCtrl:continuous_nrq\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \FanController:Net_6081\,
            main_1 => \FanController:B_FanCtrl:sync_nrq\,
            main_2 => \FanController:B_FanCtrl:continuous_nrq\);

    \FanController:B_FanCtrl:sync_nrq\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (!main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FanController:B_FanCtrl:sync_nrq\,
            clock_0 => \FanController:Net_6559\,
            main_0 => \FanController:Net_6081\,
            main_1 => \FanController:B_FanCtrl:sync_nrq\,
            main_2 => \FanController:B_FanCtrl:continuous_nrq\);

    \FanController:sync\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1) + (!main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FanController:sync\,
            clock_0 => \FanController:Net_6559\,
            main_0 => \FanController:Net_6081\,
            main_1 => \FanController:B_FanCtrl:sync_nrq\,
            main_2 => \FanController:B_FanCtrl:continuous_nrq\);

    \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0100000001000000011011000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000000000000000000000000000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \FanController:Net_6559\,
            cs_addr_0 => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\,
            d0_load => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\,
            d1_load => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0.ce0__sig\,
            cl0 => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0.cl0__sig\,
            z0 => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0.z0__sig\,
            ff0 => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0.ff0__sig\,
            ce1 => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0.ce1__sig\,
            cl1 => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0.cl1__sig\,
            z1 => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0.z1__sig\,
            ff1 => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0.ff1__sig\,
            co_msb => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0.co_msb__sig\,
            sol_msb => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0.sol_msb__sig\,
            cfbo => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0.cfbo__sig\,
            sil => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1.sor__sig\,
            cmsbi => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1.cmsbo__sig\);

    \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0100000001000000011011000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001011110000111100000000000011110000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \FanController:Net_6559\,
            cs_addr_0 => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\,
            d0_load => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\,
            d1_load => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\,
            ce0_comb => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:ce0\,
            cl0_comb => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:cl0\,
            z0_comb => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\,
            ce1_comb => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:ce1\,
            cl1_comb => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:cl1\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0.ce0__sig\,
            cl0i => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0.cl0__sig\,
            z0i => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0.z0__sig\,
            ff0i => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0.ff0__sig\,
            ce1i => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0.ce1__sig\,
            cl1i => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0.cl1__sig\,
            z1i => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0.z1__sig\,
            ff1i => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0.ff1__sig\,
            ci => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0.co_msb__sig\,
            sir => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0.sol_msb__sig\,
            cfbi => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0.cfbo__sig\,
            sor => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1.sor__sig\,
            cmsbo => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1.cmsbo__sig\);

    \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0100000001000000011011000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000000000000000000000000000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \FanController:Net_6559\,
            cs_addr_0 => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:z0\,
            d0_load => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:z0\,
            d1_load => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:z0\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0.ce0__sig\,
            cl0 => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0.cl0__sig\,
            z0 => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0.z0__sig\,
            ff0 => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0.ff0__sig\,
            ce1 => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0.ce1__sig\,
            cl1 => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0.cl1__sig\,
            z1 => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0.z1__sig\,
            ff1 => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0.ff1__sig\,
            co_msb => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0.co_msb__sig\,
            sol_msb => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0.sol_msb__sig\,
            cfbo => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0.cfbo__sig\,
            sil => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1.sor__sig\,
            cmsbi => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1.cmsbo__sig\);

    \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0100000001000000011011000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001011110000111100000000000011110000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \FanController:Net_6559\,
            cs_addr_0 => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:z0\,
            d0_load => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:z0\,
            d1_load => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:z0\,
            ce0_comb => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:ce0\,
            cl0_comb => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:cl0\,
            z0_comb => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:z0\,
            ce1_comb => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:ce1\,
            cl1_comb => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:cl1\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0.ce0__sig\,
            cl0i => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0.cl0__sig\,
            z0i => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0.z0__sig\,
            ff0i => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0.ff0__sig\,
            ce1i => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0.ce1__sig\,
            cl1i => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0.cl1__sig\,
            z1i => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0.z1__sig\,
            ff1i => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0.ff1__sig\,
            ci => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0.co_msb__sig\,
            sir => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0.sol_msb__sig\,
            cfbi => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0.cfbo__sig\,
            sor => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1.sor__sig\,
            cmsbo => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1.cmsbo__sig\);

    \FanController:B_FanCtrl:StallStatus:StallError_LSB\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "11111111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \FanController:Net_6559\,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \FanController:Net_6149_3\,
            status_2 => \FanController:Net_6149_2\,
            status_1 => \FanController:Net_6149_1\,
            status_0 => \FanController:Net_6149_0\);

    \FanController:B_FanCtrl:AlertStatusReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \FanController:Net_6559\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => \FanController:B_FanCtrl:speed_status\,
            status_0 => \FanController:B_FanCtrl:stall_status\,
            interrupt => \FanController:B_FanCtrl:interrupt\);

    \FanController:PID_ISR\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \FanController:Net_235\,
            clock => ClockBlock_BUS_CLK);

    \UART:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            cs_addr_2 => \UART:BUART:tx_state_1\,
            cs_addr_1 => \UART:BUART:tx_state_0\,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            cs_addr_0 => \UART:BUART:counter_load_not\,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART:BUART:tx_fifo_notfull\,
            status_2 => \UART:BUART:tx_status_2\,
            status_1 => \UART:BUART:tx_fifo_empty\,
            status_0 => \UART:BUART:tx_status_0\);

    \UART:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART:BUART:rx_state_0\,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\,
            route_si => \UART:BUART:rx_postpoll\,
            f0_load => \UART:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART:Net_9\,
            reset => open,
            load => \UART:BUART:rx_counter_load\,
            enable => open,
            count_6 => \UART:BUART:rx_count_6\,
            count_5 => \UART:BUART:rx_count_5\,
            count_4 => \UART:BUART:rx_count_4\,
            count_3 => \UART:BUART:rx_count_3\,
            count_2 => \UART:BUART:rx_count_2\,
            count_1 => \UART:BUART:rx_count_1\,
            count_0 => \UART:BUART:rx_count_0\,
            tc => \UART:BUART:rx_count7_tc\);

    \UART:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            status_6 => open,
            status_5 => \UART:BUART:rx_status_5\,
            status_4 => \UART:BUART:rx_status_4\,
            status_3 => \UART:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \FanController:drq\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => \FanController:drq\,
            clk_en => \FanController:enable\,
            clock_0 => \FanController:tach_clk\,
            main_0 => \FanController:FanTach:tach_state_2\,
            main_1 => \FanController:FanTach:tach_state_0\);

    \FanController:FanTach:tach\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4) + (!main_0 * !main_1 * !main_2 * main_3 * main_5) + (!main_0 * !main_1 * main_2 * !main_3 * main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => \FanController:FanTach:tach\,
            clk_en => \FanController:enable\,
            clock_0 => \FanController:tach_clk\,
            main_0 => \FanController:address_3\,
            main_1 => \FanController:address_2\,
            main_2 => \FanController:address_1\,
            main_3 => \FanController:address_0\,
            main_4 => Net_1,
            main_5 => Net_2,
            main_6 => Net_3,
            main_7 => Net_4);

    \FanController:FanTach:next_fan\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => \FanController:FanTach:next_fan\,
            clk_en => \FanController:enable\,
            clock_0 => \FanController:tach_clk\,
            main_0 => \FanController:FanTach:next_fan\,
            main_1 => \FanController:FanTach:tach_state_2\,
            main_2 => \FanController:FanTach:tach_state_1\,
            main_3 => \FanController:FanTach:tach_state_0\);

    \FanController:Net_235\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => \FanController:Net_235\,
            clk_en => \FanController:enable\,
            clock_0 => \FanController:tach_clk\,
            main_0 => \FanController:FanTach:damping_cntr_cs_0\,
            main_1 => \FanController:FanTach:damping_cntr_tc\,
            main_2 => \FanController:FanTach:gf_dmp_state\);

    \FanController:FanTach:end_of_measurement\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => \FanController:FanTach:end_of_measurement\,
            clk_en => \FanController:enable\,
            clock_0 => \FanController:tach_clk\,
            main_0 => \FanController:address_3\,
            main_1 => \FanController:address_2\,
            main_2 => \FanController:address_1\,
            main_3 => \FanController:address_0\,
            main_4 => \FanController:FanTach:pulse_tc\);

    \FanController:FanTach:pulse_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_1 * !main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => \FanController:FanTach:pulse_tc\,
            clk_en => \FanController:enable\,
            clock_0 => \FanController:tach_clk\,
            main_0 => \FanController:FanTach:pulse_tc\,
            main_1 => \FanController:FanTach:tach_state_2\,
            main_2 => \FanController:FanTach:tach_state_1\,
            main_3 => \FanController:FanTach:tach_state_0\);

    \FanController:FanTach:gf_dmp_state\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => \FanController:FanTach:gf_dmp_state\,
            clk_en => \FanController:enable\,
            clock_0 => \FanController:tach_clk\,
            main_0 => \FanController:enable\,
            main_1 => \FanController:FanTach:gf_dmp_state\);

    \FanController:FanTach:reg_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (!main_1 * !main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => \FanController:FanTach:reg_enable\,
            clk_en => \FanController:enable\,
            clock_0 => \FanController:tach_clk\,
            main_0 => \FanController:enable\,
            main_1 => \FanController:FanTach:end_of_measurement\,
            main_2 => \FanController:Net_235\,
            main_3 => \FanController:FanTach:reg_enable\);

    \FanController:FanTach:glitch_filter_state\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1) + (!main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => \FanController:FanTach:glitch_filter_state\,
            clk_en => \FanController:enable\,
            clock_0 => \FanController:tach_clk\,
            main_0 => \FanController:FanTach:tach\,
            main_1 => \FanController:FanTach:glitch_filter_state\,
            main_2 => \FanController:FanTach:glitch_filter_tc\);

    \FanController:FanTach:glitch_filter_ld\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => \FanController:FanTach:glitch_filter_ld\,
            clk_en => \FanController:enable\,
            clock_0 => \FanController:tach_clk\,
            main_0 => \FanController:FanTach:tach\,
            main_1 => \FanController:FanTach:glitch_filter_state\);

    \FanController:FanTach:filtered_rising_tach\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => \FanController:FanTach:filtered_rising_tach\,
            clk_en => \FanController:enable\,
            clock_0 => \FanController:tach_clk\,
            main_0 => \FanController:FanTach:glitch_filter_state\,
            main_1 => \FanController:FanTach:glitch_filter_tc\);

    \FanController:FanTach:tach_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3 * main_4) + (main_0 * !main_1 * main_2 * main_3) + (main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => \FanController:FanTach:tach_state_2\,
            clk_en => \FanController:enable\,
            clock_0 => \FanController:tach_clk\,
            main_0 => \FanController:FanTach:filtered_rising_tach\,
            main_1 => \FanController:FanTach:tach_state_2\,
            main_2 => \FanController:FanTach:tach_state_1\,
            main_3 => \FanController:FanTach:tach_state_0\,
            main_4 => \FanController:FanTach:co_1\);

    \FanController:FanTach:tach_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_2 * main_5) + (!main_0 * !main_2 * main_3 * main_5) + (main_0 * !main_2 * main_3 * main_4) + (!main_1 * main_2 * !main_3) + (main_1 * !main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => \FanController:FanTach:tach_state_1\,
            clk_en => \FanController:enable\,
            clock_0 => \FanController:tach_clk\,
            main_0 => \FanController:FanTach:filtered_rising_tach\,
            main_1 => \FanController:FanTach:tach_state_2\,
            main_2 => \FanController:FanTach:tach_state_1\,
            main_3 => \FanController:FanTach:tach_state_0\,
            main_4 => \FanController:FanTach:sync2_tach_cnt3\,
            main_5 => \FanController:FanTach:co_1\);

    \FanController:FanTach:tach_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_2 * !main_3 * !main_4) + (!main_1 * !main_2 * main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (!main_2 * !main_3 * main_4 * !main_5) + (main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => \FanController:FanTach:tach_state_0\,
            clk_en => \FanController:enable\,
            clock_0 => \FanController:tach_clk\,
            main_0 => \FanController:FanTach:reg_enable\,
            main_1 => \FanController:FanTach:filtered_rising_tach\,
            main_2 => \FanController:FanTach:tach_state_2\,
            main_3 => \FanController:FanTach:tach_state_1\,
            main_4 => \FanController:FanTach:tach_state_0\,
            main_5 => \FanController:FanTach:sync2_tach_cnt3\,
            main_6 => \FanController:FanTach:co_1\);

    \FanController:FanTach:sync2_tach_cnt3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2 * !main_3 * !main_4 * main_5) + (main_1 * !main_2 * !main_3 * main_4 * !main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => \FanController:FanTach:sync2_tach_cnt3\,
            clk_en => \FanController:enable\,
            clock_0 => \FanController:tach_clk\,
            main_0 => \FanController:FanTach:reg_enable\,
            main_1 => \FanController:FanTach:filtered_rising_tach\,
            main_2 => \FanController:FanTach:tach_state_2\,
            main_3 => \FanController:FanTach:tach_state_1\,
            main_4 => \FanController:FanTach:tach_state_0\,
            main_5 => \FanController:FanTach:sync2_tach_cnt3\);

    \FanController:FanTach:stall_det\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2) + (main_0 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => \FanController:FanTach:stall_det\,
            clk_en => \FanController:enable\,
            clock_0 => \FanController:tach_clk\,
            main_0 => \FanController:FanTach:tach_state_2\,
            main_1 => \FanController:FanTach:tach_state_1\,
            main_2 => \FanController:FanTach:tach_state_0\,
            main_3 => \FanController:FanTach:stall_det\);

    \FanController:Net_6505\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => \FanController:Net_6505\,
            clk_en => \FanController:enable\,
            clock_0 => \FanController:tach_clk\,
            main_0 => \FanController:FanTach:tach_state_2\,
            main_1 => \FanController:FanTach:tach_state_1\,
            main_2 => \FanController:FanTach:tach_state_0\,
            main_3 => \FanController:Net_6505\);

    \FanController:Net_6146\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => \FanController:Net_6146\,
            clk_en => \FanController:enable\,
            clock_0 => \FanController:tach_clk\,
            main_0 => \FanController:FanTach:tach_state_2\,
            main_1 => \FanController:FanTach:tach_state_1\,
            main_2 => \FanController:FanTach:tach_state_0\,
            main_3 => \FanController:Net_6146\);

    \FanController:Net_6149_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_4) + (main_1 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => \FanController:Net_6149_0\,
            clk_en => \FanController:enable\,
            clock_0 => \FanController:tach_clk\,
            main_0 => \FanController:address_1\,
            main_1 => \FanController:address_0\,
            main_2 => \FanController:FanTach:stall_det\,
            main_3 => \FanController:alert_mask_0\,
            main_4 => \FanController:Net_6149_0\);

    \FanController:Net_6149_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3) + (main_0 * main_4) + (!main_1 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => \FanController:Net_6149_1\,
            clk_en => \FanController:enable\,
            clock_0 => \FanController:tach_clk\,
            main_0 => \FanController:address_1\,
            main_1 => \FanController:address_0\,
            main_2 => \FanController:FanTach:stall_det\,
            main_3 => \FanController:alert_mask_1\,
            main_4 => \FanController:Net_6149_1\);

    \FanController:Net_6149_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_4) + (main_0 * !main_1 * main_2 * main_3) + (main_1 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => \FanController:Net_6149_2\,
            clk_en => \FanController:enable\,
            clock_0 => \FanController:tach_clk\,
            main_0 => \FanController:address_1\,
            main_1 => \FanController:address_0\,
            main_2 => \FanController:FanTach:stall_det\,
            main_3 => \FanController:alert_mask_2\,
            main_4 => \FanController:Net_6149_2\);

    \FanController:Net_6149_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_4) + (main_0 * main_1 * main_2 * main_3) + (!main_1 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => \FanController:Net_6149_3\,
            clk_en => \FanController:enable\,
            clock_0 => \FanController:tach_clk\,
            main_0 => \FanController:address_1\,
            main_1 => \FanController:address_0\,
            main_2 => \FanController:FanTach:stall_det\,
            main_3 => \FanController:alert_mask_3\,
            main_4 => \FanController:Net_6149_3\);

    Net_52:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_52,
            clock_0 => \FanController:Net_6559\,
            main_0 => \FanController:enable\,
            main_1 => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:cl0\,
            main_2 => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:ce0\);

    Net_69:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_69,
            clock_0 => \FanController:Net_6559\,
            main_0 => \FanController:enable\,
            main_1 => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:cl1\,
            main_2 => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:ce1\);

    Net_70:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_70,
            clock_0 => \FanController:Net_6559\,
            main_0 => \FanController:enable\,
            main_1 => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:cl0\,
            main_2 => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:ce0\);

    Net_71:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_71,
            clock_0 => \FanController:Net_6559\,
            main_0 => \FanController:enable\,
            main_1 => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:cl1\,
            main_2 => \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:ce1\);

    \FanController:B_FanCtrl:alert_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (!main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FanController:B_FanCtrl:alert_reg\,
            clock_0 => \FanController:Net_6559\,
            main_0 => \FanController:B_FanCtrl:control_0\,
            main_1 => \FanController:sync\,
            main_2 => \FanController:B_FanCtrl:alert_reg\,
            main_3 => \FanController:B_FanCtrl:interrupt\);

    \FanController:B_FanCtrl:stall_alrt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FanController:B_FanCtrl:stall_alrt\,
            clock_0 => \FanController:Net_6559\,
            main_0 => \FanController:Net_6149_0\,
            main_1 => \FanController:Net_6149_1\,
            main_2 => \FanController:Net_6149_2\,
            main_3 => \FanController:Net_6149_3\);

    Net_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1,
            clk_en => open,
            clock_0 => Net_56,
            main_0 => \FreqDiv_1:not_last_reset\,
            main_1 => \FreqDiv_1:count_0\);

    Net_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2,
            clk_en => open,
            clock_0 => Net_57,
            main_0 => \FreqDiv_2:not_last_reset\,
            main_1 => \FreqDiv_2:count_0\);

    Net_3:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_3,
            clk_en => open,
            clock_0 => Net_61,
            main_0 => \FreqDiv_3:not_last_reset\,
            main_1 => \FreqDiv_3:count_0\);

    Net_4:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_4,
            clk_en => open,
            clock_0 => Net_65,
            main_0 => \FreqDiv_4:not_last_reset\,
            main_1 => \FreqDiv_4:count_0\);

    \FreqDiv_1:not_last_reset\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FreqDiv_1:not_last_reset\,
            clk_en => open,
            clock_0 => Net_56);

    \FreqDiv_1:count_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FreqDiv_1:count_0\,
            clk_en => open,
            clock_0 => Net_56,
            main_0 => \FreqDiv_1:not_last_reset\);

    \FreqDiv_2:not_last_reset\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FreqDiv_2:not_last_reset\,
            clk_en => open,
            clock_0 => Net_57);

    \FreqDiv_2:count_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FreqDiv_2:count_0\,
            clk_en => open,
            clock_0 => Net_57,
            main_0 => \FreqDiv_2:not_last_reset\);

    \FreqDiv_3:not_last_reset\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FreqDiv_3:not_last_reset\,
            clk_en => open,
            clock_0 => Net_61);

    \FreqDiv_3:count_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FreqDiv_3:count_0\,
            clk_en => open,
            clock_0 => Net_61,
            main_0 => \FreqDiv_3:not_last_reset\);

    \FreqDiv_4:not_last_reset\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FreqDiv_4:not_last_reset\,
            clk_en => open,
            clock_0 => Net_65);

    \FreqDiv_4:count_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FreqDiv_4:count_0\,
            clk_en => open,
            clock_0 => Net_65,
            main_0 => \FreqDiv_4:not_last_reset\);

    \UART:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:txn\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:txn\,
            main_1 => \UART:BUART:tx_state_1\,
            main_2 => \UART:BUART:tx_state_0\,
            main_3 => \UART:BUART:tx_shift_out\,
            main_4 => \UART:BUART:tx_state_2\,
            main_5 => \UART:BUART:tx_counter_dp\,
            main_6 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_state_1\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\,
            main_4 => \UART:BUART:tx_counter_dp\,
            main_5 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_state_0\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_fifo_empty\,
            main_4 => \UART:BUART:tx_state_2\,
            main_5 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_state_2\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\,
            main_4 => \UART:BUART:tx_counter_dp\,
            main_5 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_bitclk\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\);

    \UART:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART:Net_9\);

    \UART:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_9) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_0\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => \UART:BUART:rx_count_6\,
            main_6 => \UART:BUART:rx_count_5\,
            main_7 => \UART:BUART:rx_count_4\,
            main_8 => \UART:BUART:pollcount_1\,
            main_9 => Net_106,
            main_10 => \UART:BUART:pollcount_0\);

    \UART:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_load_fifo\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => \UART:BUART:rx_count_6\,
            main_6 => \UART:BUART:rx_count_5\,
            main_7 => \UART:BUART:rx_count_4\);

    \UART:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_3\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => \UART:BUART:rx_count_6\,
            main_6 => \UART:BUART:rx_count_5\,
            main_7 => \UART:BUART:rx_count_4\);

    \UART:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * !main_8 * main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_2\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => \UART:BUART:rx_count_6\,
            main_6 => \UART:BUART:rx_count_5\,
            main_7 => \UART:BUART:rx_count_4\,
            main_8 => Net_106,
            main_9 => \UART:BUART:rx_last\);

    \UART:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_bitclk_enable\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:rx_count_2\,
            main_1 => \UART:BUART:rx_count_1\,
            main_2 => \UART:BUART:rx_count_0\);

    \UART:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_stop1_reg\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_state_3\,
            main_3 => \UART:BUART:rx_state_2\);

    \UART:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:pollcount_1\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:rx_count_2\,
            main_1 => \UART:BUART:rx_count_1\,
            main_2 => \UART:BUART:pollcount_1\,
            main_3 => Net_106,
            main_4 => \UART:BUART:pollcount_0\);

    \UART:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:pollcount_0\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:rx_count_2\,
            main_1 => \UART:BUART:rx_count_1\,
            main_2 => Net_106,
            main_3 => \UART:BUART:pollcount_0\);

    \UART:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_status_3\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => \UART:BUART:pollcount_1\,
            main_6 => Net_106,
            main_7 => \UART:BUART:pollcount_0\);

    \UART:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_last\,
            clock_0 => \UART:Net_9\,
            main_0 => Net_106);

END __DEFAULT__;
