Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Wed Jan 12 23:38:53 2022
| Host             : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1/post_route_power.rpt
| Design           : lstm_gate_18_10_16_1
| Device           : xc7z020clg484-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (mW) | 215.663      |
| Design Power Budget (mW) | Unspecified* |
| Power Budget Margin (mW) | NA           |
| Dynamic (mW)             | 111.456      |
| Device Static (mW)       | 104.206      |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 97.5         |
| Junction Temperature (C) | 27.5         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+------------+----------+-----------+-----------------+
| On-Chip                 | Power (mW) | Used     | Available | Utilization (%) |
+-------------------------+------------+----------+-----------+-----------------+
| Clocks                  |    34.307  |        3 |       --- |             --- |
| Slice Logic             |    27.095  |     8725 |       --- |             --- |
|   LUT as Logic          |    19.394  |     2545 |     53200 |            4.78 |
|   Register              |     3.579  |     4630 |    106400 |            4.35 |
|   CARRY4                |     2.551  |      512 |     13300 |            3.85 |
|   LUT as Shift Register |     1.571  |      289 |     17400 |            1.66 |
|   Others                |     0.000  |      172 |       --- |             --- |
| Signals                 |    28.639  |     6774 |       --- |             --- |
| DSPs                    |    21.416  |       32 |       220 |           14.55 |
| Static Power            |   104.206  |          |           |                 |
| Total                   |   215.663  |          |           |                 |
+-------------------------+------------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.119 |       0.111 |      0.008 |
| Vccaux    |       1.800 |     0.011 |       0.000 |      0.011 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------+------------+
| Name                                          | Power (mW) |
+-----------------------------------------------+------------+
| lstm_gate_18_10_16_1                          |   111.456  |
|   elementwise_add_core_18_18_16_add_1         |     7.075  |
|   elementwise_add_core_18_18_16_add_2         |    14.078  |
|   elementwise_mult_core_18_18_10_16_1_mult    |    36.756  |
|     dsp_signed_mult_18x18_unit_18_18_1_inst0  |     2.357  |
|     dsp_signed_mult_18x18_unit_18_18_1_inst10 |     2.461  |
|     dsp_signed_mult_18x18_unit_18_18_1_inst12 |     2.386  |
|     dsp_signed_mult_18x18_unit_18_18_1_inst14 |     2.363  |
|     dsp_signed_mult_18x18_unit_18_18_1_inst2  |     2.369  |
|     dsp_signed_mult_18x18_unit_18_18_1_inst4  |     2.404  |
|     dsp_signed_mult_18x18_unit_18_18_1_inst6  |     2.336  |
|     dsp_signed_mult_18x18_unit_18_18_1_inst8  |     2.513  |
|     fp_rounding_unit_1_37_10_inst0            |     0.964  |
|     fp_rounding_unit_1_37_10_inst1            |     0.930  |
|     fp_rounding_unit_1_37_10_inst10           |     0.937  |
|     fp_rounding_unit_1_37_10_inst11           |     0.931  |
|     fp_rounding_unit_1_37_10_inst12           |     0.952  |
|     fp_rounding_unit_1_37_10_inst13           |     0.931  |
|     fp_rounding_unit_1_37_10_inst14           |     0.939  |
|     fp_rounding_unit_1_37_10_inst15           |     0.934  |
|     fp_rounding_unit_1_37_10_inst2            |     0.916  |
|     fp_rounding_unit_1_37_10_inst3            |     0.967  |
|     fp_rounding_unit_1_37_10_inst4            |     0.935  |
|     fp_rounding_unit_1_37_10_inst5            |     0.931  |
|     fp_rounding_unit_1_37_10_inst6            |     0.924  |
|     fp_rounding_unit_1_37_10_inst7            |     0.931  |
|     fp_rounding_unit_1_37_10_inst8            |     0.957  |
|     fp_rounding_unit_1_37_10_inst9            |     0.924  |
|   shift_register_group_18_16_10_Ct            |     7.921  |
|     shift_register_unit_18_18_inst_0          |     0.616  |
|     shift_register_unit_18_18_inst_1          |     0.490  |
|     shift_register_unit_18_18_inst_10         |     0.490  |
|     shift_register_unit_18_18_inst_11         |     0.483  |
|     shift_register_unit_18_18_inst_12         |     0.486  |
|     shift_register_unit_18_18_inst_13         |     0.493  |
|     shift_register_unit_18_18_inst_14         |     0.487  |
|     shift_register_unit_18_18_inst_15         |     0.483  |
|     shift_register_unit_18_18_inst_2          |     0.492  |
|     shift_register_unit_18_18_inst_3          |     0.479  |
|     shift_register_unit_18_18_inst_4          |     0.495  |
|     shift_register_unit_18_18_inst_5          |     0.498  |
|     shift_register_unit_18_18_inst_6          |     0.474  |
|     shift_register_unit_18_18_inst_7          |     0.485  |
|     shift_register_unit_18_18_inst_8          |     0.488  |
|     shift_register_unit_18_18_inst_9          |     0.482  |
|   sigmoid_core_18_18_10_32_1_inst_0           |     2.830  |
|     abs_unit_18_inst                          |     0.661  |
|     dsp_signed_mac_18_13_23_32_inst           |     0.879  |
|     fp_rounding_unit_1_32_11_inst             |     0.814  |
|     shift_register_unit_1_3_inst              |     0.058  |
|   sigmoid_core_18_18_10_32_1_inst_1           |     2.849  |
|     abs_unit_18_inst                          |     0.689  |
|     dsp_signed_mac_18_13_23_32_inst           |     0.914  |
|     fp_rounding_unit_1_32_11_inst             |     0.778  |
|     shift_register_unit_1_3_inst              |     0.059  |
|   sigmoid_core_18_18_10_32_1_inst_10          |     2.833  |
|     abs_unit_18_inst                          |     0.687  |
|     dsp_signed_mac_18_13_23_32_inst           |     0.917  |
|     fp_rounding_unit_1_32_11_inst             |     0.792  |
|     shift_register_unit_1_3_inst              |     0.051  |
|   sigmoid_core_18_18_10_32_1_inst_11          |     2.831  |
|     abs_unit_18_inst                          |     0.661  |
|     dsp_signed_mac_18_13_23_32_inst           |     0.873  |
|     fp_rounding_unit_1_32_11_inst             |     0.792  |
|     shift_register_unit_1_3_inst              |     0.058  |
|   sigmoid_core_18_18_10_32_1_inst_12          |     2.798  |
|     abs_unit_18_inst                          |     0.668  |
|     dsp_signed_mac_18_13_23_32_inst           |     0.870  |
|     fp_rounding_unit_1_32_11_inst             |     0.793  |
|     shift_register_unit_1_3_inst              |     0.058  |
|   sigmoid_core_18_18_10_32_1_inst_13          |     2.906  |
|     abs_unit_18_inst                          |     0.694  |
|     dsp_signed_mac_18_13_23_32_inst           |     0.946  |
|     fp_rounding_unit_1_32_11_inst             |     0.791  |
|     shift_register_unit_1_3_inst              |     0.061  |
|   sigmoid_core_18_18_10_32_1_inst_14          |     2.843  |
|     abs_unit_18_inst                          |     0.666  |
|     dsp_signed_mac_18_13_23_32_inst           |     0.892  |
|     fp_rounding_unit_1_32_11_inst             |     0.794  |
|     shift_register_unit_1_3_inst              |     0.061  |
|   sigmoid_core_18_18_10_32_1_inst_15          |     2.841  |
|     abs_unit_18_inst                          |     0.665  |
|     dsp_signed_mac_18_13_23_32_inst           |     0.892  |
|     fp_rounding_unit_1_32_11_inst             |     0.789  |
|     shift_register_unit_1_3_inst              |     0.057  |
|   sigmoid_core_18_18_10_32_1_inst_2           |     2.832  |
|     abs_unit_18_inst                          |     0.702  |
|     dsp_signed_mac_18_13_23_32_inst           |     0.855  |
|     fp_rounding_unit_1_32_11_inst             |     0.791  |
|     shift_register_unit_1_3_inst              |     0.060  |
|   sigmoid_core_18_18_10_32_1_inst_3           |     2.920  |
|     abs_unit_18_inst                          |     0.731  |
|     dsp_signed_mac_18_13_23_32_inst           |     0.907  |
|     fp_rounding_unit_1_32_11_inst             |     0.775  |
|     shift_register_unit_1_3_inst              |     0.060  |
|   sigmoid_core_18_18_10_32_1_inst_4           |     2.797  |
|     abs_unit_18_inst                          |     0.656  |
|     dsp_signed_mac_18_13_23_32_inst           |     0.876  |
|     fp_rounding_unit_1_32_11_inst             |     0.798  |
|     shift_register_unit_1_3_inst              |     0.057  |
|   sigmoid_core_18_18_10_32_1_inst_5           |     2.930  |
|     abs_unit_18_inst                          |     0.704  |
|     dsp_signed_mac_18_13_23_32_inst           |     0.955  |
|     fp_rounding_unit_1_32_11_inst             |     0.764  |
|     shift_register_unit_1_3_inst              |     0.056  |
|   sigmoid_core_18_18_10_32_1_inst_6           |     2.814  |
|     abs_unit_18_inst                          |     0.670  |
|     dsp_signed_mac_18_13_23_32_inst           |     0.892  |
|     fp_rounding_unit_1_32_11_inst             |     0.793  |
|     shift_register_unit_1_3_inst              |     0.063  |
|   sigmoid_core_18_18_10_32_1_inst_7           |     2.826  |
|     abs_unit_18_inst                          |     0.679  |
|     dsp_signed_mac_18_13_23_32_inst           |     0.914  |
|     fp_rounding_unit_1_32_11_inst             |     0.781  |
|     shift_register_unit_1_3_inst              |     0.060  |
|   sigmoid_core_18_18_10_32_1_inst_8           |     2.943  |
|     abs_unit_18_inst                          |     0.676  |
|     dsp_signed_mac_18_13_23_32_inst           |     0.930  |
|     fp_rounding_unit_1_32_11_inst             |     0.798  |
|     shift_register_unit_1_3_inst              |     0.056  |
|   sigmoid_core_18_18_10_32_1_inst_9           |     2.833  |
|     abs_unit_18_inst                          |     0.658  |
|     dsp_signed_mac_18_13_23_32_inst           |     0.944  |
|     fp_rounding_unit_1_32_11_inst             |     0.796  |
|     shift_register_unit_1_3_inst              |     0.058  |
+-----------------------------------------------+------------+


