	hps_sub_sys u0 (
		.acp_0_clock_clk                           (_connected_to_acp_0_clock_clk_),                           //   input,    width = 1,                  acp_0_clock.clk
		.acp_0_reset_reset                         (_connected_to_acp_0_reset_reset_),                         //   input,    width = 1,                  acp_0_reset.reset
		.acp_0_csr_clock_clk                       (_connected_to_acp_0_csr_clock_clk_),                       //   input,    width = 1,              acp_0_csr_clock.clk
		.acp_0_csr_reset_reset                     (_connected_to_acp_0_csr_reset_reset_),                     //   input,    width = 1,              acp_0_csr_reset.reset
		.acp_0_csr_address                         (_connected_to_acp_0_csr_address_),                         //   input,    width = 1,                    acp_0_csr.address
		.acp_0_csr_read                            (_connected_to_acp_0_csr_read_),                            //   input,    width = 1,                             .read
		.acp_0_csr_write                           (_connected_to_acp_0_csr_write_),                           //   input,    width = 1,                             .write
		.acp_0_csr_writedata                       (_connected_to_acp_0_csr_writedata_),                       //   input,   width = 32,                             .writedata
		.acp_0_csr_readdata                        (_connected_to_acp_0_csr_readdata_),                        //  output,   width = 32,                             .readdata
		.acp_0_s0_araddr                           (_connected_to_acp_0_s0_araddr_),                           //   input,   width = 37,                     acp_0_s0.araddr
		.acp_0_s0_arburst                          (_connected_to_acp_0_s0_arburst_),                          //   input,    width = 2,                             .arburst
		.acp_0_s0_arcache                          (_connected_to_acp_0_s0_arcache_),                          //   input,    width = 4,                             .arcache
		.acp_0_s0_arid                             (_connected_to_acp_0_s0_arid_),                             //   input,    width = 4,                             .arid
		.acp_0_s0_arlen                            (_connected_to_acp_0_s0_arlen_),                            //   input,    width = 8,                             .arlen
		.acp_0_s0_arlock                           (_connected_to_acp_0_s0_arlock_),                           //   input,    width = 1,                             .arlock
		.acp_0_s0_arprot                           (_connected_to_acp_0_s0_arprot_),                           //   input,    width = 3,                             .arprot
		.acp_0_s0_arready                          (_connected_to_acp_0_s0_arready_),                          //  output,    width = 1,                             .arready
		.acp_0_s0_arsize                           (_connected_to_acp_0_s0_arsize_),                           //   input,    width = 3,                             .arsize
		.acp_0_s0_arvalid                          (_connected_to_acp_0_s0_arvalid_),                          //   input,    width = 1,                             .arvalid
		.acp_0_s0_awaddr                           (_connected_to_acp_0_s0_awaddr_),                           //   input,   width = 37,                             .awaddr
		.acp_0_s0_awburst                          (_connected_to_acp_0_s0_awburst_),                          //   input,    width = 2,                             .awburst
		.acp_0_s0_awcache                          (_connected_to_acp_0_s0_awcache_),                          //   input,    width = 4,                             .awcache
		.acp_0_s0_awid                             (_connected_to_acp_0_s0_awid_),                             //   input,    width = 4,                             .awid
		.acp_0_s0_awlen                            (_connected_to_acp_0_s0_awlen_),                            //   input,    width = 8,                             .awlen
		.acp_0_s0_awlock                           (_connected_to_acp_0_s0_awlock_),                           //   input,    width = 1,                             .awlock
		.acp_0_s0_awprot                           (_connected_to_acp_0_s0_awprot_),                           //   input,    width = 3,                             .awprot
		.acp_0_s0_awready                          (_connected_to_acp_0_s0_awready_),                          //  output,    width = 1,                             .awready
		.acp_0_s0_awsize                           (_connected_to_acp_0_s0_awsize_),                           //   input,    width = 3,                             .awsize
		.acp_0_s0_awvalid                          (_connected_to_acp_0_s0_awvalid_),                          //   input,    width = 1,                             .awvalid
		.acp_0_s0_bid                              (_connected_to_acp_0_s0_bid_),                              //  output,    width = 4,                             .bid
		.acp_0_s0_bready                           (_connected_to_acp_0_s0_bready_),                           //   input,    width = 1,                             .bready
		.acp_0_s0_bresp                            (_connected_to_acp_0_s0_bresp_),                            //  output,    width = 2,                             .bresp
		.acp_0_s0_bvalid                           (_connected_to_acp_0_s0_bvalid_),                           //  output,    width = 1,                             .bvalid
		.acp_0_s0_rdata                            (_connected_to_acp_0_s0_rdata_),                            //  output,  width = 512,                             .rdata
		.acp_0_s0_rid                              (_connected_to_acp_0_s0_rid_),                              //  output,    width = 4,                             .rid
		.acp_0_s0_rlast                            (_connected_to_acp_0_s0_rlast_),                            //  output,    width = 1,                             .rlast
		.acp_0_s0_rready                           (_connected_to_acp_0_s0_rready_),                           //   input,    width = 1,                             .rready
		.acp_0_s0_rresp                            (_connected_to_acp_0_s0_rresp_),                            //  output,    width = 2,                             .rresp
		.acp_0_s0_rvalid                           (_connected_to_acp_0_s0_rvalid_),                           //  output,    width = 1,                             .rvalid
		.acp_0_s0_wdata                            (_connected_to_acp_0_s0_wdata_),                            //   input,  width = 512,                             .wdata
		.acp_0_s0_wlast                            (_connected_to_acp_0_s0_wlast_),                            //   input,    width = 1,                             .wlast
		.acp_0_s0_wready                           (_connected_to_acp_0_s0_wready_),                           //  output,    width = 1,                             .wready
		.acp_0_s0_wstrb                            (_connected_to_acp_0_s0_wstrb_),                            //   input,   width = 64,                             .wstrb
		.acp_0_s0_wvalid                           (_connected_to_acp_0_s0_wvalid_),                           //   input,    width = 1,                             .wvalid
		.agilex_hps_f2h_stm_hw_events_stm_hwevents (_connected_to_agilex_hps_f2h_stm_hw_events_stm_hwevents_), //   input,   width = 44, agilex_hps_f2h_stm_hw_events.stm_hwevents
		.agilex_hps_h2f_cs_ntrst                   (_connected_to_agilex_hps_h2f_cs_ntrst_),                   //   input,    width = 1,            agilex_hps_h2f_cs.ntrst
		.agilex_hps_h2f_cs_tck                     (_connected_to_agilex_hps_h2f_cs_tck_),                     //   input,    width = 1,                             .tck
		.agilex_hps_h2f_cs_tdi                     (_connected_to_agilex_hps_h2f_cs_tdi_),                     //   input,    width = 1,                             .tdi
		.agilex_hps_h2f_cs_tdo                     (_connected_to_agilex_hps_h2f_cs_tdo_),                     //  output,    width = 1,                             .tdo
		.agilex_hps_h2f_cs_tdoen                   (_connected_to_agilex_hps_h2f_cs_tdoen_),                   //  output,    width = 1,                             .tdoen
		.agilex_hps_h2f_cs_tms                     (_connected_to_agilex_hps_h2f_cs_tms_),                     //   input,    width = 1,                             .tms
		.agilex_hps_hps_io_EMAC1_TX_CLK            (_connected_to_agilex_hps_hps_io_EMAC1_TX_CLK_),            //  output,    width = 1,            agilex_hps_hps_io.EMAC1_TX_CLK
		.agilex_hps_hps_io_EMAC1_TXD0              (_connected_to_agilex_hps_hps_io_EMAC1_TXD0_),              //  output,    width = 1,                             .EMAC1_TXD0
		.agilex_hps_hps_io_EMAC1_TXD1              (_connected_to_agilex_hps_hps_io_EMAC1_TXD1_),              //  output,    width = 1,                             .EMAC1_TXD1
		.agilex_hps_hps_io_EMAC1_TXD2              (_connected_to_agilex_hps_hps_io_EMAC1_TXD2_),              //  output,    width = 1,                             .EMAC1_TXD2
		.agilex_hps_hps_io_EMAC1_TXD3              (_connected_to_agilex_hps_hps_io_EMAC1_TXD3_),              //  output,    width = 1,                             .EMAC1_TXD3
		.agilex_hps_hps_io_EMAC1_RX_CTL            (_connected_to_agilex_hps_hps_io_EMAC1_RX_CTL_),            //   input,    width = 1,                             .EMAC1_RX_CTL
		.agilex_hps_hps_io_EMAC1_TX_CTL            (_connected_to_agilex_hps_hps_io_EMAC1_TX_CTL_),            //  output,    width = 1,                             .EMAC1_TX_CTL
		.agilex_hps_hps_io_EMAC1_RX_CLK            (_connected_to_agilex_hps_hps_io_EMAC1_RX_CLK_),            //   input,    width = 1,                             .EMAC1_RX_CLK
		.agilex_hps_hps_io_EMAC1_RXD0              (_connected_to_agilex_hps_hps_io_EMAC1_RXD0_),              //   input,    width = 1,                             .EMAC1_RXD0
		.agilex_hps_hps_io_EMAC1_RXD1              (_connected_to_agilex_hps_hps_io_EMAC1_RXD1_),              //   input,    width = 1,                             .EMAC1_RXD1
		.agilex_hps_hps_io_EMAC1_RXD2              (_connected_to_agilex_hps_hps_io_EMAC1_RXD2_),              //   input,    width = 1,                             .EMAC1_RXD2
		.agilex_hps_hps_io_EMAC1_RXD3              (_connected_to_agilex_hps_hps_io_EMAC1_RXD3_),              //   input,    width = 1,                             .EMAC1_RXD3
		.agilex_hps_hps_io_EMAC1_MDIO              (_connected_to_agilex_hps_hps_io_EMAC1_MDIO_),              //   inout,    width = 1,                             .EMAC1_MDIO
		.agilex_hps_hps_io_EMAC1_MDC               (_connected_to_agilex_hps_hps_io_EMAC1_MDC_),               //  output,    width = 1,                             .EMAC1_MDC
		.agilex_hps_hps_io_SDMMC_CMD               (_connected_to_agilex_hps_hps_io_SDMMC_CMD_),               //   inout,    width = 1,                             .SDMMC_CMD
		.agilex_hps_hps_io_SDMMC_D0                (_connected_to_agilex_hps_hps_io_SDMMC_D0_),                //   inout,    width = 1,                             .SDMMC_D0
		.agilex_hps_hps_io_SDMMC_D1                (_connected_to_agilex_hps_hps_io_SDMMC_D1_),                //   inout,    width = 1,                             .SDMMC_D1
		.agilex_hps_hps_io_SDMMC_D2                (_connected_to_agilex_hps_hps_io_SDMMC_D2_),                //   inout,    width = 1,                             .SDMMC_D2
		.agilex_hps_hps_io_SDMMC_D3                (_connected_to_agilex_hps_hps_io_SDMMC_D3_),                //   inout,    width = 1,                             .SDMMC_D3
		.agilex_hps_hps_io_SDMMC_D4                (_connected_to_agilex_hps_hps_io_SDMMC_D4_),                //   inout,    width = 1,                             .SDMMC_D4
		.agilex_hps_hps_io_SDMMC_D5                (_connected_to_agilex_hps_hps_io_SDMMC_D5_),                //   inout,    width = 1,                             .SDMMC_D5
		.agilex_hps_hps_io_SDMMC_D6                (_connected_to_agilex_hps_hps_io_SDMMC_D6_),                //   inout,    width = 1,                             .SDMMC_D6
		.agilex_hps_hps_io_SDMMC_D7                (_connected_to_agilex_hps_hps_io_SDMMC_D7_),                //   inout,    width = 1,                             .SDMMC_D7
		.agilex_hps_hps_io_SDMMC_CCLK              (_connected_to_agilex_hps_hps_io_SDMMC_CCLK_),              //  output,    width = 1,                             .SDMMC_CCLK
		.agilex_hps_hps_io_SPIM0_CLK               (_connected_to_agilex_hps_hps_io_SPIM0_CLK_),               //  output,    width = 1,                             .SPIM0_CLK
		.agilex_hps_hps_io_SPIM0_MOSI              (_connected_to_agilex_hps_hps_io_SPIM0_MOSI_),              //  output,    width = 1,                             .SPIM0_MOSI
		.agilex_hps_hps_io_SPIM0_MISO              (_connected_to_agilex_hps_hps_io_SPIM0_MISO_),              //   input,    width = 1,                             .SPIM0_MISO
		.agilex_hps_hps_io_SPIM0_SS0_N             (_connected_to_agilex_hps_hps_io_SPIM0_SS0_N_),             //  output,    width = 1,                             .SPIM0_SS0_N
		.agilex_hps_hps_io_SPIM1_CLK               (_connected_to_agilex_hps_hps_io_SPIM1_CLK_),               //  output,    width = 1,                             .SPIM1_CLK
		.agilex_hps_hps_io_SPIM1_MOSI              (_connected_to_agilex_hps_hps_io_SPIM1_MOSI_),              //  output,    width = 1,                             .SPIM1_MOSI
		.agilex_hps_hps_io_SPIM1_MISO              (_connected_to_agilex_hps_hps_io_SPIM1_MISO_),              //   input,    width = 1,                             .SPIM1_MISO
		.agilex_hps_hps_io_SPIM1_SS0_N             (_connected_to_agilex_hps_hps_io_SPIM1_SS0_N_),             //  output,    width = 1,                             .SPIM1_SS0_N
		.agilex_hps_hps_io_SPIM1_SS1_N             (_connected_to_agilex_hps_hps_io_SPIM1_SS1_N_),             //  output,    width = 1,                             .SPIM1_SS1_N
		.agilex_hps_hps_io_UART1_RX                (_connected_to_agilex_hps_hps_io_UART1_RX_),                //   input,    width = 1,                             .UART1_RX
		.agilex_hps_hps_io_UART1_TX                (_connected_to_agilex_hps_hps_io_UART1_TX_),                //  output,    width = 1,                             .UART1_TX
		.agilex_hps_hps_io_I2C1_SDA                (_connected_to_agilex_hps_hps_io_I2C1_SDA_),                //   inout,    width = 1,                             .I2C1_SDA
		.agilex_hps_hps_io_I2C1_SCL                (_connected_to_agilex_hps_hps_io_I2C1_SCL_),                //   inout,    width = 1,                             .I2C1_SCL
		.agilex_hps_hps_io_hps_osc_clk             (_connected_to_agilex_hps_hps_io_hps_osc_clk_),             //   input,    width = 1,                             .hps_osc_clk
		.agilex_hps_hps_io_gpio0_io11              (_connected_to_agilex_hps_hps_io_gpio0_io11_),              //   inout,    width = 1,                             .gpio0_io11
		.agilex_hps_hps_io_gpio0_io12              (_connected_to_agilex_hps_hps_io_gpio0_io12_),              //   inout,    width = 1,                             .gpio0_io12
		.agilex_hps_hps_io_gpio0_io13              (_connected_to_agilex_hps_hps_io_gpio0_io13_),              //   inout,    width = 1,                             .gpio0_io13
		.agilex_hps_hps_io_gpio0_io14              (_connected_to_agilex_hps_hps_io_gpio0_io14_),              //   inout,    width = 1,                             .gpio0_io14
		.agilex_hps_hps_io_gpio0_io15              (_connected_to_agilex_hps_hps_io_gpio0_io15_),              //   inout,    width = 1,                             .gpio0_io15
		.agilex_hps_hps_io_gpio0_io16              (_connected_to_agilex_hps_hps_io_gpio0_io16_),              //   inout,    width = 1,                             .gpio0_io16
		.agilex_hps_hps_io_gpio0_io17              (_connected_to_agilex_hps_hps_io_gpio0_io17_),              //   inout,    width = 1,                             .gpio0_io17
		.agilex_hps_hps_io_gpio0_io18              (_connected_to_agilex_hps_hps_io_gpio0_io18_),              //   inout,    width = 1,                             .gpio0_io18
		.agilex_hps_hps_io_gpio1_io16              (_connected_to_agilex_hps_hps_io_gpio1_io16_),              //   inout,    width = 1,                             .gpio1_io16
		.agilex_hps_hps_io_gpio1_io17              (_connected_to_agilex_hps_hps_io_gpio1_io17_),              //   inout,    width = 1,                             .gpio1_io17
		.agilex_hps_h2f_reset_reset                (_connected_to_agilex_hps_h2f_reset_reset_),                //  output,    width = 1,         agilex_hps_h2f_reset.reset
		.agilex_hps_h2f_axi_clock_clk              (_connected_to_agilex_hps_h2f_axi_clock_clk_),              //   input,    width = 1,     agilex_hps_h2f_axi_clock.clk
		.agilex_hps_h2f_axi_reset_reset_n          (_connected_to_agilex_hps_h2f_axi_reset_reset_n_),          //   input,    width = 1,     agilex_hps_h2f_axi_reset.reset_n
		.agilex_hps_h2f_axi_master_awid            (_connected_to_agilex_hps_h2f_axi_master_awid_),            //  output,    width = 4,    agilex_hps_h2f_axi_master.awid
		.agilex_hps_h2f_axi_master_awaddr          (_connected_to_agilex_hps_h2f_axi_master_awaddr_),          //  output,   width = 32,                             .awaddr
		.agilex_hps_h2f_axi_master_awlen           (_connected_to_agilex_hps_h2f_axi_master_awlen_),           //  output,    width = 8,                             .awlen
		.agilex_hps_h2f_axi_master_awsize          (_connected_to_agilex_hps_h2f_axi_master_awsize_),          //  output,    width = 3,                             .awsize
		.agilex_hps_h2f_axi_master_awburst         (_connected_to_agilex_hps_h2f_axi_master_awburst_),         //  output,    width = 2,                             .awburst
		.agilex_hps_h2f_axi_master_awlock          (_connected_to_agilex_hps_h2f_axi_master_awlock_),          //  output,    width = 1,                             .awlock
		.agilex_hps_h2f_axi_master_awcache         (_connected_to_agilex_hps_h2f_axi_master_awcache_),         //  output,    width = 4,                             .awcache
		.agilex_hps_h2f_axi_master_awprot          (_connected_to_agilex_hps_h2f_axi_master_awprot_),          //  output,    width = 3,                             .awprot
		.agilex_hps_h2f_axi_master_awvalid         (_connected_to_agilex_hps_h2f_axi_master_awvalid_),         //  output,    width = 1,                             .awvalid
		.agilex_hps_h2f_axi_master_awready         (_connected_to_agilex_hps_h2f_axi_master_awready_),         //   input,    width = 1,                             .awready
		.agilex_hps_h2f_axi_master_wdata           (_connected_to_agilex_hps_h2f_axi_master_wdata_),           //  output,  width = 128,                             .wdata
		.agilex_hps_h2f_axi_master_wstrb           (_connected_to_agilex_hps_h2f_axi_master_wstrb_),           //  output,   width = 16,                             .wstrb
		.agilex_hps_h2f_axi_master_wlast           (_connected_to_agilex_hps_h2f_axi_master_wlast_),           //  output,    width = 1,                             .wlast
		.agilex_hps_h2f_axi_master_wvalid          (_connected_to_agilex_hps_h2f_axi_master_wvalid_),          //  output,    width = 1,                             .wvalid
		.agilex_hps_h2f_axi_master_wready          (_connected_to_agilex_hps_h2f_axi_master_wready_),          //   input,    width = 1,                             .wready
		.agilex_hps_h2f_axi_master_bid             (_connected_to_agilex_hps_h2f_axi_master_bid_),             //   input,    width = 4,                             .bid
		.agilex_hps_h2f_axi_master_bresp           (_connected_to_agilex_hps_h2f_axi_master_bresp_),           //   input,    width = 2,                             .bresp
		.agilex_hps_h2f_axi_master_bvalid          (_connected_to_agilex_hps_h2f_axi_master_bvalid_),          //   input,    width = 1,                             .bvalid
		.agilex_hps_h2f_axi_master_bready          (_connected_to_agilex_hps_h2f_axi_master_bready_),          //  output,    width = 1,                             .bready
		.agilex_hps_h2f_axi_master_arid            (_connected_to_agilex_hps_h2f_axi_master_arid_),            //  output,    width = 4,                             .arid
		.agilex_hps_h2f_axi_master_araddr          (_connected_to_agilex_hps_h2f_axi_master_araddr_),          //  output,   width = 32,                             .araddr
		.agilex_hps_h2f_axi_master_arlen           (_connected_to_agilex_hps_h2f_axi_master_arlen_),           //  output,    width = 8,                             .arlen
		.agilex_hps_h2f_axi_master_arsize          (_connected_to_agilex_hps_h2f_axi_master_arsize_),          //  output,    width = 3,                             .arsize
		.agilex_hps_h2f_axi_master_arburst         (_connected_to_agilex_hps_h2f_axi_master_arburst_),         //  output,    width = 2,                             .arburst
		.agilex_hps_h2f_axi_master_arlock          (_connected_to_agilex_hps_h2f_axi_master_arlock_),          //  output,    width = 1,                             .arlock
		.agilex_hps_h2f_axi_master_arcache         (_connected_to_agilex_hps_h2f_axi_master_arcache_),         //  output,    width = 4,                             .arcache
		.agilex_hps_h2f_axi_master_arprot          (_connected_to_agilex_hps_h2f_axi_master_arprot_),          //  output,    width = 3,                             .arprot
		.agilex_hps_h2f_axi_master_arvalid         (_connected_to_agilex_hps_h2f_axi_master_arvalid_),         //  output,    width = 1,                             .arvalid
		.agilex_hps_h2f_axi_master_arready         (_connected_to_agilex_hps_h2f_axi_master_arready_),         //   input,    width = 1,                             .arready
		.agilex_hps_h2f_axi_master_rid             (_connected_to_agilex_hps_h2f_axi_master_rid_),             //   input,    width = 4,                             .rid
		.agilex_hps_h2f_axi_master_rdata           (_connected_to_agilex_hps_h2f_axi_master_rdata_),           //   input,  width = 128,                             .rdata
		.agilex_hps_h2f_axi_master_rresp           (_connected_to_agilex_hps_h2f_axi_master_rresp_),           //   input,    width = 2,                             .rresp
		.agilex_hps_h2f_axi_master_rlast           (_connected_to_agilex_hps_h2f_axi_master_rlast_),           //   input,    width = 1,                             .rlast
		.agilex_hps_h2f_axi_master_rvalid          (_connected_to_agilex_hps_h2f_axi_master_rvalid_),          //   input,    width = 1,                             .rvalid
		.agilex_hps_h2f_axi_master_rready          (_connected_to_agilex_hps_h2f_axi_master_rready_),          //  output,    width = 1,                             .rready
		.agilex_hps_h2f_lw_axi_clock_clk           (_connected_to_agilex_hps_h2f_lw_axi_clock_clk_),           //   input,    width = 1,  agilex_hps_h2f_lw_axi_clock.clk
		.agilex_hps_h2f_lw_axi_reset_reset_n       (_connected_to_agilex_hps_h2f_lw_axi_reset_reset_n_),       //   input,    width = 1,  agilex_hps_h2f_lw_axi_reset.reset_n
		.agilex_hps_h2f_lw_axi_master_awid         (_connected_to_agilex_hps_h2f_lw_axi_master_awid_),         //  output,    width = 4, agilex_hps_h2f_lw_axi_master.awid
		.agilex_hps_h2f_lw_axi_master_awaddr       (_connected_to_agilex_hps_h2f_lw_axi_master_awaddr_),       //  output,   width = 21,                             .awaddr
		.agilex_hps_h2f_lw_axi_master_awlen        (_connected_to_agilex_hps_h2f_lw_axi_master_awlen_),        //  output,    width = 8,                             .awlen
		.agilex_hps_h2f_lw_axi_master_awsize       (_connected_to_agilex_hps_h2f_lw_axi_master_awsize_),       //  output,    width = 3,                             .awsize
		.agilex_hps_h2f_lw_axi_master_awburst      (_connected_to_agilex_hps_h2f_lw_axi_master_awburst_),      //  output,    width = 2,                             .awburst
		.agilex_hps_h2f_lw_axi_master_awlock       (_connected_to_agilex_hps_h2f_lw_axi_master_awlock_),       //  output,    width = 1,                             .awlock
		.agilex_hps_h2f_lw_axi_master_awcache      (_connected_to_agilex_hps_h2f_lw_axi_master_awcache_),      //  output,    width = 4,                             .awcache
		.agilex_hps_h2f_lw_axi_master_awprot       (_connected_to_agilex_hps_h2f_lw_axi_master_awprot_),       //  output,    width = 3,                             .awprot
		.agilex_hps_h2f_lw_axi_master_awvalid      (_connected_to_agilex_hps_h2f_lw_axi_master_awvalid_),      //  output,    width = 1,                             .awvalid
		.agilex_hps_h2f_lw_axi_master_awready      (_connected_to_agilex_hps_h2f_lw_axi_master_awready_),      //   input,    width = 1,                             .awready
		.agilex_hps_h2f_lw_axi_master_wdata        (_connected_to_agilex_hps_h2f_lw_axi_master_wdata_),        //  output,   width = 32,                             .wdata
		.agilex_hps_h2f_lw_axi_master_wstrb        (_connected_to_agilex_hps_h2f_lw_axi_master_wstrb_),        //  output,    width = 4,                             .wstrb
		.agilex_hps_h2f_lw_axi_master_wlast        (_connected_to_agilex_hps_h2f_lw_axi_master_wlast_),        //  output,    width = 1,                             .wlast
		.agilex_hps_h2f_lw_axi_master_wvalid       (_connected_to_agilex_hps_h2f_lw_axi_master_wvalid_),       //  output,    width = 1,                             .wvalid
		.agilex_hps_h2f_lw_axi_master_wready       (_connected_to_agilex_hps_h2f_lw_axi_master_wready_),       //   input,    width = 1,                             .wready
		.agilex_hps_h2f_lw_axi_master_bid          (_connected_to_agilex_hps_h2f_lw_axi_master_bid_),          //   input,    width = 4,                             .bid
		.agilex_hps_h2f_lw_axi_master_bresp        (_connected_to_agilex_hps_h2f_lw_axi_master_bresp_),        //   input,    width = 2,                             .bresp
		.agilex_hps_h2f_lw_axi_master_bvalid       (_connected_to_agilex_hps_h2f_lw_axi_master_bvalid_),       //   input,    width = 1,                             .bvalid
		.agilex_hps_h2f_lw_axi_master_bready       (_connected_to_agilex_hps_h2f_lw_axi_master_bready_),       //  output,    width = 1,                             .bready
		.agilex_hps_h2f_lw_axi_master_arid         (_connected_to_agilex_hps_h2f_lw_axi_master_arid_),         //  output,    width = 4,                             .arid
		.agilex_hps_h2f_lw_axi_master_araddr       (_connected_to_agilex_hps_h2f_lw_axi_master_araddr_),       //  output,   width = 21,                             .araddr
		.agilex_hps_h2f_lw_axi_master_arlen        (_connected_to_agilex_hps_h2f_lw_axi_master_arlen_),        //  output,    width = 8,                             .arlen
		.agilex_hps_h2f_lw_axi_master_arsize       (_connected_to_agilex_hps_h2f_lw_axi_master_arsize_),       //  output,    width = 3,                             .arsize
		.agilex_hps_h2f_lw_axi_master_arburst      (_connected_to_agilex_hps_h2f_lw_axi_master_arburst_),      //  output,    width = 2,                             .arburst
		.agilex_hps_h2f_lw_axi_master_arlock       (_connected_to_agilex_hps_h2f_lw_axi_master_arlock_),       //  output,    width = 1,                             .arlock
		.agilex_hps_h2f_lw_axi_master_arcache      (_connected_to_agilex_hps_h2f_lw_axi_master_arcache_),      //  output,    width = 4,                             .arcache
		.agilex_hps_h2f_lw_axi_master_arprot       (_connected_to_agilex_hps_h2f_lw_axi_master_arprot_),       //  output,    width = 3,                             .arprot
		.agilex_hps_h2f_lw_axi_master_arvalid      (_connected_to_agilex_hps_h2f_lw_axi_master_arvalid_),      //  output,    width = 1,                             .arvalid
		.agilex_hps_h2f_lw_axi_master_arready      (_connected_to_agilex_hps_h2f_lw_axi_master_arready_),      //   input,    width = 1,                             .arready
		.agilex_hps_h2f_lw_axi_master_rid          (_connected_to_agilex_hps_h2f_lw_axi_master_rid_),          //   input,    width = 4,                             .rid
		.agilex_hps_h2f_lw_axi_master_rdata        (_connected_to_agilex_hps_h2f_lw_axi_master_rdata_),        //   input,   width = 32,                             .rdata
		.agilex_hps_h2f_lw_axi_master_rresp        (_connected_to_agilex_hps_h2f_lw_axi_master_rresp_),        //   input,    width = 2,                             .rresp
		.agilex_hps_h2f_lw_axi_master_rlast        (_connected_to_agilex_hps_h2f_lw_axi_master_rlast_),        //   input,    width = 1,                             .rlast
		.agilex_hps_h2f_lw_axi_master_rvalid       (_connected_to_agilex_hps_h2f_lw_axi_master_rvalid_),       //   input,    width = 1,                             .rvalid
		.agilex_hps_h2f_lw_axi_master_rready       (_connected_to_agilex_hps_h2f_lw_axi_master_rready_),       //  output,    width = 1,                             .rready
		.agilex_hps_f2h_axi_clock_clk              (_connected_to_agilex_hps_f2h_axi_clock_clk_),              //   input,    width = 1,     agilex_hps_f2h_axi_clock.clk
		.agilex_hps_f2h_axi_reset_reset_n          (_connected_to_agilex_hps_f2h_axi_reset_reset_n_),          //   input,    width = 1,     agilex_hps_f2h_axi_reset.reset_n
		.agilex_hps_f2h_irq0_irq                   (_connected_to_agilex_hps_f2h_irq0_irq_),                   //   input,   width = 32,          agilex_hps_f2h_irq0.irq
		.agilex_hps_f2h_irq1_irq                   (_connected_to_agilex_hps_f2h_irq1_irq_),                   //   input,   width = 32,          agilex_hps_f2h_irq1.irq
		.emif_hps_pll_ref_clk_clk                  (_connected_to_emif_hps_pll_ref_clk_clk_),                  //   input,    width = 1,         emif_hps_pll_ref_clk.clk
		.emif_hps_oct_oct_rzqin                    (_connected_to_emif_hps_oct_oct_rzqin_),                    //   input,    width = 1,                 emif_hps_oct.oct_rzqin
		.emif_hps_mem_mem_ck                       (_connected_to_emif_hps_mem_mem_ck_),                       //  output,    width = 1,                 emif_hps_mem.mem_ck
		.emif_hps_mem_mem_ck_n                     (_connected_to_emif_hps_mem_mem_ck_n_),                     //  output,    width = 1,                             .mem_ck_n
		.emif_hps_mem_mem_a                        (_connected_to_emif_hps_mem_mem_a_),                        //  output,   width = 17,                             .mem_a
		.emif_hps_mem_mem_act_n                    (_connected_to_emif_hps_mem_mem_act_n_),                    //  output,    width = 1,                             .mem_act_n
		.emif_hps_mem_mem_ba                       (_connected_to_emif_hps_mem_mem_ba_),                       //  output,    width = 2,                             .mem_ba
		.emif_hps_mem_mem_bg                       (_connected_to_emif_hps_mem_mem_bg_),                       //  output,    width = 1,                             .mem_bg
		.emif_hps_mem_mem_cke                      (_connected_to_emif_hps_mem_mem_cke_),                      //  output,    width = 1,                             .mem_cke
		.emif_hps_mem_mem_cs_n                     (_connected_to_emif_hps_mem_mem_cs_n_),                     //  output,    width = 2,                             .mem_cs_n
		.emif_hps_mem_mem_odt                      (_connected_to_emif_hps_mem_mem_odt_),                      //  output,    width = 1,                             .mem_odt
		.emif_hps_mem_mem_reset_n                  (_connected_to_emif_hps_mem_mem_reset_n_),                  //  output,    width = 1,                             .mem_reset_n
		.emif_hps_mem_mem_par                      (_connected_to_emif_hps_mem_mem_par_),                      //  output,    width = 1,                             .mem_par
		.emif_hps_mem_mem_alert_n                  (_connected_to_emif_hps_mem_mem_alert_n_),                  //   input,    width = 1,                             .mem_alert_n
		.emif_hps_mem_mem_dqs                      (_connected_to_emif_hps_mem_mem_dqs_),                      //   inout,    width = 9,                             .mem_dqs
		.emif_hps_mem_mem_dqs_n                    (_connected_to_emif_hps_mem_mem_dqs_n_),                    //   inout,    width = 9,                             .mem_dqs_n
		.emif_hps_mem_mem_dq                       (_connected_to_emif_hps_mem_mem_dq_),                       //   inout,   width = 72,                             .mem_dq
		.emif_hps_mem_mem_dbi_n                    (_connected_to_emif_hps_mem_mem_dbi_n_)                     //   inout,    width = 9,                             .mem_dbi_n
	);

