Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Sep 05 20:59:56 2016
| Host         : RDS1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FPU_Multiplication_Function_v2_control_sets_placed.rpt
| Design       : FPU_Multiplication_Function_v2
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               6 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             422 |          133 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+------------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal      |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+--------------------------+------------------------+------------------+----------------+
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_4[0]  | FS_Module/Q_reg[63][1] |                1 |              1 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_5[0]  | FS_Module/Q_reg[63][0] |                1 |              1 |
|  clk_IBUF_BUFG | FS_Module/E[0]           | FS_Module/Q_reg[63][0] |                1 |              2 |
|  clk_IBUF_BUFG | FS_Module/FS_Module/_n_0 | rst_IBUF               |                3 |              4 |
|  clk_IBUF_BUFG |                          | FS_Module/Q_reg[63][0] |                4 |              6 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_6[0]  | FS_Module/Q_reg[63][0] |                3 |             12 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_3[0]  | FS_Module/Q_reg[63][0] |               16 |             53 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_4[0]  | FS_Module/Q_reg[63][0] |               14 |             53 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_7[0]  | FS_Module/AR[0]        |               10 |             64 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_5[0]  | rst_IBUF               |               28 |            106 |
|  clk_IBUF_BUFG | FS_Module/E[0]           | FS_Module/Q_reg[63][1] |               56 |            126 |
+----------------+--------------------------+------------------------+------------------+----------------+


