<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Chon_Xung_Ngo_Ra.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Chon_Xung_Ngo_Ra.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Chon_Xung_Ngo_Ra.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Chon_Xung_Ngo_Ra.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Chon_Xung_Ngo_Ra.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Chon_Xung_Ngo_Ra.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Chon_Xung_Ngo_Ra.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Chon_Xung_Ngo_Ra.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Chon_Xung_Ngo_Ra.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Chon_Xung_Ngo_Ra_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Chon_Xung_Ngo_Ra_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Chon_Xung_Ngo_Ra_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ClockDivision.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ClockDivision.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ClockDivision.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ClockDivision.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ClockDivision.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ClockDivision.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ClockDivision.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ClockDivision.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ClockDivision_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux4_1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux4_1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Mux4_1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Testbench_Chon_Xung_Ngo_Ra_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Testbench_Chon_Xung_Ngo_Ra_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Testbench_Chon_Xung_Ngo_Ra_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Testbench_Chon_Xung_Ngo_Ra_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="clockDiv.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="clockDiv.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="clockDiv.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="clockDiv.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clockDiv.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="clockDiv.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="clockDiv.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="clockDiv.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="clockDiv_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clockDiv_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1758428342" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1758428342">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1758429373" xil_pn:in_ck="5074739450909059981" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1758429373">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Chon_Xung_Ngo_Ra.v"/>
      <outfile xil_pn:name="ClockDivision.v"/>
      <outfile xil_pn:name="Mux4_1.v"/>
      <outfile xil_pn:name="Testbench_Chon_Xung_Ngo_Ra.v"/>
      <outfile xil_pn:name="clockDiv.v"/>
    </transform>
    <transform xil_pn:end_ts="1758428363" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6822941932400703956" xil_pn:start_ts="1758428363">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1758428363" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5685568384130134250" xil_pn:start_ts="1758428363">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1758428363" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7573625155300757053" xil_pn:start_ts="1758428363">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1758429380" xil_pn:in_ck="5074739450909059981" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1758429380">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Chon_Xung_Ngo_Ra.v"/>
      <outfile xil_pn:name="ClockDivision.v"/>
      <outfile xil_pn:name="Mux4_1.v"/>
      <outfile xil_pn:name="Testbench_Chon_Xung_Ngo_Ra.v"/>
      <outfile xil_pn:name="clockDiv.v"/>
    </transform>
    <transform xil_pn:end_ts="1758429382" xil_pn:in_ck="5074739450909059981" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3624481285432038409" xil_pn:start_ts="1758429380">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Testbench_Chon_Xung_Ngo_Ra_beh.prj"/>
      <outfile xil_pn:name="Testbench_Chon_Xung_Ngo_Ra_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1758429382" xil_pn:in_ck="-5197414998496261716" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4365384331339233812" xil_pn:start_ts="1758429382">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Testbench_Chon_Xung_Ngo_Ra_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1758427973" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1758427973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1758427973" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1988183311736163383" xil_pn:start_ts="1758427973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1758427973" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7573625155300757053" xil_pn:start_ts="1758427973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1758427973" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1758427973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1758427973" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7726575873000723189" xil_pn:start_ts="1758427973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1758427973" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1758427973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1758427973" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1622317071745051321" xil_pn:start_ts="1758427973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1758427980" xil_pn:in_ck="-4872727673417439572" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="4200586992306261456" xil_pn:start_ts="1758427973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Chon_Xung_Ngo_Ra.lso"/>
      <outfile xil_pn:name="Chon_Xung_Ngo_Ra.ngc"/>
      <outfile xil_pn:name="Chon_Xung_Ngo_Ra.ngr"/>
      <outfile xil_pn:name="Chon_Xung_Ngo_Ra.prj"/>
      <outfile xil_pn:name="Chon_Xung_Ngo_Ra.stx"/>
      <outfile xil_pn:name="Chon_Xung_Ngo_Ra.syr"/>
      <outfile xil_pn:name="Chon_Xung_Ngo_Ra.xst"/>
      <outfile xil_pn:name="Chon_Xung_Ngo_Ra_xst.xrpt"/>
      <outfile xil_pn:name="ClockDivision.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="clockDiv.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
