{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1501485409555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1501485409556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 31 15:16:49 2017 " "Processing started: Mon Jul 31 15:16:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1501485409556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1501485409556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off chris_HPS -c chris_HPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off chris_HPS -c chris_HPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1501485409556 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1501485409766 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "hps_design.qsys " "Elaborating Qsys system entity \"hps_design.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501485416524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.15:16:59 Progress: Loading Qsys/hps_design.qsys " "2017.07.31.15:16:59 Progress: Loading Qsys/hps_design.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485419320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.15:16:59 Progress: Reading input file " "2017.07.31.15:16:59 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485419575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.15:16:59 Progress: Adding clk_0 \[clock_source 15.0\] " "2017.07.31.15:16:59 Progress: Adding clk_0 \[clock_source 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485419642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.15:17:00 Progress: Parameterizing module clk_0 " "2017.07.31.15:17:00 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485420183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.15:17:00 Progress: Adding pio_0 \[altera_avalon_pio 15.0\] " "2017.07.31.15:17:00 Progress: Adding pio_0 \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485420184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.15:17:00 Progress: Parameterizing module pio_0 " "2017.07.31.15:17:00 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485420273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.15:17:00 Progress: Adding pll_0 \[altera_pll 15.0\] " "2017.07.31.15:17:00 Progress: Adding pll_0 \[altera_pll 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485420274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.15:17:02 Progress: Parameterizing module pll_0 " "2017.07.31.15:17:02 Progress: Parameterizing module pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485422014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.15:17:02 Progress: Adding smp_hps \[altera_hps 15.0\] " "2017.07.31.15:17:02 Progress: Adding smp_hps \[altera_hps 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485422030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.15:17:02 Progress: Parameterizing module smp_hps " "2017.07.31.15:17:02 Progress: Parameterizing module smp_hps" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485422966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.15:17:02 Progress: Building connections " "2017.07.31.15:17:02 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485422972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.15:17:02 Progress: Parameterizing connections " "2017.07.31.15:17:02 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485422997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.15:17:02 Progress: Validating " "2017.07.31.15:17:02 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485422999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.15:17:11 Progress: Done reading input file " "2017.07.31.15:17:11 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485431573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_design.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz " "Hps_design.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485432915 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_design.pll_0: Able to implement PLL - Actual settings differ from Requested settings " "Hps_design.pll_0: Able to implement PLL - Actual settings differ from Requested settings" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1501485432916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_design.smp_hps: HPS Main PLL counter settings: n = 0  m = 73 " "Hps_design.smp_hps: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485432916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_design.smp_hps: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_design.smp_hps: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485432916 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_design.smp_hps: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Hps_design.smp_hps: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1501485432916 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_design.smp_hps: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Hps_design.smp_hps: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1501485432916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_design: Generating hps_design \"hps_design\" for QUARTUS_SYNTH " "Hps_design: Generating hps_design \"hps_design\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485442209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master smp_hps.h2f_lw_axi_master and slave pio_0.s1 because the master is of type axi and the slave is of type avalon. " "Interconnect is inserted between master smp_hps.h2f_lw_axi_master and slave pio_0.s1 because the master is of type axi and the slave is of type avalon." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485444350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'hps_design_pio_0' " "Pio_0: Starting RTL generation for module 'hps_design_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485447324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec /home/chris/altera/15.0/quartus/linux64/perl/bin/perl -I /home/chris/altera/15.0/quartus/linux64/perl/lib -I /home/chris/altera/15.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/15.0/quartus/sopc_builder/bin -I /home/chris/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/chris/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_design_pio_0 --dir=/tmp/alt7378_2886429682366859380.dir/0001_pio_0_gen/ --quartus_dir=/home/chris/altera/15.0/quartus --verilog --config=/tmp/alt7378_2886429682366859380.dir/0001_pio_0_gen//hps_design_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec /home/chris/altera/15.0/quartus/linux64/perl/bin/perl -I /home/chris/altera/15.0/quartus/linux64/perl/lib -I /home/chris/altera/15.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/15.0/quartus/sopc_builder/bin -I /home/chris/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/chris/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_design_pio_0 --dir=/tmp/alt7378_2886429682366859380.dir/0001_pio_0_gen/ --quartus_dir=/home/chris/altera/15.0/quartus --verilog --config=/tmp/alt7378_2886429682366859380.dir/0001_pio_0_gen//hps_design_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485447324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'hps_design_pio_0' " "Pio_0: Done RTL generation for module 'hps_design_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485447400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"hps_design\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"hps_design\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485447402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll_0: \"hps_design\" instantiated altera_pll \"pll_0\" " "Pll_0: \"hps_design\" instantiated altera_pll \"pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485447423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Smp_hps: \"Running  for module: smp_hps\" " "Smp_hps: \"Running  for module: smp_hps\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485447425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Smp_hps: HPS Main PLL counter settings: n = 0  m = 73 " "Smp_hps: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485447892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Smp_hps: HPS peripherial PLL counter settings: n = 0  m = 39 " "Smp_hps: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485448227 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Smp_hps: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Smp_hps: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1501485448229 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Smp_hps: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Smp_hps: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1501485448229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Smp_hps: \"hps_design\" instantiated altera_hps \"smp_hps\" " "Smp_hps: \"hps_design\" instantiated altera_hps \"smp_hps\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485448807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485448919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"hps_design\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"hps_design\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485449009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"hps_design\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"hps_design\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485449010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"smp_hps\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"smp_hps\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485449032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"smp_hps\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"smp_hps\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485449095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"pio_0_s1_translator\" " "Pio_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"pio_0_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485449096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Smp_hps_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"smp_hps_h2f_lw_axi_master_agent\" " "Smp_hps_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"smp_hps_h2f_lw_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485449097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"pio_0_s1_agent\" " "Pio_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"pio_0_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485449097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"pio_0_s1_agent_rsp_fifo\" " "Pio_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"pio_0_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485449099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485449105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485449112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"pio_0_s1_burst_adapter\" " "Pio_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"pio_0_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485449114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485449115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485449158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485449242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485449267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485449300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485449301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485449319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485471163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485471166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_design: Done \"hps_design\" with 22 modules, 79 files " "Hps_design: Done \"hps_design\" with 22 modules, 79 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1501485471166 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "hps_design.qsys " "Finished elaborating Qsys system entity \"hps_design.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501485472790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/chris_HPS.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/chris_HPS.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 chris_HPS " "Found entity 1: chris_HPS" {  } { { "Qsys/chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/Qsys/chris_HPS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/hps_design.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/hps_design.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design " "Found entity 1: hps_design" {  } { { "db/ip/hps_design/hps_design.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/hps_design.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/hps_design/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/hps_design/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/hps_design/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/hps_design/submodules/altera_default_burst_converter.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/hps_design/submodules/altera_incr_burst_converter.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/hps_design/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/hps_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/hps_design/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/hps_design/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/hps_design/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/hps_design/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/hps_design/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475726 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/hps_design/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/hps_design/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/hps_design/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475731 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475731 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475731 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475731 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/hps_design/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1501485475734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/hps_design/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/hps_design/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/hps_design/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/hps_design/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/hps_design/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/hps_design/submodules/altera_reset_controller.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/hps_design/submodules/altera_reset_synchronizer.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475739 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/hps_design/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1501485475740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/hps_design/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_mm_interconnect_0 " "Found entity 1: hps_design_mm_interconnect_0" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_mm_interconnect_0_avalon_st_adapter " "Found entity 1: hps_design_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_mm_interconnect_0_cmd_demux " "Found entity 1: hps_design_mm_interconnect_0_cmd_demux" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_mm_interconnect_0_cmd_mux " "Found entity 1: hps_design_mm_interconnect_0_cmd_mux" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475744 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hps_design_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at hps_design_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1501485475744 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hps_design_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at hps_design_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1501485475744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_mm_interconnect_0_router_default_decode " "Found entity 1: hps_design_mm_interconnect_0_router_default_decode" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475745 ""} { "Info" "ISGN_ENTITY_NAME" "2 hps_design_mm_interconnect_0_router " "Found entity 2: hps_design_mm_interconnect_0_router" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hps_design_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at hps_design_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router_002.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1501485475745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hps_design_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at hps_design_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router_002.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1501485475745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_mm_interconnect_0_router_002_default_decode " "Found entity 1: hps_design_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router_002.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475746 ""} { "Info" "ISGN_ENTITY_NAME" "2 hps_design_mm_interconnect_0_router_002 " "Found entity 2: hps_design_mm_interconnect_0_router_002" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router_002.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_mm_interconnect_0_rsp_demux " "Found entity 1: hps_design_mm_interconnect_0_rsp_demux" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_mm_interconnect_0_rsp_mux " "Found entity 1: hps_design_mm_interconnect_0_rsp_mux" {  } { { "db/ip/hps_design/submodules/hps_design_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_pio_0 " "Found entity 1: hps_design_pio_0" {  } { { "db/ip/hps_design/submodules/hps_design_pio_0.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_pll_0 " "Found entity 1: hps_design_pll_0" {  } { { "db/ip/hps_design/submodules/hps_design_pll_0.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_smp_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_smp_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_smp_hps " "Found entity 1: hps_design_smp_hps" {  } { { "db/ip/hps_design/submodules/hps_design_smp_hps.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_smp_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_smp_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_smp_hps_fpga_interfaces " "Found entity 1: hps_design_smp_hps_fpga_interfaces" {  } { { "db/ip/hps_design/submodules/hps_design_smp_hps_fpga_interfaces.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_smp_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_smp_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_smp_hps_hps_io " "Found entity 1: hps_design_smp_hps_hps_io" {  } { { "db/ip/hps_design/submodules/hps_design_smp_hps_hps_io.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_design_smp_hps_hps_io_border " "Found entity 1: hps_design_smp_hps_hps_io_border" {  } { { "db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_design_smp_hps_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/hps_design/submodules/hps_sdram.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_reset.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/hps_design/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_design/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_design/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/hps_design/submodules/hps_sdram_pll.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1501485475791 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/hps_design/submodules/hps_sdram_pll.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501485475791 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top.v 1 1 " "Using design file top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/chris/FPGA/HPS/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1501485475874 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1501485475874 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1501485475876 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1501485476196 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo " "Ignored assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476301 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_avalon_sc_fifo -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_avalon_sc_fifo -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476301 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476301 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501485476301 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_axi_master_ni " "Ignored assignments for entity \"altera_merlin_axi_master_ni\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_axi_master_ni -entity altera_merlin_axi_master_ni -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_axi_master_ni -entity altera_merlin_axi_master_ni -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476301 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_axi_master_ni -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_axi_master_ni -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476301 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_axi_master_ni -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_axi_master_ni -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476301 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501485476301 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_burst_adapter " "Ignored assignments for entity \"altera_merlin_burst_adapter\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_burst_adapter -entity altera_merlin_burst_adapter -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_burst_adapter -entity altera_merlin_burst_adapter -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476301 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_burst_adapter -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_burst_adapter -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476301 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_burst_adapter -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_burst_adapter -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476301 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501485476301 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent " "Ignored assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_slave_agent -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_slave_agent -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476302 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501485476302 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator " "Ignored assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_slave_translator -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_slave_translator -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476302 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501485476302 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller " "Ignored assignments for entity \"altera_reset_controller\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_reset_controller -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_reset_controller -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476302 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501485476302 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_design " "Ignored assignments for entity \"hps_design\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone V\\\}\" -entity hps_design -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone V\\\}\" -entity hps_design -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone V\" -entity hps_design -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone V\" -entity hps_design -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_QSYS_MODE SYSTEM -entity hps_design -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_QSYS_MODE SYSTEM -entity hps_design -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity hps_design -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity hps_design -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name SLD_INFO \"QSYS_NAME hps_design HAS_SOPCINFO 1 GENERATION_ID 1501485432\" -entity hps_design -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name SLD_INFO \"QSYS_NAME hps_design HAS_SOPCINFO 1 GENERATION_ID 1501485432\" -entity hps_design -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476302 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501485476302 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_design_mm_interconnect_0 " "Ignored assignments for entity \"hps_design_mm_interconnect_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity hps_design_mm_interconnect_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity hps_design_mm_interconnect_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476302 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501485476302 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_design_mm_interconnect_0_avalon_st_adapter " "Ignored assignments for entity \"hps_design_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity hps_design_mm_interconnect_0_avalon_st_adapter -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity hps_design_mm_interconnect_0_avalon_st_adapter -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476303 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_avalon_st_adapter -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_avalon_st_adapter -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476303 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_avalon_st_adapter -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_avalon_st_adapter -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476303 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501485476303 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Ignored assignments for entity \"hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME error_adapter -entity hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME error_adapter -entity hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476303 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476303 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476303 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501485476303 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_design_mm_interconnect_0_cmd_demux " "Ignored assignments for entity \"hps_design_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity hps_design_mm_interconnect_0_cmd_demux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity hps_design_mm_interconnect_0_cmd_demux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476303 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_cmd_demux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_cmd_demux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476303 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_cmd_demux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_cmd_demux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476303 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501485476303 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_design_mm_interconnect_0_cmd_mux " "Ignored assignments for entity \"hps_design_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity hps_design_mm_interconnect_0_cmd_mux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity hps_design_mm_interconnect_0_cmd_mux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476303 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_cmd_mux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_cmd_mux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476303 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_cmd_mux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_cmd_mux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476303 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501485476303 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_design_mm_interconnect_0_router " "Ignored assignments for entity \"hps_design_mm_interconnect_0_router\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity hps_design_mm_interconnect_0_router -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity hps_design_mm_interconnect_0_router -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476303 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_router -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_router -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476303 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_router -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_router -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476303 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501485476303 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_design_mm_interconnect_0_router_002 " "Ignored assignments for entity \"hps_design_mm_interconnect_0_router_002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity hps_design_mm_interconnect_0_router_002 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity hps_design_mm_interconnect_0_router_002 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476303 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_router_002 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_router_002 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476303 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_router_002 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_router_002 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476303 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501485476303 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_design_mm_interconnect_0_rsp_demux " "Ignored assignments for entity \"hps_design_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity hps_design_mm_interconnect_0_rsp_demux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity hps_design_mm_interconnect_0_rsp_demux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_rsp_demux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_rsp_demux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_rsp_demux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_rsp_demux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476304 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501485476304 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_design_mm_interconnect_0_rsp_mux " "Ignored assignments for entity \"hps_design_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity hps_design_mm_interconnect_0_rsp_mux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity hps_design_mm_interconnect_0_rsp_mux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_rsp_mux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_mm_interconnect_0_rsp_mux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_rsp_mux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_mm_interconnect_0_rsp_mux -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476304 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501485476304 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_design_pio_0 " "Ignored assignments for entity \"hps_design_pio_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity hps_design_pio_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity hps_design_pio_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_pio_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_pio_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_pio_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_pio_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476304 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501485476304 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_design_pll_0 " "Ignored assignments for entity \"hps_design_pll_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity hps_design_pll_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity hps_design_pll_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_pll_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_pll_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_pll_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_pll_0 -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476304 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501485476304 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_design_smp_hps " "Ignored assignments for entity \"hps_design_smp_hps\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_hps -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_hps -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P30B0T -to hps_io\|border\|hps_io_gpio_inst_GPIO09\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P30B0T -to hps_io\|border\|hps_io_gpio_inst_GPIO09\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P24B0T -to hps_io\|border\|hps_io_gpio_inst_GPIO35\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P24B0T -to hps_io\|border\|hps_io_gpio_inst_GPIO35\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P26A0T -to hps_io\|border\|hps_io_gpio_inst_GPIO40\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P26A0T -to hps_io\|border\|hps_io_gpio_inst_GPIO40\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P14A0T -to hps_io\|border\|hps_io_gpio_inst_GPIO48\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P14A0T -to hps_io\|border\|hps_io_gpio_inst_GPIO48\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P15B0T -to hps_io\|border\|hps_io_gpio_inst_GPIO53\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P15B0T -to hps_io\|border\|hps_io_gpio_inst_GPIO53\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P15A1T -to hps_io\|border\|hps_io_gpio_inst_GPIO54\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P15A1T -to hps_io\|border\|hps_io_gpio_inst_GPIO54\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment PIN_P17B0T -to hps_io\|border\|hps_io_gpio_inst_GPIO61\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment PIN_P17B0T -to hps_io\|border\|hps_io_gpio_inst_GPIO61\[0\] -entity hps_design_smp_hps -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476304 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501485476304 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_design_smp_hps_fpga_interfaces " "Ignored assignments for entity \"hps_design_smp_hps_fpga_interfaces\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEBOOTFROMFPGA_X52_Y74_N111 -to boot_from_fpga -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEBOOTFROMFPGA_X52_Y74_N111 -to boot_from_fpga -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACECLOCKSRESETS_X52_Y78_N111 -to clocks_resets -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACECLOCKSRESETS_X52_Y78_N111 -to clocks_resets -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEDBGAPB_X52_Y80_N111 -to debug_apb -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEDBGAPB_X52_Y80_N111 -to debug_apb -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEFPGA2SDRAM_X52_Y53_N111 -to f2sdram -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEFPGA2SDRAM_X52_Y53_N111 -to f2sdram -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEFPGA2HPS_X52_Y45_N111 -to fpga2hps -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEFPGA2HPS_X52_Y45_N111 -to fpga2hps -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEHPS2FPGA_X52_Y47_N111 -to hps2fpga -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEHPS2FPGA_X52_Y47_N111 -to hps2fpga -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 -to hps2fpga_light_weight -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 -to hps2fpga_light_weight -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSINTERFACETPIUTRACE_X52_Y39_N111 -to tpiu -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment HPSINTERFACETPIUTRACE_X52_Y39_N111 -to tpiu -entity hps_design_smp_hps_fpga_interfaces -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476305 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501485476305 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_design_smp_hps_hps_io " "Ignored assignments for entity \"hps_design_smp_hps_hps_io\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_hps_io -entity hps_design_smp_hps_hps_io -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_hps_io -entity hps_design_smp_hps_hps_io -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_smp_hps_hps_io -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity hps_design_smp_hps_hps_io -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_smp_hps_hps_io -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity hps_design_smp_hps_hps_io -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476305 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501485476305 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_design_smp_hps_hps_io_border " "Ignored assignments for entity \"hps_design_smp_hps_hps_io_border\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_PARTITION ON -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name HPS_PARTITION ON -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/tclrpt.pre.h -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/tclrpt.pre.h -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/sequencer_defines.pre.h -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/sequencer_defines.pre.h -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/sequencer.pre.c -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/sequencer.pre.c -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/sequencer_auto.pre.h -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/sequencer_auto.pre.h -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/sequencer_auto_inst_init.pre.c -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/sequencer_auto_inst_init.pre.c -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/tclrpt.pre.c -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/tclrpt.pre.c -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/emif.pre.xml -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/emif.pre.xml -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/alt_types.pre.h -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/alt_types.pre.h -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/sequencer_auto_ac_init.pre.c -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/sequencer_auto_ac_init.pre.c -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/system.pre.h -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/system.pre.h -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/sdram_io.pre.h -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/sdram_io.pre.h -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/sequencer.pre.h -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/sequencer/sequencer.pre.h -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps.pre.xml -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design " "Assignment for entity set_global_assignment -name HPS_ISW_FILE /home/chris/FPGA/HPS/db/ip/hps_design/submodules/hps.pre.xml -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip -library hps_design was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_hps_location_assignment HPSPERIPHERALGPIO_X87_Y74_N111 -to gpio_inst -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip " "Assignment for entity set_hps_location_assignment HPSPERIPHERALGPIO_X87_Y74_N111 -to gpio_inst -entity hps_design_smp_hps_hps_io_border -qip /home/chris/FPGA/HPS/db/ip/hps_design/hps_design.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1501485476305 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1501485476305 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/chris/FPGA/HPS/output_files/chris_HPS.map.smsg " "Generated suppressed messages file /home/chris/FPGA/HPS/output_files/chris_HPS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1501485476325 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1501485476420 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1501485476420 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1501485476448 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1501485476448 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1501485476448 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1501485476448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 123 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 123 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1119 " "Peak virtual memory: 1119 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1501485476459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 31 15:17:56 2017 " "Processing ended: Mon Jul 31 15:17:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1501485476459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1501485476459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:37 " "Total CPU time (on all processors): 00:02:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1501485476459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1501485476459 ""}
