// Seed: 3449685069
module module_0;
  uwire id_1;
  wire  id_2;
  assign id_1 = 1 ? 1 : 1;
  assign module_2.id_5 = 0;
  assign id_1 = id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input  wor   id_1,
    input  wor   id_2
);
  id_4 :
  assert property (@(posedge 1) id_2 + 1)
  else $display(1);
  module_0 modCall_1 ();
  assign modCall_1.type_4 = 0;
  wire id_5;
endmodule
module module_2 (
    output supply0 id_0,
    input wor id_1,
    input uwire id_2,
    input supply0 id_3,
    input wand id_4
    , id_7,
    output supply1 id_5
);
  supply1 id_8 = 1'b0;
  module_0 modCall_1 ();
endmodule
