Loading plugins phase: Elapsed time ==> 0s.125ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Gemma\Desktop\PSoC\Project-DAQ_for_RaspberryPi\Project-DAQ_for_RaspberryPi.cydsn\Project-DAQ_for_RaspberryPi.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Gemma\Desktop\PSoC\Project-DAQ_for_RaspberryPi\Project-DAQ_for_RaspberryPi.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.789ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.032ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Project-DAQ_for_RaspberryPi.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Gemma\Desktop\PSoC\Project-DAQ_for_RaspberryPi\Project-DAQ_for_RaspberryPi.cydsn\Project-DAQ_for_RaspberryPi.cyprj -dcpsoc3 Project-DAQ_for_RaspberryPi.v -verilog
======================================================================

======================================================================
Compiling:  Project-DAQ_for_RaspberryPi.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Gemma\Desktop\PSoC\Project-DAQ_for_RaspberryPi\Project-DAQ_for_RaspberryPi.cydsn\Project-DAQ_for_RaspberryPi.cyprj -dcpsoc3 Project-DAQ_for_RaspberryPi.v -verilog
======================================================================

======================================================================
Compiling:  Project-DAQ_for_RaspberryPi.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Gemma\Desktop\PSoC\Project-DAQ_for_RaspberryPi\Project-DAQ_for_RaspberryPi.cydsn\Project-DAQ_for_RaspberryPi.cyprj -dcpsoc3 -verilog Project-DAQ_for_RaspberryPi.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Apr 20 09:49:34 2024


======================================================================
Compiling:  Project-DAQ_for_RaspberryPi.v
Program  :   vpp
Options  :    -yv2 -q10 Project-DAQ_for_RaspberryPi.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Apr 20 09:49:34 2024

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Project-DAQ_for_RaspberryPi.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 836, col 120):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 915, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Project-DAQ_for_RaspberryPi.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Gemma\Desktop\PSoC\Project-DAQ_for_RaspberryPi\Project-DAQ_for_RaspberryPi.cydsn\Project-DAQ_for_RaspberryPi.cyprj -dcpsoc3 -verilog Project-DAQ_for_RaspberryPi.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Apr 20 09:49:34 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Gemma\Desktop\PSoC\Project-DAQ_for_RaspberryPi\Project-DAQ_for_RaspberryPi.cydsn\codegentemp\Project-DAQ_for_RaspberryPi.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Users\Gemma\Desktop\PSoC\Project-DAQ_for_RaspberryPi\Project-DAQ_for_RaspberryPi.cydsn\codegentemp\Project-DAQ_for_RaspberryPi.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Project-DAQ_for_RaspberryPi.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Gemma\Desktop\PSoC\Project-DAQ_for_RaspberryPi\Project-DAQ_for_RaspberryPi.cydsn\Project-DAQ_for_RaspberryPi.cyprj -dcpsoc3 -verilog Project-DAQ_for_RaspberryPi.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Apr 20 09:49:35 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Gemma\Desktop\PSoC\Project-DAQ_for_RaspberryPi\Project-DAQ_for_RaspberryPi.cydsn\codegentemp\Project-DAQ_for_RaspberryPi.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Users\Gemma\Desktop\PSoC\Project-DAQ_for_RaspberryPi\Project-DAQ_for_RaspberryPi.cydsn\codegentemp\Project-DAQ_for_RaspberryPi.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC_DelSig:Net_268\
	\ADC_DelSig:Net_270\
	\DEBUG_UART:BUART:reset_sr\
	Net_98
	Net_99
	\DEBUG_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\DEBUG_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\DEBUG_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\DEBUG_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_94
	\DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\DEBUG_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\DEBUG_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\DEBUG_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\DEBUG_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\DEBUG_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\DEBUG_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\DEBUG_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\DEBUG_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\DEBUG_UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\DEBUG_UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\DEBUG_UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\DEBUG_UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\DEBUG_UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\DEBUG_UART:BUART:sRX:MODULE_5:lt\
	\DEBUG_UART:BUART:sRX:MODULE_5:eq\
	\DEBUG_UART:BUART:sRX:MODULE_5:gt\
	\DEBUG_UART:BUART:sRX:MODULE_5:gte\
	\DEBUG_UART:BUART:sRX:MODULE_5:lte\
	\I2C:bI2C_UDB:ctrl_start_gen\
	\I2C:bI2C_UDB:ctrl_stop_gen\
	\I2C:bI2C_UDB:ctrl_restart_gen\
	Net_84
	\I2C:Net_973\
	Net_85
	\I2C:Net_974\
	\I2C:timeout_clk\
	Net_90
	\I2C:Net_975\
	Net_88
	Net_89


Deleted 41 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ADC_DelSig:Net_482\ to zero
Aliasing \ADC_DelSig:Net_252\ to zero
Aliasing tmpOE__Potentiometer_Pin23_net_0 to \ADC_DelSig:soc\
Aliasing one to \ADC_DelSig:soc\
Aliasing tmpOE__LM35_Pin24_net_0 to \ADC_DelSig:soc\
Aliasing tmpOE__Pin25_net_0 to \ADC_DelSig:soc\
Aliasing tmpOE__Pin26_net_0 to \ADC_DelSig:soc\
Aliasing tmpOE__Tx_net_0 to \ADC_DelSig:soc\
Aliasing tmpOE__Rx_net_0 to \ADC_DelSig:soc\
Aliasing \DEBUG_UART:BUART:tx_hd_send_break\ to zero
Aliasing \DEBUG_UART:BUART:HalfDuplexSend\ to zero
Aliasing \DEBUG_UART:BUART:FinalParityType_1\ to zero
Aliasing \DEBUG_UART:BUART:FinalParityType_0\ to zero
Aliasing \DEBUG_UART:BUART:FinalAddrMode_2\ to zero
Aliasing \DEBUG_UART:BUART:FinalAddrMode_1\ to zero
Aliasing \DEBUG_UART:BUART:FinalAddrMode_0\ to zero
Aliasing \DEBUG_UART:BUART:tx_ctrl_mark\ to zero
Aliasing \DEBUG_UART:BUART:tx_status_6\ to zero
Aliasing \DEBUG_UART:BUART:tx_status_5\ to zero
Aliasing \DEBUG_UART:BUART:tx_status_4\ to zero
Aliasing \DEBUG_UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \DEBUG_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \ADC_DelSig:soc\
Aliasing \DEBUG_UART:BUART:sRX:s23Poll:MODIN2_1\ to \DEBUG_UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \DEBUG_UART:BUART:sRX:s23Poll:MODIN2_0\ to \DEBUG_UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \DEBUG_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \DEBUG_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to \ADC_DelSig:soc\
Aliasing \DEBUG_UART:BUART:sRX:s23Poll:MODIN3_1\ to \DEBUG_UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \DEBUG_UART:BUART:sRX:s23Poll:MODIN3_0\ to \DEBUG_UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \DEBUG_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to \ADC_DelSig:soc\
Aliasing \DEBUG_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \DEBUG_UART:BUART:rx_status_1\ to zero
Aliasing \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to \ADC_DelSig:soc\
Aliasing \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to \ADC_DelSig:soc\
Aliasing \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \DEBUG_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to \ADC_DelSig:soc\
Aliasing tmpOE__SDA_net_0 to \ADC_DelSig:soc\
Aliasing tmpOE__SCL_net_0 to \ADC_DelSig:soc\
Aliasing tmpOE__RST_net_0 to \ADC_DelSig:soc\
Aliasing \I2C:bI2C_UDB:status_6\ to zero
Aliasing \I2C:bI2C_UDB:status_4\ to zero
Aliasing \I2C:bI2C_UDB:status_2\ to zero
Aliasing \I2C:bI2C_UDB:cs_addr_shifter_2\ to zero
Aliasing \I2C:Net_969\ to \ADC_DelSig:soc\
Aliasing \I2C:Net_968\ to \ADC_DelSig:soc\
Aliasing \DEBUG_UART:BUART:reset_reg\\D\ to zero
Aliasing \DEBUG_UART:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire \ADC_DelSig:Net_488\[13] = Net_14[49]
Removing Lhs of wire \ADC_DelSig:Net_481\[16] = zero[10]
Removing Lhs of wire \ADC_DelSig:Net_482\[17] = zero[10]
Removing Lhs of wire \ADC_DelSig:Net_252\[50] = zero[10]
Removing Rhs of wire tmpOE__Potentiometer_Pin23_net_0[61] = \ADC_DelSig:soc\[52]
Removing Lhs of wire one[65] = tmpOE__Potentiometer_Pin23_net_0[61]
Removing Lhs of wire tmpOE__LM35_Pin24_net_0[68] = tmpOE__Potentiometer_Pin23_net_0[61]
Removing Lhs of wire tmpOE__Pin25_net_0[74] = tmpOE__Potentiometer_Pin23_net_0[61]
Removing Lhs of wire tmpOE__Pin26_net_0[80] = tmpOE__Potentiometer_Pin23_net_0[61]
Removing Lhs of wire tmpOE__Tx_net_0[88] = tmpOE__Potentiometer_Pin23_net_0[61]
Removing Lhs of wire tmpOE__Rx_net_0[95] = tmpOE__Potentiometer_Pin23_net_0[61]
Removing Lhs of wire \DEBUG_UART:Net_61\[102] = \DEBUG_UART:Net_9\[101]
Removing Lhs of wire \DEBUG_UART:BUART:tx_hd_send_break\[106] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:HalfDuplexSend\[107] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:FinalParityType_1\[108] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:FinalParityType_0\[109] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:FinalAddrMode_2\[110] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:FinalAddrMode_1\[111] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:FinalAddrMode_0\[112] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:tx_ctrl_mark\[113] = zero[10]
Removing Rhs of wire \DEBUG_UART:BUART:tx_bitclk_enable_pre\[124] = \DEBUG_UART:BUART:tx_bitclk_dp\[160]
Removing Lhs of wire \DEBUG_UART:BUART:tx_counter_tc\[170] = \DEBUG_UART:BUART:tx_counter_dp\[161]
Removing Lhs of wire \DEBUG_UART:BUART:tx_status_6\[171] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:tx_status_5\[172] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:tx_status_4\[173] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:tx_status_1\[175] = \DEBUG_UART:BUART:tx_fifo_empty\[138]
Removing Lhs of wire \DEBUG_UART:BUART:tx_status_3\[177] = \DEBUG_UART:BUART:tx_fifo_notfull\[137]
Removing Lhs of wire \DEBUG_UART:BUART:rx_count7_bit8_wire\[237] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[244] = \DEBUG_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[255]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[246] = \DEBUG_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[256]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[247] = \DEBUG_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[272]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[248] = \DEBUG_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[286]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[249] = \DEBUG_UART:BUART:sRX:s23Poll:MODIN1_1\[250]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:s23Poll:MODIN1_1\[250] = \DEBUG_UART:BUART:pollcount_1\[243]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[251] = \DEBUG_UART:BUART:sRX:s23Poll:MODIN1_0\[252]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:s23Poll:MODIN1_0\[252] = \DEBUG_UART:BUART:pollcount_0\[245]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[258] = tmpOE__Potentiometer_Pin23_net_0[61]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[259] = tmpOE__Potentiometer_Pin23_net_0[61]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[260] = \DEBUG_UART:BUART:pollcount_1\[243]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:s23Poll:MODIN2_1\[261] = \DEBUG_UART:BUART:pollcount_1\[243]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[262] = \DEBUG_UART:BUART:pollcount_0\[245]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:s23Poll:MODIN2_0\[263] = \DEBUG_UART:BUART:pollcount_0\[245]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[264] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[265] = tmpOE__Potentiometer_Pin23_net_0[61]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[266] = \DEBUG_UART:BUART:pollcount_1\[243]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[267] = \DEBUG_UART:BUART:pollcount_0\[245]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[268] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[269] = tmpOE__Potentiometer_Pin23_net_0[61]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[274] = \DEBUG_UART:BUART:pollcount_1\[243]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:s23Poll:MODIN3_1\[275] = \DEBUG_UART:BUART:pollcount_1\[243]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[276] = \DEBUG_UART:BUART:pollcount_0\[245]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:s23Poll:MODIN3_0\[277] = \DEBUG_UART:BUART:pollcount_0\[245]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[278] = tmpOE__Potentiometer_Pin23_net_0[61]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[279] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[280] = \DEBUG_UART:BUART:pollcount_1\[243]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[281] = \DEBUG_UART:BUART:pollcount_0\[245]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[282] = tmpOE__Potentiometer_Pin23_net_0[61]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[283] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:rx_status_1\[290] = zero[10]
Removing Rhs of wire \DEBUG_UART:BUART:rx_status_2\[291] = \DEBUG_UART:BUART:rx_parity_error_status\[292]
Removing Rhs of wire \DEBUG_UART:BUART:rx_status_3\[293] = \DEBUG_UART:BUART:rx_stop_bit_error\[294]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[304] = \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[353]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[308] = \DEBUG_UART:BUART:sRX:MODULE_5:g1:a0:xneq\[375]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[309] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[310] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[311] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[312] = \DEBUG_UART:BUART:sRX:MODIN4_6\[313]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODIN4_6\[313] = \DEBUG_UART:BUART:rx_count_6\[232]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[314] = \DEBUG_UART:BUART:sRX:MODIN4_5\[315]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODIN4_5\[315] = \DEBUG_UART:BUART:rx_count_5\[233]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[316] = \DEBUG_UART:BUART:sRX:MODIN4_4\[317]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODIN4_4\[317] = \DEBUG_UART:BUART:rx_count_4\[234]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[318] = \DEBUG_UART:BUART:sRX:MODIN4_3\[319]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODIN4_3\[319] = \DEBUG_UART:BUART:rx_count_3\[235]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[320] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[321] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[322] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[323] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[324] = tmpOE__Potentiometer_Pin23_net_0[61]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[325] = tmpOE__Potentiometer_Pin23_net_0[61]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[326] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[327] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[328] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[329] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[330] = \DEBUG_UART:BUART:rx_count_6\[232]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[331] = \DEBUG_UART:BUART:rx_count_5\[233]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[332] = \DEBUG_UART:BUART:rx_count_4\[234]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[333] = \DEBUG_UART:BUART:rx_count_3\[235]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[334] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[335] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[336] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[337] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[338] = tmpOE__Potentiometer_Pin23_net_0[61]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[339] = tmpOE__Potentiometer_Pin23_net_0[61]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[340] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[355] = \DEBUG_UART:BUART:rx_postpoll\[191]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[356] = \DEBUG_UART:BUART:rx_parity_bit\[307]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[357] = \DEBUG_UART:BUART:rx_postpoll\[191]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[358] = \DEBUG_UART:BUART:rx_parity_bit\[307]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[359] = \DEBUG_UART:BUART:rx_postpoll\[191]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[360] = \DEBUG_UART:BUART:rx_parity_bit\[307]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[362] = tmpOE__Potentiometer_Pin23_net_0[61]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[363] = \DEBUG_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[361]
Removing Lhs of wire \DEBUG_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[364] = \DEBUG_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[361]
Removing Lhs of wire tmpOE__SDA_net_0[386] = tmpOE__Potentiometer_Pin23_net_0[61]
Removing Lhs of wire tmpOE__SCL_net_0[392] = tmpOE__Potentiometer_Pin23_net_0[61]
Removing Lhs of wire tmpOE__RST_net_0[400] = tmpOE__Potentiometer_Pin23_net_0[61]
Removing Rhs of wire \I2C:sda_x_wire\[405] = \I2C:Net_643_4\[406]
Removing Rhs of wire \I2C:sda_x_wire\[405] = \I2C:bI2C_UDB:s_sda_out_reg\[511]
Removing Rhs of wire \I2C:Net_697\[408] = \I2C:Net_643_5\[409]
Removing Rhs of wire \I2C:Net_697\[408] = \I2C:bI2C_UDB:sts_irq\[430]
Removing Lhs of wire \I2C:udb_clk\[411] = Net_40[398]
Removing Lhs of wire \I2C:bI2C_UDB:status_6\[423] = zero[10]
Removing Rhs of wire \I2C:bI2C_UDB:status_5\[424] = \I2C:bI2C_UDB:stop_detect\[486]
Removing Lhs of wire \I2C:bI2C_UDB:status_4\[425] = zero[10]
Removing Rhs of wire \I2C:bI2C_UDB:status_3\[426] = \I2C:bI2C_UDB:s_address_reg\[487]
Removing Lhs of wire \I2C:bI2C_UDB:status_2\[427] = zero[10]
Removing Rhs of wire \I2C:bI2C_UDB:status_1\[428] = \I2C:bI2C_UDB:s_lrb_reg\[488]
Removing Rhs of wire \I2C:bI2C_UDB:status_0\[429] = \I2C:bI2C_UDB:s_byte_complete_reg\[489]
Removing Lhs of wire \I2C:bI2C_UDB:cs_addr_shifter_2\[432] = zero[10]
Removing Rhs of wire \I2C:bI2C_UDB:cs_addr_shifter_1\[433] = \I2C:bI2C_UDB:s_load_dummy\[507]
Removing Rhs of wire \I2C:bI2C_UDB:cs_addr_shifter_0\[434] = \I2C:bI2C_UDB:s_shift_en\[509]
Removing Rhs of wire \I2C:bI2C_UDB:s_reset\[469] = \I2C:bI2C_UDB:slave_rst_reg\[513]
Removing Lhs of wire \I2C:bI2C_UDB:ctrl_nack\[481] = \I2C:bI2C_UDB:control_4\[417]
Removing Lhs of wire \I2C:bI2C_UDB:ctrl_hw_addr_en\[482] = \I2C:bI2C_UDB:control_3\[418]
Removing Lhs of wire \I2C:bI2C_UDB:ctrl_transmit\[483] = \I2C:bI2C_UDB:control_2\[419]
Removing Lhs of wire \I2C:bI2C_UDB:ctrl_master_en\[484] = \I2C:bI2C_UDB:control_1\[420]
Removing Lhs of wire \I2C:bI2C_UDB:ctrl_slave_en\[485] = \I2C:bI2C_UDB:control_0\[421]
Removing Rhs of wire \I2C:Net_1109_0\[491] = \I2C:scl_yfb\[523]
Removing Rhs of wire \I2C:Net_1109_1\[494] = \I2C:sda_yfb\[524]
Removing Rhs of wire \I2C:Net_643_3\[512] = \I2C:bI2C_UDB:s_scl_out_reg\[510]
Removing Lhs of wire \I2C:scl_x_wire\[515] = \I2C:Net_643_3\[512]
Removing Lhs of wire \I2C:Net_969\[516] = tmpOE__Potentiometer_Pin23_net_0[61]
Removing Lhs of wire \I2C:Net_968\[517] = tmpOE__Potentiometer_Pin23_net_0[61]
Removing Lhs of wire \I2C:tmpOE__Bufoe_scl_net_0\[526] = tmpOE__Potentiometer_Pin23_net_0[61]
Removing Lhs of wire \I2C:tmpOE__Bufoe_sda_net_0\[528] = tmpOE__Potentiometer_Pin23_net_0[61]
Removing Lhs of wire \DEBUG_UART:BUART:reset_reg\\D\[534] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:rx_bitclk\\D\[549] = \DEBUG_UART:BUART:rx_bitclk_pre\[226]
Removing Lhs of wire \DEBUG_UART:BUART:rx_parity_error_pre\\D\[558] = \DEBUG_UART:BUART:rx_parity_error_pre\[302]
Removing Lhs of wire \DEBUG_UART:BUART:rx_break_status\\D\[559] = zero[10]
Removing Lhs of wire \I2C:bI2C_UDB:sda_in_reg\\D\[563] = \I2C:Net_1109_1\[494]
Removing Lhs of wire \I2C:bI2C_UDB:scl_in_reg\\D\[567] = \I2C:Net_1109_0\[491]
Removing Lhs of wire \I2C:bI2C_UDB:scl_in_last_reg\\D\[568] = \I2C:bI2C_UDB:scl_in_reg\[490]
Removing Lhs of wire \I2C:bI2C_UDB:scl_in_last2_reg\\D\[569] = \I2C:bI2C_UDB:scl_in_last_reg\[492]
Removing Lhs of wire \I2C:bI2C_UDB:sda_in_last_reg\\D\[570] = \I2C:bI2C_UDB:sda_in_reg\[435]
Removing Lhs of wire \I2C:bI2C_UDB:sda_in_last2_reg\\D\[571] = \I2C:bI2C_UDB:sda_in_last_reg\[495]
Removing Lhs of wire \I2C:bI2C_UDB:start_sample_reg\\D\[575] = \I2C:bI2C_UDB:start_sample0_reg\[508]
Removing Lhs of wire \I2C:bI2C_UDB:start_sample0_reg\\D\[576] = \I2C:bI2C_UDB:start_detect\[501]

------------------------------------------------------
Aliased 0 equations, 148 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__Potentiometer_Pin23_net_0' (cost = 0):
tmpOE__Potentiometer_Pin23_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\DEBUG_UART:BUART:rx_addressmatch\' (cost = 0):
\DEBUG_UART:BUART:rx_addressmatch\ <= (\DEBUG_UART:BUART:rx_addressmatch2\
	OR \DEBUG_UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\DEBUG_UART:BUART:rx_bitclk_pre\' (cost = 1):
\DEBUG_UART:BUART:rx_bitclk_pre\ <= ((not \DEBUG_UART:BUART:rx_count_2\ and not \DEBUG_UART:BUART:rx_count_1\ and not \DEBUG_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\DEBUG_UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\DEBUG_UART:BUART:rx_bitclk_pre16x\ <= ((not \DEBUG_UART:BUART:rx_count_2\ and \DEBUG_UART:BUART:rx_count_1\ and \DEBUG_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\DEBUG_UART:BUART:rx_poll_bit1\' (cost = 1):
\DEBUG_UART:BUART:rx_poll_bit1\ <= ((not \DEBUG_UART:BUART:rx_count_2\ and not \DEBUG_UART:BUART:rx_count_1\ and \DEBUG_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\DEBUG_UART:BUART:rx_poll_bit2\' (cost = 1):
\DEBUG_UART:BUART:rx_poll_bit2\ <= ((not \DEBUG_UART:BUART:rx_count_2\ and not \DEBUG_UART:BUART:rx_count_1\ and not \DEBUG_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\DEBUG_UART:BUART:pollingrange\' (cost = 4):
\DEBUG_UART:BUART:pollingrange\ <= ((not \DEBUG_UART:BUART:rx_count_2\ and not \DEBUG_UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\DEBUG_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\DEBUG_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\DEBUG_UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\DEBUG_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\DEBUG_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \DEBUG_UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\DEBUG_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\DEBUG_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\DEBUG_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\DEBUG_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\DEBUG_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\DEBUG_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\DEBUG_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \DEBUG_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\DEBUG_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\DEBUG_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\DEBUG_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \DEBUG_UART:BUART:rx_count_6\ and not \DEBUG_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\DEBUG_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \DEBUG_UART:BUART:rx_count_6\ and not \DEBUG_UART:BUART:rx_count_4\)
	OR (not \DEBUG_UART:BUART:rx_count_6\ and not \DEBUG_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\DEBUG_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\DEBUG_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \DEBUG_UART:BUART:rx_count_6\ and not \DEBUG_UART:BUART:rx_count_4\)
	OR (not \DEBUG_UART:BUART:rx_count_6\ and not \DEBUG_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:sda_went_high\' (cost = 1):
\I2C:bI2C_UDB:sda_went_high\ <= ((not \I2C:bI2C_UDB:sda_in_last2_reg\ and \I2C:bI2C_UDB:sda_in_last_reg\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:cs_addr_shifter_1\' (cost = 8):
\I2C:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2C:bI2C_UDB:tx_reg_empty\ and not \I2C:bI2C_UDB:scl_in_reg\ and not \I2C:bI2C_UDB:s_state_1\ and \I2C:bI2C_UDB:s_state_2\ and \I2C:bI2C_UDB:s_state_0\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and not \I2C:bI2C_UDB:scl_in_reg\ and not \I2C:bI2C_UDB:s_state_2\ and \I2C:bI2C_UDB:s_state_1\ and \I2C:bI2C_UDB:s_state_0\));

Note:  Virtual signal \I2C:bI2C_UDB:scl_went_high\ with ( cost: 126 or cost_inv: 2)  > 90 or with size: 1 > 102 has been made a (soft) node.
\I2C:bI2C_UDB:scl_went_high\ <= ((not \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:bI2C_UDB:scl_in_reg\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:sda_went_low\' (cost = 1):
\I2C:bI2C_UDB:sda_went_low\ <= ((not \I2C:bI2C_UDB:sda_in_last_reg\ and \I2C:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:scl_went_low\' (cost = 6):
\I2C:bI2C_UDB:scl_went_low\ <= ((not \I2C:bI2C_UDB:scl_in_reg\ and \I2C:bI2C_UDB:scl_in_last_reg\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:start_detect\' (cost = 1):
\I2C:bI2C_UDB:start_detect\ <= ((not \I2C:bI2C_UDB:sda_in_last_reg\ and \I2C:bI2C_UDB:scl_in_reg\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:bI2C_UDB:scl_in_last2_reg\ and \I2C:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:counter_eq_zero\' (cost = 10):
\I2C:bI2C_UDB:counter_eq_zero\ <= ((not \I2C:bI2C_UDB:count_2\ and not \I2C:bI2C_UDB:count_1\ and not \I2C:bI2C_UDB:count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\DEBUG_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\DEBUG_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \DEBUG_UART:BUART:pollcount_1\ and not \DEBUG_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\DEBUG_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\DEBUG_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \DEBUG_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\DEBUG_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\DEBUG_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \DEBUG_UART:BUART:pollcount_0\ and \DEBUG_UART:BUART:pollcount_1\)
	OR (not \DEBUG_UART:BUART:pollcount_1\ and \DEBUG_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:cs_addr_shifter_0\' (cost = 2):
\I2C:bI2C_UDB:cs_addr_shifter_0\ <= ((not \I2C:bI2C_UDB:s_state_0\ and \I2C:bI2C_UDB:scl_went_high\ and \I2C:bI2C_UDB:s_state_2\ and \I2C:bI2C_UDB:s_state_1\)
	OR (not \I2C:bI2C_UDB:s_state_2\ and not \I2C:bI2C_UDB:s_state_1\ and \I2C:bI2C_UDB:scl_went_high\ and \I2C:bI2C_UDB:s_state_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\DEBUG_UART:BUART:rx_postpoll\' (cost = 72):
\DEBUG_UART:BUART:rx_postpoll\ <= (\DEBUG_UART:BUART:pollcount_1\
	OR (Net_92 and \DEBUG_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\DEBUG_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\DEBUG_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_92 and not \DEBUG_UART:BUART:pollcount_1\ and not \DEBUG_UART:BUART:rx_parity_bit\)
	OR (not \DEBUG_UART:BUART:pollcount_1\ and not \DEBUG_UART:BUART:pollcount_0\ and not \DEBUG_UART:BUART:rx_parity_bit\)
	OR (\DEBUG_UART:BUART:pollcount_1\ and \DEBUG_UART:BUART:rx_parity_bit\)
	OR (Net_92 and \DEBUG_UART:BUART:pollcount_0\ and \DEBUG_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\DEBUG_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\DEBUG_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_92 and not \DEBUG_UART:BUART:pollcount_1\ and not \DEBUG_UART:BUART:rx_parity_bit\)
	OR (not \DEBUG_UART:BUART:pollcount_1\ and not \DEBUG_UART:BUART:pollcount_0\ and not \DEBUG_UART:BUART:rx_parity_bit\)
	OR (\DEBUG_UART:BUART:pollcount_1\ and \DEBUG_UART:BUART:rx_parity_bit\)
	OR (Net_92 and \DEBUG_UART:BUART:pollcount_0\ and \DEBUG_UART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 40 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \DEBUG_UART:BUART:rx_status_0\ to zero
Aliasing \DEBUG_UART:BUART:rx_status_6\ to zero
Aliasing \DEBUG_UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \DEBUG_UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \DEBUG_UART:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \DEBUG_UART:BUART:rx_bitclk_enable\[190] = \DEBUG_UART:BUART:rx_bitclk\[238]
Removing Lhs of wire \DEBUG_UART:BUART:rx_status_0\[288] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:rx_status_6\[297] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:tx_ctrl_mark_last\\D\[541] = \DEBUG_UART:BUART:tx_ctrl_mark_last\[181]
Removing Lhs of wire \DEBUG_UART:BUART:rx_markspace_status\\D\[553] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:rx_parity_error_status\\D\[554] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:rx_addr_match_status\\D\[556] = zero[10]
Removing Lhs of wire \DEBUG_UART:BUART:rx_markspace_pre\\D\[557] = \DEBUG_UART:BUART:rx_markspace_pre\[301]
Removing Lhs of wire \DEBUG_UART:BUART:rx_parity_bit\\D\[562] = \DEBUG_UART:BUART:rx_parity_bit\[307]

------------------------------------------------------
Aliased 0 equations, 9 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\DEBUG_UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \DEBUG_UART:BUART:rx_parity_bit\ and Net_92 and \DEBUG_UART:BUART:pollcount_0\)
	OR (not \DEBUG_UART:BUART:pollcount_1\ and not \DEBUG_UART:BUART:pollcount_0\ and \DEBUG_UART:BUART:rx_parity_bit\)
	OR (not Net_92 and not \DEBUG_UART:BUART:pollcount_1\ and \DEBUG_UART:BUART:rx_parity_bit\)
	OR (not \DEBUG_UART:BUART:rx_parity_bit\ and \DEBUG_UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Gemma\Desktop\PSoC\Project-DAQ_for_RaspberryPi\Project-DAQ_for_RaspberryPi.cydsn\Project-DAQ_for_RaspberryPi.cyprj -dcpsoc3 Project-DAQ_for_RaspberryPi.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.654ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Saturday, 20 April 2024 09:49:35
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Gemma\Desktop\PSoC\Project-DAQ_for_RaspberryPi\Project-DAQ_for_RaspberryPi.cydsn\Project-DAQ_for_RaspberryPi.cyprj -d CY8C5888LTI-LP097 Project-DAQ_for_RaspberryPi.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.014ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \DEBUG_UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \DEBUG_UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \DEBUG_UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \DEBUG_UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \DEBUG_UART:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_DelSig_Ext_CP_Clk'. Fanout=1, Signal=\ADC_DelSig:Net_93\
    Digital Clock 1: Automatic-assigning  clock 'I2C_Clock'. Fanout=1, Signal=Net_40
    Analog  Clock 0: Automatic-assigning  clock 'ADC_Clock'. Fanout=1, Signal=Net_14
    Digital Clock 2: Automatic-assigning  clock 'DEBUG_UART_IntClock'. Fanout=1, Signal=\DEBUG_UART:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \DEBUG_UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: DEBUG_UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: DEBUG_UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \I2C:bI2C_UDB:ClkSync0\: with output requested to be synchronous
        ClockIn: I2C_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: I2C_Clock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: RST(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \DEBUG_UART:BUART:rx_parity_bit\, Duplicate of \DEBUG_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\DEBUG_UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DEBUG_UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \DEBUG_UART:BUART:rx_address_detected\, Duplicate of \DEBUG_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\DEBUG_UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DEBUG_UART:BUART:rx_address_detected\ (fanout=0)

    Removing \DEBUG_UART:BUART:rx_parity_error_pre\, Duplicate of \DEBUG_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\DEBUG_UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DEBUG_UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \DEBUG_UART:BUART:rx_markspace_pre\, Duplicate of \DEBUG_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\DEBUG_UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DEBUG_UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \DEBUG_UART:BUART:rx_state_1\, Duplicate of \DEBUG_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\DEBUG_UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DEBUG_UART:BUART:rx_state_1\ (fanout=8)

    Removing \DEBUG_UART:BUART:tx_parity_bit\, Duplicate of \DEBUG_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\DEBUG_UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DEBUG_UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \DEBUG_UART:BUART:tx_mark\, Duplicate of \DEBUG_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\DEBUG_UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DEBUG_UART:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Potentiometer_Pin23(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Potentiometer_Pin23(0)__PA ,
            analog_term => Net_17 ,
            pad => Potentiometer_Pin23(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LM35_Pin24(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LM35_Pin24(0)__PA ,
            analog_term => Net_18 ,
            pad => LM35_Pin24(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin25(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin25(0)__PA ,
            analog_term => Net_19 ,
            pad => Pin25(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin26(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin26(0)__PA ,
            analog_term => Net_20 ,
            pad => Pin26(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx(0)__PA ,
            pin_input => Net_52 ,
            pad => Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx(0)__PA ,
            fb => Net_92 ,
            pad => Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA(0)__PA ,
            fb => \I2C:Net_1109_1\ ,
            pin_input => \I2C:sda_x_wire\ ,
            pad => SDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL(0)__PA ,
            fb => \I2C:Net_1109_0\ ,
            pin_input => \I2C:Net_643_3\ ,
            pad => SCL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RST(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RST(0)__PA ,
            fb => Net_42 ,
            pad => RST(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\I2C:bI2C_UDB:status_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C:bI2C_UDB:status_0\ * \I2C:bI2C_UDB:address_match\ * 
              !\I2C:bI2C_UDB:s_reset\ * !\I2C:bI2C_UDB:count_2\ * 
              !\I2C:bI2C_UDB:count_1\ * !\I2C:bI2C_UDB:count_0\ * 
              \I2C:bI2C_UDB:scl_went_high\ * !\I2C:bI2C_UDB:s_state_2\ * 
              !\I2C:bI2C_UDB:s_state_1\ * \I2C:bI2C_UDB:s_state_0\
            + !\I2C:bI2C_UDB:status_0\ * !\I2C:bI2C_UDB:s_reset\ * 
              \I2C:bI2C_UDB:scl_went_high\ * \I2C:bI2C_UDB:s_state_2\ * 
              \I2C:bI2C_UDB:s_state_1\ * \I2C:bI2C_UDB:s_state_0\
            + \I2C:bI2C_UDB:status_0\ * !\I2C:bI2C_UDB:tx_reg_empty\ * 
              !\I2C:bI2C_UDB:scl_in_reg\ * !\I2C:bI2C_UDB:s_state_2\ * 
              \I2C:bI2C_UDB:s_state_1\ * \I2C:bI2C_UDB:s_state_0\
            + \I2C:bI2C_UDB:status_0\ * !\I2C:bI2C_UDB:tx_reg_empty\ * 
              !\I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:s_state_2\ * 
              !\I2C:bI2C_UDB:s_state_1\ * \I2C:bI2C_UDB:s_state_0\
            + \I2C:bI2C_UDB:status_0\ * \I2C:bI2C_UDB:s_reset\
        );
        Output = \I2C:bI2C_UDB:status_0_split\ (fanout=1)

    MacroCell: Name=Net_52, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DEBUG_UART:BUART:txn\
        );
        Output = Net_52 (fanout=1)

    MacroCell: Name=\DEBUG_UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_0\ * 
              \DEBUG_UART:BUART:tx_bitclk_enable_pre\
            + !\DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_0\ * 
              !\DEBUG_UART:BUART:tx_state_2\
        );
        Output = \DEBUG_UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\DEBUG_UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_0\ * 
              \DEBUG_UART:BUART:tx_bitclk_enable_pre\ * 
              \DEBUG_UART:BUART:tx_fifo_empty\ * 
              \DEBUG_UART:BUART:tx_state_2\
        );
        Output = \DEBUG_UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\DEBUG_UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DEBUG_UART:BUART:tx_fifo_notfull\
        );
        Output = \DEBUG_UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\DEBUG_UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEBUG_UART:BUART:rx_state_0\ * !\DEBUG_UART:BUART:rx_state_3\ * 
              !\DEBUG_UART:BUART:rx_state_2\
        );
        Output = \DEBUG_UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\DEBUG_UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_92 * \DEBUG_UART:BUART:pollcount_0\
            + \DEBUG_UART:BUART:pollcount_1\
        );
        Output = \DEBUG_UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\DEBUG_UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DEBUG_UART:BUART:rx_load_fifo\ * 
              \DEBUG_UART:BUART:rx_fifofull\
        );
        Output = \DEBUG_UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\DEBUG_UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DEBUG_UART:BUART:rx_fifonotempty\ * 
              \DEBUG_UART:BUART:rx_state_stop1_reg\
        );
        Output = \DEBUG_UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              \I2C:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C:bI2C_UDB:status_5\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:scl_went_high\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:scl_in_reg\ * !\I2C:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C:bI2C_UDB:scl_went_high\ (fanout=9)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C:bI2C_UDB:counter_en\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C:bI2C_UDB:scl_went_high\ * !\I2C:bI2C_UDB:s_state_2\ * 
              !\I2C:bI2C_UDB:s_state_1\ * \I2C:bI2C_UDB:s_state_0\
            + \I2C:bI2C_UDB:scl_went_high\ * \I2C:bI2C_UDB:s_state_2\ * 
              \I2C:bI2C_UDB:s_state_1\ * !\I2C:bI2C_UDB:s_state_0\
            + \I2C:bI2C_UDB:start_sample_reg\
        );
        Output = \I2C:bI2C_UDB:counter_en\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:scl_in_reg\ * 
              !\I2C:bI2C_UDB:s_state_2\ * \I2C:bI2C_UDB:s_state_1\ * 
              \I2C:bI2C_UDB:s_state_0\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:scl_in_reg\ * 
              \I2C:bI2C_UDB:s_state_2\ * !\I2C:bI2C_UDB:s_state_1\ * 
              \I2C:bI2C_UDB:s_state_0\
        );
        Output = \I2C:bI2C_UDB:cs_addr_shifter_1\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C:bI2C_UDB:scl_went_high\ * !\I2C:bI2C_UDB:s_state_2\ * 
              !\I2C:bI2C_UDB:s_state_1\ * \I2C:bI2C_UDB:s_state_0\
            + \I2C:bI2C_UDB:scl_went_high\ * \I2C:bI2C_UDB:s_state_2\ * 
              \I2C:bI2C_UDB:s_state_1\ * !\I2C:bI2C_UDB:s_state_0\
        );
        Output = \I2C:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:s_state_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C:bI2C_UDB:control_3\ * \I2C:bI2C_UDB:status_3\ * 
              !\I2C:bI2C_UDB:address_match\ * !\I2C:bI2C_UDB:count_2\ * 
              !\I2C:bI2C_UDB:count_1\ * !\I2C:bI2C_UDB:count_0\ * 
              \I2C:bI2C_UDB:scl_went_high\ * !\I2C:bI2C_UDB:s_state_2\ * 
              !\I2C:bI2C_UDB:s_state_1\ * \I2C:bI2C_UDB:s_state_0\
            + !\I2C:bI2C_UDB:control_2\ * !\I2C:bI2C_UDB:s_reset\ * 
              \I2C:bI2C_UDB:scl_went_high\ * !\I2C:bI2C_UDB:s_state_2\ * 
              \I2C:bI2C_UDB:s_state_1\ * !\I2C:bI2C_UDB:s_state_0\
            + !\I2C:bI2C_UDB:s_reset\ * !\I2C:bI2C_UDB:count_2\ * 
              !\I2C:bI2C_UDB:count_1\ * !\I2C:bI2C_UDB:count_0\ * 
              \I2C:bI2C_UDB:scl_went_high\ * \I2C:bI2C_UDB:s_state_2\ * 
              \I2C:bI2C_UDB:s_state_1\ * !\I2C:bI2C_UDB:s_state_0\
            + \I2C:bI2C_UDB:s_reset\ * \I2C:bI2C_UDB:s_state_0\
        );
        Output = \I2C:bI2C_UDB:s_state_0_split\ (fanout=1)

    MacroCell: Name=\DEBUG_UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \DEBUG_UART:BUART:txn\ * \DEBUG_UART:BUART:tx_state_1\ * 
              !\DEBUG_UART:BUART:tx_bitclk\
            + \DEBUG_UART:BUART:txn\ * \DEBUG_UART:BUART:tx_state_2\
            + !\DEBUG_UART:BUART:tx_state_1\ * \DEBUG_UART:BUART:tx_state_0\ * 
              !\DEBUG_UART:BUART:tx_shift_out\ * 
              !\DEBUG_UART:BUART:tx_state_2\
            + !\DEBUG_UART:BUART:tx_state_1\ * \DEBUG_UART:BUART:tx_state_0\ * 
              !\DEBUG_UART:BUART:tx_state_2\ * !\DEBUG_UART:BUART:tx_bitclk\
            + \DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_0\ * 
              !\DEBUG_UART:BUART:tx_shift_out\ * 
              !\DEBUG_UART:BUART:tx_state_2\ * 
              !\DEBUG_UART:BUART:tx_counter_dp\ * 
              \DEBUG_UART:BUART:tx_bitclk\
        );
        Output = \DEBUG_UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\DEBUG_UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \DEBUG_UART:BUART:tx_state_1\ * \DEBUG_UART:BUART:tx_state_0\ * 
              \DEBUG_UART:BUART:tx_bitclk_enable_pre\ * 
              \DEBUG_UART:BUART:tx_state_2\
            + \DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_2\ * 
              \DEBUG_UART:BUART:tx_counter_dp\ * \DEBUG_UART:BUART:tx_bitclk\
            + \DEBUG_UART:BUART:tx_state_0\ * !\DEBUG_UART:BUART:tx_state_2\ * 
              \DEBUG_UART:BUART:tx_bitclk\
        );
        Output = \DEBUG_UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\DEBUG_UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_0\ * 
              \DEBUG_UART:BUART:tx_bitclk_enable_pre\ * 
              !\DEBUG_UART:BUART:tx_fifo_empty\
            + !\DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_0\ * 
              !\DEBUG_UART:BUART:tx_fifo_empty\ * 
              !\DEBUG_UART:BUART:tx_state_2\
            + \DEBUG_UART:BUART:tx_state_1\ * \DEBUG_UART:BUART:tx_state_0\ * 
              \DEBUG_UART:BUART:tx_bitclk_enable_pre\ * 
              \DEBUG_UART:BUART:tx_fifo_empty\ * 
              \DEBUG_UART:BUART:tx_state_2\
            + \DEBUG_UART:BUART:tx_state_0\ * !\DEBUG_UART:BUART:tx_state_2\ * 
              \DEBUG_UART:BUART:tx_bitclk\
        );
        Output = \DEBUG_UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\DEBUG_UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_0\ * 
              \DEBUG_UART:BUART:tx_bitclk_enable_pre\ * 
              \DEBUG_UART:BUART:tx_state_2\
            + \DEBUG_UART:BUART:tx_state_1\ * \DEBUG_UART:BUART:tx_state_0\ * 
              \DEBUG_UART:BUART:tx_bitclk_enable_pre\ * 
              \DEBUG_UART:BUART:tx_state_2\
            + \DEBUG_UART:BUART:tx_state_1\ * \DEBUG_UART:BUART:tx_state_0\ * 
              !\DEBUG_UART:BUART:tx_state_2\ * \DEBUG_UART:BUART:tx_bitclk\
            + \DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_2\ * 
              \DEBUG_UART:BUART:tx_counter_dp\ * \DEBUG_UART:BUART:tx_bitclk\
        );
        Output = \DEBUG_UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\DEBUG_UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_0\ * 
              \DEBUG_UART:BUART:tx_state_2\
            + !\DEBUG_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \DEBUG_UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\DEBUG_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DEBUG_UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\DEBUG_UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_92 * !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEBUG_UART:BUART:rx_state_0\ * 
              \DEBUG_UART:BUART:rx_bitclk_enable\ * 
              !\DEBUG_UART:BUART:rx_state_3\ * \DEBUG_UART:BUART:rx_state_2\ * 
              !\DEBUG_UART:BUART:pollcount_1\
            + !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEBUG_UART:BUART:rx_state_0\ * 
              \DEBUG_UART:BUART:rx_bitclk_enable\ * 
              !\DEBUG_UART:BUART:rx_state_3\ * \DEBUG_UART:BUART:rx_state_2\ * 
              !\DEBUG_UART:BUART:pollcount_1\ * 
              !\DEBUG_UART:BUART:pollcount_0\
            + !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              \DEBUG_UART:BUART:rx_state_0\ * !\DEBUG_UART:BUART:rx_state_3\ * 
              !\DEBUG_UART:BUART:rx_state_2\ * !\DEBUG_UART:BUART:rx_count_6\ * 
              !\DEBUG_UART:BUART:rx_count_5\
            + !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              \DEBUG_UART:BUART:rx_state_0\ * !\DEBUG_UART:BUART:rx_state_3\ * 
              !\DEBUG_UART:BUART:rx_state_2\ * !\DEBUG_UART:BUART:rx_count_6\ * 
              !\DEBUG_UART:BUART:rx_count_4\
        );
        Output = \DEBUG_UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\DEBUG_UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEBUG_UART:BUART:rx_state_0\ * 
              \DEBUG_UART:BUART:rx_bitclk_enable\ * 
              \DEBUG_UART:BUART:rx_state_3\ * !\DEBUG_UART:BUART:rx_state_2\
            + !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              \DEBUG_UART:BUART:rx_state_0\ * !\DEBUG_UART:BUART:rx_state_3\ * 
              !\DEBUG_UART:BUART:rx_state_2\ * !\DEBUG_UART:BUART:rx_count_6\ * 
              !\DEBUG_UART:BUART:rx_count_5\
            + !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              \DEBUG_UART:BUART:rx_state_0\ * !\DEBUG_UART:BUART:rx_state_3\ * 
              !\DEBUG_UART:BUART:rx_state_2\ * !\DEBUG_UART:BUART:rx_count_6\ * 
              !\DEBUG_UART:BUART:rx_count_4\
        );
        Output = \DEBUG_UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\DEBUG_UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEBUG_UART:BUART:rx_state_0\ * 
              \DEBUG_UART:BUART:rx_bitclk_enable\ * 
              \DEBUG_UART:BUART:rx_state_3\ * \DEBUG_UART:BUART:rx_state_2\
            + !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              \DEBUG_UART:BUART:rx_state_0\ * !\DEBUG_UART:BUART:rx_state_3\ * 
              !\DEBUG_UART:BUART:rx_state_2\ * !\DEBUG_UART:BUART:rx_count_6\ * 
              !\DEBUG_UART:BUART:rx_count_5\
            + !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              \DEBUG_UART:BUART:rx_state_0\ * !\DEBUG_UART:BUART:rx_state_3\ * 
              !\DEBUG_UART:BUART:rx_state_2\ * !\DEBUG_UART:BUART:rx_count_6\ * 
              !\DEBUG_UART:BUART:rx_count_4\
        );
        Output = \DEBUG_UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\DEBUG_UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_92 * !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEBUG_UART:BUART:rx_state_0\ * !\DEBUG_UART:BUART:rx_state_3\ * 
              !\DEBUG_UART:BUART:rx_state_2\ * \DEBUG_UART:BUART:rx_last\
            + !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEBUG_UART:BUART:rx_state_0\ * 
              \DEBUG_UART:BUART:rx_bitclk_enable\ * 
              \DEBUG_UART:BUART:rx_state_3\
            + !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEBUG_UART:BUART:rx_state_0\ * 
              \DEBUG_UART:BUART:rx_bitclk_enable\ * 
              \DEBUG_UART:BUART:rx_state_2\
            + !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              \DEBUG_UART:BUART:rx_state_0\ * !\DEBUG_UART:BUART:rx_state_3\ * 
              !\DEBUG_UART:BUART:rx_state_2\ * !\DEBUG_UART:BUART:rx_count_6\ * 
              !\DEBUG_UART:BUART:rx_count_5\
            + !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              \DEBUG_UART:BUART:rx_state_0\ * !\DEBUG_UART:BUART:rx_state_3\ * 
              !\DEBUG_UART:BUART:rx_state_2\ * !\DEBUG_UART:BUART:rx_count_6\ * 
              !\DEBUG_UART:BUART:rx_count_4\
        );
        Output = \DEBUG_UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\DEBUG_UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DEBUG_UART:BUART:rx_count_2\ * !\DEBUG_UART:BUART:rx_count_1\ * 
              !\DEBUG_UART:BUART:rx_count_0\
        );
        Output = \DEBUG_UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\DEBUG_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEBUG_UART:BUART:rx_state_0\ * \DEBUG_UART:BUART:rx_state_3\ * 
              \DEBUG_UART:BUART:rx_state_2\
        );
        Output = \DEBUG_UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\DEBUG_UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_92 * !\DEBUG_UART:BUART:rx_count_2\ * 
              !\DEBUG_UART:BUART:rx_count_1\ * \DEBUG_UART:BUART:pollcount_1\
            + Net_92 * !\DEBUG_UART:BUART:rx_count_2\ * 
              !\DEBUG_UART:BUART:rx_count_1\ * 
              !\DEBUG_UART:BUART:pollcount_1\ * 
              \DEBUG_UART:BUART:pollcount_0\
            + !\DEBUG_UART:BUART:rx_count_2\ * !\DEBUG_UART:BUART:rx_count_1\ * 
              \DEBUG_UART:BUART:pollcount_1\ * 
              !\DEBUG_UART:BUART:pollcount_0\
        );
        Output = \DEBUG_UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\DEBUG_UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_92 * !\DEBUG_UART:BUART:rx_count_2\ * 
              !\DEBUG_UART:BUART:rx_count_1\ * \DEBUG_UART:BUART:pollcount_0\
            + Net_92 * !\DEBUG_UART:BUART:rx_count_2\ * 
              !\DEBUG_UART:BUART:rx_count_1\ * 
              !\DEBUG_UART:BUART:pollcount_0\
        );
        Output = \DEBUG_UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\I2C:bI2C_UDB:s_state_1_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \I2C:bI2C_UDB:control_4\ * !\I2C:bI2C_UDB:tx_reg_empty\ * 
              !\I2C:bI2C_UDB:scl_in_reg\ * !\I2C:bI2C_UDB:s_state_2\ * 
              \I2C:bI2C_UDB:s_state_1\ * \I2C:bI2C_UDB:s_state_0\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:s_reset\ * 
              !\I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:s_state_2\ * 
              !\I2C:bI2C_UDB:s_state_1\ * \I2C:bI2C_UDB:s_state_0\
            + \I2C:bI2C_UDB:address_match\ * !\I2C:bI2C_UDB:s_reset\ * 
              !\I2C:bI2C_UDB:count_2\ * !\I2C:bI2C_UDB:count_1\ * 
              !\I2C:bI2C_UDB:count_0\ * \I2C:bI2C_UDB:scl_went_high\ * 
              !\I2C:bI2C_UDB:s_state_2\ * !\I2C:bI2C_UDB:s_state_1\ * 
              \I2C:bI2C_UDB:s_state_0\
            + \I2C:bI2C_UDB:s_reset\ * \I2C:bI2C_UDB:s_state_1\
            + \I2C:bI2C_UDB:scl_went_high\ * \I2C:bI2C_UDB:s_state_2\ * 
              \I2C:bI2C_UDB:s_state_1\ * \I2C:bI2C_UDB:s_state_0\
        );
        Output = \I2C:bI2C_UDB:s_state_1_split\ (fanout=1)

    MacroCell: Name=\DEBUG_UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_92 * !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEBUG_UART:BUART:rx_state_0\ * 
              \DEBUG_UART:BUART:rx_bitclk_enable\ * 
              \DEBUG_UART:BUART:rx_state_3\ * \DEBUG_UART:BUART:rx_state_2\ * 
              !\DEBUG_UART:BUART:pollcount_1\
            + !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEBUG_UART:BUART:rx_state_0\ * 
              \DEBUG_UART:BUART:rx_bitclk_enable\ * 
              \DEBUG_UART:BUART:rx_state_3\ * \DEBUG_UART:BUART:rx_state_2\ * 
              !\DEBUG_UART:BUART:pollcount_1\ * 
              !\DEBUG_UART:BUART:pollcount_0\
        );
        Output = \DEBUG_UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\DEBUG_UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_92
        );
        Output = \DEBUG_UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:sda_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:Net_1109_1\
        );
        Output = \I2C:bI2C_UDB:sda_in_reg\ (fanout=3)

    MacroCell: Name=\I2C:bI2C_UDB:status_3\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C:bI2C_UDB:status_3\ * \I2C:bI2C_UDB:tx_reg_empty\ * 
              !\I2C:bI2C_UDB:s_reset\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:s_reset\ * 
              !\I2C:bI2C_UDB:s_state_2\ * !\I2C:bI2C_UDB:s_state_1\ * 
              \I2C:bI2C_UDB:s_state_0\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:s_reset\ * 
              \I2C:bI2C_UDB:s_state_2\ * \I2C:bI2C_UDB:s_state_1\ * 
              !\I2C:bI2C_UDB:s_state_0\
            + \I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:s_reset\ * 
              \I2C:bI2C_UDB:start_sample_reg\
        );
        Output = \I2C:bI2C_UDB:status_3\ (fanout=5)

    MacroCell: Name=\I2C:bI2C_UDB:status_1\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C:bI2C_UDB:status_1\ * \I2C:bI2C_UDB:sda_in_reg\ * 
              !\I2C:bI2C_UDB:s_reset\ * \I2C:bI2C_UDB:scl_went_high\ * 
              \I2C:bI2C_UDB:s_state_2\ * \I2C:bI2C_UDB:s_state_1\ * 
              \I2C:bI2C_UDB:s_state_0\
            + \I2C:bI2C_UDB:status_1\ * !\I2C:bI2C_UDB:sda_in_reg\ * 
              \I2C:bI2C_UDB:scl_went_high\ * \I2C:bI2C_UDB:s_state_2\ * 
              \I2C:bI2C_UDB:s_state_1\ * \I2C:bI2C_UDB:s_state_0\
            + \I2C:bI2C_UDB:status_1\ * \I2C:bI2C_UDB:s_reset\
        );
        Output = \I2C:bI2C_UDB:status_1\ (fanout=2)

    MacroCell: Name=\I2C:bI2C_UDB:status_0\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C:bI2C_UDB:control_3\ * !\I2C:bI2C_UDB:status_0\ * 
              !\I2C:bI2C_UDB:s_reset\ * !\I2C:bI2C_UDB:count_2\ * 
              !\I2C:bI2C_UDB:count_1\ * !\I2C:bI2C_UDB:count_0\ * 
              \I2C:bI2C_UDB:scl_went_high\ * !\I2C:bI2C_UDB:s_state_2\ * 
              !\I2C:bI2C_UDB:s_state_1\ * \I2C:bI2C_UDB:s_state_0\
            + !\I2C:bI2C_UDB:status_3\ * !\I2C:bI2C_UDB:status_0\ * 
              !\I2C:bI2C_UDB:s_reset\ * !\I2C:bI2C_UDB:count_2\ * 
              !\I2C:bI2C_UDB:count_1\ * !\I2C:bI2C_UDB:count_0\ * 
              \I2C:bI2C_UDB:scl_went_high\ * !\I2C:bI2C_UDB:s_state_2\ * 
              !\I2C:bI2C_UDB:s_state_1\ * \I2C:bI2C_UDB:s_state_0\
            + \I2C:bI2C_UDB:status_0_split\
        );
        Output = \I2C:bI2C_UDB:status_0\ (fanout=3)

    MacroCell: Name=\I2C:bI2C_UDB:scl_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:Net_1109_0\
        );
        Output = \I2C:bI2C_UDB:scl_in_reg\ (fanout=11)

    MacroCell: Name=\I2C:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C:bI2C_UDB:scl_in_last_reg\ (fanout=6)

    MacroCell: Name=\I2C:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C:bI2C_UDB:scl_in_last2_reg\ (fanout=3)

    MacroCell: Name=\I2C:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C:bI2C_UDB:sda_in_last_reg\ (fanout=4)

    MacroCell: Name=\I2C:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C:bI2C_UDB:sda_in_last2_reg\ (fanout=3)

    MacroCell: Name=\I2C:bI2C_UDB:s_state_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C:bI2C_UDB:control_2\ * !\I2C:bI2C_UDB:s_reset\ * 
              \I2C:bI2C_UDB:scl_went_high\ * \I2C:bI2C_UDB:s_state_1\ * 
              !\I2C:bI2C_UDB:s_state_0\
            + !\I2C:bI2C_UDB:s_reset\ * \I2C:bI2C_UDB:s_state_2\ * 
              \I2C:bI2C_UDB:s_state_1\
            + !\I2C:bI2C_UDB:s_reset\ * \I2C:bI2C_UDB:s_state_2\ * 
              \I2C:bI2C_UDB:s_state_0\
        );
        Output = \I2C:bI2C_UDB:s_state_2\ (fanout=14)

    MacroCell: Name=\I2C:bI2C_UDB:s_state_1\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C:bI2C_UDB:control_3\ * !\I2C:bI2C_UDB:s_reset\ * 
              !\I2C:bI2C_UDB:count_2\ * !\I2C:bI2C_UDB:count_1\ * 
              !\I2C:bI2C_UDB:count_0\ * \I2C:bI2C_UDB:scl_went_high\ * 
              !\I2C:bI2C_UDB:s_state_2\ * !\I2C:bI2C_UDB:s_state_1\ * 
              \I2C:bI2C_UDB:s_state_0\
            + !\I2C:bI2C_UDB:control_2\ * \I2C:bI2C_UDB:scl_went_high\ * 
              !\I2C:bI2C_UDB:s_state_2\ * \I2C:bI2C_UDB:s_state_1\ * 
              !\I2C:bI2C_UDB:s_state_0\
            + !\I2C:bI2C_UDB:status_3\ * !\I2C:bI2C_UDB:s_reset\ * 
              !\I2C:bI2C_UDB:count_2\ * !\I2C:bI2C_UDB:count_1\ * 
              !\I2C:bI2C_UDB:count_0\ * \I2C:bI2C_UDB:scl_went_high\ * 
              !\I2C:bI2C_UDB:s_state_2\ * !\I2C:bI2C_UDB:s_state_1\ * 
              \I2C:bI2C_UDB:s_state_0\
            + \I2C:bI2C_UDB:s_state_1_split\
        );
        Output = \I2C:bI2C_UDB:s_state_1\ (fanout=14)

    MacroCell: Name=\I2C:bI2C_UDB:s_state_0\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:scl_in_reg\ * 
              !\I2C:bI2C_UDB:s_state_2\ * \I2C:bI2C_UDB:s_state_1\ * 
              \I2C:bI2C_UDB:s_state_0\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:scl_in_reg\ * 
              \I2C:bI2C_UDB:s_state_2\ * !\I2C:bI2C_UDB:s_state_1\ * 
              \I2C:bI2C_UDB:s_state_0\
            + !\I2C:bI2C_UDB:s_reset\ * !\I2C:bI2C_UDB:s_state_2\ * 
              !\I2C:bI2C_UDB:s_state_1\ * !\I2C:bI2C_UDB:s_state_0\ * 
              \I2C:bI2C_UDB:start_sample_reg\
            + \I2C:bI2C_UDB:s_state_0_split\
        );
        Output = \I2C:bI2C_UDB:s_state_0\ (fanout=14)

    MacroCell: Name=\I2C:bI2C_UDB:start_sample_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:start_sample0_reg\
        );
        Output = \I2C:bI2C_UDB:start_sample_reg\ (fanout=3)

    MacroCell: Name=\I2C:bI2C_UDB:start_sample0_reg\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              \I2C:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C:bI2C_UDB:sda_in_last_reg\ * 
              \I2C:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C:bI2C_UDB:start_sample0_reg\ (fanout=1)

    MacroCell: Name=\I2C:Net_643_3\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\I2C:bI2C_UDB:s_reset\ * !\I2C:bI2C_UDB:scl_in_reg\ * 
              !\I2C:bI2C_UDB:s_state_2\ * \I2C:bI2C_UDB:s_state_1\ * 
              \I2C:bI2C_UDB:s_state_0\
            + !\I2C:bI2C_UDB:s_reset\ * !\I2C:bI2C_UDB:scl_in_reg\ * 
              \I2C:bI2C_UDB:s_state_2\ * !\I2C:bI2C_UDB:s_state_1\ * 
              \I2C:bI2C_UDB:s_state_0\
        );
        Output = \I2C:Net_643_3\ (fanout=2)

    MacroCell: Name=\I2C:sda_x_wire\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              !\I2C:sda_x_wire\ * !\I2C:bI2C_UDB:s_reset\ * 
              \I2C:bI2C_UDB:scl_in_reg\ * \I2C:Net_643_3\
            + !\I2C:sda_x_wire\ * !\I2C:bI2C_UDB:s_reset\ * 
              !\I2C:bI2C_UDB:scl_in_last_reg\ * \I2C:Net_643_3\
            + !\I2C:bI2C_UDB:shift_data_out\ * !\I2C:bI2C_UDB:s_reset\ * 
              !\I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              \I2C:bI2C_UDB:s_state_2\ * !\I2C:bI2C_UDB:s_state_1\ * 
              \I2C:bI2C_UDB:s_state_0\
            + !\I2C:bI2C_UDB:shift_data_out\ * !\I2C:bI2C_UDB:s_reset\ * 
              !\I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              \I2C:bI2C_UDB:s_state_1\ * !\I2C:bI2C_UDB:s_state_0\
            + !\I2C:bI2C_UDB:shift_data_out\ * !\I2C:bI2C_UDB:s_reset\ * 
              \I2C:bI2C_UDB:s_state_2\ * !\I2C:bI2C_UDB:s_state_1\ * 
              \I2C:bI2C_UDB:s_state_0\ * !\I2C:Net_643_3\
            + !\I2C:bI2C_UDB:shift_data_out\ * !\I2C:bI2C_UDB:s_reset\ * 
              \I2C:bI2C_UDB:s_state_1\ * !\I2C:bI2C_UDB:s_state_0\ * 
              !\I2C:Net_643_3\
            + !\I2C:bI2C_UDB:s_reset\ * !\I2C:bI2C_UDB:scl_in_reg\ * 
              \I2C:bI2C_UDB:scl_in_last_reg\ * !\I2C:bI2C_UDB:s_state_2\ * 
              \I2C:bI2C_UDB:s_state_1\ * !\I2C:bI2C_UDB:s_state_0\
            + !\I2C:bI2C_UDB:s_reset\ * !\I2C:bI2C_UDB:s_state_2\ * 
              \I2C:bI2C_UDB:s_state_1\ * !\I2C:bI2C_UDB:s_state_0\ * 
              !\I2C:Net_643_3\
        );
        Output = \I2C:sda_x_wire\ (fanout=2)

    MacroCell: Name=\I2C:bI2C_UDB:s_reset\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_42
            + !\I2C:bI2C_UDB:control_0\
            + \I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              \I2C:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C:bI2C_UDB:sda_in_last_reg\ * 
              \I2C:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C:bI2C_UDB:s_reset\ (fanout=12)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\DEBUG_UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \DEBUG_UART:Net_9\ ,
            cs_addr_2 => \DEBUG_UART:BUART:tx_state_1\ ,
            cs_addr_1 => \DEBUG_UART:BUART:tx_state_0\ ,
            cs_addr_0 => \DEBUG_UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \DEBUG_UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \DEBUG_UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \DEBUG_UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \DEBUG_UART:Net_9\ ,
            cs_addr_0 => \DEBUG_UART:BUART:counter_load_not\ ,
            ce0_reg => \DEBUG_UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \DEBUG_UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\DEBUG_UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \DEBUG_UART:Net_9\ ,
            cs_addr_2 => \DEBUG_UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \DEBUG_UART:BUART:rx_state_0\ ,
            cs_addr_0 => \DEBUG_UART:BUART:rx_bitclk_enable\ ,
            route_si => \DEBUG_UART:BUART:rx_postpoll\ ,
            f0_load => \DEBUG_UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \DEBUG_UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \DEBUG_UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2C:bI2C_UDB:Shifter:u0\
        PORT MAP (
            clock => Net_40 ,
            cs_addr_1 => \I2C:bI2C_UDB:cs_addr_shifter_1\ ,
            cs_addr_0 => \I2C:bI2C_UDB:cs_addr_shifter_0\ ,
            route_si => \I2C:bI2C_UDB:sda_in_reg\ ,
            so_comb => \I2C:bI2C_UDB:shift_data_out\ ,
            f1_blk_stat_comb => \I2C:bI2C_UDB:tx_reg_empty\ ,
            ce0_reg => \I2C:bI2C_UDB:address_match\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
            d0_init = "00000100"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\DEBUG_UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \DEBUG_UART:Net_9\ ,
            status_3 => \DEBUG_UART:BUART:tx_fifo_notfull\ ,
            status_2 => \DEBUG_UART:BUART:tx_status_2\ ,
            status_1 => \DEBUG_UART:BUART:tx_fifo_empty\ ,
            status_0 => \DEBUG_UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\DEBUG_UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \DEBUG_UART:Net_9\ ,
            status_5 => \DEBUG_UART:BUART:rx_status_5\ ,
            status_4 => \DEBUG_UART:BUART:rx_status_4\ ,
            status_3 => \DEBUG_UART:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\I2C:bI2C_UDB:StsReg\
        PORT MAP (
            clock => Net_40 ,
            status_5 => \I2C:bI2C_UDB:status_5\ ,
            status_3 => \I2C:bI2C_UDB:status_3\ ,
            status_1 => \I2C:bI2C_UDB:status_1\ ,
            status_0 => \I2C:bI2C_UDB:status_0\ ,
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\I2C:bI2C_UDB:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_40 ,
            control_7 => \I2C:bI2C_UDB:control_7\ ,
            control_6 => \I2C:bI2C_UDB:control_6\ ,
            control_5 => \I2C:bI2C_UDB:control_5\ ,
            control_4 => \I2C:bI2C_UDB:control_4\ ,
            control_3 => \I2C:bI2C_UDB:control_3\ ,
            control_2 => \I2C:bI2C_UDB:control_2\ ,
            control_1 => \I2C:bI2C_UDB:control_1\ ,
            control_0 => \I2C:bI2C_UDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\DEBUG_UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \DEBUG_UART:Net_9\ ,
            load => \DEBUG_UART:BUART:rx_counter_load\ ,
            count_6 => \DEBUG_UART:BUART:rx_count_6\ ,
            count_5 => \DEBUG_UART:BUART:rx_count_5\ ,
            count_4 => \DEBUG_UART:BUART:rx_count_4\ ,
            count_3 => \DEBUG_UART:BUART:rx_count_3\ ,
            count_2 => \DEBUG_UART:BUART:rx_count_2\ ,
            count_1 => \DEBUG_UART:BUART:rx_count_1\ ,
            count_0 => \DEBUG_UART:BUART:rx_count_0\ ,
            tc => \DEBUG_UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\I2C:bI2C_UDB:Slave:BitCounter\
        PORT MAP (
            clock => Net_40 ,
            reset => \I2C:bI2C_UDB:s_reset\ ,
            enable => \I2C:bI2C_UDB:counter_en\ ,
            count_6 => \I2C:bI2C_UDB:foo_3\ ,
            count_5 => \I2C:bI2C_UDB:foo_2\ ,
            count_4 => \I2C:bI2C_UDB:foo_1\ ,
            count_3 => \I2C:bI2C_UDB:foo_0\ ,
            count_2 => \I2C:bI2C_UDB:count_2\ ,
            count_1 => \I2C:bI2C_UDB:count_1\ ,
            count_0 => \I2C:bI2C_UDB:count_0\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_DelSig:IRQ\
        PORT MAP (
            interrupt => Net_13 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ADC_ISR
        PORT MAP (
            interrupt => Net_13 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   12 :   36 :   48 : 25.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   50 :  142 :  192 : 26.04 %
  Unique P-terms              :  104 :  280 :  384 : 27.08 %
  Total P-terms               :  118 :      :      :        
  Datapath Cells              :    4 :   20 :   24 : 16.67 %
  Status Cells                :    5 :   19 :   24 : 20.83 %
    StatusI Registers         :    3 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Control Registers         :    1 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.103ms
Tech Mapping phase: Elapsed time ==> 0s.148ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC_DelSig:Net_35\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_4@[IOP=(2)][IoId=(4)] : LM35_Pin24(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Pin25(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Pin26(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Potentiometer_Pin23(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig:vRef_2\
Analog Placement Results:
IO_4@[IOP=(2)][IoId=(4)] : LM35_Pin24(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Pin25(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Pin26(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Potentiometer_Pin23(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig:vRef_2\

Analog Placement phase: Elapsed time ==> 0s.051ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.005ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_10 {
    dsm_0_vplus
  }
  Net: Net_17 {
    p2_3
  }
  Net: Net_18 {
    p2_4
  }
  Net: Net_19 {
    p2_5
  }
  Net: Net_20 {
    p2_6
  }
  Net: \ADC_DelSig:Net_20\ {
    dsm_0_vminus
  }
  Net: \ADC_DelSig:Net_244\ {
    common_vssa
  }
  Net: \ADC_DelSig:Net_35\ {
  }
  Net: \ADC_DelSig:Net_249\ {
  }
  Net: \ADC_DelSig:Net_257\ {
  }
  Net: \ADC_DelSig:Net_109\ {
  }
  Net: \ADC_DelSig:Net_34\ {
  }
  Net: AmuxNet::AMux {
    dsm_0_vplus
    agl0_x_dsm_0_vplus
    agl0
    agl0_x_p2_4
    agl3_x_dsm_0_vplus
    agl3
    agl3_x_p2_3
    agl1_x_dsm_0_vplus
    agl1
    agl1_x_p2_5
    agl2_x_dsm_0_vplus
    agl2
    agl2_x_p2_6
    p2_4
    p2_3
    p2_5
    p2_6
  }
  Net: AmuxNet::\ADC_DelSig:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  dsm_0_vplus                                      -> Net_10
  p2_3                                             -> Net_17
  p2_4                                             -> Net_18
  p2_5                                             -> Net_19
  p2_6                                             -> Net_20
  dsm_0_vminus                                     -> \ADC_DelSig:Net_20\
  common_vssa                                      -> \ADC_DelSig:Net_244\
  agl0_x_dsm_0_vplus                               -> AmuxNet::AMux
  agl0                                             -> AmuxNet::AMux
  agl0_x_p2_4                                      -> AmuxNet::AMux
  agl3_x_dsm_0_vplus                               -> AmuxNet::AMux
  agl3                                             -> AmuxNet::AMux
  agl3_x_p2_3                                      -> AmuxNet::AMux
  agl1_x_dsm_0_vplus                               -> AmuxNet::AMux
  agl1                                             -> AmuxNet::AMux
  agl1_x_p2_5                                      -> AmuxNet::AMux
  agl2_x_dsm_0_vplus                               -> AmuxNet::AMux
  agl2                                             -> AmuxNet::AMux
  agl2_x_p2_6                                      -> AmuxNet::AMux
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC_DelSig:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC_DelSig:AMux\
}
Mux Info {
  Mux: AMux {
     Mouth: Net_10
     Guts:  AmuxNet::AMux
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_17
      Outer: agl3_x_p2_3
      Inner: agl3_x_dsm_0_vplus
      Path {
        p2_3
        agl3_x_p2_3
        agl3
        agl3_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_18
      Outer: agl0_x_p2_4
      Inner: agl0_x_dsm_0_vplus
      Path {
        p2_4
        agl0_x_p2_4
        agl0
        agl0_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_19
      Outer: agl1_x_p2_5
      Inner: agl1_x_dsm_0_vplus
      Path {
        p2_5
        agl1_x_p2_5
        agl1
        agl1_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 3 {
      Net:   Net_20
      Outer: agl2_x_p2_6
      Inner: agl2_x_dsm_0_vplus
      Path {
        p2_6
        agl2_x_p2_6
        agl2
        agl2_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
  }
  Mux: \ADC_DelSig:AMux\ {
     Mouth: \ADC_DelSig:Net_20\
     Guts:  AmuxNet::\ADC_DelSig:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC_DelSig:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC_DelSig:Net_35\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.217ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   22 :   26 :   48 :  45.83%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.86
                   Pterms :            5.18
               Macrocells :            2.27
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         12 :      12.25 :       4.17
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\DEBUG_UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_92 * !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEBUG_UART:BUART:rx_state_0\ * !\DEBUG_UART:BUART:rx_state_3\ * 
              !\DEBUG_UART:BUART:rx_state_2\ * \DEBUG_UART:BUART:rx_last\
            + !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEBUG_UART:BUART:rx_state_0\ * 
              \DEBUG_UART:BUART:rx_bitclk_enable\ * 
              \DEBUG_UART:BUART:rx_state_3\
            + !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEBUG_UART:BUART:rx_state_0\ * 
              \DEBUG_UART:BUART:rx_bitclk_enable\ * 
              \DEBUG_UART:BUART:rx_state_2\
            + !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              \DEBUG_UART:BUART:rx_state_0\ * !\DEBUG_UART:BUART:rx_state_3\ * 
              !\DEBUG_UART:BUART:rx_state_2\ * !\DEBUG_UART:BUART:rx_count_6\ * 
              !\DEBUG_UART:BUART:rx_count_5\
            + !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              \DEBUG_UART:BUART:rx_state_0\ * !\DEBUG_UART:BUART:rx_state_3\ * 
              !\DEBUG_UART:BUART:rx_state_2\ * !\DEBUG_UART:BUART:rx_count_6\ * 
              !\DEBUG_UART:BUART:rx_count_4\
        );
        Output = \DEBUG_UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DEBUG_UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_92 * !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEBUG_UART:BUART:rx_state_0\ * 
              \DEBUG_UART:BUART:rx_bitclk_enable\ * 
              \DEBUG_UART:BUART:rx_state_3\ * \DEBUG_UART:BUART:rx_state_2\ * 
              !\DEBUG_UART:BUART:pollcount_1\
            + !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEBUG_UART:BUART:rx_state_0\ * 
              \DEBUG_UART:BUART:rx_bitclk_enable\ * 
              \DEBUG_UART:BUART:rx_state_3\ * \DEBUG_UART:BUART:rx_state_2\ * 
              !\DEBUG_UART:BUART:pollcount_1\ * 
              !\DEBUG_UART:BUART:pollcount_0\
        );
        Output = \DEBUG_UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\DEBUG_UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_92
        );
        Output = \DEBUG_UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\DEBUG_UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_92 * !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEBUG_UART:BUART:rx_state_0\ * 
              \DEBUG_UART:BUART:rx_bitclk_enable\ * 
              !\DEBUG_UART:BUART:rx_state_3\ * \DEBUG_UART:BUART:rx_state_2\ * 
              !\DEBUG_UART:BUART:pollcount_1\
            + !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEBUG_UART:BUART:rx_state_0\ * 
              \DEBUG_UART:BUART:rx_bitclk_enable\ * 
              !\DEBUG_UART:BUART:rx_state_3\ * \DEBUG_UART:BUART:rx_state_2\ * 
              !\DEBUG_UART:BUART:pollcount_1\ * 
              !\DEBUG_UART:BUART:pollcount_0\
            + !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              \DEBUG_UART:BUART:rx_state_0\ * !\DEBUG_UART:BUART:rx_state_3\ * 
              !\DEBUG_UART:BUART:rx_state_2\ * !\DEBUG_UART:BUART:rx_count_6\ * 
              !\DEBUG_UART:BUART:rx_count_5\
            + !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              \DEBUG_UART:BUART:rx_state_0\ * !\DEBUG_UART:BUART:rx_state_3\ * 
              !\DEBUG_UART:BUART:rx_state_2\ * !\DEBUG_UART:BUART:rx_count_6\ * 
              !\DEBUG_UART:BUART:rx_count_4\
        );
        Output = \DEBUG_UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_52, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DEBUG_UART:BUART:txn\
        );
        Output = Net_52 (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=5, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\DEBUG_UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_92 * !\DEBUG_UART:BUART:rx_count_2\ * 
              !\DEBUG_UART:BUART:rx_count_1\ * \DEBUG_UART:BUART:pollcount_1\
            + Net_92 * !\DEBUG_UART:BUART:rx_count_2\ * 
              !\DEBUG_UART:BUART:rx_count_1\ * 
              !\DEBUG_UART:BUART:pollcount_1\ * 
              \DEBUG_UART:BUART:pollcount_0\
            + !\DEBUG_UART:BUART:rx_count_2\ * !\DEBUG_UART:BUART:rx_count_1\ * 
              \DEBUG_UART:BUART:pollcount_1\ * 
              !\DEBUG_UART:BUART:pollcount_0\
        );
        Output = \DEBUG_UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DEBUG_UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_92 * \DEBUG_UART:BUART:pollcount_0\
            + \DEBUG_UART:BUART:pollcount_1\
        );
        Output = \DEBUG_UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\DEBUG_UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_92 * !\DEBUG_UART:BUART:rx_count_2\ * 
              !\DEBUG_UART:BUART:rx_count_1\ * \DEBUG_UART:BUART:pollcount_0\
            + Net_92 * !\DEBUG_UART:BUART:rx_count_2\ * 
              !\DEBUG_UART:BUART:rx_count_1\ * 
              !\DEBUG_UART:BUART:pollcount_0\
        );
        Output = \DEBUG_UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\DEBUG_UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \DEBUG_UART:Net_9\ ,
        status_5 => \DEBUG_UART:BUART:rx_status_5\ ,
        status_4 => \DEBUG_UART:BUART:rx_status_4\ ,
        status_3 => \DEBUG_UART:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:scl_in_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:Net_1109_0\
        );
        Output = \I2C:bI2C_UDB:scl_in_reg\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DEBUG_UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEBUG_UART:BUART:rx_state_0\ * !\DEBUG_UART:BUART:rx_state_3\ * 
              !\DEBUG_UART:BUART:rx_state_2\
        );
        Output = \DEBUG_UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\DEBUG_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEBUG_UART:BUART:rx_state_0\ * \DEBUG_UART:BUART:rx_state_3\ * 
              \DEBUG_UART:BUART:rx_state_2\
        );
        Output = \DEBUG_UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\DEBUG_UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \DEBUG_UART:BUART:tx_state_1\ * \DEBUG_UART:BUART:tx_state_0\ * 
              \DEBUG_UART:BUART:tx_bitclk_enable_pre\ * 
              \DEBUG_UART:BUART:tx_state_2\
            + \DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_2\ * 
              \DEBUG_UART:BUART:tx_counter_dp\ * \DEBUG_UART:BUART:tx_bitclk\
            + \DEBUG_UART:BUART:tx_state_0\ * !\DEBUG_UART:BUART:tx_state_2\ * 
              \DEBUG_UART:BUART:tx_bitclk\
        );
        Output = \DEBUG_UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\DEBUG_UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_0\ * 
              \DEBUG_UART:BUART:tx_state_2\
            + !\DEBUG_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \DEBUG_UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\DEBUG_UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_0\ * 
              \DEBUG_UART:BUART:tx_bitclk_enable_pre\ * 
              \DEBUG_UART:BUART:tx_state_2\
            + \DEBUG_UART:BUART:tx_state_1\ * \DEBUG_UART:BUART:tx_state_0\ * 
              \DEBUG_UART:BUART:tx_bitclk_enable_pre\ * 
              \DEBUG_UART:BUART:tx_state_2\
            + \DEBUG_UART:BUART:tx_state_1\ * \DEBUG_UART:BUART:tx_state_0\ * 
              !\DEBUG_UART:BUART:tx_state_2\ * \DEBUG_UART:BUART:tx_bitclk\
            + \DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_2\ * 
              \DEBUG_UART:BUART:tx_counter_dp\ * \DEBUG_UART:BUART:tx_bitclk\
        );
        Output = \DEBUG_UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DEBUG_UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DEBUG_UART:BUART:rx_fifonotempty\ * 
              \DEBUG_UART:BUART:rx_state_stop1_reg\
        );
        Output = \DEBUG_UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\DEBUG_UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEBUG_UART:BUART:rx_state_0\ * 
              \DEBUG_UART:BUART:rx_bitclk_enable\ * 
              \DEBUG_UART:BUART:rx_state_3\ * \DEBUG_UART:BUART:rx_state_2\
            + !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              \DEBUG_UART:BUART:rx_state_0\ * !\DEBUG_UART:BUART:rx_state_3\ * 
              !\DEBUG_UART:BUART:rx_state_2\ * !\DEBUG_UART:BUART:rx_count_6\ * 
              !\DEBUG_UART:BUART:rx_count_5\
            + !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              \DEBUG_UART:BUART:rx_state_0\ * !\DEBUG_UART:BUART:rx_state_3\ * 
              !\DEBUG_UART:BUART:rx_state_2\ * !\DEBUG_UART:BUART:rx_count_6\ * 
              !\DEBUG_UART:BUART:rx_count_4\
        );
        Output = \DEBUG_UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\DEBUG_UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              !\DEBUG_UART:BUART:rx_state_0\ * 
              \DEBUG_UART:BUART:rx_bitclk_enable\ * 
              \DEBUG_UART:BUART:rx_state_3\ * !\DEBUG_UART:BUART:rx_state_2\
            + !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              \DEBUG_UART:BUART:rx_state_0\ * !\DEBUG_UART:BUART:rx_state_3\ * 
              !\DEBUG_UART:BUART:rx_state_2\ * !\DEBUG_UART:BUART:rx_count_6\ * 
              !\DEBUG_UART:BUART:rx_count_5\
            + !\DEBUG_UART:BUART:tx_ctrl_mark_last\ * 
              \DEBUG_UART:BUART:rx_state_0\ * !\DEBUG_UART:BUART:rx_state_3\ * 
              !\DEBUG_UART:BUART:rx_state_2\ * !\DEBUG_UART:BUART:rx_count_6\ * 
              !\DEBUG_UART:BUART:rx_count_4\
        );
        Output = \DEBUG_UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\DEBUG_UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DEBUG_UART:BUART:rx_count_2\ * !\DEBUG_UART:BUART:rx_count_1\ * 
              !\DEBUG_UART:BUART:rx_count_0\
        );
        Output = \DEBUG_UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\DEBUG_UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \DEBUG_UART:Net_9\ ,
        cs_addr_2 => \DEBUG_UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \DEBUG_UART:BUART:rx_state_0\ ,
        cs_addr_0 => \DEBUG_UART:BUART:rx_bitclk_enable\ ,
        route_si => \DEBUG_UART:BUART:rx_postpoll\ ,
        f0_load => \DEBUG_UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \DEBUG_UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \DEBUG_UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\DEBUG_UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \DEBUG_UART:Net_9\ ,
        load => \DEBUG_UART:BUART:rx_counter_load\ ,
        count_6 => \DEBUG_UART:BUART:rx_count_6\ ,
        count_5 => \DEBUG_UART:BUART:rx_count_5\ ,
        count_4 => \DEBUG_UART:BUART:rx_count_4\ ,
        count_3 => \DEBUG_UART:BUART:rx_count_3\ ,
        count_2 => \DEBUG_UART:BUART:rx_count_2\ ,
        count_1 => \DEBUG_UART:BUART:rx_count_1\ ,
        count_0 => \DEBUG_UART:BUART:rx_count_0\ ,
        tc => \DEBUG_UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\DEBUG_UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_0\ * 
              \DEBUG_UART:BUART:tx_bitclk_enable_pre\ * 
              !\DEBUG_UART:BUART:tx_fifo_empty\
            + !\DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_0\ * 
              !\DEBUG_UART:BUART:tx_fifo_empty\ * 
              !\DEBUG_UART:BUART:tx_state_2\
            + \DEBUG_UART:BUART:tx_state_1\ * \DEBUG_UART:BUART:tx_state_0\ * 
              \DEBUG_UART:BUART:tx_bitclk_enable_pre\ * 
              \DEBUG_UART:BUART:tx_fifo_empty\ * 
              \DEBUG_UART:BUART:tx_state_2\
            + \DEBUG_UART:BUART:tx_state_0\ * !\DEBUG_UART:BUART:tx_state_2\ * 
              \DEBUG_UART:BUART:tx_bitclk\
        );
        Output = \DEBUG_UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DEBUG_UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_0\ * 
              \DEBUG_UART:BUART:tx_bitclk_enable_pre\ * 
              \DEBUG_UART:BUART:tx_fifo_empty\ * 
              \DEBUG_UART:BUART:tx_state_2\
        );
        Output = \DEBUG_UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\DEBUG_UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DEBUG_UART:BUART:rx_load_fifo\ * 
              \DEBUG_UART:BUART:rx_fifofull\
        );
        Output = \DEBUG_UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\DEBUG_UART:BUART:txn\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \DEBUG_UART:BUART:txn\ * \DEBUG_UART:BUART:tx_state_1\ * 
              !\DEBUG_UART:BUART:tx_bitclk\
            + \DEBUG_UART:BUART:txn\ * \DEBUG_UART:BUART:tx_state_2\
            + !\DEBUG_UART:BUART:tx_state_1\ * \DEBUG_UART:BUART:tx_state_0\ * 
              !\DEBUG_UART:BUART:tx_shift_out\ * 
              !\DEBUG_UART:BUART:tx_state_2\
            + !\DEBUG_UART:BUART:tx_state_1\ * \DEBUG_UART:BUART:tx_state_0\ * 
              !\DEBUG_UART:BUART:tx_state_2\ * !\DEBUG_UART:BUART:tx_bitclk\
            + \DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_0\ * 
              !\DEBUG_UART:BUART:tx_shift_out\ * 
              !\DEBUG_UART:BUART:tx_state_2\ * 
              !\DEBUG_UART:BUART:tx_counter_dp\ * 
              \DEBUG_UART:BUART:tx_bitclk\
        );
        Output = \DEBUG_UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\DEBUG_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\DEBUG_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \DEBUG_UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:s_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:scl_in_reg\ * 
              !\I2C:bI2C_UDB:s_state_2\ * \I2C:bI2C_UDB:s_state_1\ * 
              \I2C:bI2C_UDB:s_state_0\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:scl_in_reg\ * 
              \I2C:bI2C_UDB:s_state_2\ * !\I2C:bI2C_UDB:s_state_1\ * 
              \I2C:bI2C_UDB:s_state_0\
            + !\I2C:bI2C_UDB:s_reset\ * !\I2C:bI2C_UDB:s_state_2\ * 
              !\I2C:bI2C_UDB:s_state_1\ * !\I2C:bI2C_UDB:s_state_0\ * 
              \I2C:bI2C_UDB:start_sample_reg\
            + \I2C:bI2C_UDB:s_state_0_split\
        );
        Output = \I2C:bI2C_UDB:s_state_0\ (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C:bI2C_UDB:scl_in_last_reg\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C:bI2C_UDB:scl_went_high\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:scl_in_reg\ * !\I2C:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C:bI2C_UDB:scl_went_high\ (fanout=9)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\DEBUG_UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \DEBUG_UART:Net_9\ ,
        cs_addr_2 => \DEBUG_UART:BUART:tx_state_1\ ,
        cs_addr_1 => \DEBUG_UART:BUART:tx_state_0\ ,
        cs_addr_0 => \DEBUG_UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \DEBUG_UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \DEBUG_UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \DEBUG_UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\DEBUG_UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \DEBUG_UART:Net_9\ ,
        status_3 => \DEBUG_UART:BUART:tx_fifo_notfull\ ,
        status_2 => \DEBUG_UART:BUART:tx_status_2\ ,
        status_1 => \DEBUG_UART:BUART:tx_fifo_empty\ ,
        status_0 => \DEBUG_UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:s_reset\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_42
            + !\I2C:bI2C_UDB:control_0\
            + \I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              \I2C:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C:bI2C_UDB:sda_in_last_reg\ * 
              \I2C:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C:bI2C_UDB:s_reset\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2C:bI2C_UDB:status_5\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              \I2C:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C:bI2C_UDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:start_sample0_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              \I2C:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C:bI2C_UDB:sda_in_last_reg\ * 
              \I2C:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C:bI2C_UDB:start_sample0_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2C:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C:bI2C_UDB:sda_in_last2_reg\ (fanout=3)
        Properties               : 
        {
        }
}

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\DEBUG_UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DEBUG_UART:BUART:tx_fifo_notfull\
        );
        Output = \DEBUG_UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DEBUG_UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_0\ * 
              \DEBUG_UART:BUART:tx_bitclk_enable_pre\
            + !\DEBUG_UART:BUART:tx_state_1\ * !\DEBUG_UART:BUART:tx_state_0\ * 
              !\DEBUG_UART:BUART:tx_state_2\
        );
        Output = \DEBUG_UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C:bI2C_UDB:start_sample_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:start_sample0_reg\
        );
        Output = \I2C:bI2C_UDB:start_sample_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:status_3\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C:bI2C_UDB:status_3\ * \I2C:bI2C_UDB:tx_reg_empty\ * 
              !\I2C:bI2C_UDB:s_reset\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:s_reset\ * 
              !\I2C:bI2C_UDB:s_state_2\ * !\I2C:bI2C_UDB:s_state_1\ * 
              \I2C:bI2C_UDB:s_state_0\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:s_reset\ * 
              \I2C:bI2C_UDB:s_state_2\ * \I2C:bI2C_UDB:s_state_1\ * 
              !\I2C:bI2C_UDB:s_state_0\
            + \I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:s_reset\ * 
              \I2C:bI2C_UDB:start_sample_reg\
        );
        Output = \I2C:bI2C_UDB:status_3\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C:bI2C_UDB:scl_in_last2_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \DEBUG_UART:Net_9\ ,
        cs_addr_0 => \DEBUG_UART:BUART:counter_load_not\ ,
        ce0_reg => \DEBUG_UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \DEBUG_UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C:sda_x_wire\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              !\I2C:sda_x_wire\ * !\I2C:bI2C_UDB:s_reset\ * 
              \I2C:bI2C_UDB:scl_in_reg\ * \I2C:Net_643_3\
            + !\I2C:sda_x_wire\ * !\I2C:bI2C_UDB:s_reset\ * 
              !\I2C:bI2C_UDB:scl_in_last_reg\ * \I2C:Net_643_3\
            + !\I2C:bI2C_UDB:shift_data_out\ * !\I2C:bI2C_UDB:s_reset\ * 
              !\I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              \I2C:bI2C_UDB:s_state_2\ * !\I2C:bI2C_UDB:s_state_1\ * 
              \I2C:bI2C_UDB:s_state_0\
            + !\I2C:bI2C_UDB:shift_data_out\ * !\I2C:bI2C_UDB:s_reset\ * 
              !\I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              \I2C:bI2C_UDB:s_state_1\ * !\I2C:bI2C_UDB:s_state_0\
            + !\I2C:bI2C_UDB:shift_data_out\ * !\I2C:bI2C_UDB:s_reset\ * 
              \I2C:bI2C_UDB:s_state_2\ * !\I2C:bI2C_UDB:s_state_1\ * 
              \I2C:bI2C_UDB:s_state_0\ * !\I2C:Net_643_3\
            + !\I2C:bI2C_UDB:shift_data_out\ * !\I2C:bI2C_UDB:s_reset\ * 
              \I2C:bI2C_UDB:s_state_1\ * !\I2C:bI2C_UDB:s_state_0\ * 
              !\I2C:Net_643_3\
            + !\I2C:bI2C_UDB:s_reset\ * !\I2C:bI2C_UDB:scl_in_reg\ * 
              \I2C:bI2C_UDB:scl_in_last_reg\ * !\I2C:bI2C_UDB:s_state_2\ * 
              \I2C:bI2C_UDB:s_state_1\ * !\I2C:bI2C_UDB:s_state_0\
            + !\I2C:bI2C_UDB:s_reset\ * !\I2C:bI2C_UDB:s_state_2\ * 
              \I2C:bI2C_UDB:s_state_1\ * !\I2C:bI2C_UDB:s_state_0\ * 
              !\I2C:Net_643_3\
        );
        Output = \I2C:sda_x_wire\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:s_state_1_split\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \I2C:bI2C_UDB:control_4\ * !\I2C:bI2C_UDB:tx_reg_empty\ * 
              !\I2C:bI2C_UDB:scl_in_reg\ * !\I2C:bI2C_UDB:s_state_2\ * 
              \I2C:bI2C_UDB:s_state_1\ * \I2C:bI2C_UDB:s_state_0\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:s_reset\ * 
              !\I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:s_state_2\ * 
              !\I2C:bI2C_UDB:s_state_1\ * \I2C:bI2C_UDB:s_state_0\
            + \I2C:bI2C_UDB:address_match\ * !\I2C:bI2C_UDB:s_reset\ * 
              !\I2C:bI2C_UDB:count_2\ * !\I2C:bI2C_UDB:count_1\ * 
              !\I2C:bI2C_UDB:count_0\ * \I2C:bI2C_UDB:scl_went_high\ * 
              !\I2C:bI2C_UDB:s_state_2\ * !\I2C:bI2C_UDB:s_state_1\ * 
              \I2C:bI2C_UDB:s_state_0\
            + \I2C:bI2C_UDB:s_reset\ * \I2C:bI2C_UDB:s_state_1\
            + \I2C:bI2C_UDB:scl_went_high\ * \I2C:bI2C_UDB:s_state_2\ * 
              \I2C:bI2C_UDB:s_state_1\ * \I2C:bI2C_UDB:s_state_0\
        );
        Output = \I2C:bI2C_UDB:s_state_1_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C:Net_643_3\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\I2C:bI2C_UDB:s_reset\ * !\I2C:bI2C_UDB:scl_in_reg\ * 
              !\I2C:bI2C_UDB:s_state_2\ * \I2C:bI2C_UDB:s_state_1\ * 
              \I2C:bI2C_UDB:s_state_0\
            + !\I2C:bI2C_UDB:s_reset\ * !\I2C:bI2C_UDB:scl_in_reg\ * 
              \I2C:bI2C_UDB:s_state_2\ * !\I2C:bI2C_UDB:s_state_1\ * 
              \I2C:bI2C_UDB:s_state_0\
        );
        Output = \I2C:Net_643_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\I2C:bI2C_UDB:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_40 ,
        control_7 => \I2C:bI2C_UDB:control_7\ ,
        control_6 => \I2C:bI2C_UDB:control_6\ ,
        control_5 => \I2C:bI2C_UDB:control_5\ ,
        control_4 => \I2C:bI2C_UDB:control_4\ ,
        control_3 => \I2C:bI2C_UDB:control_3\ ,
        control_2 => \I2C:bI2C_UDB:control_2\ ,
        control_1 => \I2C:bI2C_UDB:control_1\ ,
        control_0 => \I2C:bI2C_UDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=12, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:status_0\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C:bI2C_UDB:control_3\ * !\I2C:bI2C_UDB:status_0\ * 
              !\I2C:bI2C_UDB:s_reset\ * !\I2C:bI2C_UDB:count_2\ * 
              !\I2C:bI2C_UDB:count_1\ * !\I2C:bI2C_UDB:count_0\ * 
              \I2C:bI2C_UDB:scl_went_high\ * !\I2C:bI2C_UDB:s_state_2\ * 
              !\I2C:bI2C_UDB:s_state_1\ * \I2C:bI2C_UDB:s_state_0\
            + !\I2C:bI2C_UDB:status_3\ * !\I2C:bI2C_UDB:status_0\ * 
              !\I2C:bI2C_UDB:s_reset\ * !\I2C:bI2C_UDB:count_2\ * 
              !\I2C:bI2C_UDB:count_1\ * !\I2C:bI2C_UDB:count_0\ * 
              \I2C:bI2C_UDB:scl_went_high\ * !\I2C:bI2C_UDB:s_state_2\ * 
              !\I2C:bI2C_UDB:s_state_1\ * \I2C:bI2C_UDB:s_state_0\
            + \I2C:bI2C_UDB:status_0_split\
        );
        Output = \I2C:bI2C_UDB:status_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:s_state_0_split\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C:bI2C_UDB:control_3\ * \I2C:bI2C_UDB:status_3\ * 
              !\I2C:bI2C_UDB:address_match\ * !\I2C:bI2C_UDB:count_2\ * 
              !\I2C:bI2C_UDB:count_1\ * !\I2C:bI2C_UDB:count_0\ * 
              \I2C:bI2C_UDB:scl_went_high\ * !\I2C:bI2C_UDB:s_state_2\ * 
              !\I2C:bI2C_UDB:s_state_1\ * \I2C:bI2C_UDB:s_state_0\
            + !\I2C:bI2C_UDB:control_2\ * !\I2C:bI2C_UDB:s_reset\ * 
              \I2C:bI2C_UDB:scl_went_high\ * !\I2C:bI2C_UDB:s_state_2\ * 
              \I2C:bI2C_UDB:s_state_1\ * !\I2C:bI2C_UDB:s_state_0\
            + !\I2C:bI2C_UDB:s_reset\ * !\I2C:bI2C_UDB:count_2\ * 
              !\I2C:bI2C_UDB:count_1\ * !\I2C:bI2C_UDB:count_0\ * 
              \I2C:bI2C_UDB:scl_went_high\ * \I2C:bI2C_UDB:s_state_2\ * 
              \I2C:bI2C_UDB:s_state_1\ * !\I2C:bI2C_UDB:s_state_0\
            + \I2C:bI2C_UDB:s_reset\ * \I2C:bI2C_UDB:s_state_0\
        );
        Output = \I2C:bI2C_UDB:s_state_0_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2C:bI2C_UDB:s_state_2\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C:bI2C_UDB:control_2\ * !\I2C:bI2C_UDB:s_reset\ * 
              \I2C:bI2C_UDB:scl_went_high\ * \I2C:bI2C_UDB:s_state_1\ * 
              !\I2C:bI2C_UDB:s_state_0\
            + !\I2C:bI2C_UDB:s_reset\ * \I2C:bI2C_UDB:s_state_2\ * 
              \I2C:bI2C_UDB:s_state_1\
            + !\I2C:bI2C_UDB:s_reset\ * \I2C:bI2C_UDB:s_state_2\ * 
              \I2C:bI2C_UDB:s_state_0\
        );
        Output = \I2C:bI2C_UDB:s_state_2\ (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:status_1\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C:bI2C_UDB:status_1\ * \I2C:bI2C_UDB:sda_in_reg\ * 
              !\I2C:bI2C_UDB:s_reset\ * \I2C:bI2C_UDB:scl_went_high\ * 
              \I2C:bI2C_UDB:s_state_2\ * \I2C:bI2C_UDB:s_state_1\ * 
              \I2C:bI2C_UDB:s_state_0\
            + \I2C:bI2C_UDB:status_1\ * !\I2C:bI2C_UDB:sda_in_reg\ * 
              \I2C:bI2C_UDB:scl_went_high\ * \I2C:bI2C_UDB:s_state_2\ * 
              \I2C:bI2C_UDB:s_state_1\ * \I2C:bI2C_UDB:s_state_0\
            + \I2C:bI2C_UDB:status_1\ * \I2C:bI2C_UDB:s_reset\
        );
        Output = \I2C:bI2C_UDB:status_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C:bI2C_UDB:sda_in_last_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:status_0_split\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C:bI2C_UDB:status_0\ * \I2C:bI2C_UDB:address_match\ * 
              !\I2C:bI2C_UDB:s_reset\ * !\I2C:bI2C_UDB:count_2\ * 
              !\I2C:bI2C_UDB:count_1\ * !\I2C:bI2C_UDB:count_0\ * 
              \I2C:bI2C_UDB:scl_went_high\ * !\I2C:bI2C_UDB:s_state_2\ * 
              !\I2C:bI2C_UDB:s_state_1\ * \I2C:bI2C_UDB:s_state_0\
            + !\I2C:bI2C_UDB:status_0\ * !\I2C:bI2C_UDB:s_reset\ * 
              \I2C:bI2C_UDB:scl_went_high\ * \I2C:bI2C_UDB:s_state_2\ * 
              \I2C:bI2C_UDB:s_state_1\ * \I2C:bI2C_UDB:s_state_0\
            + \I2C:bI2C_UDB:status_0\ * !\I2C:bI2C_UDB:tx_reg_empty\ * 
              !\I2C:bI2C_UDB:scl_in_reg\ * !\I2C:bI2C_UDB:s_state_2\ * 
              \I2C:bI2C_UDB:s_state_1\ * \I2C:bI2C_UDB:s_state_0\
            + \I2C:bI2C_UDB:status_0\ * !\I2C:bI2C_UDB:tx_reg_empty\ * 
              !\I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:s_state_2\ * 
              !\I2C:bI2C_UDB:s_state_1\ * \I2C:bI2C_UDB:s_state_0\
            + \I2C:bI2C_UDB:status_0\ * \I2C:bI2C_UDB:s_reset\
        );
        Output = \I2C:bI2C_UDB:status_0_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:scl_in_reg\ * 
              !\I2C:bI2C_UDB:s_state_2\ * \I2C:bI2C_UDB:s_state_1\ * 
              \I2C:bI2C_UDB:s_state_0\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:scl_in_reg\ * 
              \I2C:bI2C_UDB:s_state_2\ * !\I2C:bI2C_UDB:s_state_1\ * 
              \I2C:bI2C_UDB:s_state_0\
        );
        Output = \I2C:bI2C_UDB:cs_addr_shifter_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2C:bI2C_UDB:Shifter:u0\
    PORT MAP (
        clock => Net_40 ,
        cs_addr_1 => \I2C:bI2C_UDB:cs_addr_shifter_1\ ,
        cs_addr_0 => \I2C:bI2C_UDB:cs_addr_shifter_0\ ,
        route_si => \I2C:bI2C_UDB:sda_in_reg\ ,
        so_comb => \I2C:bI2C_UDB:shift_data_out\ ,
        f1_blk_stat_comb => \I2C:bI2C_UDB:tx_reg_empty\ ,
        ce0_reg => \I2C:bI2C_UDB:address_match\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
        d0_init = "00000100"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\I2C:bI2C_UDB:StsReg\
    PORT MAP (
        clock => Net_40 ,
        status_5 => \I2C:bI2C_UDB:status_5\ ,
        status_3 => \I2C:bI2C_UDB:status_3\ ,
        status_1 => \I2C:bI2C_UDB:status_1\ ,
        status_0 => \I2C:bI2C_UDB:status_0\ ,
        interrupt => \I2C:Net_697\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:sda_in_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:Net_1109_1\
        );
        Output = \I2C:bI2C_UDB:sda_in_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C:bI2C_UDB:scl_went_high\ * !\I2C:bI2C_UDB:s_state_2\ * 
              !\I2C:bI2C_UDB:s_state_1\ * \I2C:bI2C_UDB:s_state_0\
            + \I2C:bI2C_UDB:scl_went_high\ * \I2C:bI2C_UDB:s_state_2\ * 
              \I2C:bI2C_UDB:s_state_1\ * !\I2C:bI2C_UDB:s_state_0\
        );
        Output = \I2C:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C:bI2C_UDB:counter_en\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C:bI2C_UDB:scl_went_high\ * !\I2C:bI2C_UDB:s_state_2\ * 
              !\I2C:bI2C_UDB:s_state_1\ * \I2C:bI2C_UDB:s_state_0\
            + \I2C:bI2C_UDB:scl_went_high\ * \I2C:bI2C_UDB:s_state_2\ * 
              \I2C:bI2C_UDB:s_state_1\ * !\I2C:bI2C_UDB:s_state_0\
            + \I2C:bI2C_UDB:start_sample_reg\
        );
        Output = \I2C:bI2C_UDB:counter_en\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:s_state_1\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C:bI2C_UDB:control_3\ * !\I2C:bI2C_UDB:s_reset\ * 
              !\I2C:bI2C_UDB:count_2\ * !\I2C:bI2C_UDB:count_1\ * 
              !\I2C:bI2C_UDB:count_0\ * \I2C:bI2C_UDB:scl_went_high\ * 
              !\I2C:bI2C_UDB:s_state_2\ * !\I2C:bI2C_UDB:s_state_1\ * 
              \I2C:bI2C_UDB:s_state_0\
            + !\I2C:bI2C_UDB:control_2\ * \I2C:bI2C_UDB:scl_went_high\ * 
              !\I2C:bI2C_UDB:s_state_2\ * \I2C:bI2C_UDB:s_state_1\ * 
              !\I2C:bI2C_UDB:s_state_0\
            + !\I2C:bI2C_UDB:status_3\ * !\I2C:bI2C_UDB:s_reset\ * 
              !\I2C:bI2C_UDB:count_2\ * !\I2C:bI2C_UDB:count_1\ * 
              !\I2C:bI2C_UDB:count_0\ * \I2C:bI2C_UDB:scl_went_high\ * 
              !\I2C:bI2C_UDB:s_state_2\ * !\I2C:bI2C_UDB:s_state_1\ * 
              \I2C:bI2C_UDB:s_state_0\
            + \I2C:bI2C_UDB:s_state_1_split\
        );
        Output = \I2C:bI2C_UDB:s_state_1\ (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\I2C:bI2C_UDB:Slave:BitCounter\
    PORT MAP (
        clock => Net_40 ,
        reset => \I2C:bI2C_UDB:s_reset\ ,
        enable => \I2C:bI2C_UDB:counter_en\ ,
        count_6 => \I2C:bI2C_UDB:foo_3\ ,
        count_5 => \I2C:bI2C_UDB:foo_2\ ,
        count_4 => \I2C:bI2C_UDB:foo_1\ ,
        count_3 => \I2C:bI2C_UDB:foo_0\ ,
        count_2 => \I2C:bI2C_UDB:count_2\ ,
        count_1 => \I2C:bI2C_UDB:count_1\ ,
        count_0 => \I2C:bI2C_UDB:count_0\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC_DelSig:IRQ\
        PORT MAP (
            interrupt => Net_13 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =ADC_ISR
        PORT MAP (
            interrupt => Net_13 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=3]: 
Pin : Name = Potentiometer_Pin23(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Potentiometer_Pin23(0)__PA ,
        analog_term => Net_17 ,
        pad => Potentiometer_Pin23(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LM35_Pin24(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LM35_Pin24(0)__PA ,
        analog_term => Net_18 ,
        pad => LM35_Pin24(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin25(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin25(0)__PA ,
        analog_term => Net_19 ,
        pad => Pin25(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin26(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin26(0)__PA ,
        analog_term => Net_20 ,
        pad => Pin26(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL(0)__PA ,
        fb => \I2C:Net_1109_0\ ,
        pin_input => \I2C:Net_643_3\ ,
        pad => SCL(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA(0)__PA ,
        fb => \I2C:Net_1109_1\ ,
        pin_input => \I2C:sda_x_wire\ ,
        pad => SDA(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx(0)__PA ,
        fb => Net_92 ,
        pad => Rx(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx(0)__PA ,
        pin_input => Net_52 ,
        pad => Tx(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=1]: 
Pin : Name = RST(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RST(0)__PA ,
        fb => Net_42 ,
        pad => RST(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC_DelSig:Net_93\ ,
            dclk_0 => \ADC_DelSig:Net_93_local\ ,
            dclk_glb_1 => Net_40 ,
            dclk_1 => Net_40_local ,
            aclk_glb_0 => Net_14 ,
            aclk_0 => Net_14_local ,
            clk_a_dig_glb_0 => Net_14_adig ,
            clk_a_dig_0 => Net_14_adig_local ,
            dclk_glb_2 => \DEBUG_UART:Net_9\ ,
            dclk_2 => \DEBUG_UART:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC_DelSig:DSM\
        PORT MAP (
            aclock => Net_14 ,
            vplus => Net_10 ,
            vminus => \ADC_DelSig:Net_20\ ,
            reset_dec => \ADC_DelSig:mod_reset\ ,
            extclk_cp_udb => \ADC_DelSig:Net_93_local\ ,
            ext_pin_1 => \ADC_DelSig:Net_249\ ,
            ext_pin_2 => \ADC_DelSig:Net_257\ ,
            ext_vssa => \ADC_DelSig:Net_109\ ,
            qtz_ref => \ADC_DelSig:Net_34\ ,
            dec_clock => \ADC_DelSig:aclock\ ,
            mod_dat_3 => \ADC_DelSig:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig:mod_dat_0\ ,
            dout_udb_7 => \ADC_DelSig:Net_245_7\ ,
            dout_udb_6 => \ADC_DelSig:Net_245_6\ ,
            dout_udb_5 => \ADC_DelSig:Net_245_5\ ,
            dout_udb_4 => \ADC_DelSig:Net_245_4\ ,
            dout_udb_3 => \ADC_DelSig:Net_245_3\ ,
            dout_udb_2 => \ADC_DelSig:Net_245_2\ ,
            dout_udb_1 => \ADC_DelSig:Net_245_1\ ,
            dout_udb_0 => \ADC_DelSig:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 16
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC_DelSig:DEC\
        PORT MAP (
            aclock => \ADC_DelSig:aclock\ ,
            mod_dat_3 => \ADC_DelSig:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_DelSig:mod_reset\ ,
            interrupt => Net_13 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\ADC_DelSig:vRef_2\
        PORT MAP (
            vout => \ADC_DelSig:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_DelSig:AMux\
        PORT MAP (
            muxin_1 => \ADC_DelSig:Net_35\ ,
            muxin_0 => \ADC_DelSig:Net_244\ ,
            vout => \ADC_DelSig:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux
        PORT MAP (
            muxin_3 => Net_20 ,
            muxin_2 => Net_19 ,
            muxin_1 => Net_18 ,
            muxin_0 => Net_17 ,
            vout => Net_10 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "0000"
            muxin_width = 4
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                        | 
Port | Pin | Fixed |      Type |       Drive Mode |                   Name | Connections
-----+-----+-------+-----------+------------------+------------------------+-------------------------------------------
   2 |   3 |     * |      NONE |      HI_Z_ANALOG | Potentiometer_Pin23(0) | Analog(Net_17)
     |   4 |     * |      NONE |      HI_Z_ANALOG |          LM35_Pin24(0) | Analog(Net_18)
     |   5 |     * |      NONE |      HI_Z_ANALOG |               Pin25(0) | Analog(Net_19)
     |   6 |     * |      NONE |      HI_Z_ANALOG |               Pin26(0) | Analog(Net_20)
-----+-----+-------+-----------+------------------+------------------------+-------------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |                 SCL(0) | FB(\I2C:Net_1109_0\), In(\I2C:Net_643_3\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |                 SDA(0) | FB(\I2C:Net_1109_1\), In(\I2C:sda_x_wire\)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |                  Rx(0) | FB(Net_92)
     |   7 |     * |      NONE |         CMOS_OUT |                  Tx(0) | In(Net_52)
-----+-----+-------+-----------+------------------+------------------------+-------------------------------------------
  15 |   1 |       |      NONE |     HI_Z_DIGITAL |                 RST(0) | FB(Net_42)
-----------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.043ms
Digital Placement phase: Elapsed time ==> 1s.697ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Project-DAQ_for_RaspberryPi_r.vh2" --pcf-path "Project-DAQ_for_RaspberryPi.pco" --des-name "Project-DAQ_for_RaspberryPi" --dsf-path "Project-DAQ_for_RaspberryPi.dsf" --sdc-path "Project-DAQ_for_RaspberryPi.sdc" --lib-path "Project-DAQ_for_RaspberryPi_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.023ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.161ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.026ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Project-DAQ_for_RaspberryPi_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.378ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.227ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.015ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.016ms
API generation phase: Elapsed time ==> 1s.197ms
Dependency generation phase: Elapsed time ==> 0s.008ms
Cleanup phase: Elapsed time ==> 0s.000ms
