<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN"
          "http://www.w3.org/TR/html4/strict.dtd">
<html>

<head>
  <title>DEC21140A-dml</title>
  <style>@import url(style.css);</style>
</head>

<body class="jdocu_main">
<script type="text/javascript">
parent.frames['toc'].d.openTo(682, true);
</script>
<a name="label5056"></a><p class="jdocu_navbarp"><span class="jdocu_navbar">VIRTUTECH CONFIDENTIAL&nbsp;&nbsp;&nbsp;&nbsp;<a class="jdocu" href="topic68.html">Previous</a> - <a class="jdocu" href="topic15.html">Up</a> - <a class="jdocu" href="topic70.html">Next</a></span></p>
<h3 class="jdocu">DEC21140A-dml</h3 class="jdocu">


<a name="label5057"></a><dl class="jdocu_di">


<dt class="jdocu_di"><b>Provided by</b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic14.html#label2586">DEC21140A-dml</a></dd>


<dt class="jdocu_di"><b>Class Hierarchy</b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic48.html#label4590">conf-object</a> &#8594; <a class="jdocu" href="topic150.html#label7612">log-object</a> &#8594; <b>DEC21140A-dml</b></dd>


<dt class="jdocu_di"><b>Interfaces Implemented</b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic508.html#label17766">log_object</a>, <a class="jdocu" href="topic506.html#label17759">io_memory</a>, <a class="jdocu" href="topic517.html#label17806">pci_device</a>, <a class="jdocu" href="topic500.html#label17741">ieee_802_3_mac</a>, <a class="jdocu" href="topic497.html#label17731">event_poster</a></dd>

<dt class="jdocu_di_description">Description</dt><dd class="jdocu_di_description">


DEC21140A ethernet controller.

</dd>

</dl>
<a name="label5058"></a><h4 class="jdocu">Attributes</h4 class="jdocu">


<dl class="jdocu_di">


<dt class="jdocu_di"><b>Attributes inherited from class <a class="jdocu" href="topic48.html#label4590">conf-object</a></b></dt><dd class="jdocu_di">
<i><a class="jdocu" href="topic48.html#label4593">attributes</a></i>, <i><a class="jdocu" href="topic48.html#label4594">classname</a></i>, <i><a class="jdocu" href="topic48.html#label4595">component</a></i>, <i><a class="jdocu" href="topic48.html#label4596">iface</a></i>, <i><a class="jdocu" href="topic48.html#label4597">name</a></i>, <i><a class="jdocu" href="topic48.html#label4598">object_id</a></i>, <i><a class="jdocu" href="topic48.html#label4599">queue</a></i></dd>


<dt class="jdocu_di"><b>Attributes inherited from class <a class="jdocu" href="topic150.html#label7612">log-object</a></b></dt><dd class="jdocu_di">
<i><a class="jdocu" href="topic150.html#label7615">access_count</a></i>, <i><a class="jdocu" href="topic150.html#label7616">log_buffer</a></i>, <i><a class="jdocu" href="topic150.html#label7617">log_buffer_last</a></i>, <i><a class="jdocu" href="topic150.html#label7618">log_buffer_size</a></i>, <i><a class="jdocu" href="topic150.html#label7619">log_group_mask</a></i>, <i><a class="jdocu" href="topic150.html#label7620">log_groups</a></i>, <i><a class="jdocu" href="topic150.html#label7621">log_level</a></i>, <i><a class="jdocu" href="topic150.html#label7622">log_type_mask</a></i></dd>


<dt class="jdocu_di"><b>Attribute List</b></dt><dd class="jdocu_di">
<dl><dt><b><i>config_registers</i></b></dt><a name="label5059"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>[i*]</b>.
<p>
The PCI configuration registers, each 32 bits in size.</dd></dl>
<dl><dt><b><i>csr_csr0</i></b></dt><a name="label5060"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Bus mode</dd></dl>
<dl><dt><b><i>csr_csr1</i></b></dt><a name="label5061"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Transmit Poll Demand</dd></dl>
<dl><dt><b><i>csr_csr10</i></b></dt><a name="label5062"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Boot ROM programming address</dd></dl>
<dl><dt><b><i>csr_csr11</i></b></dt><a name="label5063"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
General-purpose timer</dd></dl>
<dl><dt><b><i>csr_csr12</i></b></dt><a name="label5064"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
General-purpose port</dd></dl>
<dl><dt><b><i>csr_csr13</i></b></dt><a name="label5065"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Reserved</dd></dl>
<dl><dt><b><i>csr_csr14</i></b></dt><a name="label5066"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Reserved</dd></dl>
<dl><dt><b><i>csr_csr15</i></b></dt><a name="label5067"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Watchdog timer</dd></dl>
<dl><dt><b><i>csr_csr2</i></b></dt><a name="label5068"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Receive Poll Demand</dd></dl>
<dl><dt><b><i>csr_csr3</i></b></dt><a name="label5069"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Receive List Base Address</dd></dl>
<dl><dt><b><i>csr_csr4</i></b></dt><a name="label5070"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Transmit List Base Address</dd></dl>
<dl><dt><b><i>csr_csr5</i></b></dt><a name="label5071"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Status</dd></dl>
<dl><dt><b><i>csr_csr6</i></b></dt><a name="label5072"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Operation Mode</dd></dl>
<dl><dt><b><i>csr_csr7</i></b></dt><a name="label5073"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Interrupt enable</dd></dl>
<dl><dt><b><i>csr_csr8</i></b></dt><a name="label5074"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Missed frames and overflow counter</dd></dl>
<dl><dt><b><i>csr_csr9</i></b></dt><a name="label5075"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Boot ROM, serial ROM and MII management</dd></dl>
<dl><dt><b><i>csr_current_rx_address</i></b></dt><a name="label5076"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register csr.current_rx_address</dd></dl>
<dl><dt><b><i>csr_current_tx_address</i></b></dt><a name="label5077"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register csr.current_tx_address</dd></dl>
<dl><dt><b><i>expansion_rom</i></b></dt><a name="label5078"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Object or Nil</b>.
<p>
Undocumented</dd></dl>
<dl><dt><b><i>mii_bus</i></b></dt><a name="label5079"></a><dd><b>Required</b> attribute; <b>read/write</b> access; type: <b>Object</b>.
<p>
MII Management Bus</dd></dl>
<dl><dt><b><i>pci_bus</i></b></dt><a name="label5080"></a><dd><b>Required</b> attribute; <b>read/write</b> access; type: <b>Object</b>.
<p>
The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.</dd></dl>
<dl><dt><b><i>pci_config_base_address_0</i></b></dt><a name="label5081"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.base_address_0</dd></dl>
<dl><dt><b><i>pci_config_base_address_1</i></b></dt><a name="label5082"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.base_address_1</dd></dl>
<dl><dt><b><i>pci_config_base_address_2</i></b></dt><a name="label5083"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.base_address_2</dd></dl>
<dl><dt><b><i>pci_config_base_address_3</i></b></dt><a name="label5084"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.base_address_3</dd></dl>
<dl><dt><b><i>pci_config_base_address_4</i></b></dt><a name="label5085"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.base_address_4</dd></dl>
<dl><dt><b><i>pci_config_base_address_5</i></b></dt><a name="label5086"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.base_address_5</dd></dl>
<dl><dt><b><i>pci_config_bist</i></b></dt><a name="label5087"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.bist</dd></dl>
<dl><dt><b><i>pci_config_bus_address</i></b></dt><a name="label5088"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.bus_address</dd></dl>
<dl><dt><b><i>pci_config_cache_line_size</i></b></dt><a name="label5089"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.cache_line_size</dd></dl>
<dl><dt><b><i>pci_config_capabilities_ptr</i></b></dt><a name="label5090"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.capabilities_ptr</dd></dl>
<dl><dt><b><i>pci_config_cardbus_cis_ptr</i></b></dt><a name="label5091"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.cardbus_cis_ptr</dd></dl>
<dl><dt><b><i>pci_config_cfdd</i></b></dt><a name="label5092"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Device and driver area</dd></dl>
<dl><dt><b><i>pci_config_class_code</i></b></dt><a name="label5093"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.class_code</dd></dl>
<dl><dt><b><i>pci_config_command</i></b></dt><a name="label5094"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
The PCI command register.</dd></dl>
<dl><dt><b><i>pci_config_device_id</i></b></dt><a name="label5095"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
The Device ID of the PCI device</dd></dl>
<dl><dt><b><i>pci_config_expansion_rom_base</i></b></dt><a name="label5096"></a><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Expansion ROM base address</dd></dl>
<dl><dt><b><i>pci_config_header_type</i></b></dt><a name="label5097"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.header_type</dd></dl>
<dl><dt><b><i>pci_config_interrupt_line</i></b></dt><a name="label5098"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.interrupt_line</dd></dl>
<dl><dt><b><i>pci_config_interrupt_pin</i></b></dt><a name="label5099"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.interrupt_pin</dd></dl>
<dl><dt><b><i>pci_config_interrupts</i></b></dt><a name="label5100"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.interrupts</dd></dl>
<dl><dt><b><i>pci_config_latency_timer</i></b></dt><a name="label5101"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.latency_timer</dd></dl>
<dl><dt><b><i>pci_config_max_lat</i></b></dt><a name="label5102"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.max_lat</dd></dl>
<dl><dt><b><i>pci_config_min_gnt</i></b></dt><a name="label5103"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.min_gnt</dd></dl>
<dl><dt><b><i>pci_config_reserved1</i></b></dt><a name="label5104"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.reserved1</dd></dl>
<dl><dt><b><i>pci_config_reserved2</i></b></dt><a name="label5105"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.reserved2</dd></dl>
<dl><dt><b><i>pci_config_revision_id</i></b></dt><a name="label5106"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.revision_id</dd></dl>
<dl><dt><b><i>pci_config_status</i></b></dt><a name="label5107"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.status</dd></dl>
<dl><dt><b><i>pci_config_subsystem_id</i></b></dt><a name="label5108"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.subsystem_id</dd></dl>
<dl><dt><b><i>pci_config_subsystem_vendor_id</i></b></dt><a name="label5109"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
register pci_config.subsystem_vendor_id</dd></dl>
<dl><dt><b><i>pci_config_vendor_id</i></b></dt><a name="label5110"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
The Vendor ID of the PCI device</dd></dl>
<dl><dt><b><i>phy</i></b></dt><a name="label5111"></a><dd><b>Required</b> attribute; <b>read/write</b> access; type: <b>Object</b>.
<p>
Phy object</dd></dl>
<dl><dt><b><i>serial_eeprom</i></b></dt><a name="label5112"></a><dd><b>Required</b> attribute; <b>read/write</b> access; type: <b>Object</b>.
<p>
Serial EEPROM</dd></dl>
</dd>

</dl>

<a name="label5113"></a><h4 class="jdocu">Command List</h4 class="jdocu">


<dl class="jdocu_di">


<dt class="jdocu_di"><b>Commands defined by interface <a class="jdocu" href="topic508.html#label17766">log_object</a></b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic508.html#label17770">log</a>, <a class="jdocu" href="topic508.html#label17772">log-group</a>, <a class="jdocu" href="topic508.html#label17774">log-level</a>, <a class="jdocu" href="topic508.html#label17776">log-size</a>, <a class="jdocu" href="topic508.html#label17778">log-type</a></dd>

</dl>

<p class="jdocu_navbarp"><span class="jdocu_navbar">VIRTUTECH CONFIDENTIAL&nbsp;&nbsp;&nbsp;&nbsp;<a class="jdocu" href="topic68.html">Previous</a> - <a class="jdocu" href="topic15.html">Up</a> - <a class="jdocu" href="topic70.html">Next</a></span></p>
</body>
</html>
