\hypertarget{group___library__configuration__section}{}\section{Library\+\_\+configuration\+\_\+section}
\label{group___library__configuration__section}\index{Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___library__configuration__section_ga5ff454728a9a164b5469717c044546f4}\label{group___library__configuration__section_ga5ff454728a9a164b5469717c044546f4}} 
\#define \hyperlink{group___library__configuration__section_ga5ff454728a9a164b5469717c044546f4}{S\+T\+M32\+F0}
\begin{DoxyCompactList}\small\item\em S\+T\+M32 Family. \end{DoxyCompactList}\item 
\#define \hyperlink{group___library__configuration__section_ga66dd4a5456033130cc762ae237487dbb}{\+\_\+\+\_\+\+S\+T\+M32\+F0\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN}~(0x02)
\begin{DoxyCompactList}\small\item\em Comment the line below if you will not use the peripherals drivers. In this case, these drivers will not be included and the application code will be based on direct access to peripherals registers. \end{DoxyCompactList}\item 
\#define \hyperlink{group___library__configuration__section_ga27cda80c27dab2457fbd235e998db878}{\+\_\+\+\_\+\+S\+T\+M32\+F0\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B1}~(0x03)
\item 
\#define \hyperlink{group___library__configuration__section_gae421b39741c9fd5aa0f7d4ccf6b6b253}{\+\_\+\+\_\+\+S\+T\+M32\+F0\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B2}~(0x01)
\item 
\#define \hyperlink{group___library__configuration__section_ga745d01d9751b23c2157e1a6710d75235}{\+\_\+\+\_\+\+S\+T\+M32\+F0\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+RC}~(0x00)
\item 
\#define {\bfseries \+\_\+\+\_\+\+S\+T\+M32\+F0\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+ON}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___library__configuration__section_gabdc7a0a890fd222cbd0c09e25a1cf438}\label{group___library__configuration__section_gabdc7a0a890fd222cbd0c09e25a1cf438}} 
\index{Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}!\+\_\+\+\_\+\+S\+T\+M32\+F0\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+ON@{\+\_\+\+\_\+\+S\+T\+M32\+F0\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+ON}}
\index{\+\_\+\+\_\+\+S\+T\+M32\+F0\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+ON@{\+\_\+\+\_\+\+S\+T\+M32\+F0\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+ON}!Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+S\+T\+M32\+F0\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+ON}{\_\_STM32F0\_DEVICE\_VERSION}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+S\+T\+M32\+F0\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+ON}

{\bfseries Value\+:}
\begin{DoxyCode}
((\hyperlink{group___library__configuration__section_ga66dd4a5456033130cc762ae237487dbb}{\_\_STM32F0\_DEVICE\_VERSION\_MAIN} << 24)\(\backslash\)
                                        |(\hyperlink{group___library__configuration__section_ga27cda80c27dab2457fbd235e998db878}{\_\_STM32F0\_DEVICE\_VERSION\_SUB1} << 16)
      \(\backslash\)
                                        |(\hyperlink{group___library__configuration__section_gae421b39741c9fd5aa0f7d4ccf6b6b253}{\_\_STM32F0\_DEVICE\_VERSION\_SUB2} << 8 )
      \(\backslash\)
                                        |(\hyperlink{group___library__configuration__section_ga745d01d9751b23c2157e1a6710d75235}{\_\_STM32F0\_DEVICE\_VERSION\_RC}))
\end{DoxyCode}
\mbox{\Hypertarget{group___library__configuration__section_ga66dd4a5456033130cc762ae237487dbb}\label{group___library__configuration__section_ga66dd4a5456033130cc762ae237487dbb}} 
\index{Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}!\+\_\+\+\_\+\+S\+T\+M32\+F0\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN@{\+\_\+\+\_\+\+S\+T\+M32\+F0\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN}}
\index{\+\_\+\+\_\+\+S\+T\+M32\+F0\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN@{\+\_\+\+\_\+\+S\+T\+M32\+F0\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN}!Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+S\+T\+M32\+F0\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN}{\_\_STM32F0\_DEVICE\_VERSION\_MAIN}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+S\+T\+M32\+F0\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN~(0x02)}



Comment the line below if you will not use the peripherals drivers. In this case, these drivers will not be included and the application code will be based on direct access to peripherals registers. 

$<$ S\+T\+M32\+F030x4, S\+T\+M32\+F030x6 Devices (S\+T\+M32\+F030xx microcontrollers where the Flash memory ranges between 16 and 32 Kbytes)

$<$ S\+T\+M32\+F030x8 Devices (S\+T\+M32\+F030xx microcontrollers where the Flash memory is 64 Kbytes)

$<$ S\+T\+M32\+F031x4, S\+T\+M32\+F031x6 Devices (S\+T\+M32\+F031xx microcontrollers where the Flash memory ranges between 16 and 32 Kbytes)

$<$ S\+T\+M32\+F038xx Devices (S\+T\+M32\+F038xx microcontrollers where the Flash memory is 32 Kbytes)

$<$ S\+T\+M32\+F042x4, S\+T\+M32\+F042x6 Devices (S\+T\+M32\+F042xx microcontrollers where the Flash memory ranges between 16 and 32 Kbytes)

$<$ S\+T\+M32\+F048xx Devices (S\+T\+M32\+F042xx microcontrollers where the Flash memory is 32 Kbytes)

$<$ S\+T\+M32\+F051x4, S\+T\+M32\+F051x6, S\+T\+M32\+F051x8 Devices (S\+T\+M32\+F051xx microcontrollers where the Flash memory ranges between 16 and 64 Kbytes)

$<$ S\+T\+M32\+F058xx Devices (S\+T\+M32\+F058xx microcontrollers where the Flash memory is 64 Kbytes)

$<$ S\+T\+M32\+F070x6 Devices (S\+T\+M32\+F070x6 microcontrollers where the Flash memory ranges between 16 and 32 Kbytes)

$<$ S\+T\+M32\+F070xB Devices (S\+T\+M32\+F070xB microcontrollers where the Flash memory ranges between 64 and 128 Kbytes)

$<$ S\+T\+M32\+F071x8, S\+T\+M32\+F071xB Devices (S\+T\+M32\+F071xx microcontrollers where the Flash memory ranges between 64 and 128 Kbytes)

$<$ S\+T\+M32\+F072x8, S\+T\+M32\+F072xB Devices (S\+T\+M32\+F072xx microcontrollers where the Flash memory ranges between 64 and 128 Kbytes)

$<$ S\+T\+M32\+F078xx Devices (S\+T\+M32\+F078xx microcontrollers where the Flash memory is 128 Kbytes)

$<$ S\+T\+M32\+F030xC Devices (S\+T\+M32\+F030xC microcontrollers where the Flash memory is 256 Kbytes)

$<$ S\+T\+M32\+F091xB, S\+T\+M32\+F091xC Devices (S\+T\+M32\+F091xx microcontrollers where the Flash memory ranges between 128 and 256 Kbytes)

$<$ S\+T\+M32\+F098xx Devices (S\+T\+M32\+F098xx microcontrollers where the Flash memory is 256 Kbytes) C\+M\+S\+IS Device version number V2.\+3.\+1\mbox{[}31\+:24\mbox{]} main version \mbox{\Hypertarget{group___library__configuration__section_ga745d01d9751b23c2157e1a6710d75235}\label{group___library__configuration__section_ga745d01d9751b23c2157e1a6710d75235}} 
\index{Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}!\+\_\+\+\_\+\+S\+T\+M32\+F0\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+RC@{\+\_\+\+\_\+\+S\+T\+M32\+F0\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+RC}}
\index{\+\_\+\+\_\+\+S\+T\+M32\+F0\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+RC@{\+\_\+\+\_\+\+S\+T\+M32\+F0\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+RC}!Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+S\+T\+M32\+F0\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+RC}{\_\_STM32F0\_DEVICE\_VERSION\_RC}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+S\+T\+M32\+F0\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+RC~(0x00)}

\mbox{[}7\+:0\mbox{]} release candidate \mbox{\Hypertarget{group___library__configuration__section_ga27cda80c27dab2457fbd235e998db878}\label{group___library__configuration__section_ga27cda80c27dab2457fbd235e998db878}} 
\index{Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}!\+\_\+\+\_\+\+S\+T\+M32\+F0\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B1@{\+\_\+\+\_\+\+S\+T\+M32\+F0\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B1}}
\index{\+\_\+\+\_\+\+S\+T\+M32\+F0\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B1@{\+\_\+\+\_\+\+S\+T\+M32\+F0\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B1}!Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+S\+T\+M32\+F0\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B1}{\_\_STM32F0\_DEVICE\_VERSION\_SUB1}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+S\+T\+M32\+F0\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B1~(0x03)}

\mbox{[}23\+:16\mbox{]} sub1 version \mbox{\Hypertarget{group___library__configuration__section_gae421b39741c9fd5aa0f7d4ccf6b6b253}\label{group___library__configuration__section_gae421b39741c9fd5aa0f7d4ccf6b6b253}} 
\index{Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}!\+\_\+\+\_\+\+S\+T\+M32\+F0\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B2@{\+\_\+\+\_\+\+S\+T\+M32\+F0\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B2}}
\index{\+\_\+\+\_\+\+S\+T\+M32\+F0\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B2@{\+\_\+\+\_\+\+S\+T\+M32\+F0\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B2}!Library\+\_\+configuration\+\_\+section@{Library\+\_\+configuration\+\_\+section}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+S\+T\+M32\+F0\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B2}{\_\_STM32F0\_DEVICE\_VERSION\_SUB2}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+S\+T\+M32\+F0\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B2~(0x01)}

\mbox{[}15\+:8\mbox{]} sub2 version 