0.7
2020.2
Apr 18 2022
16:05:34
D:/projects/DCL/Lab1/Lab1.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
D:/projects/DCL/Lab1/Lab1.srcs/sim_1/imports/數電實驗/testbench_lab1.v,1663590390,verilog,,,,SeqMultiplier_tb,,,,,,,,
D:/projects/DCL/Lab1/Lab1.srcs/sources_1/new/SeqMultiplier.v,1663587755,verilog,,D:/projects/DCL/Lab1/Lab1.srcs/sim_1/imports/數電實驗/testbench_lab1.v,,SeqMultiplier,,,,,,,,
