{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# 1pCPU - A small 8 bit CPU in MyHDL\n",
    "\n",
    "This is a fork (for synthesis experiments) of:\n",
    "\n",
    "[https://github.com/pcornier/1pCPU](https://github.com/pcornier/1pCPU)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Defaulting to user installation because normal site-packages is not writeable\n",
      "Requirement already satisfied: pandas in /home/testing/.local/lib/python3.8/site-packages (1.2.4)\n",
      "Requirement already satisfied: pytz>=2017.3 in /home/testing/.local/lib/python3.8/site-packages (from pandas) (2021.1)\n",
      "Requirement already satisfied: python-dateutil>=2.7.3 in /home/testing/.local/lib/python3.8/site-packages (from pandas) (2.8.1)\n",
      "Requirement already satisfied: numpy>=1.16.5 in /home/testing/.local/lib/python3.8/site-packages (from pandas) (1.20.3)\n",
      "Requirement already satisfied: six>=1.5 in /home/testing/.local/lib/python3.8/site-packages (from python-dateutil>=2.7.3->pandas) (1.16.0)\n",
      "\u001b[33mWARNING: You are using pip version 21.1.1; however, version 21.1.2 is available.\n",
      "You should consider upgrading via the '/usr/local/bin/python -m pip install --upgrade pip' command.\u001b[0m\n"
     ]
    }
   ],
   "source": [
    "!pip install pandas"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [],
   "source": [
    "import sys\n",
    "sys.path.insert(0, '../../..')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "data": {
      "text/html": [
       "<style  type=\"text/css\" >\n",
       "#T_46a97_row0_col0,#T_46a97_row0_col1,#T_46a97_row0_col4,#T_46a97_row0_col5,#T_46a97_row0_col10,#T_46a97_row0_col11,#T_46a97_row0_col12,#T_46a97_row0_col13,#T_46a97_row0_col14,#T_46a97_row0_col15,#T_46a97_row0_col17,#T_46a97_row0_col18,#T_46a97_row0_col19,#T_46a97_row0_col20,#T_46a97_row1_col1,#T_46a97_row1_col2,#T_46a97_row1_col3,#T_46a97_row1_col6,#T_46a97_row1_col7,#T_46a97_row1_col8,#T_46a97_row1_col9,#T_46a97_row1_col16,#T_46a97_row1_col17,#T_46a97_row1_col18,#T_46a97_row1_col19,#T_46a97_row1_col20,#T_46a97_row2_col2,#T_46a97_row2_col3,#T_46a97_row2_col4,#T_46a97_row2_col5,#T_46a97_row2_col6,#T_46a97_row2_col7,#T_46a97_row2_col8,#T_46a97_row2_col9,#T_46a97_row2_col10,#T_46a97_row2_col11,#T_46a97_row2_col12,#T_46a97_row2_col13,#T_46a97_row2_col14,#T_46a97_row2_col15,#T_46a97_row2_col16,#T_46a97_row2_col17,#T_46a97_row2_col18,#T_46a97_row3_col0,#T_46a97_row3_col1,#T_46a97_row3_col2,#T_46a97_row3_col3,#T_46a97_row3_col4,#T_46a97_row3_col5,#T_46a97_row3_col6,#T_46a97_row3_col7,#T_46a97_row3_col8,#T_46a97_row3_col9,#T_46a97_row3_col10,#T_46a97_row3_col11,#T_46a97_row3_col12,#T_46a97_row3_col13,#T_46a97_row3_col14,#T_46a97_row3_col15,#T_46a97_row3_col16,#T_46a97_row3_col19,#T_46a97_row3_col20,#T_46a97_row4_col2,#T_46a97_row4_col3,#T_46a97_row4_col4,#T_46a97_row4_col5,#T_46a97_row4_col6,#T_46a97_row4_col7,#T_46a97_row4_col8,#T_46a97_row4_col9,#T_46a97_row4_col10,#T_46a97_row4_col11,#T_46a97_row4_col12,#T_46a97_row4_col13,#T_46a97_row4_col14,#T_46a97_row4_col15,#T_46a97_row4_col16,#T_46a97_row4_col17,#T_46a97_row4_col18,#T_46a97_row4_col19,#T_46a97_row4_col20{\n",
       "            background-color:  #f55;\n",
       "        }#T_46a97_row0_col2,#T_46a97_row0_col3,#T_46a97_row0_col6,#T_46a97_row0_col7,#T_46a97_row0_col8,#T_46a97_row0_col9,#T_46a97_row0_col16,#T_46a97_row1_col0,#T_46a97_row1_col4,#T_46a97_row1_col5,#T_46a97_row1_col10,#T_46a97_row1_col11,#T_46a97_row1_col12,#T_46a97_row1_col13,#T_46a97_row1_col14,#T_46a97_row1_col15,#T_46a97_row2_col0,#T_46a97_row2_col1,#T_46a97_row2_col19,#T_46a97_row2_col20,#T_46a97_row3_col17,#T_46a97_row3_col18,#T_46a97_row4_col0,#T_46a97_row4_col1{\n",
       "            background-color:  #5f5;\n",
       "        }</style><table id=\"T_46a97_\" ><thead>    <tr>        <th class=\"blank level0\" ></th>        <th class=\"col_heading level0 col0\" >LDA</th>        <th class=\"col_heading level0 col1\" >STA</th>        <th class=\"col_heading level0 col2\" >PHA</th>        <th class=\"col_heading level0 col3\" >PLA</th>        <th class=\"col_heading level0 col4\" >ASL</th>        <th class=\"col_heading level0 col5\" >ASR</th>        <th class=\"col_heading level0 col6\" >TXA</th>        <th class=\"col_heading level0 col7\" >TAX</th>        <th class=\"col_heading level0 col8\" >INX</th>        <th class=\"col_heading level0 col9\" >DEX</th>        <th class=\"col_heading level0 col10\" >ADD</th>        <th class=\"col_heading level0 col11\" >SUB</th>        <th class=\"col_heading level0 col12\" >AND</th>        <th class=\"col_heading level0 col13\" >OR</th>        <th class=\"col_heading level0 col14\" >XOR</th>        <th class=\"col_heading level0 col15\" >CMP</th>        <th class=\"col_heading level0 col16\" >RTS</th>        <th class=\"col_heading level0 col17\" >JNZ</th>        <th class=\"col_heading level0 col18\" >JZ</th>        <th class=\"col_heading level0 col19\" >JSR</th>        <th class=\"col_heading level0 col20\" >JMP</th>    </tr></thead><tbody>\n",
       "                <tr>\n",
       "                        <th id=\"T_46a97_level0_row0\" class=\"row_heading level0 row0\" >IMP</th>\n",
       "                        <td id=\"T_46a97_row0_col0\" class=\"data row0 col0\" >0x0</td>\n",
       "                        <td id=\"T_46a97_row0_col1\" class=\"data row0 col1\" >0x8</td>\n",
       "                        <td id=\"T_46a97_row0_col2\" class=\"data row0 col2\" >0x10</td>\n",
       "                        <td id=\"T_46a97_row0_col3\" class=\"data row0 col3\" >0x18</td>\n",
       "                        <td id=\"T_46a97_row0_col4\" class=\"data row0 col4\" >0x20</td>\n",
       "                        <td id=\"T_46a97_row0_col5\" class=\"data row0 col5\" >0x28</td>\n",
       "                        <td id=\"T_46a97_row0_col6\" class=\"data row0 col6\" >0x30</td>\n",
       "                        <td id=\"T_46a97_row0_col7\" class=\"data row0 col7\" >0x38</td>\n",
       "                        <td id=\"T_46a97_row0_col8\" class=\"data row0 col8\" >0x40</td>\n",
       "                        <td id=\"T_46a97_row0_col9\" class=\"data row0 col9\" >0x48</td>\n",
       "                        <td id=\"T_46a97_row0_col10\" class=\"data row0 col10\" >0x50</td>\n",
       "                        <td id=\"T_46a97_row0_col11\" class=\"data row0 col11\" >0x58</td>\n",
       "                        <td id=\"T_46a97_row0_col12\" class=\"data row0 col12\" >0x60</td>\n",
       "                        <td id=\"T_46a97_row0_col13\" class=\"data row0 col13\" >0x68</td>\n",
       "                        <td id=\"T_46a97_row0_col14\" class=\"data row0 col14\" >0x70</td>\n",
       "                        <td id=\"T_46a97_row0_col15\" class=\"data row0 col15\" >0x78</td>\n",
       "                        <td id=\"T_46a97_row0_col16\" class=\"data row0 col16\" >0x80</td>\n",
       "                        <td id=\"T_46a97_row0_col17\" class=\"data row0 col17\" >0x88</td>\n",
       "                        <td id=\"T_46a97_row0_col18\" class=\"data row0 col18\" >0x90</td>\n",
       "                        <td id=\"T_46a97_row0_col19\" class=\"data row0 col19\" >0x98</td>\n",
       "                        <td id=\"T_46a97_row0_col20\" class=\"data row0 col20\" >0xa0</td>\n",
       "            </tr>\n",
       "            <tr>\n",
       "                        <th id=\"T_46a97_level0_row1\" class=\"row_heading level0 row1\" >IMM</th>\n",
       "                        <td id=\"T_46a97_row1_col0\" class=\"data row1 col0\" >0x1</td>\n",
       "                        <td id=\"T_46a97_row1_col1\" class=\"data row1 col1\" >0x9</td>\n",
       "                        <td id=\"T_46a97_row1_col2\" class=\"data row1 col2\" >0x11</td>\n",
       "                        <td id=\"T_46a97_row1_col3\" class=\"data row1 col3\" >0x19</td>\n",
       "                        <td id=\"T_46a97_row1_col4\" class=\"data row1 col4\" >0x21</td>\n",
       "                        <td id=\"T_46a97_row1_col5\" class=\"data row1 col5\" >0x29</td>\n",
       "                        <td id=\"T_46a97_row1_col6\" class=\"data row1 col6\" >0x31</td>\n",
       "                        <td id=\"T_46a97_row1_col7\" class=\"data row1 col7\" >0x39</td>\n",
       "                        <td id=\"T_46a97_row1_col8\" class=\"data row1 col8\" >0x41</td>\n",
       "                        <td id=\"T_46a97_row1_col9\" class=\"data row1 col9\" >0x49</td>\n",
       "                        <td id=\"T_46a97_row1_col10\" class=\"data row1 col10\" >0x51</td>\n",
       "                        <td id=\"T_46a97_row1_col11\" class=\"data row1 col11\" >0x59</td>\n",
       "                        <td id=\"T_46a97_row1_col12\" class=\"data row1 col12\" >0x61</td>\n",
       "                        <td id=\"T_46a97_row1_col13\" class=\"data row1 col13\" >0x69</td>\n",
       "                        <td id=\"T_46a97_row1_col14\" class=\"data row1 col14\" >0x71</td>\n",
       "                        <td id=\"T_46a97_row1_col15\" class=\"data row1 col15\" >0x79</td>\n",
       "                        <td id=\"T_46a97_row1_col16\" class=\"data row1 col16\" >0x81</td>\n",
       "                        <td id=\"T_46a97_row1_col17\" class=\"data row1 col17\" >0x89</td>\n",
       "                        <td id=\"T_46a97_row1_col18\" class=\"data row1 col18\" >0x91</td>\n",
       "                        <td id=\"T_46a97_row1_col19\" class=\"data row1 col19\" >0x99</td>\n",
       "                        <td id=\"T_46a97_row1_col20\" class=\"data row1 col20\" >0xa1</td>\n",
       "            </tr>\n",
       "            <tr>\n",
       "                        <th id=\"T_46a97_level0_row2\" class=\"row_heading level0 row2\" >ABS</th>\n",
       "                        <td id=\"T_46a97_row2_col0\" class=\"data row2 col0\" >0x2</td>\n",
       "                        <td id=\"T_46a97_row2_col1\" class=\"data row2 col1\" >0xa</td>\n",
       "                        <td id=\"T_46a97_row2_col2\" class=\"data row2 col2\" >0x12</td>\n",
       "                        <td id=\"T_46a97_row2_col3\" class=\"data row2 col3\" >0x1a</td>\n",
       "                        <td id=\"T_46a97_row2_col4\" class=\"data row2 col4\" >0x22</td>\n",
       "                        <td id=\"T_46a97_row2_col5\" class=\"data row2 col5\" >0x2a</td>\n",
       "                        <td id=\"T_46a97_row2_col6\" class=\"data row2 col6\" >0x32</td>\n",
       "                        <td id=\"T_46a97_row2_col7\" class=\"data row2 col7\" >0x3a</td>\n",
       "                        <td id=\"T_46a97_row2_col8\" class=\"data row2 col8\" >0x42</td>\n",
       "                        <td id=\"T_46a97_row2_col9\" class=\"data row2 col9\" >0x4a</td>\n",
       "                        <td id=\"T_46a97_row2_col10\" class=\"data row2 col10\" >0x52</td>\n",
       "                        <td id=\"T_46a97_row2_col11\" class=\"data row2 col11\" >0x5a</td>\n",
       "                        <td id=\"T_46a97_row2_col12\" class=\"data row2 col12\" >0x62</td>\n",
       "                        <td id=\"T_46a97_row2_col13\" class=\"data row2 col13\" >0x6a</td>\n",
       "                        <td id=\"T_46a97_row2_col14\" class=\"data row2 col14\" >0x72</td>\n",
       "                        <td id=\"T_46a97_row2_col15\" class=\"data row2 col15\" >0x7a</td>\n",
       "                        <td id=\"T_46a97_row2_col16\" class=\"data row2 col16\" >0x82</td>\n",
       "                        <td id=\"T_46a97_row2_col17\" class=\"data row2 col17\" >0x8a</td>\n",
       "                        <td id=\"T_46a97_row2_col18\" class=\"data row2 col18\" >0x92</td>\n",
       "                        <td id=\"T_46a97_row2_col19\" class=\"data row2 col19\" >0x9a</td>\n",
       "                        <td id=\"T_46a97_row2_col20\" class=\"data row2 col20\" >0xa2</td>\n",
       "            </tr>\n",
       "            <tr>\n",
       "                        <th id=\"T_46a97_level0_row3\" class=\"row_heading level0 row3\" >REL</th>\n",
       "                        <td id=\"T_46a97_row3_col0\" class=\"data row3 col0\" >0x3</td>\n",
       "                        <td id=\"T_46a97_row3_col1\" class=\"data row3 col1\" >0xb</td>\n",
       "                        <td id=\"T_46a97_row3_col2\" class=\"data row3 col2\" >0x13</td>\n",
       "                        <td id=\"T_46a97_row3_col3\" class=\"data row3 col3\" >0x1b</td>\n",
       "                        <td id=\"T_46a97_row3_col4\" class=\"data row3 col4\" >0x23</td>\n",
       "                        <td id=\"T_46a97_row3_col5\" class=\"data row3 col5\" >0x2b</td>\n",
       "                        <td id=\"T_46a97_row3_col6\" class=\"data row3 col6\" >0x33</td>\n",
       "                        <td id=\"T_46a97_row3_col7\" class=\"data row3 col7\" >0x3b</td>\n",
       "                        <td id=\"T_46a97_row3_col8\" class=\"data row3 col8\" >0x43</td>\n",
       "                        <td id=\"T_46a97_row3_col9\" class=\"data row3 col9\" >0x4b</td>\n",
       "                        <td id=\"T_46a97_row3_col10\" class=\"data row3 col10\" >0x53</td>\n",
       "                        <td id=\"T_46a97_row3_col11\" class=\"data row3 col11\" >0x5b</td>\n",
       "                        <td id=\"T_46a97_row3_col12\" class=\"data row3 col12\" >0x63</td>\n",
       "                        <td id=\"T_46a97_row3_col13\" class=\"data row3 col13\" >0x6b</td>\n",
       "                        <td id=\"T_46a97_row3_col14\" class=\"data row3 col14\" >0x73</td>\n",
       "                        <td id=\"T_46a97_row3_col15\" class=\"data row3 col15\" >0x7b</td>\n",
       "                        <td id=\"T_46a97_row3_col16\" class=\"data row3 col16\" >0x83</td>\n",
       "                        <td id=\"T_46a97_row3_col17\" class=\"data row3 col17\" >0x8b</td>\n",
       "                        <td id=\"T_46a97_row3_col18\" class=\"data row3 col18\" >0x93</td>\n",
       "                        <td id=\"T_46a97_row3_col19\" class=\"data row3 col19\" >0x9b</td>\n",
       "                        <td id=\"T_46a97_row3_col20\" class=\"data row3 col20\" >0xa3</td>\n",
       "            </tr>\n",
       "            <tr>\n",
       "                        <th id=\"T_46a97_level0_row4\" class=\"row_heading level0 row4\" >IDX</th>\n",
       "                        <td id=\"T_46a97_row4_col0\" class=\"data row4 col0\" >0x4</td>\n",
       "                        <td id=\"T_46a97_row4_col1\" class=\"data row4 col1\" >0xc</td>\n",
       "                        <td id=\"T_46a97_row4_col2\" class=\"data row4 col2\" >0x14</td>\n",
       "                        <td id=\"T_46a97_row4_col3\" class=\"data row4 col3\" >0x1c</td>\n",
       "                        <td id=\"T_46a97_row4_col4\" class=\"data row4 col4\" >0x24</td>\n",
       "                        <td id=\"T_46a97_row4_col5\" class=\"data row4 col5\" >0x2c</td>\n",
       "                        <td id=\"T_46a97_row4_col6\" class=\"data row4 col6\" >0x34</td>\n",
       "                        <td id=\"T_46a97_row4_col7\" class=\"data row4 col7\" >0x3c</td>\n",
       "                        <td id=\"T_46a97_row4_col8\" class=\"data row4 col8\" >0x44</td>\n",
       "                        <td id=\"T_46a97_row4_col9\" class=\"data row4 col9\" >0x4c</td>\n",
       "                        <td id=\"T_46a97_row4_col10\" class=\"data row4 col10\" >0x54</td>\n",
       "                        <td id=\"T_46a97_row4_col11\" class=\"data row4 col11\" >0x5c</td>\n",
       "                        <td id=\"T_46a97_row4_col12\" class=\"data row4 col12\" >0x64</td>\n",
       "                        <td id=\"T_46a97_row4_col13\" class=\"data row4 col13\" >0x6c</td>\n",
       "                        <td id=\"T_46a97_row4_col14\" class=\"data row4 col14\" >0x74</td>\n",
       "                        <td id=\"T_46a97_row4_col15\" class=\"data row4 col15\" >0x7c</td>\n",
       "                        <td id=\"T_46a97_row4_col16\" class=\"data row4 col16\" >0x84</td>\n",
       "                        <td id=\"T_46a97_row4_col17\" class=\"data row4 col17\" >0x8c</td>\n",
       "                        <td id=\"T_46a97_row4_col18\" class=\"data row4 col18\" >0x94</td>\n",
       "                        <td id=\"T_46a97_row4_col19\" class=\"data row4 col19\" >0x9c</td>\n",
       "                        <td id=\"T_46a97_row4_col20\" class=\"data row4 col20\" >0xa4</td>\n",
       "            </tr>\n",
       "    </tbody></table>"
      ],
      "text/plain": [
       "<pandas.io.formats.style.Styler at 0x7f211e7e6970>"
      ]
     },
     "execution_count": 10,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# OPCODES\n",
    "# instruction:     00000---\n",
    "# addressing mode: -----000\n",
    "from collections import namedtuple\n",
    "\n",
    "Adm = namedtuple('Adm', ['IMP', 'IMM', 'ABS', 'REL', 'IDX'])\n",
    "Opc = namedtuple('Opc', [\n",
    "    'LDA', 'STA', 'PHA', 'PLA', 'ASL', 'ASR', 'TXA', 'TAX',\n",
    "    'INX', 'DEX', 'ADD', 'SUB', 'AND', 'OR', 'XOR', 'CMP',\n",
    "    'RTS', 'JNZ', 'JZ', 'JSR', 'JMP'\n",
    "])\n",
    "opc = Opc(*range(21))\n",
    "adm = Adm(*range(5))\n",
    "                          \n",
    "import pandas as pd\n",
    "import numpy as np\n",
    "\n",
    "df = pd.DataFrame(columns=[*opc._asdict()])\n",
    "for n,i in adm._asdict().items():\n",
    "    df.loc[n] = (np.left_shift(pd.Series(opc._asdict()),3) + i).apply(hex)\n",
    "\n",
    "allowed = [0x1, 0x2, 0x4, 0xa, 0xc, 0x10, 0x18, 0x21, 0x29, 0x30, 0x38, 0x40, 0x48, 0x51, 0x59, 0x61, 0x69, 0x71, 0x79, 0x80, 0x8b, 0x93, 0x9a, 0xa2]\n",
    "df.style.applymap(lambda v: 'background-color: #f55' if not int(v, 16) in allowed else 'background-color: #5f5')\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [],
   "source": [
    "# ROM source\n",
    "src = \"\"\"\n",
    "; testing some basic instructions\n",
    "lda #$0\n",
    "tax\n",
    "_1:\n",
    "sta range,x\n",
    "inx\n",
    "txa\n",
    "cmp #$10\n",
    "jnz _1\n",
    "at $100\n",
    "range db $0\n",
    "\n",
    "\"\"\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Compiled ROM: 01 00 38 0c 00 01 40 30 79 10 8b f8 00 "
     ]
    }
   ],
   "source": [
    "# Assembler\n",
    "\n",
    "from pyparsing import *\n",
    "\n",
    "class Parser():\n",
    "\n",
    "    pos = 0\n",
    "    labels = {}\n",
    "    binary = []\n",
    "\n",
    "    def setOrig(self, tokens):\n",
    "        self.pos = int(tokens.adr, 16)\n",
    "\n",
    "    def setLabel(self, tokens):\n",
    "        self.labels[tokens.lbl[0]] = self.pos-1\n",
    "\n",
    "    def setRef(self, tokens):\n",
    "        self.labels[tokens.lbl] = self.pos\n",
    "        if tokens.size == 'db':\n",
    "            self.binary.append(int(tokens.val, 16))\n",
    "            self.pos += 1\n",
    "        else:\n",
    "            self.binary.append(int(tokens.val, 16) & 0xff)\n",
    "            self.binary.append(int(tokens.val, 16) >> 8)\n",
    "            self.pos += 2\n",
    "\n",
    "    def setOp(self, tokens):\n",
    "        c = getattr(opc, tokens.op) << 3\n",
    "        if tokens.op == 'LDA':\n",
    "            if tokens.am == '#$':\n",
    "                c = c | adm.IMM\n",
    "                self.pos += 2\n",
    "                self.binary.append(c)\n",
    "                self.binary.append(int(tokens.val, 16))\n",
    "            elif tokens.am == '$':\n",
    "                c |= adm.IDX if tokens.idx else adm.ABS\n",
    "                self.pos += 3\n",
    "                self.binary.append(c)\n",
    "                l = int(tokens.val, 16) & 0xff\n",
    "                h = int(tokens.val, 16) >> 8\n",
    "                self.binary.append(h)\n",
    "                self.binary.append(l)\n",
    "            elif tokens.lbl:\n",
    "                c |= adm.IDX if tokens.idx else adm.ABS\n",
    "                self.pos += 3\n",
    "                self.binary.append(c)\n",
    "                self.binary.append(tokens.lbl)\n",
    "        elif tokens.op == 'STA':\n",
    "            c |= adm.IDX if tokens.idx else adm.ABS\n",
    "            if tokens.am == '$':\n",
    "                self.pos += 3\n",
    "                self.binary.append(c)\n",
    "                l = int(tokens.val, 16) & 0xff\n",
    "                h = int(tokens.val, 16) >> 8\n",
    "                self.binary.append(h)\n",
    "                self.binary.append(l)\n",
    "            elif tokens.lbl:\n",
    "                self.pos += 3\n",
    "                self.binary.append(c)\n",
    "                self.binary.append(tokens.lbl[0])\n",
    "        elif tokens.op in ['TAX', 'TXA', 'PHA', 'PLA', 'RTS', 'ASL', 'ASR', 'INX', 'DEX']:\n",
    "            c = c | adm.IMP\n",
    "            self.pos += 1\n",
    "            self.binary.append(c)\n",
    "        elif tokens.op in ['ADD', 'SUB', 'AND', 'OR', 'XOR', 'CMP']:\n",
    "            c = c | adm.IMM\n",
    "            self.pos += 2\n",
    "            self.binary.append(c)\n",
    "            self.binary.append(int(tokens.val, 16))\n",
    "        elif tokens.op in ['JNZ', 'JZ']:\n",
    "            c = c | adm.REL\n",
    "            self.pos += 2\n",
    "            self.binary.append(c)\n",
    "            self.binary.append(tokens.lbl[0])\n",
    "        elif tokens.op in ['JSR', 'JMP']:\n",
    "            c = c | adm.ABS\n",
    "            self.pos += 3\n",
    "            self.binary.append(c)\n",
    "            self.binary.append(tokens.lbl[0])\n",
    "        \n",
    "    def parse(self, src):\n",
    "        \n",
    "        op = oneOf(' '.join(opc._asdict()), caseless=True)\n",
    "        org = (Word('atAT') + '$' + Word(hexnums)('adr')).setParseAction(self.setOrig)\n",
    "        val = Word('#$')('am') + Word(hexnums)('val')\n",
    "        lbl = (~op + Word(alphanums + '_'))('lbl')\n",
    "        prm = (val|lbl) + ~Literal(':') + Optional(Word(', x'))('idx')\n",
    "        label = (lbl + ':').setParseAction(self.setLabel)\n",
    "        comment = ';' + restOfLine\n",
    "        instruction = (op('op') + Optional(prm('prm'))).setParseAction(self.setOp)\n",
    "        ref = (Word(alphanums + '_')('lbl') + oneOf('db dw')('size') + '$' + Word(hexnums)('val')).setParseAction(self.setRef)\n",
    "        asm = OneOrMore(org | label | instruction | comment | ref)\n",
    "\n",
    "        asm.parseString(src, parseAll=True)\n",
    "\n",
    "        for i,b in enumerate(self.binary):\n",
    "            if not isinstance(b, int):\n",
    "                if b in self.labels.keys():\n",
    "                    if self.binary[i-1] in [0x8b, 0x93]: #todo extract addressing mode\n",
    "                        self.binary[i] = self.labels[b] - i + 1\n",
    "                    else:\n",
    "                        self.binary[i] = self.labels[b] & 0xff\n",
    "                        self.binary.insert(i+1, self.labels[b] >> 8)\n",
    "                else:\n",
    "                    print('unresolved', b)\n",
    "\n",
    "        return tuple(self.binary)\n",
    "\n",
    "rom = Parser().parse(src)\n",
    "\n",
    "print('Compiled ROM: ', end='')\n",
    "for b in rom:\n",
    "    if b < 0: b = 0x100 + b\n",
    "    print(f'{b:02x}', end=' ')\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "BoolOp(op=And(), values=[Compare(left=Name(id='ir', ctx=Load()), ops=[Eq()], comparators=[Attribute(value=Name(id='opc', ctx=Load()), attr='LDA', ctx=Load())]), Compare(left=Name(id='am', ctx=Load()), ops=[Eq()], comparators=[Attribute(value=Name(id='adm', ctx=Load()), attr='ABS', ctx=Load())])])\n"
     ]
    }
   ],
   "source": [
    "# RAM & CPU\n",
    "\n",
    "from myirl.emulation.myhdl import *\n",
    "\n",
    "\n",
    "# 2k RAM + ROM\n",
    "@block\n",
    "def mem(clk, adr, we, di, do):\n",
    "    \n",
    "    ram = [Signal(intbv(0)[8:]) for i in range(0x2000)] # 8k\n",
    "\n",
    "    @always(clk.posedge)\n",
    "    def logic():\n",
    "        if we:\n",
    "            ram[adr.val].next = di\n",
    "        else:\n",
    "            if adr < len(rom):\n",
    "                do.next = rom[adr.val]\n",
    "            else:\n",
    "                do.next = ram[adr.val]\n",
    "        \n",
    "    return logic\n",
    "\n",
    "@block\n",
    "def processor(clk, rst, data_in, data_out, adr, we):\n",
    "\n",
    "    \"\"\"\n",
    "    IR = instruction register\n",
    "    IM = immediate value\n",
    "    RX = X register\n",
    "    RW = W register used for status flags\n",
    "    SR = status register\n",
    "    AM = addressing mode\n",
    "    SP = stack pointer\n",
    "    \"\"\"\n",
    "    \n",
    "    # (F1, F2, D, E, M1, M2) = range(0,6)\n",
    "    s = enum('F1', 'F2', 'D', 'E', 'M1', 'M2')\n",
    "    pc, incpc, incpc2, jumppc = [ Signal(modbv(0)[11:]) for _ in range(4) ]\n",
    "    cyc = Signal(s.F1)\n",
    "    ir, im, ra, rx, rw, sr, am = (Signal(modbv(0)[8:]) for _ in range(7))\n",
    "    incim = Signal(modbv(0)[8:])\n",
    "    sp, pushsp, popsp = [ Signal(modbv(0xff)[8:]) for _ in range(3) ]\n",
    "\n",
    "    @always_comb\n",
    "    def assign():\n",
    "        incim.next = im + rx\n",
    "        incpc.next = pc + 1\n",
    "        incpc2.next = pc + 2\n",
    "        pushsp.next = sp - 1\n",
    "        popsp.next = sp + 1\n",
    "        jumppc.next = pc + im.signed()\n",
    "    \n",
    "    @always_seq(clk.posedge, rst)\n",
    "    def logic():    \n",
    "        \n",
    "        if cyc == s.F1:\n",
    "            adr.next = incpc\n",
    "            pc.next = incpc\n",
    "            cyc.next = s.F2\n",
    "\n",
    "        elif cyc == s.F2:\n",
    "            adr.next = incpc\n",
    "            ir.next = data_out\n",
    "            cyc.next = s.D\n",
    "\n",
    "        elif cyc == s.D:\n",
    "            im.next = data_out\n",
    "            am.next = ir & 7\n",
    "            ir.next = ir[:3]\n",
    "            if ir[:3] == opc.RTS: # rts\n",
    "                adr.next = popsp\n",
    "                sp.next = popsp  \n",
    "            cyc.next = s.E\n",
    "\n",
    "        elif cyc == s.E:\n",
    "            if ir == opc.LDA: # lda\n",
    "                if am == adm.IMM:\n",
    "                    ra.next = im\n",
    "                    pc.next = incpc\n",
    "                elif am == adm.ABS:\n",
    "                    adr.next = concat(data_out, im)\n",
    "                    pc.next = incpc2\n",
    "                elif am == adm.IDX:\n",
    "                    adr.next = concat(data_out, incim)\n",
    "                    pc.next = incpc2\n",
    "            elif ir == opc.STA: # sta\n",
    "                if am == adm.ABS:\n",
    "                    adr.next = concat(data_out, im)\n",
    "                    we.next = 1\n",
    "                    data_in.next = ra\n",
    "                    pc.next = incpc2\n",
    "                elif am == adm.IDX:\n",
    "                    adr.next = concat(data_out, incim)\n",
    "                    we.next = 1\n",
    "                    data_in.next = ra\n",
    "                    pc.next = incpc2\n",
    "            elif ir == opc.TAX: # tax\n",
    "                rx.next = ra\n",
    "                rw.next = 1\n",
    "            elif ir == opc.TXA: # txa\n",
    "                ra.next = rx\n",
    "            elif ir == opc.ADD: # add im\n",
    "                ra.next = ra + im\n",
    "                pc.next = incpc\n",
    "            elif ir == opc.SUB: # sub im\n",
    "                ra.next = ra - im\n",
    "                pc.next = incpc\n",
    "            elif ir == opc.AND: # and im\n",
    "                ra.next = ra & im\n",
    "                pc.next = incpc\n",
    "            elif ir == opc.OR: # or im\n",
    "                ra.next = ra | im\n",
    "                pc.next = incpc\n",
    "            elif ir == opc.XOR: # xor im\n",
    "                ra.next = ra ^ im\n",
    "                pc.next = incpc\n",
    "            elif ir == opc.ASL: # asl im\n",
    "                ra.next = ra << im\n",
    "            elif ir == opc.ASR: # asr im\n",
    "                ra.next = ra >> im\n",
    "            elif ir == opc.JNZ: # jnz rel\n",
    "                if sr[6] == 0:\n",
    "                    pc.next = jumppc\n",
    "                else:\n",
    "                    pc.next = incpc\n",
    "            elif ir == opc.JZ: # jz rel\n",
    "                if sr[6] != 0:\n",
    "                    pc.next = jumppc\n",
    "                else:\n",
    "                    pc.next = incpc\n",
    "            elif ir == opc.INX: # inx\n",
    "                rx.next = rx + 1\n",
    "                rw.next = 1\n",
    "            elif ir == opc.DEX: # dex\n",
    "                rx.next = rx - 1\n",
    "                rw.next = 1\n",
    "            elif ir == opc.PHA: # pha\n",
    "                adr.next = sp\n",
    "                sp.next = pushsp\n",
    "                data_in.next = ra\n",
    "                we.next = 1\n",
    "            elif ir == opc.PLA: # pla\n",
    "                sp.next = popsp\n",
    "                adr.next = popsp\n",
    "            elif ir == opc.CMP: # cmp im\n",
    "                rw.next = 2\n",
    "                sr.next = concat((ra-im)>=0x80, (ra-im)==0, sr[6:0])\n",
    "                pc.next = incpc\n",
    "            elif ir == opc.JSR: # jsr abs\n",
    "                adr.next = sp\n",
    "                sp.next = pushsp\n",
    "                data_in.next = incpc2[11:8]\n",
    "                we.next = 1\n",
    "            elif ir == opc.RTS: # rts\n",
    "                adr.next = popsp\n",
    "                sp.next = popsp\n",
    "            elif ir == opc.JMP: # jmp abs\n",
    "                pc.next = concat(data_out[3:], im)\n",
    "            cyc.next = s.M1\n",
    "\n",
    "        elif cyc == s.M1:\n",
    "            if (ir == opc.PLA) or (ir == opc.LDA and am == adm.ABS or am == adm.IDX):\n",
    "                ra.next = data_out\n",
    "            elif ir == opc.JSR:\n",
    "                adr.next = sp\n",
    "                sp.next = pushsp\n",
    "\n",
    "                data_in.next = incpc2[8:]\n",
    "                we.next = 1\n",
    "                pc.next = concat(data_out[3:], im)\n",
    "            elif ir == opc.RTS:\n",
    "                pc.next = data_out\n",
    "            else:\n",
    "                we.next = 0\n",
    "                adr.next = pc\n",
    "            cyc.next = s.M2\n",
    "\n",
    "        elif cyc == s.M2:\n",
    "            if ir == 0x11:\n",
    "                ra.next = data_out\n",
    "                sr.next = concat(data_out>=0x80, data_out==0, sr[6:0])\n",
    "            elif rw == 0:\n",
    "                sr.next = concat(ra>=0x80, ra==0, sr[6:0])\n",
    "            elif rw == 1:\n",
    "                sr.next = concat(rx>=0x80, rx==0, sr[6:0])\n",
    "            if ir == 0x17:\n",
    "                pc.next = concat(data_out[3:], pc[8:])\n",
    "                adr.next = concat(data_out, pc[8:])\n",
    "            else:\n",
    "                adr.next = pc\n",
    "            we.next = 0\n",
    "            rw.next = 0\n",
    "            cyc.next = s.F1\n",
    "        else:\n",
    "            cyc.next = s.F1 # Should be an exception\n",
    "\n",
    "    return instances()\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Function call: 'processor(clk=clk,rst=rst,data_in=data_in,data_out=data_out,adr=adr,we=we)'\n",
      "\u001b[32m Module top_processor: Existing implementation processor, rename to processor_2 \u001b[0m\n",
      "Creating process 'processor/assign' with sensitivity ()\n",
      "Creating process 'processor/logic' with sensitivity (<clk>,)\n",
      "\u001b[32m Insert unit processor/_s1_s1_s8_s8_s16_s1 \u001b[0m\n",
      "\u001b[32m DEBUG Inline blackbox [Component 'bshift/bshift'] \u001b[0m\n",
      "\u001b[7;34m use default parameter SHIFT_RIGHT : False \u001b[0m\n",
      "\u001b[32m DEBUG Inline blackbox [Component 'bshift/bshift'] \u001b[0m\n",
      "\u001b[7;34m Set parameter SHIFT_RIGHT := True \u001b[0m\n",
      " DEBUG: Writing 'processor_2' to file /tmp/processor_2.vhdl \n",
      "Finished _elab in 0.0043 secs\n",
      "==== COSIM stdout ====\n",
      "\n",
      "==== COSIM stderr ====\n",
      "\n",
      "==== COSIM stdout ====\n",
      "\n",
      "==== COSIM stderr ====\n",
      "/tmp/processor_2.vhdl:246:5: identifier \"inst_bshift_0\" already used for a declaration\n",
      "/tmp/processor_2.vhdl:229:5: previous declaration: component instance \"inst_bshift_0\"\n",
      "/tmp/processor_2.vhdl:253:5: identifier \"inst_bshift_1\" already used for a declaration\n",
      "/tmp/processor_2.vhdl:236:5: previous declaration: component instance \"inst_bshift_1\"\n",
      "/tmp/processor_2.vhdl:263:5: identifier \"inst_bshift_0\" already used for a declaration\n",
      "/tmp/processor_2.vhdl:229:5: previous declaration: component instance \"inst_bshift_0\"\n",
      "/tmp/processor_2.vhdl:270:5: identifier \"inst_bshift_1\" already used for a declaration\n",
      "/tmp/processor_2.vhdl:236:5: previous declaration: component instance \"inst_bshift_1\"\n",
      "/tmp/processor_2.vhdl:102:25: no declaration for \"ra\"\n",
      "/tmp/processor_2.vhdl:115:36: no declaration for \"ra\"\n",
      "/tmp/processor_2.vhdl:120:36: no declaration for \"ra\"\n",
      "/tmp/processor_2.vhdl:124:27: no declaration for \"ra\"\n",
      "/tmp/processor_2.vhdl:127:21: no declaration for \"ra\"\n",
      "/tmp/processor_2.vhdl:129:21: no declaration for \"ra\"\n",
      "/tmp/processor_2.vhdl:129:36: no declaration for \"ra\"\n",
      "/tmp/processor_2.vhdl:129:33: no overloaded function found matching 'resize'\n",
      "/tmp/processor_2.vhdl:132:21: no declaration for \"ra\"\n",
      "/tmp/processor_2.vhdl:132:36: no declaration for \"ra\"\n",
      "/tmp/processor_2.vhdl:132:33: no overloaded function found matching 'resize'\n",
      "/tmp/processor_2.vhdl:135:21: no declaration for \"ra\"\n",
      "/tmp/processor_2.vhdl:135:28: no declaration for \"ra\"\n",
      "/tmp/processor_2.vhdl:138:21: no declaration for \"ra\"\n",
      "/tmp/processor_2.vhdl:138:28: no declaration for \"ra\"\n",
      "/tmp/processor_2.vhdl:141:21: no declaration for \"ra\"\n",
      "/tmp/processor_2.vhdl:141:28: no declaration for \"ra\"\n",
      "/tmp/processor_2.vhdl:144:21: no declaration for \"ra\"\n",
      "/tmp/processor_2.vhdl:146:21: no declaration for \"ra\"\n",
      "/tmp/processor_2.vhdl:168:32: no declaration for \"ra\"\n",
      "/tmp/processor_2.vhdl:175:41: no declaration for \"ra\"\n",
      "/tmp/processor_2.vhdl:175:38: no overloaded function found matching 'from_bool'\n",
      "/tmp/processor_2.vhdl:191:21: no declaration for \"ra\"\n",
      "/tmp/processor_2.vhdl:207:21: no declaration for \"ra\"\n",
      "/tmp/processor_2.vhdl:208:61: operator \"&\" is overloaded\n",
      "/tmp/processor_2.vhdl:208:61: possible interpretations are:\n",
      "../../src/ieee2008/numeric_std.vhdl:79:8: function \"&\" [std_ulogic, std_ulogic return unresolved_signed]\n",
      "../../src/ieee2008/numeric_std.vhdl:78:8: function \"&\" [std_ulogic, std_ulogic return unresolved_unsigned]\n",
      "../../src/ieee2008/numeric_std.vhdl:78:8: function \"&\" [unresolved_unsigned, std_ulogic return unresolved_unsigned]\n",
      "../../src/ieee2008/numeric_std.vhdl:78:8: function \"&\" [std_ulogic, unresolved_unsigned return unresolved_unsigned]\n",
      "../../src/ieee2008/numeric_std.vhdl:78:8: function \"&\" [unresolved_unsigned, unresolved_unsigned return unresolved_unsigned]\n",
      "../../src/ieee2008/std_logic_1164.vhdl:75:8: function \"&\" [std_ulogic, std_ulogic return std_ulogic_vector]\n",
      "/tmp/processor_2.vhdl:210:40: no declaration for \"ra\"\n",
      "/tmp/processor_2.vhdl:210:38: no overloaded function found matching 'from_bool'\n",
      "/tmp/processor_2.vhdl:212:55: operator \"&\" is overloaded\n",
      "/tmp/processor_2.vhdl:212:55: possible interpretations are:\n",
      "../../src/ieee2008/numeric_std.vhdl:79:8: function \"&\" [std_ulogic, std_ulogic return unresolved_signed]\n",
      "../../src/ieee2008/numeric_std.vhdl:78:8: function \"&\" [std_ulogic, std_ulogic return unresolved_unsigned]\n",
      "../../src/ieee2008/numeric_std.vhdl:78:8: function \"&\" [unresolved_unsigned, std_ulogic return unresolved_unsigned]\n",
      "../../src/ieee2008/numeric_std.vhdl:78:8: function \"&\" [std_ulogic, unresolved_unsigned return unresolved_unsigned]\n",
      "../../src/ieee2008/numeric_std.vhdl:78:8: function \"&\" [unresolved_unsigned, unresolved_unsigned return unresolved_unsigned]\n",
      "../../src/ieee2008/std_logic_1164.vhdl:75:8: function \"&\" [std_ulogic, std_ulogic return std_ulogic_vector]\n",
      "/tmp/processor_2.vhdl:229:32: unit \"bshift\" not found in library \"processor_2\"\n",
      "/tmp/processor_2.vhdl:236:32: unit \"bshift\" not found in library \"processor_2\"\n",
      "/tmp/processor_2.vhdl:246:32: unit \"bshift\" not found in library \"processor_2\"\n",
      "/tmp/processor_2.vhdl:253:32: unit \"bshift\" not found in library \"processor_2\"\n",
      "/tmp/processor_2.vhdl:263:32: unit \"bshift\" not found in library \"processor_2\"\n",
      "/tmp/processor_2.vhdl:270:32: unit \"bshift\" not found in library \"processor_2\"\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "../../../myirl/kernel/components.py:1135: UserWarning: Implicit sign conversion <jumppc> <= ADD_builtin(pc, SGN(<im>))\n",
      "  (v, type(v), sz, target_size))\n"
     ]
    },
    {
     "ename": "AnalysisError",
     "evalue": "Failed",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mAnalysisError\u001b[0m                             Traceback (most recent call last)",
      "\u001b[0;32m<ipython-input-17-bdba4ea4f6b5>\u001b[0m in \u001b[0;36m<module>\u001b[0;34m\u001b[0m\n\u001b[1;32m     12\u001b[0m     \u001b[0mfiles\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0minst\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0melab\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mtargets\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mVHDL\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     13\u001b[0m     \u001b[0mcommon_test\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mrun_ghdl\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mfiles\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0minst\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mdebug\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;32mTrue\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 14\u001b[0;31m \u001b[0mtest\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m",
      "\u001b[0;32m<ipython-input-17-bdba4ea4f6b5>\u001b[0m in \u001b[0;36mtest\u001b[0;34m()\u001b[0m\n\u001b[1;32m     11\u001b[0m     \u001b[0minst\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mprocessor\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mclk\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mrst\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mdata_in\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mdata_out\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0madr\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mwe\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     12\u001b[0m     \u001b[0mfiles\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0minst\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0melab\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mtargets\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mVHDL\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 13\u001b[0;31m     \u001b[0mcommon_test\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mrun_ghdl\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mfiles\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0minst\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mdebug\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;32mTrue\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     14\u001b[0m \u001b[0mtest\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m~/src/myhdl2/myirl/test/common_test.py\u001b[0m in \u001b[0;36mrun_ghdl\u001b[0;34m(files, instance, stop_time, vcdfile, std, debug)\u001b[0m\n\u001b[1;32m     32\u001b[0m         \u001b[0mret\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mg\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mcheck\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     33\u001b[0m         \u001b[0;32mif\u001b[0m \u001b[0mret\u001b[0m \u001b[0;34m!=\u001b[0m \u001b[0;36m0\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 34\u001b[0;31m                 \u001b[0;32mraise\u001b[0m \u001b[0mghdl\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mAnalysisError\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m\"Failed\"\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     35\u001b[0m \treturn g.run(top=name, extra_args = [\n\u001b[1;32m     36\u001b[0m                 \u001b[0;34m'--stop-time=%s'\u001b[0m \u001b[0;34m%\u001b[0m \u001b[0mstop_time\u001b[0m\u001b[0;34m,\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;31mAnalysisError\u001b[0m: Failed"
     ]
    }
   ],
   "source": [
    "from myirl.targets import VHDL\n",
    "from myirl.test import common_test\n",
    "\n",
    "def test():\n",
    "    clk = ClkSignal()\n",
    "    rst = ResetSignal(ResetSignal.POS_ASYNC)\n",
    "    data_in, data_out = [ Signal(intbv()[8:]) for _ in range(2) ]\n",
    "    adr = Signal(intbv()[16:])\n",
    "    we = Signal(bool())\n",
    "    \n",
    "    inst = processor(clk, rst, data_in, data_out, adr, we)\n",
    "    files = inst.elab(targets.VHDL)\n",
    "    common_test.run_ghdl(files, inst, debug = True)\n",
    "test()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "-- File generated from /usr/local/lib/python3.8/runpy.py\r\n",
      "-- (c) 2016-2021 section5.ch\r\n",
      "-- Modifications may be lost\r\n",
      "\r\n",
      "library IEEE;\r\n",
      "use IEEE.std_logic_1164.all;\r\n",
      "use IEEE.numeric_std.all;\r\n",
      "\r\n",
      "library work;\r\n",
      "\r\n",
      "use work.txt_util.all;\r\n",
      "use work.myirl_conversion.all;\r\n",
      "\r\n",
      "entity processor is\r\n",
      "    port (\r\n",
      "        clk : in std_ulogic;\r\n",
      "        rst : in std_ulogic;\r\n",
      "        data_in : out unsigned(7 downto 0);\r\n",
      "        data_out : in unsigned(7 downto 0);\r\n",
      "        adr : out unsigned(15 downto 0);\r\n",
      "        we : out std_ulogic\r\n",
      "    );\r\n",
      "end entity processor;\r\n",
      "\r\n",
      "architecture MyIRL of processor is\r\n",
      "    -- Local type declarations\r\n",
      "    type e_870c is (\r\n",
      "        e_870c_F1,\r\n",
      "        e_870c_F2,\r\n",
      "        e_870c_D,\r\n",
      "        e_870c_E,\r\n",
      "        e_870c_M1,\r\n",
      "        e_870c_M2\r\n",
      "    );\r\n",
      "    -- Signal declarations\r\n",
      "    signal incim : unsigned(7 downto 0);\r\n",
      "    signal incpc : unsigned(10 downto 0);\r\n",
      "    signal incpc2 : unsigned(10 downto 0);\r\n",
      "    signal pushsp : unsigned(7 downto 0);\r\n",
      "    signal popsp : unsigned(7 downto 0);\r\n",
      "    signal jumppc : unsigned(10 downto 0);\r\n",
      "    signal im : unsigned(7 downto 0);\r\n",
      "    signal rx : unsigned(7 downto 0);\r\n",
      "    signal pc : unsigned(10 downto 0);\r\n",
      "    signal sp : unsigned(7 downto 0);\r\n",
      "    signal s_860d : unsigned(7 downto 0);\r\n",
      "    signal s_f3f5 : unsigned(7 downto 0);\r\n",
      "    signal cyc : e_870c;\r\n",
      "    signal sr : unsigned(7 downto 0);\r\n",
      "    signal rw : unsigned(7 downto 0);\r\n",
      "    signal am : unsigned(7 downto 0);\r\n",
      "    signal ir : unsigned(7 downto 0);\r\n",
      "begin\r\n",
      "    \r\n",
      "assign:\r\n",
      "    process(im, rx, pc, sp)\r\n",
      "    begin\r\n",
      "        incim <= RESIZE(((im + RESIZE((rx), 9))), 8);\r\n",
      "        incpc <= RESIZE(((RESIZE((pc), 12) + x\"001\")), 11);\r\n",
      "        incpc2 <= RESIZE(((RESIZE((pc), 12) + x\"002\")), 11);\r\n",
      "        pushsp <= RESIZE(((RESIZE((sp), 9) - \"000000001\")), 8);\r\n",
      "        popsp <= RESIZE(((RESIZE((sp), 9) + \"000000001\")), 8);\r\n",
      "        jumppc <= unsigned(RESIZE(((signed(RESIZE((pc), 12)) + signed(im))), 11));\r\n",
      "    end process;\r\n",
      "\r\n",
      "    \r\n",
      "logic:\r\n",
      "    process(clk, rst)\r\n",
      "    begin\r\n",
      "        if rst = '1' then\r\n",
      "            cyc <= e_870c_F1;\r\n",
      "            sr <= x\"00\";\r\n",
      "            adr <= x\"0000\";\r\n",
      "            we <= '0';\r\n",
      "            rw <= x\"00\";\r\n",
      "            pc <= \"00000000000\";\r\n",
      "            im <= x\"00\";\r\n",
      "            am <= x\"00\";\r\n",
      "            ir <= x\"00\";\r\n",
      "            sp <= x\"ff\";\r\n",
      "        elsif rising_edge(clk) then\r\n",
      "            if (cyc = e_870c_F1) then\r\n",
      "                adr <= RESIZE((incpc), 16);\r\n",
      "                pc <= incpc;\r\n",
      "                cyc <= e_870c_F2;\r\n",
      "            elsif ((cyc = e_870c_F2))  then\r\n",
      "                adr <= RESIZE((incpc), 16);\r\n",
      "                ir <= data_out;\r\n",
      "                cyc <= e_870c_D;\r\n",
      "            elsif ((cyc = e_870c_D))  then\r\n",
      "                im <= data_out;\r\n",
      "                am <= (ir and x\"07\");\r\n",
      "                ir <= RESIZE((ir(8-1 downto 3)), 8);\r\n",
      "                if (ir(8-1 downto 3) = \"10000\") then\r\n",
      "                    adr <= RESIZE((popsp), 16);\r\n",
      "                    sp <= popsp;\r\n",
      "                end if;\r\n",
      "                cyc <= e_870c_E;\r\n",
      "            elsif ((cyc = e_870c_E))  then\r\n",
      "                if (ir = x\"00\") then\r\n",
      "                    if (am = x\"01\") then\r\n",
      "                        ra <= im;\r\n",
      "                        pc <= incpc;\r\n",
      "                    elsif ((am = x\"02\"))  then\r\n",
      "                        adr <= (data_out & im);\r\n",
      "                        pc <= incpc2;\r\n",
      "                    elsif ((am = x\"04\"))  then\r\n",
      "                        adr <= (data_out & incim);\r\n",
      "                        pc <= incpc2;\r\n",
      "                    end if;\r\n",
      "                elsif ((ir = x\"01\"))  then\r\n",
      "                    if (am = x\"02\") then\r\n",
      "                        adr <= (data_out & im);\r\n",
      "                        we <= '1';\r\n",
      "                        data_in <= ra;\r\n",
      "                        pc <= incpc2;\r\n",
      "                    elsif ((am = x\"04\"))  then\r\n",
      "                        adr <= (data_out & incim);\r\n",
      "                        we <= '1';\r\n",
      "                        data_in <= ra;\r\n",
      "                        pc <= incpc2;\r\n",
      "                    end if;\r\n",
      "                elsif ((ir = x\"07\"))  then\r\n",
      "                    rx <= ra;\r\n",
      "                    rw <= x\"01\";\r\n",
      "                elsif ((ir = x\"06\"))  then\r\n",
      "                    ra <= rx;\r\n",
      "                elsif ((ir = x\"0a\"))  then\r\n",
      "                    ra <= RESIZE(((ra + RESIZE((im), 9))), 8);\r\n",
      "                    pc <= incpc;\r\n",
      "                elsif ((ir = x\"0b\"))  then\r\n",
      "                    ra <= RESIZE(((ra - RESIZE((im), 9))), 8);\r\n",
      "                    pc <= incpc;\r\n",
      "                elsif ((ir = x\"0c\"))  then\r\n",
      "                    ra <= (ra and im);\r\n",
      "                    pc <= incpc;\r\n",
      "                elsif ((ir = x\"0d\"))  then\r\n",
      "                    ra <= (ra or im);\r\n",
      "                    pc <= incpc;\r\n",
      "                elsif ((ir = x\"0e\"))  then\r\n",
      "                    ra <= (ra xor im);\r\n",
      "                    pc <= incpc;\r\n",
      "                elsif ((ir = x\"04\"))  then\r\n",
      "                    ra <= s_860d;\r\n",
      "                elsif ((ir = x\"05\"))  then\r\n",
      "                    ra <= s_f3f5;\r\n",
      "                elsif ((ir = x\"11\"))  then\r\n",
      "                    if (sr(6) = '0') then\r\n",
      "                        pc <= jumppc;\r\n",
      "                    else\r\n",
      "                        pc <= incpc;\r\n",
      "                    end if;\r\n",
      "                elsif ((ir = x\"12\"))  then\r\n",
      "                    if (sr(6) /= '0') then\r\n",
      "                        pc <= jumppc;\r\n",
      "                    else\r\n",
      "                        pc <= incpc;\r\n",
      "                    end if;\r\n",
      "                elsif ((ir = x\"08\"))  then\r\n",
      "                    rx <= RESIZE(((RESIZE((rx), 9) + \"000000001\")), 8);\r\n",
      "                    rw <= x\"01\";\r\n",
      "                elsif ((ir = x\"09\"))  then\r\n",
      "                    rx <= RESIZE(((RESIZE((rx), 9) - \"000000001\")), 8);\r\n",
      "                    rw <= x\"01\";\r\n",
      "                elsif ((ir = x\"02\"))  then\r\n",
      "                    adr <= RESIZE((sp), 16);\r\n",
      "                    sp <= pushsp;\r\n",
      "                    data_in <= ra;\r\n",
      "                    we <= '1';\r\n",
      "                elsif ((ir = x\"03\"))  then\r\n",
      "                    sp <= popsp;\r\n",
      "                    adr <= RESIZE((popsp), 16);\r\n",
      "                elsif ((ir = x\"0f\"))  then\r\n",
      "                    rw <= x\"02\";\r\n",
      "                    sr <= ((from_bool(((ra - RESIZE((im), 9)) >= \"010000000\"))) & (from_bool(((ra - RESIZE((im), 9)) = \"000000000\"))) & sr(6-1 downto 0));\r\n",
      "                    pc <= incpc;\r\n",
      "                elsif ((ir = x\"13\"))  then\r\n",
      "                    adr <= RESIZE((sp), 16);\r\n",
      "                    sp <= pushsp;\r\n",
      "                    data_in <= RESIZE((incpc2(11-1 downto 8)), 8);\r\n",
      "                    we <= '1';\r\n",
      "                elsif ((ir = x\"10\"))  then\r\n",
      "                    adr <= RESIZE((popsp), 16);\r\n",
      "                    sp <= popsp;\r\n",
      "                elsif ((ir = x\"14\"))  then\r\n",
      "                    pc <= (data_out(3-1 downto 0) & im);\r\n",
      "                end if;\r\n",
      "                cyc <= e_870c_M1;\r\n",
      "            elsif ((cyc = e_870c_M1))  then\r\n",
      "                if (((from_bool((ir = x\"03\"))) or (((from_bool((ir = x\"00\"))) and (from_bool((am = x\"02\")))) or (from_bool((am = x\"04\"))))) = '1') then\r\n",
      "                    ra <= data_out;\r\n",
      "                elsif ((ir = x\"13\"))  then\r\n",
      "                    adr <= RESIZE((sp), 16);\r\n",
      "                    sp <= pushsp;\r\n",
      "                    data_in <= incpc2(8-1 downto 0);\r\n",
      "                    we <= '1';\r\n",
      "                    pc <= (data_out(3-1 downto 0) & im);\r\n",
      "                elsif ((ir = x\"10\"))  then\r\n",
      "                    pc <= RESIZE((data_out), 11);\r\n",
      "                else\r\n",
      "                    we <= '0';\r\n",
      "                    adr <= RESIZE((pc), 16);\r\n",
      "                end if;\r\n",
      "                cyc <= e_870c_M2;\r\n",
      "            elsif ((cyc = e_870c_M2))  then\r\n",
      "                if (ir = x\"11\") then\r\n",
      "                    ra <= data_out;\r\n",
      "                    sr <= ((from_bool((data_out >= x\"80\"))) & (from_bool((data_out = x\"00\"))) & sr(6-1 downto 0));\r\n",
      "                elsif ((rw = x\"00\"))  then\r\n",
      "                    sr <= ((from_bool((ra >= x\"80\"))) & (from_bool((ra = x\"00\"))) & sr(6-1 downto 0));\r\n",
      "                elsif ((rw = x\"01\"))  then\r\n",
      "                    sr <= ((from_bool((rx >= x\"80\"))) & (from_bool((rx = x\"00\"))) & sr(6-1 downto 0));\r\n",
      "                end if;\r\n",
      "                if (ir = x\"17\") then\r\n",
      "                    pc <= (data_out(3-1 downto 0) & pc(8-1 downto 0));\r\n",
      "                    adr <= (data_out & pc(8-1 downto 0));\r\n",
      "                else\r\n",
      "                    adr <= RESIZE((pc), 16);\r\n",
      "                end if;\r\n",
      "                we <= '0';\r\n",
      "                rw <= x\"00\";\r\n",
      "                cyc <= e_870c_F1;\r\n",
      "            else\r\n",
      "                cyc <= e_870c_F1;\r\n",
      "            end if;\r\n",
      "        end if;\r\n",
      "    end process;\r\n",
      "    -- Instance bshift\r\n",
      "    inst_bshift_0: entity work.bshift\r\n",
      "    port map (\r\n",
      "        d => ra,\r\n",
      "        sh => im,\r\n",
      "        result => s_860d\r\n",
      "    );\r\n",
      "    -- Instance bshift\r\n",
      "    inst_bshift_1: entity work.bshift\r\n",
      "    generic map (\r\n",
      "        SHIFT_RIGHT => True\r\n",
      "    )\r\n",
      "    port map (\r\n",
      "        d => ra,\r\n",
      "        sh => im,\r\n",
      "        result => s_f3f5\r\n",
      "    );\r\n",
      "end architecture MyIRL;\r\n",
      "\r\n"
     ]
    }
   ],
   "source": [
    "!cat /tmp/processor.vhdl"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "celltoolbar": "Raw Cell Format",
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
