Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Mon Sep 05 18:12:17 2016
| Host             : RDS1 running 64-bit major release  (build 9200)
| Command          : report_power -file C:/Users/jsequeira/Proyectos/Reportes/power_MULT_64bits_power_1.pwr -name power_1
| Design           : FPU_Multiplication_Function
| Device           : xc7a100tcsg324-1
| Design State     : synthesized
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 32.189 (Junction temp exceeded!) |
| Dynamic (W)              | 31.399                           |
| Device Static (W)        | 0.791                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     5.002 |     1215 |       --- |             --- |
|   LUT as Logic |     3.667 |      517 |     63400 |            0.82 |
|   CARRY4       |     1.122 |      109 |     15850 |            0.69 |
|   Register     |     0.207 |      530 |    126800 |            0.42 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |       27 |       --- |             --- |
| Signals        |     8.037 |     1609 |       --- |             --- |
| DSPs           |     9.670 |       12 |       240 |            5.00 |
| I/O            |     8.689 |      201 |       210 |           95.71 |
| Static Power   |     0.791 |          |           |                 |
| Total          |    32.189 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    23.808 |      23.245 |      0.563 |
| Vccaux    |       1.800 |     0.728 |       0.635 |      0.093 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     3.898 |       3.894 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                                  | Accuracy of the tool is not optimal until design is fully placed and routed                                        |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| FPU_Multiplication_Function |    31.399 |
|   Adder_M                   |     0.481 |
|     A_operation             |     0.063 |
|     Add_Subt_Result         |     0.418 |
|     Add_overflow_Result     |    <0.001 |
|   Barrel_Shifter_module     |     0.174 |
|     Output_Reg              |     0.174 |
|   Exp_module                |     0.655 |
|     Oflow_A_m               |     0.051 |
|     Underflow_m             |     0.279 |
|     exp_add_subt_m          |     0.183 |
|     exp_result_m            |     0.143 |
|   FS_Module                 |     1.164 |
|   Operands_load_reg         |     0.737 |
|     XMRegister              |     0.378 |
|     YMRegister              |     0.359 |
|   Sel_A                     |     0.031 |
|   Sel_B                     |     0.199 |
|   Sel_C                     |     0.039 |
|   Sgf_operation             |    18.760 |
|     genblk1_0.A_operation   |     0.054 |
|     genblk1_0.B_operation   |     0.054 |
|     genblk1_0.Final         |     0.578 |
|     genblk1_0.Subtr_2       |     1.967 |
|     genblk1_0.finalreg      |     0.129 |
|     genblk1_0.left_high     |     5.363 |
|     genblk1_0.middle        |     5.341 |
|     genblk1_0.right_lower   |     5.274 |
|   Zero_Result_Detect        |     0.001 |
|     Zero_Info_Mult          |     0.001 |
|   final_result_ieee_Module  |     0.205 |
|     Final_Result_IEEE       |     0.205 |
+-----------------------------+-----------+


