// Seed: 3239788960
module module_0 ();
  wire id_2;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    output wire id_0,
    output tri0 id_1,
    output wire id_2,
    input wor id_3,
    output logic id_4,
    input wand id_5,
    input supply1 id_6,
    input supply1 id_7,
    input tri0 id_8,
    input tri1 id_9,
    input tri0 id_10,
    input tri id_11,
    output supply0 id_12,
    input tri0 id_13,
    output tri id_14,
    output supply0 id_15,
    output wand id_16,
    input tri id_17,
    output tri1 id_18,
    input supply1 id_19,
    input tri1 id_20,
    input wire id_21,
    input wire id_22,
    input supply1 id_23,
    input tri id_24,
    input tri id_25,
    input supply0 id_26,
    output uwire id_27,
    input uwire id_28
);
  id_30 :
  assert property (@(*) {id_26 ? id_3 : -1 ? id_22 : id_7{(id_6)}}) id_4 <= 1;
  module_0 modCall_1 ();
endmodule
