// Seed: 1976304808
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  assign module_1.id_0 = 0;
  bit id_4 = id_4, id_5;
  wire id_6;
  parameter id_7 = -1;
  genvar id_8;
  initial id_4 <= 1;
  wand id_9 = 1;
  always wait (id_4);
endmodule
module module_1 (
    input  wor   id_0,
    input  wor   id_1,
    input  uwire id_2,
    output logic id_3,
    input  logic id_4,
    input  uwire id_5,
    output uwire id_6
);
  wire id_8;
  always id_3 <= id_4;
  module_0 modCall_1 (
      id_8,
      id_8
  );
endmodule
