$date
	Sun Oct 23 03:05:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#432102
b100 &
b100 %
1$
b100 !
1"
#432103
0"
#432106
b10 &
b10 %
#432110
b1 &
1#
b1 %
#432114
b0 &
b0 %
0#
0$
#1447297
b1011 !
1"
#1447298
b1011 &
b1011 %
1$
#1447299
0"
#1447302
b100010 &
b100010 %
#1447306
b10001 &
b10001 %
#1447310
b110100 &
b110100 %
#1447314
b11010 &
b11010 %
#1447318
b1101 &
b1101 %
#1447322
b101000 &
b101000 %
#1447326
b10100 &
b10100 %
#1447330
b1010 &
b1010 %
#1447334
b101 &
b101 %
#1447338
b10000 &
b10000 %
#1447342
b1000 &
b1000 %
#1447346
b100 &
b100 %
#1447350
b10 &
b10 %
#1447354
b1 &
b1 %
1#
#1447358
b0 &
0#
b0 %
0$
#2427478
b10000 &
b10000 %
1$
b10000 !
1"
#2427479
0"
#2427482
b1000 &
b1000 %
#2427486
b100 &
b100 %
#2427490
b10 &
b10 %
#2427494
b1 &
1#
b1 %
#2427498
b0 &
b0 %
0#
0$
#4500012
