Synthesis report for project rp_testing
Generated at: May 18, 2022 20:46:52
Copyright (C) 2013 - 2021 Efinix Inc. All rights reserved.

### ### ### ### ### ### ### ### ### ### ### ### ### ### ###

Top-level Entity Name : testing
### ### File List (begin) ### ### ###
/home/mrdust/Documents/efinity/2021.2/project/rp_testing/rp_testing.v
### ### File List (end) ### ### ###

### ### Pre-optimizations and mapping (begin) ### ### ###

Mapping success.
### ### Mapping (end) ### ### ###

### ### Post-optimizations and re-synthesis (begin) ### ### ###

Post-optimizations and re-synthesis success.
### ### Post-optimizations and re-synthesis (end) ### ### ###

### ### EFX_FF CE enables (begin) ### ### ###
Total number of enable signals: 0
### ### EFX_FF CE enables (end) ### ### ###

### ### EFX_FF SR set/reset (begin) ### ### ###
Total number of enable signals: 1
SR signal <BTN[0]>, number of controlling flip flops: 2
### ### EFX_FF SR set/reset (end) ### ### ###

### ### Module Resource Usage Distribution Estimates (begin) ### ###

**Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module                   FFs        ADDs        LUTs      RAMs DSP/MULTs
----------------         ---        ----        ----      ---- ---------
testing:testing         2(2)        0(0)      15(15)      0(0)      0(0)

### ### Module Resource Usage Distribution Estimates (end) ### ###

### ### Clock Load Distribution Report (begin) ### ###

             Clock     Flip-Flops   Memory Ports    Multipliers
             -----     ----------   ------------    -----------
 pll_inst1_CLKOUT0              2              0              0

### ### Clock Load Distribution Report (end) ### ###

### ### EFX Flow Options (begin) ### ### ###

family : Trion
device : T8F81
project : rp_testing
project-xml : /home/mrdust/Documents/efinity/2021.2/project/rp_testing/rp_testing.xml
root : testing
I : /home/mrdust/Documents/efinity/2021.2/project/rp_testing
output-dir : /home/mrdust/Documents/efinity/2021.2/project/rp_testing/outflow
work-dir : /home/mrdust/Documents/efinity/2021.2/project/rp_testing/work_syn
write-efx-verilog : /home/mrdust/Documents/efinity/2021.2/project/rp_testing/outflow/rp_testing.map.v
binary-db : /home/mrdust/Documents/efinity/2021.2/project/rp_testing/rp_testing.vdb
insert-ios : 0
max-carry-cascade : 160
max_mult : -1
max_ram : -1
mode : speed
veri_options : verilog_mode=verilog_2k,vhdl_mode=vhdl_2008

### ### EFX Flow Options (end) ### ### ###

### ### Resource Summary (begin) ### ### ### 
INPUT  PORTS    : 	4
OUTPUT PORTS    : 	6

EFX_LUT4        : 	15
   1-2  Inputs  : 	9
   3    Inputs  : 	1
   4    Inputs  : 	5
EFX_FF          : 	2
EFX_GBUFCE      : 	1
### ### Resource Summary (end) ### ### ###

Plain synthesis (without verilog dump and post-map checks) time : 0s
Elapsed synthesis time : 1s
