module wideexpr_00275(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {(2'sb11)>>(((+((ctrl[7]?((s5)>>>({u0,4'sb1100,u4}))<(((s4)<<(u6))^($signed(3'sb011))):u2)))<<<(4'sb1101))+((((ctrl[5]?(ctrl[3]?(6'sb010010)^(+(1'sb1)):(s4)>>>(1'sb0)):-({s4})))>>>(4'sb0000))<<(((((s0)>>>(~^(s0)))>>>(2'sb01))==((ctrl[5]?(2'sb01)|(1'sb1):-((6'sb001100)<<<(s5)))))^~((ctrl[2]?(((3'sb111)==(3'sb000))<<({s0}))<<(s1):$unsigned(u2)))))),{4{s5}}};
  assign y1 = !(((ctrl[6]?+(+((ctrl[6]?(ctrl[5]?4'sb1111:6'sb000111):5'sb01101))):3'sb100))|(s5));
  assign y2 = $signed((ctrl[7]?$signed(s5):(ctrl[0]?+((3'sb100)<<({$signed(s4),(6'b011100)<=(4'sb0011),(ctrl[1]?(6'sb011111)>>>(5'b11110):+(3'sb111))})):($signed((s5)<=((5'sb11110)<<(s0))))<<<((ctrl[5]?s4:(ctrl[4]?(+(s2))-((s6)^~(6'sb101001)):((s7)^~(s7))&((2'sb00)<<<(2'b11))))))));
  assign y3 = $signed({3{{1{(ctrl[4]?(((6'sb101011)<<<({5'sb01011,1'b0}))>>>((4'sb1000)>>>(s7)))>>((+(s4))^~(1'sb0)):-(s7))}}}});
  assign y4 = s1;
  assign y5 = $signed((s0)<<<($signed(+({{(1'sb0)^(6'sb110101),{s7},2'sb10,-(1'sb0)},{1{{u0,6'sb010010}}},$signed((ctrl[4]?5'sb10111:s3)),(ctrl[6]?{s2,1'sb1,6'sb011010}:u2)}))));
  assign y6 = $signed(((6'sb010111)>>>((-((5'sb11000)>>((s4)+(s1))))<($signed((ctrl[5]?4'b0101:(5'b10000)<<<(s0))))))^(s2));
  assign y7 = 5'sb01010;
endmodule
