// Seed: 1746538279
module module_0 (
    output tri0 id_0,
    input  tri0 id_1,
    input  tri0 id_2,
    input  wand id_3,
    input  tri1 id_4,
    input  tri0 id_5,
    output wor  id_6,
    output wor  id_7,
    input  tri  id_8,
    output tri0 id_9
);
  tri id_11 = id_1;
  id_12(
      1, id_0, 'b0
  );
  assign id_9 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output supply0 id_2,
    output wor id_3,
    input uwire id_4,
    output uwire id_5,
    output tri id_6,
    input wand id_7,
    input wor id_8,
    output tri id_9,
    input tri id_10,
    output supply1 id_11,
    input wire id_12,
    output wire id_13,
    input tri1 id_14,
    input supply1 id_15,
    input tri1 id_16,
    input tri id_17,
    output uwire id_18,
    input wire id_19,
    input wor id_20,
    input supply0 id_21
);
  wire id_23;
  nor (
      id_9,
      id_20,
      id_10,
      id_23,
      id_8,
      id_12,
      id_19,
      id_15,
      id_21,
      id_17,
      id_1,
      id_0,
      id_4,
      id_16,
      id_7,
      id_14
  );
  module_0(
      id_18, id_10, id_19, id_10, id_4, id_0, id_13, id_11, id_19, id_9
  );
endmodule
