{"Source Block": ["hdl/library/axi_dmac/request_arb.v@247:257@HdlIdDef", "wire [DMA_DATA_WIDTH_DEST/8-1:0] dest_fifo_strb;\nwire dest_fifo_last;\n\nwire src_req_valid;\nwire src_req_ready;\nwire [DMA_ADDRESS_WIDTH_DEST-1:0] src_req_dest_address;\nwire [DMA_ADDRESS_WIDTH_SRC-1:0] src_req_src_address;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_req_last_burst_length;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_req_last_beat_bytes;\nwire src_req_sync_transfer_start;\nwire src_req_xlast;\n"], "Clone Blocks": [["hdl/library/axi_dmac/request_arb.v@246:256", "wire [DMA_DATA_WIDTH_DEST-1:0] dest_fifo_data;\nwire [DMA_DATA_WIDTH_DEST/8-1:0] dest_fifo_strb;\nwire dest_fifo_last;\n\nwire src_req_valid;\nwire src_req_ready;\nwire [DMA_ADDRESS_WIDTH_DEST-1:0] src_req_dest_address;\nwire [DMA_ADDRESS_WIDTH_SRC-1:0] src_req_src_address;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_req_last_burst_length;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_req_last_beat_bytes;\nwire src_req_sync_transfer_start;\n"], ["hdl/library/axi_dmac/request_arb.v@249:259", "\nwire src_req_valid;\nwire src_req_ready;\nwire [DMA_ADDRESS_WIDTH_DEST-1:0] src_req_dest_address;\nwire [DMA_ADDRESS_WIDTH_SRC-1:0] src_req_src_address;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_req_last_burst_length;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_req_last_beat_bytes;\nwire src_req_sync_transfer_start;\nwire src_req_xlast;\n\nreg [DMA_ADDRESS_WIDTH_DEST-1:0] src_req_dest_address_cur = 'h0;\n"], ["hdl/library/axi_dmac/request_arb.v@248:258", "wire dest_fifo_last;\n\nwire src_req_valid;\nwire src_req_ready;\nwire [DMA_ADDRESS_WIDTH_DEST-1:0] src_req_dest_address;\nwire [DMA_ADDRESS_WIDTH_SRC-1:0] src_req_src_address;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_req_last_burst_length;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_req_last_beat_bytes;\nwire src_req_sync_transfer_start;\nwire src_req_xlast;\n\n"], ["hdl/library/axi_dmac/request_arb.v@243:253", "wire dest_last;\nwire dest_fifo_valid;\nwire dest_fifo_ready;\nwire [DMA_DATA_WIDTH_DEST-1:0] dest_fifo_data;\nwire [DMA_DATA_WIDTH_DEST/8-1:0] dest_fifo_strb;\nwire dest_fifo_last;\n\nwire src_req_valid;\nwire src_req_ready;\nwire [DMA_ADDRESS_WIDTH_DEST-1:0] src_req_dest_address;\nwire [DMA_ADDRESS_WIDTH_SRC-1:0] src_req_src_address;\n"], ["hdl/library/axi_dmac/request_arb.v@250:260", "wire src_req_valid;\nwire src_req_ready;\nwire [DMA_ADDRESS_WIDTH_DEST-1:0] src_req_dest_address;\nwire [DMA_ADDRESS_WIDTH_SRC-1:0] src_req_src_address;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_req_last_burst_length;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_req_last_beat_bytes;\nwire src_req_sync_transfer_start;\nwire src_req_xlast;\n\nreg [DMA_ADDRESS_WIDTH_DEST-1:0] src_req_dest_address_cur = 'h0;\nreg src_req_xlast_cur = 1'b0;\n"], ["hdl/library/axi_dmac/request_arb.v@251:261", "wire src_req_ready;\nwire [DMA_ADDRESS_WIDTH_DEST-1:0] src_req_dest_address;\nwire [DMA_ADDRESS_WIDTH_SRC-1:0] src_req_src_address;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_req_last_burst_length;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_req_last_beat_bytes;\nwire src_req_sync_transfer_start;\nwire src_req_xlast;\n\nreg [DMA_ADDRESS_WIDTH_DEST-1:0] src_req_dest_address_cur = 'h0;\nreg src_req_xlast_cur = 1'b0;\n\n"], ["hdl/library/axi_dmac/request_arb.v@245:255", "wire dest_fifo_ready;\nwire [DMA_DATA_WIDTH_DEST-1:0] dest_fifo_data;\nwire [DMA_DATA_WIDTH_DEST/8-1:0] dest_fifo_strb;\nwire dest_fifo_last;\n\nwire src_req_valid;\nwire src_req_ready;\nwire [DMA_ADDRESS_WIDTH_DEST-1:0] src_req_dest_address;\nwire [DMA_ADDRESS_WIDTH_SRC-1:0] src_req_src_address;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_req_last_burst_length;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_req_last_beat_bytes;\n"], ["hdl/library/axi_dmac/request_arb.v@252:262", "wire [DMA_ADDRESS_WIDTH_DEST-1:0] src_req_dest_address;\nwire [DMA_ADDRESS_WIDTH_SRC-1:0] src_req_src_address;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_req_last_burst_length;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_req_last_beat_bytes;\nwire src_req_sync_transfer_start;\nwire src_req_xlast;\n\nreg [DMA_ADDRESS_WIDTH_DEST-1:0] src_req_dest_address_cur = 'h0;\nreg src_req_xlast_cur = 1'b0;\n\n/* TODO\n"], ["hdl/library/axi_dmac/request_arb.v@254:264", "wire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_req_last_burst_length;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_req_last_beat_bytes;\nwire src_req_sync_transfer_start;\nwire src_req_xlast;\n\nreg [DMA_ADDRESS_WIDTH_DEST-1:0] src_req_dest_address_cur = 'h0;\nreg src_req_xlast_cur = 1'b0;\n\n/* TODO\nwire src_response_valid;\nwire src_response_ready;\n"]], "Diff Content": {"Delete": [[252, "wire [DMA_ADDRESS_WIDTH_DEST-1:0] src_req_dest_address;\n"]], "Add": []}}