{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651333102978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651333102985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 30 23:38:22 2022 " "Processing started: Sat Apr 30 23:38:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651333102985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333102985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rwRAM -c rwRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off rwRAM -c rwRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333102985 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651333103383 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651333103383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rwram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rwram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rwRAM " "Found entity 1: rwRAM" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651333114534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114534 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rwRAM " "Elaborating entity \"rwRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651333114551 ""}
{ "Warning" "WSGN_SEARCH_FILE" "inst_id.v 1 1 " "Using design file inst_id.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 inst_id " "Found entity 1: inst_id" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651333114559 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651333114559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_id inst_id:inst " "Elaborating entity \"inst_id\" for hierarchy \"inst_id:inst\"" {  } { { "rwRAM.bdf" "inst" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 216 832 1072 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651333114560 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs1_addr_o inst_id.v(33) " "Verilog HDL Always Construct warning at inst_id.v(33): inferring latch(es) for variable \"rs1_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651333114562 "|rwRAM|inst_id:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs2_addr_o inst_id.v(33) " "Verilog HDL Always Construct warning at inst_id.v(33): inferring latch(es) for variable \"rs2_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651333114562 "|rwRAM|inst_id:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op1_o inst_id.v(33) " "Verilog HDL Always Construct warning at inst_id.v(33): inferring latch(es) for variable \"op1_o\", which holds its previous value in one or more paths through the always construct" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651333114562 "|rwRAM|inst_id:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op2_o inst_id.v(33) " "Verilog HDL Always Construct warning at inst_id.v(33): inferring latch(es) for variable \"op2_o\", which holds its previous value in one or more paths through the always construct" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651333114562 "|rwRAM|inst_id:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_addr_o inst_id.v(33) " "Verilog HDL Always Construct warning at inst_id.v(33): inferring latch(es) for variable \"rd_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651333114562 "|rwRAM|inst_id:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_write_en inst_id.v(33) " "Verilog HDL Always Construct warning at inst_id.v(33): inferring latch(es) for variable \"rd_write_en\", which holds its previous value in one or more paths through the always construct" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651333114562 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_write_en inst_id.v(33) " "Inferred latch for \"rd_write_en\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114562 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_o\[0\] inst_id.v(33) " "Inferred latch for \"rd_addr_o\[0\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114562 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_o\[1\] inst_id.v(33) " "Inferred latch for \"rd_addr_o\[1\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114562 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_o\[2\] inst_id.v(33) " "Inferred latch for \"rd_addr_o\[2\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114563 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_o\[3\] inst_id.v(33) " "Inferred latch for \"rd_addr_o\[3\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114563 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_o\[4\] inst_id.v(33) " "Inferred latch for \"rd_addr_o\[4\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114563 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[0\] inst_id.v(33) " "Inferred latch for \"op2_o\[0\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114563 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[1\] inst_id.v(33) " "Inferred latch for \"op2_o\[1\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114563 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[2\] inst_id.v(33) " "Inferred latch for \"op2_o\[2\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114563 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[3\] inst_id.v(33) " "Inferred latch for \"op2_o\[3\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114563 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[4\] inst_id.v(33) " "Inferred latch for \"op2_o\[4\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114563 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[5\] inst_id.v(33) " "Inferred latch for \"op2_o\[5\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114563 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[6\] inst_id.v(33) " "Inferred latch for \"op2_o\[6\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114563 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[7\] inst_id.v(33) " "Inferred latch for \"op2_o\[7\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114563 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[8\] inst_id.v(33) " "Inferred latch for \"op2_o\[8\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114563 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[9\] inst_id.v(33) " "Inferred latch for \"op2_o\[9\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114563 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[10\] inst_id.v(33) " "Inferred latch for \"op2_o\[10\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114563 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[11\] inst_id.v(33) " "Inferred latch for \"op2_o\[11\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114563 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[12\] inst_id.v(33) " "Inferred latch for \"op2_o\[12\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114563 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[13\] inst_id.v(33) " "Inferred latch for \"op2_o\[13\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114563 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[14\] inst_id.v(33) " "Inferred latch for \"op2_o\[14\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114563 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[15\] inst_id.v(33) " "Inferred latch for \"op2_o\[15\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114563 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[16\] inst_id.v(33) " "Inferred latch for \"op2_o\[16\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114564 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[17\] inst_id.v(33) " "Inferred latch for \"op2_o\[17\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114564 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[18\] inst_id.v(33) " "Inferred latch for \"op2_o\[18\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114564 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[19\] inst_id.v(33) " "Inferred latch for \"op2_o\[19\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114564 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[20\] inst_id.v(33) " "Inferred latch for \"op2_o\[20\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114564 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[21\] inst_id.v(33) " "Inferred latch for \"op2_o\[21\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114564 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[22\] inst_id.v(33) " "Inferred latch for \"op2_o\[22\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114564 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[23\] inst_id.v(33) " "Inferred latch for \"op2_o\[23\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114564 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[24\] inst_id.v(33) " "Inferred latch for \"op2_o\[24\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114564 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[25\] inst_id.v(33) " "Inferred latch for \"op2_o\[25\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114564 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[26\] inst_id.v(33) " "Inferred latch for \"op2_o\[26\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114564 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[27\] inst_id.v(33) " "Inferred latch for \"op2_o\[27\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114564 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[28\] inst_id.v(33) " "Inferred latch for \"op2_o\[28\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114564 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[29\] inst_id.v(33) " "Inferred latch for \"op2_o\[29\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114564 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[30\] inst_id.v(33) " "Inferred latch for \"op2_o\[30\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114564 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[31\] inst_id.v(33) " "Inferred latch for \"op2_o\[31\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114564 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[0\] inst_id.v(33) " "Inferred latch for \"op1_o\[0\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114564 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[1\] inst_id.v(33) " "Inferred latch for \"op1_o\[1\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114564 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[2\] inst_id.v(33) " "Inferred latch for \"op1_o\[2\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114564 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[3\] inst_id.v(33) " "Inferred latch for \"op1_o\[3\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114564 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[4\] inst_id.v(33) " "Inferred latch for \"op1_o\[4\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114564 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[5\] inst_id.v(33) " "Inferred latch for \"op1_o\[5\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114564 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[6\] inst_id.v(33) " "Inferred latch for \"op1_o\[6\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114564 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[7\] inst_id.v(33) " "Inferred latch for \"op1_o\[7\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114564 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[8\] inst_id.v(33) " "Inferred latch for \"op1_o\[8\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114564 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[9\] inst_id.v(33) " "Inferred latch for \"op1_o\[9\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114565 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[10\] inst_id.v(33) " "Inferred latch for \"op1_o\[10\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114565 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[11\] inst_id.v(33) " "Inferred latch for \"op1_o\[11\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114565 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[12\] inst_id.v(33) " "Inferred latch for \"op1_o\[12\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114565 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[13\] inst_id.v(33) " "Inferred latch for \"op1_o\[13\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114565 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[14\] inst_id.v(33) " "Inferred latch for \"op1_o\[14\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114565 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[15\] inst_id.v(33) " "Inferred latch for \"op1_o\[15\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114565 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[16\] inst_id.v(33) " "Inferred latch for \"op1_o\[16\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114565 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[17\] inst_id.v(33) " "Inferred latch for \"op1_o\[17\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114565 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[18\] inst_id.v(33) " "Inferred latch for \"op1_o\[18\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114565 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[19\] inst_id.v(33) " "Inferred latch for \"op1_o\[19\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114565 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[20\] inst_id.v(33) " "Inferred latch for \"op1_o\[20\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114565 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[21\] inst_id.v(33) " "Inferred latch for \"op1_o\[21\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114565 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[22\] inst_id.v(33) " "Inferred latch for \"op1_o\[22\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114565 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[23\] inst_id.v(33) " "Inferred latch for \"op1_o\[23\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114565 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[24\] inst_id.v(33) " "Inferred latch for \"op1_o\[24\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114565 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[25\] inst_id.v(33) " "Inferred latch for \"op1_o\[25\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114565 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[26\] inst_id.v(33) " "Inferred latch for \"op1_o\[26\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114565 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[27\] inst_id.v(33) " "Inferred latch for \"op1_o\[27\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114565 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[28\] inst_id.v(33) " "Inferred latch for \"op1_o\[28\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114565 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[29\] inst_id.v(33) " "Inferred latch for \"op1_o\[29\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114565 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[30\] inst_id.v(33) " "Inferred latch for \"op1_o\[30\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114565 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[31\] inst_id.v(33) " "Inferred latch for \"op1_o\[31\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114565 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_addr_o\[0\] inst_id.v(33) " "Inferred latch for \"rs2_addr_o\[0\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114565 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_addr_o\[1\] inst_id.v(33) " "Inferred latch for \"rs2_addr_o\[1\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114565 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_addr_o\[2\] inst_id.v(33) " "Inferred latch for \"rs2_addr_o\[2\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114565 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_addr_o\[3\] inst_id.v(33) " "Inferred latch for \"rs2_addr_o\[3\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114565 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_addr_o\[4\] inst_id.v(33) " "Inferred latch for \"rs2_addr_o\[4\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114565 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_addr_o\[0\] inst_id.v(33) " "Inferred latch for \"rs1_addr_o\[0\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114565 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_addr_o\[1\] inst_id.v(33) " "Inferred latch for \"rs1_addr_o\[1\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114565 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_addr_o\[2\] inst_id.v(33) " "Inferred latch for \"rs1_addr_o\[2\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114565 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_addr_o\[3\] inst_id.v(33) " "Inferred latch for \"rs1_addr_o\[3\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114565 "|rwRAM|inst_id:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_addr_o\[4\] inst_id.v(33) " "Inferred latch for \"rs1_addr_o\[4\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114565 "|rwRAM|inst_id:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "regs.v 1 1 " "Using design file regs.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 regs " "Found entity 1: regs" {  } { { "regs.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/regs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651333114572 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651333114572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regs regs:inst1 " "Elaborating entity \"regs\" for hierarchy \"regs:inst1\"" {  } { { "rwRAM.bdf" "inst1" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 304 400 656 480 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651333114573 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "regs regs.v(20) " "Verilog HDL warning at regs.v(20): initial value for variable regs should be constant" {  } { { "regs.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/regs.v" 20 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1651333114582 "|rwRAM|regs:inst1"}
{ "Warning" "WSGN_SEARCH_FILE" "ex.v 1 1 " "Using design file ex.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ex " "Found entity 1: ex" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651333114590 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651333114590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex ex:inst3 " "Elaborating entity \"ex\" for hierarchy \"ex:inst3\"" {  } { { "rwRAM.bdf" "inst3" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 408 1192 1440 552 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651333114591 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd ex.v(18) " "Verilog HDL or VHDL warning at ex.v(18): object \"rd\" assigned a value but never read" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651333114593 "|rwRAM|ex:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs1 ex.v(20) " "Verilog HDL or VHDL warning at ex.v(20): object \"rs1\" assigned a value but never read" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651333114593 "|rwRAM|ex:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs2 ex.v(21) " "Verilog HDL or VHDL warning at ex.v(21): object \"rs2\" assigned a value but never read" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651333114593 "|rwRAM|ex:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "imm ex.v(22) " "Verilog HDL or VHDL warning at ex.v(22): object \"imm\" assigned a value but never read" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651333114593 "|rwRAM|ex:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 ex.v(33) " "Verilog HDL assignment warning at ex.v(33): truncated value with size 33 to match size of target (32)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651333114593 "|rwRAM|ex:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_data_o ex.v(39) " "Verilog HDL Always Construct warning at ex.v(39): inferring latch(es) for variable \"rd_data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651333114593 "|rwRAM|ex:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_addr_o ex.v(39) " "Verilog HDL Always Construct warning at ex.v(39): inferring latch(es) for variable \"rd_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651333114593 "|rwRAM|ex:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_write_en ex.v(39) " "Verilog HDL Always Construct warning at ex.v(39): inferring latch(es) for variable \"rd_write_en\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651333114593 "|rwRAM|ex:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump_addr_o ex.v(39) " "Verilog HDL Always Construct warning at ex.v(39): inferring latch(es) for variable \"jump_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651333114593 "|rwRAM|ex:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump_en_o ex.v(39) " "Verilog HDL Always Construct warning at ex.v(39): inferring latch(es) for variable \"jump_en_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651333114593 "|rwRAM|ex:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hold_flag_o ex.v(39) " "Verilog HDL Always Construct warning at ex.v(39): inferring latch(es) for variable \"hold_flag_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651333114593 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_flag_o ex.v(39) " "Inferred latch for \"hold_flag_o\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114593 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_en_o ex.v(39) " "Inferred latch for \"jump_en_o\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114593 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[0\] ex.v(39) " "Inferred latch for \"jump_addr_o\[0\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114593 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[1\] ex.v(39) " "Inferred latch for \"jump_addr_o\[1\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114593 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[2\] ex.v(39) " "Inferred latch for \"jump_addr_o\[2\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114593 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[3\] ex.v(39) " "Inferred latch for \"jump_addr_o\[3\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114593 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[4\] ex.v(39) " "Inferred latch for \"jump_addr_o\[4\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114593 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[5\] ex.v(39) " "Inferred latch for \"jump_addr_o\[5\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114593 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[6\] ex.v(39) " "Inferred latch for \"jump_addr_o\[6\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114593 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[7\] ex.v(39) " "Inferred latch for \"jump_addr_o\[7\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114593 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[8\] ex.v(39) " "Inferred latch for \"jump_addr_o\[8\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114593 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[9\] ex.v(39) " "Inferred latch for \"jump_addr_o\[9\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114593 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[10\] ex.v(39) " "Inferred latch for \"jump_addr_o\[10\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114593 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[11\] ex.v(39) " "Inferred latch for \"jump_addr_o\[11\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114593 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[12\] ex.v(39) " "Inferred latch for \"jump_addr_o\[12\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114593 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[13\] ex.v(39) " "Inferred latch for \"jump_addr_o\[13\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114593 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[14\] ex.v(39) " "Inferred latch for \"jump_addr_o\[14\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114593 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[15\] ex.v(39) " "Inferred latch for \"jump_addr_o\[15\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114593 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[16\] ex.v(39) " "Inferred latch for \"jump_addr_o\[16\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114593 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[17\] ex.v(39) " "Inferred latch for \"jump_addr_o\[17\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114593 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[18\] ex.v(39) " "Inferred latch for \"jump_addr_o\[18\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[19\] ex.v(39) " "Inferred latch for \"jump_addr_o\[19\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[20\] ex.v(39) " "Inferred latch for \"jump_addr_o\[20\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[21\] ex.v(39) " "Inferred latch for \"jump_addr_o\[21\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[22\] ex.v(39) " "Inferred latch for \"jump_addr_o\[22\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[23\] ex.v(39) " "Inferred latch for \"jump_addr_o\[23\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[24\] ex.v(39) " "Inferred latch for \"jump_addr_o\[24\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[25\] ex.v(39) " "Inferred latch for \"jump_addr_o\[25\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[26\] ex.v(39) " "Inferred latch for \"jump_addr_o\[26\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[27\] ex.v(39) " "Inferred latch for \"jump_addr_o\[27\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[28\] ex.v(39) " "Inferred latch for \"jump_addr_o\[28\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[29\] ex.v(39) " "Inferred latch for \"jump_addr_o\[29\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[30\] ex.v(39) " "Inferred latch for \"jump_addr_o\[30\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[31\] ex.v(39) " "Inferred latch for \"jump_addr_o\[31\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_write_en ex.v(39) " "Inferred latch for \"rd_write_en\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_o\[0\] ex.v(39) " "Inferred latch for \"rd_addr_o\[0\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_o\[1\] ex.v(39) " "Inferred latch for \"rd_addr_o\[1\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_o\[2\] ex.v(39) " "Inferred latch for \"rd_addr_o\[2\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_o\[3\] ex.v(39) " "Inferred latch for \"rd_addr_o\[3\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_o\[4\] ex.v(39) " "Inferred latch for \"rd_addr_o\[4\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[0\] ex.v(39) " "Inferred latch for \"rd_data_o\[0\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[1\] ex.v(39) " "Inferred latch for \"rd_data_o\[1\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[2\] ex.v(39) " "Inferred latch for \"rd_data_o\[2\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[3\] ex.v(39) " "Inferred latch for \"rd_data_o\[3\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[4\] ex.v(39) " "Inferred latch for \"rd_data_o\[4\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[5\] ex.v(39) " "Inferred latch for \"rd_data_o\[5\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[6\] ex.v(39) " "Inferred latch for \"rd_data_o\[6\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[7\] ex.v(39) " "Inferred latch for \"rd_data_o\[7\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[8\] ex.v(39) " "Inferred latch for \"rd_data_o\[8\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[9\] ex.v(39) " "Inferred latch for \"rd_data_o\[9\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[10\] ex.v(39) " "Inferred latch for \"rd_data_o\[10\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[11\] ex.v(39) " "Inferred latch for \"rd_data_o\[11\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[12\] ex.v(39) " "Inferred latch for \"rd_data_o\[12\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[13\] ex.v(39) " "Inferred latch for \"rd_data_o\[13\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[14\] ex.v(39) " "Inferred latch for \"rd_data_o\[14\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[15\] ex.v(39) " "Inferred latch for \"rd_data_o\[15\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[16\] ex.v(39) " "Inferred latch for \"rd_data_o\[16\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[17\] ex.v(39) " "Inferred latch for \"rd_data_o\[17\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[18\] ex.v(39) " "Inferred latch for \"rd_data_o\[18\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[19\] ex.v(39) " "Inferred latch for \"rd_data_o\[19\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[20\] ex.v(39) " "Inferred latch for \"rd_data_o\[20\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[21\] ex.v(39) " "Inferred latch for \"rd_data_o\[21\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[22\] ex.v(39) " "Inferred latch for \"rd_data_o\[22\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[23\] ex.v(39) " "Inferred latch for \"rd_data_o\[23\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[24\] ex.v(39) " "Inferred latch for \"rd_data_o\[24\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[25\] ex.v(39) " "Inferred latch for \"rd_data_o\[25\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[26\] ex.v(39) " "Inferred latch for \"rd_data_o\[26\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[27\] ex.v(39) " "Inferred latch for \"rd_data_o\[27\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[28\] ex.v(39) " "Inferred latch for \"rd_data_o\[28\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114594 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[29\] ex.v(39) " "Inferred latch for \"rd_data_o\[29\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114595 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[30\] ex.v(39) " "Inferred latch for \"rd_data_o\[30\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114595 "|rwRAM|ex:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[31\] ex.v(39) " "Inferred latch for \"rd_data_o\[31\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333114595 "|rwRAM|ex:inst3"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op1_o\[31\] " "Latch inst_id:inst\|op1_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115812 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op1_o\[30\] " "Latch inst_id:inst\|op1_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115812 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op1_o\[29\] " "Latch inst_id:inst\|op1_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115812 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op1_o\[28\] " "Latch inst_id:inst\|op1_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115813 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op1_o\[27\] " "Latch inst_id:inst\|op1_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115813 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op1_o\[26\] " "Latch inst_id:inst\|op1_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115813 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op1_o\[25\] " "Latch inst_id:inst\|op1_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115813 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op1_o\[24\] " "Latch inst_id:inst\|op1_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115813 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op1_o\[23\] " "Latch inst_id:inst\|op1_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115813 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op1_o\[22\] " "Latch inst_id:inst\|op1_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115813 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op1_o\[21\] " "Latch inst_id:inst\|op1_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115813 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op1_o\[20\] " "Latch inst_id:inst\|op1_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115813 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op1_o\[19\] " "Latch inst_id:inst\|op1_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115813 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op1_o\[18\] " "Latch inst_id:inst\|op1_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115813 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op1_o\[17\] " "Latch inst_id:inst\|op1_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115814 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op1_o\[16\] " "Latch inst_id:inst\|op1_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115814 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op1_o\[15\] " "Latch inst_id:inst\|op1_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115814 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op1_o\[14\] " "Latch inst_id:inst\|op1_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115814 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op1_o\[13\] " "Latch inst_id:inst\|op1_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115814 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op1_o\[12\] " "Latch inst_id:inst\|op1_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115814 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op1_o\[11\] " "Latch inst_id:inst\|op1_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115814 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op1_o\[10\] " "Latch inst_id:inst\|op1_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115814 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op1_o\[9\] " "Latch inst_id:inst\|op1_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115814 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op1_o\[8\] " "Latch inst_id:inst\|op1_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115814 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op1_o\[7\] " "Latch inst_id:inst\|op1_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115814 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op1_o\[6\] " "Latch inst_id:inst\|op1_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115814 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op1_o\[5\] " "Latch inst_id:inst\|op1_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115814 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op1_o\[4\] " "Latch inst_id:inst\|op1_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115814 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op1_o\[3\] " "Latch inst_id:inst\|op1_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115814 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op1_o\[2\] " "Latch inst_id:inst\|op1_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115815 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op1_o\[1\] " "Latch inst_id:inst\|op1_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115815 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op1_o\[0\] " "Latch inst_id:inst\|op1_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115815 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op2_o\[31\] " "Latch inst_id:inst\|op2_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115815 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op2_o\[30\] " "Latch inst_id:inst\|op2_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115815 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op2_o\[29\] " "Latch inst_id:inst\|op2_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115815 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op2_o\[28\] " "Latch inst_id:inst\|op2_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115815 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op2_o\[27\] " "Latch inst_id:inst\|op2_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115815 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op2_o\[26\] " "Latch inst_id:inst\|op2_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115815 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op2_o\[25\] " "Latch inst_id:inst\|op2_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115816 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op2_o\[24\] " "Latch inst_id:inst\|op2_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115816 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op2_o\[23\] " "Latch inst_id:inst\|op2_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115816 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op2_o\[22\] " "Latch inst_id:inst\|op2_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115816 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op2_o\[21\] " "Latch inst_id:inst\|op2_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115816 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op2_o\[20\] " "Latch inst_id:inst\|op2_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115816 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op2_o\[19\] " "Latch inst_id:inst\|op2_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115816 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op2_o\[18\] " "Latch inst_id:inst\|op2_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115816 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op2_o\[17\] " "Latch inst_id:inst\|op2_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115816 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op2_o\[16\] " "Latch inst_id:inst\|op2_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115816 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op2_o\[15\] " "Latch inst_id:inst\|op2_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115816 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op2_o\[14\] " "Latch inst_id:inst\|op2_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115816 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op2_o\[13\] " "Latch inst_id:inst\|op2_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115816 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op2_o\[12\] " "Latch inst_id:inst\|op2_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115816 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op2_o\[11\] " "Latch inst_id:inst\|op2_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[31\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[31\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115817 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op2_o\[10\] " "Latch inst_id:inst\|op2_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[30\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[30\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115817 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op2_o\[9\] " "Latch inst_id:inst\|op2_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[29\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[29\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115817 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op2_o\[8\] " "Latch inst_id:inst\|op2_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[28\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[28\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115817 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op2_o\[7\] " "Latch inst_id:inst\|op2_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[27\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[27\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115817 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op2_o\[6\] " "Latch inst_id:inst\|op2_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[26\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[26\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115817 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op2_o\[5\] " "Latch inst_id:inst\|op2_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[25\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[25\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115817 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op2_o\[4\] " "Latch inst_id:inst\|op2_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[6\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[6\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115817 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op2_o\[3\] " "Latch inst_id:inst\|op2_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[6\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[6\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115817 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op2_o\[2\] " "Latch inst_id:inst\|op2_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[6\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[6\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115817 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op2_o\[1\] " "Latch inst_id:inst\|op2_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[6\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[6\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115817 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|op2_o\[0\] " "Latch inst_id:inst\|op2_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[6\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[6\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115817 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|rd_addr_o\[4\] " "Latch inst_id:inst\|rd_addr_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115818 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|rd_addr_o\[3\] " "Latch inst_id:inst\|rd_addr_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115818 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|rd_addr_o\[2\] " "Latch inst_id:inst\|rd_addr_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115818 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|rd_addr_o\[1\] " "Latch inst_id:inst\|rd_addr_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115818 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|rd_addr_o\[0\] " "Latch inst_id:inst\|rd_addr_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115818 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_data_o\[31\] " "Latch ex:inst3\|rd_data_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115818 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_data_o\[30\] " "Latch ex:inst3\|rd_data_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115818 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_data_o\[29\] " "Latch ex:inst3\|rd_data_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115818 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_data_o\[28\] " "Latch ex:inst3\|rd_data_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115818 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_data_o\[27\] " "Latch ex:inst3\|rd_data_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115818 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_data_o\[26\] " "Latch ex:inst3\|rd_data_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115818 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_data_o\[25\] " "Latch ex:inst3\|rd_data_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115818 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_data_o\[24\] " "Latch ex:inst3\|rd_data_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115818 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_data_o\[23\] " "Latch ex:inst3\|rd_data_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115818 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_data_o\[22\] " "Latch ex:inst3\|rd_data_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115818 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_data_o\[21\] " "Latch ex:inst3\|rd_data_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115818 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_data_o\[20\] " "Latch ex:inst3\|rd_data_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115818 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_data_o\[19\] " "Latch ex:inst3\|rd_data_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115819 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_data_o\[18\] " "Latch ex:inst3\|rd_data_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115819 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_data_o\[17\] " "Latch ex:inst3\|rd_data_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115819 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_data_o\[16\] " "Latch ex:inst3\|rd_data_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115819 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_data_o\[15\] " "Latch ex:inst3\|rd_data_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115819 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_data_o\[14\] " "Latch ex:inst3\|rd_data_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115819 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_data_o\[13\] " "Latch ex:inst3\|rd_data_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115819 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_data_o\[12\] " "Latch ex:inst3\|rd_data_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115819 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_data_o\[11\] " "Latch ex:inst3\|rd_data_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115819 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_data_o\[10\] " "Latch ex:inst3\|rd_data_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115819 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_data_o\[9\] " "Latch ex:inst3\|rd_data_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115819 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_data_o\[8\] " "Latch ex:inst3\|rd_data_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115819 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_data_o\[7\] " "Latch ex:inst3\|rd_data_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115819 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_data_o\[6\] " "Latch ex:inst3\|rd_data_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115819 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_data_o\[5\] " "Latch ex:inst3\|rd_data_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115819 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_data_o\[4\] " "Latch ex:inst3\|rd_data_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115819 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_data_o\[3\] " "Latch ex:inst3\|rd_data_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115820 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_data_o\[2\] " "Latch ex:inst3\|rd_data_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115820 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_data_o\[1\] " "Latch ex:inst3\|rd_data_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115820 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_data_o\[0\] " "Latch ex:inst3\|rd_data_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[5\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[5\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115820 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|rs1_addr_o\[4\] " "Latch inst_id:inst\|rs1_addr_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115820 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_write_en " "Latch ex:inst3\|rd_write_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[6\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[6\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115820 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|rs1_addr_o\[0\] " "Latch inst_id:inst\|rs1_addr_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115820 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_addr_o\[0\] " "Latch ex:inst3\|rd_addr_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[6\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[6\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115820 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|rs1_addr_o\[1\] " "Latch inst_id:inst\|rs1_addr_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115820 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_addr_o\[1\] " "Latch ex:inst3\|rd_addr_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[6\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[6\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115820 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|rs1_addr_o\[2\] " "Latch inst_id:inst\|rs1_addr_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115820 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_addr_o\[2\] " "Latch ex:inst3\|rd_addr_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[6\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[6\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115820 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|rs1_addr_o\[3\] " "Latch inst_id:inst\|rs1_addr_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[3\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[3\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115821 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_addr_o\[3\] " "Latch ex:inst3\|rd_addr_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[6\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[6\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115821 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst3\|rd_addr_o\[4\] " "Latch ex:inst3\|rd_addr_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[6\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[6\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115821 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|rs2_addr_o\[4\] " "Latch inst_id:inst\|rs2_addr_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[6\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[6\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115821 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|rs2_addr_o\[0\] " "Latch inst_id:inst\|rs2_addr_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[6\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[6\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115821 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|rs2_addr_o\[1\] " "Latch inst_id:inst\|rs2_addr_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[6\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[6\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115821 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|rs2_addr_o\[2\] " "Latch inst_id:inst\|rs2_addr_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[6\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[6\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115821 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inst_id:inst\|rs2_addr_o\[3\] " "Latch inst_id:inst\|rs2_addr_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst_i\[6\] " "Ports D and ENA on the latch are fed by the same signal inst_i\[6\]" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 240 600 768 256 "inst_i\[31..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651333115821 ""}  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651333115821 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "inst_addr_o\[31\] GND " "Pin \"inst_addr_o\[31\]\" is stuck at GND" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651333116175 "|rwRAM|inst_addr_o[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_addr_o\[30\] GND " "Pin \"inst_addr_o\[30\]\" is stuck at GND" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651333116175 "|rwRAM|inst_addr_o[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_addr_o\[29\] GND " "Pin \"inst_addr_o\[29\]\" is stuck at GND" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651333116175 "|rwRAM|inst_addr_o[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_addr_o\[28\] GND " "Pin \"inst_addr_o\[28\]\" is stuck at GND" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651333116175 "|rwRAM|inst_addr_o[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_addr_o\[27\] GND " "Pin \"inst_addr_o\[27\]\" is stuck at GND" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651333116175 "|rwRAM|inst_addr_o[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_addr_o\[26\] GND " "Pin \"inst_addr_o\[26\]\" is stuck at GND" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651333116175 "|rwRAM|inst_addr_o[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_addr_o\[25\] GND " "Pin \"inst_addr_o\[25\]\" is stuck at GND" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651333116175 "|rwRAM|inst_addr_o[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_addr_o\[24\] GND " "Pin \"inst_addr_o\[24\]\" is stuck at GND" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651333116175 "|rwRAM|inst_addr_o[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_addr_o\[23\] GND " "Pin \"inst_addr_o\[23\]\" is stuck at GND" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651333116175 "|rwRAM|inst_addr_o[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_addr_o\[22\] GND " "Pin \"inst_addr_o\[22\]\" is stuck at GND" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651333116175 "|rwRAM|inst_addr_o[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_addr_o\[21\] GND " "Pin \"inst_addr_o\[21\]\" is stuck at GND" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651333116175 "|rwRAM|inst_addr_o[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_addr_o\[20\] GND " "Pin \"inst_addr_o\[20\]\" is stuck at GND" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651333116175 "|rwRAM|inst_addr_o[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_addr_o\[19\] GND " "Pin \"inst_addr_o\[19\]\" is stuck at GND" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651333116175 "|rwRAM|inst_addr_o[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_addr_o\[18\] GND " "Pin \"inst_addr_o\[18\]\" is stuck at GND" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651333116175 "|rwRAM|inst_addr_o[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_addr_o\[17\] GND " "Pin \"inst_addr_o\[17\]\" is stuck at GND" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651333116175 "|rwRAM|inst_addr_o[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_addr_o\[16\] GND " "Pin \"inst_addr_o\[16\]\" is stuck at GND" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651333116175 "|rwRAM|inst_addr_o[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_addr_o\[15\] GND " "Pin \"inst_addr_o\[15\]\" is stuck at GND" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651333116175 "|rwRAM|inst_addr_o[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_addr_o\[14\] GND " "Pin \"inst_addr_o\[14\]\" is stuck at GND" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651333116175 "|rwRAM|inst_addr_o[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_addr_o\[13\] GND " "Pin \"inst_addr_o\[13\]\" is stuck at GND" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651333116175 "|rwRAM|inst_addr_o[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_addr_o\[12\] GND " "Pin \"inst_addr_o\[12\]\" is stuck at GND" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651333116175 "|rwRAM|inst_addr_o[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_addr_o\[11\] GND " "Pin \"inst_addr_o\[11\]\" is stuck at GND" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651333116175 "|rwRAM|inst_addr_o[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_addr_o\[10\] GND " "Pin \"inst_addr_o\[10\]\" is stuck at GND" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651333116175 "|rwRAM|inst_addr_o[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_addr_o\[9\] GND " "Pin \"inst_addr_o\[9\]\" is stuck at GND" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651333116175 "|rwRAM|inst_addr_o[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_addr_o\[8\] GND " "Pin \"inst_addr_o\[8\]\" is stuck at GND" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651333116175 "|rwRAM|inst_addr_o[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_addr_o\[7\] GND " "Pin \"inst_addr_o\[7\]\" is stuck at GND" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651333116175 "|rwRAM|inst_addr_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_addr_o\[6\] GND " "Pin \"inst_addr_o\[6\]\" is stuck at GND" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651333116175 "|rwRAM|inst_addr_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_addr_o\[5\] GND " "Pin \"inst_addr_o\[5\]\" is stuck at GND" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651333116175 "|rwRAM|inst_addr_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_addr_o\[4\] GND " "Pin \"inst_addr_o\[4\]\" is stuck at GND" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651333116175 "|rwRAM|inst_addr_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_addr_o\[3\] GND " "Pin \"inst_addr_o\[3\]\" is stuck at GND" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651333116175 "|rwRAM|inst_addr_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_addr_o\[2\] GND " "Pin \"inst_addr_o\[2\]\" is stuck at GND" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651333116175 "|rwRAM|inst_addr_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_addr_o\[1\] GND " "Pin \"inst_addr_o\[1\]\" is stuck at GND" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651333116175 "|rwRAM|inst_addr_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst_addr_o\[0\] GND " "Pin \"inst_addr_o\[0\]\" is stuck at GND" {  } { { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651333116175 "|rwRAM|inst_addr_o[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651333116175 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651333116326 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651333117247 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651333117247 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2361 " "Implemented 2361 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651333117385 ""} { "Info" "ICUT_CUT_TM_OPINS" "239 " "Implemented 239 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651333117385 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2088 " "Implemented 2088 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651333117385 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651333117385 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 289 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 289 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651333117410 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 30 23:38:37 2022 " "Processing ended: Sat Apr 30 23:38:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651333117410 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651333117410 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651333117410 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651333117410 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1651333118552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651333118560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 30 23:38:38 2022 " "Processing started: Sat Apr 30 23:38:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651333118560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1651333118560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off rwRAM -c rwRAM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off rwRAM -c rwRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1651333118560 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1651333118652 ""}
{ "Info" "0" "" "Project  = rwRAM" {  } {  } 0 0 "Project  = rwRAM" 0 0 "Fitter" 0 0 1651333118653 ""}
{ "Info" "0" "" "Revision = rwRAM" {  } {  } 0 0 "Revision = rwRAM" 0 0 "Fitter" 0 0 1651333118653 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1651333118811 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1651333118812 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "rwRAM 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"rwRAM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651333118831 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1651333118871 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1651333118871 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651333119351 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651333119364 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1651333119476 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "273 273 " "No exact pin location assignment(s) for 273 pins of 273 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1651333119738 ""}
{ "Error" "ECIO_NUM_USER_IO_CAPACITY_EXCEEDED" "273 240 " "Design requires 273 user-specified I/O pins -- too many to fit in the 240 user I/O pin locations available in the selected device" { { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG1" "273 273 0 " "Current design requires 273 user-specified I/O pins -- 273 normal user-specified I/O pins and 0 programming pins that have been constrained to use dual-purpose I/O pin locations" {  } {  } 0 179001 "Current design requires %1!d! user-specified I/O pins -- %2!d! normal user-specified I/O pins and %3!d! programming pins that have been constrained to use dual-purpose I/O pin locations" 0 0 "Design Software" 0 -1 1651333126703 ""} { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG2" "240 212 28 " "Targeted device has 240 I/O pin locations available for user I/O -- 212 general-purpose I/O pins and 28 dual-purpose I/O pins" {  } {  } 0 179002 "Targeted device has %1!d! I/O pin locations available for user I/O -- %2!d! general-purpose I/O pins and %3!d! dual-purpose I/O pins" 0 0 "Design Software" 0 -1 1651333126703 ""}  } {  } 0 179000 "Design requires %1!d! user-specified I/O pins -- too many to fit in the %2!d! user I/O pin locations available in the selected device" 0 0 "Fitter" 0 -1 1651333126703 ""}
{ "Error" "EFSV_FITCC_ERROR_DURING_CONSTRAINTS_PROPAGATION" "" "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." {  } {  } 0 12289 "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." 0 0 "Fitter" 0 -1 1651333126704 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651333126705 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "32 " "Following 32 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[31\] GND " "Pin inst_addr_o\[31\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[31] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[30\] GND " "Pin inst_addr_o\[30\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[30] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[29\] GND " "Pin inst_addr_o\[29\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[29] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[28\] GND " "Pin inst_addr_o\[28\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[28] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[27\] GND " "Pin inst_addr_o\[27\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[27] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[26\] GND " "Pin inst_addr_o\[26\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[26] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[25\] GND " "Pin inst_addr_o\[25\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[25] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[24\] GND " "Pin inst_addr_o\[24\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[24] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[23\] GND " "Pin inst_addr_o\[23\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[23] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[22\] GND " "Pin inst_addr_o\[22\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[22] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[21\] GND " "Pin inst_addr_o\[21\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[21] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[20\] GND " "Pin inst_addr_o\[20\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[20] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[19\] GND " "Pin inst_addr_o\[19\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[19] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[18\] GND " "Pin inst_addr_o\[18\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[18] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[17\] GND " "Pin inst_addr_o\[17\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[17] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[16\] GND " "Pin inst_addr_o\[16\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[16] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[15\] GND " "Pin inst_addr_o\[15\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[15] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[14\] GND " "Pin inst_addr_o\[14\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[14] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[13\] GND " "Pin inst_addr_o\[13\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[13] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[12\] GND " "Pin inst_addr_o\[12\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[12] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[11\] GND " "Pin inst_addr_o\[11\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[11] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[10\] GND " "Pin inst_addr_o\[10\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[10] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[9\] GND " "Pin inst_addr_o\[9\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[9] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[8\] GND " "Pin inst_addr_o\[8\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[8] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[7\] GND " "Pin inst_addr_o\[7\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[7] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[6\] GND " "Pin inst_addr_o\[6\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[6] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[5\] GND " "Pin inst_addr_o\[5\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[5] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[4\] GND " "Pin inst_addr_o\[4\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[4] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[3\] GND " "Pin inst_addr_o\[3\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[3] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[2\] GND " "Pin inst_addr_o\[2\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[2] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[1\] GND " "Pin inst_addr_o\[1\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[1] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inst_addr_o\[0\] GND " "Pin inst_addr_o\[0\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { inst_addr_o[0] } } } { "rwRAM.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/rwRAM/rwRAM.bdf" { { 288 1168 1348 304 "inst_addr_o" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/MCU/rwRAM/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651333127372 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1651333127372 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1651333127374 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5594 " "Peak virtual memory: 5594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651333127936 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 30 23:38:47 2022 " "Processing ended: Sat Apr 30 23:38:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651333127936 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651333127936 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651333127936 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651333127936 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 294 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 294 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651333128576 ""}
