// Seed: 46607070
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  supply1 id_3;
  wor id_4;
  wire id_5, id_6, id_7, id_8, id_9, id_10;
  assign id_4 = id_4;
  if (id_3) begin
    assign id_8 = id_5;
  end else begin
    begin
      begin
        assign id_8  = id_4;
        assign id_10 = id_3;
        wire id_11, id_12, id_13;
      end
    end
    begin
      id_14[1] (
          1'h0 - id_1, 1, id_7
      );
    end
  end
  integer id_15, id_16 = 1;
  assign id_2 = 1;
  wire id_17;
  wire id_18;
  wire id_19;
endmodule
module module_1 (
    input wire id_0
);
  assign id_2 = id_2;
  always id_2 <= 1;
  wire id_3;
  module_0(
      id_3, id_3
  );
  wire id_4;
endmodule
