#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Feb 13 16:14:04 2020
# Process ID: 9344
# Current directory: D:/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.xpr
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10072 D:\Lab2_Monday_PM_TraQuangMInhThong_A0200659H.xpr\Lab2_Monday_PM_TraQuangMInhThong_A0200659H.xpr
# Log file: D:/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.xpr/vivado.log
# Journal file: D:/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.xpr\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.xpr/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/e0407640/Desktop/Lab2_Monday_PM_TraQuangMInhThong_A0200659H' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/e0407640/Desktop/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 848.477 ; gain = 120.242
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.xpr/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.srcs/sim_1/new/All_Simulations.v w ]
add_files -fileset sim_1 D:/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.xpr/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.srcs/sim_1/new/All_Simulations.v
update_compile_order -fileset sim_1
set_property top All_Simulations [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.xpr/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'All_Simulations' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.xpr/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj All_Simulations_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.xpr/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.srcs/sources_1/new/my_1_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_1_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.xpr/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.srcs/sources_1/new/my_3_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_3_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.xpr/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.srcs/sources_1/new/my_4_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_4_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.xpr/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.srcs/sources_1/new/my_7_bitsubtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_7_bitsubtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.xpr/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.srcs/sim_1/new/All_Simulations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module All_Simulations
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.xpr/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.xpr/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/e0407640/Desktop/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3c76df5a14934b25b26a7935a31334da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot All_Simulations_behav xil_defaultlib.All_Simulations xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.xpr/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.srcs/sources_1/new/my_7_bitsubtractor.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_1_bit_adder
Compiling module xil_defaultlib.my_3_bit_adder
Compiling module xil_defaultlib.my_4_bit_adder
Compiling module xil_defaultlib.my_7_bitsubtractor
Compiling module xil_defaultlib.All_Simulations
Compiling module xil_defaultlib.glbl
Built simulation snapshot All_Simulations_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.xpr/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.sim/sim_1/behav/xsim/xsim.dir/All_Simulations_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.xpr/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.sim/sim_1/behav/xsim/xsim.dir/All_Simulations_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Feb 13 16:21:22 2020. For additional details about this file, please refer to the WebTalk help file at C:/Users/e0407640/Desktop/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 13 16:21:22 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 881.422 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.xpr/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "All_Simulations_behav -key {Behavioral:sim_1:Functional:All_Simulations} -tclbatch {All_Simulations.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source All_Simulations.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'All_Simulations_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 899.043 ; gain = 23.230
