df96e0c2a6cc99652e459b22c1bcb2c1ce5f59f1
[AST] AscentLint, HJSON fixes, and rgn_fips_i port
diff --git a/hw/top_earlgrey/ip/ast/rtl/usb_clk.sv b/hw/top_earlgrey/ip/ast/rtl/usb_clk.sv
index 741203890..bd4a531db 100644
--- a/hw/top_earlgrey/ip/ast/rtl/usb_clk.sv
+++ b/hw/top_earlgrey/ip/ast/rtl/usb_clk.sv
@@ -13,6 +13,8 @@ module usb_clk (
   input clk_src_usb_en_i,                  // USB Source Clock Enable
   input usb_ref_val_i,                     // USB Reference (Pulse) Valid
   input usb_ref_pulse_i,                   // USB Reference Pulse
+  input scan_mode_i,                       // Scan Mode
+  input scan_reset_ni,                     // Scan Reset
   //
   output logic clk_src_usb_o,              // USB Source Clock
   output logic clk_src_usb_val_o           // USB Source Clock Valid
@@ -21,7 +23,8 @@ module usb_clk (
 logic clk, usb_clk_en, rst_n;
 
 assign rst_n = rst_usb_clk_ni;  // Scan enabled
-assign usb_clk_en = clk_src_usb_en_i && clk_usb_pd_ni && rst_usb_clk_ni;
+assign usb_clk_en = scan_mode_i ||
+                    (clk_src_usb_en_i && clk_usb_pd_ni && rst_usb_clk_ni);
 
 // Clock Oscilator
 ///////////////////////////////////////
@@ -41,7 +44,7 @@ prim_clock_buf u_clk_usb_buf(
 
 // 2-stage de-assertion
 logic rst_val_n;
-assign rst_val_n = rst_n && usb_clk_en;
+assign rst_val_n = scan_mode_i ? scan_reset_ni : rst_n && usb_clk_en;
 
 prim_flop_2sync #(
   .Width ( 1 ),