#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: z_out[2].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[2].outpad[0] (.output at (22,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
z_out[2].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
z_out[2].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.644     3.595
| (intra 'io' routing)                                           0.118     3.712
out:z_out[2].outpad[0] (.output at (22,0))                       0.000     3.712
data arrival time                                                          3.712

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.712
--------------------------------------------------------------------------------
slack (MET)                                                                2.088


#Path 2
Startpoint: z_out[37].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[37].outpad[0] (.output at (39,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing)                                           0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[37].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[37].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (inter-block routing)                                           0.524     3.475
| (intra 'io' routing)                                            0.118     3.592
out:z_out[37].outpad[0] (.output at (39,0))                       0.000     3.592
data arrival time                                                           3.592

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.592
---------------------------------------------------------------------------------
slack (MET)                                                                 2.208


#Path 3
Startpoint: z_out[36].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[36].outpad[0] (.output at (39,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing)                                           0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[36].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[36].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (inter-block routing)                                           0.524     3.475
| (intra 'io' routing)                                            0.118     3.592
out:z_out[36].outpad[0] (.output at (39,0))                       0.000     3.592
data arrival time                                                           3.592

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.592
---------------------------------------------------------------------------------
slack (MET)                                                                 2.208


#Path 4
Startpoint: z_out[35].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[35].outpad[0] (.output at (38,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing)                                           0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[35].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[35].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (inter-block routing)                                           0.524     3.475
| (intra 'io' routing)                                            0.118     3.592
out:z_out[35].outpad[0] (.output at (38,0))                       0.000     3.592
data arrival time                                                           3.592

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.592
---------------------------------------------------------------------------------
slack (MET)                                                                 2.208


#Path 5
Startpoint: z_out[34].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[34].outpad[0] (.output at (38,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing)                                           0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[34].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[34].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (inter-block routing)                                           0.524     3.475
| (intra 'io' routing)                                            0.118     3.592
out:z_out[34].outpad[0] (.output at (38,0))                       0.000     3.592
data arrival time                                                           3.592

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.592
---------------------------------------------------------------------------------
slack (MET)                                                                 2.208


#Path 6
Startpoint: z_out[3].Q[0] (dffsre at (25,1) clocked by clk)
Endpoint  : out:z_out[3].outpad[0] (.output at (22,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
z_out[3].C[0] (dffsre at (25,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
z_out[3].Q[0] (dffsre at (25,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.500     3.451
| (intra 'io' routing)                                           0.118     3.568
out:z_out[3].outpad[0] (.output at (22,0))                       0.000     3.568
data arrival time                                                          3.568

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.568
--------------------------------------------------------------------------------
slack (MET)                                                                2.232


#Path 7
Startpoint: z_out[14].Q[0] (dffsre at (25,1) clocked by clk)
Endpoint  : out:z_out[14].outpad[0] (.output at (28,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing)                                           0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[14].C[0] (dffsre at (25,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[14].Q[0] (dffsre at (25,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (inter-block routing)                                           0.500     3.451
| (intra 'io' routing)                                            0.118     3.568
out:z_out[14].outpad[0] (.output at (28,0))                       0.000     3.568
data arrival time                                                           3.568

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.568
---------------------------------------------------------------------------------
slack (MET)                                                                 2.232


#Path 8
Startpoint: z_out[15].Q[0] (dffsre at (25,1) clocked by clk)
Endpoint  : out:z_out[15].outpad[0] (.output at (28,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing)                                           0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[15].C[0] (dffsre at (25,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[15].Q[0] (dffsre at (25,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (inter-block routing)                                           0.500     3.451
| (intra 'io' routing)                                            0.118     3.568
out:z_out[15].outpad[0] (.output at (28,0))                       0.000     3.568
data arrival time                                                           3.568

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.568
---------------------------------------------------------------------------------
slack (MET)                                                                 2.232


#Path 9
Startpoint: z_out[29].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[29].outpad[0] (.output at (35,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing)                                           0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[29].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[29].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (inter-block routing)                                           0.500     3.451
| (intra 'io' routing)                                            0.118     3.568
out:z_out[29].outpad[0] (.output at (35,0))                       0.000     3.568
data arrival time                                                           3.568

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.568
---------------------------------------------------------------------------------
slack (MET)                                                                 2.232


#Path 10
Startpoint: z_out[28].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[28].outpad[0] (.output at (35,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing)                                           0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[28].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[28].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (inter-block routing)                                           0.500     3.451
| (intra 'io' routing)                                            0.118     3.568
out:z_out[28].outpad[0] (.output at (35,0))                       0.000     3.568
data arrival time                                                           3.568

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.568
---------------------------------------------------------------------------------
slack (MET)                                                                 2.232


#Path 11
Startpoint: z_out[16].Q[0] (dffsre at (25,1) clocked by clk)
Endpoint  : out:z_out[16].outpad[0] (.output at (29,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing)                                           0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[16].C[0] (dffsre at (25,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[16].Q[0] (dffsre at (25,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (inter-block routing)                                           0.404     3.355
| (intra 'io' routing)                                            0.118     3.472
out:z_out[16].outpad[0] (.output at (29,0))                       0.000     3.472
data arrival time                                                           3.472

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.472
---------------------------------------------------------------------------------
slack (MET)                                                                 2.328


#Path 12
Startpoint: z_out[20].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[20].outpad[0] (.output at (31,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing)                                           0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[20].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[20].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (inter-block routing)                                           0.404     3.355
| (intra 'io' routing)                                            0.118     3.472
out:z_out[20].outpad[0] (.output at (31,0))                       0.000     3.472
data arrival time                                                           3.472

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.472
---------------------------------------------------------------------------------
slack (MET)                                                                 2.328


#Path 13
Startpoint: z_out[11].Q[0] (dffsre at (25,1) clocked by clk)
Endpoint  : out:z_out[11].outpad[0] (.output at (26,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing)                                           0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[11].C[0] (dffsre at (25,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[11].Q[0] (dffsre at (25,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (inter-block routing)                                           0.404     3.355
| (intra 'io' routing)                                            0.118     3.472
out:z_out[11].outpad[0] (.output at (26,0))                       0.000     3.472
data arrival time                                                           3.472

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.472
---------------------------------------------------------------------------------
slack (MET)                                                                 2.328


#Path 14
Startpoint: z_out[18].Q[0] (dffsre at (25,1) clocked by clk)
Endpoint  : out:z_out[18].outpad[0] (.output at (30,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing)                                           0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[18].C[0] (dffsre at (25,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[18].Q[0] (dffsre at (25,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (inter-block routing)                                           0.404     3.355
| (intra 'io' routing)                                            0.118     3.472
out:z_out[18].outpad[0] (.output at (30,0))                       0.000     3.472
data arrival time                                                           3.472

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.472
---------------------------------------------------------------------------------
slack (MET)                                                                 2.328


#Path 15
Startpoint: z_out[17].Q[0] (dffsre at (25,1) clocked by clk)
Endpoint  : out:z_out[17].outpad[0] (.output at (29,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing)                                           0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[17].C[0] (dffsre at (25,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[17].Q[0] (dffsre at (25,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (inter-block routing)                                           0.404     3.355
| (intra 'io' routing)                                            0.118     3.472
out:z_out[17].outpad[0] (.output at (29,0))                       0.000     3.472
data arrival time                                                           3.472

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.472
---------------------------------------------------------------------------------
slack (MET)                                                                 2.328


#Path 16
Startpoint: z_out[25].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[25].outpad[0] (.output at (33,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing)                                           0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[25].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[25].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (inter-block routing)                                           0.404     3.355
| (intra 'io' routing)                                            0.118     3.472
out:z_out[25].outpad[0] (.output at (33,0))                       0.000     3.472
data arrival time                                                           3.472

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.472
---------------------------------------------------------------------------------
slack (MET)                                                                 2.328


#Path 17
Startpoint: z_out[6].Q[0] (dffsre at (25,1) clocked by clk)
Endpoint  : out:z_out[6].outpad[0] (.output at (24,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
z_out[6].C[0] (dffsre at (25,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
z_out[6].Q[0] (dffsre at (25,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.404     3.355
| (intra 'io' routing)                                           0.118     3.472
out:z_out[6].outpad[0] (.output at (24,0))                       0.000     3.472
data arrival time                                                          3.472

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.472
--------------------------------------------------------------------------------
slack (MET)                                                                2.328


#Path 18
Startpoint: z_out[7].Q[0] (dffsre at (25,1) clocked by clk)
Endpoint  : out:z_out[7].outpad[0] (.output at (24,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
z_out[7].C[0] (dffsre at (25,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
z_out[7].Q[0] (dffsre at (25,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.404     3.355
| (intra 'io' routing)                                           0.118     3.472
out:z_out[7].outpad[0] (.output at (24,0))                       0.000     3.472
data arrival time                                                          3.472

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.472
--------------------------------------------------------------------------------
slack (MET)                                                                2.328


#Path 19
Startpoint: z_out[21].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[21].outpad[0] (.output at (31,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing)                                           0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[21].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[21].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (inter-block routing)                                           0.404     3.355
| (intra 'io' routing)                                            0.118     3.472
out:z_out[21].outpad[0] (.output at (31,0))                       0.000     3.472
data arrival time                                                           3.472

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.472
---------------------------------------------------------------------------------
slack (MET)                                                                 2.328


#Path 20
Startpoint: z_out[10].Q[0] (dffsre at (25,1) clocked by clk)
Endpoint  : out:z_out[10].outpad[0] (.output at (26,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing)                                           0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[10].C[0] (dffsre at (25,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[10].Q[0] (dffsre at (25,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (inter-block routing)                                           0.404     3.355
| (intra 'io' routing)                                            0.118     3.472
out:z_out[10].outpad[0] (.output at (26,0))                       0.000     3.472
data arrival time                                                           3.472

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.472
---------------------------------------------------------------------------------
slack (MET)                                                                 2.328


#Path 21
Startpoint: z_out[24].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[24].outpad[0] (.output at (33,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing)                                           0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[24].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[24].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (inter-block routing)                                           0.404     3.355
| (intra 'io' routing)                                            0.118     3.472
out:z_out[24].outpad[0] (.output at (33,0))                       0.000     3.472
data arrival time                                                           3.472

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.472
---------------------------------------------------------------------------------
slack (MET)                                                                 2.328


#Path 22
Startpoint: z_out[0].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : out:z_out[0].outpad[0] (.output at (21,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
z_out[0].C[0] (dffsre at (20,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
z_out[0].Q[0] (dffsre at (20,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.404     3.355
| (intra 'io' routing)                                           0.118     3.472
out:z_out[0].outpad[0] (.output at (21,0))                       0.000     3.472
data arrival time                                                          3.472

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.472
--------------------------------------------------------------------------------
slack (MET)                                                                2.328


#Path 23
Startpoint: z_out[30].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[30].outpad[0] (.output at (36,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing)                                           0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[30].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[30].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (inter-block routing)                                           0.404     3.355
| (intra 'io' routing)                                            0.118     3.472
out:z_out[30].outpad[0] (.output at (36,0))                       0.000     3.472
data arrival time                                                           3.472

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.472
---------------------------------------------------------------------------------
slack (MET)                                                                 2.328


#Path 24
Startpoint: z_out[31].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[31].outpad[0] (.output at (36,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing)                                           0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[31].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[31].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (inter-block routing)                                           0.404     3.355
| (intra 'io' routing)                                            0.118     3.472
out:z_out[31].outpad[0] (.output at (36,0))                       0.000     3.472
data arrival time                                                           3.472

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.472
---------------------------------------------------------------------------------
slack (MET)                                                                 2.328


#Path 25
Startpoint: z_out[32].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[32].outpad[0] (.output at (37,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing)                                           0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[32].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[32].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (inter-block routing)                                           0.404     3.355
| (intra 'io' routing)                                            0.118     3.472
out:z_out[32].outpad[0] (.output at (37,0))                       0.000     3.472
data arrival time                                                           3.472

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.472
---------------------------------------------------------------------------------
slack (MET)                                                                 2.328


#Path 26
Startpoint: z_out[33].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[33].outpad[0] (.output at (37,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing)                                           0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[33].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[33].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (inter-block routing)                                           0.404     3.355
| (intra 'io' routing)                                            0.118     3.472
out:z_out[33].outpad[0] (.output at (37,0))                       0.000     3.472
data arrival time                                                           3.472

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.472
---------------------------------------------------------------------------------
slack (MET)                                                                 2.328


#Path 27
Startpoint: z_out[8].Q[0] (dffsre at (25,1) clocked by clk)
Endpoint  : out:z_out[8].outpad[0] (.output at (25,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
z_out[8].C[0] (dffsre at (25,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
z_out[8].Q[0] (dffsre at (25,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'io' routing)                                           0.118     3.352
out:z_out[8].outpad[0] (.output at (25,0))                       0.000     3.352
data arrival time                                                          3.352

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.352
--------------------------------------------------------------------------------
slack (MET)                                                                2.448


#Path 28
Startpoint: z_out[19].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[19].outpad[0] (.output at (30,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing)                                           0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[19].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[19].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (inter-block routing)                                           0.284     3.235
| (intra 'io' routing)                                            0.118     3.352
out:z_out[19].outpad[0] (.output at (30,0))                       0.000     3.352
data arrival time                                                           3.352

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.352
---------------------------------------------------------------------------------
slack (MET)                                                                 2.448


#Path 29
Startpoint: z_out[5].Q[0] (dffsre at (25,1) clocked by clk)
Endpoint  : out:z_out[5].outpad[0] (.output at (23,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
z_out[5].C[0] (dffsre at (25,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
z_out[5].Q[0] (dffsre at (25,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'io' routing)                                           0.118     3.352
out:z_out[5].outpad[0] (.output at (23,0))                       0.000     3.352
data arrival time                                                          3.352

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.352
--------------------------------------------------------------------------------
slack (MET)                                                                2.448


#Path 30
Startpoint: z_out[4].Q[0] (dffsre at (25,1) clocked by clk)
Endpoint  : out:z_out[4].outpad[0] (.output at (23,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
z_out[4].C[0] (dffsre at (25,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
z_out[4].Q[0] (dffsre at (25,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'io' routing)                                           0.118     3.352
out:z_out[4].outpad[0] (.output at (23,0))                       0.000     3.352
data arrival time                                                          3.352

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.352
--------------------------------------------------------------------------------
slack (MET)                                                                2.448


#Path 31
Startpoint: z_out[1].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : out:z_out[1].outpad[0] (.output at (21,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
z_out[1].C[0] (dffsre at (19,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
z_out[1].Q[0] (dffsre at (19,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'io' routing)                                           0.118     3.352
out:z_out[1].outpad[0] (.output at (21,0))                       0.000     3.352
data arrival time                                                          3.352

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.352
--------------------------------------------------------------------------------
slack (MET)                                                                2.448


#Path 32
Startpoint: z_out[9].Q[0] (dffsre at (25,1) clocked by clk)
Endpoint  : out:z_out[9].outpad[0] (.output at (25,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
z_out[9].C[0] (dffsre at (25,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
z_out[9].Q[0] (dffsre at (25,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'io' routing)                                           0.118     3.352
out:z_out[9].outpad[0] (.output at (25,0))                       0.000     3.352
data arrival time                                                          3.352

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.352
--------------------------------------------------------------------------------
slack (MET)                                                                2.448


#Path 33
Startpoint: z_out[12].Q[0] (dffsre at (25,1) clocked by clk)
Endpoint  : out:z_out[12].outpad[0] (.output at (27,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing)                                           0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[12].C[0] (dffsre at (25,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[12].Q[0] (dffsre at (25,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (inter-block routing)                                           0.284     3.235
| (intra 'io' routing)                                            0.118     3.352
out:z_out[12].outpad[0] (.output at (27,0))                       0.000     3.352
data arrival time                                                           3.352

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.352
---------------------------------------------------------------------------------
slack (MET)                                                                 2.448


#Path 34
Startpoint: z_out[13].Q[0] (dffsre at (25,1) clocked by clk)
Endpoint  : out:z_out[13].outpad[0] (.output at (27,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing)                                           0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[13].C[0] (dffsre at (25,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[13].Q[0] (dffsre at (25,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (inter-block routing)                                           0.284     3.235
| (intra 'io' routing)                                            0.118     3.352
out:z_out[13].outpad[0] (.output at (27,0))                       0.000     3.352
data arrival time                                                           3.352

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.352
---------------------------------------------------------------------------------
slack (MET)                                                                 2.448


#Path 35
Startpoint: z_out[22].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[22].outpad[0] (.output at (32,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing)                                           0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[22].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[22].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (inter-block routing)                                           0.284     3.235
| (intra 'io' routing)                                            0.118     3.352
out:z_out[22].outpad[0] (.output at (32,0))                       0.000     3.352
data arrival time                                                           3.352

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.352
---------------------------------------------------------------------------------
slack (MET)                                                                 2.448


#Path 36
Startpoint: z_out[23].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[23].outpad[0] (.output at (32,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing)                                           0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[23].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[23].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (inter-block routing)                                           0.284     3.235
| (intra 'io' routing)                                            0.118     3.352
out:z_out[23].outpad[0] (.output at (32,0))                       0.000     3.352
data arrival time                                                           3.352

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.352
---------------------------------------------------------------------------------
slack (MET)                                                                 2.448


#Path 37
Startpoint: z_out[26].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[26].outpad[0] (.output at (34,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing)                                           0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[26].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[26].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (inter-block routing)                                           0.284     3.235
| (intra 'io' routing)                                            0.118     3.352
out:z_out[26].outpad[0] (.output at (34,0))                       0.000     3.352
data arrival time                                                           3.352

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.352
---------------------------------------------------------------------------------
slack (MET)                                                                 2.448


#Path 38
Startpoint: z_out[27].Q[0] (dffsre at (32,1) clocked by clk)
Endpoint  : out:z_out[27].outpad[0] (.output at (34,0) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing)                                           0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
z_out[27].C[0] (dffsre at (32,1))                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
z_out[27].Q[0] (dffsre at (32,1)) [clock-to-output]               0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (inter-block routing)                                           0.284     3.235
| (intra 'io' routing)                                            0.118     3.352
out:z_out[27].outpad[0] (.output at (34,0))                       0.000     3.352
data arrival time                                                           3.352

clock clk (rise edge)                                             6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -3.352
---------------------------------------------------------------------------------
slack (MET)                                                                 2.448


#Path 39
Startpoint: reg_A[1].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[1] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[1].C[0] (dffsre at (19,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[1].Q[0] (dffsre at (19,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].a[1] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 40
Startpoint: reg_A[0].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[0] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[0].C[0] (dffsre at (19,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[0].Q[0] (dffsre at (19,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].a[0] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 41
Startpoint: reg_A[10].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[10] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[10].C[0] (dffsre at (19,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[10].Q[0] (dffsre at (19,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].a[10] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 42
Startpoint: reg_A[18].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[18] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[18].C[0] (dffsre at (19,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[18].Q[0] (dffsre at (19,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].a[18] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 43
Startpoint: reg_A[17].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[17] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[17].C[0] (dffsre at (19,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[17].Q[0] (dffsre at (19,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].a[17] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 44
Startpoint: reg_A[16].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[16] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[16].C[0] (dffsre at (19,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[16].Q[0] (dffsre at (19,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].a[16] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 45
Startpoint: reg_A[15].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[15] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[15].C[0] (dffsre at (19,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[15].Q[0] (dffsre at (19,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].a[15] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 46
Startpoint: reg_A[14].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[14] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[14].C[0] (dffsre at (19,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[14].Q[0] (dffsre at (19,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].a[14] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 47
Startpoint: reg_A[13].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[13] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[13].C[0] (dffsre at (19,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[13].Q[0] (dffsre at (19,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].a[13] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 48
Startpoint: reg_A[12].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[12] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[12].C[0] (dffsre at (19,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[12].Q[0] (dffsre at (19,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].a[12] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 49
Startpoint: reg_A[11].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[11] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[11].C[0] (dffsre at (19,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[11].Q[0] (dffsre at (19,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].a[11] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 50
Startpoint: reg_B[16].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[16] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_B[16].C[0] (dffsre at (20,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_B[16].Q[0] (dffsre at (20,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].b[16] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 51
Startpoint: reg_A[9].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[9] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[9].C[0] (dffsre at (19,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[9].Q[0] (dffsre at (19,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].a[9] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 52
Startpoint: reg_A[8].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[8] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[8].C[0] (dffsre at (19,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[8].Q[0] (dffsre at (19,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].a[8] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 53
Startpoint: reg_A[7].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[7] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[7].C[0] (dffsre at (19,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[7].Q[0] (dffsre at (19,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].a[7] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 54
Startpoint: reg_A[6].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[6] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[6].C[0] (dffsre at (19,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[6].Q[0] (dffsre at (19,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].a[6] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 55
Startpoint: reg_A[5].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[5] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[5].C[0] (dffsre at (19,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[5].Q[0] (dffsre at (19,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].a[5] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 56
Startpoint: reg_A[4].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[4] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[4].C[0] (dffsre at (19,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[4].Q[0] (dffsre at (19,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].a[4] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 57
Startpoint: reg_A[3].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[3] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[3].C[0] (dffsre at (19,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[3].Q[0] (dffsre at (19,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].a[3] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 58
Startpoint: reg_A[2].Q[0] (dffsre at (19,1) clocked by clk)
Endpoint  : z_w[0].a[2] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[2].C[0] (dffsre at (19,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[2].Q[0] (dffsre at (19,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].a[2] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 59
Startpoint: reg_B[0].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[0] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_B[0].C[0] (dffsre at (20,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_B[0].Q[0] (dffsre at (20,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].b[0] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 60
Startpoint: reg_B[17].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[17] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_B[17].C[0] (dffsre at (20,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_B[17].Q[0] (dffsre at (20,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].b[17] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 61
Startpoint: reg_B[15].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[15] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_B[15].C[0] (dffsre at (20,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_B[15].Q[0] (dffsre at (20,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].b[15] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 62
Startpoint: reg_B[14].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[14] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_B[14].C[0] (dffsre at (20,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_B[14].Q[0] (dffsre at (20,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].b[14] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 63
Startpoint: reg_B[13].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[13] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_B[13].C[0] (dffsre at (20,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_B[13].Q[0] (dffsre at (20,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].b[13] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 64
Startpoint: reg_B[12].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[12] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_B[12].C[0] (dffsre at (20,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_B[12].Q[0] (dffsre at (20,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].b[12] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 65
Startpoint: reg_B[11].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[11] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_B[11].C[0] (dffsre at (20,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_B[11].Q[0] (dffsre at (20,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].b[11] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 66
Startpoint: reg_B[10].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[10] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_B[10].C[0] (dffsre at (20,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_B[10].Q[0] (dffsre at (20,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].b[10] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 67
Startpoint: reg_B[9].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[9] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_B[9].C[0] (dffsre at (20,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_B[9].Q[0] (dffsre at (20,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].b[9] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 68
Startpoint: reg_B[7].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[7] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_B[7].C[0] (dffsre at (20,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_B[7].Q[0] (dffsre at (20,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].b[7] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 69
Startpoint: reg_B[8].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[8] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_B[8].C[0] (dffsre at (20,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_B[8].Q[0] (dffsre at (20,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].b[8] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 70
Startpoint: reg_A[19].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].a[19] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_A[19].C[0] (dffsre at (20,1))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_A[19].Q[0] (dffsre at (20,1)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].a[19] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 71
Startpoint: reg_B[1].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[1] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_B[1].C[0] (dffsre at (20,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_B[1].Q[0] (dffsre at (20,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].b[1] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 72
Startpoint: reg_B[2].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[2] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_B[2].C[0] (dffsre at (20,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_B[2].Q[0] (dffsre at (20,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].b[2] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 73
Startpoint: reg_B[3].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[3] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_B[3].C[0] (dffsre at (20,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_B[3].Q[0] (dffsre at (20,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].b[3] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 74
Startpoint: reg_B[4].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[4] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_B[4].C[0] (dffsre at (20,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_B[4].Q[0] (dffsre at (20,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].b[4] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 75
Startpoint: reg_B[5].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[5] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_B[5].C[0] (dffsre at (20,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_B[5].Q[0] (dffsre at (20,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].b[5] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 76
Startpoint: reg_B[6].Q[0] (dffsre at (20,1) clocked by clk)
Endpoint  : z_w[0].b[6] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input at (1,0))                                     0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
reg_B[6].C[0] (dffsre at (20,1))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
reg_B[6].Q[0] (dffsre at (20,1)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'dsp' routing)                                            0.000     3.235
z_w[0].b[6] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     3.235
data arrival time                                                            3.235

clock clk (rise edge)                                              6.800     6.800
clock source latency                                               0.000     6.800
clk.inpad[0] (.input at (1,0))                                     0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'dsp' routing)                                            0.000     6.899
z_w[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     6.899
clock uncertainty                                                  0.000     6.899
cell setup time                                                   -0.200     6.699
data required time                                                           6.699
----------------------------------------------------------------------------------
data required time                                                           6.699
data arrival time                                                           -3.235
----------------------------------------------------------------------------------
slack (MET)                                                                  3.465


#Path 77
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[21].D[0] (dffsre at (32,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (inter-block routing)                                             0.884     1.983
| (intra 'clb' routing)                                             0.208     2.191
$abc$1152$li59_li59.in[1] (.names at (32,1))                        0.000     2.191
| (primitive '.names' combinational delay)                          0.280     2.471
$abc$1152$li59_li59.out[0] (.names at (32,1))                       0.000     2.471
| (intra 'clb' routing)                                             0.000     2.471
z_out[21].D[0] (dffsre at (32,1))                                   0.000     2.471
data arrival time                                                             2.471

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing)                                             0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[21].C[0] (dffsre at (32,1))                                   0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.471
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.365


#Path 78
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[22].D[0] (dffsre at (32,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (inter-block routing)                                             0.884     1.983
| (intra 'clb' routing)                                             0.208     2.191
$abc$1152$li60_li60.in[1] (.names at (32,1))                        0.000     2.191
| (primitive '.names' combinational delay)                          0.280     2.471
$abc$1152$li60_li60.out[0] (.names at (32,1))                       0.000     2.471
| (intra 'clb' routing)                                             0.000     2.471
z_out[22].D[0] (dffsre at (32,1))                                   0.000     2.471
data arrival time                                                             2.471

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing)                                             0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[22].C[0] (dffsre at (32,1))                                   0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.471
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.365


#Path 79
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[34].D[0] (dffsre at (32,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (inter-block routing)                                             0.884     1.983
| (intra 'clb' routing)                                             0.208     2.191
$abc$1152$li72_li72.in[1] (.names at (32,1))                        0.000     2.191
| (primitive '.names' combinational delay)                          0.280     2.471
$abc$1152$li72_li72.out[0] (.names at (32,1))                       0.000     2.471
| (intra 'clb' routing)                                             0.000     2.471
z_out[34].D[0] (dffsre at (32,1))                                   0.000     2.471
data arrival time                                                             2.471

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing)                                             0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[34].C[0] (dffsre at (32,1))                                   0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.471
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.365


#Path 80
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[33].D[0] (dffsre at (32,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (inter-block routing)                                             0.884     1.983
| (intra 'clb' routing)                                             0.208     2.191
$abc$1152$li71_li71.in[1] (.names at (32,1))                        0.000     2.191
| (primitive '.names' combinational delay)                          0.280     2.471
$abc$1152$li71_li71.out[0] (.names at (32,1))                       0.000     2.471
| (intra 'clb' routing)                                             0.000     2.471
z_out[33].D[0] (dffsre at (32,1))                                   0.000     2.471
data arrival time                                                             2.471

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing)                                             0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[33].C[0] (dffsre at (32,1))                                   0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.471
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.365


#Path 81
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[25].D[0] (dffsre at (32,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (inter-block routing)                                             0.884     1.983
| (intra 'clb' routing)                                             0.208     2.191
$abc$1152$li63_li63.in[1] (.names at (32,1))                        0.000     2.191
| (primitive '.names' combinational delay)                          0.280     2.471
$abc$1152$li63_li63.out[0] (.names at (32,1))                       0.000     2.471
| (intra 'clb' routing)                                             0.000     2.471
z_out[25].D[0] (dffsre at (32,1))                                   0.000     2.471
data arrival time                                                             2.471

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing)                                             0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[25].C[0] (dffsre at (32,1))                                   0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.471
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.365


#Path 82
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[26].D[0] (dffsre at (32,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (inter-block routing)                                             0.884     1.983
| (intra 'clb' routing)                                             0.208     2.191
$abc$1152$li64_li64.in[1] (.names at (32,1))                        0.000     2.191
| (primitive '.names' combinational delay)                          0.280     2.471
$abc$1152$li64_li64.out[0] (.names at (32,1))                       0.000     2.471
| (intra 'clb' routing)                                             0.000     2.471
z_out[26].D[0] (dffsre at (32,1))                                   0.000     2.471
data arrival time                                                             2.471

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing)                                             0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[26].C[0] (dffsre at (32,1))                                   0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.471
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.365


#Path 83
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[2].D[0] (dffsre at (32,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (inter-block routing)                                             0.884     1.983
| (intra 'clb' routing)                                             0.208     2.191
$abc$1152$li40_li40.in[1] (.names at (32,1))                        0.000     2.191
| (primitive '.names' combinational delay)                          0.170     2.361
$abc$1152$li40_li40.out[0] (.names at (32,1))                       0.000     2.361
| (intra 'clb' routing)                                             0.000     2.361
z_out[2].D[0] (dffsre at (32,1))                                    0.000     2.361
data arrival time                                                             2.361

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing)                                             0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[2].C[0] (dffsre at (32,1))                                    0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.361
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.475


#Path 84
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[27].D[0] (dffsre at (32,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (inter-block routing)                                             0.884     1.983
| (intra 'clb' routing)                                             0.208     2.191
$abc$1152$li65_li65.in[1] (.names at (32,1))                        0.000     2.191
| (primitive '.names' combinational delay)                          0.170     2.361
$abc$1152$li65_li65.out[0] (.names at (32,1))                       0.000     2.361
| (intra 'clb' routing)                                             0.000     2.361
z_out[27].D[0] (dffsre at (32,1))                                   0.000     2.361
data arrival time                                                             2.361

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing)                                             0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[27].C[0] (dffsre at (32,1))                                   0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.361
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.475


#Path 85
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[28].D[0] (dffsre at (32,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (inter-block routing)                                             0.884     1.983
| (intra 'clb' routing)                                             0.208     2.191
$abc$1152$li66_li66.in[1] (.names at (32,1))                        0.000     2.191
| (primitive '.names' combinational delay)                          0.170     2.361
$abc$1152$li66_li66.out[0] (.names at (32,1))                       0.000     2.361
| (intra 'clb' routing)                                             0.000     2.361
z_out[28].D[0] (dffsre at (32,1))                                   0.000     2.361
data arrival time                                                             2.361

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing)                                             0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[28].C[0] (dffsre at (32,1))                                   0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.361
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.475


#Path 86
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[29].D[0] (dffsre at (32,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (inter-block routing)                                             0.884     1.983
| (intra 'clb' routing)                                             0.208     2.191
$abc$1152$li67_li67.in[1] (.names at (32,1))                        0.000     2.191
| (primitive '.names' combinational delay)                          0.170     2.361
$abc$1152$li67_li67.out[0] (.names at (32,1))                       0.000     2.361
| (intra 'clb' routing)                                             0.000     2.361
z_out[29].D[0] (dffsre at (32,1))                                   0.000     2.361
data arrival time                                                             2.361

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing)                                             0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[29].C[0] (dffsre at (32,1))                                   0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.361
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.475


#Path 87
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[30].D[0] (dffsre at (32,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (inter-block routing)                                             0.884     1.983
| (intra 'clb' routing)                                             0.208     2.191
$abc$1152$li68_li68.in[1] (.names at (32,1))                        0.000     2.191
| (primitive '.names' combinational delay)                          0.170     2.361
$abc$1152$li68_li68.out[0] (.names at (32,1))                       0.000     2.361
| (intra 'clb' routing)                                             0.000     2.361
z_out[30].D[0] (dffsre at (32,1))                                   0.000     2.361
data arrival time                                                             2.361

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing)                                             0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[30].C[0] (dffsre at (32,1))                                   0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.361
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.475


#Path 88
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[35].D[0] (dffsre at (32,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (inter-block routing)                                             0.884     1.983
| (intra 'clb' routing)                                             0.208     2.191
$abc$1152$li73_li73.in[1] (.names at (32,1))                        0.000     2.191
| (primitive '.names' combinational delay)                          0.170     2.361
$abc$1152$li73_li73.out[0] (.names at (32,1))                       0.000     2.361
| (intra 'clb' routing)                                             0.000     2.361
z_out[35].D[0] (dffsre at (32,1))                                   0.000     2.361
data arrival time                                                             2.361

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing)                                             0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[35].C[0] (dffsre at (32,1))                                   0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.361
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.475


#Path 89
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[36].D[0] (dffsre at (32,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (inter-block routing)                                             0.884     1.983
| (intra 'clb' routing)                                             0.208     2.191
$abc$1152$li74_li74.in[1] (.names at (32,1))                        0.000     2.191
| (primitive '.names' combinational delay)                          0.170     2.361
$abc$1152$li74_li74.out[0] (.names at (32,1))                       0.000     2.361
| (intra 'clb' routing)                                             0.000     2.361
z_out[36].D[0] (dffsre at (32,1))                                   0.000     2.361
data arrival time                                                             2.361

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing)                                             0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[36].C[0] (dffsre at (32,1))                                   0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.361
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.475


#Path 90
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[37].D[0] (dffsre at (32,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (inter-block routing)                                             0.884     1.983
| (intra 'clb' routing)                                             0.208     2.191
$abc$1152$li75_li75.in[1] (.names at (32,1))                        0.000     2.191
| (primitive '.names' combinational delay)                          0.170     2.361
$abc$1152$li75_li75.out[0] (.names at (32,1))                       0.000     2.361
| (intra 'clb' routing)                                             0.000     2.361
z_out[37].D[0] (dffsre at (32,1))                                   0.000     2.361
data arrival time                                                             2.361

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing)                                             0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[37].C[0] (dffsre at (32,1))                                   0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.361
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.475


#Path 91
Startpoint: a[4].inpad[0] (.input at (3,0) clocked by clk)
Endpoint  : reg_A[4].D[0] (dffsre at (19,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
a[4].inpad[0] (.input at (3,0))                                     0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (inter-block routing)                                             0.764     1.863
| (intra 'clb' routing)                                             0.208     2.071
$abc$1152$li04_li04.in[0] (.names at (19,1))                        0.000     2.071
| (primitive '.names' combinational delay)                          0.280     2.351
$abc$1152$li04_li04.out[0] (.names at (19,1))                       0.000     2.351
| (intra 'clb' routing)                                             0.000     2.351
reg_A[4].D[0] (dffsre at (19,1))                                    0.000     2.351
data arrival time                                                             2.351

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing)                                             0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
reg_A[4].C[0] (dffsre at (19,1))                                    0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.351
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.485


#Path 92
Startpoint: a[9].inpad[0] (.input at (6,0) clocked by clk)
Endpoint  : reg_A[9].D[0] (dffsre at (19,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
a[9].inpad[0] (.input at (6,0))                                     0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (inter-block routing)                                             0.764     1.863
| (intra 'clb' routing)                                             0.208     2.071
$abc$1152$li09_li09.in[0] (.names at (19,1))                        0.000     2.071
| (primitive '.names' combinational delay)                          0.280     2.351
$abc$1152$li09_li09.out[0] (.names at (19,1))                       0.000     2.351
| (intra 'clb' routing)                                             0.000     2.351
reg_A[9].D[0] (dffsre at (19,1))                                    0.000     2.351
data arrival time                                                             2.351

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing)                                             0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
reg_A[9].C[0] (dffsre at (19,1))                                    0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.351
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.485


#Path 93
Startpoint: a[11].inpad[0] (.input at (7,0) clocked by clk)
Endpoint  : reg_A[11].D[0] (dffsre at (19,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
a[11].inpad[0] (.input at (7,0))                                    0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (inter-block routing)                                             0.740     1.839
| (intra 'clb' routing)                                             0.208     2.047
$abc$1152$li11_li11.in[0] (.names at (19,1))                        0.000     2.047
| (primitive '.names' combinational delay)                          0.280     2.327
$abc$1152$li11_li11.out[0] (.names at (19,1))                       0.000     2.327
| (intra 'clb' routing)                                             0.000     2.327
reg_A[11].D[0] (dffsre at (19,1))                                   0.000     2.327
data arrival time                                                             2.327

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing)                                             0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
reg_A[11].C[0] (dffsre at (19,1))                                   0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.327
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.509


#Path 94
Startpoint: a[0].inpad[0] (.input at (1,0) clocked by clk)
Endpoint  : reg_A[0].D[0] (dffsre at (19,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
a[0].inpad[0] (.input at (1,0))                                     0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (inter-block routing)                                             0.884     1.983
| (intra 'clb' routing)                                             0.208     2.191
$abc$1152$li00_li00.in[0] (.names at (19,1))                        0.000     2.191
| (primitive '.names' combinational delay)                          0.120     2.311
$abc$1152$li00_li00.out[0] (.names at (19,1))                       0.000     2.311
| (intra 'clb' routing)                                             0.000     2.311
reg_A[0].D[0] (dffsre at (19,1))                                    0.000     2.311
data arrival time                                                             2.311

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing)                                             0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
reg_A[0].C[0] (dffsre at (19,1))                                    0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.311
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.525


#Path 95
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[7].D[0] (dffsre at (25,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (inter-block routing)                                             0.764     1.863
| (intra 'clb' routing)                                             0.208     2.071
$abc$1152$li45_li45.in[1] (.names at (25,1))                        0.000     2.071
| (primitive '.names' combinational delay)                          0.220     2.291
$abc$1152$li45_li45.out[0] (.names at (25,1))                       0.000     2.291
| (intra 'clb' routing)                                             0.000     2.291
z_out[7].D[0] (dffsre at (25,1))                                    0.000     2.291
data arrival time                                                             2.291

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing)                                             0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[7].C[0] (dffsre at (25,1))                                    0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.291
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.545


#Path 96
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[6].D[0] (dffsre at (25,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (inter-block routing)                                             0.764     1.863
| (intra 'clb' routing)                                             0.208     2.071
$abc$1152$li44_li44.in[1] (.names at (25,1))                        0.000     2.071
| (primitive '.names' combinational delay)                          0.220     2.291
$abc$1152$li44_li44.out[0] (.names at (25,1))                       0.000     2.291
| (intra 'clb' routing)                                             0.000     2.291
z_out[6].D[0] (dffsre at (25,1))                                    0.000     2.291
data arrival time                                                             2.291

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing)                                             0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[6].C[0] (dffsre at (25,1))                                    0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.291
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.545


#Path 97
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[5].D[0] (dffsre at (25,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (inter-block routing)                                             0.764     1.863
| (intra 'clb' routing)                                             0.208     2.071
$abc$1152$li43_li43.in[1] (.names at (25,1))                        0.000     2.071
| (primitive '.names' combinational delay)                          0.220     2.291
$abc$1152$li43_li43.out[0] (.names at (25,1))                       0.000     2.291
| (intra 'clb' routing)                                             0.000     2.291
z_out[5].D[0] (dffsre at (25,1))                                    0.000     2.291
data arrival time                                                             2.291

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing)                                             0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[5].C[0] (dffsre at (25,1))                                    0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.291
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.545


#Path 98
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[4].D[0] (dffsre at (25,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
reset.inpad[0] (.input at (12,0))                                   0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (inter-block routing)                                             0.764     1.863
| (intra 'clb' routing)                                             0.208     2.071
$abc$1152$li42_li42.in[1] (.names at (25,1))                        0.000     2.071
| (primitive '.names' combinational delay)                          0.220     2.291
$abc$1152$li42_li42.out[0] (.names at (25,1))                       0.000     2.291
| (intra 'clb' routing)                                             0.000     2.291
z_out[4].D[0] (dffsre at (25,1))                                    0.000     2.291
data arrival time                                                             2.291

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing)                                             0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
z_out[4].C[0] (dffsre at (25,1))                                    0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.291
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.545


#Path 99
Startpoint: a[3].inpad[0] (.input at (3,0) clocked by clk)
Endpoint  : reg_A[3].D[0] (dffsre at (19,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
a[3].inpad[0] (.input at (3,0))                                     0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (inter-block routing)                                             0.764     1.863
| (intra 'clb' routing)                                             0.208     2.071
$abc$1152$li03_li03.in[0] (.names at (19,1))                        0.000     2.071
| (primitive '.names' combinational delay)                          0.220     2.291
$abc$1152$li03_li03.out[0] (.names at (19,1))                       0.000     2.291
| (intra 'clb' routing)                                             0.000     2.291
reg_A[3].D[0] (dffsre at (19,1))                                    0.000     2.291
data arrival time                                                             2.291

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing)                                             0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
reg_A[3].C[0] (dffsre at (19,1))                                    0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.291
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.545


#Path 100
Startpoint: a[12].inpad[0] (.input at (7,0) clocked by clk)
Endpoint  : reg_A[12].D[0] (dffsre at (19,1) clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                1.000     1.000
a[12].inpad[0] (.input at (7,0))                                    0.000     1.000
| (intra 'io' routing)                                              0.099     1.099
| (inter-block routing)                                             0.740     1.839
| (intra 'clb' routing)                                             0.208     2.047
$abc$1152$li12_li12.in[0] (.names at (19,1))                        0.000     2.047
| (primitive '.names' combinational delay)                          0.220     2.267
$abc$1152$li12_li12.out[0] (.names at (19,1))                       0.000     2.267
| (intra 'clb' routing)                                             0.000     2.267
reg_A[12].D[0] (dffsre at (19,1))                                   0.000     2.267
data arrival time                                                             2.267

clock clk (rise edge)                                               6.800     6.800
clock source latency                                                0.000     6.800
clk.inpad[0] (.input at (1,0))                                      0.000     6.800
| (intra 'io' routing)                                              0.099     6.899
| (inter-block routing)                                             0.000     6.899
| (intra 'clb' routing)                                             2.000     8.899
reg_A[12].C[0] (dffsre at (19,1))                                   0.000     8.899
clock uncertainty                                                   0.000     8.899
cell setup time                                                    -0.063     8.836
data required time                                                            8.836
-----------------------------------------------------------------------------------
data required time                                                            8.836
data arrival time                                                            -2.267
-----------------------------------------------------------------------------------
slack (MET)                                                                   6.569


#End of timing report
